
---------- Begin Simulation Statistics ----------
final_tick                               602468093000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  75255                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702440                       # Number of bytes of host memory used
host_op_rate                                    75505                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  8139.57                       # Real time elapsed on the host
host_tick_rate                               74017155                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612539606                       # Number of instructions simulated
sim_ops                                     614577190                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.602468                       # Number of seconds simulated
sim_ticks                                602468093000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            77.197293                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               79596203                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           103107505                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          9752887                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        123794194                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          12070152                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       12373461                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          303309                       # Number of indirect misses.
system.cpu0.branchPred.lookups              159413699                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1062141                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018203                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          6363060                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143205958                       # Number of branches committed
system.cpu0.commit.bw_lim_events             19252726                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058483                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       62586814                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580277552                       # Number of instructions committed
system.cpu0.commit.committedOps             581297036                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1070544336                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.542992                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.365609                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    801819456     74.90%     74.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    158593183     14.81%     89.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     38788325      3.62%     93.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     33164352      3.10%     96.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     10987821      1.03%     97.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2851283      0.27%     97.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2205690      0.21%     97.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2881500      0.27%     98.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     19252726      1.80%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1070544336                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887596                       # Number of function calls committed.
system.cpu0.commit.int_insts                561271663                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179949063                       # Number of loads committed
system.cpu0.commit.membars                    2037581                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037590      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322227692     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135846      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017777      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180967254     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70910812     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581297036                       # Class of committed instruction
system.cpu0.commit.refs                     251878101                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580277552                       # Number of Instructions Simulated
system.cpu0.committedOps                    581297036                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.053747                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.053747                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            198497199                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              3399581                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            78723307                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             658228033                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               413017553                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                460841872                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               6371071                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              8382236                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3975105                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  159413699                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                117048584                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    664794015                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2910881                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          213                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     672459746                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 203                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          517                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               19521956                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.133765                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         408146874                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          91666355                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.564266                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1082702800                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.622036                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.873985                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               598585872     55.29%     55.29% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               362274747     33.46%     88.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                73269246      6.77%     95.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                36767570      3.40%     98.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 6886784      0.64%     99.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 3725347      0.34%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  166831      0.02%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1021768      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    4635      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1082702800                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      34                       # number of floating regfile writes
system.cpu0.idleCycles                      109040485                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             6436186                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               150699499                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.533964                       # Inst execution rate
system.cpu0.iew.exec_refs                   285351751                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  79474727                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              160323731                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            206039737                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021621                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3672328                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            80426221                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          643865855                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            205877024                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3826806                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            636347452                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1049174                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              4330468                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               6371071                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              6546102                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        87403                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        11263272                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        29990                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         8402                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3849862                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     26090674                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      8497183                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          8402                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       854635                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5581551                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                269276620                       # num instructions consuming a value
system.cpu0.iew.wb_count                    628719306                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.851766                       # average fanout of values written-back
system.cpu0.iew.wb_producers                229360594                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.527563                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     628794841                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               774411307                       # number of integer regfile reads
system.cpu0.int_regfile_writes              403187253                       # number of integer regfile writes
system.cpu0.ipc                              0.486915                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.486915                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038523      0.32%      0.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            346278300     54.09%     54.41% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4139742      0.65%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018077      0.16%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           207965619     32.49%     87.70% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           78733930     12.30%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             15      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            23      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             640174259                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     71                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                139                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           68                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                71                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1329677                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002077                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 242645     18.25%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                929251     69.89%     88.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               157778     11.87%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             639465342                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2364471753                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    628719238                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        706442172                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 640806440                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                640174259                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3059415                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       62568815                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            90898                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           932                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     15405426                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1082702800                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.591274                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.813043                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          617843517     57.06%     57.06% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          326408394     30.15%     87.21% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          111480928     10.30%     97.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           20505759      1.89%     99.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            4161950      0.38%     99.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1489780      0.14%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             578111      0.05%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             153522      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              80839      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1082702800                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.537175                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          9628663                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1969547                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           206039737                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           80426221                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    890                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      1191743285                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    13193659                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              174426792                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370564923                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6814238                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               420636598                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               8316984                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                22112                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            795622776                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             652848512                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          421224885                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                456643950                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               9112103                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               6371071                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             24450929                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                50659957                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       795622720                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        173460                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2824                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 14458404                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2823                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1695164527                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1299941052                       # The number of ROB writes
system.cpu0.timesIdled                       12439284                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  846                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            74.096682                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4593034                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             6198704                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           830975                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7842778                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            257818                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         412799                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          154981                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8848657                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3140                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017926                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           492016                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095292                       # Number of branches committed
system.cpu1.commit.bw_lim_events               839083                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054435                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        4593969                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32262054                       # Number of instructions committed
system.cpu1.commit.committedOps              33280154                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    204732286                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.162554                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.805317                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    191043374     93.31%     93.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      6877329      3.36%     96.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2253030      1.10%     97.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1996447      0.98%     98.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       517038      0.25%     99.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       180107      0.09%     99.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       955073      0.47%     99.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        70805      0.03%     99.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       839083      0.41%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    204732286                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320782                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31046862                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248380                       # Number of loads committed
system.cpu1.commit.membars                    2035974                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035974      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19082008     57.34%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266306     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1895728      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33280154                       # Class of committed instruction
system.cpu1.commit.refs                      12162046                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32262054                       # Number of Instructions Simulated
system.cpu1.committedOps                     33280154                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.382310                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.382310                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            184470250                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               342343                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4395086                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              39935165                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5482580                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 12857565                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                492236                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               635976                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2321701                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8848657                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5071196                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    199207513                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                56724                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      40956719                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1662390                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.042974                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           5585623                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4850852                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.198909                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         205624332                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.204136                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.643065                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               180481301     87.77%     87.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14674317      7.14%     94.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 6103645      2.97%     97.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2904448      1.41%     99.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1002841      0.49%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  377999      0.18%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   79592      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      47      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     142      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           205624332                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         282086                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              523862                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7753614                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.177176                       # Inst execution rate
system.cpu1.iew.exec_refs                    13000355                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2945503                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              159204326                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10115331                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018625                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           603082                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2980491                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           37866011                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10054852                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           594104                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             36481737                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                963103                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              2237806                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                492236                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4273978                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        20536                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          165209                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         5048                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          168                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          449                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       866951                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        66825                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           168                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        92382                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        431480                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 21313026                       # num instructions consuming a value
system.cpu1.iew.wb_count                     36199991                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.867786                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 18495147                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.175808                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      36210625                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                44835083                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24692153                       # number of integer regfile writes
system.cpu1.ipc                              0.156683                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.156683                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036075      5.49%      5.49% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             21967526     59.25%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11136323     30.04%     94.78% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1935774      5.22%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              37075841                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1113632                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.030037                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 207977     18.68%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                810119     72.75%     91.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                95533      8.58%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              36153383                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         280966499                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     36199979                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         42451987                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  34811304                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 37075841                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054707                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        4585856                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            76880                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           272                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1524103                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    205624332                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.180309                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.637777                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          183231697     89.11%     89.11% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           14444298      7.02%     96.13% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4448967      2.16%     98.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1469726      0.71%     99.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1385167      0.67%     99.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             251174      0.12%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             260779      0.13%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              96973      0.05%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              35551      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      205624332                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.180062                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6177774                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          532186                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10115331                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2980491                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    101                       # number of misc regfile reads
system.cpu1.numCycles                       205906418                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   999021587                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              170964227                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22412238                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6466876                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6623452                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               2030425                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                14632                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             48114377                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              39018737                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           26896250                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 13570955                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               5275916                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                492236                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             13948179                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4484012                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        48114365                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         25283                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               610                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 13284016                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           610                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   241767105                       # The number of ROB reads
system.cpu1.rob.rob_writes                   76642703                       # The number of ROB writes
system.cpu1.timesIdled                           3906                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          6848701                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              5207317                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            12888915                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              45215                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1463372                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7739588                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      15448768                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        88821                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        38581                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     36668867                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2895988                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     73312803                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2934569                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 602468093000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6332496                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1624496                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6084588                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              391                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            270                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1405963                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1405957                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6332497                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           563                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     23187221                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               23187221                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    599228736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               599228736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              547                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7739684                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7739684    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             7739684                       # Request fanout histogram
system.membus.respLayer1.occupancy        39769390292                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         23507648080                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   602468093000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 602468093000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 602468093000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 602468093000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 602468093000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   602468093000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 602468093000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 602468093000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 602468093000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 602468093000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    1099472083.333333                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1362770887.381566                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       501500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3557381500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   595871260500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6596832500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 602468093000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    100245704                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       100245704                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    100245704                       # number of overall hits
system.cpu0.icache.overall_hits::total      100245704                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     16802879                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      16802879                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     16802879                       # number of overall misses
system.cpu0.icache.overall_misses::total     16802879                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 234076690997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 234076690997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 234076690997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 234076690997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    117048583                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    117048583                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    117048583                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    117048583                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.143555                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.143555                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.143555                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.143555                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13930.749070                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13930.749070                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13930.749070                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13930.749070                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3474                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               72                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    48.250000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     15265186                       # number of writebacks
system.cpu0.icache.writebacks::total         15265186                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1537659                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1537659                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1537659                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1537659                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     15265220                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     15265220                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     15265220                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     15265220                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 205160623997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 205160623997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 205160623997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 205160623997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.130418                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.130418                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.130418                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.130418                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13439.742368                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13439.742368                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13439.742368                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13439.742368                       # average overall mshr miss latency
system.cpu0.icache.replacements              15265186                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    100245704                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      100245704                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     16802879                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     16802879                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 234076690997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 234076690997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    117048583                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    117048583                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.143555                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.143555                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13930.749070                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13930.749070                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1537659                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1537659                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     15265220                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     15265220                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 205160623997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 205160623997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.130418                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.130418                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13439.742368                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13439.742368                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 602468093000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999918                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          115510683                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         15265186                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.566936                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999918                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        249362384                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       249362384                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 602468093000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    233118118                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       233118118                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    233118118                       # number of overall hits
system.cpu0.dcache.overall_hits::total      233118118                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     28212117                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      28212117                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     28212117                       # number of overall misses
system.cpu0.dcache.overall_misses::total     28212117                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 768083953134                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 768083953134                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 768083953134                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 768083953134                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    261330235                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    261330235                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    261330235                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    261330235                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.107956                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.107956                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.107956                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.107956                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 27225.321415                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27225.321415                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 27225.321415                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27225.321415                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      5315281                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       253496                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           104456                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2778                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    50.885358                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    91.251260                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     20305131                       # number of writebacks
system.cpu0.dcache.writebacks::total         20305131                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      8300888                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      8300888                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      8300888                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      8300888                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     19911229                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     19911229                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     19911229                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     19911229                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 367570476086                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 367570476086                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 367570476086                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 367570476086                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.076192                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.076192                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.076192                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.076192                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18460.461486                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18460.461486                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18460.461486                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18460.461486                       # average overall mshr miss latency
system.cpu0.dcache.replacements              20305131                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    168391820                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      168391820                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     22029424                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     22029424                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 492909766000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 492909766000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    190421244                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    190421244                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.115688                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.115688                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 22375.063733                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22375.063733                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4791041                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4791041                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     17238383                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     17238383                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 270472171500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 270472171500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.090528                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.090528                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15690.112669                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15690.112669                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     64726298                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      64726298                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      6182693                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      6182693                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 275174187134                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 275174187134                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70908991                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70908991                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.087192                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.087192                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 44507.173029                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 44507.173029                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      3509847                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      3509847                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2672846                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2672846                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  97098304586                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  97098304586                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.037694                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.037694                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 36327.683894                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 36327.683894                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1115                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1115                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          787                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          787                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     53169000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     53169000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1902                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1902                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.413775                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.413775                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 67559.085133                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 67559.085133                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          773                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          773                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1180500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1180500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.007361                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.007361                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 84321.428571                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 84321.428571                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1709                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1709                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          135                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          135                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       567500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       567500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1844                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1844                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.073210                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.073210                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4203.703704                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4203.703704                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          134                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          134                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       433500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       433500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.072668                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.072668                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3235.074627                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3235.074627                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       611509                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         611509                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       406694                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       406694                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  30943068500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  30943068500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018203                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018203                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.399423                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.399423                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 76084.398835                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 76084.398835                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       406693                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       406693                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  30536374500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  30536374500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.399422                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.399422                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 75084.583457                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 75084.583457                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 602468093000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.961829                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          254047335                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         20317621                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.503793                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.961829                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998807                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998807                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        545022021                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       545022021                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 602468093000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            15062649                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            18979680                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2532                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              190671                       # number of demand (read+write) hits
system.l2.demand_hits::total                 34235532                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           15062649                       # number of overall hits
system.l2.overall_hits::.cpu0.data           18979680                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2532                       # number of overall hits
system.l2.overall_hits::.cpu1.data             190671                       # number of overall hits
system.l2.overall_hits::total                34235532                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            202569                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1323694                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2401                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            875185                       # number of demand (read+write) misses
system.l2.demand_misses::total                2403849                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           202569                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1323694                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2401                       # number of overall misses
system.l2.overall_misses::.cpu1.data           875185                       # number of overall misses
system.l2.overall_misses::total               2403849                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  16759503987                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 135856295113                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    219574000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  95110261801                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     247945634901                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  16759503987                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 135856295113                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    219574000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  95110261801                       # number of overall miss cycles
system.l2.overall_miss_latency::total    247945634901                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        15265218                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        20303374                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4933                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1065856                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             36639381                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       15265218                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       20303374                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4933                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1065856                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            36639381                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.013270                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.065196                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.486722                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.821110                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.065608                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.013270                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.065196                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.486722                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.821110                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.065608                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82734.791538                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 102634.215395                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91451.062057                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 108674.465171                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103145.261995                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82734.791538                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 102634.215395                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91451.062057                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 108674.465171                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103145.261995                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             404236                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     12813                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      31.548896                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   5253673                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1624496                       # number of writebacks
system.l2.writebacks::total                   1624496                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             79                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         113548                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             44                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          46582                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              160253                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            79                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        113548                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            44                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         46582                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             160253                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       202490                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1210146                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2357                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       828603                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2243596                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       202490                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1210146                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2357                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       828603                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      5577928                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          7821524                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  14730409987                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 114861839405                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    193731000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  82419733968                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 212205714360                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  14730409987                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 114861839405                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    193731000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  82419733968                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 507530304990                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 719736019350                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.013265                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.059603                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.477803                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.777406                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.061235                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.013265                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.059603                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.477803                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.777406                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.213473                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72746.357781                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 94915.687367                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82193.890539                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 99468.302635                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94582.854649                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72746.357781                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 94915.687367                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82193.890539                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 99468.302635                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 90989.038401                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92019.920843                       # average overall mshr miss latency
system.l2.replacements                       10534754                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4950914                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4950914                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4950914                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4950914                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     31603710                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         31603710                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     31603710                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     31603710                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      5577928                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        5577928                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 507530304990                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 507530304990                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 90989.038401                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 90989.038401                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    8                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            89                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 93                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       206500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       206500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           97                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              101                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.917526                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.920792                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2320.224719                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2220.430108                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           88                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            92                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1836000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        80500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1916500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.907216                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.910891                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20863.636364                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20125                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20831.521739                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           25                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               26                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             26                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           25                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           26                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        19500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       507500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       527000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20300                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20269.230769                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2240916                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            90248                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2331164                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         824497                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         653821                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1478318                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  82415073289                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  68054661216                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  150469734505                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3065413                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       744069                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3809482                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.268968                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.878710                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.388063                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 99958.002623                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 104087.603818                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101784.416144                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        53581                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        21071                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            74652                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       770916                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       632750                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1403666                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  70079274398                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  59452833769                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 129532108167                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.251488                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.850392                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.368466                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 90903.904444                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 93959.437011                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92281.289258                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      15062649                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2532                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           15065181                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       202569                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2401                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           204970                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  16759503987                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    219574000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  16979077987                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     15265218                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4933                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       15270151                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.013270                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.486722                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.013423                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82734.791538                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91451.062057                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82836.893140                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           79                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           44                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           123                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       202490                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2357                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       204847                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  14730409987                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    193731000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  14924140987                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.013265                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.477803                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.013415                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72746.357781                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82193.890539                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72855.062495                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     16738764                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       100423                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          16839187                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       499197                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       221364                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          720561                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  53441221824                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  27055600585                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  80496822409                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     17237961                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       321787                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      17559748                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.028959                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.687921                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.041035                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 107054.372971                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 122222.224865                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 111714.098333                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        59967                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        25511                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        85478                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       439230                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       195853                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       635083                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  44782565007                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  22966900199                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  67749465206                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.025480                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.608642                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.036167                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 101956.981552                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 117266.011749                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 106678.127435                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           72                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           14                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                86                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          782                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           79                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             861                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     22885982                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      2016490                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     24902472                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          854                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           93                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           947                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.915691                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.849462                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.909187                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 29265.961637                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 25525.189873                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 28922.731707                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          276                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           23                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          299                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          506                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           56                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          562                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     10072970                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1150992                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     11223962                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.592506                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.602151                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.593453                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19907.055336                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20553.428571                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19971.462633                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 602468093000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 602468093000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999867                       # Cycle average of tags in use
system.l2.tags.total_refs                    78527736                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  10535138                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.453888                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.091815                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.672062                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.578549                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.004715                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.351281                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    23.301445                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.454560                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.026126                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.149665                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000074                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.005489                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.364085                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            29                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.453125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.546875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 596095834                       # Number of tag accesses
system.l2.tags.data_accesses                596095834                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 602468093000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      12959296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      77602048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        150912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      53084416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    351464320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          495260992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     12959296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       150912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      13110208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    103967744                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       103967744                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         202489                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1212532                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2358                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         829444                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      5491630                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             7738453                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1624496                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1624496                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         21510344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        128806901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           250490                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         88111581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    583374164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             822053479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     21510344                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       250490                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         21760834                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      172569710                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            172569710                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      172569710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        21510344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       128806901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          250490                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        88111581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    583374164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            994623189                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1559463.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    202489.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1136907.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2358.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    811837.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   5483501.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004174094750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        95427                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        95427                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            13035469                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1468880                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     7738454                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1624496                       # Number of write requests accepted
system.mem_ctrls.readBursts                   7738454                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1624496                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 101362                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 65033                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            365543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            364407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            421864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            865072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            556000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            673215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            567824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            500327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            518354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            455915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           441260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           392119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           387645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           379802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           376156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           371589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             68064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             65680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             65926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65504                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            122832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            138599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            178627                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            143549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            129878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            112068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            94111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            82428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            77797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            74411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            71656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            68310                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.45                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.99                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 310588270755                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                38185460000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            453783745755                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     40668.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59418.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  6310316                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  990089                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.63                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.49                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               7738454                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1624496                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1287013                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1174297                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  843760                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  641530                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  464220                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  445630                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  428484                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  405964                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  339554                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  240502                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 246030                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 479265                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 247122                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 114023                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  96107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  82044                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  61634                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  34141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   4628                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1144                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  39372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  68245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  83038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  89763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  93164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  95256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  96981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  98744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 101341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 106003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  99811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  98451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  96273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  94556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  94127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  94057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   3948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   3787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   3759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   3669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1896112                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    310.410997                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   191.193487                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   315.537608                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       562805     29.68%     29.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       589996     31.12%     60.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       155613      8.21%     69.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       124707      6.58%     75.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       140160      7.39%     82.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        69700      3.68%     86.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        28358      1.50%     88.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        20756      1.09%     89.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       204017     10.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1896112                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        95427                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      80.030191                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    483.233395                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191        95426    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::139264-147455            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         95427                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        95427                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.341706                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.319295                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.899305                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            81034     84.92%     84.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2226      2.33%     87.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8352      8.75%     96.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2440      2.56%     98.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              840      0.88%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              337      0.35%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              113      0.12%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               54      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               25      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         95427                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              488773888                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6487168                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                99804160                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               495261056                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            103967744                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       811.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       165.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    822.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    172.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.63                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  602468081000                       # Total gap between requests
system.mem_ctrls.avgGap                      64345.97                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     12959296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     72762048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       150912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     51957568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    350944064                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     99804160                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 21510344.117095008492                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 120773280.519604206085                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 250489.613895619172                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 86241194.519159361720                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 582510622.682884573936                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 165658830.998042583466                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       202489                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1212532                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2358                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       829444                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      5491631                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1624496                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   6376002237                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  65336405748                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     95097586                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  48107878926                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 333868361258                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 14412670989737                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31488.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     53884.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40329.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     58000.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     60795.85                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8872087.71                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    79.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6274282140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3334833480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         23725077600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3709639980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     47557770000.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     127839702030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     123693262080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       336134567310                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        557.929243                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 320107813093                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  20117500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 262242779907                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           7264064640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3860911560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         30803759280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4430636820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     47557770000.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     210610611570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      53991443520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       358519197390                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        595.084124                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 138175560745                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  20117500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 444175032255                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                167                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           84                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5942252970.238095                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   28369416649.037151                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           81     96.43%     96.43% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.19%     97.62% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.19%     98.81% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.19%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        16000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 225504244500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             84                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   103318843500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 499149249500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 602468093000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5064834                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5064834                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5064834                       # number of overall hits
system.cpu1.icache.overall_hits::total        5064834                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         6362                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6362                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         6362                       # number of overall misses
system.cpu1.icache.overall_misses::total         6362                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    328240500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    328240500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    328240500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    328240500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5071196                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5071196                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5071196                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5071196                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001255                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001255                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001255                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001255                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 51593.917007                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 51593.917007                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 51593.917007                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 51593.917007                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          196                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           49                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4901                       # number of writebacks
system.cpu1.icache.writebacks::total             4901                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1429                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1429                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1429                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1429                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4933                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4933                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4933                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4933                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    255373500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    255373500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    255373500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    255373500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000973                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000973                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000973                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000973                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 51768.396513                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 51768.396513                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 51768.396513                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 51768.396513                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4901                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5064834                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5064834                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         6362                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6362                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    328240500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    328240500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5071196                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5071196                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001255                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001255                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 51593.917007                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 51593.917007                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1429                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1429                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4933                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4933                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    255373500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    255373500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000973                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000973                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 51768.396513                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 51768.396513                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 602468093000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           30.417278                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4811777                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4901                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           981.794940                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        365779500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    30.417278                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.950540                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.950540                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10147325                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10147325                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 602468093000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9337875                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9337875                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9337875                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9337875                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2366177                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2366177                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2366177                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2366177                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 245602751641                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 245602751641                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 245602751641                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 245602751641                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11704052                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11704052                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11704052                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11704052                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.202167                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.202167                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.202167                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.202167                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 103797.286357                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 103797.286357                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 103797.286357                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 103797.286357                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1256861                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       137582                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            22111                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1120                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    56.843245                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   122.841071                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1065566                       # number of writebacks
system.cpu1.dcache.writebacks::total          1065566                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1712636                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1712636                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1712636                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1712636                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       653541                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       653541                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       653541                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       653541                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  63826815850                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  63826815850                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  63826815850                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  63826815850                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.055839                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.055839                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.055839                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.055839                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 97663.062991                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 97663.062991                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 97663.062991                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 97663.062991                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1065566                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8389587                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8389587                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1419159                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1419159                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 135273351000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 135273351000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9808746                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9808746                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.144683                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.144683                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 95319.376476                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 95319.376476                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1096486                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1096486                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       322673                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       322673                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  28916586500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  28916586500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032896                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032896                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 89615.761158                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 89615.761158                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       948288                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        948288                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       947018                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       947018                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 110329400641                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 110329400641                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895306                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895306                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.499665                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.499665                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 116501.904548                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 116501.904548                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       616150                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       616150                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       330868                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       330868                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  34910229350                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  34910229350                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.174572                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.174572                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 105511.047759                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 105511.047759                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          314                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          314                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          143                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          143                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      4967500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4967500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          457                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          457                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.312910                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.312910                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 34737.762238                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 34737.762238                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          140                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          140                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        34500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        34500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.006565                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.006565                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data        11500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        11500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          296                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          296                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          136                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          136                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1269000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1269000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          432                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          432                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.314815                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.314815                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9330.882353                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9330.882353                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          136                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          136                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1133000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1133000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.314815                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.314815                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8330.882353                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8330.882353                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       592276                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         592276                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       425650                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       425650                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  36001057500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  36001057500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017926                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017926                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.418154                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.418154                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 84579.014448                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 84579.014448                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       425650                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       425650                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  35575407500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  35575407500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.418154                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.418154                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 83579.014448                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 83579.014448                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 602468093000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.000509                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           11009026                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1079052                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.202498                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        365791000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.000509                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.937516                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.937516                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26524814                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26524814                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 602468093000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          32831208                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6575410                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     31689860                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         8910259                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          9471521                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             398                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           270                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            668                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3834729                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3834729                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      15270152                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     17561057                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          947                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          947                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     45795622                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     60927524                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        14767                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3210868                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             109948781                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1953945792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2598944064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       629376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    136410624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4689929856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        20033374                       # Total snoops (count)
system.tol2bus.snoopTraffic                 105667392                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         56676173                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.054483                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.229947                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               53626887     94.62%     94.62% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3010705      5.31%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  38581      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           56676173                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        73299315703                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       30477168330                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       22909625355                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1619041222                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7417963                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2582226273500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  64863                       # Simulator instruction rate (inst/s)
host_mem_usage                                 704160                       # Number of bytes of host memory used
host_op_rate                                    64926                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 38055.82                       # Real time elapsed on the host
host_tick_rate                               52022484                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2468396963                       # Number of instructions simulated
sim_ops                                    2470829838                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.979758                       # Number of seconds simulated
sim_ticks                                1979758180500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.614100                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              163823140                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           164457782                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         12850796                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        185438231                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            309938                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         326281                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           16343                       # Number of indirect misses.
system.cpu0.branchPred.lookups              195711696                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        10918                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        197453                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         12833419                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 123948748                       # Number of branches committed
system.cpu0.commit.bw_lim_events             33235133                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         599374                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      250541658                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           926977399                       # Number of instructions committed
system.cpu0.commit.committedOps             927174889                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3905666446                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.237392                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.171946                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   3679733104     94.22%     94.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     78966629      2.02%     96.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     20430758      0.52%     96.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      9291276      0.24%     97.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      8952846      0.23%     97.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5500641      0.14%     97.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     36615150      0.94%     98.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     32940909      0.84%     99.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     33235133      0.85%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3905666446                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                 317084874                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls              672716                       # Number of function calls committed.
system.cpu0.commit.int_insts                760503069                       # Number of committed integer instructions.
system.cpu0.commit.loads                    246172660                       # Number of loads committed
system.cpu0.commit.membars                     391328                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       392339      0.04%      0.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       468020833     50.48%     50.52% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          13631      0.00%     50.52% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1994      0.00%     50.52% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd     117610976     12.68%     63.21% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           994      0.00%     63.21% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt      36480471      3.93%     67.14% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult      8343587      0.90%     68.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv      12142129      1.31%     69.35% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc     12168243      1.31%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      140950377     15.20%     85.87% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        710841      0.08%     85.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead    105419736     11.37%     97.31% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     24918738      2.69%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        927174889                       # Class of committed instruction
system.cpu0.commit.refs                     271999692                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  926977399                       # Number of Instructions Simulated
system.cpu0.committedOps                    927174889                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.271051                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.271051                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           3492044806                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                17541                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           143371080                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1278050268                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               100090419                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                269621039                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13583865                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                26758                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             69744449                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  195711696                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 78373213                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   3845646196                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1622869                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          159                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1457786837                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 136                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          493                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               27202636                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.049433                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          85836276                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         164133078                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.368205                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3945084578                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.369595                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.969394                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              3105528966     78.72%     78.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               602205667     15.26%     93.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                43804148      1.11%     95.09% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               131132869      3.32%     98.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 5887095      0.15%     98.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  626993      0.02%     98.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                43119902      1.09%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                12764060      0.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   14878      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3945084578                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                357904391                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               314630070                       # number of floating regfile writes
system.cpu0.idleCycles                       14082816                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            14921069                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               146039739                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.390474                       # Inst execution rate
system.cpu0.iew.exec_refs                   808209090                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  27857184                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             1604293037                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            309842893                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            261936                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         17313674                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            32744977                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1176062950                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            780351906                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         12809349                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1545950096                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents              13106402                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            986051155                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13583865                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           1012981716                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     51718044                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          389138                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          464                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation       911360                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     63670233                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6917945                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents        911360                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      6970756                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7950313                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                826329812                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1029453996                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.839701                       # average fanout of values written-back
system.cpu0.iew.wb_producers                693870079                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.260018                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1033695910                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1598974473                       # number of integer regfile reads
system.cpu0.int_regfile_writes              545559987                       # number of integer regfile writes
system.cpu0.ipc                              0.234134                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.234134                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           395368      0.03%      0.03% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            539990232     34.64%     34.67% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               14248      0.00%     34.67% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1998      0.00%     34.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd          124600582      7.99%     42.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               1013      0.00%     42.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt           47568559      3.05%     45.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult           8752968      0.56%     46.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     46.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv           12142129      0.78%     47.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc          13496332      0.87%     47.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     47.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     47.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     47.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     47.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     47.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     47.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     47.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     47.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     47.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     47.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     47.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     47.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     47.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     47.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     47.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     47.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     47.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     47.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     47.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     47.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     47.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     47.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     47.92% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           479623623     30.77%     78.69% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             726564      0.05%     78.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead      304433933     19.53%     98.27% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      27011895      1.73%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1558759444                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses              631608158                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads         1170139308                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses    341346817                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes         515914354                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  192423263                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.123446                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                7064147      3.67%      3.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      3.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      3.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                66895      0.03%      3.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      3.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt               134117      0.07%      3.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult               49974      0.03%      3.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      3.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv             60663050     31.53%     35.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc              221020      0.11%     35.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     35.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     35.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     35.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     35.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     35.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     35.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     35.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     35.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     35.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     35.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     35.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     35.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     35.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     35.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     35.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     35.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     35.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     35.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     35.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     35.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     35.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     35.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     35.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     35.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     35.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     35.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     35.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     35.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     35.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     35.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     35.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     35.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     35.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     35.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     35.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     35.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              91748505     47.68%     83.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 9864      0.01%     83.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead         32460746     16.87%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite            4945      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1119179181                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        6088781528                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    688107179                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        909946300                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1175303812                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1558759444                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             759138                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      248888064                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          3894106                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        159764                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    204732643                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3945084578                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.395114                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.145170                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         3347349380     84.85%     84.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          226987199      5.75%     90.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          111689440      2.83%     93.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           68665082      1.74%     95.17% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4          106701982      2.70%     97.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           52300614      1.33%     99.20% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           14818731      0.38%     99.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            7402465      0.19%     99.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            9169685      0.23%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3945084578                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.393709                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         17518094                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        10790794                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           309842893                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           32744977                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads              363186376                       # number of misc regfile reads
system.cpu0.misc_regfile_writes             186746400                       # number of misc regfile writes
system.cpu0.numCycles                      3959167394                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      349073                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             2804776834                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            777644962                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             166130804                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               132651676                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             595272371                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              8452853                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1743665301                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1232858768                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1034535450                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                291561141                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               2407918                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13583865                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            701959748                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               256890493                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups        491092341                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1252572960                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        551314                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             11622                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                420008288                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         11618                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  5050099513                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2394899638                       # The number of ROB writes
system.cpu0.timesIdled                         159797                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2947                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.710414                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              163899787                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           164375797                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         12695223                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        185209817                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            280509                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         288693                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            8184                       # Number of indirect misses.
system.cpu1.branchPred.lookups              195389893                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4321                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        195197                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         12686696                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 124177390                       # Number of branches committed
system.cpu1.commit.bw_lim_events             33048428                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         596343                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      248798367                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           928879958                       # Number of instructions committed
system.cpu1.commit.committedOps             929077759                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   3901074479                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.238159                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.174790                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   3675664544     94.22%     94.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     78264450      2.01%     96.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     20273890      0.52%     96.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      9222253      0.24%     96.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      8897028      0.23%     97.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      5454709      0.14%     97.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     36394550      0.93%     98.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7     33854627      0.87%     99.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     33048428      0.85%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   3901074479                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                 317833901                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              609134                       # Number of function calls committed.
system.cpu1.commit.int_insts                762115986                       # Number of committed integer instructions.
system.cpu1.commit.loads                    246872205                       # Number of loads committed
system.cpu1.commit.membars                     391387                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       391387      0.04%      0.04% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       469307937     50.51%     50.56% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            976      0.00%     50.56% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             672      0.00%     50.56% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd     118070000     12.71%     63.26% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.26% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt      36375648      3.92%     67.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult      8282653      0.89%     68.07% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     68.07% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv      12142080      1.31%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc     12116304      1.30%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      141086634     15.19%     85.87% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        456252      0.05%     85.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead    105980768     11.41%     97.32% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     24866448      2.68%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        929077759                       # Class of committed instruction
system.cpu1.commit.refs                     272390102                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  928879958                       # Number of Instructions Simulated
system.cpu1.committedOps                    929077759                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.245801                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.245801                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           3490573365                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 8551                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           143593472                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts            1277234404                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                96927887                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                269531789                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              13428030                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                18306                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             69746120                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  195389893                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 77811976                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   3844357716                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              1590258                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    1455519685                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               26873114                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.049543                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          82412918                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         164180296                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.369062                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        3940207191                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.369478                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.968168                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              3100947818     78.70%     78.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               602310975     15.29%     93.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                43616789      1.11%     95.09% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3               131407223      3.34%     98.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 5782308      0.15%     98.58% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  617674      0.02%     98.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                42840449      1.09%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                12679400      0.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    4555      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          3940207191                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                358534668                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               315412844                       # number of floating regfile writes
system.cpu1.idleCycles                        3632658                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            14773024                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               146171087                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.391159                       # Inst execution rate
system.cpu1.iew.exec_refs                   803825156                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  27549580                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             1611527128                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            310073450                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            258332                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         17104494                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            32395437                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts         1176242889                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            776275576                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         12667802                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts           1542669942                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents              13302281                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            979910721                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              13428030                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles           1007119558                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     51295601                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          378014                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          284                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation       900914                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     63201245                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      6877540                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents        900914                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      6909391                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       7863633                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                828168227                       # num instructions consuming a value
system.cpu1.iew.wb_count                   1030892017                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.840401                       # average fanout of values written-back
system.cpu1.iew.wb_producers                695993271                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.261393                       # insts written-back per cycle
system.cpu1.iew.wb_sent                    1035121262                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              1595969149                       # number of integer regfile reads
system.cpu1.int_regfile_writes              546343792                       # number of integer regfile writes
system.cpu1.ipc                              0.235527                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.235527                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           393690      0.03%      0.03% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            540798183     34.77%     34.80% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 980      0.00%     34.80% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  672      0.00%     34.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd          125058845      8.04%     42.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     42.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt           47424471      3.05%     45.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult           8691339      0.56%     46.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     46.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv           12142080      0.78%     47.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc          13455082      0.87%     48.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     48.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     48.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     48.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     48.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     48.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     48.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     48.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     48.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     48.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     48.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     48.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     48.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     48.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     48.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     48.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     48.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     48.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     48.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     48.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     48.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     48.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     48.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     48.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     48.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     48.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     48.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     48.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     48.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     48.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     48.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     48.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     48.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     48.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     48.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     48.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     48.09% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           476623345     30.64%     78.73% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             461565      0.03%     78.76% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead      303319736     19.50%     98.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      26967756      1.73%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total            1555337744                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses              630302177                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads         1167880206                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses    342083303                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes         515533989                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  191262979                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.122972                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                7132750      3.73%      3.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      3.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      3.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                67981      0.04%      3.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      3.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt               134274      0.07%      3.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult               51637      0.03%      3.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      3.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv             60557426     31.66%     35.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc              222972      0.12%     35.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     35.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     35.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     35.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     35.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     35.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     35.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     35.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     35.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     35.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     35.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     35.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     35.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     35.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     35.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     35.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     35.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     35.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     35.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     35.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     35.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     35.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     35.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     35.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     35.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     35.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     35.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     35.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     35.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     35.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     35.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     35.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     35.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     35.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     35.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     35.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     35.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead              90887171     47.52%     83.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  190      0.00%     83.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead         32203732     16.84%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite            4846      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses            1115904856                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        6078120464                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    688808714                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        908773285                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                1175487938                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued               1555337744                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             754951                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      247165130                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          3855012                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        158608                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    203037233                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   3940207191                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.394735                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.144948                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         3343493877     84.86%     84.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          226905449      5.76%     90.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          111603366      2.83%     93.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           68658291      1.74%     95.19% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4          106016718      2.69%     97.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           51992482      1.32%     99.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6           14805934      0.38%     99.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            7462788      0.19%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            9268286      0.24%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     3940207191                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.394371                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         17415487                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores        10731611                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           310073450                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           32395437                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads              363800621                       # number of misc regfile reads
system.cpu1.misc_regfile_writes             186986685                       # number of misc regfile writes
system.cpu1.numCycles                      3943839849                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    15563835                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             2805546342                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            779594078                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             165246672                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               129404646                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             593008671                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              8316376                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           1743377816                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts            1232497834                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands         1034570861                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                291540923                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               2457951                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              13428030                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            699937503                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               254976783                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups        490723266                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups      1252654550                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        349747                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             11094                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                419804916                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         11096                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  5045867519                       # The number of ROB reads
system.cpu1.rob.rob_writes                 2394933220                       # The number of ROB writes
system.cpu1.timesIdled                          37323                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued        167840453                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             44364965                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           230409193                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull           11726984                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              11952206                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    249471757                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     494406619                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      8461408                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      4270997                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    139641777                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    117736858                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    279290689                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      122007855                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1979758180500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          247826548                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      4338582                       # Transaction distribution
system.membus.trans_dist::WritebackClean         2092                       # Transaction distribution
system.membus.trans_dist::CleanEvict        240599944                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           306162                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           5399                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1327892                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1326387                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     247826547                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    743559554                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              743559554                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  16223590976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             16223590976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           236468                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         249466001                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               249466001    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           249466001                       # Request fanout histogram
system.membus.respLayer1.occupancy       1279055560874                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             64.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        582398663361                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              29.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1979758180500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1979758180500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1979758180500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1979758180500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1979758180500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1979758180500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1979758180500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1979758180500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1979758180500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1979758180500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1020                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          510                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    342728.431373                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   281355.800926                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          510    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        15500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value      2750000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            510                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1979583389000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    174791500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1979758180500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     78206551                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        78206551                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     78206551                       # number of overall hits
system.cpu0.icache.overall_hits::total       78206551                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       166661                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        166661                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       166661                       # number of overall misses
system.cpu0.icache.overall_misses::total       166661                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  10843401997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  10843401997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  10843401997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  10843401997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     78373212                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     78373212                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     78373212                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     78373212                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.002127                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002127                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.002127                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002127                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 65062.624111                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 65062.624111                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 65062.624111                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 65062.624111                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         9132                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              137                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    66.656934                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       151724                       # number of writebacks
system.cpu0.icache.writebacks::total           151724                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        14938                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        14938                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        14938                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        14938                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       151723                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       151723                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       151723                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       151723                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   9978652497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   9978652497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   9978652497                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   9978652497                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.001936                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.001936                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.001936                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.001936                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 65768.884724                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 65768.884724                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 65768.884724                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 65768.884724                       # average overall mshr miss latency
system.cpu0.icache.replacements                151724                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     78206551                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       78206551                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       166661                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       166661                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  10843401997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  10843401997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     78373212                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     78373212                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.002127                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002127                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 65062.624111                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 65062.624111                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        14938                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        14938                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       151723                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       151723                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   9978652497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   9978652497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.001936                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.001936                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 65768.884724                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 65768.884724                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1979758180500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           78358514                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           151756                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           516.345410                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        156898148                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       156898148                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1979758180500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    148738067                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       148738067                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    148738067                       # number of overall hits
system.cpu0.dcache.overall_hits::total      148738067                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    156282360                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     156282360                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    156282360                       # number of overall misses
system.cpu0.dcache.overall_misses::total    156282360                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 12814254872496                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 12814254872496                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 12814254872496                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 12814254872496                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    305020427                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    305020427                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    305020427                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    305020427                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.512367                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.512367                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.512367                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.512367                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 81994.249847                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 81994.249847                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 81994.249847                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 81994.249847                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   2558785312                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       708718                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         52897599                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          11695                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    48.372428                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    60.600086                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     69568892                       # number of writebacks
system.cpu0.dcache.writebacks::total         69568892                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     86509499                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     86509499                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     86509499                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     86509499                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     69772861                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     69772861                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     69772861                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     69772861                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 6513973886075                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 6513973886075                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 6513973886075                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 6513973886075                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.228748                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.228748                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.228748                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.228748                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 93359.707381                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 93359.707381                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 93359.707381                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 93359.707381                       # average overall mshr miss latency
system.cpu0.dcache.replacements              69568790                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    129528195                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      129528195                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    149869288                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    149869288                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 12438598588000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 12438598588000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    279397483                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    279397483                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.536402                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.536402                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 82996.314682                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 82996.314682                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     81476440                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     81476440                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     68392848                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     68392848                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 6417258291500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 6417258291500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.244787                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.244787                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 93829.376597                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 93829.376597                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     19209872                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      19209872                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      6413072                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      6413072                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 375656284496                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 375656284496                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     25622944                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     25622944                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.250286                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.250286                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 58576.651642                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 58576.651642                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      5033059                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      5033059                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1380013                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1380013                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  96715594575                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  96715594575                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.053858                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.053858                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 70083.103982                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 70083.103982                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         5683                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         5683                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1679                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1679                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     71157500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     71157500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         7362                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7362                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.228063                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.228063                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 42380.881477                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 42380.881477                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1515                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1515                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          164                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          164                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      2040500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      2040500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.022277                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.022277                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 12442.073171                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12442.073171                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         4188                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4188                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2365                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2365                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     11650000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     11650000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         6553                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6553                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.360903                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.360903                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4926.004228                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4926.004228                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2364                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2364                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      9287000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      9287000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.360751                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.360751                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3928.510998                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3928.510998                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         6568                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           6568                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       190885                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       190885                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   4138961999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   4138961999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       197453                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       197453                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.966736                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.966736                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 21683.013327                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 21683.013327                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       190885                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       190885                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   3948076999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   3948076999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.966736                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.966736                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 20683.013327                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 20683.013327                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1979758180500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.950361                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          218884557                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         69827530                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             3.134646                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.950361                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998449                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998449                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        680291088                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       680291088                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1979758180500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               41817                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            10559947                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                8889                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            10571191                       # number of demand (read+write) hits
system.l2.demand_hits::total                 21181844                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              41817                       # number of overall hits
system.l2.overall_hits::.cpu0.data           10559947                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               8889                       # number of overall hits
system.l2.overall_hits::.cpu1.data           10571191                       # number of overall hits
system.l2.overall_hits::total                21181844                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            109907                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          59012687                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             29089                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          58756594                       # number of demand (read+write) misses
system.l2.demand_misses::total              117908277                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           109907                       # number of overall misses
system.l2.overall_misses::.cpu0.data         59012687                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            29089                       # number of overall misses
system.l2.overall_misses::.cpu1.data         58756594                       # number of overall misses
system.l2.overall_misses::total             117908277                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   9288553436                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 6257217333836                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   2615863924                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 6228215666071                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     12497337417267                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   9288553436                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 6257217333836                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   2615863924                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 6228215666071                       # number of overall miss cycles
system.l2.overall_miss_latency::total    12497337417267                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          151724                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        69572634                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           37978                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        69327785                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            139090121                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         151724                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       69572634                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          37978                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       69327785                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           139090121                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.724388                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.848217                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.765943                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.847519                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.847711                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.724388                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.848217                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.765943                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.847519                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.847711                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84512.846643                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 106031.730666                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89926.223796                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 106000.284259                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 105992.028170                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84512.846643                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 106031.730666                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89926.223796                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 106000.284259                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 105992.028170                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           22407564                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    892296                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      25.112254                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                 140099381                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             4338512                       # number of writebacks
system.l2.writebacks::total                   4338512                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            658                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        6154184                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            654                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data        6179036                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total            12334532                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           658                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       6154184                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           654                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data       6179036                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total           12334532                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       109249                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     52858503                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        28435                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     52577558                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         105573745                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       109249                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     52858503                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        28435                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     52577558                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher    148115085                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        253688830                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   8156919440                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 5328906380146                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   2303530936                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 5300649916139                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 10640016746661                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   8156919440                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 5328906380146                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   2303530936                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 5300649916139                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 13108857290651                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 23748874037312                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.720051                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.759760                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.748723                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.758391                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.759031                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.720051                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.759760                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.748723                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.758391                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.823917                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74663.561589                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 100814.553529                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81010.407456                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 100815.825568                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 100782.791656                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74663.561589                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 100814.553529                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81010.407456                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 100815.825568                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 88504.538823                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93614.188836                       # average overall mshr miss latency
system.l2.replacements                      362137013                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5327067                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5327067                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           70                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             70                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      5327137                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5327137                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000013                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000013                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           70                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           70                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000013                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000013                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks    125719178                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        125719178                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks         2092                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total           2092                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks    125721270                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    125721270                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000017                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000017                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks         2092                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total         2092                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000017                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000017                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher    148115085                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total      148115085                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 13108857290651                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 13108857290651                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 88504.538823                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 88504.538823                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data           12292                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data           12836                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                25128                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         39664                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         37889                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              77553                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    286227500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    288893000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    575120500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        51956                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        50725                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           102681                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.763415                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.746949                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.755281                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7216.304457                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  7624.719576                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7415.838201                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data         2961                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data         2971                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total            5932                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        36703                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        34918                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         71621                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    843060085                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    805076583                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   1648136668                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.706425                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.688379                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.697510                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 22969.786802                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 23056.205481                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 23011.919242                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            68                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 71                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           62                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          180                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              242                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       481000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       424500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       905500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           65                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          248                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            313                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.953846                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.725806                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.773163                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  7758.064516                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2358.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3741.735537                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            5                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            5                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            10                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           57                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          175                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          232                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1205000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      3842000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      5047000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.876923                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.705645                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.741214                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 21140.350877                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21954.285714                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21754.310345                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           414168                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           340642                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                754810                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         920766                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         943282                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1864048                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  88970672783                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  90295525658                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  179266198441                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1334934                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1283924                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2618858                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.689746                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.734687                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.711779                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 96626.800710                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 95724.847562                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96170.376750                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       272458                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       268615                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           541073                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       648308                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       674667                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1322975                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  64813979507                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  65927471366                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 130741450873                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.485648                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.525473                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.505172                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 99974.054781                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 97718.535761                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 98823.825751                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         41817                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          8889                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              50706                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       109907                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        29089                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           138996                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   9288553436                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   2615863924                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  11904417360                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       151724                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        37978                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         189702                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.724388                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.765943                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.732707                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84512.846643                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89926.223796                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85645.754986                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          658                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          654                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1312                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       109249                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        28435                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       137684                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   8156919440                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   2303530936                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  10460450376                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.720051                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.748723                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.725791                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74663.561589                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81010.407456                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75974.335260                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     10145779                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     10230549                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          20376328                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     58091921                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     57813312                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       115905233                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 6168246661053                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 6137920140413                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 12306166801466                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     68237700                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     68043861                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     136281561                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.851317                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.849648                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.850484                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 106180.800271                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 106167.938284                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 106174.384736                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      5881726                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data      5910421                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total     11792147                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     52210195                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     51902891                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    104113086                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 5264092400639                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 5234722444773                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 10498814845412                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.765122                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.762786                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.763956                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 100824.990227                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 100856.086124                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 100840.492284                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu0.data            4                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               5                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data       160997                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data        88999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total       249996                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data            4                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             5                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 40249.250000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data        88999                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 49999.200000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            1                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total            4                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data        22999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total        22999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.250000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.200000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        22999                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        22999                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1979758180500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1979758180500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    64.000000                       # Cycle average of tags in use
system.l2.tags.total_refs                   401413325                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 362137081                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.108457                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.577601                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.007064                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        2.076967                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.005497                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.150493                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    34.182377                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.399650                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000110                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.032453                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000086                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.033601                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.534100                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            37                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.578125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.421875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2524102465                       # Number of tag accesses
system.l2.tags.data_accesses               2524102465                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1979758180500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6992064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    3389154112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1819840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    3371228864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   9176592960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        15945787840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6992064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1819840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8811904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    277669248                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       277669248                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         109251                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       52955533                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          28435                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       52675451                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher    143384265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           249152935                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      4338582                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            4338582                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3531777                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1711903072                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           919223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1702848811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   4635209012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            8054411896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3531777                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       919223                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4451000                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      140254123                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            140254123                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      140254123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3531777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1711903072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          919223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1702848811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   4635209012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           8194666019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3275082.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    109251.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  52403894.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     28435.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  52089881.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples 143159133.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004686398250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       204271                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       204271                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           344721204                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3091366                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   249152934                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4340674                       # Number of write requests accepted
system.mem_ctrls.readBursts                 249152934                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4340674                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1362340                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1065592                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           9165839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           8329516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           7992484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           7581531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           7467493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           7805122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          37616751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          34074989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          29402227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          22653747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         16828536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         14205273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         12101112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         11342455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         10027955                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         11195564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            168964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            169452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            169188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            208215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            248926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            257433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            211198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            211726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            249645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            256877                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           273357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           174204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           168972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           168779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           169277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           168860                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       9.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.10                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 10187894269877                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               1238952970000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            14833967907377                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     41114.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59864.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                216154298                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3004988                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.75                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             249152934                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4340674                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4049560                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 7615660                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                11936014                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                17440338                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                22844659                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                25601727                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                24034655                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                21454123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                19341419                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                17779541                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10               18431889                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11               24387852                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12               16196465                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                6421741                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                4604251                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                3109015                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                1749765                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 649455                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 101197                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  41268                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  84210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 103974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 108907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 111292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 112942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 114587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 116120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 117557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 119151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 121605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 120066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 120065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 120457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 120749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 121023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 121372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  12820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  10067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   9698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   9695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   9692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   9771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  38991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  73778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  89126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  92253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  92227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  91547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  90925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  90300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  89660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  89118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  88501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  87877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  87337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  86796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  86370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  89241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  10089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     31906389                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    503.604653                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   340.901540                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   383.007860                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2817689      8.83%      8.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      8964009     28.09%     36.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      3680384     11.53%     48.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      2616627      8.20%     56.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      1807311      5.66%     62.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      1156527      3.62%     65.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       947882      2.97%     68.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       876626      2.75%     71.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      9039334     28.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     31906389                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       204271                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1213.047985                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    355.125164                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3698.088183                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       184295     90.22%     90.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095         7811      3.82%     94.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143         3219      1.58%     95.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191         1475      0.72%     96.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239         1306      0.64%     96.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287         1182      0.58%     97.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335          791      0.39%     97.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-16383          763      0.37%     98.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-18431          639      0.31%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-20479          429      0.21%     98.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-22527          446      0.22%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-24575          535      0.26%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-26623          382      0.19%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-28671          290      0.14%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-30719          112      0.05%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-32767           98      0.05%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815          171      0.08%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34816-36863           95      0.05%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36864-38911           52      0.03%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38912-40959           39      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-43007           63      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::43008-45055           35      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::45056-47103           28      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::47104-49151           15      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        204271                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       204271                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.032981                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.030889                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.272738                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           200717     98.26%     98.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1171      0.57%     98.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1818      0.89%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              409      0.20%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              105      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               33      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               12      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        204271                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            15858598016                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                87189760                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               209604672                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             15945787776                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            277803136                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      8010.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       105.87                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   8054.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    140.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        63.41                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    62.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.83                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1979758060000                       # Total gap between requests
system.mem_ctrls.avgGap                       7809.89                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6992064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   3353849216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1819840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   3333752384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   9162184512                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    209604672                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3531776.794191153254                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1694070138.986855983734                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 919223.376837058109                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1683918984.064023733139                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 4627931129.288746833801                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 105873875.943304881454                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       109251                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     52955533                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        28435                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     52675451                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher    143384264                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4340674                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3630674319                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 3126687873108                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   1119765827                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 3110491058753                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 8592038535370                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 51849262285500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33232.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     59043.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39379.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     59050.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     59923.16                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11944979.58                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         121876208580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          64778760090                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        912184044660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         8508448620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     156280824960.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     895137059580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6427512000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       2165192858490                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1093.665317                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   8804486302                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  66108640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1904845054198                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         105935351760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          56305986165                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        857040796500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         8587432440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     156280824960.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     894820883430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       6693765600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       2085665040855                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1053.494847                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   9402923619                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  66108640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1904246616881                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               2252                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         1127                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6955473.824312                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   7949732.425788                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         1127    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     60430500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           1127                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   1971919361500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   7838819000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1979758180500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     77770654                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        77770654                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     77770654                       # number of overall hits
system.cpu1.icache.overall_hits::total       77770654                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        41322                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         41322                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        41322                       # number of overall misses
system.cpu1.icache.overall_misses::total        41322                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   3011869000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   3011869000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   3011869000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   3011869000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     77811976                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     77811976                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     77811976                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     77811976                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000531                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000531                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000531                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000531                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 72887.783747                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 72887.783747                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 72887.783747                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 72887.783747                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          149                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    74.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        37978                       # number of writebacks
system.cpu1.icache.writebacks::total            37978                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         3344                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3344                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         3344                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3344                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        37978                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        37978                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        37978                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        37978                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2776019000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2776019000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2776019000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2776019000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000488                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000488                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000488                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000488                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 73095.449997                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 73095.449997                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 73095.449997                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 73095.449997                       # average overall mshr miss latency
system.cpu1.icache.replacements                 37978                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     77770654                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       77770654                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        41322                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        41322                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   3011869000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   3011869000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     77811976                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     77811976                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000531                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000531                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 72887.783747                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 72887.783747                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         3344                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3344                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        37978                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        37978                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2776019000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2776019000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000488                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000488                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 73095.449997                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 73095.449997                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1979758180500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           78066622                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            38010                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2053.844304                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        155661930                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       155661930                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1979758180500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    147696307                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       147696307                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    147696307                       # number of overall hits
system.cpu1.dcache.overall_hits::total      147696307                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    157508794                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     157508794                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    157508794                       # number of overall misses
system.cpu1.dcache.overall_misses::total    157508794                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 12882510862137                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 12882510862137                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 12882510862137                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 12882510862137                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    305205101                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    305205101                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    305205101                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    305205101                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.516075                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.516075                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.516075                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.516075                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 81789.153069                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 81789.153069                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 81789.153069                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 81789.153069                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   2540763008                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       695337                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         52477163                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          11390                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    48.416547                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    61.048025                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     69313238                       # number of writebacks
system.cpu1.dcache.writebacks::total         69313238                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     87986102                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     87986102                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     87986102                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     87986102                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     69522692                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     69522692                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     69522692                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     69522692                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 6484296087720                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 6484296087720                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 6484296087720                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 6484296087720                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.227790                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.227790                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.227790                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.227790                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 93268.771694                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 93268.771694                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 93268.771694                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 93268.771694                       # average overall mshr miss latency
system.cpu1.dcache.replacements              69313162                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    128756572                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      128756572                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    151133285                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    151133285                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 12499963280500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 12499963280500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    279889857                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    279889857                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.539974                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.539974                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 82708.208721                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 82708.208721                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     82934180                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     82934180                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     68199105                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     68199105                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 6387382039500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 6387382039500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.243664                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.243664                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 93657.857233                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 93657.857233                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     18939735                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      18939735                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      6375509                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      6375509                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 382547581637                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 382547581637                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     25315244                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     25315244                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.251845                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.251845                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 60002.672985                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 60002.672985                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      5051922                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      5051922                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1323587                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1323587                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  96914048220                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  96914048220                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.052284                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.052284                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 73220.761627                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 73220.761627                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         6473                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         6473                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1523                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1523                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     70751500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     70751500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         7996                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         7996                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.190470                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.190470                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 46455.351280                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 46455.351280                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data         1233                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1233                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          290                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          290                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3068000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3068000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.036268                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.036268                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 10579.310345                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10579.310345                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         4179                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         4179                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         3113                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         3113                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     18550500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     18550500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         7292                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7292                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.426906                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.426906                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5959.042724                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5959.042724                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         3111                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         3111                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     15439500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     15439500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.426632                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.426632                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4962.873674                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4962.873674                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         4008                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           4008                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       191189                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       191189                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   4155049000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   4155049000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       195197                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       195197                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.979467                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.979467                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 21732.678135                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 21732.678135                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       191189                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       191189                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   3963860000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   3963860000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.979467                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.979467                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 20732.678135                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 20732.678135                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1979758180500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.929322                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          217591901                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         69578709                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             3.127277                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.929322                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.997791                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.997791                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        680409853                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       680409853                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1979758180500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         136782307                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9665649                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    133744269                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       357798768                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        222643025                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             147                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          332483                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          5474                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         337957                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2813746                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2813746                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        189702                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    136592605                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            5                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            5                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       455172                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    209190181                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       113934                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    208439402                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             418198689                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     19420672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   8905047808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4861184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   8873017472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            17802347136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       585521348                       # Total snoops (count)
system.tol2bus.snoopTraffic                 310053888                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        724874074                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.186476                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.404335                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              593973255     81.94%     81.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1              126629822     17.47%     99.41% # Request fanout histogram
system.tol2bus.snoop_fanout::2                4270997      0.59%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          724874074                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       278867592227                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             14.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      105031042159                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         227823025                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy      104660306693                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             5.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          57201530                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           220578                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
