

================================================================
== Synthesis Summary Report of 'r2plus1d'
================================================================
+ General Information: 
    * Date:           Fri Nov  4 22:15:15 2022
    * Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
    * Project:        R2plus1D
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu7ev-ffvc1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------------------------------------------------------------------+--------+-------+-------------+-----------+----------+-------------+---------+----------+--------------+-----------+--------------+--------------+-----+
    |                                               Modules                                               |  Issue |       |   Latency   |  Latency  | Iteration|             |   Trip  |          |              |           |              |              |     |
    |                                               & Loops                                               |  Type  | Slack |   (cycles)  |    (ns)   |  Latency |   Interval  |  Count  | Pipelined|     BRAM     |    DSP    |      FF      |      LUT     | URAM|
    +-----------------------------------------------------------------------------------------------------+--------+-------+-------------+-----------+----------+-------------+---------+----------+--------------+-----------+--------------+--------------+-----+
    |+ r2plus1d                                                                                           |  Timing|  -0.00|            -|          -|         -|            -|        -|        no|  8831 (1415%)|  313 (18%)|  101598 (22%)|  186795 (81%)|    -|
    | + grp_Conv3d_fu_2476                                                                                |  Timing|  -0.00|    769950725|  7.700e+09|         -|    769950725|        -|        no|             -|    5 (~0%)|    1173 (~0%)|     3242 (1%)|    -|
    |  + grp_Conv3d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_9_VITIS_LOOP_39_10_fu_295                      |  Timing|  -0.00|          307|  3.070e+03|         -|          307|        -|        no|             -|    1 (~0%)|     559 (~0%)|    1204 (~0%)|    -|
    |   o VITIS_LOOP_36_7_VITIS_LOOP_38_9_VITIS_LOOP_39_10                                                |      II|   7.30|          305|  3.050e+03|        14|            2|      147|       yes|             -|          -|             -|             -|    -|
    |  o VITIS_LOOP_28_2_VITIS_LOOP_30_4_VITIS_LOOP_31_5                                                  |       -|   7.30|    769950724|  7.700e+09|       341|            -|  2257920|        no|             -|          -|             -|             -|    -|
    | + grp_BatchNorm3d_5_fu_2494                                                                         |  Timing|  -0.00|     93824641|  9.382e+08|         -|     93824641|        -|        no|             -|    5 (~0%)|    1764 (~0%)|     3476 (1%)|    -|
    |  + grp_BatchNorm3d_5_Pipeline_VITIS_LOOP_18_5_fu_229                                                |       -|   0.01|         2299|  2.299e+04|         -|         2299|        -|        no|             -|    5 (~0%)|     765 (~0%)|    1671 (~0%)|    -|
    |   o VITIS_LOOP_18_5                                                                                 |      II|   7.30|         2297|  2.297e+04|        43|           41|       56|       yes|             -|          -|             -|             -|    -|
    |  o VITIS_LOOP_14_1_VITIS_LOOP_16_3_VITIS_LOOP_17_4                                                  |       -|   7.30|     93824640|  9.382e+08|      2327|            -|    40320|        no|             -|          -|             -|             -|    -|
    | + grp_r2plus1d_Pipeline_VITIS_LOOP_7_1_fu_2509                                                      |       -|   3.58|      2257922|  2.258e+07|         -|      2257922|        -|        no|             -|          -|      48 (~0%)|      87 (~0%)|    -|
    |  o VITIS_LOOP_7_1                                                                                   |       -|   7.30|      2257920|  2.258e+07|         2|            1|  2257920|       yes|             -|          -|             -|             -|    -|
    | + grp_Conv3d_12_fu_2514                                                                             |  Timing|  -0.00|    571604993|  5.716e+09|         -|    571604993|        -|        no|             -|    1 (~0%)|    1109 (~0%)|     4025 (1%)|    -|
    |  + grp_Conv3d_12_Pipeline_VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10_fu_299   |  Timing|  -0.00|          148|  1.480e+03|         -|          148|        -|        no|             -|    1 (~0%)|     491 (~0%)|    1600 (~0%)|    -|
    |   o VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10                                |       -|   7.30|          146|  1.460e+03|        13|            1|      135|       yes|             -|          -|             -|             -|    -|
    |  o VITIS_LOOP_27_1_VITIS_LOOP_29_3_VITIS_LOOP_30_4_VITIS_LOOP_31_5                                  |       -|   7.30|    571604992|  5.716e+09|       178|            -|  3211264|        no|             -|          -|             -|             -|    -|
    | + grp_BatchNorm3d_4_fu_2528                                                                         |  Timing|  -0.00|    133439492|  1.334e+09|         -|    133439492|        -|        no|             -|    8 (~0%)|    2251 (~0%)|     4211 (1%)|    -|
    |  + grp_BatchNorm3d_4_Pipeline_VITIS_LOOP_18_5_fu_254                                                |       -|   0.01|         2299|  2.299e+04|         -|         2299|        -|        no|             -|    5 (~0%)|     772 (~0%)|    1671 (~0%)|    -|
    |   o VITIS_LOOP_18_5                                                                                 |      II|   7.30|         2297|  2.297e+04|        43|           41|       56|       yes|             -|          -|             -|             -|    -|
    |  o VITIS_LOOP_14_1_VITIS_LOOP_16_3_VITIS_LOOP_17_4                                                  |       -|   7.30|    133439488|  1.334e+09|      2327|            -|    57344|        no|             -|          -|             -|             -|    -|
    | + grp_r2plus1d_Pipeline_VITIS_LOOP_7_11_fu_2551                                                     |       -|   3.58|      3211266|  3.211e+07|         -|      3211266|        -|        no|             -|          -|      48 (~0%)|      87 (~0%)|    -|
    |  o VITIS_LOOP_7_1                                                                                   |       -|   7.30|      3211264|  3.211e+07|         2|            1|  3211264|       yes|             -|          -|             -|             -|    -|
    | + grp_Sequential_fu_2556                                                                            |  Timing|  -0.00|            -|          -|         -|            -|        -|        no|   6128 (982%)|  273 (15%)|   61173 (13%)|  136344 (59%)|    -|
    |  + grp_Sequential_Pipeline_VITIS_LOOP_64_1_fu_2050                                                  |       -|   4.83|      3211266|  3.211e+07|         -|      3211266|        -|        no|             -|          -|      47 (~0%)|      82 (~0%)|    -|
    |   o VITIS_LOOP_64_1                                                                                 |       -|   7.30|      3211264|  3.211e+07|         2|            1|  3211264|       yes|             -|          -|             -|             -|    -|
    |  + grp_Conv2Plus1D_6_fu_2058                                                                        |  Timing|  -0.00|  11314594834|  1.131e+11|         -|  11314594834|        -|        no|             -|    27 (1%)|     6225 (1%)|    13833 (6%)|    -|
    |   + grp_Conv3d_2_fu_213                                                                             |  Timing|  -0.00|     69882628|  6.988e+08|         -|     69882628|        -|        no|             -|    6 (~0%)|    1515 (~0%)|     4401 (1%)|    -|
    |    + grp_Conv3d_2_Pipeline_VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10_fu_333  |  Timing|  -0.00|          589|  5.890e+03|         -|          589|        -|        no|             -|    1 (~0%)|     524 (~0%)|    1748 (~0%)|    -|
    |     o VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10                              |       -|   7.30|          587|  5.870e+03|        13|            1|      576|       yes|             -|          -|             -|             -|    -|
    |    o VITIS_LOOP_27_1_VITIS_LOOP_29_3_VITIS_LOOP_30_4_VITIS_LOOP_31_5                                |       -|   7.30|     69882624|  6.988e+08|       619|            -|   112896|        no|             -|          -|             -|             -|    -|
    |   + grp_BatchNorm3d_fu_243                                                                          |  Timing|  -0.00|      1274116|  1.274e+07|         -|      1274116|        -|        no|             -|   15 (~0%)|    3004 (~0%)|     4407 (1%)|    -|
    |    + grp_BatchNorm3d_Pipeline_VITIS_LOOP_18_5_fu_248                                                |       -|   0.01|           50|    500.000|         -|           50|        -|        no|             -|   12 (~0%)|    1488 (~0%)|    1892 (~0%)|    -|
    |     o VITIS_LOOP_18_5                                                                               |       -|   7.30|           48|    480.000|        43|            1|        7|       yes|             -|          -|             -|             -|    -|
    |    o VITIS_LOOP_14_1_VITIS_LOOP_16_3_VITIS_LOOP_17_4                                                |       -|   7.30|      1274112|  1.274e+07|        79|            -|    16128|        no|             -|          -|             -|             -|    -|
    |   + grp_Conv3d_1_fu_269                                                                             |  Timing|  -0.00|  11236212740|  1.124e+11|         -|  11236212740|        -|        no|             -|    1 (~0%)|    1285 (~0%)|     4103 (1%)|    -|
    |    + grp_Conv3d_1_Pipeline_VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10_fu_339  |  Timing|  -0.00|         3469|  3.469e+04|         -|         3469|        -|        no|             -|    1 (~0%)|     580 (~0%)|    1535 (~0%)|    -|
    |     o VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10                              |       -|   7.30|         3467|  3.467e+04|        13|            1|     3456|       yes|             -|          -|             -|             -|    -|
    |    o VITIS_LOOP_27_1_VITIS_LOOP_29_3_VITIS_LOOP_30_4_VITIS_LOOP_31_5                                |       -|   7.30|  11236212736|  1.124e+11|      3499|            -|  3211264|        no|             -|          -|             -|             -|    -|
    |   o VITIS_LOOP_7_1                                                                                  |       -|   7.30|      7225344|  7.225e+07|         2|            1|  7225344|       yes|             -|          -|             -|             -|    -|
    |  + grp_BatchNorm3d_4_fu_2150                                                                        |  Timing|  -0.00|    133439492|  1.334e+09|         -|    133439492|        -|        no|             -|    8 (~0%)|    2251 (~0%)|     4211 (1%)|    -|
    |   + grp_BatchNorm3d_4_Pipeline_VITIS_LOOP_18_5_fu_254                                               |       -|   0.01|         2299|  2.299e+04|         -|         2299|        -|        no|             -|    5 (~0%)|     772 (~0%)|    1671 (~0%)|    -|
    |    o VITIS_LOOP_18_5                                                                                |      II|   7.30|         2297|  2.297e+04|        43|           41|       56|       yes|             -|          -|             -|             -|    -|
    |   o VITIS_LOOP_14_1_VITIS_LOOP_16_3_VITIS_LOOP_17_4                                                 |       -|   7.30|    133439488|  1.334e+09|      2327|            -|    57344|        no|             -|          -|             -|             -|    -|
    |  + grp_ReLU_3_fu_2201                                                                               |       -|   3.58|      3211266|  3.211e+07|         -|      3211266|        -|        no|             -|          -|      55 (~0%)|      87 (~0%)|    -|
    |   o VITIS_LOOP_7_1                                                                                  |       -|   7.30|      3211264|  3.211e+07|         2|            1|  3211264|       yes|             -|          -|             -|             -|    -|
    |  + grp_Residual_3_fu_2212                                                                           |       -|   0.01|      3211293|  3.211e+07|         -|      3211293|        -|        no|             -|   10 (~0%)|    1202 (~0%)|    1443 (~0%)|    -|
    |   o VITIS_LOOP_7_1                                                                                  |       -|   7.30|      3211288|  3.211e+07|        26|            1|  3211264|       yes|             -|          -|             -|             -|    -|
    |  + grp_Sequential_Pipeline_VITIS_LOOP_82_2_fu_2241                                                  |       -|   4.83|      3211266|  3.211e+07|         -|      3211266|        -|        no|             -|          -|      47 (~0%)|      82 (~0%)|    -|
    |   o VITIS_LOOP_82_2                                                                                 |       -|   7.30|      3211264|  3.211e+07|         2|            1|  3211264|       yes|             -|          -|             -|             -|    -|
    |  + grp_Sequential_Pipeline_VITIS_LOOP_104_3_fu_2248                                                 |       -|   4.83|      3211266|  3.211e+07|         -|      3211266|        -|        no|             -|          -|      47 (~0%)|      82 (~0%)|    -|
    |   o VITIS_LOOP_104_3                                                                                |       -|   7.30|      3211264|  3.211e+07|         2|            1|  3211264|       yes|             -|          -|             -|             -|    -|
    |  + grp_Conv2Plus1D_5_fu_2255                                                                        |  Timing|  -0.00|   2885503509|  2.886e+10|         -|   2885503509|        -|        no|             -|    29 (1%)|     6209 (1%)|    13708 (5%)|    -|
    |   + grp_Conv3d_2_fu_165                                                                             |  Timing|  -0.00|     69882628|  6.988e+08|         -|     69882628|        -|        no|             -|    6 (~0%)|    1515 (~0%)|     4401 (1%)|    -|
    |    + grp_Conv3d_2_Pipeline_VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10_fu_333  |  Timing|  -0.00|          589|  5.890e+03|         -|          589|        -|        no|             -|    1 (~0%)|     524 (~0%)|    1748 (~0%)|    -|
    |     o VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10                              |       -|   7.30|          587|  5.870e+03|        13|            1|      576|       yes|             -|          -|             -|             -|    -|
    |    o VITIS_LOOP_27_1_VITIS_LOOP_29_3_VITIS_LOOP_30_4_VITIS_LOOP_31_5                                |       -|   7.30|     69882624|  6.988e+08|       619|            -|   112896|        no|             -|          -|             -|             -|    -|
    |   + grp_BatchNorm3d_fu_195                                                                          |  Timing|  -0.00|      1274116|  1.274e+07|         -|      1274116|        -|        no|             -|   15 (~0%)|    3004 (~0%)|     4407 (1%)|    -|
    |    + grp_BatchNorm3d_Pipeline_VITIS_LOOP_18_5_fu_248                                                |       -|   0.01|           50|    500.000|         -|           50|        -|        no|             -|   12 (~0%)|    1488 (~0%)|    1892 (~0%)|    -|
    |     o VITIS_LOOP_18_5                                                                               |       -|   7.30|           48|    480.000|        43|            1|        7|       yes|             -|          -|             -|             -|    -|
    |    o VITIS_LOOP_14_1_VITIS_LOOP_16_3_VITIS_LOOP_17_4                                                |       -|   7.30|      1274112|  1.274e+07|        79|            -|    16128|        no|             -|          -|             -|             -|    -|
    |   + grp_Conv3d_3_fu_223                                                                             |  Timing|  -0.00|   2811461639|  2.811e+10|         -|   2811461639|        -|        no|             -|    8 (~0%)|    1632 (~0%)|     4401 (1%)|    -|
    |    + grp_Conv3d_3_Pipeline_VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10_fu_349  |  Timing|  -0.00|         3469|  3.469e+04|         -|         3469|        -|        no|             -|    1 (~0%)|     574 (~0%)|    1542 (~0%)|    -|
    |     o VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10                              |       -|   7.30|         3467|  3.467e+04|        13|            1|     3456|       yes|             -|          -|             -|             -|    -|
    |    o VITIS_LOOP_27_1_VITIS_LOOP_29_3_VITIS_LOOP_30_4_VITIS_LOOP_31_5                                |       -|   7.30|   2811461635|  2.811e+10|      3502|            -|   802816|        no|             -|          -|             -|             -|    -|
    |   o VITIS_LOOP_7_1                                                                                  |       -|   7.30|      2885120|  2.885e+07|         2|            1|  2885120|       yes|             -|          -|             -|             -|    -|
    |  + grp_BatchNorm3d_3_fu_2285                                                                        |  Timing|  -0.00|     33804292|  3.380e+08|         -|     33804292|        -|        no|             -|    8 (~0%)|    2240 (~0%)|     4193 (1%)|    -|
    |   + grp_BatchNorm3d_3_Pipeline_VITIS_LOOP_18_5_fu_252                                               |       -|   0.01|         1151|  1.151e+04|         -|         1151|        -|        no|             -|    5 (~0%)|     767 (~0%)|    1667 (~0%)|    -|
    |    o VITIS_LOOP_18_5                                                                                |      II|   7.30|         1149|  1.149e+04|        43|           41|       28|       yes|             -|          -|             -|             -|    -|
    |   o VITIS_LOOP_14_1_VITIS_LOOP_16_3_VITIS_LOOP_17_4                                                 |       -|   7.30|     33804288|  3.380e+08|      1179|            -|    28672|        no|             -|          -|             -|             -|    -|
    |  + grp_ReLU_2_fu_2344                                                                               |       -|   3.58|       802818|  8.028e+06|         -|       802818|        -|        no|             -|          -|      51 (~0%)|      85 (~0%)|    -|
    |   o VITIS_LOOP_7_1                                                                                  |       -|   7.30|       802816|  8.028e+06|         2|            1|   802816|       yes|             -|          -|             -|             -|    -|
    |  + grp_Conv2Plus1D_4_fu_2354                                                                        |  Timing|  -0.00|            -|          -|         -|            -|        -|        no|             -|    29 (1%)|     6288 (1%)|    13868 (6%)|    -|
    |   + grp_Conv3d_4_fu_243                                                                             |  Timing|  -0.00|    134910724|  1.349e+09|         -|    134910724|        -|        no|             -|    6 (~0%)|    1513 (~0%)|     4402 (1%)|    -|
    |    + grp_Conv3d_4_Pipeline_VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10_fu_333  |  Timing|  -0.00|         1165|  1.165e+04|         -|         1165|        -|        no|             -|    1 (~0%)|     522 (~0%)|    1749 (~0%)|    -|
    |     o VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10                              |       -|   7.30|         1163|  1.163e+04|        13|            1|     1152|       yes|             -|          -|             -|             -|    -|
    |    o VITIS_LOOP_27_1_VITIS_LOOP_29_3_VITIS_LOOP_30_4_VITIS_LOOP_31_5                                |       -|   7.30|    134910720|  1.349e+09|      1195|            -|   112896|        no|             -|          -|             -|             -|    -|
    |   + grp_BatchNorm3d_fu_273                                                                          |  Timing|  -0.00|      1274116|  1.274e+07|         -|      1274116|        -|        no|             -|   15 (~0%)|    3004 (~0%)|     4407 (1%)|    -|
    |    + grp_BatchNorm3d_Pipeline_VITIS_LOOP_18_5_fu_248                                                |       -|   0.01|           50|    500.000|         -|           50|        -|        no|             -|   12 (~0%)|    1488 (~0%)|    1892 (~0%)|    -|
    |     o VITIS_LOOP_18_5                                                                               |       -|   7.30|           48|    480.000|        43|            1|        7|       yes|             -|          -|             -|             -|    -|
    |    o VITIS_LOOP_14_1_VITIS_LOOP_16_3_VITIS_LOOP_17_4                                                |       -|   7.30|      1274112|  1.274e+07|        79|            -|    16128|        no|             -|          -|             -|             -|    -|
    |   + grp_Conv3d_3_fu_299                                                                             |  Timing|  -0.00|   2811461639|  2.811e+10|         -|   2811461639|        -|        no|             -|    8 (~0%)|    1632 (~0%)|     4401 (1%)|    -|
    |    + grp_Conv3d_3_Pipeline_VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10_fu_349  |  Timing|  -0.00|         3469|  3.469e+04|         -|         3469|        -|        no|             -|    1 (~0%)|     574 (~0%)|    1542 (~0%)|    -|
    |     o VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10                              |       -|   7.30|         3467|  3.467e+04|        13|            1|     3456|       yes|             -|          -|             -|             -|    -|
    |    o VITIS_LOOP_27_1_VITIS_LOOP_29_3_VITIS_LOOP_30_4_VITIS_LOOP_31_5                                |       -|   7.30|   2811461635|  2.811e+10|      3502|            -|   802816|        no|             -|          -|             -|             -|    -|
    |   o VITIS_LOOP_7_1                                                                                  |       -|   7.30|            -|          -|         2|            1|        -|       yes|             -|          -|             -|             -|    -|
    |  + grp_Conv3d_11_fu_2433                                                                            |  Timing|  -0.00|     85901313|  8.590e+08|         -|     85901313|        -|        no|             -|    1 (~0%)|     994 (~0%)|     3430 (1%)|    -|
    |   + grp_Conv3d_11_Pipeline_VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10_fu_289  |  Timing|  -0.00|           77|    770.000|         -|           77|        -|        no|             -|    1 (~0%)|     387 (~0%)|    1149 (~0%)|    -|
    |    o VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10                               |       -|   7.30|           75|    750.000|        13|            1|       64|       yes|             -|          -|             -|             -|    -|
    |   o VITIS_LOOP_27_1_VITIS_LOOP_29_3_VITIS_LOOP_30_4_VITIS_LOOP_31_5                                 |       -|   7.30|     85901312|  8.590e+08|       107|            -|   802816|        no|             -|          -|             -|             -|    -|
    |  + grp_Residual_2_fu_2449                                                                           |       -|   0.01|       802845|  8.028e+06|         -|       802845|        -|        no|             -|   10 (~0%)|    1197 (~0%)|    1441 (~0%)|    -|
    |   o VITIS_LOOP_7_1                                                                                  |       -|   7.30|       802840|  8.028e+06|        26|            1|   802816|       yes|             -|          -|             -|             -|    -|
    |  + grp_Sequential_Pipeline_VITIS_LOOP_128_4_fu_2477                                                 |       -|   4.83|       802818|  8.028e+06|         -|       802818|        -|        no|             -|          -|      43 (~0%)|      79 (~0%)|    -|
    |   o VITIS_LOOP_128_4                                                                                |       -|   7.30|       802816|  8.028e+06|         2|            1|   802816|       yes|             -|          -|             -|             -|    -|
    |  + grp_Sequential_Pipeline_VITIS_LOOP_150_5_fu_2483                                                 |       -|   4.83|       802818|  8.028e+06|         -|       802818|        -|        no|             -|          -|      43 (~0%)|      79 (~0%)|    -|
    |   o VITIS_LOOP_150_5                                                                                |       -|   7.30|       802816|  8.028e+06|         2|            1|   802816|       yes|             -|          -|             -|             -|    -|
    |  + grp_Conv2Plus1D_3_fu_2489                                                                        |  Timing|  -0.00|    839169426|  8.392e+09|         -|    839169426|        -|        no|             -|    27 (1%)|     6182 (1%)|    13687 (5%)|    -|
    |   + grp_Conv3d_4_fu_165                                                                             |  Timing|  -0.00|    134910724|  1.349e+09|         -|    134910724|        -|        no|             -|    6 (~0%)|    1513 (~0%)|     4402 (1%)|    -|
    |    + grp_Conv3d_4_Pipeline_VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10_fu_333  |  Timing|  -0.00|         1165|  1.165e+04|         -|         1165|        -|        no|             -|    1 (~0%)|     522 (~0%)|    1749 (~0%)|    -|
    |     o VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10                              |       -|   7.30|         1163|  1.163e+04|        13|            1|     1152|       yes|             -|          -|             -|             -|    -|
    |    o VITIS_LOOP_27_1_VITIS_LOOP_29_3_VITIS_LOOP_30_4_VITIS_LOOP_31_5                                |       -|   7.30|    134910720|  1.349e+09|      1195|            -|   112896|        no|             -|          -|             -|             -|    -|
    |   + grp_BatchNorm3d_fu_195                                                                          |  Timing|  -0.00|      1274116|  1.274e+07|         -|      1274116|        -|        no|             -|   15 (~0%)|    3004 (~0%)|     4407 (1%)|    -|
    |    + grp_BatchNorm3d_Pipeline_VITIS_LOOP_18_5_fu_248                                                |       -|   0.01|           50|    500.000|         -|           50|        -|        no|             -|   12 (~0%)|    1488 (~0%)|    1892 (~0%)|    -|
    |     o VITIS_LOOP_18_5                                                                               |       -|   7.30|           48|    480.000|        43|            1|        7|       yes|             -|          -|             -|             -|    -|
    |    o VITIS_LOOP_14_1_VITIS_LOOP_16_3_VITIS_LOOP_17_4                                                |       -|   7.30|      1274112|  1.274e+07|        79|            -|    16128|        no|             -|          -|             -|             -|    -|
    |   + grp_Conv3d_5_fu_223                                                                             |  Timing|  -0.00|    702263300|  7.023e+09|         -|    702263300|        -|        no|             -|    6 (~0%)|    1611 (~0%)|     4381 (1%)|    -|
    |    + grp_Conv3d_5_Pipeline_VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10_fu_343  |  Timing|  -0.00|         3469|  3.469e+04|         -|         3469|        -|        no|             -|    1 (~0%)|     574 (~0%)|    1547 (~0%)|    -|
    |     o VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10                              |       -|   7.30|         3467|  3.467e+04|        13|            1|     3456|       yes|             -|          -|             -|             -|    -|
    |    o VITIS_LOOP_27_1_VITIS_LOOP_29_3_VITIS_LOOP_30_4_VITIS_LOOP_31_5                                |       -|   7.30|    702263296|  7.023e+09|      3499|            -|   200704|        no|             -|          -|             -|             -|    -|
    |   o VITIS_LOOP_7_1                                                                                  |       -|   7.30|       721280|  7.213e+06|         2|            1|   721280|       yes|             -|          -|             -|             -|    -|
    |  + grp_BatchNorm3d_2_fu_2518                                                                        |  Timing|  -0.00|      8673284|  8.673e+07|         -|      8673284|        -|        no|             -|    8 (~0%)|    2229 (~0%)|     4171 (1%)|    -|
    |   + grp_BatchNorm3d_2_Pipeline_VITIS_LOOP_18_5_fu_252                                               |       -|   0.01|          577|  5.770e+03|         -|          577|        -|        no|             -|    5 (~0%)|     762 (~0%)|    1665 (~0%)|    -|
    |    o VITIS_LOOP_18_5                                                                                |      II|   7.30|          575|  5.750e+03|        43|           41|       14|       yes|             -|          -|             -|             -|    -|
    |   o VITIS_LOOP_14_1_VITIS_LOOP_16_3_VITIS_LOOP_17_4                                                 |       -|   7.30|      8673280|  8.673e+07|       605|            -|    14336|        no|             -|          -|             -|             -|    -|
    |  + grp_ReLU_1_fu_2576                                                                               |       -|   3.58|       200706|  2.007e+06|         -|       200706|        -|        no|             -|          -|      46 (~0%)|      83 (~0%)|    -|
    |   o VITIS_LOOP_7_1                                                                                  |       -|   7.30|       200704|  2.007e+06|         2|            1|   200704|       yes|             -|          -|             -|             -|    -|
    |  + grp_Conv2Plus1D_2_fu_2586                                                                        |  Timing|  -0.00|            -|          -|         -|            -|        -|        no|             -|    27 (1%)|     6266 (1%)|    13842 (6%)|    -|
    |   + grp_Conv3d_6_fu_249                                                                             |  Timing|  -0.00|    265079812|  2.651e+09|         -|    265079812|        -|        no|             -|    6 (~0%)|    1512 (~0%)|     4401 (1%)|    -|
    |    + grp_Conv3d_6_Pipeline_VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10_fu_335  |  Timing|  -0.00|         2318|  2.318e+04|         -|         2318|        -|        no|             -|    1 (~0%)|     521 (~0%)|    1748 (~0%)|    -|
    |     o VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10                              |       -|   7.30|         2316|  2.316e+04|        14|            1|     2304|       yes|             -|          -|             -|             -|    -|
    |    o VITIS_LOOP_27_1_VITIS_LOOP_29_3_VITIS_LOOP_30_4_VITIS_LOOP_31_5                                |       -|   7.30|    265079808|  2.651e+09|      2348|            -|   112896|        no|             -|          -|             -|             -|    -|
    |   + grp_BatchNorm3d_fu_279                                                                          |  Timing|  -0.00|      1274116|  1.274e+07|         -|      1274116|        -|        no|             -|   15 (~0%)|    3004 (~0%)|     4407 (1%)|    -|
    |    + grp_BatchNorm3d_Pipeline_VITIS_LOOP_18_5_fu_248                                                |       -|   0.01|           50|    500.000|         -|           50|        -|        no|             -|   12 (~0%)|    1488 (~0%)|    1892 (~0%)|    -|
    |     o VITIS_LOOP_18_5                                                                               |       -|   7.30|           48|    480.000|        43|            1|        7|       yes|             -|          -|             -|             -|    -|
    |    o VITIS_LOOP_14_1_VITIS_LOOP_16_3_VITIS_LOOP_17_4                                                |       -|   7.30|      1274112|  1.274e+07|        79|            -|    16128|        no|             -|          -|             -|             -|    -|
    |   + grp_Conv3d_5_fu_305                                                                             |  Timing|  -0.00|    702263300|  7.023e+09|         -|    702263300|        -|        no|             -|    6 (~0%)|    1611 (~0%)|     4381 (1%)|    -|
    |    + grp_Conv3d_5_Pipeline_VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10_fu_343  |  Timing|  -0.00|         3469|  3.469e+04|         -|         3469|        -|        no|             -|    1 (~0%)|     574 (~0%)|    1547 (~0%)|    -|
    |     o VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10                              |       -|   7.30|         3467|  3.467e+04|        13|            1|     3456|       yes|             -|          -|             -|             -|    -|
    |    o VITIS_LOOP_27_1_VITIS_LOOP_29_3_VITIS_LOOP_30_4_VITIS_LOOP_31_5                                |       -|   7.30|    702263296|  7.023e+09|      3499|            -|   200704|        no|             -|          -|             -|             -|    -|
    |   o VITIS_LOOP_7_1                                                                                  |       -|   7.30|            -|          -|         2|            1|        -|       yes|             -|          -|             -|             -|    -|
    |  + grp_Conv3d_10_fu_2665                                                                            |  Timing|  -0.00|     34320385|  3.432e+08|         -|     34320385|        -|        no|             -|    1 (~0%)|     973 (~0%)|     3354 (1%)|    -|
    |   + grp_Conv3d_10_Pipeline_VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10_fu_289  |  Timing|  -0.00|          141|  1.410e+03|         -|          141|        -|        no|             -|    1 (~0%)|     389 (~0%)|    1127 (~0%)|    -|
    |    o VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10                               |       -|   7.30|          139|  1.390e+03|        13|            1|      128|       yes|             -|          -|             -|             -|    -|
    |   o VITIS_LOOP_27_1_VITIS_LOOP_29_3_VITIS_LOOP_30_4_VITIS_LOOP_31_5                                 |       -|   7.30|     34320384|  3.432e+08|       171|            -|   200704|        no|             -|          -|             -|             -|    -|
    |  + grp_Residual_1_fu_2681                                                                           |       -|   0.01|       200733|  2.007e+06|         -|       200733|        -|        no|             -|   10 (~0%)|    1193 (~0%)|    1439 (~0%)|    -|
    |   o VITIS_LOOP_7_1                                                                                  |       -|   7.30|       200728|  2.007e+06|        26|            1|   200704|       yes|             -|          -|             -|             -|    -|
    |  + grp_Sequential_Pipeline_VITIS_LOOP_170_6_fu_2709                                                 |       -|   4.83|       200706|  2.007e+06|         -|       200706|        -|        no|             -|          -|      39 (~0%)|      76 (~0%)|    -|
    |   o VITIS_LOOP_170_6                                                                                |       -|   7.30|       200704|  2.007e+06|         2|            1|   200704|       yes|             -|          -|             -|             -|    -|
    |  + grp_Sequential_Pipeline_VITIS_LOOP_192_7_fu_2715                                                 |       -|   4.83|       200706|  2.007e+06|         -|       200706|        -|        no|             -|          -|      39 (~0%)|      76 (~0%)|    -|
    |   o VITIS_LOOP_192_7                                                                                |       -|   7.30|       200704|  2.007e+06|         2|            1|   200704|       yes|             -|          -|             -|             -|    -|
    |  + grp_Conv2Plus1D_1_fu_2721                                                                        |  Timing|  -0.00|    442100278|  4.421e+09|         -|    442100278|        -|        no|             -|    27 (1%)|     6117 (1%)|    13582 (5%)|    -|
    |   + grp_Conv3d_6_fu_165                                                                             |  Timing|  -0.00|    265079812|  2.651e+09|         -|    265079812|        -|        no|             -|    6 (~0%)|    1512 (~0%)|     4401 (1%)|    -|
    |    + grp_Conv3d_6_Pipeline_VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10_fu_335  |  Timing|  -0.00|         2318|  2.318e+04|         -|         2318|        -|        no|             -|    1 (~0%)|     521 (~0%)|    1748 (~0%)|    -|
    |     o VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10                              |       -|   7.30|         2316|  2.316e+04|        14|            1|     2304|       yes|             -|          -|             -|             -|    -|
    |    o VITIS_LOOP_27_1_VITIS_LOOP_29_3_VITIS_LOOP_30_4_VITIS_LOOP_31_5                                |       -|   7.30|    265079808|  2.651e+09|      2348|            -|   112896|        no|             -|          -|             -|             -|    -|
    |   + grp_BatchNorm3d_fu_195                                                                          |  Timing|  -0.00|      1274116|  1.274e+07|         -|      1274116|        -|        no|             -|   15 (~0%)|    3004 (~0%)|     4407 (1%)|    -|
    |    + grp_BatchNorm3d_Pipeline_VITIS_LOOP_18_5_fu_248                                                |       -|   0.01|           50|    500.000|         -|           50|        -|        no|             -|   12 (~0%)|    1488 (~0%)|    1892 (~0%)|    -|
    |     o VITIS_LOOP_18_5                                                                               |       -|   7.30|           48|    480.000|        43|            1|        7|       yes|             -|          -|             -|             -|    -|
    |    o VITIS_LOOP_14_1_VITIS_LOOP_16_3_VITIS_LOOP_17_4                                                |       -|   7.30|      1274112|  1.274e+07|        79|            -|    16128|        no|             -|          -|             -|             -|    -|
    |   + grp_Conv3d_7_fu_223                                                                             |  Timing|  -0.00|    175565828|  1.756e+09|         -|    175565828|        -|        no|             -|    6 (~0%)|    1551 (~0%)|     4279 (1%)|    -|
    |    + grp_Conv3d_7_Pipeline_VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10_fu_335  |  Timing|  -0.00|         3469|  3.469e+04|         -|         3469|        -|        no|             -|    1 (~0%)|     577 (~0%)|    1528 (~0%)|    -|
    |     o VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10                              |       -|   7.30|         3467|  3.467e+04|        13|            1|     3456|       yes|             -|          -|             -|             -|    -|
    |    o VITIS_LOOP_27_1_VITIS_LOOP_29_3_VITIS_LOOP_30_4_VITIS_LOOP_31_5                                |       -|   7.30|    175565824|  1.756e+09|      3499|            -|    50176|        no|             -|          -|             -|             -|    -|
    |   o VITIS_LOOP_7_1                                                                                  |       -|   7.30|       180516|  1.805e+06|         2|            1|   180516|       yes|             -|          -|             -|             -|    -|
    |  + grp_BatchNorm3d_1_fu_2750                                                                        |  Timing|  -0.00|      2279428|  2.279e+07|         -|      2279428|        -|        no|             -|    8 (~0%)|    2217 (~0%)|     4145 (1%)|    -|
    |   + grp_BatchNorm3d_1_Pipeline_VITIS_LOOP_18_5_fu_242                                               |       -|   0.01|          290|  2.900e+03|         -|          290|        -|        no|             -|    5 (~0%)|     756 (~0%)|    1660 (~0%)|    -|
    |    o VITIS_LOOP_18_5                                                                                |      II|   7.30|          288|  2.880e+03|        43|           41|        7|       yes|             -|          -|             -|             -|    -|
    |   o VITIS_LOOP_14_1_VITIS_LOOP_16_3_VITIS_LOOP_17_4                                                 |       -|   7.30|      2279424|  2.279e+07|       318|            -|     7168|        no|             -|          -|             -|             -|    -|
    |  + grp_ReLU_fu_2808                                                                                 |       -|   3.58|        50178|  5.018e+05|         -|        50178|        -|        no|             -|          -|      43 (~0%)|      81 (~0%)|    -|
    |   o VITIS_LOOP_7_1                                                                                  |       -|   7.30|        50176|  5.018e+05|         2|            1|    50176|       yes|             -|          -|             -|             -|    -|
    |  + grp_Conv2Plus1D_fu_2818                                                                          |  Timing|  -0.00|            -|          -|         -|            -|        -|        no|             -|    27 (1%)|     6180 (1%)|    13817 (5%)|    -|
    |   + grp_Conv3d_8_fu_245                                                                             |  Timing|  -0.00|    525192196|  5.252e+09|         -|    525192196|        -|        no|             -|    1 (~0%)|    1131 (~0%)|     4098 (1%)|    -|
    |    + grp_Conv3d_8_Pipeline_VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10_fu_315  |  Timing|  -0.00|         4622|  4.622e+04|         -|         4622|        -|        no|             -|    1 (~0%)|     510 (~0%)|    1819 (~0%)|    -|
    |     o VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10                              |       -|   7.30|         4620|  4.620e+04|        14|            1|     4608|       yes|             -|          -|             -|             -|    -|
    |    o VITIS_LOOP_27_1_VITIS_LOOP_29_3_VITIS_LOOP_30_4_VITIS_LOOP_31_5                                |       -|   7.30|    525192192|  5.252e+09|      4652|            -|   112896|        no|             -|          -|             -|             -|    -|
    |   + grp_BatchNorm3d_fu_271                                                                          |  Timing|  -0.00|      1274116|  1.274e+07|         -|      1274116|        -|        no|             -|   15 (~0%)|    3004 (~0%)|     4407 (1%)|    -|
    |    + grp_BatchNorm3d_Pipeline_VITIS_LOOP_18_5_fu_248                                                |       -|   0.01|           50|    500.000|         -|           50|        -|        no|             -|   12 (~0%)|    1488 (~0%)|    1892 (~0%)|    -|
    |     o VITIS_LOOP_18_5                                                                               |       -|   7.30|           48|    480.000|        43|            1|        7|       yes|             -|          -|             -|             -|    -|
    |    o VITIS_LOOP_14_1_VITIS_LOOP_16_3_VITIS_LOOP_17_4                                                |       -|   7.30|      1274112|  1.274e+07|        79|            -|    16128|        no|             -|          -|             -|             -|    -|
    |   + grp_Conv3d_7_fu_297                                                                             |  Timing|  -0.00|    175565828|  1.756e+09|         -|    175565828|        -|        no|             -|    6 (~0%)|    1551 (~0%)|     4279 (1%)|    -|
    |    + grp_Conv3d_7_Pipeline_VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10_fu_335  |  Timing|  -0.00|         3469|  3.469e+04|         -|         3469|        -|        no|             -|    1 (~0%)|     577 (~0%)|    1528 (~0%)|    -|
    |     o VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10                              |       -|   7.30|         3467|  3.467e+04|        13|            1|     3456|       yes|             -|          -|             -|             -|    -|
    |    o VITIS_LOOP_27_1_VITIS_LOOP_29_3_VITIS_LOOP_30_4_VITIS_LOOP_31_5                                |       -|   7.30|    175565824|  1.756e+09|      3499|            -|    50176|        no|             -|          -|             -|             -|    -|
    |   o VITIS_LOOP_7_1                                                                                  |       -|   7.30|            -|          -|         2|            1|        -|       yes|             -|          -|             -|             -|    -|
    |  + grp_Conv3d_9_fu_2897                                                                             |  Timing|  -0.00|     15002625|  1.500e+08|         -|     15002625|        -|        no|             -|    1 (~0%)|     924 (~0%)|     3285 (1%)|    -|
    |   + grp_Conv3d_9_Pipeline_VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10_fu_277   |  Timing|  -0.00|          269|  2.690e+03|         -|          269|        -|        no|             -|    1 (~0%)|     391 (~0%)|    1105 (~0%)|    -|
    |    o VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10                               |       -|   7.30|          267|  2.670e+03|        13|            1|      256|       yes|             -|          -|             -|             -|    -|
    |   o VITIS_LOOP_27_1_VITIS_LOOP_29_3_VITIS_LOOP_30_4_VITIS_LOOP_31_5                                 |       -|   7.30|     15002624|  1.500e+08|       299|            -|    50176|        no|             -|          -|             -|             -|    -|
    |  + grp_Residual_fu_2913                                                                             |       -|   0.01|        50205|  5.020e+05|         -|        50205|        -|        no|             -|   10 (~0%)|    1188 (~0%)|    1437 (~0%)|    -|
    |   o VITIS_LOOP_7_1                                                                                  |       -|   7.30|        50200|  5.020e+05|        26|            1|    50176|       yes|             -|          -|             -|             -|    -|
    |  + grp_Sequential_Pipeline_VITIS_LOOP_212_8_fu_2941                                                 |       -|   4.83|        50178|  5.018e+05|         -|        50178|        -|        no|             -|          -|      35 (~0%)|      74 (~0%)|    -|
    |   o VITIS_LOOP_212_8                                                                                |       -|   7.30|        50176|  5.018e+05|         2|            1|    50176|       yes|             -|          -|             -|             -|    -|
    |  + grp_Sequential_Pipeline_VITIS_LOOP_231_9_fu_2947                                                 |       -|   4.83|        50178|  5.018e+05|         -|        50178|        -|        no|             -|          -|      35 (~0%)|      74 (~0%)|    -|
    |   o VITIS_LOOP_231_9                                                                                |       -|   7.30|        50176|  5.018e+05|         2|            1|    50176|       yes|             -|          -|             -|             -|    -|
    | + grp_r2plus1d_Pipeline_VITIS_LOOP_29_6_VITIS_LOOP_30_7_VITIS_LOOP_31_8_fu_2778                     |       -|   2.78|          103|  1.030e+03|         -|          103|        -|        no|             -|    1 (~0%)|     175 (~0%)|     373 (~0%)|    -|
    |  o VITIS_LOOP_29_6_VITIS_LOOP_30_7_VITIS_LOOP_31_8                                                  |       -|   7.30|          101|  1.010e+03|         5|            1|       98|       yes|             -|          -|             -|             -|    -|
    | + grp_r2plus1d_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_40_3_fu_2785                                     |  Timing|  -0.00|        10301|  1.030e+05|         -|        10301|        -|        no|             -|   12 (~0%)|    1781 (~0%)|    1921 (~0%)|    -|
    |  o VITIS_LOOP_37_2_VITIS_LOOP_40_3                                                                  |      II|   7.30|        10299|  1.030e+05|        62|            2|     5120|       yes|             -|          -|             -|             -|    -|
    | + grp_r2plus1d_Pipeline_VITIS_LOOP_353_1_fu_2802                                                    |  Timing|  -0.00|           18|    180.000|         -|           18|        -|        no|             -|          -|     121 (~0%)|     275 (~0%)|    -|
    |  o VITIS_LOOP_353_1                                                                                 |       -|   7.30|           16|    160.000|         8|            1|       10|       yes|             -|          -|             -|             -|    -|
    | o VITIS_LOOP_24_2                                                                                   |       -|   7.30|        61440|  6.144e+05|       120|            -|      512|        no|             -|          -|             -|             -|    -|
    +-----------------------------------------------------------------------------------------------------+--------+-------+-------------+-----------+----------+-------------+---------+----------+--------------+-----------+--------------+--------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem | 8 -> 32    | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 12            | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------------------------------+-----------+----------------+
| Argument                         | Direction | Datatype       |
+----------------------------------+-----------+----------------+
| X                                | inout     | unsigned char* |
| Y                                | inout     | unsigned char* |
| Kernel_stem_0                    | inout     | signed char*   |
| Kernel_stem_3                    | inout     | signed char*   |
| Kernel_stem_0_scale              | inout     | float*         |
| Kernel_stem_3_scale              | inout     | float*         |
| Mu_stem_1                        | inout     | float*         |
| Mu_stem_4                        | inout     | float*         |
| Var_stem_1                       | inout     | float*         |
| Var_stem_4                       | inout     | float*         |
| Gamma_stem_1                     | inout     | float*         |
| Gamma_stem_4                     | inout     | float*         |
| Bias_stem_1                      | inout     | float*         |
| Bias_stem_4                      | inout     | float*         |
| Kernel_seq1_0_conv1_0_0          | inout     | signed char*   |
| Kernel_seq1_0_conv1_0_3          | inout     | signed char*   |
| Kernel_seq1_0_conv2_0_0          | inout     | signed char*   |
| Kernel_seq1_0_conv2_0_3          | inout     | signed char*   |
| Kernel_seq1_1_conv1_0_0          | inout     | signed char*   |
| Kernel_seq1_1_conv1_0_3          | inout     | signed char*   |
| Kernel_seq1_1_conv2_0_0          | inout     | signed char*   |
| Kernel_seq1_1_conv2_0_3          | inout     | signed char*   |
| Kernel_seq1_0_conv1_0_0_scale    | inout     | float*         |
| Kernel_seq1_0_conv1_0_3_scale    | inout     | float*         |
| Kernel_seq1_0_conv2_0_0_scale    | inout     | float*         |
| Kernel_seq1_0_conv2_0_3_scale    | inout     | float*         |
| Kernel_seq1_1_conv1_0_0_scale    | inout     | float*         |
| Kernel_seq1_1_conv1_0_3_scale    | inout     | float*         |
| Kernel_seq1_1_conv2_0_0_scale    | inout     | float*         |
| Kernel_seq1_1_conv2_0_3_scale    | inout     | float*         |
| Mu_seq1_0_conv1_0_1              | inout     | float*         |
| Mu_seq1_0_conv1_1                | inout     | float*         |
| Mu_seq1_0_conv2_0_1              | inout     | float*         |
| Mu_seq1_0_conv2_1                | inout     | float*         |
| Mu_seq1_1_conv1_0_1              | inout     | float*         |
| Mu_seq1_1_conv1_1                | inout     | float*         |
| Mu_seq1_1_conv2_0_1              | inout     | float*         |
| Mu_seq1_1_conv2_1                | inout     | float*         |
| Var_seq1_0_conv1_0_1             | inout     | float*         |
| Var_seq1_0_conv1_1               | inout     | float*         |
| Var_seq1_0_conv2_0_1             | inout     | float*         |
| Var_seq1_0_conv2_1               | inout     | float*         |
| Var_seq1_1_conv1_0_1             | inout     | float*         |
| Var_seq1_1_conv1_1               | inout     | float*         |
| Var_seq1_1_conv2_0_1             | inout     | float*         |
| Var_seq1_1_conv2_1               | inout     | float*         |
| Gamma_seq1_0_conv1_0_1           | inout     | float*         |
| Gamma_seq1_0_conv1_1             | inout     | float*         |
| Gamma_seq1_0_conv2_0_1           | inout     | float*         |
| Gamma_seq1_0_conv2_1             | inout     | float*         |
| Gamma_seq1_1_conv1_0_1           | inout     | float*         |
| Gamma_seq1_1_conv1_1             | inout     | float*         |
| Gamma_seq1_1_conv2_0_1           | inout     | float*         |
| Gamma_seq1_1_conv2_1             | inout     | float*         |
| Bias_seq1_0_conv1_0_1            | inout     | float*         |
| Bias_seq1_0_conv1_1              | inout     | float*         |
| Bias_seq1_0_conv2_0_1            | inout     | float*         |
| Bias_seq1_0_conv2_1              | inout     | float*         |
| Bias_seq1_1_conv1_0_1            | inout     | float*         |
| Bias_seq1_1_conv1_1              | inout     | float*         |
| Bias_seq1_1_conv2_0_1            | inout     | float*         |
| Bias_seq1_1_conv2_1              | inout     | float*         |
| Kernel_seq2_0_conv1_0_0          | inout     | signed char*   |
| Kernel_seq2_0_conv1_0_3          | inout     | signed char*   |
| Kernel_seq2_0_conv2_0_0          | inout     | signed char*   |
| Kernel_seq2_0_conv2_0_3          | inout     | signed char*   |
| Kernel_seq2_0_downsample_0       | inout     | signed char*   |
| Kernel_seq2_1_conv1_0_0          | inout     | signed char*   |
| Kernel_seq2_1_conv1_0_3          | inout     | signed char*   |
| Kernel_seq2_1_conv2_0_0          | inout     | signed char*   |
| Kernel_seq2_1_conv2_0_3          | inout     | signed char*   |
| Kernel_seq2_0_conv1_0_0_scale    | inout     | float*         |
| Kernel_seq2_0_conv1_0_3_scale    | inout     | float*         |
| Kernel_seq2_0_conv2_0_0_scale    | inout     | float*         |
| Kernel_seq2_0_conv2_0_3_scale    | inout     | float*         |
| Kernel_seq2_0_downsample_0_scale | inout     | float*         |
| Kernel_seq2_1_conv1_0_0_scale    | inout     | float*         |
| Kernel_seq2_1_conv1_0_3_scale    | inout     | float*         |
| Kernel_seq2_1_conv2_0_0_scale    | inout     | float*         |
| Kernel_seq2_1_conv2_0_3_scale    | inout     | float*         |
| Mu_seq2_0_conv1_0_1              | inout     | float*         |
| Mu_seq2_0_conv1_1                | inout     | float*         |
| Mu_seq2_0_conv2_0_1              | inout     | float*         |
| Mu_seq2_0_conv2_1                | inout     | float*         |
| Mu_seq2_0_downsample_1           | inout     | float*         |
| Mu_seq2_1_conv1_0_1              | inout     | float*         |
| Mu_seq2_1_conv1_1                | inout     | float*         |
| Mu_seq2_1_conv2_0_1              | inout     | float*         |
| Mu_seq2_1_conv2_1                | inout     | float*         |
| Var_seq2_0_conv1_0_1             | inout     | float*         |
| Var_seq2_0_conv1_1               | inout     | float*         |
| Var_seq2_0_conv2_0_1             | inout     | float*         |
| Var_seq2_0_conv2_1               | inout     | float*         |
| Var_seq2_0_downsample_1          | inout     | float*         |
| Var_seq2_1_conv1_0_1             | inout     | float*         |
| Var_seq2_1_conv1_1               | inout     | float*         |
| Var_seq2_1_conv2_0_1             | inout     | float*         |
| Var_seq2_1_conv2_1               | inout     | float*         |
| Gamma_seq2_0_conv1_0_1           | inout     | float*         |
| Gamma_seq2_0_conv1_1             | inout     | float*         |
| Gamma_seq2_0_conv2_0_1           | inout     | float*         |
| Gamma_seq2_0_conv2_1             | inout     | float*         |
| Gamma_seq2_0_downsample_1        | inout     | float*         |
| Gamma_seq2_1_conv1_0_1           | inout     | float*         |
| Gamma_seq2_1_conv1_1             | inout     | float*         |
| Gamma_seq2_1_conv2_0_1           | inout     | float*         |
| Gamma_seq2_1_conv2_1             | inout     | float*         |
| Bias_seq2_0_conv1_0_1            | inout     | float*         |
| Bias_seq2_0_conv1_1              | inout     | float*         |
| Bias_seq2_0_conv2_0_1            | inout     | float*         |
| Bias_seq2_0_conv2_1              | inout     | float*         |
| Bias_seq2_0_downsample_1         | inout     | float*         |
| Bias_seq2_1_conv1_0_1            | inout     | float*         |
| Bias_seq2_1_conv1_1              | inout     | float*         |
| Bias_seq2_1_conv2_0_1            | inout     | float*         |
| Bias_seq2_1_conv2_1              | inout     | float*         |
| Kernel_seq3_0_conv1_0_0          | inout     | signed char*   |
| Kernel_seq3_0_conv1_0_3          | inout     | signed char*   |
| Kernel_seq3_0_conv2_0_0          | inout     | signed char*   |
| Kernel_seq3_0_conv2_0_3          | inout     | signed char*   |
| Kernel_seq3_0_downsample_0       | inout     | signed char*   |
| Kernel_seq3_1_conv1_0_0          | inout     | signed char*   |
| Kernel_seq3_1_conv1_0_3          | inout     | signed char*   |
| Kernel_seq3_1_conv2_0_0          | inout     | signed char*   |
| Kernel_seq3_1_conv2_0_3          | inout     | signed char*   |
| Kernel_seq3_0_conv1_0_0_scale    | inout     | float*         |
| Kernel_seq3_0_conv1_0_3_scale    | inout     | float*         |
| Kernel_seq3_0_conv2_0_0_scale    | inout     | float*         |
| Kernel_seq3_0_conv2_0_3_scale    | inout     | float*         |
| Kernel_seq3_0_downsample_0_scale | inout     | float*         |
| Kernel_seq3_1_conv1_0_0_scale    | inout     | float*         |
| Kernel_seq3_1_conv1_0_3_scale    | inout     | float*         |
| Kernel_seq3_1_conv2_0_0_scale    | inout     | float*         |
| Kernel_seq3_1_conv2_0_3_scale    | inout     | float*         |
| Mu_seq3_0_conv1_0_1              | inout     | float*         |
| Mu_seq3_0_conv1_1                | inout     | float*         |
| Mu_seq3_0_conv2_0_1              | inout     | float*         |
| Mu_seq3_0_conv2_1                | inout     | float*         |
| Mu_seq3_0_downsample_1           | inout     | float*         |
| Mu_seq3_1_conv1_0_1              | inout     | float*         |
| Mu_seq3_1_conv1_1                | inout     | float*         |
| Mu_seq3_1_conv2_0_1              | inout     | float*         |
| Mu_seq3_1_conv2_1                | inout     | float*         |
| Var_seq3_0_conv1_0_1             | inout     | float*         |
| Var_seq3_0_conv1_1               | inout     | float*         |
| Var_seq3_0_conv2_0_1             | inout     | float*         |
| Var_seq3_0_conv2_1               | inout     | float*         |
| Var_seq3_0_downsample_1          | inout     | float*         |
| Var_seq3_1_conv1_0_1             | inout     | float*         |
| Var_seq3_1_conv1_1               | inout     | float*         |
| Var_seq3_1_conv2_0_1             | inout     | float*         |
| Var_seq3_1_conv2_1               | inout     | float*         |
| Gamma_seq3_0_conv1_0_1           | inout     | float*         |
| Gamma_seq3_0_conv1_1             | inout     | float*         |
| Gamma_seq3_0_conv2_0_1           | inout     | float*         |
| Gamma_seq3_0_conv2_1             | inout     | float*         |
| Gamma_seq3_0_downsample_1        | inout     | float*         |
| Gamma_seq3_1_conv1_0_1           | inout     | float*         |
| Gamma_seq3_1_conv1_1             | inout     | float*         |
| Gamma_seq3_1_conv2_0_1           | inout     | float*         |
| Gamma_seq3_1_conv2_1             | inout     | float*         |
| Bias_seq3_0_conv1_0_1            | inout     | float*         |
| Bias_seq3_0_conv1_1              | inout     | float*         |
| Bias_seq3_0_conv2_0_1            | inout     | float*         |
| Bias_seq3_0_conv2_1              | inout     | float*         |
| Bias_seq3_0_downsample_1         | inout     | float*         |
| Bias_seq3_1_conv1_0_1            | inout     | float*         |
| Bias_seq3_1_conv1_1              | inout     | float*         |
| Bias_seq3_1_conv2_0_1            | inout     | float*         |
| Bias_seq3_1_conv2_1              | inout     | float*         |
| Kernel_seq4_0_conv1_0_0          | inout     | signed char*   |
| Kernel_seq4_0_conv1_0_3          | inout     | signed char*   |
| Kernel_seq4_0_conv2_0_0          | inout     | signed char*   |
| Kernel_seq4_0_conv2_0_3          | inout     | signed char*   |
| Kernel_seq4_0_downsample_0       | inout     | signed char*   |
| Kernel_seq4_1_conv1_0_0          | inout     | signed char*   |
| Kernel_seq4_1_conv1_0_3          | inout     | signed char*   |
| Kernel_seq4_1_conv2_0_0          | inout     | signed char*   |
| Kernel_seq4_1_conv2_0_3          | inout     | signed char*   |
| Kernel_seq4_0_conv1_0_0_scale    | inout     | float*         |
| Kernel_seq4_0_conv1_0_3_scale    | inout     | float*         |
| Kernel_seq4_0_conv2_0_0_scale    | inout     | float*         |
| Kernel_seq4_0_conv2_0_3_scale    | inout     | float*         |
| Kernel_seq4_0_downsample_0_scale | inout     | float*         |
| Kernel_seq4_1_conv1_0_0_scale    | inout     | float*         |
| Kernel_seq4_1_conv1_0_3_scale    | inout     | float*         |
| Kernel_seq4_1_conv2_0_0_scale    | inout     | float*         |
| Kernel_seq4_1_conv2_0_3_scale    | inout     | float*         |
| Mu_seq4_0_conv1_0_1              | inout     | float*         |
| Mu_seq4_0_conv1_1                | inout     | float*         |
| Mu_seq4_0_conv2_0_1              | inout     | float*         |
| Mu_seq4_0_conv2_1                | inout     | float*         |
| Mu_seq4_0_downsample_1           | inout     | float*         |
| Mu_seq4_1_conv1_0_1              | inout     | float*         |
| Mu_seq4_1_conv1_1                | inout     | float*         |
| Mu_seq4_1_conv2_0_1              | inout     | float*         |
| Mu_seq4_1_conv2_1                | inout     | float*         |
| Var_seq4_0_conv1_0_1             | inout     | float*         |
| Var_seq4_0_conv1_1               | inout     | float*         |
| Var_seq4_0_conv2_0_1             | inout     | float*         |
| Var_seq4_0_conv2_1               | inout     | float*         |
| Var_seq4_0_downsample_1          | inout     | float*         |
| Var_seq4_1_conv1_0_1             | inout     | float*         |
| Var_seq4_1_conv1_1               | inout     | float*         |
| Var_seq4_1_conv2_0_1             | inout     | float*         |
| Var_seq4_1_conv2_1               | inout     | float*         |
| Gamma_seq4_0_conv1_0_1           | inout     | float*         |
| Gamma_seq4_0_conv1_1             | inout     | float*         |
| Gamma_seq4_0_conv2_0_1           | inout     | float*         |
| Gamma_seq4_0_conv2_1             | inout     | float*         |
| Gamma_seq4_0_downsample_1        | inout     | float*         |
| Gamma_seq4_1_conv1_0_1           | inout     | float*         |
| Gamma_seq4_1_conv1_1             | inout     | float*         |
| Gamma_seq4_1_conv2_0_1           | inout     | float*         |
| Gamma_seq4_1_conv2_1             | inout     | float*         |
| Bias_seq4_0_conv1_0_1            | inout     | float*         |
| Bias_seq4_0_conv1_1              | inout     | float*         |
| Bias_seq4_0_conv2_0_1            | inout     | float*         |
| Bias_seq4_0_conv2_1              | inout     | float*         |
| Bias_seq4_0_downsample_1         | inout     | float*         |
| Bias_seq4_1_conv1_0_1            | inout     | float*         |
| Bias_seq4_1_conv1_1              | inout     | float*         |
| Bias_seq4_1_conv2_0_1            | inout     | float*         |
| Bias_seq4_1_conv2_1              | inout     | float*         |
| Kernel_linear                    | inout     | signed char*   |
| Kernel_linear_scale              | inout     | float*         |
+----------------------------------+-----------+----------------+

* SW-to-HW Mapping
+----------------------------------+--------------------------------------------------+-----------+----------+------------------------+
| Argument                         | HW Name                                          | HW Type   | HW Usage | HW Info                |
+----------------------------------+--------------------------------------------------+-----------+----------+------------------------+
| X                                | m_axi_gmem                                       | interface |          |                        |
| X                                | s_axi_control X_1                                | register  | offset   | offset=0x10, range=32  |
| X                                | s_axi_control X_2                                | register  | offset   | offset=0x14, range=32  |
| Y                                | m_axi_gmem                                       | interface |          |                        |
| Y                                | s_axi_control Y_1                                | register  | offset   | offset=0x1c, range=32  |
| Y                                | s_axi_control Y_2                                | register  | offset   | offset=0x20, range=32  |
| Kernel_stem_0                    | m_axi_gmem                                       | interface |          |                        |
| Kernel_stem_0                    | s_axi_control Kernel_stem_0_1                    | register  | offset   | offset=0x28, range=32  |
| Kernel_stem_0                    | s_axi_control Kernel_stem_0_2                    | register  | offset   | offset=0x2c, range=32  |
| Kernel_stem_3                    | m_axi_gmem                                       | interface |          |                        |
| Kernel_stem_3                    | s_axi_control Kernel_stem_3_1                    | register  | offset   | offset=0x34, range=32  |
| Kernel_stem_3                    | s_axi_control Kernel_stem_3_2                    | register  | offset   | offset=0x38, range=32  |
| Kernel_stem_0_scale              | m_axi_gmem                                       | interface |          |                        |
| Kernel_stem_0_scale              | s_axi_control Kernel_stem_0_scale_1              | register  | offset   | offset=0x40, range=32  |
| Kernel_stem_0_scale              | s_axi_control Kernel_stem_0_scale_2              | register  | offset   | offset=0x44, range=32  |
| Kernel_stem_3_scale              | m_axi_gmem                                       | interface |          |                        |
| Kernel_stem_3_scale              | s_axi_control Kernel_stem_3_scale_1              | register  | offset   | offset=0x4c, range=32  |
| Kernel_stem_3_scale              | s_axi_control Kernel_stem_3_scale_2              | register  | offset   | offset=0x50, range=32  |
| Mu_stem_1                        | m_axi_gmem                                       | interface |          |                        |
| Mu_stem_1                        | s_axi_control Mu_stem_1_1                        | register  | offset   | offset=0x58, range=32  |
| Mu_stem_1                        | s_axi_control Mu_stem_1_2                        | register  | offset   | offset=0x5c, range=32  |
| Mu_stem_4                        | m_axi_gmem                                       | interface |          |                        |
| Mu_stem_4                        | s_axi_control Mu_stem_4_1                        | register  | offset   | offset=0x64, range=32  |
| Mu_stem_4                        | s_axi_control Mu_stem_4_2                        | register  | offset   | offset=0x68, range=32  |
| Var_stem_1                       | m_axi_gmem                                       | interface |          |                        |
| Var_stem_1                       | s_axi_control Var_stem_1_1                       | register  | offset   | offset=0x70, range=32  |
| Var_stem_1                       | s_axi_control Var_stem_1_2                       | register  | offset   | offset=0x74, range=32  |
| Var_stem_4                       | m_axi_gmem                                       | interface |          |                        |
| Var_stem_4                       | s_axi_control Var_stem_4_1                       | register  | offset   | offset=0x7c, range=32  |
| Var_stem_4                       | s_axi_control Var_stem_4_2                       | register  | offset   | offset=0x80, range=32  |
| Gamma_stem_1                     | m_axi_gmem                                       | interface |          |                        |
| Gamma_stem_1                     | s_axi_control Gamma_stem_1_1                     | register  | offset   | offset=0x88, range=32  |
| Gamma_stem_1                     | s_axi_control Gamma_stem_1_2                     | register  | offset   | offset=0x8c, range=32  |
| Gamma_stem_4                     | m_axi_gmem                                       | interface |          |                        |
| Gamma_stem_4                     | s_axi_control Gamma_stem_4_1                     | register  | offset   | offset=0x94, range=32  |
| Gamma_stem_4                     | s_axi_control Gamma_stem_4_2                     | register  | offset   | offset=0x98, range=32  |
| Bias_stem_1                      | m_axi_gmem                                       | interface |          |                        |
| Bias_stem_1                      | s_axi_control Bias_stem_1_1                      | register  | offset   | offset=0xa0, range=32  |
| Bias_stem_1                      | s_axi_control Bias_stem_1_2                      | register  | offset   | offset=0xa4, range=32  |
| Bias_stem_4                      | m_axi_gmem                                       | interface |          |                        |
| Bias_stem_4                      | s_axi_control Bias_stem_4_1                      | register  | offset   | offset=0xac, range=32  |
| Bias_stem_4                      | s_axi_control Bias_stem_4_2                      | register  | offset   | offset=0xb0, range=32  |
| Kernel_seq1_0_conv1_0_0          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq1_0_conv1_0_0          | s_axi_control Kernel_seq1_0_conv1_0_0_1          | register  | offset   | offset=0xb8, range=32  |
| Kernel_seq1_0_conv1_0_0          | s_axi_control Kernel_seq1_0_conv1_0_0_2          | register  | offset   | offset=0xbc, range=32  |
| Kernel_seq1_0_conv1_0_3          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq1_0_conv1_0_3          | s_axi_control Kernel_seq1_0_conv1_0_3_1          | register  | offset   | offset=0xc4, range=32  |
| Kernel_seq1_0_conv1_0_3          | s_axi_control Kernel_seq1_0_conv1_0_3_2          | register  | offset   | offset=0xc8, range=32  |
| Kernel_seq1_0_conv2_0_0          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq1_0_conv2_0_0          | s_axi_control Kernel_seq1_0_conv2_0_0_1          | register  | offset   | offset=0xd0, range=32  |
| Kernel_seq1_0_conv2_0_0          | s_axi_control Kernel_seq1_0_conv2_0_0_2          | register  | offset   | offset=0xd4, range=32  |
| Kernel_seq1_0_conv2_0_3          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq1_0_conv2_0_3          | s_axi_control Kernel_seq1_0_conv2_0_3_1          | register  | offset   | offset=0xdc, range=32  |
| Kernel_seq1_0_conv2_0_3          | s_axi_control Kernel_seq1_0_conv2_0_3_2          | register  | offset   | offset=0xe0, range=32  |
| Kernel_seq1_1_conv1_0_0          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq1_1_conv1_0_0          | s_axi_control Kernel_seq1_1_conv1_0_0_1          | register  | offset   | offset=0xe8, range=32  |
| Kernel_seq1_1_conv1_0_0          | s_axi_control Kernel_seq1_1_conv1_0_0_2          | register  | offset   | offset=0xec, range=32  |
| Kernel_seq1_1_conv1_0_3          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq1_1_conv1_0_3          | s_axi_control Kernel_seq1_1_conv1_0_3_1          | register  | offset   | offset=0xf4, range=32  |
| Kernel_seq1_1_conv1_0_3          | s_axi_control Kernel_seq1_1_conv1_0_3_2          | register  | offset   | offset=0xf8, range=32  |
| Kernel_seq1_1_conv2_0_0          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq1_1_conv2_0_0          | s_axi_control Kernel_seq1_1_conv2_0_0_1          | register  | offset   | offset=0x100, range=32 |
| Kernel_seq1_1_conv2_0_0          | s_axi_control Kernel_seq1_1_conv2_0_0_2          | register  | offset   | offset=0x104, range=32 |
| Kernel_seq1_1_conv2_0_3          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq1_1_conv2_0_3          | s_axi_control Kernel_seq1_1_conv2_0_3_1          | register  | offset   | offset=0x10c, range=32 |
| Kernel_seq1_1_conv2_0_3          | s_axi_control Kernel_seq1_1_conv2_0_3_2          | register  | offset   | offset=0x110, range=32 |
| Kernel_seq1_0_conv1_0_0_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq1_0_conv1_0_0_scale    | s_axi_control Kernel_seq1_0_conv1_0_0_scale_1    | register  | offset   | offset=0x118, range=32 |
| Kernel_seq1_0_conv1_0_0_scale    | s_axi_control Kernel_seq1_0_conv1_0_0_scale_2    | register  | offset   | offset=0x11c, range=32 |
| Kernel_seq1_0_conv1_0_3_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq1_0_conv1_0_3_scale    | s_axi_control Kernel_seq1_0_conv1_0_3_scale_1    | register  | offset   | offset=0x124, range=32 |
| Kernel_seq1_0_conv1_0_3_scale    | s_axi_control Kernel_seq1_0_conv1_0_3_scale_2    | register  | offset   | offset=0x128, range=32 |
| Kernel_seq1_0_conv2_0_0_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq1_0_conv2_0_0_scale    | s_axi_control Kernel_seq1_0_conv2_0_0_scale_1    | register  | offset   | offset=0x130, range=32 |
| Kernel_seq1_0_conv2_0_0_scale    | s_axi_control Kernel_seq1_0_conv2_0_0_scale_2    | register  | offset   | offset=0x134, range=32 |
| Kernel_seq1_0_conv2_0_3_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq1_0_conv2_0_3_scale    | s_axi_control Kernel_seq1_0_conv2_0_3_scale_1    | register  | offset   | offset=0x13c, range=32 |
| Kernel_seq1_0_conv2_0_3_scale    | s_axi_control Kernel_seq1_0_conv2_0_3_scale_2    | register  | offset   | offset=0x140, range=32 |
| Kernel_seq1_1_conv1_0_0_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq1_1_conv1_0_0_scale    | s_axi_control Kernel_seq1_1_conv1_0_0_scale_1    | register  | offset   | offset=0x148, range=32 |
| Kernel_seq1_1_conv1_0_0_scale    | s_axi_control Kernel_seq1_1_conv1_0_0_scale_2    | register  | offset   | offset=0x14c, range=32 |
| Kernel_seq1_1_conv1_0_3_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq1_1_conv1_0_3_scale    | s_axi_control Kernel_seq1_1_conv1_0_3_scale_1    | register  | offset   | offset=0x154, range=32 |
| Kernel_seq1_1_conv1_0_3_scale    | s_axi_control Kernel_seq1_1_conv1_0_3_scale_2    | register  | offset   | offset=0x158, range=32 |
| Kernel_seq1_1_conv2_0_0_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq1_1_conv2_0_0_scale    | s_axi_control Kernel_seq1_1_conv2_0_0_scale_1    | register  | offset   | offset=0x160, range=32 |
| Kernel_seq1_1_conv2_0_0_scale    | s_axi_control Kernel_seq1_1_conv2_0_0_scale_2    | register  | offset   | offset=0x164, range=32 |
| Kernel_seq1_1_conv2_0_3_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq1_1_conv2_0_3_scale    | s_axi_control Kernel_seq1_1_conv2_0_3_scale_1    | register  | offset   | offset=0x16c, range=32 |
| Kernel_seq1_1_conv2_0_3_scale    | s_axi_control Kernel_seq1_1_conv2_0_3_scale_2    | register  | offset   | offset=0x170, range=32 |
| Mu_seq1_0_conv1_0_1              | m_axi_gmem                                       | interface |          |                        |
| Mu_seq1_0_conv1_0_1              | s_axi_control Mu_seq1_0_conv1_0_1_1              | register  | offset   | offset=0x178, range=32 |
| Mu_seq1_0_conv1_0_1              | s_axi_control Mu_seq1_0_conv1_0_1_2              | register  | offset   | offset=0x17c, range=32 |
| Mu_seq1_0_conv1_1                | m_axi_gmem                                       | interface |          |                        |
| Mu_seq1_0_conv1_1                | s_axi_control Mu_seq1_0_conv1_1_1                | register  | offset   | offset=0x184, range=32 |
| Mu_seq1_0_conv1_1                | s_axi_control Mu_seq1_0_conv1_1_2                | register  | offset   | offset=0x188, range=32 |
| Mu_seq1_0_conv2_0_1              | m_axi_gmem                                       | interface |          |                        |
| Mu_seq1_0_conv2_0_1              | s_axi_control Mu_seq1_0_conv2_0_1_1              | register  | offset   | offset=0x190, range=32 |
| Mu_seq1_0_conv2_0_1              | s_axi_control Mu_seq1_0_conv2_0_1_2              | register  | offset   | offset=0x194, range=32 |
| Mu_seq1_0_conv2_1                | m_axi_gmem                                       | interface |          |                        |
| Mu_seq1_0_conv2_1                | s_axi_control Mu_seq1_0_conv2_1_1                | register  | offset   | offset=0x19c, range=32 |
| Mu_seq1_0_conv2_1                | s_axi_control Mu_seq1_0_conv2_1_2                | register  | offset   | offset=0x1a0, range=32 |
| Mu_seq1_1_conv1_0_1              | m_axi_gmem                                       | interface |          |                        |
| Mu_seq1_1_conv1_0_1              | s_axi_control Mu_seq1_1_conv1_0_1_1              | register  | offset   | offset=0x1a8, range=32 |
| Mu_seq1_1_conv1_0_1              | s_axi_control Mu_seq1_1_conv1_0_1_2              | register  | offset   | offset=0x1ac, range=32 |
| Mu_seq1_1_conv1_1                | m_axi_gmem                                       | interface |          |                        |
| Mu_seq1_1_conv1_1                | s_axi_control Mu_seq1_1_conv1_1_1                | register  | offset   | offset=0x1b4, range=32 |
| Mu_seq1_1_conv1_1                | s_axi_control Mu_seq1_1_conv1_1_2                | register  | offset   | offset=0x1b8, range=32 |
| Mu_seq1_1_conv2_0_1              | m_axi_gmem                                       | interface |          |                        |
| Mu_seq1_1_conv2_0_1              | s_axi_control Mu_seq1_1_conv2_0_1_1              | register  | offset   | offset=0x1c0, range=32 |
| Mu_seq1_1_conv2_0_1              | s_axi_control Mu_seq1_1_conv2_0_1_2              | register  | offset   | offset=0x1c4, range=32 |
| Mu_seq1_1_conv2_1                | m_axi_gmem                                       | interface |          |                        |
| Mu_seq1_1_conv2_1                | s_axi_control Mu_seq1_1_conv2_1_1                | register  | offset   | offset=0x1cc, range=32 |
| Mu_seq1_1_conv2_1                | s_axi_control Mu_seq1_1_conv2_1_2                | register  | offset   | offset=0x1d0, range=32 |
| Var_seq1_0_conv1_0_1             | m_axi_gmem                                       | interface |          |                        |
| Var_seq1_0_conv1_0_1             | s_axi_control Var_seq1_0_conv1_0_1_1             | register  | offset   | offset=0x1d8, range=32 |
| Var_seq1_0_conv1_0_1             | s_axi_control Var_seq1_0_conv1_0_1_2             | register  | offset   | offset=0x1dc, range=32 |
| Var_seq1_0_conv1_1               | m_axi_gmem                                       | interface |          |                        |
| Var_seq1_0_conv1_1               | s_axi_control Var_seq1_0_conv1_1_1               | register  | offset   | offset=0x1e4, range=32 |
| Var_seq1_0_conv1_1               | s_axi_control Var_seq1_0_conv1_1_2               | register  | offset   | offset=0x1e8, range=32 |
| Var_seq1_0_conv2_0_1             | m_axi_gmem                                       | interface |          |                        |
| Var_seq1_0_conv2_0_1             | s_axi_control Var_seq1_0_conv2_0_1_1             | register  | offset   | offset=0x1f0, range=32 |
| Var_seq1_0_conv2_0_1             | s_axi_control Var_seq1_0_conv2_0_1_2             | register  | offset   | offset=0x1f4, range=32 |
| Var_seq1_0_conv2_1               | m_axi_gmem                                       | interface |          |                        |
| Var_seq1_0_conv2_1               | s_axi_control Var_seq1_0_conv2_1_1               | register  | offset   | offset=0x1fc, range=32 |
| Var_seq1_0_conv2_1               | s_axi_control Var_seq1_0_conv2_1_2               | register  | offset   | offset=0x200, range=32 |
| Var_seq1_1_conv1_0_1             | m_axi_gmem                                       | interface |          |                        |
| Var_seq1_1_conv1_0_1             | s_axi_control Var_seq1_1_conv1_0_1_1             | register  | offset   | offset=0x208, range=32 |
| Var_seq1_1_conv1_0_1             | s_axi_control Var_seq1_1_conv1_0_1_2             | register  | offset   | offset=0x20c, range=32 |
| Var_seq1_1_conv1_1               | m_axi_gmem                                       | interface |          |                        |
| Var_seq1_1_conv1_1               | s_axi_control Var_seq1_1_conv1_1_1               | register  | offset   | offset=0x214, range=32 |
| Var_seq1_1_conv1_1               | s_axi_control Var_seq1_1_conv1_1_2               | register  | offset   | offset=0x218, range=32 |
| Var_seq1_1_conv2_0_1             | m_axi_gmem                                       | interface |          |                        |
| Var_seq1_1_conv2_0_1             | s_axi_control Var_seq1_1_conv2_0_1_1             | register  | offset   | offset=0x220, range=32 |
| Var_seq1_1_conv2_0_1             | s_axi_control Var_seq1_1_conv2_0_1_2             | register  | offset   | offset=0x224, range=32 |
| Var_seq1_1_conv2_1               | m_axi_gmem                                       | interface |          |                        |
| Var_seq1_1_conv2_1               | s_axi_control Var_seq1_1_conv2_1_1               | register  | offset   | offset=0x22c, range=32 |
| Var_seq1_1_conv2_1               | s_axi_control Var_seq1_1_conv2_1_2               | register  | offset   | offset=0x230, range=32 |
| Gamma_seq1_0_conv1_0_1           | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq1_0_conv1_0_1           | s_axi_control Gamma_seq1_0_conv1_0_1_1           | register  | offset   | offset=0x238, range=32 |
| Gamma_seq1_0_conv1_0_1           | s_axi_control Gamma_seq1_0_conv1_0_1_2           | register  | offset   | offset=0x23c, range=32 |
| Gamma_seq1_0_conv1_1             | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq1_0_conv1_1             | s_axi_control Gamma_seq1_0_conv1_1_1             | register  | offset   | offset=0x244, range=32 |
| Gamma_seq1_0_conv1_1             | s_axi_control Gamma_seq1_0_conv1_1_2             | register  | offset   | offset=0x248, range=32 |
| Gamma_seq1_0_conv2_0_1           | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq1_0_conv2_0_1           | s_axi_control Gamma_seq1_0_conv2_0_1_1           | register  | offset   | offset=0x250, range=32 |
| Gamma_seq1_0_conv2_0_1           | s_axi_control Gamma_seq1_0_conv2_0_1_2           | register  | offset   | offset=0x254, range=32 |
| Gamma_seq1_0_conv2_1             | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq1_0_conv2_1             | s_axi_control Gamma_seq1_0_conv2_1_1             | register  | offset   | offset=0x25c, range=32 |
| Gamma_seq1_0_conv2_1             | s_axi_control Gamma_seq1_0_conv2_1_2             | register  | offset   | offset=0x260, range=32 |
| Gamma_seq1_1_conv1_0_1           | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq1_1_conv1_0_1           | s_axi_control Gamma_seq1_1_conv1_0_1_1           | register  | offset   | offset=0x268, range=32 |
| Gamma_seq1_1_conv1_0_1           | s_axi_control Gamma_seq1_1_conv1_0_1_2           | register  | offset   | offset=0x26c, range=32 |
| Gamma_seq1_1_conv1_1             | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq1_1_conv1_1             | s_axi_control Gamma_seq1_1_conv1_1_1             | register  | offset   | offset=0x274, range=32 |
| Gamma_seq1_1_conv1_1             | s_axi_control Gamma_seq1_1_conv1_1_2             | register  | offset   | offset=0x278, range=32 |
| Gamma_seq1_1_conv2_0_1           | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq1_1_conv2_0_1           | s_axi_control Gamma_seq1_1_conv2_0_1_1           | register  | offset   | offset=0x280, range=32 |
| Gamma_seq1_1_conv2_0_1           | s_axi_control Gamma_seq1_1_conv2_0_1_2           | register  | offset   | offset=0x284, range=32 |
| Gamma_seq1_1_conv2_1             | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq1_1_conv2_1             | s_axi_control Gamma_seq1_1_conv2_1_1             | register  | offset   | offset=0x28c, range=32 |
| Gamma_seq1_1_conv2_1             | s_axi_control Gamma_seq1_1_conv2_1_2             | register  | offset   | offset=0x290, range=32 |
| Bias_seq1_0_conv1_0_1            | m_axi_gmem                                       | interface |          |                        |
| Bias_seq1_0_conv1_0_1            | s_axi_control Bias_seq1_0_conv1_0_1_1            | register  | offset   | offset=0x298, range=32 |
| Bias_seq1_0_conv1_0_1            | s_axi_control Bias_seq1_0_conv1_0_1_2            | register  | offset   | offset=0x29c, range=32 |
| Bias_seq1_0_conv1_1              | m_axi_gmem                                       | interface |          |                        |
| Bias_seq1_0_conv1_1              | s_axi_control Bias_seq1_0_conv1_1_1              | register  | offset   | offset=0x2a4, range=32 |
| Bias_seq1_0_conv1_1              | s_axi_control Bias_seq1_0_conv1_1_2              | register  | offset   | offset=0x2a8, range=32 |
| Bias_seq1_0_conv2_0_1            | m_axi_gmem                                       | interface |          |                        |
| Bias_seq1_0_conv2_0_1            | s_axi_control Bias_seq1_0_conv2_0_1_1            | register  | offset   | offset=0x2b0, range=32 |
| Bias_seq1_0_conv2_0_1            | s_axi_control Bias_seq1_0_conv2_0_1_2            | register  | offset   | offset=0x2b4, range=32 |
| Bias_seq1_0_conv2_1              | m_axi_gmem                                       | interface |          |                        |
| Bias_seq1_0_conv2_1              | s_axi_control Bias_seq1_0_conv2_1_1              | register  | offset   | offset=0x2bc, range=32 |
| Bias_seq1_0_conv2_1              | s_axi_control Bias_seq1_0_conv2_1_2              | register  | offset   | offset=0x2c0, range=32 |
| Bias_seq1_1_conv1_0_1            | m_axi_gmem                                       | interface |          |                        |
| Bias_seq1_1_conv1_0_1            | s_axi_control Bias_seq1_1_conv1_0_1_1            | register  | offset   | offset=0x2c8, range=32 |
| Bias_seq1_1_conv1_0_1            | s_axi_control Bias_seq1_1_conv1_0_1_2            | register  | offset   | offset=0x2cc, range=32 |
| Bias_seq1_1_conv1_1              | m_axi_gmem                                       | interface |          |                        |
| Bias_seq1_1_conv1_1              | s_axi_control Bias_seq1_1_conv1_1_1              | register  | offset   | offset=0x2d4, range=32 |
| Bias_seq1_1_conv1_1              | s_axi_control Bias_seq1_1_conv1_1_2              | register  | offset   | offset=0x2d8, range=32 |
| Bias_seq1_1_conv2_0_1            | m_axi_gmem                                       | interface |          |                        |
| Bias_seq1_1_conv2_0_1            | s_axi_control Bias_seq1_1_conv2_0_1_1            | register  | offset   | offset=0x2e0, range=32 |
| Bias_seq1_1_conv2_0_1            | s_axi_control Bias_seq1_1_conv2_0_1_2            | register  | offset   | offset=0x2e4, range=32 |
| Bias_seq1_1_conv2_1              | m_axi_gmem                                       | interface |          |                        |
| Bias_seq1_1_conv2_1              | s_axi_control Bias_seq1_1_conv2_1_1              | register  | offset   | offset=0x2ec, range=32 |
| Bias_seq1_1_conv2_1              | s_axi_control Bias_seq1_1_conv2_1_2              | register  | offset   | offset=0x2f0, range=32 |
| Kernel_seq2_0_conv1_0_0          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq2_0_conv1_0_0          | s_axi_control Kernel_seq2_0_conv1_0_0_1          | register  | offset   | offset=0x2f8, range=32 |
| Kernel_seq2_0_conv1_0_0          | s_axi_control Kernel_seq2_0_conv1_0_0_2          | register  | offset   | offset=0x2fc, range=32 |
| Kernel_seq2_0_conv1_0_3          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq2_0_conv1_0_3          | s_axi_control Kernel_seq2_0_conv1_0_3_1          | register  | offset   | offset=0x304, range=32 |
| Kernel_seq2_0_conv1_0_3          | s_axi_control Kernel_seq2_0_conv1_0_3_2          | register  | offset   | offset=0x308, range=32 |
| Kernel_seq2_0_conv2_0_0          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq2_0_conv2_0_0          | s_axi_control Kernel_seq2_0_conv2_0_0_1          | register  | offset   | offset=0x310, range=32 |
| Kernel_seq2_0_conv2_0_0          | s_axi_control Kernel_seq2_0_conv2_0_0_2          | register  | offset   | offset=0x314, range=32 |
| Kernel_seq2_0_conv2_0_3          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq2_0_conv2_0_3          | s_axi_control Kernel_seq2_0_conv2_0_3_1          | register  | offset   | offset=0x31c, range=32 |
| Kernel_seq2_0_conv2_0_3          | s_axi_control Kernel_seq2_0_conv2_0_3_2          | register  | offset   | offset=0x320, range=32 |
| Kernel_seq2_0_downsample_0       | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq2_0_downsample_0       | s_axi_control Kernel_seq2_0_downsample_0_1       | register  | offset   | offset=0x328, range=32 |
| Kernel_seq2_0_downsample_0       | s_axi_control Kernel_seq2_0_downsample_0_2       | register  | offset   | offset=0x32c, range=32 |
| Kernel_seq2_1_conv1_0_0          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq2_1_conv1_0_0          | s_axi_control Kernel_seq2_1_conv1_0_0_1          | register  | offset   | offset=0x334, range=32 |
| Kernel_seq2_1_conv1_0_0          | s_axi_control Kernel_seq2_1_conv1_0_0_2          | register  | offset   | offset=0x338, range=32 |
| Kernel_seq2_1_conv1_0_3          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq2_1_conv1_0_3          | s_axi_control Kernel_seq2_1_conv1_0_3_1          | register  | offset   | offset=0x340, range=32 |
| Kernel_seq2_1_conv1_0_3          | s_axi_control Kernel_seq2_1_conv1_0_3_2          | register  | offset   | offset=0x344, range=32 |
| Kernel_seq2_1_conv2_0_0          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq2_1_conv2_0_0          | s_axi_control Kernel_seq2_1_conv2_0_0_1          | register  | offset   | offset=0x34c, range=32 |
| Kernel_seq2_1_conv2_0_0          | s_axi_control Kernel_seq2_1_conv2_0_0_2          | register  | offset   | offset=0x350, range=32 |
| Kernel_seq2_1_conv2_0_3          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq2_1_conv2_0_3          | s_axi_control Kernel_seq2_1_conv2_0_3_1          | register  | offset   | offset=0x358, range=32 |
| Kernel_seq2_1_conv2_0_3          | s_axi_control Kernel_seq2_1_conv2_0_3_2          | register  | offset   | offset=0x35c, range=32 |
| Kernel_seq2_0_conv1_0_0_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq2_0_conv1_0_0_scale    | s_axi_control Kernel_seq2_0_conv1_0_0_scale_1    | register  | offset   | offset=0x364, range=32 |
| Kernel_seq2_0_conv1_0_0_scale    | s_axi_control Kernel_seq2_0_conv1_0_0_scale_2    | register  | offset   | offset=0x368, range=32 |
| Kernel_seq2_0_conv1_0_3_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq2_0_conv1_0_3_scale    | s_axi_control Kernel_seq2_0_conv1_0_3_scale_1    | register  | offset   | offset=0x370, range=32 |
| Kernel_seq2_0_conv1_0_3_scale    | s_axi_control Kernel_seq2_0_conv1_0_3_scale_2    | register  | offset   | offset=0x374, range=32 |
| Kernel_seq2_0_conv2_0_0_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq2_0_conv2_0_0_scale    | s_axi_control Kernel_seq2_0_conv2_0_0_scale_1    | register  | offset   | offset=0x37c, range=32 |
| Kernel_seq2_0_conv2_0_0_scale    | s_axi_control Kernel_seq2_0_conv2_0_0_scale_2    | register  | offset   | offset=0x380, range=32 |
| Kernel_seq2_0_conv2_0_3_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq2_0_conv2_0_3_scale    | s_axi_control Kernel_seq2_0_conv2_0_3_scale_1    | register  | offset   | offset=0x388, range=32 |
| Kernel_seq2_0_conv2_0_3_scale    | s_axi_control Kernel_seq2_0_conv2_0_3_scale_2    | register  | offset   | offset=0x38c, range=32 |
| Kernel_seq2_0_downsample_0_scale | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq2_0_downsample_0_scale | s_axi_control Kernel_seq2_0_downsample_0_scale_1 | register  | offset   | offset=0x394, range=32 |
| Kernel_seq2_0_downsample_0_scale | s_axi_control Kernel_seq2_0_downsample_0_scale_2 | register  | offset   | offset=0x398, range=32 |
| Kernel_seq2_1_conv1_0_0_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq2_1_conv1_0_0_scale    | s_axi_control Kernel_seq2_1_conv1_0_0_scale_1    | register  | offset   | offset=0x3a0, range=32 |
| Kernel_seq2_1_conv1_0_0_scale    | s_axi_control Kernel_seq2_1_conv1_0_0_scale_2    | register  | offset   | offset=0x3a4, range=32 |
| Kernel_seq2_1_conv1_0_3_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq2_1_conv1_0_3_scale    | s_axi_control Kernel_seq2_1_conv1_0_3_scale_1    | register  | offset   | offset=0x3ac, range=32 |
| Kernel_seq2_1_conv1_0_3_scale    | s_axi_control Kernel_seq2_1_conv1_0_3_scale_2    | register  | offset   | offset=0x3b0, range=32 |
| Kernel_seq2_1_conv2_0_0_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq2_1_conv2_0_0_scale    | s_axi_control Kernel_seq2_1_conv2_0_0_scale_1    | register  | offset   | offset=0x3b8, range=32 |
| Kernel_seq2_1_conv2_0_0_scale    | s_axi_control Kernel_seq2_1_conv2_0_0_scale_2    | register  | offset   | offset=0x3bc, range=32 |
| Kernel_seq2_1_conv2_0_3_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq2_1_conv2_0_3_scale    | s_axi_control Kernel_seq2_1_conv2_0_3_scale_1    | register  | offset   | offset=0x3c4, range=32 |
| Kernel_seq2_1_conv2_0_3_scale    | s_axi_control Kernel_seq2_1_conv2_0_3_scale_2    | register  | offset   | offset=0x3c8, range=32 |
| Mu_seq2_0_conv1_0_1              | m_axi_gmem                                       | interface |          |                        |
| Mu_seq2_0_conv1_0_1              | s_axi_control Mu_seq2_0_conv1_0_1_1              | register  | offset   | offset=0x3d0, range=32 |
| Mu_seq2_0_conv1_0_1              | s_axi_control Mu_seq2_0_conv1_0_1_2              | register  | offset   | offset=0x3d4, range=32 |
| Mu_seq2_0_conv1_1                | m_axi_gmem                                       | interface |          |                        |
| Mu_seq2_0_conv1_1                | s_axi_control Mu_seq2_0_conv1_1_1                | register  | offset   | offset=0x3dc, range=32 |
| Mu_seq2_0_conv1_1                | s_axi_control Mu_seq2_0_conv1_1_2                | register  | offset   | offset=0x3e0, range=32 |
| Mu_seq2_0_conv2_0_1              | m_axi_gmem                                       | interface |          |                        |
| Mu_seq2_0_conv2_0_1              | s_axi_control Mu_seq2_0_conv2_0_1_1              | register  | offset   | offset=0x3e8, range=32 |
| Mu_seq2_0_conv2_0_1              | s_axi_control Mu_seq2_0_conv2_0_1_2              | register  | offset   | offset=0x3ec, range=32 |
| Mu_seq2_0_conv2_1                | m_axi_gmem                                       | interface |          |                        |
| Mu_seq2_0_conv2_1                | s_axi_control Mu_seq2_0_conv2_1_1                | register  | offset   | offset=0x3f4, range=32 |
| Mu_seq2_0_conv2_1                | s_axi_control Mu_seq2_0_conv2_1_2                | register  | offset   | offset=0x3f8, range=32 |
| Mu_seq2_0_downsample_1           | m_axi_gmem                                       | interface |          |                        |
| Mu_seq2_0_downsample_1           | s_axi_control Mu_seq2_0_downsample_1_1           | register  | offset   | offset=0x400, range=32 |
| Mu_seq2_0_downsample_1           | s_axi_control Mu_seq2_0_downsample_1_2           | register  | offset   | offset=0x404, range=32 |
| Mu_seq2_1_conv1_0_1              | m_axi_gmem                                       | interface |          |                        |
| Mu_seq2_1_conv1_0_1              | s_axi_control Mu_seq2_1_conv1_0_1_1              | register  | offset   | offset=0x40c, range=32 |
| Mu_seq2_1_conv1_0_1              | s_axi_control Mu_seq2_1_conv1_0_1_2              | register  | offset   | offset=0x410, range=32 |
| Mu_seq2_1_conv1_1                | m_axi_gmem                                       | interface |          |                        |
| Mu_seq2_1_conv1_1                | s_axi_control Mu_seq2_1_conv1_1_1                | register  | offset   | offset=0x418, range=32 |
| Mu_seq2_1_conv1_1                | s_axi_control Mu_seq2_1_conv1_1_2                | register  | offset   | offset=0x41c, range=32 |
| Mu_seq2_1_conv2_0_1              | m_axi_gmem                                       | interface |          |                        |
| Mu_seq2_1_conv2_0_1              | s_axi_control Mu_seq2_1_conv2_0_1_1              | register  | offset   | offset=0x424, range=32 |
| Mu_seq2_1_conv2_0_1              | s_axi_control Mu_seq2_1_conv2_0_1_2              | register  | offset   | offset=0x428, range=32 |
| Mu_seq2_1_conv2_1                | m_axi_gmem                                       | interface |          |                        |
| Mu_seq2_1_conv2_1                | s_axi_control Mu_seq2_1_conv2_1_1                | register  | offset   | offset=0x430, range=32 |
| Mu_seq2_1_conv2_1                | s_axi_control Mu_seq2_1_conv2_1_2                | register  | offset   | offset=0x434, range=32 |
| Var_seq2_0_conv1_0_1             | m_axi_gmem                                       | interface |          |                        |
| Var_seq2_0_conv1_0_1             | s_axi_control Var_seq2_0_conv1_0_1_1             | register  | offset   | offset=0x43c, range=32 |
| Var_seq2_0_conv1_0_1             | s_axi_control Var_seq2_0_conv1_0_1_2             | register  | offset   | offset=0x440, range=32 |
| Var_seq2_0_conv1_1               | m_axi_gmem                                       | interface |          |                        |
| Var_seq2_0_conv1_1               | s_axi_control Var_seq2_0_conv1_1_1               | register  | offset   | offset=0x448, range=32 |
| Var_seq2_0_conv1_1               | s_axi_control Var_seq2_0_conv1_1_2               | register  | offset   | offset=0x44c, range=32 |
| Var_seq2_0_conv2_0_1             | m_axi_gmem                                       | interface |          |                        |
| Var_seq2_0_conv2_0_1             | s_axi_control Var_seq2_0_conv2_0_1_1             | register  | offset   | offset=0x454, range=32 |
| Var_seq2_0_conv2_0_1             | s_axi_control Var_seq2_0_conv2_0_1_2             | register  | offset   | offset=0x458, range=32 |
| Var_seq2_0_conv2_1               | m_axi_gmem                                       | interface |          |                        |
| Var_seq2_0_conv2_1               | s_axi_control Var_seq2_0_conv2_1_1               | register  | offset   | offset=0x460, range=32 |
| Var_seq2_0_conv2_1               | s_axi_control Var_seq2_0_conv2_1_2               | register  | offset   | offset=0x464, range=32 |
| Var_seq2_0_downsample_1          | m_axi_gmem                                       | interface |          |                        |
| Var_seq2_0_downsample_1          | s_axi_control Var_seq2_0_downsample_1_1          | register  | offset   | offset=0x46c, range=32 |
| Var_seq2_0_downsample_1          | s_axi_control Var_seq2_0_downsample_1_2          | register  | offset   | offset=0x470, range=32 |
| Var_seq2_1_conv1_0_1             | m_axi_gmem                                       | interface |          |                        |
| Var_seq2_1_conv1_0_1             | s_axi_control Var_seq2_1_conv1_0_1_1             | register  | offset   | offset=0x478, range=32 |
| Var_seq2_1_conv1_0_1             | s_axi_control Var_seq2_1_conv1_0_1_2             | register  | offset   | offset=0x47c, range=32 |
| Var_seq2_1_conv1_1               | m_axi_gmem                                       | interface |          |                        |
| Var_seq2_1_conv1_1               | s_axi_control Var_seq2_1_conv1_1_1               | register  | offset   | offset=0x484, range=32 |
| Var_seq2_1_conv1_1               | s_axi_control Var_seq2_1_conv1_1_2               | register  | offset   | offset=0x488, range=32 |
| Var_seq2_1_conv2_0_1             | m_axi_gmem                                       | interface |          |                        |
| Var_seq2_1_conv2_0_1             | s_axi_control Var_seq2_1_conv2_0_1_1             | register  | offset   | offset=0x490, range=32 |
| Var_seq2_1_conv2_0_1             | s_axi_control Var_seq2_1_conv2_0_1_2             | register  | offset   | offset=0x494, range=32 |
| Var_seq2_1_conv2_1               | m_axi_gmem                                       | interface |          |                        |
| Var_seq2_1_conv2_1               | s_axi_control Var_seq2_1_conv2_1_1               | register  | offset   | offset=0x49c, range=32 |
| Var_seq2_1_conv2_1               | s_axi_control Var_seq2_1_conv2_1_2               | register  | offset   | offset=0x4a0, range=32 |
| Gamma_seq2_0_conv1_0_1           | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq2_0_conv1_0_1           | s_axi_control Gamma_seq2_0_conv1_0_1_1           | register  | offset   | offset=0x4a8, range=32 |
| Gamma_seq2_0_conv1_0_1           | s_axi_control Gamma_seq2_0_conv1_0_1_2           | register  | offset   | offset=0x4ac, range=32 |
| Gamma_seq2_0_conv1_1             | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq2_0_conv1_1             | s_axi_control Gamma_seq2_0_conv1_1_1             | register  | offset   | offset=0x4b4, range=32 |
| Gamma_seq2_0_conv1_1             | s_axi_control Gamma_seq2_0_conv1_1_2             | register  | offset   | offset=0x4b8, range=32 |
| Gamma_seq2_0_conv2_0_1           | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq2_0_conv2_0_1           | s_axi_control Gamma_seq2_0_conv2_0_1_1           | register  | offset   | offset=0x4c0, range=32 |
| Gamma_seq2_0_conv2_0_1           | s_axi_control Gamma_seq2_0_conv2_0_1_2           | register  | offset   | offset=0x4c4, range=32 |
| Gamma_seq2_0_conv2_1             | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq2_0_conv2_1             | s_axi_control Gamma_seq2_0_conv2_1_1             | register  | offset   | offset=0x4cc, range=32 |
| Gamma_seq2_0_conv2_1             | s_axi_control Gamma_seq2_0_conv2_1_2             | register  | offset   | offset=0x4d0, range=32 |
| Gamma_seq2_0_downsample_1        | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq2_0_downsample_1        | s_axi_control Gamma_seq2_0_downsample_1_1        | register  | offset   | offset=0x4d8, range=32 |
| Gamma_seq2_0_downsample_1        | s_axi_control Gamma_seq2_0_downsample_1_2        | register  | offset   | offset=0x4dc, range=32 |
| Gamma_seq2_1_conv1_0_1           | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq2_1_conv1_0_1           | s_axi_control Gamma_seq2_1_conv1_0_1_1           | register  | offset   | offset=0x4e4, range=32 |
| Gamma_seq2_1_conv1_0_1           | s_axi_control Gamma_seq2_1_conv1_0_1_2           | register  | offset   | offset=0x4e8, range=32 |
| Gamma_seq2_1_conv1_1             | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq2_1_conv1_1             | s_axi_control Gamma_seq2_1_conv1_1_1             | register  | offset   | offset=0x4f0, range=32 |
| Gamma_seq2_1_conv1_1             | s_axi_control Gamma_seq2_1_conv1_1_2             | register  | offset   | offset=0x4f4, range=32 |
| Gamma_seq2_1_conv2_0_1           | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq2_1_conv2_0_1           | s_axi_control Gamma_seq2_1_conv2_0_1_1           | register  | offset   | offset=0x4fc, range=32 |
| Gamma_seq2_1_conv2_0_1           | s_axi_control Gamma_seq2_1_conv2_0_1_2           | register  | offset   | offset=0x500, range=32 |
| Gamma_seq2_1_conv2_1             | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq2_1_conv2_1             | s_axi_control Gamma_seq2_1_conv2_1_1             | register  | offset   | offset=0x508, range=32 |
| Gamma_seq2_1_conv2_1             | s_axi_control Gamma_seq2_1_conv2_1_2             | register  | offset   | offset=0x50c, range=32 |
| Bias_seq2_0_conv1_0_1            | m_axi_gmem                                       | interface |          |                        |
| Bias_seq2_0_conv1_0_1            | s_axi_control Bias_seq2_0_conv1_0_1_1            | register  | offset   | offset=0x514, range=32 |
| Bias_seq2_0_conv1_0_1            | s_axi_control Bias_seq2_0_conv1_0_1_2            | register  | offset   | offset=0x518, range=32 |
| Bias_seq2_0_conv1_1              | m_axi_gmem                                       | interface |          |                        |
| Bias_seq2_0_conv1_1              | s_axi_control Bias_seq2_0_conv1_1_1              | register  | offset   | offset=0x520, range=32 |
| Bias_seq2_0_conv1_1              | s_axi_control Bias_seq2_0_conv1_1_2              | register  | offset   | offset=0x524, range=32 |
| Bias_seq2_0_conv2_0_1            | m_axi_gmem                                       | interface |          |                        |
| Bias_seq2_0_conv2_0_1            | s_axi_control Bias_seq2_0_conv2_0_1_1            | register  | offset   | offset=0x52c, range=32 |
| Bias_seq2_0_conv2_0_1            | s_axi_control Bias_seq2_0_conv2_0_1_2            | register  | offset   | offset=0x530, range=32 |
| Bias_seq2_0_conv2_1              | m_axi_gmem                                       | interface |          |                        |
| Bias_seq2_0_conv2_1              | s_axi_control Bias_seq2_0_conv2_1_1              | register  | offset   | offset=0x538, range=32 |
| Bias_seq2_0_conv2_1              | s_axi_control Bias_seq2_0_conv2_1_2              | register  | offset   | offset=0x53c, range=32 |
| Bias_seq2_0_downsample_1         | m_axi_gmem                                       | interface |          |                        |
| Bias_seq2_0_downsample_1         | s_axi_control Bias_seq2_0_downsample_1_1         | register  | offset   | offset=0x544, range=32 |
| Bias_seq2_0_downsample_1         | s_axi_control Bias_seq2_0_downsample_1_2         | register  | offset   | offset=0x548, range=32 |
| Bias_seq2_1_conv1_0_1            | m_axi_gmem                                       | interface |          |                        |
| Bias_seq2_1_conv1_0_1            | s_axi_control Bias_seq2_1_conv1_0_1_1            | register  | offset   | offset=0x550, range=32 |
| Bias_seq2_1_conv1_0_1            | s_axi_control Bias_seq2_1_conv1_0_1_2            | register  | offset   | offset=0x554, range=32 |
| Bias_seq2_1_conv1_1              | m_axi_gmem                                       | interface |          |                        |
| Bias_seq2_1_conv1_1              | s_axi_control Bias_seq2_1_conv1_1_1              | register  | offset   | offset=0x55c, range=32 |
| Bias_seq2_1_conv1_1              | s_axi_control Bias_seq2_1_conv1_1_2              | register  | offset   | offset=0x560, range=32 |
| Bias_seq2_1_conv2_0_1            | m_axi_gmem                                       | interface |          |                        |
| Bias_seq2_1_conv2_0_1            | s_axi_control Bias_seq2_1_conv2_0_1_1            | register  | offset   | offset=0x568, range=32 |
| Bias_seq2_1_conv2_0_1            | s_axi_control Bias_seq2_1_conv2_0_1_2            | register  | offset   | offset=0x56c, range=32 |
| Bias_seq2_1_conv2_1              | m_axi_gmem                                       | interface |          |                        |
| Bias_seq2_1_conv2_1              | s_axi_control Bias_seq2_1_conv2_1_1              | register  | offset   | offset=0x574, range=32 |
| Bias_seq2_1_conv2_1              | s_axi_control Bias_seq2_1_conv2_1_2              | register  | offset   | offset=0x578, range=32 |
| Kernel_seq3_0_conv1_0_0          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq3_0_conv1_0_0          | s_axi_control Kernel_seq3_0_conv1_0_0_1          | register  | offset   | offset=0x580, range=32 |
| Kernel_seq3_0_conv1_0_0          | s_axi_control Kernel_seq3_0_conv1_0_0_2          | register  | offset   | offset=0x584, range=32 |
| Kernel_seq3_0_conv1_0_3          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq3_0_conv1_0_3          | s_axi_control Kernel_seq3_0_conv1_0_3_1          | register  | offset   | offset=0x58c, range=32 |
| Kernel_seq3_0_conv1_0_3          | s_axi_control Kernel_seq3_0_conv1_0_3_2          | register  | offset   | offset=0x590, range=32 |
| Kernel_seq3_0_conv2_0_0          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq3_0_conv2_0_0          | s_axi_control Kernel_seq3_0_conv2_0_0_1          | register  | offset   | offset=0x598, range=32 |
| Kernel_seq3_0_conv2_0_0          | s_axi_control Kernel_seq3_0_conv2_0_0_2          | register  | offset   | offset=0x59c, range=32 |
| Kernel_seq3_0_conv2_0_3          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq3_0_conv2_0_3          | s_axi_control Kernel_seq3_0_conv2_0_3_1          | register  | offset   | offset=0x5a4, range=32 |
| Kernel_seq3_0_conv2_0_3          | s_axi_control Kernel_seq3_0_conv2_0_3_2          | register  | offset   | offset=0x5a8, range=32 |
| Kernel_seq3_0_downsample_0       | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq3_0_downsample_0       | s_axi_control Kernel_seq3_0_downsample_0_1       | register  | offset   | offset=0x5b0, range=32 |
| Kernel_seq3_0_downsample_0       | s_axi_control Kernel_seq3_0_downsample_0_2       | register  | offset   | offset=0x5b4, range=32 |
| Kernel_seq3_1_conv1_0_0          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq3_1_conv1_0_0          | s_axi_control Kernel_seq3_1_conv1_0_0_1          | register  | offset   | offset=0x5bc, range=32 |
| Kernel_seq3_1_conv1_0_0          | s_axi_control Kernel_seq3_1_conv1_0_0_2          | register  | offset   | offset=0x5c0, range=32 |
| Kernel_seq3_1_conv1_0_3          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq3_1_conv1_0_3          | s_axi_control Kernel_seq3_1_conv1_0_3_1          | register  | offset   | offset=0x5c8, range=32 |
| Kernel_seq3_1_conv1_0_3          | s_axi_control Kernel_seq3_1_conv1_0_3_2          | register  | offset   | offset=0x5cc, range=32 |
| Kernel_seq3_1_conv2_0_0          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq3_1_conv2_0_0          | s_axi_control Kernel_seq3_1_conv2_0_0_1          | register  | offset   | offset=0x5d4, range=32 |
| Kernel_seq3_1_conv2_0_0          | s_axi_control Kernel_seq3_1_conv2_0_0_2          | register  | offset   | offset=0x5d8, range=32 |
| Kernel_seq3_1_conv2_0_3          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq3_1_conv2_0_3          | s_axi_control Kernel_seq3_1_conv2_0_3_1          | register  | offset   | offset=0x5e0, range=32 |
| Kernel_seq3_1_conv2_0_3          | s_axi_control Kernel_seq3_1_conv2_0_3_2          | register  | offset   | offset=0x5e4, range=32 |
| Kernel_seq3_0_conv1_0_0_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq3_0_conv1_0_0_scale    | s_axi_control Kernel_seq3_0_conv1_0_0_scale_1    | register  | offset   | offset=0x5ec, range=32 |
| Kernel_seq3_0_conv1_0_0_scale    | s_axi_control Kernel_seq3_0_conv1_0_0_scale_2    | register  | offset   | offset=0x5f0, range=32 |
| Kernel_seq3_0_conv1_0_3_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq3_0_conv1_0_3_scale    | s_axi_control Kernel_seq3_0_conv1_0_3_scale_1    | register  | offset   | offset=0x5f8, range=32 |
| Kernel_seq3_0_conv1_0_3_scale    | s_axi_control Kernel_seq3_0_conv1_0_3_scale_2    | register  | offset   | offset=0x5fc, range=32 |
| Kernel_seq3_0_conv2_0_0_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq3_0_conv2_0_0_scale    | s_axi_control Kernel_seq3_0_conv2_0_0_scale_1    | register  | offset   | offset=0x604, range=32 |
| Kernel_seq3_0_conv2_0_0_scale    | s_axi_control Kernel_seq3_0_conv2_0_0_scale_2    | register  | offset   | offset=0x608, range=32 |
| Kernel_seq3_0_conv2_0_3_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq3_0_conv2_0_3_scale    | s_axi_control Kernel_seq3_0_conv2_0_3_scale_1    | register  | offset   | offset=0x610, range=32 |
| Kernel_seq3_0_conv2_0_3_scale    | s_axi_control Kernel_seq3_0_conv2_0_3_scale_2    | register  | offset   | offset=0x614, range=32 |
| Kernel_seq3_0_downsample_0_scale | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq3_0_downsample_0_scale | s_axi_control Kernel_seq3_0_downsample_0_scale_1 | register  | offset   | offset=0x61c, range=32 |
| Kernel_seq3_0_downsample_0_scale | s_axi_control Kernel_seq3_0_downsample_0_scale_2 | register  | offset   | offset=0x620, range=32 |
| Kernel_seq3_1_conv1_0_0_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq3_1_conv1_0_0_scale    | s_axi_control Kernel_seq3_1_conv1_0_0_scale_1    | register  | offset   | offset=0x628, range=32 |
| Kernel_seq3_1_conv1_0_0_scale    | s_axi_control Kernel_seq3_1_conv1_0_0_scale_2    | register  | offset   | offset=0x62c, range=32 |
| Kernel_seq3_1_conv1_0_3_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq3_1_conv1_0_3_scale    | s_axi_control Kernel_seq3_1_conv1_0_3_scale_1    | register  | offset   | offset=0x634, range=32 |
| Kernel_seq3_1_conv1_0_3_scale    | s_axi_control Kernel_seq3_1_conv1_0_3_scale_2    | register  | offset   | offset=0x638, range=32 |
| Kernel_seq3_1_conv2_0_0_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq3_1_conv2_0_0_scale    | s_axi_control Kernel_seq3_1_conv2_0_0_scale_1    | register  | offset   | offset=0x640, range=32 |
| Kernel_seq3_1_conv2_0_0_scale    | s_axi_control Kernel_seq3_1_conv2_0_0_scale_2    | register  | offset   | offset=0x644, range=32 |
| Kernel_seq3_1_conv2_0_3_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq3_1_conv2_0_3_scale    | s_axi_control Kernel_seq3_1_conv2_0_3_scale_1    | register  | offset   | offset=0x64c, range=32 |
| Kernel_seq3_1_conv2_0_3_scale    | s_axi_control Kernel_seq3_1_conv2_0_3_scale_2    | register  | offset   | offset=0x650, range=32 |
| Mu_seq3_0_conv1_0_1              | m_axi_gmem                                       | interface |          |                        |
| Mu_seq3_0_conv1_0_1              | s_axi_control Mu_seq3_0_conv1_0_1_1              | register  | offset   | offset=0x658, range=32 |
| Mu_seq3_0_conv1_0_1              | s_axi_control Mu_seq3_0_conv1_0_1_2              | register  | offset   | offset=0x65c, range=32 |
| Mu_seq3_0_conv1_1                | m_axi_gmem                                       | interface |          |                        |
| Mu_seq3_0_conv1_1                | s_axi_control Mu_seq3_0_conv1_1_1                | register  | offset   | offset=0x664, range=32 |
| Mu_seq3_0_conv1_1                | s_axi_control Mu_seq3_0_conv1_1_2                | register  | offset   | offset=0x668, range=32 |
| Mu_seq3_0_conv2_0_1              | m_axi_gmem                                       | interface |          |                        |
| Mu_seq3_0_conv2_0_1              | s_axi_control Mu_seq3_0_conv2_0_1_1              | register  | offset   | offset=0x670, range=32 |
| Mu_seq3_0_conv2_0_1              | s_axi_control Mu_seq3_0_conv2_0_1_2              | register  | offset   | offset=0x674, range=32 |
| Mu_seq3_0_conv2_1                | m_axi_gmem                                       | interface |          |                        |
| Mu_seq3_0_conv2_1                | s_axi_control Mu_seq3_0_conv2_1_1                | register  | offset   | offset=0x67c, range=32 |
| Mu_seq3_0_conv2_1                | s_axi_control Mu_seq3_0_conv2_1_2                | register  | offset   | offset=0x680, range=32 |
| Mu_seq3_0_downsample_1           | m_axi_gmem                                       | interface |          |                        |
| Mu_seq3_0_downsample_1           | s_axi_control Mu_seq3_0_downsample_1_1           | register  | offset   | offset=0x688, range=32 |
| Mu_seq3_0_downsample_1           | s_axi_control Mu_seq3_0_downsample_1_2           | register  | offset   | offset=0x68c, range=32 |
| Mu_seq3_1_conv1_0_1              | m_axi_gmem                                       | interface |          |                        |
| Mu_seq3_1_conv1_0_1              | s_axi_control Mu_seq3_1_conv1_0_1_1              | register  | offset   | offset=0x694, range=32 |
| Mu_seq3_1_conv1_0_1              | s_axi_control Mu_seq3_1_conv1_0_1_2              | register  | offset   | offset=0x698, range=32 |
| Mu_seq3_1_conv1_1                | m_axi_gmem                                       | interface |          |                        |
| Mu_seq3_1_conv1_1                | s_axi_control Mu_seq3_1_conv1_1_1                | register  | offset   | offset=0x6a0, range=32 |
| Mu_seq3_1_conv1_1                | s_axi_control Mu_seq3_1_conv1_1_2                | register  | offset   | offset=0x6a4, range=32 |
| Mu_seq3_1_conv2_0_1              | m_axi_gmem                                       | interface |          |                        |
| Mu_seq3_1_conv2_0_1              | s_axi_control Mu_seq3_1_conv2_0_1_1              | register  | offset   | offset=0x6ac, range=32 |
| Mu_seq3_1_conv2_0_1              | s_axi_control Mu_seq3_1_conv2_0_1_2              | register  | offset   | offset=0x6b0, range=32 |
| Mu_seq3_1_conv2_1                | m_axi_gmem                                       | interface |          |                        |
| Mu_seq3_1_conv2_1                | s_axi_control Mu_seq3_1_conv2_1_1                | register  | offset   | offset=0x6b8, range=32 |
| Mu_seq3_1_conv2_1                | s_axi_control Mu_seq3_1_conv2_1_2                | register  | offset   | offset=0x6bc, range=32 |
| Var_seq3_0_conv1_0_1             | m_axi_gmem                                       | interface |          |                        |
| Var_seq3_0_conv1_0_1             | s_axi_control Var_seq3_0_conv1_0_1_1             | register  | offset   | offset=0x6c4, range=32 |
| Var_seq3_0_conv1_0_1             | s_axi_control Var_seq3_0_conv1_0_1_2             | register  | offset   | offset=0x6c8, range=32 |
| Var_seq3_0_conv1_1               | m_axi_gmem                                       | interface |          |                        |
| Var_seq3_0_conv1_1               | s_axi_control Var_seq3_0_conv1_1_1               | register  | offset   | offset=0x6d0, range=32 |
| Var_seq3_0_conv1_1               | s_axi_control Var_seq3_0_conv1_1_2               | register  | offset   | offset=0x6d4, range=32 |
| Var_seq3_0_conv2_0_1             | m_axi_gmem                                       | interface |          |                        |
| Var_seq3_0_conv2_0_1             | s_axi_control Var_seq3_0_conv2_0_1_1             | register  | offset   | offset=0x6dc, range=32 |
| Var_seq3_0_conv2_0_1             | s_axi_control Var_seq3_0_conv2_0_1_2             | register  | offset   | offset=0x6e0, range=32 |
| Var_seq3_0_conv2_1               | m_axi_gmem                                       | interface |          |                        |
| Var_seq3_0_conv2_1               | s_axi_control Var_seq3_0_conv2_1_1               | register  | offset   | offset=0x6e8, range=32 |
| Var_seq3_0_conv2_1               | s_axi_control Var_seq3_0_conv2_1_2               | register  | offset   | offset=0x6ec, range=32 |
| Var_seq3_0_downsample_1          | m_axi_gmem                                       | interface |          |                        |
| Var_seq3_0_downsample_1          | s_axi_control Var_seq3_0_downsample_1_1          | register  | offset   | offset=0x6f4, range=32 |
| Var_seq3_0_downsample_1          | s_axi_control Var_seq3_0_downsample_1_2          | register  | offset   | offset=0x6f8, range=32 |
| Var_seq3_1_conv1_0_1             | m_axi_gmem                                       | interface |          |                        |
| Var_seq3_1_conv1_0_1             | s_axi_control Var_seq3_1_conv1_0_1_1             | register  | offset   | offset=0x700, range=32 |
| Var_seq3_1_conv1_0_1             | s_axi_control Var_seq3_1_conv1_0_1_2             | register  | offset   | offset=0x704, range=32 |
| Var_seq3_1_conv1_1               | m_axi_gmem                                       | interface |          |                        |
| Var_seq3_1_conv1_1               | s_axi_control Var_seq3_1_conv1_1_1               | register  | offset   | offset=0x70c, range=32 |
| Var_seq3_1_conv1_1               | s_axi_control Var_seq3_1_conv1_1_2               | register  | offset   | offset=0x710, range=32 |
| Var_seq3_1_conv2_0_1             | m_axi_gmem                                       | interface |          |                        |
| Var_seq3_1_conv2_0_1             | s_axi_control Var_seq3_1_conv2_0_1_1             | register  | offset   | offset=0x718, range=32 |
| Var_seq3_1_conv2_0_1             | s_axi_control Var_seq3_1_conv2_0_1_2             | register  | offset   | offset=0x71c, range=32 |
| Var_seq3_1_conv2_1               | m_axi_gmem                                       | interface |          |                        |
| Var_seq3_1_conv2_1               | s_axi_control Var_seq3_1_conv2_1_1               | register  | offset   | offset=0x724, range=32 |
| Var_seq3_1_conv2_1               | s_axi_control Var_seq3_1_conv2_1_2               | register  | offset   | offset=0x728, range=32 |
| Gamma_seq3_0_conv1_0_1           | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq3_0_conv1_0_1           | s_axi_control Gamma_seq3_0_conv1_0_1_1           | register  | offset   | offset=0x730, range=32 |
| Gamma_seq3_0_conv1_0_1           | s_axi_control Gamma_seq3_0_conv1_0_1_2           | register  | offset   | offset=0x734, range=32 |
| Gamma_seq3_0_conv1_1             | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq3_0_conv1_1             | s_axi_control Gamma_seq3_0_conv1_1_1             | register  | offset   | offset=0x73c, range=32 |
| Gamma_seq3_0_conv1_1             | s_axi_control Gamma_seq3_0_conv1_1_2             | register  | offset   | offset=0x740, range=32 |
| Gamma_seq3_0_conv2_0_1           | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq3_0_conv2_0_1           | s_axi_control Gamma_seq3_0_conv2_0_1_1           | register  | offset   | offset=0x748, range=32 |
| Gamma_seq3_0_conv2_0_1           | s_axi_control Gamma_seq3_0_conv2_0_1_2           | register  | offset   | offset=0x74c, range=32 |
| Gamma_seq3_0_conv2_1             | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq3_0_conv2_1             | s_axi_control Gamma_seq3_0_conv2_1_1             | register  | offset   | offset=0x754, range=32 |
| Gamma_seq3_0_conv2_1             | s_axi_control Gamma_seq3_0_conv2_1_2             | register  | offset   | offset=0x758, range=32 |
| Gamma_seq3_0_downsample_1        | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq3_0_downsample_1        | s_axi_control Gamma_seq3_0_downsample_1_1        | register  | offset   | offset=0x760, range=32 |
| Gamma_seq3_0_downsample_1        | s_axi_control Gamma_seq3_0_downsample_1_2        | register  | offset   | offset=0x764, range=32 |
| Gamma_seq3_1_conv1_0_1           | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq3_1_conv1_0_1           | s_axi_control Gamma_seq3_1_conv1_0_1_1           | register  | offset   | offset=0x76c, range=32 |
| Gamma_seq3_1_conv1_0_1           | s_axi_control Gamma_seq3_1_conv1_0_1_2           | register  | offset   | offset=0x770, range=32 |
| Gamma_seq3_1_conv1_1             | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq3_1_conv1_1             | s_axi_control Gamma_seq3_1_conv1_1_1             | register  | offset   | offset=0x778, range=32 |
| Gamma_seq3_1_conv1_1             | s_axi_control Gamma_seq3_1_conv1_1_2             | register  | offset   | offset=0x77c, range=32 |
| Gamma_seq3_1_conv2_0_1           | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq3_1_conv2_0_1           | s_axi_control Gamma_seq3_1_conv2_0_1_1           | register  | offset   | offset=0x784, range=32 |
| Gamma_seq3_1_conv2_0_1           | s_axi_control Gamma_seq3_1_conv2_0_1_2           | register  | offset   | offset=0x788, range=32 |
| Gamma_seq3_1_conv2_1             | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq3_1_conv2_1             | s_axi_control Gamma_seq3_1_conv2_1_1             | register  | offset   | offset=0x790, range=32 |
| Gamma_seq3_1_conv2_1             | s_axi_control Gamma_seq3_1_conv2_1_2             | register  | offset   | offset=0x794, range=32 |
| Bias_seq3_0_conv1_0_1            | m_axi_gmem                                       | interface |          |                        |
| Bias_seq3_0_conv1_0_1            | s_axi_control Bias_seq3_0_conv1_0_1_1            | register  | offset   | offset=0x79c, range=32 |
| Bias_seq3_0_conv1_0_1            | s_axi_control Bias_seq3_0_conv1_0_1_2            | register  | offset   | offset=0x7a0, range=32 |
| Bias_seq3_0_conv1_1              | m_axi_gmem                                       | interface |          |                        |
| Bias_seq3_0_conv1_1              | s_axi_control Bias_seq3_0_conv1_1_1              | register  | offset   | offset=0x7a8, range=32 |
| Bias_seq3_0_conv1_1              | s_axi_control Bias_seq3_0_conv1_1_2              | register  | offset   | offset=0x7ac, range=32 |
| Bias_seq3_0_conv2_0_1            | m_axi_gmem                                       | interface |          |                        |
| Bias_seq3_0_conv2_0_1            | s_axi_control Bias_seq3_0_conv2_0_1_1            | register  | offset   | offset=0x7b4, range=32 |
| Bias_seq3_0_conv2_0_1            | s_axi_control Bias_seq3_0_conv2_0_1_2            | register  | offset   | offset=0x7b8, range=32 |
| Bias_seq3_0_conv2_1              | m_axi_gmem                                       | interface |          |                        |
| Bias_seq3_0_conv2_1              | s_axi_control Bias_seq3_0_conv2_1_1              | register  | offset   | offset=0x7c0, range=32 |
| Bias_seq3_0_conv2_1              | s_axi_control Bias_seq3_0_conv2_1_2              | register  | offset   | offset=0x7c4, range=32 |
| Bias_seq3_0_downsample_1         | m_axi_gmem                                       | interface |          |                        |
| Bias_seq3_0_downsample_1         | s_axi_control Bias_seq3_0_downsample_1_1         | register  | offset   | offset=0x7cc, range=32 |
| Bias_seq3_0_downsample_1         | s_axi_control Bias_seq3_0_downsample_1_2         | register  | offset   | offset=0x7d0, range=32 |
| Bias_seq3_1_conv1_0_1            | m_axi_gmem                                       | interface |          |                        |
| Bias_seq3_1_conv1_0_1            | s_axi_control Bias_seq3_1_conv1_0_1_1            | register  | offset   | offset=0x7d8, range=32 |
| Bias_seq3_1_conv1_0_1            | s_axi_control Bias_seq3_1_conv1_0_1_2            | register  | offset   | offset=0x7dc, range=32 |
| Bias_seq3_1_conv1_1              | m_axi_gmem                                       | interface |          |                        |
| Bias_seq3_1_conv1_1              | s_axi_control Bias_seq3_1_conv1_1_1              | register  | offset   | offset=0x7e4, range=32 |
| Bias_seq3_1_conv1_1              | s_axi_control Bias_seq3_1_conv1_1_2              | register  | offset   | offset=0x7e8, range=32 |
| Bias_seq3_1_conv2_0_1            | m_axi_gmem                                       | interface |          |                        |
| Bias_seq3_1_conv2_0_1            | s_axi_control Bias_seq3_1_conv2_0_1_1            | register  | offset   | offset=0x7f0, range=32 |
| Bias_seq3_1_conv2_0_1            | s_axi_control Bias_seq3_1_conv2_0_1_2            | register  | offset   | offset=0x7f4, range=32 |
| Bias_seq3_1_conv2_1              | m_axi_gmem                                       | interface |          |                        |
| Bias_seq3_1_conv2_1              | s_axi_control Bias_seq3_1_conv2_1_1              | register  | offset   | offset=0x7fc, range=32 |
| Bias_seq3_1_conv2_1              | s_axi_control Bias_seq3_1_conv2_1_2              | register  | offset   | offset=0x800, range=32 |
| Kernel_seq4_0_conv1_0_0          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq4_0_conv1_0_0          | s_axi_control Kernel_seq4_0_conv1_0_0_1          | register  | offset   | offset=0x808, range=32 |
| Kernel_seq4_0_conv1_0_0          | s_axi_control Kernel_seq4_0_conv1_0_0_2          | register  | offset   | offset=0x80c, range=32 |
| Kernel_seq4_0_conv1_0_3          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq4_0_conv1_0_3          | s_axi_control Kernel_seq4_0_conv1_0_3_1          | register  | offset   | offset=0x814, range=32 |
| Kernel_seq4_0_conv1_0_3          | s_axi_control Kernel_seq4_0_conv1_0_3_2          | register  | offset   | offset=0x818, range=32 |
| Kernel_seq4_0_conv2_0_0          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq4_0_conv2_0_0          | s_axi_control Kernel_seq4_0_conv2_0_0_1          | register  | offset   | offset=0x820, range=32 |
| Kernel_seq4_0_conv2_0_0          | s_axi_control Kernel_seq4_0_conv2_0_0_2          | register  | offset   | offset=0x824, range=32 |
| Kernel_seq4_0_conv2_0_3          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq4_0_conv2_0_3          | s_axi_control Kernel_seq4_0_conv2_0_3_1          | register  | offset   | offset=0x82c, range=32 |
| Kernel_seq4_0_conv2_0_3          | s_axi_control Kernel_seq4_0_conv2_0_3_2          | register  | offset   | offset=0x830, range=32 |
| Kernel_seq4_0_downsample_0       | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq4_0_downsample_0       | s_axi_control Kernel_seq4_0_downsample_0_1       | register  | offset   | offset=0x838, range=32 |
| Kernel_seq4_0_downsample_0       | s_axi_control Kernel_seq4_0_downsample_0_2       | register  | offset   | offset=0x83c, range=32 |
| Kernel_seq4_1_conv1_0_0          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq4_1_conv1_0_0          | s_axi_control Kernel_seq4_1_conv1_0_0_1          | register  | offset   | offset=0x844, range=32 |
| Kernel_seq4_1_conv1_0_0          | s_axi_control Kernel_seq4_1_conv1_0_0_2          | register  | offset   | offset=0x848, range=32 |
| Kernel_seq4_1_conv1_0_3          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq4_1_conv1_0_3          | s_axi_control Kernel_seq4_1_conv1_0_3_1          | register  | offset   | offset=0x850, range=32 |
| Kernel_seq4_1_conv1_0_3          | s_axi_control Kernel_seq4_1_conv1_0_3_2          | register  | offset   | offset=0x854, range=32 |
| Kernel_seq4_1_conv2_0_0          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq4_1_conv2_0_0          | s_axi_control Kernel_seq4_1_conv2_0_0_1          | register  | offset   | offset=0x85c, range=32 |
| Kernel_seq4_1_conv2_0_0          | s_axi_control Kernel_seq4_1_conv2_0_0_2          | register  | offset   | offset=0x860, range=32 |
| Kernel_seq4_1_conv2_0_3          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq4_1_conv2_0_3          | s_axi_control Kernel_seq4_1_conv2_0_3_1          | register  | offset   | offset=0x868, range=32 |
| Kernel_seq4_1_conv2_0_3          | s_axi_control Kernel_seq4_1_conv2_0_3_2          | register  | offset   | offset=0x86c, range=32 |
| Kernel_seq4_0_conv1_0_0_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq4_0_conv1_0_0_scale    | s_axi_control Kernel_seq4_0_conv1_0_0_scale_1    | register  | offset   | offset=0x874, range=32 |
| Kernel_seq4_0_conv1_0_0_scale    | s_axi_control Kernel_seq4_0_conv1_0_0_scale_2    | register  | offset   | offset=0x878, range=32 |
| Kernel_seq4_0_conv1_0_3_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq4_0_conv1_0_3_scale    | s_axi_control Kernel_seq4_0_conv1_0_3_scale_1    | register  | offset   | offset=0x880, range=32 |
| Kernel_seq4_0_conv1_0_3_scale    | s_axi_control Kernel_seq4_0_conv1_0_3_scale_2    | register  | offset   | offset=0x884, range=32 |
| Kernel_seq4_0_conv2_0_0_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq4_0_conv2_0_0_scale    | s_axi_control Kernel_seq4_0_conv2_0_0_scale_1    | register  | offset   | offset=0x88c, range=32 |
| Kernel_seq4_0_conv2_0_0_scale    | s_axi_control Kernel_seq4_0_conv2_0_0_scale_2    | register  | offset   | offset=0x890, range=32 |
| Kernel_seq4_0_conv2_0_3_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq4_0_conv2_0_3_scale    | s_axi_control Kernel_seq4_0_conv2_0_3_scale_1    | register  | offset   | offset=0x898, range=32 |
| Kernel_seq4_0_conv2_0_3_scale    | s_axi_control Kernel_seq4_0_conv2_0_3_scale_2    | register  | offset   | offset=0x89c, range=32 |
| Kernel_seq4_0_downsample_0_scale | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq4_0_downsample_0_scale | s_axi_control Kernel_seq4_0_downsample_0_scale_1 | register  | offset   | offset=0x8a4, range=32 |
| Kernel_seq4_0_downsample_0_scale | s_axi_control Kernel_seq4_0_downsample_0_scale_2 | register  | offset   | offset=0x8a8, range=32 |
| Kernel_seq4_1_conv1_0_0_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq4_1_conv1_0_0_scale    | s_axi_control Kernel_seq4_1_conv1_0_0_scale_1    | register  | offset   | offset=0x8b0, range=32 |
| Kernel_seq4_1_conv1_0_0_scale    | s_axi_control Kernel_seq4_1_conv1_0_0_scale_2    | register  | offset   | offset=0x8b4, range=32 |
| Kernel_seq4_1_conv1_0_3_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq4_1_conv1_0_3_scale    | s_axi_control Kernel_seq4_1_conv1_0_3_scale_1    | register  | offset   | offset=0x8bc, range=32 |
| Kernel_seq4_1_conv1_0_3_scale    | s_axi_control Kernel_seq4_1_conv1_0_3_scale_2    | register  | offset   | offset=0x8c0, range=32 |
| Kernel_seq4_1_conv2_0_0_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq4_1_conv2_0_0_scale    | s_axi_control Kernel_seq4_1_conv2_0_0_scale_1    | register  | offset   | offset=0x8c8, range=32 |
| Kernel_seq4_1_conv2_0_0_scale    | s_axi_control Kernel_seq4_1_conv2_0_0_scale_2    | register  | offset   | offset=0x8cc, range=32 |
| Kernel_seq4_1_conv2_0_3_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq4_1_conv2_0_3_scale    | s_axi_control Kernel_seq4_1_conv2_0_3_scale_1    | register  | offset   | offset=0x8d4, range=32 |
| Kernel_seq4_1_conv2_0_3_scale    | s_axi_control Kernel_seq4_1_conv2_0_3_scale_2    | register  | offset   | offset=0x8d8, range=32 |
| Mu_seq4_0_conv1_0_1              | m_axi_gmem                                       | interface |          |                        |
| Mu_seq4_0_conv1_0_1              | s_axi_control Mu_seq4_0_conv1_0_1_1              | register  | offset   | offset=0x8e0, range=32 |
| Mu_seq4_0_conv1_0_1              | s_axi_control Mu_seq4_0_conv1_0_1_2              | register  | offset   | offset=0x8e4, range=32 |
| Mu_seq4_0_conv1_1                | m_axi_gmem                                       | interface |          |                        |
| Mu_seq4_0_conv1_1                | s_axi_control Mu_seq4_0_conv1_1_1                | register  | offset   | offset=0x8ec, range=32 |
| Mu_seq4_0_conv1_1                | s_axi_control Mu_seq4_0_conv1_1_2                | register  | offset   | offset=0x8f0, range=32 |
| Mu_seq4_0_conv2_0_1              | m_axi_gmem                                       | interface |          |                        |
| Mu_seq4_0_conv2_0_1              | s_axi_control Mu_seq4_0_conv2_0_1_1              | register  | offset   | offset=0x8f8, range=32 |
| Mu_seq4_0_conv2_0_1              | s_axi_control Mu_seq4_0_conv2_0_1_2              | register  | offset   | offset=0x8fc, range=32 |
| Mu_seq4_0_conv2_1                | m_axi_gmem                                       | interface |          |                        |
| Mu_seq4_0_conv2_1                | s_axi_control Mu_seq4_0_conv2_1_1                | register  | offset   | offset=0x904, range=32 |
| Mu_seq4_0_conv2_1                | s_axi_control Mu_seq4_0_conv2_1_2                | register  | offset   | offset=0x908, range=32 |
| Mu_seq4_0_downsample_1           | m_axi_gmem                                       | interface |          |                        |
| Mu_seq4_0_downsample_1           | s_axi_control Mu_seq4_0_downsample_1_1           | register  | offset   | offset=0x910, range=32 |
| Mu_seq4_0_downsample_1           | s_axi_control Mu_seq4_0_downsample_1_2           | register  | offset   | offset=0x914, range=32 |
| Mu_seq4_1_conv1_0_1              | m_axi_gmem                                       | interface |          |                        |
| Mu_seq4_1_conv1_0_1              | s_axi_control Mu_seq4_1_conv1_0_1_1              | register  | offset   | offset=0x91c, range=32 |
| Mu_seq4_1_conv1_0_1              | s_axi_control Mu_seq4_1_conv1_0_1_2              | register  | offset   | offset=0x920, range=32 |
| Mu_seq4_1_conv1_1                | m_axi_gmem                                       | interface |          |                        |
| Mu_seq4_1_conv1_1                | s_axi_control Mu_seq4_1_conv1_1_1                | register  | offset   | offset=0x928, range=32 |
| Mu_seq4_1_conv1_1                | s_axi_control Mu_seq4_1_conv1_1_2                | register  | offset   | offset=0x92c, range=32 |
| Mu_seq4_1_conv2_0_1              | m_axi_gmem                                       | interface |          |                        |
| Mu_seq4_1_conv2_0_1              | s_axi_control Mu_seq4_1_conv2_0_1_1              | register  | offset   | offset=0x934, range=32 |
| Mu_seq4_1_conv2_0_1              | s_axi_control Mu_seq4_1_conv2_0_1_2              | register  | offset   | offset=0x938, range=32 |
| Mu_seq4_1_conv2_1                | m_axi_gmem                                       | interface |          |                        |
| Mu_seq4_1_conv2_1                | s_axi_control Mu_seq4_1_conv2_1_1                | register  | offset   | offset=0x940, range=32 |
| Mu_seq4_1_conv2_1                | s_axi_control Mu_seq4_1_conv2_1_2                | register  | offset   | offset=0x944, range=32 |
| Var_seq4_0_conv1_0_1             | m_axi_gmem                                       | interface |          |                        |
| Var_seq4_0_conv1_0_1             | s_axi_control Var_seq4_0_conv1_0_1_1             | register  | offset   | offset=0x94c, range=32 |
| Var_seq4_0_conv1_0_1             | s_axi_control Var_seq4_0_conv1_0_1_2             | register  | offset   | offset=0x950, range=32 |
| Var_seq4_0_conv1_1               | m_axi_gmem                                       | interface |          |                        |
| Var_seq4_0_conv1_1               | s_axi_control Var_seq4_0_conv1_1_1               | register  | offset   | offset=0x958, range=32 |
| Var_seq4_0_conv1_1               | s_axi_control Var_seq4_0_conv1_1_2               | register  | offset   | offset=0x95c, range=32 |
| Var_seq4_0_conv2_0_1             | m_axi_gmem                                       | interface |          |                        |
| Var_seq4_0_conv2_0_1             | s_axi_control Var_seq4_0_conv2_0_1_1             | register  | offset   | offset=0x964, range=32 |
| Var_seq4_0_conv2_0_1             | s_axi_control Var_seq4_0_conv2_0_1_2             | register  | offset   | offset=0x968, range=32 |
| Var_seq4_0_conv2_1               | m_axi_gmem                                       | interface |          |                        |
| Var_seq4_0_conv2_1               | s_axi_control Var_seq4_0_conv2_1_1               | register  | offset   | offset=0x970, range=32 |
| Var_seq4_0_conv2_1               | s_axi_control Var_seq4_0_conv2_1_2               | register  | offset   | offset=0x974, range=32 |
| Var_seq4_0_downsample_1          | m_axi_gmem                                       | interface |          |                        |
| Var_seq4_0_downsample_1          | s_axi_control Var_seq4_0_downsample_1_1          | register  | offset   | offset=0x97c, range=32 |
| Var_seq4_0_downsample_1          | s_axi_control Var_seq4_0_downsample_1_2          | register  | offset   | offset=0x980, range=32 |
| Var_seq4_1_conv1_0_1             | m_axi_gmem                                       | interface |          |                        |
| Var_seq4_1_conv1_0_1             | s_axi_control Var_seq4_1_conv1_0_1_1             | register  | offset   | offset=0x988, range=32 |
| Var_seq4_1_conv1_0_1             | s_axi_control Var_seq4_1_conv1_0_1_2             | register  | offset   | offset=0x98c, range=32 |
| Var_seq4_1_conv1_1               | m_axi_gmem                                       | interface |          |                        |
| Var_seq4_1_conv1_1               | s_axi_control Var_seq4_1_conv1_1_1               | register  | offset   | offset=0x994, range=32 |
| Var_seq4_1_conv1_1               | s_axi_control Var_seq4_1_conv1_1_2               | register  | offset   | offset=0x998, range=32 |
| Var_seq4_1_conv2_0_1             | m_axi_gmem                                       | interface |          |                        |
| Var_seq4_1_conv2_0_1             | s_axi_control Var_seq4_1_conv2_0_1_1             | register  | offset   | offset=0x9a0, range=32 |
| Var_seq4_1_conv2_0_1             | s_axi_control Var_seq4_1_conv2_0_1_2             | register  | offset   | offset=0x9a4, range=32 |
| Var_seq4_1_conv2_1               | m_axi_gmem                                       | interface |          |                        |
| Var_seq4_1_conv2_1               | s_axi_control Var_seq4_1_conv2_1_1               | register  | offset   | offset=0x9ac, range=32 |
| Var_seq4_1_conv2_1               | s_axi_control Var_seq4_1_conv2_1_2               | register  | offset   | offset=0x9b0, range=32 |
| Gamma_seq4_0_conv1_0_1           | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq4_0_conv1_0_1           | s_axi_control Gamma_seq4_0_conv1_0_1_1           | register  | offset   | offset=0x9b8, range=32 |
| Gamma_seq4_0_conv1_0_1           | s_axi_control Gamma_seq4_0_conv1_0_1_2           | register  | offset   | offset=0x9bc, range=32 |
| Gamma_seq4_0_conv1_1             | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq4_0_conv1_1             | s_axi_control Gamma_seq4_0_conv1_1_1             | register  | offset   | offset=0x9c4, range=32 |
| Gamma_seq4_0_conv1_1             | s_axi_control Gamma_seq4_0_conv1_1_2             | register  | offset   | offset=0x9c8, range=32 |
| Gamma_seq4_0_conv2_0_1           | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq4_0_conv2_0_1           | s_axi_control Gamma_seq4_0_conv2_0_1_1           | register  | offset   | offset=0x9d0, range=32 |
| Gamma_seq4_0_conv2_0_1           | s_axi_control Gamma_seq4_0_conv2_0_1_2           | register  | offset   | offset=0x9d4, range=32 |
| Gamma_seq4_0_conv2_1             | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq4_0_conv2_1             | s_axi_control Gamma_seq4_0_conv2_1_1             | register  | offset   | offset=0x9dc, range=32 |
| Gamma_seq4_0_conv2_1             | s_axi_control Gamma_seq4_0_conv2_1_2             | register  | offset   | offset=0x9e0, range=32 |
| Gamma_seq4_0_downsample_1        | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq4_0_downsample_1        | s_axi_control Gamma_seq4_0_downsample_1_1        | register  | offset   | offset=0x9e8, range=32 |
| Gamma_seq4_0_downsample_1        | s_axi_control Gamma_seq4_0_downsample_1_2        | register  | offset   | offset=0x9ec, range=32 |
| Gamma_seq4_1_conv1_0_1           | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq4_1_conv1_0_1           | s_axi_control Gamma_seq4_1_conv1_0_1_1           | register  | offset   | offset=0x9f4, range=32 |
| Gamma_seq4_1_conv1_0_1           | s_axi_control Gamma_seq4_1_conv1_0_1_2           | register  | offset   | offset=0x9f8, range=32 |
| Gamma_seq4_1_conv1_1             | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq4_1_conv1_1             | s_axi_control Gamma_seq4_1_conv1_1_1             | register  | offset   | offset=0xa00, range=32 |
| Gamma_seq4_1_conv1_1             | s_axi_control Gamma_seq4_1_conv1_1_2             | register  | offset   | offset=0xa04, range=32 |
| Gamma_seq4_1_conv2_0_1           | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq4_1_conv2_0_1           | s_axi_control Gamma_seq4_1_conv2_0_1_1           | register  | offset   | offset=0xa0c, range=32 |
| Gamma_seq4_1_conv2_0_1           | s_axi_control Gamma_seq4_1_conv2_0_1_2           | register  | offset   | offset=0xa10, range=32 |
| Gamma_seq4_1_conv2_1             | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq4_1_conv2_1             | s_axi_control Gamma_seq4_1_conv2_1_1             | register  | offset   | offset=0xa18, range=32 |
| Gamma_seq4_1_conv2_1             | s_axi_control Gamma_seq4_1_conv2_1_2             | register  | offset   | offset=0xa1c, range=32 |
| Bias_seq4_0_conv1_0_1            | m_axi_gmem                                       | interface |          |                        |
| Bias_seq4_0_conv1_0_1            | s_axi_control Bias_seq4_0_conv1_0_1_1            | register  | offset   | offset=0xa24, range=32 |
| Bias_seq4_0_conv1_0_1            | s_axi_control Bias_seq4_0_conv1_0_1_2            | register  | offset   | offset=0xa28, range=32 |
| Bias_seq4_0_conv1_1              | m_axi_gmem                                       | interface |          |                        |
| Bias_seq4_0_conv1_1              | s_axi_control Bias_seq4_0_conv1_1_1              | register  | offset   | offset=0xa30, range=32 |
| Bias_seq4_0_conv1_1              | s_axi_control Bias_seq4_0_conv1_1_2              | register  | offset   | offset=0xa34, range=32 |
| Bias_seq4_0_conv2_0_1            | m_axi_gmem                                       | interface |          |                        |
| Bias_seq4_0_conv2_0_1            | s_axi_control Bias_seq4_0_conv2_0_1_1            | register  | offset   | offset=0xa3c, range=32 |
| Bias_seq4_0_conv2_0_1            | s_axi_control Bias_seq4_0_conv2_0_1_2            | register  | offset   | offset=0xa40, range=32 |
| Bias_seq4_0_conv2_1              | m_axi_gmem                                       | interface |          |                        |
| Bias_seq4_0_conv2_1              | s_axi_control Bias_seq4_0_conv2_1_1              | register  | offset   | offset=0xa48, range=32 |
| Bias_seq4_0_conv2_1              | s_axi_control Bias_seq4_0_conv2_1_2              | register  | offset   | offset=0xa4c, range=32 |
| Bias_seq4_0_downsample_1         | m_axi_gmem                                       | interface |          |                        |
| Bias_seq4_0_downsample_1         | s_axi_control Bias_seq4_0_downsample_1_1         | register  | offset   | offset=0xa54, range=32 |
| Bias_seq4_0_downsample_1         | s_axi_control Bias_seq4_0_downsample_1_2         | register  | offset   | offset=0xa58, range=32 |
| Bias_seq4_1_conv1_0_1            | m_axi_gmem                                       | interface |          |                        |
| Bias_seq4_1_conv1_0_1            | s_axi_control Bias_seq4_1_conv1_0_1_1            | register  | offset   | offset=0xa60, range=32 |
| Bias_seq4_1_conv1_0_1            | s_axi_control Bias_seq4_1_conv1_0_1_2            | register  | offset   | offset=0xa64, range=32 |
| Bias_seq4_1_conv1_1              | m_axi_gmem                                       | interface |          |                        |
| Bias_seq4_1_conv1_1              | s_axi_control Bias_seq4_1_conv1_1_1              | register  | offset   | offset=0xa6c, range=32 |
| Bias_seq4_1_conv1_1              | s_axi_control Bias_seq4_1_conv1_1_2              | register  | offset   | offset=0xa70, range=32 |
| Bias_seq4_1_conv2_0_1            | m_axi_gmem                                       | interface |          |                        |
| Bias_seq4_1_conv2_0_1            | s_axi_control Bias_seq4_1_conv2_0_1_1            | register  | offset   | offset=0xa78, range=32 |
| Bias_seq4_1_conv2_0_1            | s_axi_control Bias_seq4_1_conv2_0_1_2            | register  | offset   | offset=0xa7c, range=32 |
| Bias_seq4_1_conv2_1              | m_axi_gmem                                       | interface |          |                        |
| Bias_seq4_1_conv2_1              | s_axi_control Bias_seq4_1_conv2_1_1              | register  | offset   | offset=0xa84, range=32 |
| Bias_seq4_1_conv2_1              | s_axi_control Bias_seq4_1_conv2_1_2              | register  | offset   | offset=0xa88, range=32 |
| Kernel_linear                    | m_axi_gmem                                       | interface |          |                        |
| Kernel_linear                    | s_axi_control Kernel_linear_1                    | register  | offset   | offset=0xa90, range=32 |
| Kernel_linear                    | s_axi_control Kernel_linear_2                    | register  | offset   | offset=0xa94, range=32 |
| Kernel_linear_scale              | m_axi_gmem                                       | interface |          |                        |
| Kernel_linear_scale              | s_axi_control Kernel_linear_scale_1              | register  | offset   | offset=0xa9c, range=32 |
| Kernel_linear_scale              | s_axi_control Kernel_linear_scale_2              | register  | offset   | offset=0xaa0, range=32 |
+----------------------------------+--------------------------------------------------+-----------+----------+------------------------+


================================================================
== M_AXI Burst Information
================================================================
* Bursts and Widening Missed
+--------------+---------------------+---------------------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------+
| HW Interface | Variable            | Problem                                                                                                             | Resolution | Location                                                                    |
+--------------+---------------------+---------------------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------+
| m_axi_gmem   | 1                   | Could not widen since the size of type 'i8' is greater than or equal to the max_widen_bitwidth threshold of '0'.    |            | ../../../Users/Paul/Documents/GitHub/23th-project/R2+1D/r2plus1d.cpp:353:23 |
| m_axi_gmem   | Kernel_linear_scale | Could not widen since the size of type 'float' is greater than or equal to the max_widen_bitwidth threshold of '0'. |            | ../../../Users/Paul/Documents/GitHub/23th-project/R2+1D/Linear.cpp:37:26    |
| m_axi_gmem   | Kernel_linear       | Could not widen since the size of type 'i8' is greater than or equal to the max_widen_bitwidth threshold of '0'.    |            | ../../../Users/Paul/Documents/GitHub/23th-project/R2+1D/Linear.cpp:37:26    |
| m_axi_gmem   |                     | Could not burst due to multiple potential reads to the same bundle in the same region.                              | 214-224    | ../../../Users/Paul/Documents/GitHub/23th-project/R2+1D/Linear.cpp:37:26    |
+--------------+---------------------+---------------------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

