Topic, Top Terms
Topic 00, state minimization sequential machines multilevel functions finite testability exact decomposition assignment boolean symbolic optimal combinational testable identification specified procedure approximate
Topic 01, from framework hardware data verification automatic behavioral system-level specifications asynchronous technique generating formal patterns layout rtl cad models layouts abstraction
Topic 02, mapping partitioning technology fpgas fpga placement arrays global local performance-driven incremental area problem reconfigurable minimization clustering gate architecture replication field-programmable
Topic 03, decision application diagrams minimizing identification boolean covering functions clustering general representation binary ordering debugging their its number critical floorplans function
Topic 04, digital microfluidic biochips estimation methodology filters probabilistic switching activity elimination new signal order complexity common filter toward computation fir statistics
Topic 05, device semiconductor new 3-d extraction simulator capacitance discretization numerical structures adaptive two-dimensional element solver equations scheme boundary grid 2-d large-scale
Topic 06, mos effects transport transistor coupled oscillators diffusion including high effect models degradation transistors boundary mosfets formulation small-signal due point interface
Topic 07, dynamic voltage scaling supply technique estimation energy temperature thermal management prediction noise microprocessors fast accurate profile performance aware real-time on-chip
Topic 08, 3-d techniques ics thermal extraction effective via integrated interconnect fast placement reduction capacitance analytical nonlinear sampling statistical computation area substrate
Topic 09, crosstalk interconnects noise interconnect transmission on-chip high-speed coupling lines line hierarchical verification rlc transient models signal constraints coupled under lossy
Topic 10, verification system checking level digital signal functional flow automatic arithmetic formal equivalence new techniques property architectural solutions practical high cad
Topic 11, gate layout cmos programming assignment problem system global matrix linear new sizing asynchronous transistor array selection fast computing cell router
Topic 12, editorial guest evaluation boolean waveform techniques solving relaxation exploiting matching equations atpg satisfiability parallel solution large sat-based acceleration special block
Topic 13, statistical process yield variations performance considering variation estimation parametric integrated reliability under characterization interconnect prediction spatial static defects presence variability
Topic 14, device parallel carlo monte three-dimensional process simulator devices semiconductor two-dimensional numerical models development silicon ion implementation simulations annealing comparison gaas
Topic 15, reduction via nonlinear fast approximation layout interconnect lithography placement order accurate novel decomposition frequency reduced networks domain double enhanced quadratic
Topic 16, scheduling embedded constraints memory performance control heterogeneous distributed multiprocessor architectures on-chip system-on-chip communication under techniques task network partitioning real-time platforms
Topic 17, analog networks compaction symbolic network integrated nonlinear statistical response methods models neural hierarchical mixed layout behavioral large technique structural improvement
Topic 18, clock buffer sizing insertion wire optimal simultaneous skew floorplan network gate tree minimization methodology retiming nets via fast reduction low-power
Topic 19, placement layout cell global router hierarchical channel standard designs assignment area pin floorplanning constraints optimal minimization simulated blocks analytical timing-driven
Topic 20, exploration application space embedded hardware performance high-level processors methodology its software selection automatic processor architectures communication fast parallel instruction pipelining
Topic 21, faults sequential path functional diagnosis synchronous combinational testing pattern cmos sets coverage tests bridging multiple set random critical static single
Topic 22, cmos current models submicron mosfet bipolar integrated deep estimation gates technology applications technologies analytical wiring static digital cad simple accurate
Topic 23, mosfet mos spice switch-level device simulator channel transient fast parameters devices sensitivity its tool compact reliability analog digital chips extraction
Topic 24, scan testing reduction testability bist designs technique multiple time scheme during at-speed new low under control application reducing coverage transition
Topic 25, integrated linear improved analog fast applications robust cellular implementation probabilistic computation macromodeling automata automation generator problems compaction spectral placement methods
Topic 26, tree steiner trees rectilinear problem optimal topological minimization problems construction new minimum multilayer folding generalized graph two graphs search via
Topic 27, high-level register scheduling time concurrent optimizing allocation designs hierarchical signature code dsp reduction self-checking charge transformations registers execution sharing accelerating
Topic 28, arrays built-in error concurrent testing new programmable detection memories memory multilevel pattern self-test systolic pseudorandom multiple enhancement random processor self-repair
Topic 29, data system compression memory management embedded low-power silicon adaptive testing architecture performance paths structure applications through soc energy processors environment
