#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Mon Nov 28 13:30:36 2022
# Process ID: 177005
# Current directory: /home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/synth
# Command line: vivado -mode batch -source synthesize_4.tcl
# Log file: /home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/synth/vivado.log
# Journal file: /home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/synth/vivado.jou
#-----------------------------------------------------------
source synthesize_4.tcl
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/arithmetic_units.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/delay_buffer.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/elastic_components.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/MemCont.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/multipliers.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/mul_wrapper.vhd
# read_verilog  ../sim/VHDL_SRC/LSQ_data.v
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/new_covariance_optimized.vhd
# read_xdc period_4.xdc
# synth_design -top new_covariance -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Command: synth_design -top new_covariance -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 177360 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1979.738 ; gain = 201.531 ; free physical = 35976 ; free virtual = 226535
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'new_covariance' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/new_covariance_optimized.vhd:43]
INFO: [Synth 8-638] synthesizing module 'Const' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1564]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const' (1#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1564]
INFO: [Synth 8-638] synthesizing module 'start_node' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1034]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB' (2#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB' (3#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer' (4#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node' (5#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1034]
INFO: [Synth 8-638] synthesizing module 'branch' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:584]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module '\join ' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'andN' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:24]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN' (6#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:24]
INFO: [Synth 8-256] done synthesizing module '\join ' (7#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:113]
INFO: [Synth 8-638] synthesizing module 'branchSimple' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:553]
INFO: [Synth 8-256] done synthesizing module 'branchSimple' (8#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:553]
INFO: [Synth 8-256] done synthesizing module 'branch' (9#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:584]
INFO: [Synth 8-638] synthesizing module '\fork ' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 7 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN' (10#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-638] synthesizing module 'eagerFork_RegisterBLock' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:623]
INFO: [Synth 8-256] done synthesizing module 'eagerFork_RegisterBLock' (11#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:623]
INFO: [Synth 8-256] done synthesizing module '\fork ' (12#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 6 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized0' (12#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized0' (12#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'mux' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1810]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized0' (12#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'mux' (13#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1810]
INFO: [Synth 8-638] synthesizing module 'merge' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:783]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:783]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1810]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized0' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1810]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:783]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized0' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:783]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized1' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized1' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized1' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized1' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized2' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 9 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized2' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized2' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized2' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized3' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized3' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized3' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized3' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized4' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized4' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized0' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized0' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized1' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized1' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'transpFIFO' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 2 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner' (15#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO' (16#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'zext_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/arithmetic_units.vhd:309]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'zext_op' (17#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/arithmetic_units.vhd:309]
INFO: [Synth 8-638] synthesizing module 'getelementptr_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/arithmetic_units.vhd:1005]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter INPUT_SIZE bound to: 32 - type: integer 
	Parameter OUTPUT_SIZE bound to: 32 - type: integer 
	Parameter CONST_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'join__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'join__parameterized0' (17#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:113]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'getelementptr_op' (18#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/arithmetic_units.vhd:1005]
INFO: [Synth 8-638] synthesizing module 'mc_load_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:583]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mc_load_op' (19#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:583]
INFO: [Synth 8-638] synthesizing module 'add_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/arithmetic_units.vhd:67]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_op' (20#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/arithmetic_units.vhd:67]
INFO: [Synth 8-638] synthesizing module 'icmp_ult_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/arithmetic_units.vhd:827]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'icmp_ult_op' (21#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/arithmetic_units.vhd:827]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:584]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized0' (21#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:584]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized5' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 4 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized4' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized4' (21#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized5' (21#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized6' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 4 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized6' (21#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 2 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized0' (21#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized0' (21#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'shl_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/arithmetic_units.vhd:342]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shl_op' (22#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/arithmetic_units.vhd:342]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized1' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:783]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized1' (22#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:783]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized1' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized1' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized1' (22#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized1' (22#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'sub_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/arithmetic_units.vhd:107]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sub_op' (23#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/arithmetic_units.vhd:107]
INFO: [Synth 8-638] synthesizing module 'lsq_store_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:2033]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lsq_store_op' (24#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:2033]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized7' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 5 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized5' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized5' (24#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized7' (24#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized2' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized2' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 9 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized2' (24#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized2' (24#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized3' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized3' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 10 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized3' (24#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized3' (24#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'lsq_load_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1987]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lsq_load_op' (25#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1987]
INFO: [Synth 8-638] synthesizing module 'mul_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/mul_wrapper.vhd:26]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mul_4_stage' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:23]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mul_4_stage' (26#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:23]
INFO: [Synth 8-638] synthesizing module 'delay_buffer' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/delay_buffer.vhd:16]
	Parameter SIZE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay_buffer' (27#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/delay_buffer.vhd:16]
WARNING: [Synth 8-3848] Net oehb_datain in module/entity mul_op does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/mul_wrapper.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'mul_op' (28#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/mul_wrapper.vhd:26]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized8' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 7 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized8' (28#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized9' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 5 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized9' (28#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'mc_store_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:686]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mc_store_op' (29#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:686]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized4' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized4' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 10 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized4' (29#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized4' (29#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'nontranspFifo' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1357]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nontranspFifo' (30#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1357]
INFO: [Synth 8-638] synthesizing module 'ret_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/arithmetic_units.vhd:24]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ret_op' (31#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/arithmetic_units.vhd:24]
INFO: [Synth 8-638] synthesizing module 'sink' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1105]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink' (32#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1105]
INFO: [Synth 8-3491] module 'LSQ_data' declared at '/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/LSQ_data.v:44017' bound to instance 'c_LSQ_data' of component 'LSQ_data' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/new_covariance_optimized.vhd:9292]
INFO: [Synth 8-6157] synthesizing module 'LSQ_data' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/LSQ_data.v:44017]
INFO: [Synth 8-6157] synthesizing module 'STORE_QUEUE_LSQ_data' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/LSQ_data.v:1]
INFO: [Synth 8-6155] done synthesizing module 'STORE_QUEUE_LSQ_data' (33#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/LSQ_data.v:1]
INFO: [Synth 8-6157] synthesizing module 'LOAD_QUEUE_LSQ_data' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/LSQ_data.v:9077]
INFO: [Synth 8-6155] done synthesizing module 'LOAD_QUEUE_LSQ_data' (34#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/LSQ_data.v:9077]
INFO: [Synth 8-6157] synthesizing module 'GROUP_ALLOCATOR_LSQ_data' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/LSQ_data.v:43623]
INFO: [Synth 8-6155] done synthesizing module 'GROUP_ALLOCATOR_LSQ_data' (35#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/LSQ_data.v:43623]
INFO: [Synth 8-6157] synthesizing module 'LOAD_PORT_LSQ_data' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/LSQ_data.v:43826]
INFO: [Synth 8-6155] done synthesizing module 'LOAD_PORT_LSQ_data' (36#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/LSQ_data.v:43826]
INFO: [Synth 8-6157] synthesizing module 'STORE_DATA_PORT_LSQ_data' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/LSQ_data.v:43926]
INFO: [Synth 8-6155] done synthesizing module 'STORE_DATA_PORT_LSQ_data' (37#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/LSQ_data.v:43926]
INFO: [Synth 8-6155] done synthesizing module 'LSQ_data' (38#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/LSQ_data.v:44017]
INFO: [Synth 8-638] synthesizing module 'MemCont' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:753]
	Parameter DATA_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter BB_COUNT bound to: 1 - type: integer 
	Parameter LOAD_COUNT bound to: 3 - type: integer 
	Parameter STORE_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_memory_arbiter' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:202]
	Parameter ARBITER_SIZE bound to: 3 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_priority' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:17]
	Parameter ARBITER_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_priority' (39#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:17]
INFO: [Synth 8-638] synthesizing module 'read_address_mux' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:52]
	Parameter ARBITER_SIZE bound to: 3 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_mux' (40#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:52]
INFO: [Synth 8-638] synthesizing module 'read_address_ready' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:86]
	Parameter ARBITER_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_ready' (41#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:86]
INFO: [Synth 8-638] synthesizing module 'read_data_signals' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:116]
	Parameter ARBITER_SIZE bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_data_signals' (42#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'read_memory_arbiter' (43#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:202]
INFO: [Synth 8-638] synthesizing module 'write_memory_arbiter' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:464]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'write_priority' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:287]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_priority' (44#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:287]
INFO: [Synth 8-638] synthesizing module 'write_address_mux' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:326]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_mux' (45#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:326]
INFO: [Synth 8-638] synthesizing module 'write_address_ready' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:362]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_ready' (46#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:362]
INFO: [Synth 8-638] synthesizing module 'write_data_signals' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:396]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_data_signals' (47#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:396]
INFO: [Synth 8-256] done synthesizing module 'write_memory_arbiter' (48#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:464]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:814]
INFO: [Synth 8-256] done synthesizing module 'MemCont' (49#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:753]
INFO: [Synth 8-638] synthesizing module 'MemCont__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:753]
	Parameter DATA_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter BB_COUNT bound to: 1 - type: integer 
	Parameter LOAD_COUNT bound to: 1 - type: integer 
	Parameter STORE_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_memory_arbiter__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:202]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_priority__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:17]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_priority__parameterized0' (49#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:17]
INFO: [Synth 8-638] synthesizing module 'read_address_mux__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:52]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_mux__parameterized0' (49#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:52]
INFO: [Synth 8-638] synthesizing module 'read_address_ready__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:86]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_ready__parameterized0' (49#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:86]
INFO: [Synth 8-638] synthesizing module 'read_data_signals__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:116]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_data_signals__parameterized0' (49#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'read_memory_arbiter__parameterized0' (49#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:202]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:814]
INFO: [Synth 8-256] done synthesizing module 'MemCont__parameterized0' (49#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:753]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1105]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized0' (49#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1105]
INFO: [Synth 8-638] synthesizing module 'end_node' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:481]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter MEM_INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'andN__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:24]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN__parameterized0' (49#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:24]
WARNING: [Synth 8-3848] Net eReadyArray in module/entity end_node does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:477]
INFO: [Synth 8-256] done synthesizing module 'end_node' (50#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:481]
WARNING: [Synth 8-3848] Net data_we1 in module/entity new_covariance does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/new_covariance_optimized.vhd:28]
WARNING: [Synth 8-3848] Net data_dout1 in module/entity new_covariance does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/new_covariance_optimized.vhd:29]
WARNING: [Synth 8-3848] Net cov_we1 in module/entity new_covariance does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/new_covariance_optimized.vhd:38]
WARNING: [Synth 8-3848] Net cov_dout1 in module/entity new_covariance does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/new_covariance_optimized.vhd:39]
WARNING: [Synth 8-3848] Net start_0_dataInArray_0 in module/entity new_covariance does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/new_covariance_optimized.vhd:56]
WARNING: [Synth 8-3848] Net MC_cov_pValidArray_3 in module/entity new_covariance does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/new_covariance_optimized.vhd:3213]
WARNING: [Synth 8-3848] Net MC_cov_dataInArray_3 in module/entity new_covariance does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/new_covariance_optimized.vhd:3209]
WARNING: [Synth 8-3848] Net MC_cov_nReadyArray_1 in module/entity new_covariance does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/new_covariance_optimized.vhd:3221]
INFO: [Synth 8-256] done synthesizing module 'new_covariance' (51#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/new_covariance_optimized.vhd:43]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[2]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[1]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[0]
WARNING: [Synth 8-3331] design end_node has unconnected port clk
WARNING: [Synth 8-3331] design end_node has unconnected port rst
WARNING: [Synth 8-3331] design sink has unconnected port clk
WARNING: [Synth 8-3331] design sink has unconnected port rst
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][0]
WARNING: [Synth 8-3331] design sink has unconnected port pValidArray[0]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][31]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][30]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][29]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][28]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][27]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][26]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][25]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][24]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][23]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][22]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][21]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][20]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][19]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][18]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][17]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][16]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][15]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][14]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][13]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][12]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][11]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][10]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][9]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][8]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][7]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][6]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][5]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][4]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][3]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][2]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][1]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][0]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port pValidArray[0]
WARNING: [Synth 8-3331] design MemCont__parameterized0 has unconnected port io_Empty_Ready
WARNING: [Synth 8-3331] design MemCont__parameterized0 has unconnected port io_wrDataPorts_valid[0]
WARNING: [Synth 8-3331] design MemCont has unconnected port io_Empty_Ready
WARNING: [Synth 8-3331] design MemCont has unconnected port io_wrDataPorts_valid[0]
WARNING: [Synth 8-3331] design branch__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design branch__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design branch has unconnected port clk
WARNING: [Synth 8-3331] design branch has unconnected port rst
WARNING: [Synth 8-3331] design icmp_ult_op has unconnected port clk
WARNING: [Synth 8-3331] design icmp_ult_op has unconnected port rst
WARNING: [Synth 8-3331] design Const has unconnected port clk
WARNING: [Synth 8-3331] design Const has unconnected port rst
WARNING: [Synth 8-3331] design add_op has unconnected port clk
WARNING: [Synth 8-3331] design add_op has unconnected port rst
WARNING: [Synth 8-3331] design mc_store_op has unconnected port clk
WARNING: [Synth 8-3331] design mc_store_op has unconnected port rst
WARNING: [Synth 8-3331] design mc_store_op has unconnected port nReadyArray[1]
WARNING: [Synth 8-3331] design getelementptr_op has unconnected port clk
WARNING: [Synth 8-3331] design getelementptr_op has unconnected port rst
WARNING: [Synth 8-3331] design getelementptr_op has unconnected port pValidArray[2]
WARNING: [Synth 8-3331] design zext_op has unconnected port clk
WARNING: [Synth 8-3331] design zext_op has unconnected port rst
WARNING: [Synth 8-3331] design shl_op has unconnected port clk
WARNING: [Synth 8-3331] design shl_op has unconnected port rst
WARNING: [Synth 8-3331] design shl_op has unconnected port dataInArray[1][31]
WARNING: [Synth 8-3331] design lsq_load_op has unconnected port rst
WARNING: [Synth 8-3331] design lsq_load_op has unconnected port clk
WARNING: [Synth 8-3331] design lsq_store_op has unconnected port rst
WARNING: [Synth 8-3331] design lsq_store_op has unconnected port clk
WARNING: [Synth 8-3331] design sub_op has unconnected port clk
WARNING: [Synth 8-3331] design sub_op has unconnected port rst
WARNING: [Synth 8-3331] design new_covariance has unconnected port data_we1
WARNING: [Synth 8-3331] design new_covariance has unconnected port data_dout1[31]
WARNING: [Synth 8-3331] design new_covariance has unconnected port data_dout1[30]
WARNING: [Synth 8-3331] design new_covariance has unconnected port data_dout1[29]
WARNING: [Synth 8-3331] design new_covariance has unconnected port data_dout1[28]
WARNING: [Synth 8-3331] design new_covariance has unconnected port data_dout1[27]
WARNING: [Synth 8-3331] design new_covariance has unconnected port data_dout1[26]
WARNING: [Synth 8-3331] design new_covariance has unconnected port data_dout1[25]
WARNING: [Synth 8-3331] design new_covariance has unconnected port data_dout1[24]
WARNING: [Synth 8-3331] design new_covariance has unconnected port data_dout1[23]
WARNING: [Synth 8-3331] design new_covariance has unconnected port data_dout1[22]
WARNING: [Synth 8-3331] design new_covariance has unconnected port data_dout1[21]
WARNING: [Synth 8-3331] design new_covariance has unconnected port data_dout1[20]
WARNING: [Synth 8-3331] design new_covariance has unconnected port data_dout1[19]
WARNING: [Synth 8-3331] design new_covariance has unconnected port data_dout1[18]
WARNING: [Synth 8-3331] design new_covariance has unconnected port data_dout1[17]
WARNING: [Synth 8-3331] design new_covariance has unconnected port data_dout1[16]
WARNING: [Synth 8-3331] design new_covariance has unconnected port data_dout1[15]
WARNING: [Synth 8-3331] design new_covariance has unconnected port data_dout1[14]
WARNING: [Synth 8-3331] design new_covariance has unconnected port data_dout1[13]
WARNING: [Synth 8-3331] design new_covariance has unconnected port data_dout1[12]
WARNING: [Synth 8-3331] design new_covariance has unconnected port data_dout1[11]
WARNING: [Synth 8-3331] design new_covariance has unconnected port data_dout1[10]
WARNING: [Synth 8-3331] design new_covariance has unconnected port data_dout1[9]
WARNING: [Synth 8-3331] design new_covariance has unconnected port data_dout1[8]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 2290.516 ; gain = 512.309 ; free physical = 35826 ; free virtual = 226391
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 2299.414 ; gain = 521.207 ; free physical = 35862 ; free virtual = 226426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 2299.414 ; gain = 521.207 ; free physical = 35862 ; free virtual = 226426
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2299.414 ; gain = 0.000 ; free physical = 35799 ; free virtual = 226364
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/synth/period_4.xdc]
Finished Parsing XDC File [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/synth/period_4.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2455.254 ; gain = 0.000 ; free physical = 35672 ; free virtual = 226237
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2455.254 ; gain = 0.000 ; free physical = 35665 ; free virtual = 226230
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:40 . Memory (MB): peak = 2455.254 ; gain = 677.047 ; free physical = 36037 ; free virtual = 226504
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:40 . Memory (MB): peak = 2455.254 ; gain = 677.047 ; free physical = 36036 ; free virtual = 226504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:40 . Memory (MB): peak = 2455.254 ; gain = 677.047 ; free physical = 36040 ; free virtual = 226507
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "p_141_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_139_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_137_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_135_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_133_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_131_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_129_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_127_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_125_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_123_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_121_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_119_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_117_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_115_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_113_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_143_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_141_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_139_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_137_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_135_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_133_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_131_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_129_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_127_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_125_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_123_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_121_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_119_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_117_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_115_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_113_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_143_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/LSQ_data.v:43916]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/LSQ_data.v:44007]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:44 ; elapsed = 00:00:55 . Memory (MB): peak = 2455.254 ; gain = 677.047 ; free physical = 36654 ; free virtual = 227128
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |LOAD_QUEUE_LSQ_data__GB0 |           1|     29598|
|2     |LOAD_QUEUE_LSQ_data__GB1 |           1|     39450|
|3     |LOAD_QUEUE_LSQ_data__GB2 |           1|     26771|
|4     |LSQ_data__GC0            |           1|     13313|
|5     |new_covariance__GCB0     |           1|     27786|
|6     |new_covariance__GCB1     |           1|      7133|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 13    
	   3 Input     32 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 66    
	   3 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 16    
	   3 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 20    
	   2 Input      1 Bit       Adders := 10    
+---Registers : 
	               32 Bit    Registers := 152   
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 43    
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1134  
+---Multipliers : 
	                32x32  Multipliers := 6     
+---RAMs : 
	              320 Bit         RAMs := 1     
	              288 Bit         RAMs := 3     
	               96 Bit         RAMs := 5     
	               64 Bit         RAMs := 4     
	               10 Bit         RAMs := 1     
	                2 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 16    
	   2 Input     32 Bit        Muxes := 148   
	   2 Input     16 Bit        Muxes := 640   
	  17 Input     16 Bit        Muxes := 112   
	   2 Input      5 Bit        Muxes := 2     
	  15 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 735   
	  15 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LOAD_QUEUE_LSQ_data 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 31    
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 48    
	                4 Bit    Registers := 19    
	                1 Bit    Registers := 688   
+---Muxes : 
	   2 Input    512 Bit        Muxes := 16    
	   2 Input     32 Bit        Muxes := 35    
	   2 Input     16 Bit        Muxes := 608   
	  17 Input     16 Bit        Muxes := 80    
	  15 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 400   
	  15 Input      1 Bit        Muxes := 16    
Module STORE_QUEUE_LSQ_data 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 31    
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 32    
	                4 Bit    Registers := 19    
	                1 Bit    Registers := 96    
+---Muxes : 
	  17 Input     16 Bit        Muxes := 32    
	   2 Input     16 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 95    
Module GROUP_ALLOCATOR_LSQ_data 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
Module LOAD_PORT_LSQ_data__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module LOAD_PORT_LSQ_data 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module STORE_DATA_PORT_LSQ_data__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module STORE_DATA_PORT_LSQ_data 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module start_node 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module andN__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__140 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__139 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__138 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__137 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__136 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__135 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__134 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module merge__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module andN__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module TEHB__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__109 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__108 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__107 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__133 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__132 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__131 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__130 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__129 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__128 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__127 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__126 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__125 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized3__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized3__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module elasticFifoInner 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	                2 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module merge__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module andN__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized3__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__47 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module getelementptr_op__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module read_address_mux__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_data_signals__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module write_address_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module write_data_signals 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MemCont__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module merge__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module andN__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module read_address_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module read_data_signals 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 3     
Module write_address_mux__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module write_data_signals__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MemCont 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module andN__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized3__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized3__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized3__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized5__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__101 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__100 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__99 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__98 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__97 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized4__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized3__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__90 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__89 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module elasticFifoInner__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	               96 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elasticFifoInner__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	               96 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module andN__43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized3__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized4__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module elasticFifoInner__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized3__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__92 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__91 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__parameterized0__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module merge__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module andN__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module TEHB__parameterized0__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__112 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__111 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__110 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__115 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__114 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__113 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized5__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__106 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__105 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__104 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__103 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__102 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized3__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module elasticFifoInner__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized3__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__94 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__93 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module merge__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module andN__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux__parameterized0__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module TEHB__parameterized0__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge__parameterized0__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized3__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__118 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__117 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__116 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized1__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__121 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__120 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__119 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized1__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__124 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__123 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__122 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized3__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__96 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__95 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module elasticFifoInner__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	              288 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module elasticFifoInner__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	               10 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__48 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module getelementptr_op__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module andN__49 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module getelementptr_op__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module andN__50 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mul_4_stage 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module delay_buffer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module OEHB__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module andN__44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__45 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module merge__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module andN__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux__parameterized0__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module andN__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge__parameterized0__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized3__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized3__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized3__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized5__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized3__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module elasticFifoInner__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	              288 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized2__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elasticFifoInner__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	              288 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module andN__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module getelementptr_op__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module andN__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__46 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized3__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized5__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module elasticFifoInner__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	              320 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elasticFifoInner__parameterized1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	               96 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module andN__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module merge 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module andN__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized3__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized4__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module elasticFifoInner__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	               96 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__40 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module orN__parameterized3__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__157 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__156 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized3__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__159 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__158 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__58 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__35 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__51 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sub_op 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
Module TEHB__parameterized0__39 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__38 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elasticFifoInner__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	               96 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__55 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module elasticFifoInner__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elasticFifoInner__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__parameterized0__41 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__42 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__34 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module orN__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__153 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__154 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__155 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized4__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__149 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__150 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__151 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__152 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized3__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__161 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__160 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__143 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__144 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__145 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__146 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__147 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__148 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized3__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__163 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__162 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__141 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__142 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__59 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__60 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__33 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__57 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module TEHB__parameterized0__36 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__54 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__56 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__53 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module TEHB__parameterized0__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__52 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module getelementptr_op 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module TEHB__parameterized0__37 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design LSQ_data__GC0 has port io_bbNumLoads[0] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_2_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_3_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_4_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_5_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_6_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_7_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_8_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_9_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_10_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_11_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_12_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_13_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_14_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_15_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_0_reg)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element mul_44/multiply_unit/q0_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_44/multiply_unit/q0_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_44/multiply_unit/q1_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element mul_44/multiply_unit/q2_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:44]
DSP Report: Generating DSP mul_44/multiply_unit/q0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_44/multiply_unit/q0_reg is absorbed into DSP mul_44/multiply_unit/q0_reg.
DSP Report: register mul_44/multiply_unit/q0_reg is absorbed into DSP mul_44/multiply_unit/q0_reg.
DSP Report: register mul_44/multiply_unit/q0_reg is absorbed into DSP mul_44/multiply_unit/q0_reg.
DSP Report: operator mul_44/multiply_unit/mul is absorbed into DSP mul_44/multiply_unit/q0_reg.
DSP Report: operator mul_44/multiply_unit/mul is absorbed into DSP mul_44/multiply_unit/q0_reg.
DSP Report: Generating DSP mul_44/multiply_unit/q1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register mul_44/multiply_unit/q1_reg is absorbed into DSP mul_44/multiply_unit/q1_reg.
DSP Report: register mul_44/multiply_unit/q1_reg is absorbed into DSP mul_44/multiply_unit/q1_reg.
DSP Report: register mul_44/multiply_unit/q0_reg is absorbed into DSP mul_44/multiply_unit/q1_reg.
DSP Report: operator mul_44/multiply_unit/mul is absorbed into DSP mul_44/multiply_unit/q1_reg.
DSP Report: operator mul_44/multiply_unit/mul is absorbed into DSP mul_44/multiply_unit/q1_reg.
DSP Report: Generating DSP mul_44/multiply_unit/q2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mul_44/multiply_unit/q0_reg is absorbed into DSP mul_44/multiply_unit/q2_reg.
DSP Report: register mul_44/multiply_unit/q2_reg is absorbed into DSP mul_44/multiply_unit/q2_reg.
DSP Report: register mul_44/multiply_unit/q0_reg is absorbed into DSP mul_44/multiply_unit/q2_reg.
DSP Report: register mul_44/multiply_unit/q2_reg is absorbed into DSP mul_44/multiply_unit/q2_reg.
DSP Report: register mul_44/multiply_unit/q1_reg is absorbed into DSP mul_44/multiply_unit/q2_reg.
DSP Report: operator mul_44/multiply_unit/mul is absorbed into DSP mul_44/multiply_unit/q2_reg.
DSP Report: operator mul_44/multiply_unit/mul is absorbed into DSP mul_44/multiply_unit/q2_reg.
INFO: [Synth 8-3886] merging instance 'Buffer_28/fifo/Head_reg_rep[0]' (FDRE) to 'Buffer_28/fifo/Head_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_28/fifo/Head_reg_rep[1]' (FDRE) to 'Buffer_28/fifo/Head_reg[1]'
INFO: [Synth 8-3886] merging instance 'Buffer_28/fifo/Head_reg_rep[2]' (FDRE) to 'Buffer_28/fifo/Head_reg[2]'
INFO: [Synth 8-3886] merging instance 'Buffer_28/fifo/Head_reg_rep[3]' (FDRE) to 'Buffer_28/fifo/Head_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\start_0/startBuff/tehb1/data_reg_reg[0] )
INFO: [Synth 8-3886] merging instance 'Buffer_42/tehb/data_reg_reg[4]' (FDCE) to 'Buffer_42/tehb/data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'Buffer_42/tehb/data_reg_reg[5]' (FDCE) to 'Buffer_42/tehb/data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'Buffer_42/tehb/data_reg_reg[2]' (FDCE) to 'Buffer_42/tehb/data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'Buffer_42/tehb/data_reg_reg[3]' (FDCE) to 'Buffer_42/tehb/data_reg_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Buffer_42/\tehb/data_reg_reg[1] )
INFO: [Synth 8-3886] merging instance 'Buffer_39/fifo/Head_reg_rep[0]' (FDRE) to 'Buffer_39/fifo/Head_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_39/fifo/Head_reg_rep[1]' (FDRE) to 'Buffer_39/fifo/Head_reg[1]'
INFO: [Synth 8-3886] merging instance 'Buffer_39/fifo/Head_reg_rep[2]' (FDRE) to 'Buffer_39/fifo/Head_reg[2]'
INFO: [Synth 8-3886] merging instance 'Buffer_39/fifo/Head_reg_rep[3]' (FDRE) to 'Buffer_39/fifo/Head_reg[3]'
INFO: [Synth 8-3886] merging instance 'phi_n74/tehb1/data_reg_reg[4]' (FDCE) to 'phi_n74/tehb1/data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'phi_n74/tehb1/data_reg_reg[5]' (FDCE) to 'phi_n74/tehb1/data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'phi_n74/tehb1/data_reg_reg[2]' (FDCE) to 'phi_n74/tehb1/data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'phi_n74/tehb1/data_reg_reg[3]' (FDCE) to 'phi_n74/tehb1/data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'phi_n71/tehb1/data_reg_reg[4]' (FDCE) to 'phi_n71/tehb1/data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'phi_n71/tehb1/data_reg_reg[5]' (FDCE) to 'phi_n71/tehb1/data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'phi_n71/tehb1/data_reg_reg[2]' (FDCE) to 'phi_n71/tehb1/data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'phi_n71/tehb1/data_reg_reg[3]' (FDCE) to 'phi_n71/tehb1/data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'Buffer_41/fifo/Head_reg_rep[0]' (FDRE) to 'Buffer_41/fifo/Head_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_41/fifo/Head_reg_rep[1]' (FDRE) to 'Buffer_41/fifo/Head_reg[1]'
INFO: [Synth 8-3886] merging instance 'Buffer_41/fifo/Head_reg_rep[2]' (FDRE) to 'Buffer_41/fifo/Head_reg[2]'
INFO: [Synth 8-3886] merging instance 'Buffer_41/fifo/Head_reg_rep[3]' (FDRE) to 'Buffer_41/fifo/Head_reg[3]'
INFO: [Synth 8-3886] merging instance 'Buffer_38/fifo/Head_reg_rep[0]' (FDRE) to 'Buffer_38/fifo/Head_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_38/fifo/Head_reg_rep[1]' (FDRE) to 'Buffer_38/fifo/Head_reg[1]'
INFO: [Synth 8-3886] merging instance 'Buffer_38/fifo/Head_reg_rep[2]' (FDRE) to 'Buffer_38/fifo/Head_reg[2]'
INFO: [Synth 8-3886] merging instance 'Buffer_38/fifo/Head_reg_rep[3]' (FDRE) to 'Buffer_38/fifo/Head_reg[3]'
INFO: [Synth 8-3886] merging instance 'forkC_32/generateBlocks[3].regblock/reg_value_reg' (FDP) to 'forkC_32/generateBlocks[4].regblock/reg_value_reg'
INFO: [Synth 8-3886] merging instance 'Buffer_31/fifo/Head_reg_rep[2]' (FDRE) to 'Buffer_31/fifo/Head_reg[2]'
INFO: [Synth 8-3886] merging instance 'Buffer_31/fifo/Head_reg_rep[1]' (FDRE) to 'Buffer_31/fifo/Head_reg[1]'
INFO: [Synth 8-3886] merging instance 'Buffer_31/fifo/Head_reg_rep[0]' (FDRE) to 'Buffer_31/fifo/Head_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_31/fifo/Head_reg_rep[3]' (FDRE) to 'Buffer_31/fifo/Head_reg[3]'
INFO: [Synth 8-3886] merging instance 'forkC_31/generateBlocks[7].regblock/reg_value_reg' (FDP) to 'forkC_31/generateBlocks[8].regblock/reg_value_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\phiC_12/tehb1/full_reg_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:14 ; elapsed = 00:01:47 . Memory (MB): peak = 2455.254 ; gain = 677.047 ; free physical = 34385 ; free virtual = 224898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+---------------+---------------------------+-----------+----------------------+---------------+
|Module Name    | RTL Object                | Inference | Size (Depth x Width) | Primitives    | 
+---------------+---------------------------+-----------+----------------------+---------------+
|Buffer_18      | fifo/Memory_reg           | Implied   | 4 x 32               | RAM32M x 6	   | 
|Buffer_19      | fifo/Memory_reg           | Implied   | 4 x 32               | RAM32M x 6	   | 
|Buffer_21      | fifo/Memory_reg           | Implied   | 2 x 32               | RAM32M x 6	   | 
|Buffer_26      | fifo/Memory_reg           | Implied   | 2 x 32               | RAM32M x 6	   | 
|Buffer_28      | fifo/Memory_reg           | Implied   | 16 x 32              | RAM32M x 6	   | 
|Buffer_38      | fifo/Memory_reg           | Implied   | 16 x 32              | RAM32M x 6	   | 
|Buffer_39      | fifo/Memory_reg           | Implied   | 16 x 32              | RAM32M x 6	   | 
|Buffer_41      | fifo/Memory_reg           | Implied   | 16 x 32              | RAM32M x 6	   | 
|Buffer_42      | fifo/Memory_reg           | Implied   | 4 x 32               | RAM32M x 6	   | 
|Buffer_43      | fifo/Memory_reg           | Implied   | 4 x 32               | RAM32M x 6	   | 
|new_covariance | Buffer_11/fifo/Memory_reg | Implied   | 4 x 31               | RAM32M x 6	   | 
|new_covariance | Buffer_10/fifo/Memory_reg | Implied   | 2 x 1                | RAM16X1D x 1	 | 
|new_covariance | Buffer_9/fifo/Memory_reg  | Implied   | 2 x 1                | RAM16X1D x 1	 | 
+---------------+---------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+---------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name          | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|new_covariance__GCB0 | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|new_covariance__GCB0 | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|new_covariance__GCB0 | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
+---------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |LOAD_QUEUE_LSQ_data__GB0 |           1|     20341|
|2     |LOAD_QUEUE_LSQ_data__GB1 |           1|     23851|
|3     |LOAD_QUEUE_LSQ_data__GB2 |           1|     28288|
|4     |LSQ_data__GC0            |           1|      5582|
|5     |new_covariance__GCB0     |           1|      8187|
|6     |new_covariance__GCB1     |           1|      3062|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:22 ; elapsed = 00:02:00 . Memory (MB): peak = 2455.254 ; gain = 677.047 ; free physical = 34257 ; free virtual = 224802
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\tail_reg[0] )
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:30 ; elapsed = 00:02:08 . Memory (MB): peak = 2455.254 ; gain = 677.047 ; free physical = 34381 ; free virtual = 224815
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+---------------+---------------------------+-----------+----------------------+---------------+
|Module Name    | RTL Object                | Inference | Size (Depth x Width) | Primitives    | 
+---------------+---------------------------+-----------+----------------------+---------------+
|Buffer_18      | fifo/Memory_reg           | Implied   | 4 x 32               | RAM32M x 6	   | 
|Buffer_19      | fifo/Memory_reg           | Implied   | 4 x 32               | RAM32M x 6	   | 
|Buffer_21      | fifo/Memory_reg           | Implied   | 2 x 32               | RAM32M x 6	   | 
|Buffer_26      | fifo/Memory_reg           | Implied   | 2 x 32               | RAM32M x 6	   | 
|Buffer_28      | fifo/Memory_reg           | Implied   | 16 x 32              | RAM32M x 6	   | 
|Buffer_38      | fifo/Memory_reg           | Implied   | 16 x 32              | RAM32M x 6	   | 
|Buffer_39      | fifo/Memory_reg           | Implied   | 16 x 32              | RAM32M x 6	   | 
|Buffer_41      | fifo/Memory_reg           | Implied   | 16 x 32              | RAM32M x 6	   | 
|Buffer_42      | fifo/Memory_reg           | Implied   | 4 x 32               | RAM32M x 6	   | 
|Buffer_43      | fifo/Memory_reg           | Implied   | 4 x 32               | RAM32M x 6	   | 
|new_covariance | Buffer_11/fifo/Memory_reg | Implied   | 4 x 31               | RAM32M x 6	   | 
|new_covariance | Buffer_10/fifo/Memory_reg | Implied   | 2 x 1                | RAM16X1D x 1	 | 
|new_covariance | Buffer_9/fifo/Memory_reg  | Implied   | 2 x 1                | RAM16X1D x 1	 | 
+---------------+---------------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |LOAD_QUEUE_LSQ_data__GB0 |           1|     19573|
|2     |LOAD_QUEUE_LSQ_data__GB1 |           1|     22435|
|3     |LOAD_QUEUE_LSQ_data__GB2 |           1|     28032|
|4     |LSQ_data__GC0            |           1|      5565|
|5     |new_covariance__GCB0     |           1|      8085|
|6     |new_covariance__GCB1     |           1|      3062|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:34 ; elapsed = 00:02:26 . Memory (MB): peak = 2455.254 ; gain = 677.047 ; free physical = 35560 ; free virtual = 225994
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |LOAD_QUEUE_LSQ_data__GB0 |           1|      5510|
|2     |LOAD_QUEUE_LSQ_data__GB1 |           1|      7531|
|3     |LOAD_QUEUE_LSQ_data__GB2 |           1|      9750|
|4     |LSQ_data__GC0            |           1|      2623|
|5     |new_covariance__GCB0     |           1|      4069|
|6     |new_covariance__GCB1     |           1|      1522|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:40 ; elapsed = 00:02:33 . Memory (MB): peak = 2455.254 ; gain = 677.047 ; free physical = 35529 ; free virtual = 225987
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:41 ; elapsed = 00:02:33 . Memory (MB): peak = 2455.254 ; gain = 677.047 ; free physical = 35525 ; free virtual = 225983
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:43 ; elapsed = 00:02:36 . Memory (MB): peak = 2455.254 ; gain = 677.047 ; free physical = 35529 ; free virtual = 225987
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:44 ; elapsed = 00:02:36 . Memory (MB): peak = 2455.254 ; gain = 677.047 ; free physical = 35523 ; free virtual = 225981
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:46 ; elapsed = 00:02:38 . Memory (MB): peak = 2455.254 ; gain = 677.047 ; free physical = 35530 ; free virtual = 225988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:46 ; elapsed = 00:02:38 . Memory (MB): peak = 2455.254 ; gain = 677.047 ; free physical = 35530 ; free virtual = 225988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |  1000|
|2     |DSP48E1_3 |     1|
|3     |DSP48E1_4 |     1|
|4     |DSP48E1_5 |     1|
|5     |LUT1      |    26|
|6     |LUT2      |  1354|
|7     |LUT3      |  1194|
|8     |LUT4      |  5858|
|9     |LUT5      |  4939|
|10    |LUT6      |  9520|
|11    |MUXF7     |  1271|
|12    |MUXF8     |   102|
|13    |RAM16X1D  |     2|
|14    |RAM32M    |    17|
|15    |FDCE      |  1719|
|16    |FDPE      |   151|
|17    |FDRE      |  3801|
+------+----------+------+

Report Instance Areas: 
+------+---------------------------------+-------------------------------------+------+
|      |Instance                         |Module                               |Cells |
+------+---------------------------------+-------------------------------------+------+
|1     |top                              |                                     | 30957|
|2     |  Buffer_18                      |transpFIFO__parameterized1_4         |    16|
|3     |    fifo                         |elasticFifoInner__parameterized1_399 |    16|
|4     |  Buffer_1                       |elasticBuffer__parameterized0        |   100|
|5     |    oehb1                        |OEHB__parameterized0_412             |    34|
|6     |    tehb1                        |TEHB__parameterized0_413             |    66|
|7     |  Buffer_10                      |transpFIFO__parameterized0           |    13|
|8     |    fifo                         |elasticFifoInner__parameterized0_411 |    13|
|9     |  Buffer_11                      |transpFIFO__parameterized1           |   110|
|10    |    fifo                         |elasticFifoInner__parameterized1_410 |   110|
|11    |  Buffer_12                      |elasticBuffer__parameterized0_0      |   135|
|12    |    oehb1                        |OEHB__parameterized0_408             |    69|
|13    |    tehb1                        |TEHB__parameterized0_409             |    66|
|14    |  Buffer_13                      |elasticBuffer__parameterized0_1      |   136|
|15    |    oehb1                        |OEHB__parameterized0_406             |    71|
|16    |    tehb1                        |TEHB__parameterized0_407             |    65|
|17    |  Buffer_14                      |elasticBuffer__parameterized0_2      |    66|
|18    |    oehb1                        |OEHB__parameterized0_404             |    33|
|19    |    tehb1                        |TEHB__parameterized0_405             |    33|
|20    |  Buffer_15                      |elasticBuffer__parameterized1        |     3|
|21    |    oehb1                        |OEHB_402                             |     2|
|22    |    tehb1                        |TEHB_403                             |     1|
|23    |  Buffer_16                      |TEHB__parameterized0                 |    65|
|24    |  Buffer_17                      |elasticBuffer__parameterized0_3      |    15|
|25    |    oehb1                        |OEHB__parameterized0_400             |    10|
|26    |    tehb1                        |TEHB__parameterized0_401             |     5|
|27    |  Buffer_19                      |transpFIFO__parameterized1_5         |    22|
|28    |    fifo                         |elasticFifoInner__parameterized1_398 |    22|
|29    |  Buffer_2                       |elasticBuffer__parameterized1_6      |     4|
|30    |    oehb1                        |OEHB_396                             |     3|
|31    |    tehb1                        |TEHB_397                             |     1|
|32    |  Buffer_20                      |elasticBuffer__parameterized1_7      |     2|
|33    |    oehb1                        |OEHB_394                             |     1|
|34    |    tehb1                        |TEHB_395                             |     1|
|35    |  Buffer_21                      |transpFIFO__parameterized0_8         |    18|
|36    |    fifo                         |elasticFifoInner__parameterized0_393 |    18|
|37    |  Buffer_22                      |elasticBuffer__parameterized1_9      |     4|
|38    |    oehb1                        |OEHB_391                             |     1|
|39    |    tehb1                        |TEHB_392                             |     3|
|40    |  Buffer_23                      |elasticBuffer__parameterized0_10     |   134|
|41    |    oehb1                        |OEHB__parameterized0_389             |    65|
|42    |    tehb1                        |TEHB__parameterized0_390             |    69|
|43    |  Buffer_24                      |elasticBuffer__parameterized1_11     |     4|
|44    |    oehb1                        |OEHB_387                             |     3|
|45    |    tehb1                        |TEHB_388                             |     1|
|46    |  Buffer_25                      |elasticBuffer__parameterized1_12     |     4|
|47    |    oehb1                        |OEHB_385                             |     1|
|48    |    tehb1                        |TEHB_386                             |     3|
|49    |  Buffer_26                      |transpFIFO__parameterized0_13        |    21|
|50    |    fifo                         |elasticFifoInner__parameterized0_384 |    21|
|51    |  Buffer_27                      |elasticBuffer__parameterized0_14     |   104|
|52    |    oehb1                        |OEHB__parameterized0_382             |    39|
|53    |    tehb1                        |TEHB__parameterized0_383             |    65|
|54    |  Buffer_28                      |transpFIFO__parameterized2           |    92|
|55    |    fifo                         |elasticFifoInner__parameterized2_381 |    92|
|56    |  Buffer_29                      |elasticBuffer__parameterized0_15     |   167|
|57    |    oehb1                        |OEHB__parameterized0_379             |   102|
|58    |    tehb1                        |TEHB__parameterized0_380             |    65|
|59    |  Buffer_3                       |transpFIFO                           |     9|
|60    |    fifo                         |elasticFifoInner                     |     9|
|61    |  Buffer_30                      |elasticBuffer__parameterized1_16     |     2|
|62    |    oehb1                        |OEHB_377                             |     1|
|63    |    tehb1                        |TEHB_378                             |     1|
|64    |  Buffer_31                      |transpFIFO__parameterized3           |    27|
|65    |    fifo                         |elasticFifoInner__parameterized3     |    27|
|66    |  Buffer_32                      |elasticBuffer__parameterized0_17     |   386|
|67    |    oehb1                        |OEHB__parameterized0_375             |   320|
|68    |    tehb1                        |TEHB__parameterized0_376             |    66|
|69    |  Buffer_33                      |elasticBuffer__parameterized0_18     |    99|
|70    |    oehb1                        |OEHB__parameterized0_373             |    36|
|71    |    tehb1                        |TEHB__parameterized0_374             |    63|
|72    |  Buffer_34                      |elasticBuffer__parameterized0_19     |   136|
|73    |    oehb1                        |OEHB__parameterized0_371             |    71|
|74    |    tehb1                        |TEHB__parameterized0_372             |    65|
|75    |  Buffer_35                      |elasticBuffer__parameterized0_20     |   177|
|76    |    oehb1                        |OEHB__parameterized0_369             |   112|
|77    |    tehb1                        |TEHB__parameterized0_370             |    65|
|78    |  Buffer_36                      |elasticBuffer__parameterized1_21     |     2|
|79    |    oehb1                        |OEHB_367                             |     1|
|80    |    tehb1                        |TEHB_368                             |     1|
|81    |  Buffer_37                      |elasticBuffer__parameterized0_22     |    16|
|82    |    oehb1                        |OEHB__parameterized0_365             |    11|
|83    |    tehb1                        |TEHB__parameterized0_366             |     5|
|84    |  Buffer_38                      |transpFIFO__parameterized2_23        |    36|
|85    |    fifo                         |elasticFifoInner__parameterized2_364 |    36|
|86    |  Buffer_39                      |transpFIFO__parameterized2_24        |    37|
|87    |    fifo                         |elasticFifoInner__parameterized2     |    37|
|88    |  Buffer_4                       |elasticBuffer__parameterized0_25     |    66|
|89    |    oehb1                        |OEHB__parameterized0_362             |    33|
|90    |    tehb1                        |TEHB__parameterized0_363             |    33|
|91    |  Buffer_40                      |elasticBuffer__parameterized1_26     |     2|
|92    |    oehb1                        |OEHB_360                             |     1|
|93    |    tehb1                        |TEHB_361                             |     1|
|94    |  Buffer_41                      |transpFIFO__parameterized4           |    30|
|95    |    fifo                         |elasticFifoInner__parameterized4     |    30|
|96    |  Buffer_42                      |nontranspFifo                        |    26|
|97    |    fifo                         |elasticFifoInner__parameterized1_358 |    21|
|98    |    tehb                         |TEHB__parameterized0_359             |     5|
|99    |  Buffer_43                      |transpFIFO__parameterized1_27        |    20|
|100   |    fifo                         |elasticFifoInner__parameterized1     |    20|
|101   |  Buffer_5                       |elasticBuffer__parameterized0_28     |   111|
|102   |    oehb1                        |OEHB__parameterized0_356             |    69|
|103   |    tehb1                        |TEHB__parameterized0_357             |    42|
|104   |  Buffer_6                       |elasticBuffer__parameterized1_29     |     8|
|105   |    oehb1                        |OEHB_354                             |     7|
|106   |    tehb1                        |TEHB_355                             |     1|
|107   |  Buffer_7                       |elasticBuffer__parameterized0_30     |   131|
|108   |    oehb1                        |OEHB__parameterized0                 |    65|
|109   |    tehb1                        |TEHB__parameterized0_353             |    66|
|110   |  Buffer_8                       |elasticBuffer__parameterized1_31     |     3|
|111   |    oehb1                        |OEHB_351                             |     2|
|112   |    tehb1                        |TEHB_352                             |     1|
|113   |  Buffer_9                       |transpFIFO__parameterized0_32        |    18|
|114   |    fifo                         |elasticFifoInner__parameterized0     |    18|
|115   |  MC_cov                         |MemCont__parameterized0              |   109|
|116   |  MC_data                        |MemCont                              |   417|
|117   |    read_arbiter                 |read_memory_arbiter                  |   305|
|118   |      data                       |read_data_signals                    |   305|
|119   |  add_10                         |add_op                               |    47|
|120   |    join_write_temp              |join__parameterized0_349             |     1|
|121   |      allPValidAndGate           |andN_350                             |     1|
|122   |  add_21                         |add_op_33                            |    25|
|123   |    join_write_temp              |join__parameterized0_347             |     1|
|124   |      allPValidAndGate           |andN_348                             |     1|
|125   |  add_24                         |add_op_34                            |    23|
|126   |    join_write_temp              |join__parameterized0_345             |     1|
|127   |      allPValidAndGate           |andN_346                             |     1|
|128   |  add_45                         |add_op_35                            |    40|
|129   |    join_write_temp              |join__parameterized0_343             |     1|
|130   |      allPValidAndGate           |andN_344                             |     1|
|131   |  add_46                         |add_op_36                            |    27|
|132   |    join_write_temp              |join__parameterized0_341             |     1|
|133   |      allPValidAndGate           |andN_342                             |     1|
|134   |  add_53                         |add_op_37                            |    51|
|135   |    join_write_temp              |join__parameterized0_339             |     1|
|136   |      allPValidAndGate           |andN_340                             |     1|
|137   |  add_56                         |add_op_38                            |    24|
|138   |    join_write_temp              |join__parameterized0_337             |     1|
|139   |      allPValidAndGate           |andN_338                             |     1|
|140   |  add_9                          |add_op_39                            |    31|
|141   |    join_write_temp              |join__parameterized0_335             |     1|
|142   |      allPValidAndGate           |andN_336                             |     1|
|143   |  branch_22                      |branch__parameterized0               |     3|
|144   |    br                           |branchSimple                         |     1|
|145   |    j                            |\join                                |     2|
|146   |  c_LSQ_data                     |LSQ_data                             | 25218|
|147   |    LOAD_PORT_LSQ_data           |LOAD_PORT_LSQ_data                   |    17|
|148   |    LOAD_PORT_LSQ_data_1         |LOAD_PORT_LSQ_data_333               |    18|
|149   |    STORE_ADDR_PORT_LSQ_data     |STORE_DATA_PORT_LSQ_data             |    17|
|150   |    STORE_DATA_PORT_LSQ_data     |STORE_DATA_PORT_LSQ_data_334         |    15|
|151   |    loadQ                        |LOAD_QUEUE_LSQ_data                  | 13335|
|152   |    storeQ                       |STORE_QUEUE_LSQ_data                 | 11816|
|153   |  end_0                          |end_node                             |     1|
|154   |    mem_and                      |andN__parameterized0                 |     1|
|155   |  forkC_20                       |\fork                                |    33|
|156   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_326          |     3|
|157   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_327          |     2|
|158   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_328          |     2|
|159   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_329          |     2|
|160   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_330          |    19|
|161   |    \generateBlocks[5].regblock  |eagerFork_RegisterBLock_331          |     3|
|162   |    \generateBlocks[6].regblock  |eagerFork_RegisterBLock_332          |     2|
|163   |  forkC_27                       |fork__parameterized2                 |    96|
|164   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_317          |     3|
|165   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_318          |     6|
|166   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_319          |    40|
|167   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_320          |     3|
|168   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_321          |     7|
|169   |    \generateBlocks[5].regblock  |eagerFork_RegisterBLock_322          |     4|
|170   |    \generateBlocks[6].regblock  |eagerFork_RegisterBLock_323          |     3|
|171   |    \generateBlocks[7].regblock  |eagerFork_RegisterBLock_324          |    27|
|172   |    \generateBlocks[8].regblock  |eagerFork_RegisterBLock_325          |     3|
|173   |  forkC_28                       |fork__parameterized5                 |     7|
|174   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_314          |     2|
|175   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_315          |     3|
|176   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_316          |     2|
|177   |  forkC_29                       |fork__parameterized7                 |    17|
|178   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_310          |     3|
|179   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_311          |     2|
|180   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_312          |     9|
|181   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_313          |     3|
|182   |  forkC_30                       |fork__parameterized7_40              |    30|
|183   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_305          |     9|
|184   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_306          |     1|
|185   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_307          |    13|
|186   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_308          |     3|
|187   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_309          |     4|
|188   |  forkC_31                       |fork__parameterized2_41              |    29|
|189   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_297          |     4|
|190   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_298          |     1|
|191   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_299          |    12|
|192   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_300          |     3|
|193   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_301          |     3|
|194   |    \generateBlocks[5].regblock  |eagerFork_RegisterBLock_302          |     3|
|195   |    \generateBlocks[6].regblock  |eagerFork_RegisterBLock_303          |     2|
|196   |    \generateBlocks[8].regblock  |eagerFork_RegisterBLock_304          |     1|
|197   |  forkC_32                       |fork__parameterized7_42              |     9|
|198   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_294          |     3|
|199   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_295          |     2|
|200   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_296          |     4|
|201   |  forkC_43                       |fork__parameterized4                 |     5|
|202   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_292          |     3|
|203   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_293          |     2|
|204   |  forkC_44                       |fork__parameterized4_43              |     5|
|205   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_290          |     3|
|206   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_291          |     2|
|207   |  forkC_47                       |fork__parameterized4_44              |     5|
|208   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_288          |     3|
|209   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_289          |     2|
|210   |  fork_0                         |fork__parameterized1                 |    22|
|211   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_285          |    17|
|212   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_286          |     3|
|213   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_287          |     2|
|214   |  fork_1                         |fork__parameterized3                 |     6|
|215   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_283          |     4|
|216   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_284          |     2|
|217   |  fork_10                        |fork__parameterized1_45              |     3|
|218   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_280          |     1|
|219   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_281          |     1|
|220   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_282          |     1|
|221   |  fork_11                        |fork__parameterized1_46              |     3|
|222   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_277          |     1|
|223   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_278          |     1|
|224   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_279          |     1|
|225   |  fork_12                        |fork__parameterized1_47              |    19|
|226   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_274          |     3|
|227   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_275          |     3|
|228   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_276          |    13|
|229   |  fork_13                        |fork__parameterized1_48              |     8|
|230   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_271          |     3|
|231   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_272          |     2|
|232   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_273          |     3|
|233   |  fork_14                        |fork__parameterized3_49              |    14|
|234   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_269          |    13|
|235   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_270          |     1|
|236   |  fork_15                        |fork__parameterized8                 |    45|
|237   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_262          |     2|
|238   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_263          |    11|
|239   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_264          |     1|
|240   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_265          |    17|
|241   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_266          |     4|
|242   |    \generateBlocks[5].regblock  |eagerFork_RegisterBLock_267          |     8|
|243   |    \generateBlocks[6].regblock  |eagerFork_RegisterBLock_268          |     2|
|244   |  fork_16                        |fork__parameterized3_50              |     2|
|245   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_260          |     1|
|246   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_261          |     1|
|247   |  fork_17                        |fork__parameterized9                 |    20|
|248   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_255          |     7|
|249   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_256          |     2|
|250   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_257          |     2|
|251   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_258          |     7|
|252   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_259          |     2|
|253   |  fork_18                        |fork__parameterized3_51              |     3|
|254   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_253          |     2|
|255   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_254          |     1|
|256   |  fork_19                        |fork__parameterized6                 |    15|
|257   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_249          |     2|
|258   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_250          |     6|
|259   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_251          |     5|
|260   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_252          |     2|
|261   |  fork_2                         |fork__parameterized3_52              |     3|
|262   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_247          |     1|
|263   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_248          |     2|
|264   |  fork_21                        |fork__parameterized3_53              |     4|
|265   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_245          |     2|
|266   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_246          |     2|
|267   |  fork_22                        |fork__parameterized3_54              |     3|
|268   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_243          |     2|
|269   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_244          |     1|
|270   |  fork_23                        |fork__parameterized3_55              |    13|
|271   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_241          |     3|
|272   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_242          |    10|
|273   |  fork_24                        |fork__parameterized3_56              |     3|
|274   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_239          |     2|
|275   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_240          |     1|
|276   |  fork_25                        |fork__parameterized1_57              |     8|
|277   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_236          |     3|
|278   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_237          |     2|
|279   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_238          |     3|
|280   |  fork_26                        |fork__parameterized3_58              |     3|
|281   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_234          |     2|
|282   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_235          |     1|
|283   |  fork_3                         |fork__parameterized0                 |    10|
|284   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_228          |     1|
|285   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_229          |     3|
|286   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_230          |     1|
|287   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_231          |     1|
|288   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_232          |     1|
|289   |    \generateBlocks[5].regblock  |eagerFork_RegisterBLock_233          |     3|
|290   |  fork_33                        |fork__parameterized3_59              |     5|
|291   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_226          |     3|
|292   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_227          |     2|
|293   |  fork_34                        |fork__parameterized0_60              |    24|
|294   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_220          |     3|
|295   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_221          |     4|
|296   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_222          |     3|
|297   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_223          |     2|
|298   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_224          |     2|
|299   |    \generateBlocks[5].regblock  |eagerFork_RegisterBLock_225          |    10|
|300   |  fork_35                        |fork__parameterized6_61              |    10|
|301   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_216          |     4|
|302   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_217          |     1|
|303   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_218          |     2|
|304   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_219          |     3|
|305   |  fork_36                        |fork__parameterized6_62              |     7|
|306   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_212          |     2|
|307   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_213          |     2|
|308   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_214          |     2|
|309   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_215          |     1|
|310   |  fork_37                        |fork__parameterized3_63              |     3|
|311   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_210          |     1|
|312   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_211          |     2|
|313   |  fork_38                        |fork__parameterized3_64              |     2|
|314   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_208          |     1|
|315   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_209          |     1|
|316   |  fork_39                        |fork__parameterized1_65              |     4|
|317   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_205          |     1|
|318   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_206          |     1|
|319   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_207          |     2|
|320   |  fork_4                         |fork__parameterized3_66              |    10|
|321   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_203          |     8|
|322   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_204          |     2|
|323   |  fork_40                        |fork__parameterized9_67              |    15|
|324   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_198          |     5|
|325   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_199          |     2|
|326   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_200          |     3|
|327   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_201          |     2|
|328   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_202          |     3|
|329   |  fork_5                         |fork__parameterized3_68              |     9|
|330   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_196          |     3|
|331   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_197          |     6|
|332   |  fork_6                         |fork__parameterized3_69              |    19|
|333   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_194          |    17|
|334   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_195          |     2|
|335   |  fork_7                         |fork__parameterized0_70              |    28|
|336   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_188          |     1|
|337   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_189          |    11|
|338   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_190          |     4|
|339   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_191          |     3|
|340   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_192          |     3|
|341   |    \generateBlocks[5].regblock  |eagerFork_RegisterBLock_193          |     6|
|342   |  fork_8                         |fork__parameterized3_71              |     2|
|343   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_186          |     1|
|344   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_187          |     1|
|345   |  fork_9                         |fork__parameterized6_72              |     6|
|346   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock              |     1|
|347   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_183          |     3|
|348   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_184          |     1|
|349   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_185          |     1|
|350   |  getelementptr_38               |getelementptr_op                     |     1|
|351   |    join_write_temp              |join__parameterized0_182             |     1|
|352   |  getelementptr_42               |getelementptr_op_73                  |     1|
|353   |    join_write_temp              |join__parameterized0_181             |     1|
|354   |  icmp_11                        |icmp_ult_op                          |     1|
|355   |    join_write_temp              |join__parameterized0_179             |     1|
|356   |      allPValidAndGate           |andN_180                             |     1|
|357   |  icmp_22                        |icmp_ult_op_74                       |     6|
|358   |    join_write_temp              |join__parameterized0_177             |     1|
|359   |      allPValidAndGate           |andN_178                             |     1|
|360   |  icmp_25                        |icmp_ult_op_75                       |     7|
|361   |    join_write_temp              |join__parameterized0_175             |     1|
|362   |      allPValidAndGate           |andN_176                             |     1|
|363   |  icmp_29                        |icmp_ult_op_76                       |     6|
|364   |    join_write_temp              |join__parameterized0_173             |     1|
|365   |      allPValidAndGate           |andN_174                             |     1|
|366   |  icmp_47                        |icmp_ult_op_77                       |     6|
|367   |    join_write_temp              |join__parameterized0_171             |     1|
|368   |      allPValidAndGate           |andN_172                             |     1|
|369   |  icmp_54                        |icmp_ult_op_78                       |     6|
|370   |    join_write_temp              |join__parameterized0_169             |     1|
|371   |      allPValidAndGate           |andN_170                             |     1|
|372   |  icmp_57                        |icmp_ult_op_79                       |     6|
|373   |    join_write_temp              |join__parameterized0_167             |     1|
|374   |      allPValidAndGate           |andN_168                             |     1|
|375   |  load_19                        |mc_load_op                           |   100|
|376   |    Buffer_1                     |TEHB__parameterized0_165             |    65|
|377   |    Buffer_2                     |TEHB__parameterized0_166             |    35|
|378   |  load_8                         |mc_load_op_80                        |   144|
|379   |    Buffer_1                     |TEHB__parameterized0_163             |    69|
|380   |    Buffer_2                     |TEHB__parameterized0_164             |    75|
|381   |  mul_44                         |mul_op                               |    46|
|382   |    buff                         |delay_buffer                         |     5|
|383   |    \join                        |join__parameterized0_160             |     1|
|384   |      allPValidAndGate           |andN_162                             |     1|
|385   |    multiply_unit                |mul_4_stage                          |    37|
|386   |    oehb                         |OEHB_161                             |     3|
|387   |  phiC_0                         |merge                                |     1|
|388   |    tehb1                        |TEHB_159                             |     1|
|389   |  phiC_1                         |merge_81                             |     1|
|390   |    tehb1                        |TEHB_158                             |     1|
|391   |  phiC_10                        |merge__parameterized1                |     1|
|392   |    tehb1                        |TEHB_157                             |     1|
|393   |  phiC_11                        |merge_82                             |     1|
|394   |    tehb1                        |TEHB_156                             |     1|
|395   |  phiC_2                         |merge__parameterized1_83             |     2|
|396   |    tehb1                        |TEHB_155                             |     2|
|397   |  phiC_20                        |mux__parameterized0                  |     3|
|398   |    tehb1                        |TEHB_154                             |     3|
|399   |  phiC_22                        |mux__parameterized0_84               |     2|
|400   |    tehb1                        |TEHB_153                             |     2|
|401   |  phiC_28                        |mux__parameterized0_85               |     2|
|402   |    tehb1                        |TEHB_152                             |     2|
|403   |  phiC_3                         |merge_86                             |     1|
|404   |    tehb1                        |TEHB_151                             |     1|
|405   |  phiC_34                        |mux__parameterized0_87               |     5|
|406   |    tehb1                        |TEHB_150                             |     5|
|407   |  phiC_35                        |mux__parameterized0_88               |     1|
|408   |    tehb1                        |TEHB_149                             |     1|
|409   |  phiC_39                        |mux__parameterized0_89               |     1|
|410   |    tehb1                        |TEHB_148                             |     1|
|411   |  phiC_4                         |merge__parameterized1_90             |     1|
|412   |    tehb1                        |TEHB_147                             |     1|
|413   |  phiC_5                         |merge__parameterized1_91             |     1|
|414   |    tehb1                        |TEHB_146                             |     1|
|415   |  phiC_6                         |merge_92                             |     1|
|416   |    tehb1                        |TEHB_145                             |     1|
|417   |  phiC_7                         |merge__parameterized1_93             |     1|
|418   |    tehb1                        |TEHB_144                             |     1|
|419   |  phiC_8                         |merge_94                             |     1|
|420   |    tehb1                        |TEHB_143                             |     1|
|421   |  phiC_9                         |merge_95                             |     1|
|422   |    tehb1                        |TEHB_142                             |     1|
|423   |  phi_1                          |mux                                  |    67|
|424   |    tehb1                        |TEHB__parameterized0_141             |    67|
|425   |  phi_15                         |mux_96                               |    69|
|426   |    tehb1                        |TEHB__parameterized0_140             |    69|
|427   |  phi_28                         |mux_97                               |    65|
|428   |    tehb1                        |TEHB__parameterized0_139             |    65|
|429   |  phi_3                          |mux_98                               |   100|
|430   |    tehb1                        |TEHB__parameterized0_138             |   100|
|431   |  phi_32                         |mux_99                               |    65|
|432   |    tehb1                        |TEHB__parameterized0_137             |    65|
|433   |  phi_34                         |mux_100                              |    69|
|434   |    tehb1                        |TEHB__parameterized0_136             |    69|
|435   |  phi_35                         |mux_101                              |    33|
|436   |    tehb1                        |TEHB__parameterized0_135             |    33|
|437   |  phi_4                          |mux_102                              |    93|
|438   |    tehb1                        |TEHB__parameterized0_134             |    93|
|439   |  phi_n13                        |mux_103                              |    65|
|440   |    tehb1                        |TEHB__parameterized0_133             |    65|
|441   |  phi_n14                        |mux_104                              |    65|
|442   |    tehb1                        |TEHB__parameterized0_132             |    65|
|443   |  phi_n15                        |mux_105                              |   100|
|444   |    tehb1                        |TEHB__parameterized0_131             |   100|
|445   |  phi_n16                        |mux_106                              |    65|
|446   |    tehb1                        |TEHB__parameterized0_130             |    65|
|447   |  phi_n17                        |mux_107                              |    66|
|448   |    tehb1                        |TEHB__parameterized0_129             |    66|
|449   |  phi_n19                        |mux_108                              |    65|
|450   |    tehb1                        |TEHB__parameterized0_128             |    65|
|451   |  phi_n69                        |merge__parameterized0                |    42|
|452   |    tehb1                        |TEHB__parameterized0_127             |    42|
|453   |  phi_n70                        |merge__parameterized0_109            |    48|
|454   |    tehb1                        |TEHB__parameterized0_126             |    48|
|455   |  phi_n71                        |merge__parameterized0_110            |    47|
|456   |    tehb1                        |TEHB__parameterized0_125             |    47|
|457   |  phi_n72                        |merge__parameterized0_111            |    43|
|458   |    tehb1                        |TEHB__parameterized0_124             |    43|
|459   |  phi_n73                        |merge__parameterized0_112            |    37|
|460   |    tehb1                        |TEHB__parameterized0_123             |    37|
|461   |  phi_n74                        |merge__parameterized0_113            |    54|
|462   |    tehb1                        |TEHB__parameterized0_122             |    54|
|463   |  ret_0                          |ret_op                               |    65|
|464   |    tehb                         |TEHB__parameterized0_121             |    65|
|465   |  shl_13                         |shl_op                               |     2|
|466   |    join_write_temp              |join__parameterized0_119             |     2|
|467   |      allPValidAndGate           |andN_120                             |     2|
|468   |  shl_49                         |shl_op_114                           |     1|
|469   |    join_write_temp              |join__parameterized0_117             |     1|
|470   |      allPValidAndGate           |andN_118                             |     1|
|471   |  start_0                        |start_node                           |     9|
|472   |    startBuff                    |elasticBuffer                        |     5|
|473   |      oehb1                      |OEHB                                 |     3|
|474   |      tehb1                      |TEHB                                 |     2|
|475   |  store_1                        |mc_store_op                          |    76|
|476   |    join_write                   |join__parameterized0_115             |    76|
|477   |      allPValidAndGate           |andN_116                             |    76|
|478   |  sub_20                         |sub_op                               |     9|
|479   |    join_write_temp              |join__parameterized0                 |     1|
|480   |      allPValidAndGate           |andN                                 |     1|
+------+---------------------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:46 ; elapsed = 00:02:38 . Memory (MB): peak = 2455.254 ; gain = 677.047 ; free physical = 35530 ; free virtual = 225988
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 179 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:40 ; elapsed = 00:02:33 . Memory (MB): peak = 2455.254 ; gain = 521.207 ; free physical = 39387 ; free virtual = 229845
Synthesis Optimization Complete : Time (s): cpu = 00:01:49 ; elapsed = 00:02:41 . Memory (MB): peak = 2455.254 ; gain = 677.047 ; free physical = 39393 ; free virtual = 229846
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2455.254 ; gain = 0.000 ; free physical = 39382 ; free virtual = 229835
INFO: [Netlist 29-17] Analyzing 2395 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/synth/period_4.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/synth/period_4.xdc:2]
Finished Parsing XDC File [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/new_tweaked_covariance/FPL_no_FPGA/synth/period_4.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2479.266 ; gain = 0.000 ; free physical = 39328 ; free virtual = 229781
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 17 instances

INFO: [Common 17-83] Releasing license: Synthesis
292 Infos, 130 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:58 ; elapsed = 00:03:06 . Memory (MB): peak = 2479.266 ; gain = 983.090 ; free physical = 39504 ; free virtual = 229957
# report_utilization > utilization_post_syn.rpt
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Mon Nov 28 13:33:55 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_utilization
| Design       : new_covariance
| Device       : 7k160tfbg484-1
| Design State : Synthesized
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| Slice LUTs*                | 20497 |     0 |    101400 | 20.21 |
|   LUT as Logic             | 20425 |     0 |    101400 | 20.14 |
|   LUT as Memory            |    72 |     0 |     35000 |  0.21 |
|     LUT as Distributed RAM |    72 |     0 |           |       |
|     LUT as Shift Register  |     0 |     0 |           |       |
| Slice Registers            |  5671 |     0 |    202800 |  2.80 |
|   Register as Flip Flop    |  5671 |     0 |    202800 |  2.80 |
|   Register as Latch        |     0 |     0 |    202800 |  0.00 |
| F7 Muxes                   |  1271 |     0 |     50700 |  2.51 |
| F8 Muxes                   |   102 |     0 |     25350 |  0.40 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 151   |          Yes |           - |          Set |
| 1719  |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 3801  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |       650 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    3 |     0 |       600 |  0.50 |
|   DSP48E1 only |    3 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |       285 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |       120 |  0.00 |
| BUFR       |    0 |     0 |        32 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT6     | 9520 |                 LUT |
| LUT4     | 5858 |                 LUT |
| LUT5     | 4939 |                 LUT |
| FDRE     | 3801 |        Flop & Latch |
| FDCE     | 1719 |        Flop & Latch |
| LUT2     | 1354 |                 LUT |
| MUXF7    | 1271 |               MuxFx |
| LUT3     | 1194 |                 LUT |
| CARRY4   | 1000 |          CarryLogic |
| FDPE     |  151 |        Flop & Latch |
| RAMD32   |  106 |  Distributed Memory |
| MUXF8    |  102 |               MuxFx |
| RAMS32   |   34 |  Distributed Memory |
| LUT1     |   26 |                 LUT |
| DSP48E1  |    3 |    Block Arithmetic |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing > timing_post_syn.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Mon Nov 28 13:34:02 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : new_covariance
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.819ns  (required time - arrival time)
  Source:                 Buffer_32/oehb1/data_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_LSQ_data/loadQ/head_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        7.451ns  (logic 2.242ns (30.090%)  route 5.209ns (69.910%))
  Logic Levels:           20  (CARRY4=9 LUT2=1 LUT4=3 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5813, unset)         0.672     0.672    Buffer_32/oehb1/clk
                         FDCE                                         r  Buffer_32/oehb1/data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.209     0.881 r  Buffer_32/oehb1/data_reg_reg[4]/Q
                         net (fo=6, unplaced)         0.613     1.494    add_46/dataInArray[0][4]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.369     1.863 r  add_46/data_reg_reg[4]_i_2/CO[3]
                         net (fo=1, unplaced)         0.008     1.871    add_46/data_reg_reg[4]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.931 r  add_46/data_reg_reg[8]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.931    add_46/data_reg_reg[8]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.991 r  add_46/data_reg_reg[12]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.991    add_46/data_reg_reg[12]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.051 r  add_46/data_reg_reg[16]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    add_46/data_reg_reg[16]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.111 r  add_46/data_reg_reg[20]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.111    add_46/data_reg_reg[20]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.171 r  add_46/data_reg_reg[24]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.171    add_46/data_reg_reg[24]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.231 r  add_46/data_reg_reg[28]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.231    add_46/data_reg_reg[28]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     2.451 f  add_46/data_reg_reg[31]_i_4/O[1]
                         net (fo=4, unplaced)         0.476     2.927    add_46/data_reg_reg[30][29]
                         LUT2 (Prop_lut2_I0_O)        0.155     3.082 r  add_46/Memory_reg_0_15_0_5_i_4/O
                         net (fo=1, unplaced)         0.000     3.082    icmp_47/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.299     3.381 f  icmp_47/Memory_reg_0_15_0_5_i_2/CO[1]
                         net (fo=20, unplaced)        0.300     3.681    Buffer_38/fifo/dataOutArray[0][0]
                         LUT6 (Prop_lut6_I5_O)        0.153     3.834 r  Buffer_38/fifo/i__i_1__12/O
                         net (fo=2, unplaced)         0.351     4.185    shl_49/join_write_temp/allPValidAndGate/cov_we0
                         LUT4 (Prop_lut4_I3_O)        0.053     4.238 r  shl_49/join_write_temp/allPValidAndGate/i_/O
                         net (fo=76, unplaced)        0.433     4.671    store_1/join_write/allPValidAndGate/store_1_pValidArray_0
                         LUT6 (Prop_lut6_I2_O)        0.053     4.724 r  store_1/join_write/allPValidAndGate/i___5/O
                         net (fo=3, unplaced)         0.358     5.082    branch_22/br/full_reg_i_2_0
                         LUT6 (Prop_lut6_I5_O)        0.053     5.135 r  branch_22/br/ready/O
                         net (fo=1, unplaced)         0.340     5.475    branch_22/j/branchReady
                         LUT4 (Prop_lut4_I3_O)        0.053     5.528 r  branch_22/j/full_reg_i_2/O
                         net (fo=11, unplaced)        0.386     5.914    Buffer_38/fifo/q2_reg
                         LUT4 (Prop_lut4_I0_O)        0.053     5.967 r  Buffer_38/fifo/loadCompleted_14_i_2/O
                         net (fo=24, unplaced)        0.404     6.371    c_LSQ_data/loadQ/loadCompleted_11_reg_0
                         LUT6 (Prop_lut6_I5_O)        0.053     6.424 r  c_LSQ_data/loadQ/head[3]_i_18/O
                         net (fo=1, unplaced)         0.521     6.945    c_LSQ_data/loadQ/head[3]_i_18_n_0
                         LUT6 (Prop_lut6_I1_O)        0.053     6.998 r  c_LSQ_data/loadQ/head[3]_i_8/O
                         net (fo=1, unplaced)         0.340     7.338    c_LSQ_data/loadQ/head[3]_i_8_n_0
                         LUT5 (Prop_lut5_I0_O)        0.053     7.391 r  c_LSQ_data/loadQ/head[3]_i_3/O
                         net (fo=1, unplaced)         0.310     7.701    c_LSQ_data/loadQ/head[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.053     7.754 r  c_LSQ_data/loadQ/head[3]_i_1/O
                         net (fo=4, unplaced)         0.369     8.123    c_LSQ_data/loadQ/_T_102172
                         FDRE                                         r  c_LSQ_data/loadQ/head_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=5813, unset)         0.638     4.638    c_LSQ_data/loadQ/clk
                         FDRE                                         r  c_LSQ_data/loadQ/head_reg[0]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDRE (Setup_fdre_C_CE)      -0.299     4.304    c_LSQ_data/loadQ/head_reg[0]
  -------------------------------------------------------------------
                         required time                          4.304    
                         arrival time                          -8.123    
  -------------------------------------------------------------------
                         slack                                 -3.819    




report_timing: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2666.137 ; gain = 186.871 ; free physical = 39178 ; free virtual = 229631
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2777.766 ; gain = 111.629 ; free physical = 39165 ; free virtual = 229617

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: d3118201

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2777.766 ; gain = 0.000 ; free physical = 39171 ; free virtual = 229623

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 14a7e945c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2834.746 ; gain = 0.004 ; free physical = 39072 ; free virtual = 229524
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 3 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 7a11f5f0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2834.746 ; gain = 0.004 ; free physical = 39080 ; free virtual = 229532
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 92584531

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2834.746 ; gain = 0.004 ; free physical = 39075 ; free virtual = 229528
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 92584531

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2834.746 ; gain = 0.004 ; free physical = 39075 ; free virtual = 229528
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 92584531

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2834.746 ; gain = 0.004 ; free physical = 39075 ; free virtual = 229528
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 92584531

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2834.746 ; gain = 0.004 ; free physical = 39075 ; free virtual = 229528
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               3  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2834.746 ; gain = 0.000 ; free physical = 39076 ; free virtual = 229529
Ending Logic Optimization Task | Checksum: 11a3119ba

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2834.746 ; gain = 0.004 ; free physical = 39076 ; free virtual = 229529

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 11a3119ba

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2834.746 ; gain = 0.000 ; free physical = 39076 ; free virtual = 229529

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 11a3119ba

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2834.746 ; gain = 0.000 ; free physical = 39076 ; free virtual = 229529

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2834.746 ; gain = 0.000 ; free physical = 39076 ; free virtual = 229529
Ending Netlist Obfuscation Task | Checksum: 11a3119ba

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2834.746 ; gain = 0.000 ; free physical = 39077 ; free virtual = 229529
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2834.746 ; gain = 168.609 ; free physical = 39076 ; free virtual = 229529
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2890.516 ; gain = 0.000 ; free physical = 39069 ; free virtual = 229522
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d752d712

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2890.516 ; gain = 0.000 ; free physical = 39069 ; free virtual = 229522
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2890.516 ; gain = 0.000 ; free physical = 39070 ; free virtual = 229522

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1cdfe57b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2890.516 ; gain = 0.000 ; free physical = 39040 ; free virtual = 229492

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 6c15ca74

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2893.508 ; gain = 2.992 ; free physical = 38984 ; free virtual = 229437

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 6c15ca74

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2893.508 ; gain = 2.992 ; free physical = 38997 ; free virtual = 229450
Phase 1 Placer Initialization | Checksum: 6c15ca74

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2893.508 ; gain = 2.992 ; free physical = 38990 ; free virtual = 229443

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: ecdf81d5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 2925.648 ; gain = 35.133 ; free physical = 38976 ; free virtual = 229429

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 71 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 1010 nets or cells. Created 1000 new cells, deleted 10 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-457] Pass 1. Identified 4 candidate cells for DSP register optimization.
INFO: [Physopt 32-666] Processed cell mul_44/multiply_unit/q0_reg. No change.
INFO: [Physopt 32-666] Processed cell mul_44/multiply_unit/q2_reg. No change.
INFO: [Physopt 32-666] Processed cell mul_44/multiply_unit/q1_reg. No change.
INFO: [Physopt 32-666] Processed cell mul_44/multiply_unit/q2_reg. No change.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2956.922 ; gain = 0.000 ; free physical = 38943 ; free virtual = 229395
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2956.922 ; gain = 0.000 ; free physical = 38935 ; free virtual = 229388

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |         1000  |             10  |                  1010  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |         1000  |             10  |                  1010  |           0  |           7  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 21af58e16

Time (s): cpu = 00:01:55 ; elapsed = 00:00:50 . Memory (MB): peak = 2956.922 ; gain = 66.406 ; free physical = 38931 ; free virtual = 229383
Phase 2.2 Global Placement Core | Checksum: 21c1907fd

Time (s): cpu = 00:01:58 ; elapsed = 00:00:51 . Memory (MB): peak = 2956.922 ; gain = 66.406 ; free physical = 38941 ; free virtual = 229394
Phase 2 Global Placement | Checksum: 21c1907fd

Time (s): cpu = 00:01:58 ; elapsed = 00:00:51 . Memory (MB): peak = 2956.922 ; gain = 66.406 ; free physical = 38953 ; free virtual = 229406

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 17dc76712

Time (s): cpu = 00:02:04 ; elapsed = 00:00:54 . Memory (MB): peak = 2956.922 ; gain = 66.406 ; free physical = 38947 ; free virtual = 229399

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16fe3bd60

Time (s): cpu = 00:02:15 ; elapsed = 00:01:00 . Memory (MB): peak = 2956.922 ; gain = 66.406 ; free physical = 38932 ; free virtual = 229384

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 117dbb90f

Time (s): cpu = 00:02:16 ; elapsed = 00:01:00 . Memory (MB): peak = 2956.922 ; gain = 66.406 ; free physical = 38932 ; free virtual = 229385

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1568db270

Time (s): cpu = 00:02:16 ; elapsed = 00:01:00 . Memory (MB): peak = 2956.922 ; gain = 66.406 ; free physical = 38936 ; free virtual = 229389

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1d901dafc

Time (s): cpu = 00:02:31 ; elapsed = 00:01:09 . Memory (MB): peak = 2956.922 ; gain = 66.406 ; free physical = 38936 ; free virtual = 229389

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 18ac8edc8

Time (s): cpu = 00:02:40 ; elapsed = 00:01:17 . Memory (MB): peak = 2956.922 ; gain = 66.406 ; free physical = 38924 ; free virtual = 229377

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 209ef5648

Time (s): cpu = 00:02:42 ; elapsed = 00:01:19 . Memory (MB): peak = 2956.922 ; gain = 66.406 ; free physical = 38927 ; free virtual = 229379

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1a1053fdb

Time (s): cpu = 00:02:42 ; elapsed = 00:01:19 . Memory (MB): peak = 2956.922 ; gain = 66.406 ; free physical = 38927 ; free virtual = 229379

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1e9ef778f

Time (s): cpu = 00:03:03 ; elapsed = 00:01:31 . Memory (MB): peak = 2964.922 ; gain = 74.406 ; free physical = 38923 ; free virtual = 229376
Phase 3 Detail Placement | Checksum: 1e9ef778f

Time (s): cpu = 00:03:03 ; elapsed = 00:01:31 . Memory (MB): peak = 2964.922 ; gain = 74.406 ; free physical = 38923 ; free virtual = 229376

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 183d343ee

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 183d343ee

Time (s): cpu = 00:03:16 ; elapsed = 00:01:35 . Memory (MB): peak = 2984.727 ; gain = 94.211 ; free physical = 38930 ; free virtual = 229383
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.266. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 20789a613

Time (s): cpu = 00:04:14 ; elapsed = 00:02:23 . Memory (MB): peak = 2984.727 ; gain = 94.211 ; free physical = 38922 ; free virtual = 229375
Phase 4.1 Post Commit Optimization | Checksum: 20789a613

Time (s): cpu = 00:04:14 ; elapsed = 00:02:24 . Memory (MB): peak = 2984.727 ; gain = 94.211 ; free physical = 38922 ; free virtual = 229375

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 20789a613

Time (s): cpu = 00:04:15 ; elapsed = 00:02:24 . Memory (MB): peak = 2984.727 ; gain = 94.211 ; free physical = 38924 ; free virtual = 229377

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 20789a613

Time (s): cpu = 00:04:15 ; elapsed = 00:02:24 . Memory (MB): peak = 2984.727 ; gain = 94.211 ; free physical = 38925 ; free virtual = 229378

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2984.727 ; gain = 0.000 ; free physical = 38925 ; free virtual = 229378
Phase 4.4 Final Placement Cleanup | Checksum: 251e959e1

Time (s): cpu = 00:04:15 ; elapsed = 00:02:24 . Memory (MB): peak = 2984.727 ; gain = 94.211 ; free physical = 38925 ; free virtual = 229378
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 251e959e1

Time (s): cpu = 00:04:15 ; elapsed = 00:02:24 . Memory (MB): peak = 2984.727 ; gain = 94.211 ; free physical = 38925 ; free virtual = 229377
Ending Placer Task | Checksum: 1c7c63d62

Time (s): cpu = 00:04:15 ; elapsed = 00:02:24 . Memory (MB): peak = 2984.727 ; gain = 94.211 ; free physical = 38925 ; free virtual = 229377
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:20 ; elapsed = 00:02:33 . Memory (MB): peak = 2984.727 ; gain = 149.980 ; free physical = 38971 ; free virtual = 229424
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: df2eb999 ConstDB: 0 ShapeSum: e89783c9 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 114a087b7

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 3103.777 ; gain = 19.656 ; free physical = 38784 ; free virtual = 229236
Post Restoration Checksum: NetGraph: 31b97214 NumContArr: e2e715a3 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 114a087b7

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 3133.586 ; gain = 49.465 ; free physical = 38763 ; free virtual = 229215

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 114a087b7

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 3147.586 ; gain = 63.465 ; free physical = 38724 ; free virtual = 229177

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 114a087b7

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 3147.586 ; gain = 63.465 ; free physical = 38724 ; free virtual = 229177
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 17ee77bfd

Time (s): cpu = 00:00:38 ; elapsed = 00:00:21 . Memory (MB): peak = 3168.406 ; gain = 84.285 ; free physical = 38699 ; free virtual = 229152
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.214 | TNS=-15861.719| WHS=-0.226 | THS=-123.750|

Phase 2 Router Initialization | Checksum: 1edb4e5e9

Time (s): cpu = 00:00:45 ; elapsed = 00:00:22 . Memory (MB): peak = 3168.406 ; gain = 84.285 ; free physical = 38699 ; free virtual = 229151

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 21586
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 21586
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 181b66786

Time (s): cpu = 00:01:04 ; elapsed = 00:00:28 . Memory (MB): peak = 3253.523 ; gain = 169.402 ; free physical = 38685 ; free virtual = 229138
INFO: [Route 35-580] Design has 1243 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|                      clk |                      clk |                                                                       c_LSQ_data/loadQ/checkBits_13_reg/D|
|                      clk |                      clk |                                                                        Buffer_14/oehb1/data_reg_reg[18]/D|
|                      clk |                      clk |                                                                       c_LSQ_data/loadQ/checkBits_12_reg/D|
|                      clk |                      clk |                                                                        c_LSQ_data/loadQ/checkBits_7_reg/D|
|                      clk |                      clk |                                                                         Buffer_14/tehb1/data_reg_reg[1]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 19413
 Number of Nodes with overlaps = 5839
 Number of Nodes with overlaps = 2547
 Number of Nodes with overlaps = 1442
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.768 | TNS=-20328.700| WHS=N/A    | THS=N/A    |

WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 4.1 Global Iteration 0 | Checksum: 25b69b63c

Time (s): cpu = 00:07:30 ; elapsed = 00:02:28 . Memory (MB): peak = 3253.523 ; gain = 169.402 ; free physical = 38698 ; free virtual = 229151

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 4329
 Number of Nodes with overlaps = 1394
 Number of Nodes with overlaps = 388
 Number of Nodes with overlaps = 147
 Number of Nodes with overlaps = 63
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.751 | TNS=-20332.274| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1ebbe2c03

Time (s): cpu = 00:08:59 ; elapsed = 00:03:06 . Memory (MB): peak = 3253.523 ; gain = 169.402 ; free physical = 38679 ; free virtual = 229132

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 286
 Number of Nodes with overlaps = 317
 Number of Nodes with overlaps = 178
 Number of Nodes with overlaps = 179
 Number of Nodes with overlaps = 139
 Number of Nodes with overlaps = 137
 Number of Nodes with overlaps = 107
 Number of Nodes with overlaps = 141
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 74
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 8
Phase 4.3 Global Iteration 2 | Checksum: 180fd92b9

Time (s): cpu = 00:12:11 ; elapsed = 00:05:04 . Memory (MB): peak = 3253.523 ; gain = 169.402 ; free physical = 38687 ; free virtual = 229140
Phase 4 Rip-up And Reroute | Checksum: 180fd92b9

Time (s): cpu = 00:12:11 ; elapsed = 00:05:04 . Memory (MB): peak = 3253.523 ; gain = 169.402 ; free physical = 38684 ; free virtual = 229137

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 16dcf08db

Time (s): cpu = 00:12:14 ; elapsed = 00:05:05 . Memory (MB): peak = 3253.523 ; gain = 169.402 ; free physical = 38701 ; free virtual = 229154
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.692 | TNS=-19639.192| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1b8bfbb24

Time (s): cpu = 00:12:15 ; elapsed = 00:05:06 . Memory (MB): peak = 3253.523 ; gain = 169.402 ; free physical = 38697 ; free virtual = 229150

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b8bfbb24

Time (s): cpu = 00:12:15 ; elapsed = 00:05:06 . Memory (MB): peak = 3253.523 ; gain = 169.402 ; free physical = 38697 ; free virtual = 229150
Phase 5 Delay and Skew Optimization | Checksum: 1b8bfbb24

Time (s): cpu = 00:12:15 ; elapsed = 00:05:06 . Memory (MB): peak = 3253.523 ; gain = 169.402 ; free physical = 38698 ; free virtual = 229150

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1ce30dff5

Time (s): cpu = 00:12:18 ; elapsed = 00:05:07 . Memory (MB): peak = 3253.523 ; gain = 169.402 ; free physical = 38687 ; free virtual = 229140
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.681 | TNS=-19625.584| WHS=0.050  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1ce30dff5

Time (s): cpu = 00:12:18 ; elapsed = 00:05:07 . Memory (MB): peak = 3253.523 ; gain = 169.402 ; free physical = 38681 ; free virtual = 229134
Phase 6 Post Hold Fix | Checksum: 1ce30dff5

Time (s): cpu = 00:12:18 ; elapsed = 00:05:07 . Memory (MB): peak = 3253.523 ; gain = 169.402 ; free physical = 38689 ; free virtual = 229142

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.90505 %
  Global Horizontal Routing Utilization  = 9.70013 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 98.1982%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X30Y235 -> INT_L_X30Y235
   INT_L_X36Y235 -> INT_L_X36Y235
   INT_R_X45Y235 -> INT_R_X45Y235
   INT_L_X48Y234 -> INT_L_X48Y234
   INT_L_X36Y232 -> INT_L_X36Y232
South Dir 4x4 Area, Max Cong = 90.0901%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X32Y218 -> INT_R_X35Y221
   INT_L_X36Y218 -> INT_R_X39Y221
   INT_L_X36Y214 -> INT_R_X39Y217
   INT_L_X40Y214 -> INT_R_X43Y217
   INT_L_X36Y210 -> INT_R_X39Y213
East Dir 8x8 Area, Max Cong = 88.4421%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X40Y210 -> INT_R_X47Y217
West Dir 2x2 Area, Max Cong = 91.1765%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X32Y234 -> INT_R_X33Y235
   INT_L_X36Y228 -> INT_R_X37Y229
   INT_L_X40Y228 -> INT_R_X41Y229
   INT_L_X36Y216 -> INT_R_X37Y217
   INT_L_X36Y210 -> INT_R_X37Y211

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 1 Sparse Ratio: 0.75
Direction: South
----------------
Congested clusters found at Level 2
Effective congestion level: 4 Aspect Ratio: 0.75 Sparse Ratio: 0.5
Direction: East
----------------
Congested clusters found at Level 3
Effective congestion level: 4 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 1 Sparse Ratio: 1

Phase 7 Route finalize | Checksum: 1e59a68d8

Time (s): cpu = 00:12:18 ; elapsed = 00:05:07 . Memory (MB): peak = 3253.523 ; gain = 169.402 ; free physical = 38685 ; free virtual = 229138

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1e59a68d8

Time (s): cpu = 00:12:18 ; elapsed = 00:05:07 . Memory (MB): peak = 3253.523 ; gain = 169.402 ; free physical = 38678 ; free virtual = 229131

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1f01b8cc5

Time (s): cpu = 00:12:21 ; elapsed = 00:05:09 . Memory (MB): peak = 3253.523 ; gain = 169.402 ; free physical = 38690 ; free virtual = 229143

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.681 | TNS=-19625.584| WHS=0.050  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1f01b8cc5

Time (s): cpu = 00:12:21 ; elapsed = 00:05:10 . Memory (MB): peak = 3253.523 ; gain = 169.402 ; free physical = 38688 ; free virtual = 229141
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:12:21 ; elapsed = 00:05:10 . Memory (MB): peak = 3253.523 ; gain = 169.402 ; free physical = 38743 ; free virtual = 229196

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:12:26 ; elapsed = 00:05:18 . Memory (MB): peak = 3253.523 ; gain = 268.797 ; free physical = 38743 ; free virtual = 229196
# report_utilization > utilization_post_pr.rpt
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Mon Nov 28 13:42:05 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_utilization
| Design       : new_covariance
| Device       : 7k160tfbg484-1
| Design State : Routed
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| Slice LUTs                 | 21333 |     0 |    101400 | 21.04 |
|   LUT as Logic             | 21261 |     0 |    101400 | 20.97 |
|   LUT as Memory            |    72 |     0 |     35000 |  0.21 |
|     LUT as Distributed RAM |    72 |     0 |           |       |
|     LUT as Shift Register  |     0 |     0 |           |       |
| Slice Registers            |  5671 |     0 |    202800 |  2.80 |
|   Register as Flip Flop    |  5671 |     0 |    202800 |  2.80 |
|   Register as Latch        |     0 |     0 |    202800 |  0.00 |
| F7 Muxes                   |  1271 |     0 |     50700 |  2.51 |
| F8 Muxes                   |   102 |     0 |     25350 |  0.40 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 151   |          Yes |           - |          Set |
| 1719  |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 3801  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| Slice                                      |  6174 |     0 |     25350 | 24.36 |
|   SLICEL                                   |  3939 |     0 |           |       |
|   SLICEM                                   |  2235 |     0 |           |       |
| LUT as Logic                               | 21261 |     0 |    101400 | 20.97 |
|   using O5 output only                     |     0 |       |           |       |
|   using O6 output only                     | 19634 |       |           |       |
|   using O5 and O6                          |  1627 |       |           |       |
| LUT as Memory                              |    72 |     0 |     35000 |  0.21 |
|   LUT as Distributed RAM                   |    72 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |     4 |       |           |       |
|     using O5 and O6                        |    68 |       |           |       |
|   LUT as Shift Register                    |     0 |     0 |           |       |
| Slice Registers                            |  5671 |     0 |    202800 |  2.80 |
|   Register driven from within the Slice    |  3770 |       |           |       |
|   Register driven from outside the Slice   |  1901 |       |           |       |
|     LUT in front of the register is unused |  1077 |       |           |       |
|     LUT in front of the register is used   |   824 |       |           |       |
| Unique Control Sets                        |   198 |       |     25350 |  0.78 |
+--------------------------------------------+-------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |       650 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    3 |     0 |       600 |  0.50 |
|   DSP48E1 only |    3 |       |           |       |
+----------------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |       285 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |       120 |  0.00 |
| BUFR       |    0 |     0 |        32 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT6     | 9520 |                 LUT |
| LUT4     | 5858 |                 LUT |
| LUT5     | 4939 |                 LUT |
| FDRE     | 3801 |        Flop & Latch |
| FDCE     | 1719 |        Flop & Latch |
| LUT2     | 1354 |                 LUT |
| MUXF7    | 1271 |               MuxFx |
| LUT3     | 1194 |                 LUT |
| CARRY4   | 1000 |          CarryLogic |
| FDPE     |  151 |        Flop & Latch |
| RAMD32   |  106 |  Distributed Memory |
| MUXF8    |  102 |               MuxFx |
| RAMS32   |   34 |  Distributed Memory |
| LUT1     |   23 |                 LUT |
| DSP48E1  |    3 |    Block Arithmetic |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing > timing_post_pr.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Mon Nov 28 13:42:07 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : new_covariance
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.681ns  (required time - arrival time)
  Source:                 Buffer_23/oehb1/data_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_LSQ_data/storeQ/addrQ_12_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        7.365ns  (logic 2.044ns (27.751%)  route 5.321ns (72.249%))
  Logic Levels:           16  (CARRY4=7 LUT2=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 5.451 - 4.000 ) 
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.059ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5813, unset)         1.571     1.571    Buffer_23/oehb1/clk
    SLICE_X24Y217        FDCE                                         r  Buffer_23/oehb1/data_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y217        FDCE (Prop_fdce_C_Q)         0.269     1.840 r  Buffer_23/oehb1/data_reg_reg[7]/Q
                         net (fo=7, routed)           0.469     2.309    add_56/data_reg_reg[31][7]
    SLICE_X27Y216        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.288     2.597 r  add_56/end_out[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.597    add_56/end_out[8]_INST_0_i_1_n_0
    SLICE_X27Y217        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.655 r  add_56/end_out[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.655    add_56/end_out[12]_INST_0_i_1_n_0
    SLICE_X27Y218        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.713 r  add_56/end_out[16]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.713    add_56/end_out[16]_INST_0_i_1_n_0
    SLICE_X27Y219        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.771 r  add_56/end_out[20]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.771    add_56/end_out[20]_INST_0_i_1_n_0
    SLICE_X27Y220        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     2.991 f  add_56/end_out[24]_INST_0_i_1/O[1]
                         net (fo=6, routed)           0.594     3.585    add_56/add_56_dataOutArray_0[22]
    SLICE_X28Y218        LUT2 (Prop_lut2_I0_O)        0.152     3.737 r  add_56/dataOutArray[0]__0_i_9/O
                         net (fo=1, routed)           0.000     3.737    icmp_57/dataOutArray[0]__0_i_2_0[1]
    SLICE_X28Y218        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     4.061 r  icmp_57/dataOutArray[0]__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.061    icmp_57/dataOutArray[0]__0_i_3_n_0
    SLICE_X28Y219        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.094     4.155 f  icmp_57/dataOutArray[0]__0_i_2/CO[1]
                         net (fo=11, routed)          0.256     4.411    Buffer_43/fifo/dataOutArray[0][0]
    SLICE_X30Y219        LUT6 (Prop_lut6_I3_O)        0.152     4.563 f  Buffer_43/fifo/full_reg_i_4__4/O
                         net (fo=1, routed)           0.498     5.061    forkC_44/generateBlocks[1].regblock/full_reg_reg
    SLICE_X39Y215        LUT5 (Prop_lut5_I4_O)        0.053     5.114 f  forkC_44/generateBlocks[1].regblock/full_reg_i_2__19/O
                         net (fo=4, routed)           0.239     5.352    Buffer_26/fifo/branchC_7_pValidArray_0
    SLICE_X41Y215        LUT6 (Prop_lut6_I0_O)        0.053     5.405 f  Buffer_26/fifo/full_reg_i_2__18/O
                         net (fo=2, routed)           0.137     5.542    Buffer_42/fifo/phiC_7_validArray_0
    SLICE_X41Y215        LUT5 (Prop_lut5_I4_O)        0.053     5.595 f  Buffer_42/fifo/full_reg_i_2__17/O
                         net (fo=3, routed)           0.562     6.158    Buffer_37/oehb1/phiC_8_validArray_0
    SLICE_X48Y211        LUT6 (Prop_lut6_I4_O)        0.053     6.211 f  Buffer_37/oehb1/tail[3]_i_3/O
                         net (fo=7, routed)           0.146     6.356    c_LSQ_data/loadQ/io_bbpValids_1
    SLICE_X48Y211        LUT4 (Prop_lut4_I0_O)        0.053     6.409 f  c_LSQ_data/loadQ/tail[3]_i_1__0/O
                         net (fo=138, routed)         0.959     7.368    c_LSQ_data/storeQ/storeQ_io_bbStart
    SLICE_X64Y210        LUT6 (Prop_lut6_I4_O)        0.053     7.421 f  c_LSQ_data/storeQ/offsetQ_12[3]_i_1__0/O
                         net (fo=11, routed)          0.717     8.138    c_LSQ_data/storeQ/initBits_12
    SLICE_X78Y211        LUT2 (Prop_lut2_I1_O)        0.053     8.191 r  c_LSQ_data/storeQ/addrQ_12[31]_i_1__0/O
                         net (fo=32, routed)          0.745     8.936    c_LSQ_data/storeQ/addrQ_12
    SLICE_X78Y214        FDRE                                         r  c_LSQ_data/storeQ/addrQ_12_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=5813, unset)         1.451     5.451    c_LSQ_data/storeQ/clk
    SLICE_X78Y214        FDRE                                         r  c_LSQ_data/storeQ/addrQ_12_reg[17]/C
                         clock pessimism              0.059     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X78Y214        FDRE (Setup_fdre_C_CE)      -0.219     5.256    c_LSQ_data/storeQ/addrQ_12_reg[17]
  -------------------------------------------------------------------
                         required time                          5.256    
                         arrival time                          -8.936    
  -------------------------------------------------------------------
                         slack                                 -3.681    




INFO: [Common 17-206] Exiting Vivado at Mon Nov 28 13:42:07 2022...
