# //  ModelSim SE-64 10.6d Feb 24 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {axi_10g_ethernet_0_demo_tb_simulate.do}
# vsim -voptargs=""+acc"" -L ten_gig_eth_mac_v15_1_6 -L xil_defaultlib -L ten_gig_eth_pcs_pma_v6_0_14 -L xlconstant_v1_1_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.axi_10g_ethernet_0_demo_tb xil_defaultlib.glbl 
# Start time: 18:37:51 on Sep 15,2021
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_10g_ethernet_0_demo_tb(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_10g_ethernet_0_axi_pat_check(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_10g_ethernet_0_axi_pat_gen(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_10g_ethernet_0_axi_fifo(fast__1)".
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_10g_ethernet_0_axi_fifo(fast)".
# ** Note: (vopt-143) Recognized 3 FSMs in module "axi_10g_ethernet_0_axi_lite_sm(fast)".
# ** Warning: ../../../../axi_10g_ethernet_0_ex.ip_user_files/ip/axi_10g_ethernet_0/bd_0/sim/bd_efdb_0.v(296): (vopt-2685) [TFMPC] - Too few port connections for 'xmac'.  Expected 52, found 51.
# ** Warning: ../../../../axi_10g_ethernet_0_ex.ip_user_files/ip/axi_10g_ethernet_0/bd_0/sim/bd_efdb_0.v(296): (vopt-2718) [TFMPC] - Missing connection for port 'mdio_tri'.
# ** Warning: ../../../../axi_10g_ethernet_0_ex.ip_user_files/ip/axi_10g_ethernet_0/bd_0/sim/bd_efdb_0.v(348): (vopt-2685) [TFMPC] - Too few port connections for 'xpcs'.  Expected 50, found 49.
# ** Warning: ../../../../axi_10g_ethernet_0_ex.ip_user_files/ip/axi_10g_ethernet_0/bd_0/sim/bd_efdb_0.v(348): (vopt-2718) [TFMPC] - Missing connection for port 'mdio_tri'.
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_10g_ethernet_0_address_swap(fast)".
# Loading work.axi_10g_ethernet_0_demo_tb(fast)
# Loading work.frame_typ_axi_10g_ethernet_0(fast)
# Loading work.frame_typ_axi_10g_ethernet_0(fast__1)
# Loading work.axi_10g_ethernet_0_example_design(fast)
# Loading work.axi_10g_ethernet_0_sync_block(fast)
# Loading work.axi_10g_ethernet_0_fifo_block(fast)
# Loading work.axi_10g_ethernet_0_support(fast)
# Loading work.axi_10g_ethernet_0_shared_clocking_wrapper(fast)
# Loading work.axi_10g_ethernet_0_gt_common(fast)
# Loading unisims_ver.GTXE2_COMMON(fast)
# Loading work.axi_10g_ethernet_0_shared_clock_and_reset(fast)
# Loading unisims_ver.IBUF(fast)
# Loading unisims_ver.IBUFDS_GTE2(fast)
# Loading unisims_ver.BUFG(fast)
# Loading work.axi_10g_ethernet_0_ff_synchronizer_rst2(fast)
# Loading work.axi_10g_ethernet_0_ff_synchronizer_rst2(fast__1)
# Loading work.axi_10g_ethernet_0(fast)
# Loading work.bd_efdb_0(fast)
# Loading work.bd_efdb_0_dcm_locked_driver_0(fast)
# Loading xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(fast)
# Loading work.bd_efdb_0_pma_pmd_type_driver_0(fast)
# Loading xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(fast__1)
# Loading work.bd_efdb_0_prtad_driver_0(fast)
# Loading xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(fast__2)
# Loading work.bd_efdb_0_xmac_0(fast)
# Loading work.bd_efdb_0_xmac_0_block(fast)
# Loading work.bd_efdb_0_xpcs_0(fast)
# Loading work.bd_efdb_0_xpcs_0_block(fast)
# Loading work.bd_efdb_0_xpcs_0_local_clock_and_reset(fast)
# Loading work.bd_efdb_0_xpcs_0_sim_speedup_controller(fast)
# Loading unisims_ver.LUT1(fast)
# Loading unisims_ver.LDCE(fast)
# Loading unisims_ver.BUFH(fast)
# Loading work.bd_efdb_0_xpcs_0_ff_synchronizer_rst(fast)
# Loading work.bd_efdb_0_xpcs_0_ff_synchronizer_rst(fast__1)
# Loading work.bd_efdb_0_xpcs_0_ff_synchronizer(fast)
# Loading unisims_ver.MUXCY_L(fast)
# Loading unisims_ver.MUXCY(fast)
# Loading work.bd_efdb_0_xpcs_0_ff_synchronizer_rst(fast__2)
# Loading work.bd_efdb_0_xpcs_0_cable_pull_logic(fast)
# Loading work.bd_efdb_0_xpcs_0_gtwizard_10gbaser_multi_GT(fast)
# Loading work.bd_efdb_0_xpcs_0_gtwizard_10gbaser_GT(fast)
# Loading unisims_ver.GTXE2_CHANNEL(fast)
# Loading work.axi_10g_ethernet_0_xgmac_fifo(fast)
# Loading work.axi_10g_ethernet_0_axi_fifo(fast)
# Loading work.axi_10g_ethernet_0_sync_reset(fast)
# Loading work.axi_10g_ethernet_0_fifo_ram(fast)
# Loading work.axi_10g_ethernet_0_axi_fifo(fast__1)
# Loading work.axi_10g_ethernet_0_clocking(fast)
# Loading unisims_ver.IBUFDS(fast)
# Loading unisims_ver.MMCME2_BASE(fast)
# Loading unisims_ver.MMCME2_ADV(fast)
# Loading work.axi_10g_ethernet_0_axi_lite_sm(fast)
# Loading work.axi_10g_ethernet_0_gen_check_wrapper(fast)
# Loading work.axi_10g_ethernet_0_axi_pat_gen(fast)
# Loading work.axi_10g_ethernet_0_axi_mux(fast)
# Loading work.axi_10g_ethernet_0_address_swap(fast)
# Loading work.axi_10g_ethernet_0_axi_pat_check(fast)
# Loading work.glbl(fast)
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Resetting the core...
# DUT frame stimulus is from the testbench
# ** Note: Setting MDC Frequency to 10.4MHZ....
# ** Note: Reseting MAC RX
# ** Note: Reseting MAC TX
run
# ** Note: Specified PCS control register address for 10GBASE-R
# ** Note: Set BASE-R control into PCS default
# ** Note: Read PCS control
# ** Note: Specified status register 1 address for 10GBASE-R
# ** Note: Reading status register 
# ** Note: MDIO_POLL_CHECK
#             38861500 PCS MDIO REG32 Accessed After MDIO Address Operation
add wave -position end  sim:/axi_10g_ethernet_0_demo_tb/dut/fifo_block_i/tx_axis_mac_aresetn
add wave -position end  sim:/axi_10g_ethernet_0_demo_tb/dut/fifo_block_i/tx_axis_fifo_aresetn
add wave -position end  sim:/axi_10g_ethernet_0_demo_tb/dut/fifo_block_i/tx_axis_fifo_tdata
add wave -position end  sim:/axi_10g_ethernet_0_demo_tb/dut/fifo_block_i/tx_axis_fifo_tkeep
add wave -position end  sim:/axi_10g_ethernet_0_demo_tb/dut/fifo_block_i/tx_axis_fifo_tvalid
add wave -position end  sim:/axi_10g_ethernet_0_demo_tb/dut/fifo_block_i/tx_axis_fifo_tlast
add wave -position end  sim:/axi_10g_ethernet_0_demo_tb/dut/fifo_block_i/tx_axis_fifo_tready
add wave -position end  sim:/axi_10g_ethernet_0_demo_tb/dut/fifo_block_i/rx_axis_mac_aresetn
add wave -position end  sim:/axi_10g_ethernet_0_demo_tb/dut/fifo_block_i/rx_axis_fifo_aresetn
add wave -position end  sim:/axi_10g_ethernet_0_demo_tb/dut/fifo_block_i/rx_axis_fifo_tdata
add wave -position end  sim:/axi_10g_ethernet_0_demo_tb/dut/fifo_block_i/rx_axis_fifo_tkeep
add wave -position end  sim:/axi_10g_ethernet_0_demo_tb/dut/fifo_block_i/rx_axis_fifo_tvalid
add wave -position end  sim:/axi_10g_ethernet_0_demo_tb/dut/fifo_block_i/rx_axis_fifo_tlast
add wave -position end  sim:/axi_10g_ethernet_0_demo_tb/dut/fifo_block_i/rx_axis_fifo_tready
add wave -position end  sim:/axi_10g_ethernet_0_demo_tb/dut/fifo_block_i/rx_axis_mac_aresetn_i
add wave -position end  sim:/axi_10g_ethernet_0_demo_tb/dut/fifo_block_i/rx_axis_fifo_aresetn_i
add wave -position end  sim:/axi_10g_ethernet_0_demo_tb/dut/fifo_block_i/tx_axis_mac_aresetn_i
add wave -position end  sim:/axi_10g_ethernet_0_demo_tb/dut/fifo_block_i/tx_axis_fifo_aresetn_i
add wave -position end  sim:/axi_10g_ethernet_0_demo_tb/dut/fifo_block_i/tx_axis_mac_tdata
add wave -position end  sim:/axi_10g_ethernet_0_demo_tb/dut/fifo_block_i/tx_axis_mac_tkeep
add wave -position end  sim:/axi_10g_ethernet_0_demo_tb/dut/fifo_block_i/tx_axis_mac_tvalid
add wave -position end  sim:/axi_10g_ethernet_0_demo_tb/dut/fifo_block_i/tx_axis_mac_tlast
add wave -position end  sim:/axi_10g_ethernet_0_demo_tb/dut/fifo_block_i/tx_axis_mac_tready
add wave -position end  sim:/axi_10g_ethernet_0_demo_tb/dut/fifo_block_i/rx_axis_mac_tdata
add wave -position end  sim:/axi_10g_ethernet_0_demo_tb/dut/fifo_block_i/rx_axis_mac_tkeep
add wave -position end  sim:/axi_10g_ethernet_0_demo_tb/dut/fifo_block_i/rx_axis_mac_tvalid
add wave -position end  sim:/axi_10g_ethernet_0_demo_tb/dut/fifo_block_i/rx_axis_mac_tuser
add wave -position end  sim:/axi_10g_ethernet_0_demo_tb/dut/fifo_block_i/rx_axis_mac_tlast
run
# ** Note: CONFIG_DONE, BASE-R is in lock
# Receiver: frame inserted into Serial interface
# Receiver: frame inserted into Serial interface
# Receiver: frame inserted into Serial interface
# Receiver: frame inserted into Serial interface
# Transmitter: data and CRC check PASS for frame number           0
vlog -work xil_defaultlib -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/Software/Vivado/project/NET/axi_10g_ethernet_0_ex/imports/axi_10g_ethernet_0_demo_tb.v
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:03:41 on Sep 15,2021
# vlog -reportprogress 300 -work xil_defaultlib -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/Software/Vivado/project/NET/axi_10g_ethernet_0_ex/imports/axi_10g_ethernet_0_demo_tb.v 
# -- Compiling module frame_typ_axi_10g_ethernet_0
# -- Compiling module axi_10g_ethernet_0_demo_tb
# 
# Top level modules:
# 	axi_10g_ethernet_0_demo_tb
# End time: 19:03:41 on Sep 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_10g_ethernet_0_demo_tb(fast)".
# Loading work.axi_10g_ethernet_0_demo_tb(fast)
# Loading work.frame_typ_axi_10g_ethernet_0(fast)
# Loading work.frame_typ_axi_10g_ethernet_0(fast__1)
# Loading work.axi_10g_ethernet_0_example_design(fast)
# Loading work.axi_10g_ethernet_0_sync_block(fast)
# Loading work.axi_10g_ethernet_0_fifo_block(fast)
# Loading work.axi_10g_ethernet_0_support(fast)
# Loading work.axi_10g_ethernet_0_shared_clocking_wrapper(fast)
# Loading work.axi_10g_ethernet_0_gt_common(fast)
# Loading unisims_ver.GTXE2_COMMON(fast)
# Loading work.axi_10g_ethernet_0_shared_clock_and_reset(fast)
# Loading unisims_ver.IBUF(fast)
# Loading unisims_ver.IBUFDS_GTE2(fast)
# Loading unisims_ver.BUFG(fast)
# Loading work.axi_10g_ethernet_0_ff_synchronizer_rst2(fast)
# Loading work.axi_10g_ethernet_0_ff_synchronizer_rst2(fast__1)
# Loading work.axi_10g_ethernet_0(fast)
# Loading work.bd_efdb_0(fast)
# Loading work.bd_efdb_0_dcm_locked_driver_0(fast)
# Loading xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(fast)
# Loading work.bd_efdb_0_pma_pmd_type_driver_0(fast)
# Loading xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(fast__1)
# Loading work.bd_efdb_0_prtad_driver_0(fast)
# Loading xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(fast__2)
# Loading work.bd_efdb_0_xmac_0(fast)
# Loading work.bd_efdb_0_xmac_0_block(fast)
# Loading work.bd_efdb_0_xpcs_0(fast)
# Loading work.bd_efdb_0_xpcs_0_block(fast)
# Loading work.bd_efdb_0_xpcs_0_local_clock_and_reset(fast)
# Loading work.bd_efdb_0_xpcs_0_sim_speedup_controller(fast)
# Loading unisims_ver.LUT1(fast)
# Loading unisims_ver.LDCE(fast)
# Loading unisims_ver.BUFH(fast)
# Loading work.bd_efdb_0_xpcs_0_ff_synchronizer_rst(fast)
# Loading work.bd_efdb_0_xpcs_0_ff_synchronizer_rst(fast__1)
# Loading work.bd_efdb_0_xpcs_0_ff_synchronizer(fast)
# Loading unisims_ver.MUXCY_L(fast)
# Loading unisims_ver.MUXCY(fast)
# Loading work.bd_efdb_0_xpcs_0_ff_synchronizer_rst(fast__2)
# Loading work.bd_efdb_0_xpcs_0_cable_pull_logic(fast)
# Loading work.bd_efdb_0_xpcs_0_gtwizard_10gbaser_multi_GT(fast)
# Loading work.bd_efdb_0_xpcs_0_gtwizard_10gbaser_GT(fast)
# Loading unisims_ver.GTXE2_CHANNEL(fast)
# Loading work.axi_10g_ethernet_0_xgmac_fifo(fast)
# Loading work.axi_10g_ethernet_0_axi_fifo(fast)
# Loading work.axi_10g_ethernet_0_sync_reset(fast)
# Loading work.axi_10g_ethernet_0_fifo_ram(fast)
# Loading work.axi_10g_ethernet_0_axi_fifo(fast__1)
# Loading work.axi_10g_ethernet_0_clocking(fast)
# Loading unisims_ver.IBUFDS(fast)
# Loading unisims_ver.MMCME2_BASE(fast)
# Loading unisims_ver.MMCME2_ADV(fast)
# Loading work.axi_10g_ethernet_0_axi_lite_sm(fast)
# Loading work.axi_10g_ethernet_0_gen_check_wrapper(fast)
# Loading work.axi_10g_ethernet_0_axi_pat_gen(fast)
# Loading work.axi_10g_ethernet_0_axi_mux(fast)
# Loading work.axi_10g_ethernet_0_address_swap(fast)
# Loading work.axi_10g_ethernet_0_axi_pat_check(fast)
# Loading work.glbl(fast)
run
# DUT frame stimulus is pattern generator inside the example design
# Resetting the core...
# ** Note: Setting MDC Frequency to 10.4MHZ....
# ** Note: Reseting MAC RX
# ** Note: Reseting MAC TX
# ** Note: Specified PCS control register address for 10GBASE-R
# ** Note: Set BASE-R control into PCS default
# ** Note: Read PCS control
# ** Note: Specified status register 1 address for 10GBASE-R
# ** Note: Reading status register 
# ** Note: MDIO_POLL_CHECK
#             38861500 PCS MDIO REG32 Accessed After MDIO Address Operation
run
# ** Note: CONFIG_DONE, BASE-R is in lock
# Transmitter: data and CRC check PASS for frame number           0
# Transmitter: data and CRC check PASS for frame number           1
# Transmitter: data and CRC check PASS for frame number           2
# Transmitter: data and CRC check PASS for frame number           3
# Transmitter: data and CRC check PASS for frame number           4
# Transmitter: data and CRC check PASS for frame number           5
# Transmitter: data and CRC check PASS for frame number           6
# Transmitter: data and CRC check PASS for frame number           7
# Transmitter: data and CRC check PASS for frame number           8
# Transmitter: data and CRC check PASS for frame number           9
# Transmitter: data and CRC check PASS for frame number          10
# Transmitter: data and CRC check PASS for frame number          11
# Transmitter: data and CRC check PASS for frame number          12
# Transmitter: data and CRC check PASS for frame number          13
# Transmitter: data and CRC check PASS for frame number          14
# Transmitter: data and CRC check PASS for frame number          15
# Transmitter: data and CRC check PASS for frame number          16
# Transmitter: data and CRC check PASS for frame number          17
# Transmitter: data and CRC check PASS for frame number          18
# Transmitter: data and CRC check PASS for frame number          19
# Transmitter: data and CRC check PASS for frame number          20
# Transmitter: data and CRC check PASS for frame number          21
# Transmitter: data and CRC check PASS for frame number          22
# Transmitter: data and CRC check PASS for frame number          23
# Transmitter: data and CRC check PASS for frame number          24
# Transmitter: data and CRC check PASS for frame number          25
# Transmitter: data and CRC check PASS for frame number          26
# Transmitter: data and CRC check PASS for frame number          27
# Transmitter: data and CRC check PASS for frame number          28
# Transmitter: data and CRC check PASS for frame number          29
# Transmitter: data and CRC check PASS for frame number          30
# Transmitter: data and CRC check PASS for frame number          31
# Transmitter: data and CRC check PASS for frame number          32
# Transmitter: data and CRC check PASS for frame number          33
# Transmitter: data and CRC check PASS for frame number          34
# Transmitter: data and CRC check PASS for frame number          35
# Transmitter: data and CRC check PASS for frame number          36
# Transmitter: data and CRC check PASS for frame number          37
# Transmitter: data and CRC check PASS for frame number          38
# Transmitter: data and CRC check PASS for frame number          39
# Transmitter: data and CRC check PASS for frame number          40
# Transmitter: data and CRC check PASS for frame number          41
# Transmitter: data and CRC check PASS for frame number          42
# Transmitter: data and CRC check PASS for frame number          43
# Transmitter: data and CRC check PASS for frame number          44
# Transmitter: data and CRC check PASS for frame number          45
# Transmitter: data and CRC check PASS for frame number          46
# Transmitter: data and CRC check PASS for frame number          47
add wave -position 0  sim:/axi_10g_ethernet_0_demo_tb/dut/pattern_generator/dest_addr
add wave -position 1  sim:/axi_10g_ethernet_0_demo_tb/dut/pattern_generator/src_addr
add wave -position 2  sim:/axi_10g_ethernet_0_demo_tb/dut/pattern_generator/max_size
add wave -position 3  sim:/axi_10g_ethernet_0_demo_tb/dut/pattern_generator/min_size
# End time: 20:54:07 on Sep 15,2021, Elapsed time: 2:16:16
# Errors: 0, Warnings: 0
