parent	,	V_44
of_clk_add_provider	,	F_33
"%s: pll dividers not supported\n"	,	L_3
LPC18XX_PLL1_CTRL_DIRECT	,	V_42
lpc18xx_pll0_msel2seli	,	F_3
hw	,	V_7
prate	,	V_23
lpc18xx_pll0_round_rate	,	F_9
LPC18XX_CGU_PLL1_STAT	,	V_40
LPC18XX_CGU_XTAL_OSC_CTRL	,	V_77
CLK_SRC_OSC	,	V_76
tmp	,	V_5
lpc18xx_pll0_msel2selp	,	F_4
pr_warn	,	F_8
lpc18xx_fill_parent_names	,	F_15
id	,	V_45
"%s: register base clk %d failed\n"	,	L_10
clk_base_names	,	V_65
nsel	,	V_36
ARRAY_SIZE	,	F_28
lpc18xx_cgu_src_clk_plls	,	V_79
LPC18XX_PLL0_NP_DIVS_1	,	V_19
clk	,	V_48
"%s: failed to register pll (%d)\n"	,	L_8
"%s: unable to support rate %lu\n"	,	L_4
LPC18XX_PLL0_MDIV_SELP_SHIFT	,	V_28
to_lpc_pll	,	F_6
of_clk_get_parent_name	,	F_26
size	,	V_46
__func__	,	V_20
LPC18XX_CGU_PLL1_CTRL	,	V_41
mdiv	,	V_12
LPC18XX_CGU_PLL0USB_MDIV	,	V_16
ctrl	,	V_11
LPC18XX_CGU_IDIV_CTRL	,	F_17
direct	,	V_38
lpc18xx_cgu_src_clk_div	,	V_49
clk_id	,	V_53
lpc18xx_cgu_register_div	,	F_16
device_node	,	V_72
LPC18XX_PLL1_CTRL_FBSEL	,	V_43
"%s: failed to register irc clk\n"	,	L_6
LPC18XX_PLL0_MDIV_SELI_SHIFT	,	V_29
lpc18xx_cgu_register_base_clks	,	F_29
clk_base_data	,	V_85
u16	,	T_2
table	,	V_58
clk_hw	,	V_6
lpc18xx_pll	,	V_9
stat	,	V_26
LPC18XX_PLL0_CTRL_DIRECTO	,	V_32
i	,	V_2
reg_offset	,	V_69
ENOENT	,	V_66
m	,	V_24
LPC18XX_PLL0_CTRL_DIRECTI	,	V_31
n	,	V_51
EINVAL	,	V_25
clk_writel	,	F_12
clk_gate_ops	,	V_62
lpc18xx_pll0_msel2mdec	,	F_2
CLK_IS_ROOT	,	V_75
LPC18XX_PLL0_CTRL_CLKEN	,	V_33
x	,	V_1
__init	,	T_4
of_iomap	,	F_32
udelay	,	F_13
clk_readl	,	F_7
of_clk_src_onecell_get	,	V_84
ERR_PTR	,	F_21
lpc18xx_pll0_recalc_rate	,	F_5
__iomem	,	T_3
"%s: failed to register osc clk\n"	,	L_7
clk_src_names	,	V_47
lpc18xx_pll1_recalc_rate	,	F_14
LPC18XX_PLL0_CTRL_BYPASS	,	V_18
LPC18XX_CGU_PLL0USB_STAT	,	V_34
u32	,	T_1
reg	,	V_14
n_parents	,	V_59
lpc18xx_pll0_mdec2msel	,	F_1
"%s: failed to map address range\n"	,	L_11
lpc18xx_cgu_src_clk_divs	,	V_80
lpc18xx_pll0_set_rate	,	F_11
clk_register_composite	,	F_18
lpc18xx_register_base_clk	,	F_19
LPC18XX_PLL0_MDIV_MDEC_MASK	,	V_21
clk_mux_ops	,	V_60
lpc18xx_cgu_base_clks	,	V_83
PTR_ERR	,	F_30
CLK_SRC_IRC	,	V_74
LPC18XX_CGU_PLL_CTRL_OFFSET	,	V_70
name	,	V_52
lpc18xx_cgu_pll_clk	,	V_68
LPC18XX_CGU_PLL0USB_NP_DIV	,	V_17
CLK_GATE_SET_TO_DISABLE	,	V_78
parents	,	V_54
CLK_SRC_MAX	,	V_55
"%s: failed to register div %d\n"	,	L_9
np	,	V_73
LPC18XX_PLL0_MSEL_MAX	,	V_3
pll_ops	,	V_71
npdiv	,	V_13
mux	,	V_56
LPC18XX_CGU_PLL0USB_CTRL	,	V_15
parent_rate	,	V_8
"%s: unable to lock pll\n"	,	L_5
rate	,	V_22
fbsel	,	V_39
clk_register_gate	,	F_27
lpc18xx_cgu_base_clk	,	V_63
"%s: unable to calculate rate\n"	,	L_2
reg_base	,	V_64
lpc18xx_cgu_init	,	F_31
clk_divider_ops	,	V_61
retry	,	V_27
psel	,	V_37
LPC18XX_CGU_BASE_CLK	,	F_20
BASE_SAFE_CLK	,	V_67
lpc18xx_cgu_register_source_clks	,	F_23
"%s: pre/post dividers not supported\n"	,	L_1
LPC18XX_PLL0_CTRL_PD	,	V_30
lpc18xx_cgu_register_pll	,	F_22
pll	,	V_10
DIV_ROUND_UP_ULL	,	F_10
BASE_CLK_MAX	,	V_81
LPC18XX_PLL0_STAT_LOCK	,	V_35
clk_base	,	V_82
gate	,	V_57
clk_register_fixed_rate	,	F_24
msel	,	V_4
base	,	V_50
IS_ERR	,	F_25
