// Seed: 72525455
module module_0 (
    output wire id_0,
    input wire id_1,
    output wand id_2,
    output wand id_3
    , id_20,
    input uwire id_4,
    input wor id_5,
    input uwire id_6,
    input supply0 id_7,
    input supply1 id_8,
    output supply0 id_9,
    input supply1 id_10,
    input uwire id_11,
    input supply0 id_12
    , id_21,
    output tri0 id_13,
    input supply1 id_14,
    input supply1 id_15,
    input tri0 id_16,
    input wire id_17,
    input wand id_18
);
  always @(posedge id_20) id_21 = 1;
endmodule
module module_1 (
    input uwire id_0,
    input tri0 id_1,
    input wor id_2,
    output tri id_3,
    output wor id_4,
    input wor id_5,
    input uwire id_6,
    output wire id_7,
    output tri1 id_8,
    output supply1 module_1,
    input uwire id_10,
    input wor id_11,
    output wor id_12,
    input wand id_13,
    output supply1 id_14,
    input wor id_15
);
  assign id_4 = id_2;
  module_0(
      id_7,
      id_11,
      id_3,
      id_3,
      id_15,
      id_15,
      id_6,
      id_11,
      id_1,
      id_12,
      id_1,
      id_6,
      id_6,
      id_12,
      id_15,
      id_1,
      id_0,
      id_2,
      id_2
  );
endmodule
