# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../loop_pipeline_test.ip_user_files/ipstatic/hdl/vhdl/loop_pipeline_mac_muladd_5ns_5s_20s_20_4_1.vhd" \
"../../../../loop_pipeline_test.ip_user_files/ipstatic/hdl/vhdl/loop_pipeline.vhd" \
"../../../../loop_pipeline_test.gen/sources_1/ip/loop_pipeline_0_1/sim/loop_pipeline_0.vhd" \
"../../../../loop_pipeline_test.srcs/sources_1/new/loop_pipeline_top.vhd" \
"../../../../loop_pipeline_test.srcs/sim_1/new/loop_pipeline_tb.vhd" \

# Do not sort compile order
nosort
