-- VHDL for IBM SMS ALD page 14.71.05.1
-- Title: ADDR REGS SET TEN THOUSANDS POS
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 9/4/2020 12:50:23 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_14_71_05_1_ADDR_REGS_SET_TEN_THOUSANDS_POS is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_2ND_CLOCK_PULSE_4:	 in STD_LOGIC;
		PS_I_RING_1_OR_6_TIME:	 in STD_LOGIC;
		PS_LOGIC_GATE_A_OR_R:	 in STD_LOGIC;
		PS_I_CYCLE:	 in STD_LOGIC;
		PS_A_RING_6_TIME:	 in STD_LOGIC;
		PS_LOGIC_GATE_H:	 in STD_LOGIC;
		PS_CONS_MX_Y1_POS:	 in STD_LOGIC;
		PS_X_CYCLE:	 in STD_LOGIC;
		PS_I_RING_5_OR_10_TIME:	 in STD_LOGIC;
		PS_CONS_CLOCK_2_POS:	 in STD_LOGIC;
		PS_LOGIC_GATE_K:	 in STD_LOGIC;
		PS_A_RING_4_TIME:	 in STD_LOGIC;
		MS_LOGIC_GATE_F_1:	 in STD_LOGIC;
		MS_LOGIC_GATE_W:	 in STD_LOGIC;
		PS_CONSOLE_STROBE_GTD:	 in STD_LOGIC;
		PS_SET_AR_TTH_POS:	 out STD_LOGIC);
end ALD_14_71_05_1_ADDR_REGS_SET_TEN_THOUSANDS_POS;

architecture behavioral of ALD_14_71_05_1_ADDR_REGS_SET_TEN_THOUSANDS_POS is 

	signal OUT_5B_NoPin: STD_LOGIC;
	signal OUT_3B_4: STD_LOGIC;
	signal OUT_5C_NoPin: STD_LOGIC;
	signal OUT_4C_C: STD_LOGIC;
	signal OUT_3C_3: STD_LOGIC;
	signal OUT_2C_A: STD_LOGIC;
	signal OUT_5D_E: STD_LOGIC;
	signal OUT_3D_NoPin: STD_LOGIC;
	signal OUT_2D_Y: STD_LOGIC;
	signal OUT_5E_D: STD_LOGIC;
	signal OUT_4E_E: STD_LOGIC;
	signal OUT_DOT_4C: STD_LOGIC;
	signal OUT_DOT_3C: STD_LOGIC;

begin

	OUT_5B_NoPin <= NOT(PS_I_RING_1_OR_6_TIME AND PS_LOGIC_GATE_A_OR_R AND PS_I_CYCLE );
	OUT_3B_4 <= NOT PS_2ND_CLOCK_PULSE_4;
	OUT_5C_NoPin <= NOT(PS_A_RING_6_TIME AND PS_LOGIC_GATE_H AND PS_X_CYCLE );
	OUT_4C_C <= NOT(OUT_5B_NoPin AND OUT_5C_NoPin AND OUT_5D_E );
	OUT_3C_3 <= NOT OUT_DOT_4C;

	SMS_DHP_A_2C: entity SMS_DHP_A
	    port map (
		IN1 => OUT_DOT_3C,	-- Pin X
		IN2 => OUT_2D_Y,	-- Pin Y
		OUT1 => OUT_2C_A );

	OUT_5D_E <= NOT(PS_I_RING_5_OR_10_TIME AND PS_I_CYCLE AND PS_LOGIC_GATE_K );
	OUT_3D_NoPin <= NOT(PS_CONS_MX_Y1_POS AND PS_CONS_CLOCK_2_POS AND PS_CONSOLE_STROBE_GTD );
	OUT_2D_Y <= NOT OUT_3D_NoPin;
	OUT_5E_D <= NOT(PS_A_RING_4_TIME AND PS_X_CYCLE AND PS_LOGIC_GATE_K );
	OUT_4E_E <= NOT(OUT_5E_D AND MS_LOGIC_GATE_F_1 AND MS_LOGIC_GATE_W );
	OUT_DOT_4C <= OUT_4C_C OR OUT_4E_E;
	OUT_DOT_3C <= OUT_3B_4 OR OUT_3C_3;

	PS_SET_AR_TTH_POS <= OUT_2C_A;


end;
