// Seed: 1436072538
module module_0;
  assign id_1 = id_1;
  assign module_3.type_34 = 0;
  assign id_1 = 1;
  assign module_2.id_5 = 0;
endmodule
module module_1;
  assign id_1 = id_1 == 1;
  module_0 modCall_1 ();
  wire id_2;
endmodule
module module_2 (
    output tri0 id_0,
    input wand id_1,
    output wor id_2,
    input wire id_3,
    input wor id_4,
    input wor id_5,
    input supply0 id_6
);
  wire id_8, id_9;
  module_0 modCall_1 ();
  assign id_2 = id_4 ? id_3 : id_1;
endmodule
module module_3 (
    input wor id_0
    , id_29,
    input tri0 id_1,
    output uwire id_2,
    input tri0 id_3,
    input wand id_4,
    output tri id_5,
    output tri0 id_6,
    output uwire id_7,
    input tri1 id_8,
    input tri0 id_9,
    input supply0 id_10,
    output wire id_11,
    input wand id_12,
    output supply0 id_13,
    input supply1 id_14,
    input uwire id_15,
    output wand id_16,
    input wire id_17,
    input supply0 id_18,
    output uwire id_19,
    input wand id_20,
    input supply0 id_21,
    input tri1 id_22,
    output tri id_23,
    input wor id_24,
    output tri1 id_25,
    input supply1 id_26,
    input tri1 id_27
);
  assign id_11 = id_10 ? id_0 : 1 ? 1 : id_3;
  wire id_30;
  wire id_31;
  module_0 modCall_1 ();
  wire id_32, id_33;
endmodule
