verilog-cpp-level-re is a variable defined in `verilog-mode.el'.<br/>Its value is<br/>"\\<\\(end\\(?:class\\|interface\\|module\\|p\\(?:ackage\\|r\\(?:imitive\\|ogram\\)\\)\\)\\)\\>"<br/><br/>  This variable may be risky if used as a file-local variable.<br/><br/>Documentation:<br/>Not documented as a variable.