 ```verilog
always @(posedge clk) begin
    logic [1:0] xnor_output;
    assign xnor_output = {in1 ^ in2, ~(in1 ^ in2)}; // XNOR gate
    out = xnor_output[0] ^ in3; // XOR gate
end