Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: neuron.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "neuron.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "neuron"
Output Format                      : NGC
Target Device                      : xc3s400-4-pq208

---- Source Options
Top Module Name                    : neuron
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "//mac/home/Documents/UNI/CAD/CA3/CA3/select_input.vhd" in Library work.
Architecture behavioral of Entity select_input is up to date.
Compiling vhdl file "//mac/home/Documents/UNI/CAD/CA3/CA3/multiplier.vhd" in Library work.
Architecture behavioral of Entity multiplier is up to date.
Compiling vhdl file "//mac/home/Documents/UNI/CAD/CA3/CA3/adder.vhd" in Library work.
Architecture behavioral of Entity adder is up to date.
Compiling vhdl file "//mac/home/Documents/UNI/CAD/CA3/CA3/accumulator.vhd" in Library work.
Architecture behavioral of Entity accumulator is up to date.
Compiling vhdl file "//mac/home/Documents/UNI/CAD/CA3/CA3/activation.vhd" in Library work.
Architecture behavioral of Entity activation_function is up to date.
Compiling vhdl file "//mac/home/Documents/UNI/CAD/CA3/CA3/neuron_controlle.vhd" in Library work.
Architecture behavioral of Entity neuron_controller is up to date.
Compiling vhdl file "//mac/home/Documents/UNI/CAD/CA3/CA3/neuron_dp.vhd" in Library work.
Architecture behavioral of Entity neuron_dp is up to date.
Compiling vhdl file "//mac/home/Documents/UNI/CAD/CA3/CA3/neuron.vhd" in Library work.
Architecture behavioral of Entity neuron is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <neuron> in library <work> (architecture <behavioral>) with generics.
	input_num = 3

Analyzing hierarchy for entity <neuron_controller> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <neuron_dp> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <select_input> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <multiplier> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <adder> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <accumulator> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <activation_function> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <neuron> in library <work> (Architecture <behavioral>).
	input_num = 3
Entity <neuron> analyzed. Unit <neuron> generated.

Analyzing Entity <neuron_controller> in library <work> (Architecture <behavioral>).
Entity <neuron_controller> analyzed. Unit <neuron_controller> generated.

Analyzing Entity <neuron_dp> in library <work> (Architecture <behavioral>).
Entity <neuron_dp> analyzed. Unit <neuron_dp> generated.

Analyzing Entity <select_input> in library <work> (Architecture <behavioral>).
WARNING:Xst:1610 - "//mac/home/Documents/UNI/CAD/CA3/CA3/select_input.vhd" line 53: Width mismatch. <sel_in> has a width of 16 bits but assigned expression is 48-bit wide.
WARNING:Xst:1610 - "//mac/home/Documents/UNI/CAD/CA3/CA3/select_input.vhd" line 54: Width mismatch. <sel_w> has a width of 16 bits but assigned expression is 48-bit wide.
Entity <select_input> analyzed. Unit <select_input> generated.

Analyzing Entity <multiplier> in library <work> (Architecture <behavioral>).
Entity <multiplier> analyzed. Unit <multiplier> generated.

Analyzing Entity <adder> in library <work> (Architecture <behavioral>).
Entity <adder> analyzed. Unit <adder> generated.

Analyzing Entity <accumulator> in library <work> (Architecture <behavioral>).
Entity <accumulator> analyzed. Unit <accumulator> generated.

Analyzing Entity <activation_function> in library <work> (Architecture <behavioral>).
Entity <activation_function> analyzed. Unit <activation_function> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <neuron_controller>.
    Related source file is "//mac/home/Documents/UNI/CAD/CA3/CA3/neuron_controlle.vhd".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | initial_state                                  |
    | Power Up State     | initial_state                                  |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <sel_in>.
    Found 1-bit register for signal <ld_en>.
    Found 1-bit register for signal <done>.
    Found 1-bit register for signal <ready>.
    Found 16-bit subtractor for signal <state$addsub0000> created at line 64.
    Found 16-bit comparator less for signal <state$cmp_lt0000> created at line 64.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <neuron_controller> synthesized.


Synthesizing Unit <select_input>.
    Related source file is "//mac/home/Documents/UNI/CAD/CA3/CA3/select_input.vhd".
    Found 16-bit register for signal <sel_in>.
    Found 16-bit register for signal <sel_w>.
    Found 16-bit up counter for signal <count>.
    Found 16-bit adder carry out for signal <sel_in$addsub0000> created at line 53.
    Summary:
	inferred   1 Counter(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <select_input> synthesized.


Synthesizing Unit <multiplier>.
    Related source file is "//mac/home/Documents/UNI/CAD/CA3/CA3/multiplier.vhd".
WARNING:Xst:646 - Signal <tmp<31:30>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tmp<13:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 16x16-bit multiplier for signal <tmp>.
    Summary:
	inferred   1 Multiplier(s).
Unit <multiplier> synthesized.


Synthesizing Unit <adder>.
    Related source file is "//mac/home/Documents/UNI/CAD/CA3/CA3/adder.vhd".
    Found 17-bit adder for signal <tmp>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <adder> synthesized.


Synthesizing Unit <accumulator>.
    Related source file is "//mac/home/Documents/UNI/CAD/CA3/CA3/accumulator.vhd".
    Found 16-bit register for signal <acc_result>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <accumulator> synthesized.


Synthesizing Unit <activation_function>.
    Related source file is "//mac/home/Documents/UNI/CAD/CA3/CA3/activation.vhd".
WARNING:Xst:653 - Signal <const> is used but never assigned. This sourceless signal will be automatically connected to value 0010000000000000.
    Found 16-bit register for signal <res>.
    Found 16-bit comparator greater for signal <res$cmp_gt0000> created at line 48.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <activation_function> synthesized.


Synthesizing Unit <neuron_dp>.
    Related source file is "//mac/home/Documents/UNI/CAD/CA3/CA3/neuron_dp.vhd".
WARNING:Xst:646 - Signal <add_ov> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <neuron_dp> synthesized.


Synthesizing Unit <neuron>.
    Related source file is "//mac/home/Documents/UNI/CAD/CA3/CA3/neuron.vhd".
WARNING:Xst:653 - Signal <n> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000011.
Unit <neuron> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 3
 16-bit adder carry out                                : 1
 16-bit subtractor                                     : 1
 17-bit adder                                          : 1
# Counters                                             : 1
 16-bit up counter                                     : 1
# Registers                                            : 38
 1-bit register                                        : 36
 16-bit register                                       : 2
# Comparators                                          : 2
 16-bit comparator greater                             : 1
 16-bit comparator less                                : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <m1/state/FSM> on signal <state[1:5]> with one-hot encoding.
---------------------------
 State         | Encoding
---------------------------
 initial_state | 00001
 select_input  | 00010
 accumulation  | 00100
 activation    | 01000
 completed     | 10000
---------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 3
 16-bit adder carry out                                : 1
 16-bit subtractor                                     : 1
 17-bit adder                                          : 1
# Counters                                             : 1
 16-bit up counter                                     : 1
# Registers                                            : 68
 Flip-Flops                                            : 68
# Comparators                                          : 2
 16-bit comparator greater                             : 1
 16-bit comparator less                                : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <neuron> ...

Optimizing unit <neuron_controller> ...

Optimizing unit <select_input> ...

Optimizing unit <accumulator> ...

Optimizing unit <activation_function> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block neuron, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 89
 Flip-Flops                                            : 89

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : neuron.ngr
Top Level Output File Name         : neuron
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 116

Cell Usage :
# BELS                             : 273
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 32
#      LUT2                        : 37
#      LUT3                        : 35
#      LUT3_D                      : 1
#      LUT4                        : 17
#      LUT4_D                      : 2
#      LUT4_L                      : 35
#      MUXCY                       : 58
#      VCC                         : 1
#      XORCY                       : 48
# FlipFlops/Latches                : 89
#      FDC                         : 4
#      FDCE                        : 80
#      FDE                         : 4
#      FDP                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 115
#      IBUF                        : 98
#      OBUF                        : 17
# MULTs                            : 1
#      MULT18X18                   : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400pq208-4 

 Number of Slices:                       91  out of   3584     2%  
 Number of Slice Flip Flops:             89  out of   7168     1%  
 Number of 4 input LUTs:                165  out of   7168     2%  
 Number of IOs:                         116
 Number of bonded IOBs:                 116  out of    141    82%  
 Number of MULT18X18s:                    1  out of     16     6%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 89    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst                                | IBUF                   | 85    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 11.436ns (Maximum Frequency: 87.442MHz)
   Minimum input arrival time before clock: 5.053ns
   Maximum output required time after clock: 7.165ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 11.436ns (frequency: 87.442MHz)
  Total number of paths / destination ports: 21609 / 169
-------------------------------------------------------------------------
Delay:               11.436ns (Levels of Logic = 8)
  Source:            m2/input_selection/count_1 (FF)
  Destination:       m2/input_selection/sel_w_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: m2/input_selection/count_1 to m2/input_selection/sel_w_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.720   1.342  m2/input_selection/count_1 (m2/input_selection/count_1)
     LUT1:I0->O            1   0.551   0.000  m2/input_selection/Madd_sel_in_addsub0000_cy<1>_rt (m2/input_selection/Madd_sel_in_addsub0000_cy<1>_rt)
     MUXCY:S->O            1   0.500   0.000  m2/input_selection/Madd_sel_in_addsub0000_cy<1> (m2/input_selection/Madd_sel_in_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  m2/input_selection/Madd_sel_in_addsub0000_cy<2> (m2/input_selection/Madd_sel_in_addsub0000_cy<2>)
     XORCY:CI->O           1   0.904   1.140  m2/input_selection/Madd_sel_in_addsub0000_xor<3> (m2/input_selection/sel_in_addsub0000<3>)
     LUT2:I0->O            1   0.551   0.827  m2/input_selection/sel_in_15_and000018_SW0 (N79)
     LUT4_D:I3->O          3   0.551   0.933  m2/input_selection/sel_in_15_and0000115 (m2/input_selection/sel_in_15_and0000115)
     LUT4:I3->O           32   0.551   2.048  m2/input_selection/sel_in_0_mux00002 (m2/input_selection/N11)
     LUT3:I1->O            1   0.551   0.000  m2/input_selection/sel_w_9_mux0000 (m2/input_selection/sel_w_9_mux0000)
     FDCE:D                    0.203          m2/input_selection/sel_w_9
    ----------------------------------------
    Total                     11.436ns (5.146ns logic, 6.290ns route)
                                       (45.0% logic, 55.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 102 / 38
-------------------------------------------------------------------------
Offset:              5.053ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       m1/sel_in (FF)
  Destination Clock: clk rising

  Data Path: rst to m1/sel_in
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            86   0.821   2.162  rst_IBUF (rst_IBUF)
     INV:I->O              4   0.551   0.917  m1/rst_inv1_INV_0 (m1/rst_inv)
     FDE:CE                    0.602          m1/ld_en
    ----------------------------------------
    Total                      5.053ns (1.974ns logic, 3.079ns route)
                                       (39.1% logic, 60.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              7.165ns (Levels of Logic = 1)
  Source:            m1/done (FF)
  Destination:       done (PAD)
  Source Clock:      clk rising

  Data Path: m1/done to done
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.720   0.801  m1/done (m1/done)
     OBUF:I->O                 5.644          done_OBUF (done)
    ----------------------------------------
    Total                      7.165ns (6.364ns logic, 0.801ns route)
                                       (88.8% logic, 11.2% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.83 secs
 
--> 

Total memory usage is 4534228 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    0 (   0 filtered)

