-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity conv2d_3x3_image_filter_Pipeline_VITIS_LOOP_188_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    input_r_dout : IN STD_LOGIC_VECTOR (79 downto 0);
    input_r_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    input_r_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    input_r_empty_n : IN STD_LOGIC;
    input_r_read : OUT STD_LOGIC;
    output_r_din : OUT STD_LOGIC_VECTOR (79 downto 0);
    output_r_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    output_r_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    output_r_full_n : IN STD_LOGIC;
    output_r_write : OUT STD_LOGIC;
    cmp : IN STD_LOGIC_VECTOR (0 downto 0);
    row : IN STD_LOGIC_VECTOR (10 downto 0);
    cmp4 : IN STD_LOGIC_VECTOR (0 downto 0);
    window_adjust_0_0_0_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_0_0_0_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_0_0_0_o_ap_vld : OUT STD_LOGIC;
    window_adjust_0_2_0_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_0_2_0_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_0_2_0_o_ap_vld : OUT STD_LOGIC;
    window_adjust_1_0_0_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_1_0_0_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_1_0_0_o_ap_vld : OUT STD_LOGIC;
    window_adjust_1_2_0_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_1_2_0_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_1_2_0_o_ap_vld : OUT STD_LOGIC;
    window_adjust_2_0_0_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_2_0_0_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_2_0_0_o_ap_vld : OUT STD_LOGIC;
    window_adjust_2_2_0_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_2_2_0_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_2_2_0_o_ap_vld : OUT STD_LOGIC;
    window_adjust_0_0_1_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_0_0_1_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_0_0_1_o_ap_vld : OUT STD_LOGIC;
    window_adjust_0_2_1_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_0_2_1_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_0_2_1_o_ap_vld : OUT STD_LOGIC;
    window_adjust_1_0_1_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_1_0_1_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_1_0_1_o_ap_vld : OUT STD_LOGIC;
    window_adjust_1_2_1_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_1_2_1_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_1_2_1_o_ap_vld : OUT STD_LOGIC;
    window_adjust_2_0_1_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_2_0_1_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_2_0_1_o_ap_vld : OUT STD_LOGIC;
    window_adjust_2_2_1_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_2_2_1_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_2_2_1_o_ap_vld : OUT STD_LOGIC;
    window_adjust_0_0_2_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_0_0_2_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_0_0_2_o_ap_vld : OUT STD_LOGIC;
    window_adjust_0_2_2_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_0_2_2_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_0_2_2_o_ap_vld : OUT STD_LOGIC;
    window_adjust_1_0_2_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_1_0_2_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_1_0_2_o_ap_vld : OUT STD_LOGIC;
    window_adjust_1_2_2_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_1_2_2_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_1_2_2_o_ap_vld : OUT STD_LOGIC;
    window_adjust_2_0_2_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_2_0_2_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_2_0_2_o_ap_vld : OUT STD_LOGIC;
    window_adjust_2_2_2_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_2_2_2_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_2_2_2_o_ap_vld : OUT STD_LOGIC;
    window_adjust_0_0_3_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_0_0_3_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_0_0_3_o_ap_vld : OUT STD_LOGIC;
    window_adjust_0_2_3_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_0_2_3_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_0_2_3_o_ap_vld : OUT STD_LOGIC;
    window_adjust_1_0_3_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_1_0_3_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_1_0_3_o_ap_vld : OUT STD_LOGIC;
    window_adjust_1_2_3_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_1_2_3_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_1_2_3_o_ap_vld : OUT STD_LOGIC;
    window_adjust_2_0_3_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_2_0_3_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_2_0_3_o_ap_vld : OUT STD_LOGIC;
    window_adjust_2_2_3_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_2_2_3_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_2_2_3_o_ap_vld : OUT STD_LOGIC;
    window_adjust_0_0_4_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_0_0_4_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_0_0_4_o_ap_vld : OUT STD_LOGIC;
    window_adjust_0_2_4_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_0_2_4_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_0_2_4_o_ap_vld : OUT STD_LOGIC;
    window_adjust_1_0_4_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_1_0_4_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_1_0_4_o_ap_vld : OUT STD_LOGIC;
    window_adjust_1_2_4_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_1_2_4_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_1_2_4_o_ap_vld : OUT STD_LOGIC;
    window_adjust_2_0_4_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_2_0_4_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_2_0_4_o_ap_vld : OUT STD_LOGIC;
    window_adjust_2_2_4_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_2_2_4_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_2_2_4_o_ap_vld : OUT STD_LOGIC;
    window_adjust_0_0_5_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_0_0_5_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_0_0_5_o_ap_vld : OUT STD_LOGIC;
    window_adjust_0_2_5_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_0_2_5_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_0_2_5_o_ap_vld : OUT STD_LOGIC;
    window_adjust_1_0_5_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_1_0_5_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_1_0_5_o_ap_vld : OUT STD_LOGIC;
    window_adjust_1_2_5_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_1_2_5_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_1_2_5_o_ap_vld : OUT STD_LOGIC;
    window_adjust_2_0_5_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_2_0_5_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_2_0_5_o_ap_vld : OUT STD_LOGIC;
    window_adjust_2_2_5_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_2_2_5_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_2_2_5_o_ap_vld : OUT STD_LOGIC;
    window_adjust_0_0_6_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_0_0_6_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_0_0_6_o_ap_vld : OUT STD_LOGIC;
    window_adjust_0_2_6_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_0_2_6_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_0_2_6_o_ap_vld : OUT STD_LOGIC;
    window_adjust_1_0_6_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_1_0_6_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_1_0_6_o_ap_vld : OUT STD_LOGIC;
    window_adjust_1_2_6_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_1_2_6_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_1_2_6_o_ap_vld : OUT STD_LOGIC;
    window_adjust_2_0_6_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_2_0_6_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_2_0_6_o_ap_vld : OUT STD_LOGIC;
    window_adjust_2_2_6_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_2_2_6_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_2_2_6_o_ap_vld : OUT STD_LOGIC;
    window_adjust_0_0_7_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_0_0_7_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_0_0_7_o_ap_vld : OUT STD_LOGIC;
    window_adjust_0_2_7_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_0_2_7_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_0_2_7_o_ap_vld : OUT STD_LOGIC;
    window_adjust_1_0_7_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_1_0_7_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_1_0_7_o_ap_vld : OUT STD_LOGIC;
    window_adjust_1_2_7_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_1_2_7_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_1_2_7_o_ap_vld : OUT STD_LOGIC;
    window_adjust_2_0_7_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_2_0_7_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_2_0_7_o_ap_vld : OUT STD_LOGIC;
    window_adjust_2_2_7_i : IN STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_2_2_7_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    window_adjust_2_2_7_o_ap_vld : OUT STD_LOGIC;
    linebuf_0_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    linebuf_0_0_ce0 : OUT STD_LOGIC;
    linebuf_0_0_we0 : OUT STD_LOGIC;
    linebuf_0_0_d0 : OUT STD_LOGIC_VECTOR (79 downto 0);
    linebuf_0_0_q0 : IN STD_LOGIC_VECTOR (79 downto 0);
    linebuf_0_0_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    linebuf_0_0_ce1 : OUT STD_LOGIC;
    linebuf_0_0_q1 : IN STD_LOGIC_VECTOR (79 downto 0);
    linebuf_1_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    linebuf_1_0_ce0 : OUT STD_LOGIC;
    linebuf_1_0_we0 : OUT STD_LOGIC;
    linebuf_1_0_d0 : OUT STD_LOGIC_VECTOR (79 downto 0);
    linebuf_1_0_q0 : IN STD_LOGIC_VECTOR (79 downto 0);
    linebuf_1_0_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    linebuf_1_0_ce1 : OUT STD_LOGIC;
    linebuf_1_0_q1 : IN STD_LOGIC_VECTOR (79 downto 0);
    linebuf_2_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    linebuf_2_0_ce0 : OUT STD_LOGIC;
    linebuf_2_0_we0 : OUT STD_LOGIC;
    linebuf_2_0_d0 : OUT STD_LOGIC_VECTOR (79 downto 0);
    linebuf_2_0_q0 : IN STD_LOGIC_VECTOR (79 downto 0);
    linebuf_2_0_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    linebuf_2_0_ce1 : OUT STD_LOGIC;
    linebuf_2_0_q1 : IN STD_LOGIC_VECTOR (79 downto 0);
    linebuf_1_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    linebuf_1_1_ce0 : OUT STD_LOGIC;
    linebuf_1_1_we0 : OUT STD_LOGIC;
    linebuf_1_1_d0 : OUT STD_LOGIC_VECTOR (79 downto 0);
    linebuf_1_1_q0 : IN STD_LOGIC_VECTOR (79 downto 0);
    linebuf_1_1_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    linebuf_1_1_ce1 : OUT STD_LOGIC;
    linebuf_1_1_q1 : IN STD_LOGIC_VECTOR (79 downto 0);
    linebuf_2_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    linebuf_2_1_ce0 : OUT STD_LOGIC;
    linebuf_2_1_we0 : OUT STD_LOGIC;
    linebuf_2_1_d0 : OUT STD_LOGIC_VECTOR (79 downto 0);
    linebuf_2_1_q0 : IN STD_LOGIC_VECTOR (79 downto 0);
    linebuf_2_1_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    linebuf_2_1_ce1 : OUT STD_LOGIC;
    linebuf_2_1_q1 : IN STD_LOGIC_VECTOR (79 downto 0);
    linebuf_0_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    linebuf_0_1_ce0 : OUT STD_LOGIC;
    linebuf_0_1_we0 : OUT STD_LOGIC;
    linebuf_0_1_d0 : OUT STD_LOGIC_VECTOR (79 downto 0);
    linebuf_0_1_q0 : IN STD_LOGIC_VECTOR (79 downto 0);
    linebuf_0_1_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    linebuf_0_1_ce1 : OUT STD_LOGIC;
    linebuf_0_1_q1 : IN STD_LOGIC_VECTOR (79 downto 0) );
end;


architecture behav of conv2d_3x3_image_filter_Pipeline_VITIS_LOOP_188_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv80_0 : STD_LOGIC_VECTOR (79 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_46 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000110";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_3C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111100";
    constant ap_const_lv32_45 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000101";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv32_3B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111011";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv32_F0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011110000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_FE : STD_LOGIC_VECTOR (7 downto 0) := "11111110";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv10_3FF : STD_LOGIC_VECTOR (9 downto 0) := "1111111111";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal tmp_s_nbreadreq_fu_242_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal tmp_s_reg_4552 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_reg_4552_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp4_read_reg_4516 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_1_reg_4556 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_1_reg_4556_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op854_write_state7 : BOOLEAN;
    signal and_ln193_reg_4595 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln193_reg_4595_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op889_write_state7 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln210_fu_1044_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal input_r_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal output_r_blk_n : STD_LOGIC;
    signal reg_889 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal tmp_s_reg_4552_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_1_reg_4556_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_889_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln65_reg_4572 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_reg_4572_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_893 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_s_reg_4552_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_1_reg_4556_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_reg_4572_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp97_i_reg_4581 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp97_i_reg_4581_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_897 : STD_LOGIC_VECTOR (79 downto 0);
    signal trunc_ln189_reg_4530 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln189_reg_4530_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_901 : STD_LOGIC_VECTOR (79 downto 0);
    signal reg_905 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_s_reg_4552_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_926_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal reg_986 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_s_reg_4552_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_1_reg_4556_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_reg_4572_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp4_read_read_fu_224_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln189_fu_1001_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln189_reg_4530_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln189_reg_4530_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln189_1_fu_1005_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln189_1_reg_4539 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln189_1_reg_4539_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal lshr_ln_reg_4547 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_567_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_1_reg_4556_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_572_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp4_i13_reg_4560 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp4_i13_reg_4560_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal input_read_reg_4565 : STD_LOGIC_VECTOR (79 downto 0);
    signal icmp_ln65_reg_4572_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp4_i_reg_4576 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp97_i_fu_1024_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp97_i_reg_4581_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp97_i_reg_4581_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp97_i_reg_4581_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln193_fu_1030_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln193_reg_4595_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln193_reg_4595_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln193_reg_4595_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln193_reg_4595_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal linebuf_0_0_addr_1_reg_4603 : STD_LOGIC_VECTOR (6 downto 0);
    signal linebuf_0_0_addr_1_reg_4603_pp0_iter2_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal linebuf_0_1_addr_1_reg_4608 : STD_LOGIC_VECTOR (6 downto 0);
    signal linebuf_0_1_addr_1_reg_4608_pp0_iter2_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal linebuf_1_0_addr_1_reg_4613 : STD_LOGIC_VECTOR (6 downto 0);
    signal linebuf_1_1_addr_1_reg_4618 : STD_LOGIC_VECTOR (6 downto 0);
    signal linebuf_0_0_addr_reg_4633 : STD_LOGIC_VECTOR (6 downto 0);
    signal linebuf_0_0_addr_reg_4633_pp0_iter2_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal linebuf_0_1_addr_reg_4638 : STD_LOGIC_VECTOR (6 downto 0);
    signal linebuf_0_1_addr_reg_4638_pp0_iter2_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal linebuf_1_0_addr_reg_4643 : STD_LOGIC_VECTOR (6 downto 0);
    signal linebuf_1_1_addr_reg_4648 : STD_LOGIC_VECTOR (6 downto 0);
    signal linebuf_2_0_addr_gep_fu_347_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal linebuf_2_1_addr_gep_fu_354_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_cast_fu_1080_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast_reg_4663 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast_reg_4663_pp0_iter2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln91_fu_1098_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln91_reg_4681 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln91_reg_4681_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln91_reg_4681_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln91_reg_4681_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln1_reg_4688 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_25_reg_4693 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_25_reg_4693_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_25_reg_4693_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_cast172_fu_1136_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast172_reg_4698 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln91_7_fu_1154_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln91_7_reg_4714 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln91_7_reg_4714_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln91_7_reg_4714_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln91_1_reg_4720 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln91_fu_1168_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln91_reg_4735 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln91_reg_4735_pp0_iter3_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal linebuf_2_0_load_3_reg_4753 : STD_LOGIC_VECTOR (79 downto 0);
    signal linebuf_2_1_load_3_reg_4758 : STD_LOGIC_VECTOR (79 downto 0);
    signal zext_ln91_1_fu_1173_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln91_1_reg_4773 : STD_LOGIC_VECTOR (63 downto 0);
    signal linebuf_2_0_load_2_reg_4809 : STD_LOGIC_VECTOR (79 downto 0);
    signal linebuf_2_1_load_2_reg_4814 : STD_LOGIC_VECTOR (79 downto 0);
    signal tmp_18_reg_4819 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_19_reg_4824 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_20_reg_4829 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_21_reg_4834 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_22_reg_4839 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_23_reg_4844 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_24_reg_4849 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln105_4_fu_1253_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln105_4_reg_4854 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln91_6_fu_1273_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln91_6_reg_4869 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln91_2_fu_1554_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln91_2_reg_4885 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln119_fu_1637_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln119_reg_4891 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln119_10_fu_1650_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln119_10_reg_4896 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln44_16_fu_2143_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln44_16_reg_4901 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln44_17_fu_2295_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln44_17_reg_4906 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln44_18_fu_2447_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln44_18_reg_4911 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln44_19_fu_2599_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln44_19_reg_4916 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln44_20_fu_2751_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln44_20_reg_4921 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln44_21_fu_2903_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln44_21_reg_4926 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln44_22_fu_3055_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln44_22_reg_4931 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln44_8_fu_3255_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln44_8_reg_4936 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln44_9_fu_3407_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln44_9_reg_4941 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln44_10_fu_3559_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln44_10_reg_4946 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln44_11_fu_3711_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln44_11_reg_4951 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln44_12_fu_3863_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln44_12_reg_4956 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln44_13_fu_4015_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln44_13_reg_4961 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln44_14_fu_4167_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln44_14_reg_4966 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln184_fu_1050_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln91_5_fu_1964_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln117_fu_3078_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_637_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln117_10_fu_1581_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_627_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln117_9_fu_1574_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_647_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln117_11_fu_1588_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_916_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_936_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln119_9_fu_1644_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln119_11_fu_1656_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_657_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln117_12_fu_1595_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_946_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln119_12_fu_1662_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_667_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln117_13_fu_1602_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_956_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln119_13_fu_1668_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_677_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln117_14_fu_1609_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_966_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln119_14_fu_1674_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_687_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln117_15_fu_1616_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_976_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln119_15_fu_1680_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln105_5_fu_1257_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln117_16_fu_1623_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln105_6_fu_1261_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln105_3_fu_1542_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln119_16_fu_1686_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln117_17_fu_1630_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln119_17_fu_1692_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal col_fu_220 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal grp_fu_577_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_col_3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_col_6 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_out_1_fu_4327_p9 : STD_LOGIC_VECTOR (79 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal data_out_fu_4493_p9 : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_fu_582_p3 : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_fu_601_p3 : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_fu_620_p3 : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_fu_909_p3 : STD_LOGIC_VECTOR (79 downto 0);
    signal col_assign_1_fu_1065_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_fu_1070_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal col_assign_fu_1086_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln91_fu_1091_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_assign_3_fu_1121_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_50_fu_1126_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal col_assign_2_fu_1142_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln91_4_fu_1147_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln92_2_fu_1178_p3 : STD_LOGIC_VECTOR (79 downto 0);
    signal trunc_ln91_10_fu_1265_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln91_11_fu_1269_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln91_3_fu_1546_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln91_4_fu_1550_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln91_5_fu_1561_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln91_6_fu_1564_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln105_fu_1538_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln91_3_fu_1567_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln91_8_fu_1956_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln91_9_fu_1960_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln41_87_fu_2011_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln41_86_fu_2007_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp187_fu_2019_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal empty_40_fu_2025_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_68_fu_2029_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln41_85_fu_2003_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln41_84_fu_1999_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln41_33_fu_2049_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln41_33_fu_2055_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal window_adjust_2_0_1_load_1_cast_fu_2015_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln41_34_fu_2059_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln41_88_fu_2065_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln41_33_fu_2069_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln41_16_fu_2075_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_68_cast_fu_2037_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln41_54_fu_2079_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln41_53_fu_2045_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln41_34_fu_2089_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln44_31_fu_2095_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_78_fu_2107_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_77_fu_2099_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln44_16_fu_2123_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_16_fu_2117_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln44_16_fu_2137_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln44_32_fu_2129_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln44_16_fu_2083_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln41_92_fu_2163_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln41_91_fu_2159_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp190_fu_2171_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal empty_41_fu_2177_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_69_fu_2181_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln41_90_fu_2155_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln41_89_fu_2151_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln41_35_fu_2201_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln41_35_fu_2207_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal window_adjust_2_0_2_load_1_cast_fu_2167_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln41_36_fu_2211_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln41_93_fu_2217_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln41_35_fu_2221_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln41_17_fu_2227_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_69_cast_fu_2189_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln41_56_fu_2231_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln41_55_fu_2197_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln41_36_fu_2241_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln44_32_fu_2247_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_80_fu_2259_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_79_fu_2251_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln44_17_fu_2275_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_17_fu_2269_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln44_17_fu_2289_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln44_33_fu_2281_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln44_17_fu_2235_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln41_97_fu_2315_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln41_96_fu_2311_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp193_fu_2323_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal empty_42_fu_2329_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_70_fu_2333_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln41_95_fu_2307_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln41_94_fu_2303_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln41_37_fu_2353_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln41_37_fu_2359_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal window_adjust_2_0_3_load_1_cast_fu_2319_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln41_38_fu_2363_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln41_98_fu_2369_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln41_37_fu_2373_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln41_18_fu_2379_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_70_cast_fu_2341_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln41_58_fu_2383_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln41_57_fu_2349_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln41_38_fu_2393_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln44_33_fu_2399_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_82_fu_2411_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_81_fu_2403_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln44_18_fu_2427_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_18_fu_2421_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln44_18_fu_2441_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln44_34_fu_2433_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln44_18_fu_2387_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln41_102_fu_2467_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln41_101_fu_2463_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp196_fu_2475_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal empty_43_fu_2481_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_71_fu_2485_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln41_100_fu_2459_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln41_99_fu_2455_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln41_39_fu_2505_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln41_39_fu_2511_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal window_adjust_2_0_4_load_1_cast_fu_2471_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln41_40_fu_2515_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln41_103_fu_2521_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln41_39_fu_2525_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln41_19_fu_2531_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_71_cast_fu_2493_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln41_60_fu_2535_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln41_59_fu_2501_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln41_40_fu_2545_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln44_34_fu_2551_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_84_fu_2563_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_83_fu_2555_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln44_19_fu_2579_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_19_fu_2573_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln44_19_fu_2593_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln44_35_fu_2585_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln44_19_fu_2539_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln41_107_fu_2619_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln41_106_fu_2615_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp199_fu_2627_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal empty_44_fu_2633_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_72_fu_2637_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln41_105_fu_2611_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln41_104_fu_2607_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln41_41_fu_2657_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln41_41_fu_2663_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal window_adjust_2_0_5_load_1_cast_fu_2623_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln41_42_fu_2667_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln41_108_fu_2673_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln41_41_fu_2677_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln41_20_fu_2683_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_72_cast_fu_2645_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln41_62_fu_2687_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln41_61_fu_2653_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln41_42_fu_2697_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln44_35_fu_2703_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_86_fu_2715_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_85_fu_2707_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln44_20_fu_2731_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_20_fu_2725_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln44_20_fu_2745_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln44_36_fu_2737_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln44_20_fu_2691_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln41_112_fu_2771_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln41_111_fu_2767_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp202_fu_2779_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal empty_45_fu_2785_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_73_fu_2789_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln41_110_fu_2763_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln41_109_fu_2759_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln41_43_fu_2809_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln41_43_fu_2815_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal window_adjust_2_0_6_load_1_cast_fu_2775_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln41_44_fu_2819_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln41_113_fu_2825_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln41_43_fu_2829_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln41_21_fu_2835_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_73_cast_fu_2797_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln41_64_fu_2839_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln41_63_fu_2805_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln41_44_fu_2849_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln44_36_fu_2855_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_88_fu_2867_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_87_fu_2859_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln44_21_fu_2883_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_21_fu_2877_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln44_21_fu_2897_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln44_37_fu_2889_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln44_21_fu_2843_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln41_117_fu_2923_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln41_116_fu_2919_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp205_fu_2931_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal empty_46_fu_2937_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_74_fu_2941_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln41_115_fu_2915_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln41_114_fu_2911_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln41_45_fu_2961_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln41_45_fu_2967_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal window_adjust_2_0_7_load_1_cast_fu_2927_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln41_46_fu_2971_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln41_118_fu_2977_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln41_45_fu_2981_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln41_22_fu_2987_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_74_cast_fu_2949_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln41_66_fu_2991_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln41_65_fu_2957_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln41_46_fu_3001_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln44_37_fu_3007_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_90_fu_3019_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_89_fu_3011_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln44_22_fu_3035_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_22_fu_3029_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln44_22_fu_3049_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln44_38_fu_3041_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln44_22_fu_2995_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln91_1_fu_3063_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln91_2_fu_3067_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln91_1_fu_3071_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln41_47_fu_3123_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln41_46_fu_3119_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp163_fu_3131_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal empty_32_fu_3137_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_29_fu_3141_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln41_45_fu_3115_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln41_44_fu_3111_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln41_17_fu_3161_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln41_17_fu_3167_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal window_adjust_2_0_1_load_cast_fu_3127_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln41_18_fu_3171_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln41_48_fu_3177_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln41_17_fu_3181_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln41_8_fu_3187_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_59_cast_fu_3149_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln41_30_fu_3191_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln41_28_fu_3157_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln41_18_fu_3201_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln44_fu_3207_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_31_fu_3219_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_30_fu_3211_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln44_8_fu_3235_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_8_fu_3229_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln44_8_fu_3249_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln44_24_fu_3241_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln44_8_fu_3195_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln41_52_fu_3275_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln41_51_fu_3271_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp166_fu_3283_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal empty_33_fu_3289_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_32_fu_3293_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln41_50_fu_3267_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln41_49_fu_3263_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln41_19_fu_3313_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln41_19_fu_3319_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal window_adjust_2_0_2_load_cast_fu_3279_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln41_20_fu_3323_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln41_53_fu_3329_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln41_19_fu_3333_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln41_9_fu_3339_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_60_cast_fu_3301_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln41_34_fu_3343_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln41_32_fu_3309_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln41_20_fu_3353_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln44_24_fu_3359_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_34_fu_3371_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_33_fu_3363_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln44_9_fu_3387_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_9_fu_3381_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln44_9_fu_3401_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln44_25_fu_3393_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln44_9_fu_3347_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln41_57_fu_3427_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln41_56_fu_3423_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp169_fu_3435_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal empty_34_fu_3441_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_35_fu_3445_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln41_55_fu_3419_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln41_54_fu_3415_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln41_21_fu_3465_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln41_21_fu_3471_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal window_adjust_2_0_3_load_cast_fu_3431_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln41_22_fu_3475_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln41_58_fu_3481_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln41_21_fu_3485_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln41_10_fu_3491_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_61_cast_fu_3453_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln41_38_fu_3495_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln41_36_fu_3461_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln41_22_fu_3505_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln44_25_fu_3511_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_37_fu_3523_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_36_fu_3515_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln44_10_fu_3539_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_10_fu_3533_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln44_10_fu_3553_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln44_26_fu_3545_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln44_10_fu_3499_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln41_62_fu_3579_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln41_61_fu_3575_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp172_fu_3587_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal empty_35_fu_3593_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_38_fu_3597_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln41_60_fu_3571_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln41_59_fu_3567_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln41_23_fu_3617_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln41_23_fu_3623_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal window_adjust_2_0_4_load_cast_fu_3583_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln41_24_fu_3627_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln41_63_fu_3633_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln41_23_fu_3637_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln41_11_fu_3643_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_62_cast_fu_3605_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln41_42_fu_3647_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln41_40_fu_3613_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln41_24_fu_3657_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln44_26_fu_3663_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_40_fu_3675_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_39_fu_3667_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln44_11_fu_3691_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_11_fu_3685_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln44_11_fu_3705_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln44_27_fu_3697_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln44_11_fu_3651_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln41_67_fu_3731_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln41_66_fu_3727_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp175_fu_3739_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal empty_36_fu_3745_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_41_fu_3749_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln41_65_fu_3723_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln41_64_fu_3719_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln41_25_fu_3769_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln41_25_fu_3775_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal window_adjust_2_0_5_load_cast_fu_3735_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln41_26_fu_3779_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln41_68_fu_3785_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln41_25_fu_3789_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln41_12_fu_3795_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_63_cast_fu_3757_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln41_46_fu_3799_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln41_44_fu_3765_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln41_26_fu_3809_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln44_27_fu_3815_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_43_fu_3827_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_42_fu_3819_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln44_12_fu_3843_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_12_fu_3837_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln44_12_fu_3857_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln44_28_fu_3849_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln44_12_fu_3803_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln41_72_fu_3883_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln41_71_fu_3879_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp178_fu_3891_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal empty_37_fu_3897_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_44_fu_3901_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln41_70_fu_3875_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln41_69_fu_3871_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln41_27_fu_3921_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln41_27_fu_3927_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal window_adjust_2_0_6_load_cast_fu_3887_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln41_28_fu_3931_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln41_73_fu_3937_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln41_27_fu_3941_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln41_13_fu_3947_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_64_cast_fu_3909_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln41_48_fu_3951_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln41_47_fu_3917_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln41_28_fu_3961_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln44_28_fu_3967_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_46_fu_3979_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_45_fu_3971_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln44_13_fu_3995_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_13_fu_3989_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln44_13_fu_4009_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln44_29_fu_4001_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln44_13_fu_3955_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln41_77_fu_4035_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln41_76_fu_4031_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp181_fu_4043_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal empty_38_fu_4049_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_47_fu_4053_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln41_75_fu_4027_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln41_74_fu_4023_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln41_29_fu_4073_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln41_29_fu_4079_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal window_adjust_2_0_7_load_cast_fu_4039_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln41_30_fu_4083_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln41_78_fu_4089_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln41_29_fu_4093_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln41_14_fu_4099_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_65_cast_fu_4061_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln41_50_fu_4103_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln41_49_fu_4069_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln41_30_fu_4113_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln44_29_fu_4119_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_49_fu_4131_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_48_fu_4123_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln44_14_fu_4147_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_14_fu_4141_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln44_14_fu_4161_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln44_30_fu_4153_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln44_14_fu_4107_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln41_82_fu_4187_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln41_81_fu_4183_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp184_fu_4195_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal empty_39_fu_4201_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_67_fu_4205_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln41_80_fu_4179_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln41_79_fu_4175_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln41_31_fu_4225_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln41_31_fu_4231_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal window_adjust_2_0_0_load_1_cast_fu_4191_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln41_32_fu_4235_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln41_83_fu_4241_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln41_31_fu_4245_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln41_15_fu_4251_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_67_cast_fu_4213_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln41_52_fu_4255_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln41_51_fu_4221_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln41_32_fu_4265_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln44_30_fu_4271_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_76_fu_4283_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_75_fu_4275_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln44_15_fu_4299_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_15_fu_4293_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln44_15_fu_4313_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln44_31_fu_4305_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln44_15_fu_4259_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln44_15_fu_4319_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln41_42_fu_4353_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln41_41_fu_4349_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_fu_4361_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal empty_fu_4367_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_26_fu_4371_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln41_40_fu_4345_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln41_fu_4341_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln41_fu_4391_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln41_fu_4397_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal window_adjust_2_0_0_load_cast_fu_4357_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln41_16_fu_4401_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln41_43_fu_4407_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln41_fu_4411_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln41_fu_4417_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_58_cast_fu_4379_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln41_26_fu_4421_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln41_24_fu_4387_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln41_16_fu_4431_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln44_23_fu_4437_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_28_fu_4449_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_27_fu_4441_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln44_fu_4465_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_fu_4459_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln44_fu_4479_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln44_23_fu_4471_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln44_fu_4425_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln44_fu_4485_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_390 : BOOLEAN;
    signal ap_condition_382 : BOOLEAN;
    signal ap_condition_1061 : BOOLEAN;
    signal ap_condition_704 : BOOLEAN;
    signal ap_condition_712 : BOOLEAN;
    signal ap_condition_381 : BOOLEAN;
    signal ap_condition_391 : BOOLEAN;
    signal ap_condition_1076 : BOOLEAN;
    signal ap_condition_707 : BOOLEAN;
    signal ap_condition_715 : BOOLEAN;
    signal ap_condition_667 : BOOLEAN;
    signal ap_condition_664 : BOOLEAN;
    signal ap_condition_671 : BOOLEAN;
    signal ap_condition_689 : BOOLEAN;
    signal ap_condition_697 : BOOLEAN;
    signal ap_condition_663 : BOOLEAN;
    signal ap_condition_668 : BOOLEAN;
    signal ap_condition_674 : BOOLEAN;
    signal ap_condition_692 : BOOLEAN;
    signal ap_condition_700 : BOOLEAN;
    signal ap_condition_999 : BOOLEAN;
    signal ap_condition_1008 : BOOLEAN;
    signal ap_condition_646 : BOOLEAN;
    signal ap_condition_3197 : BOOLEAN;
    signal ap_condition_1012 : BOOLEAN;
    signal ap_condition_1019 : BOOLEAN;
    signal ap_condition_3204 : BOOLEAN;
    signal ap_condition_722 : BOOLEAN;
    signal ap_condition_417 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component conv2d_3x3_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component conv2d_3x3_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter6_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_loop_exit_ready_pp0_iter6_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_0))) then 
                ap_loop_exit_ready_pp0_iter6_reg <= ap_const_logic_0;
            elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
            end if; 
        end if;
    end process;

    col_fu_220_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_s_nbreadreq_fu_242_p3 = ap_const_lv1_0) and (cmp4_read_read_fu_224_p2 = ap_const_lv1_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_s_nbreadreq_fu_242_p3 = ap_const_lv1_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                col_fu_220 <= grp_fu_577_p2;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                col_fu_220 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                and_ln193_reg_4595 <= and_ln193_fu_1030_p2;
                and_ln193_reg_4595_pp0_iter1_reg <= and_ln193_reg_4595;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                cmp4_i13_reg_4560_pp0_iter1_reg <= cmp4_i13_reg_4560;
                cmp97_i_reg_4581 <= cmp97_i_fu_1024_p2;
                cmp97_i_reg_4581_pp0_iter1_reg <= cmp97_i_reg_4581;
                icmp_ln65_1_reg_4556_pp0_iter1_reg <= icmp_ln65_1_reg_4556;
                icmp_ln65_reg_4572_pp0_iter1_reg <= icmp_ln65_reg_4572;
                input_read_reg_4565 <= input_r_dout;
                linebuf_0_0_addr_1_reg_4603 <= zext_ln184_fu_1050_p1(7 - 1 downto 0);
                linebuf_0_0_addr_reg_4633 <= zext_ln184_fu_1050_p1(7 - 1 downto 0);
                linebuf_0_1_addr_1_reg_4608 <= zext_ln184_fu_1050_p1(7 - 1 downto 0);
                linebuf_0_1_addr_reg_4638 <= zext_ln184_fu_1050_p1(7 - 1 downto 0);
                linebuf_1_0_addr_1_reg_4613 <= zext_ln184_fu_1050_p1(7 - 1 downto 0);
                linebuf_1_0_addr_reg_4643 <= zext_ln184_fu_1050_p1(7 - 1 downto 0);
                linebuf_1_1_addr_1_reg_4618 <= zext_ln184_fu_1050_p1(7 - 1 downto 0);
                linebuf_1_1_addr_reg_4648 <= zext_ln184_fu_1050_p1(7 - 1 downto 0);
                lshr_ln1_reg_4688 <= select_ln91_fu_1091_p3(7 downto 1);
                lshr_ln_reg_4547 <= ap_sig_allocacmp_col_3(7 downto 1);
                    p_cast_reg_4663(6 downto 0) <= p_cast_fu_1080_p1(6 downto 0);
                tmp_25_reg_4693 <= input_read_reg_4565(79 downto 70);
                tmp_s_reg_4552 <= tmp_s_nbreadreq_fu_242_p3;
                tmp_s_reg_4552_pp0_iter1_reg <= tmp_s_reg_4552;
                trunc_ln189_1_reg_4539 <= trunc_ln189_1_fu_1005_p1;
                trunc_ln189_1_reg_4539_pp0_iter1_reg <= trunc_ln189_1_reg_4539;
                trunc_ln189_reg_4530 <= trunc_ln189_fu_1001_p1;
                trunc_ln189_reg_4530_pp0_iter1_reg <= trunc_ln189_reg_4530;
                trunc_ln91_reg_4681 <= trunc_ln91_fu_1098_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                and_ln193_reg_4595_pp0_iter2_reg <= and_ln193_reg_4595_pp0_iter1_reg;
                and_ln193_reg_4595_pp0_iter3_reg <= and_ln193_reg_4595_pp0_iter2_reg;
                and_ln193_reg_4595_pp0_iter4_reg <= and_ln193_reg_4595_pp0_iter3_reg;
                and_ln193_reg_4595_pp0_iter5_reg <= and_ln193_reg_4595_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                cmp97_i_reg_4581_pp0_iter2_reg <= cmp97_i_reg_4581_pp0_iter1_reg;
                cmp97_i_reg_4581_pp0_iter3_reg <= cmp97_i_reg_4581_pp0_iter2_reg;
                cmp97_i_reg_4581_pp0_iter4_reg <= cmp97_i_reg_4581_pp0_iter3_reg;
                icmp_ln65_1_reg_4556_pp0_iter2_reg <= icmp_ln65_1_reg_4556_pp0_iter1_reg;
                icmp_ln65_1_reg_4556_pp0_iter3_reg <= icmp_ln65_1_reg_4556_pp0_iter2_reg;
                icmp_ln65_1_reg_4556_pp0_iter4_reg <= icmp_ln65_1_reg_4556_pp0_iter3_reg;
                icmp_ln65_1_reg_4556_pp0_iter5_reg <= icmp_ln65_1_reg_4556_pp0_iter4_reg;
                icmp_ln65_reg_4572_pp0_iter2_reg <= icmp_ln65_reg_4572_pp0_iter1_reg;
                icmp_ln65_reg_4572_pp0_iter3_reg <= icmp_ln65_reg_4572_pp0_iter2_reg;
                icmp_ln65_reg_4572_pp0_iter4_reg <= icmp_ln65_reg_4572_pp0_iter3_reg;
                linebuf_0_0_addr_1_reg_4603_pp0_iter2_reg <= linebuf_0_0_addr_1_reg_4603;
                linebuf_0_0_addr_reg_4633_pp0_iter2_reg <= linebuf_0_0_addr_reg_4633;
                linebuf_0_1_addr_1_reg_4608_pp0_iter2_reg <= linebuf_0_1_addr_1_reg_4608;
                linebuf_0_1_addr_reg_4638_pp0_iter2_reg <= linebuf_0_1_addr_reg_4638;
                lshr_ln91_1_reg_4720 <= select_ln91_4_fu_1147_p3(7 downto 1);
                    p_cast172_reg_4698(6 downto 0) <= p_cast172_fu_1136_p1(6 downto 0);
                    p_cast_reg_4663_pp0_iter2_reg(6 downto 0) <= p_cast_reg_4663(6 downto 0);
                reg_889_pp0_iter3_reg <= reg_889;
                select_ln119_10_reg_4896 <= select_ln119_10_fu_1650_p3;
                select_ln119_reg_4891 <= select_ln119_fu_1637_p3;
                select_ln44_10_reg_4946 <= select_ln44_10_fu_3559_p3;
                select_ln44_11_reg_4951 <= select_ln44_11_fu_3711_p3;
                select_ln44_12_reg_4956 <= select_ln44_12_fu_3863_p3;
                select_ln44_13_reg_4961 <= select_ln44_13_fu_4015_p3;
                select_ln44_14_reg_4966 <= select_ln44_14_fu_4167_p3;
                select_ln44_16_reg_4901 <= select_ln44_16_fu_2143_p3;
                select_ln44_17_reg_4906 <= select_ln44_17_fu_2295_p3;
                select_ln44_18_reg_4911 <= select_ln44_18_fu_2447_p3;
                select_ln44_19_reg_4916 <= select_ln44_19_fu_2599_p3;
                select_ln44_20_reg_4921 <= select_ln44_20_fu_2751_p3;
                select_ln44_21_reg_4926 <= select_ln44_21_fu_2903_p3;
                select_ln44_22_reg_4931 <= select_ln44_22_fu_3055_p3;
                select_ln44_8_reg_4936 <= select_ln44_8_fu_3255_p3;
                select_ln44_9_reg_4941 <= select_ln44_9_fu_3407_p3;
                select_ln91_2_reg_4885 <= select_ln91_2_fu_1554_p3;
                select_ln91_6_reg_4869 <= select_ln91_6_fu_1273_p3;
                tmp_18_reg_4819 <= select_ln92_2_fu_1178_p3(79 downto 70);
                tmp_19_reg_4824 <= select_ln92_2_fu_1178_p3(69 downto 60);
                tmp_20_reg_4829 <= select_ln92_2_fu_1178_p3(59 downto 50);
                tmp_21_reg_4834 <= select_ln92_2_fu_1178_p3(49 downto 40);
                tmp_22_reg_4839 <= select_ln92_2_fu_1178_p3(39 downto 30);
                tmp_23_reg_4844 <= select_ln92_2_fu_1178_p3(29 downto 20);
                tmp_24_reg_4849 <= select_ln92_2_fu_1178_p3(19 downto 10);
                tmp_25_reg_4693_pp0_iter2_reg <= tmp_25_reg_4693;
                tmp_25_reg_4693_pp0_iter3_reg <= tmp_25_reg_4693_pp0_iter2_reg;
                tmp_s_reg_4552_pp0_iter2_reg <= tmp_s_reg_4552_pp0_iter1_reg;
                tmp_s_reg_4552_pp0_iter3_reg <= tmp_s_reg_4552_pp0_iter2_reg;
                tmp_s_reg_4552_pp0_iter4_reg <= tmp_s_reg_4552_pp0_iter3_reg;
                tmp_s_reg_4552_pp0_iter5_reg <= tmp_s_reg_4552_pp0_iter4_reg;
                trunc_ln105_4_reg_4854 <= trunc_ln105_4_fu_1253_p1;
                trunc_ln189_reg_4530_pp0_iter2_reg <= trunc_ln189_reg_4530_pp0_iter1_reg;
                trunc_ln189_reg_4530_pp0_iter3_reg <= trunc_ln189_reg_4530_pp0_iter2_reg;
                trunc_ln91_7_reg_4714 <= trunc_ln91_7_fu_1154_p1;
                trunc_ln91_7_reg_4714_pp0_iter3_reg <= trunc_ln91_7_reg_4714;
                trunc_ln91_7_reg_4714_pp0_iter4_reg <= trunc_ln91_7_reg_4714_pp0_iter3_reg;
                trunc_ln91_reg_4681_pp0_iter2_reg <= trunc_ln91_reg_4681;
                trunc_ln91_reg_4681_pp0_iter3_reg <= trunc_ln91_reg_4681_pp0_iter2_reg;
                trunc_ln91_reg_4681_pp0_iter4_reg <= trunc_ln91_reg_4681_pp0_iter3_reg;
                    zext_ln91_1_reg_4773(6 downto 0) <= zext_ln91_1_fu_1173_p1(6 downto 0);
                    zext_ln91_reg_4735(6 downto 0) <= zext_ln91_fu_1168_p1(6 downto 0);
                    zext_ln91_reg_4735_pp0_iter3_reg(6 downto 0) <= zext_ln91_reg_4735(6 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cmp4_i13_reg_4560 <= grp_fu_572_p2;
                cmp4_i_reg_4576 <= grp_fu_572_p2;
                icmp_ln65_1_reg_4556 <= grp_fu_567_p2;
                icmp_ln65_reg_4572 <= grp_fu_567_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                linebuf_2_0_load_2_reg_4809 <= linebuf_2_0_q1;
                linebuf_2_1_load_2_reg_4814 <= linebuf_2_1_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                linebuf_2_0_load_3_reg_4753 <= linebuf_2_0_q0;
                linebuf_2_1_load_3_reg_4758 <= linebuf_2_1_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4 = ap_const_lv1_1) and (icmp_ln65_1_reg_4556_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln65_reg_4572_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then
                reg_889 <= grp_fu_582_p3(79 downto 70);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4 = ap_const_lv1_1) and (icmp_ln65_1_reg_4556_pp0_iter2_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp97_i_reg_4581_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln65_reg_4572_pp0_iter2_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then
                reg_893 <= grp_fu_601_p3(79 downto 70);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4 = ap_const_lv1_1) and (trunc_ln189_reg_4530_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln65_1_reg_4556_pp0_iter2_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln189_reg_4530_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln65_reg_4572_pp0_iter2_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then
                reg_897 <= linebuf_1_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4 = ap_const_lv1_1) and (trunc_ln189_reg_4530_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln65_1_reg_4556_pp0_iter2_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln189_reg_4530_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln65_reg_4572_pp0_iter2_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then
                reg_901 <= linebuf_1_1_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4 = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_s_reg_4552_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then
                reg_905 <= window_adjust_0_2_0_i;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4 = ap_const_lv1_1) and (icmp_ln65_1_reg_4556_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then
                reg_986 <= grp_fu_909_p3(69 downto 60);
            end if;
        end if;
    end process;
    p_cast_reg_4663(63 downto 7) <= "000000000000000000000000000000000000000000000000000000000";
    p_cast_reg_4663_pp0_iter2_reg(63 downto 7) <= "000000000000000000000000000000000000000000000000000000000";
    p_cast172_reg_4698(63 downto 7) <= "000000000000000000000000000000000000000000000000000000000";
    zext_ln91_reg_4735(63 downto 7) <= "000000000000000000000000000000000000000000000000000000000";
    zext_ln91_reg_4735_pp0_iter3_reg(63 downto 7) <= "000000000000000000000000000000000000000000000000000000000";
    zext_ln91_1_reg_4773(63 downto 7) <= "000000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln41_16_fu_4431_p2 <= std_logic_vector(signed(sext_ln41_26_fu_4421_p1) + signed(sext_ln41_24_fu_4387_p1));
    add_ln41_17_fu_3181_p2 <= std_logic_vector(unsigned(sub_ln41_18_fu_3171_p2) + unsigned(zext_ln41_48_fu_3177_p1));
    add_ln41_18_fu_3201_p2 <= std_logic_vector(signed(sext_ln41_30_fu_3191_p1) + signed(sext_ln41_28_fu_3157_p1));
    add_ln41_19_fu_3333_p2 <= std_logic_vector(unsigned(sub_ln41_20_fu_3323_p2) + unsigned(zext_ln41_53_fu_3329_p1));
    add_ln41_20_fu_3353_p2 <= std_logic_vector(signed(sext_ln41_34_fu_3343_p1) + signed(sext_ln41_32_fu_3309_p1));
    add_ln41_21_fu_3485_p2 <= std_logic_vector(unsigned(sub_ln41_22_fu_3475_p2) + unsigned(zext_ln41_58_fu_3481_p1));
    add_ln41_22_fu_3505_p2 <= std_logic_vector(signed(sext_ln41_38_fu_3495_p1) + signed(sext_ln41_36_fu_3461_p1));
    add_ln41_23_fu_3637_p2 <= std_logic_vector(unsigned(sub_ln41_24_fu_3627_p2) + unsigned(zext_ln41_63_fu_3633_p1));
    add_ln41_24_fu_3657_p2 <= std_logic_vector(signed(sext_ln41_42_fu_3647_p1) + signed(sext_ln41_40_fu_3613_p1));
    add_ln41_25_fu_3789_p2 <= std_logic_vector(unsigned(sub_ln41_26_fu_3779_p2) + unsigned(zext_ln41_68_fu_3785_p1));
    add_ln41_26_fu_3809_p2 <= std_logic_vector(signed(sext_ln41_46_fu_3799_p1) + signed(sext_ln41_44_fu_3765_p1));
    add_ln41_27_fu_3941_p2 <= std_logic_vector(unsigned(sub_ln41_28_fu_3931_p2) + unsigned(zext_ln41_73_fu_3937_p1));
    add_ln41_28_fu_3961_p2 <= std_logic_vector(signed(sext_ln41_48_fu_3951_p1) + signed(sext_ln41_47_fu_3917_p1));
    add_ln41_29_fu_4093_p2 <= std_logic_vector(unsigned(sub_ln41_30_fu_4083_p2) + unsigned(zext_ln41_78_fu_4089_p1));
    add_ln41_30_fu_4113_p2 <= std_logic_vector(signed(sext_ln41_50_fu_4103_p1) + signed(sext_ln41_49_fu_4069_p1));
    add_ln41_31_fu_4245_p2 <= std_logic_vector(unsigned(sub_ln41_32_fu_4235_p2) + unsigned(zext_ln41_83_fu_4241_p1));
    add_ln41_32_fu_4265_p2 <= std_logic_vector(signed(sext_ln41_52_fu_4255_p1) + signed(sext_ln41_51_fu_4221_p1));
    add_ln41_33_fu_2069_p2 <= std_logic_vector(unsigned(sub_ln41_34_fu_2059_p2) + unsigned(zext_ln41_88_fu_2065_p1));
    add_ln41_34_fu_2089_p2 <= std_logic_vector(signed(sext_ln41_54_fu_2079_p1) + signed(sext_ln41_53_fu_2045_p1));
    add_ln41_35_fu_2221_p2 <= std_logic_vector(unsigned(sub_ln41_36_fu_2211_p2) + unsigned(zext_ln41_93_fu_2217_p1));
    add_ln41_36_fu_2241_p2 <= std_logic_vector(signed(sext_ln41_56_fu_2231_p1) + signed(sext_ln41_55_fu_2197_p1));
    add_ln41_37_fu_2373_p2 <= std_logic_vector(unsigned(sub_ln41_38_fu_2363_p2) + unsigned(zext_ln41_98_fu_2369_p1));
    add_ln41_38_fu_2393_p2 <= std_logic_vector(signed(sext_ln41_58_fu_2383_p1) + signed(sext_ln41_57_fu_2349_p1));
    add_ln41_39_fu_2525_p2 <= std_logic_vector(unsigned(sub_ln41_40_fu_2515_p2) + unsigned(zext_ln41_103_fu_2521_p1));
    add_ln41_40_fu_2545_p2 <= std_logic_vector(signed(sext_ln41_60_fu_2535_p1) + signed(sext_ln41_59_fu_2501_p1));
    add_ln41_41_fu_2677_p2 <= std_logic_vector(unsigned(sub_ln41_42_fu_2667_p2) + unsigned(zext_ln41_108_fu_2673_p1));
    add_ln41_42_fu_2697_p2 <= std_logic_vector(signed(sext_ln41_62_fu_2687_p1) + signed(sext_ln41_61_fu_2653_p1));
    add_ln41_43_fu_2829_p2 <= std_logic_vector(unsigned(sub_ln41_44_fu_2819_p2) + unsigned(zext_ln41_113_fu_2825_p1));
    add_ln41_44_fu_2849_p2 <= std_logic_vector(signed(sext_ln41_64_fu_2839_p1) + signed(sext_ln41_63_fu_2805_p1));
    add_ln41_45_fu_2981_p2 <= std_logic_vector(unsigned(sub_ln41_46_fu_2971_p2) + unsigned(zext_ln41_118_fu_2977_p1));
    add_ln41_46_fu_3001_p2 <= std_logic_vector(signed(sext_ln41_66_fu_2991_p1) + signed(sext_ln41_65_fu_2957_p1));
    add_ln41_fu_4411_p2 <= std_logic_vector(unsigned(sub_ln41_16_fu_4401_p2) + unsigned(zext_ln41_43_fu_4407_p1));
    add_ln44_10_fu_3499_p2 <= std_logic_vector(unsigned(trunc_ln41_10_fu_3491_p1) + unsigned(tmp_61_cast_fu_3453_p3));
    add_ln44_11_fu_3651_p2 <= std_logic_vector(unsigned(trunc_ln41_11_fu_3643_p1) + unsigned(tmp_62_cast_fu_3605_p3));
    add_ln44_12_fu_3803_p2 <= std_logic_vector(unsigned(trunc_ln41_12_fu_3795_p1) + unsigned(tmp_63_cast_fu_3757_p3));
    add_ln44_13_fu_3955_p2 <= std_logic_vector(unsigned(trunc_ln41_13_fu_3947_p1) + unsigned(tmp_64_cast_fu_3909_p3));
    add_ln44_14_fu_4107_p2 <= std_logic_vector(unsigned(trunc_ln41_14_fu_4099_p1) + unsigned(tmp_65_cast_fu_4061_p3));
    add_ln44_15_fu_4259_p2 <= std_logic_vector(unsigned(trunc_ln41_15_fu_4251_p1) + unsigned(tmp_67_cast_fu_4213_p3));
    add_ln44_16_fu_2083_p2 <= std_logic_vector(unsigned(trunc_ln41_16_fu_2075_p1) + unsigned(tmp_68_cast_fu_2037_p3));
    add_ln44_17_fu_2235_p2 <= std_logic_vector(unsigned(trunc_ln41_17_fu_2227_p1) + unsigned(tmp_69_cast_fu_2189_p3));
    add_ln44_18_fu_2387_p2 <= std_logic_vector(unsigned(trunc_ln41_18_fu_2379_p1) + unsigned(tmp_70_cast_fu_2341_p3));
    add_ln44_19_fu_2539_p2 <= std_logic_vector(unsigned(trunc_ln41_19_fu_2531_p1) + unsigned(tmp_71_cast_fu_2493_p3));
    add_ln44_20_fu_2691_p2 <= std_logic_vector(unsigned(trunc_ln41_20_fu_2683_p1) + unsigned(tmp_72_cast_fu_2645_p3));
    add_ln44_21_fu_2843_p2 <= std_logic_vector(unsigned(trunc_ln41_21_fu_2835_p1) + unsigned(tmp_73_cast_fu_2797_p3));
    add_ln44_22_fu_2995_p2 <= std_logic_vector(unsigned(trunc_ln41_22_fu_2987_p1) + unsigned(tmp_74_cast_fu_2949_p3));
    add_ln44_8_fu_3195_p2 <= std_logic_vector(unsigned(trunc_ln41_8_fu_3187_p1) + unsigned(tmp_59_cast_fu_3149_p3));
    add_ln44_9_fu_3347_p2 <= std_logic_vector(unsigned(trunc_ln41_9_fu_3339_p1) + unsigned(tmp_60_cast_fu_3301_p3));
    add_ln44_fu_4425_p2 <= std_logic_vector(unsigned(trunc_ln41_fu_4417_p1) + unsigned(tmp_58_cast_fu_4379_p3));
    and_ln193_fu_1030_p2 <= (grp_fu_567_p2 and cmp);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_state1_pp0_stage0_iter0, ap_block_state7_pp0_stage0_iter6, ap_start_int)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state7_pp0_stage0_iter6)) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_state1_pp0_stage0_iter0, ap_block_state7_pp0_stage0_iter6, ap_start_int)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state7_pp0_stage0_iter6)) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_state1_pp0_stage0_iter0, ap_block_state7_pp0_stage0_iter6, ap_start_int)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state7_pp0_stage0_iter6)) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(input_r_empty_n, tmp_s_nbreadreq_fu_242_p3)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((tmp_s_nbreadreq_fu_242_p3 = ap_const_lv1_1) and (input_r_empty_n = ap_const_logic_0));
    end process;


    ap_block_state7_pp0_stage0_iter6_assign_proc : process(output_r_full_n, ap_predicate_op854_write_state7, ap_predicate_op889_write_state7)
    begin
                ap_block_state7_pp0_stage0_iter6 <= (((ap_predicate_op889_write_state7 = ap_const_boolean_1) and (output_r_full_n = ap_const_logic_0)) or ((ap_predicate_op854_write_state7 = ap_const_boolean_1) and (output_r_full_n = ap_const_logic_0)));
    end process;


    ap_condition_1008_assign_proc : process(tmp_s_reg_4552, cmp4_read_reg_4516, icmp_ln65_reg_4572, trunc_ln189_reg_4530)
    begin
                ap_condition_1008 <= ((cmp4_read_reg_4516 = ap_const_lv1_0) and (tmp_s_reg_4552 = ap_const_lv1_1) and (trunc_ln189_reg_4530 = ap_const_lv1_1) and (icmp_ln65_reg_4572 = ap_const_lv1_1));
    end process;


    ap_condition_1012_assign_proc : process(tmp_s_reg_4552, cmp4, trunc_ln189_reg_4530)
    begin
                ap_condition_1012 <= ((cmp4 = ap_const_lv1_1) and (tmp_s_reg_4552 = ap_const_lv1_0) and (trunc_ln189_reg_4530 = ap_const_lv1_1));
    end process;


    ap_condition_1019_assign_proc : process(tmp_s_reg_4552, cmp4_read_reg_4516, icmp_ln65_reg_4572, trunc_ln189_reg_4530)
    begin
                ap_condition_1019 <= ((cmp4_read_reg_4516 = ap_const_lv1_0) and (tmp_s_reg_4552 = ap_const_lv1_1) and (trunc_ln189_reg_4530 = ap_const_lv1_0) and (icmp_ln65_reg_4572 = ap_const_lv1_1));
    end process;


    ap_condition_1061_assign_proc : process(tmp_s_reg_4552_pp0_iter2_reg, icmp_ln65_reg_4572_pp0_iter2_reg, cmp97_i_reg_4581_pp0_iter2_reg, trunc_ln189_reg_4530_pp0_iter2_reg)
    begin
                ap_condition_1061 <= ((trunc_ln189_reg_4530_pp0_iter2_reg = ap_const_lv1_1) and (cmp97_i_reg_4581_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln65_reg_4572_pp0_iter2_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter2_reg = ap_const_lv1_1));
    end process;


    ap_condition_1076_assign_proc : process(tmp_s_reg_4552_pp0_iter2_reg, icmp_ln65_reg_4572_pp0_iter2_reg, cmp97_i_reg_4581_pp0_iter2_reg, trunc_ln189_reg_4530_pp0_iter2_reg)
    begin
                ap_condition_1076 <= ((trunc_ln189_reg_4530_pp0_iter2_reg = ap_const_lv1_0) and (cmp97_i_reg_4581_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln65_reg_4572_pp0_iter2_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter2_reg = ap_const_lv1_1));
    end process;


    ap_condition_3197_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, trunc_ln189_reg_4530)
    begin
                ap_condition_3197 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln189_reg_4530 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_3204_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, trunc_ln189_reg_4530)
    begin
                ap_condition_3204 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln189_reg_4530 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_381_assign_proc : process(cmp4, tmp_s_reg_4552_pp0_iter2_reg, trunc_ln189_reg_4530_pp0_iter2_reg)
    begin
                ap_condition_381 <= ((cmp4 = ap_const_lv1_1) and (trunc_ln189_reg_4530_pp0_iter2_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter2_reg = ap_const_lv1_0));
    end process;


    ap_condition_382_assign_proc : process(cmp4, tmp_s_reg_4552_pp0_iter2_reg, icmp_ln65_1_reg_4556_pp0_iter2_reg, trunc_ln189_reg_4530_pp0_iter2_reg)
    begin
                ap_condition_382 <= ((cmp4 = ap_const_lv1_1) and (trunc_ln189_reg_4530_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln65_1_reg_4556_pp0_iter2_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter2_reg = ap_const_lv1_0));
    end process;


    ap_condition_390_assign_proc : process(cmp4, tmp_s_reg_4552_pp0_iter2_reg, trunc_ln189_reg_4530_pp0_iter2_reg)
    begin
                ap_condition_390 <= ((cmp4 = ap_const_lv1_1) and (trunc_ln189_reg_4530_pp0_iter2_reg = ap_const_lv1_0) and (tmp_s_reg_4552_pp0_iter2_reg = ap_const_lv1_0));
    end process;


    ap_condition_391_assign_proc : process(cmp4, tmp_s_reg_4552_pp0_iter2_reg, icmp_ln65_1_reg_4556_pp0_iter2_reg, trunc_ln189_reg_4530_pp0_iter2_reg)
    begin
                ap_condition_391 <= ((cmp4 = ap_const_lv1_1) and (trunc_ln189_reg_4530_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln65_1_reg_4556_pp0_iter2_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter2_reg = ap_const_lv1_0));
    end process;


    ap_condition_417_assign_proc : process(cmp4, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_1_reg_4556_pp0_iter3_reg)
    begin
                ap_condition_417 <= ((cmp4 = ap_const_lv1_1) and (icmp_ln65_1_reg_4556_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_0));
    end process;


    ap_condition_646_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
                ap_condition_646 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_663_assign_proc : process(cmp4, tmp_s_reg_4552_pp0_iter1_reg, trunc_ln189_reg_4530_pp0_iter1_reg)
    begin
                ap_condition_663 <= ((cmp4 = ap_const_lv1_1) and (trunc_ln189_reg_4530_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_condition_664_assign_proc : process(cmp4, tmp_s_reg_4552_pp0_iter1_reg, icmp_ln65_1_reg_4556_pp0_iter1_reg, trunc_ln189_reg_4530_pp0_iter1_reg)
    begin
                ap_condition_664 <= ((cmp4 = ap_const_lv1_1) and (trunc_ln189_reg_4530_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln65_1_reg_4556_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_condition_667_assign_proc : process(cmp4, tmp_s_reg_4552_pp0_iter1_reg, trunc_ln189_reg_4530_pp0_iter1_reg)
    begin
                ap_condition_667 <= ((cmp4 = ap_const_lv1_1) and (trunc_ln189_reg_4530_pp0_iter1_reg = ap_const_lv1_0) and (tmp_s_reg_4552_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_condition_668_assign_proc : process(cmp4, tmp_s_reg_4552_pp0_iter1_reg, icmp_ln65_1_reg_4556_pp0_iter1_reg, trunc_ln189_reg_4530_pp0_iter1_reg)
    begin
                ap_condition_668 <= ((cmp4 = ap_const_lv1_1) and (trunc_ln189_reg_4530_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln65_1_reg_4556_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_condition_671_assign_proc : process(tmp_s_reg_4552_pp0_iter1_reg, icmp_ln65_reg_4572_pp0_iter1_reg, trunc_ln189_reg_4530_pp0_iter1_reg)
    begin
                ap_condition_671 <= ((trunc_ln189_reg_4530_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln65_reg_4572_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_condition_674_assign_proc : process(tmp_s_reg_4552_pp0_iter1_reg, icmp_ln65_reg_4572_pp0_iter1_reg, trunc_ln189_reg_4530_pp0_iter1_reg)
    begin
                ap_condition_674 <= ((trunc_ln189_reg_4530_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln65_reg_4572_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_condition_689_assign_proc : process(cmp4, tmp_s_reg_4552_pp0_iter2_reg, icmp_ln65_1_reg_4556_pp0_iter2_reg, trunc_ln91_7_reg_4714)
    begin
                ap_condition_689 <= ((cmp4 = ap_const_lv1_1) and (trunc_ln91_7_reg_4714 = ap_const_lv1_0) and (icmp_ln65_1_reg_4556_pp0_iter2_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter2_reg = ap_const_lv1_0));
    end process;


    ap_condition_692_assign_proc : process(cmp4, tmp_s_reg_4552_pp0_iter2_reg, icmp_ln65_1_reg_4556_pp0_iter2_reg, trunc_ln91_7_reg_4714)
    begin
                ap_condition_692 <= ((cmp4 = ap_const_lv1_1) and (trunc_ln91_7_reg_4714 = ap_const_lv1_1) and (icmp_ln65_1_reg_4556_pp0_iter2_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter2_reg = ap_const_lv1_0));
    end process;


    ap_condition_697_assign_proc : process(tmp_s_reg_4552_pp0_iter2_reg, icmp_ln65_reg_4572_pp0_iter2_reg, trunc_ln91_reg_4681_pp0_iter2_reg)
    begin
                ap_condition_697 <= ((trunc_ln91_reg_4681_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln65_reg_4572_pp0_iter2_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter2_reg = ap_const_lv1_1));
    end process;


    ap_condition_700_assign_proc : process(tmp_s_reg_4552_pp0_iter2_reg, icmp_ln65_reg_4572_pp0_iter2_reg, trunc_ln91_reg_4681_pp0_iter2_reg)
    begin
                ap_condition_700 <= ((trunc_ln91_reg_4681_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln65_reg_4572_pp0_iter2_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter2_reg = ap_const_lv1_1));
    end process;


    ap_condition_704_assign_proc : process(cmp4, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_1_reg_4556_pp0_iter3_reg, trunc_ln91_7_reg_4714_pp0_iter3_reg)
    begin
                ap_condition_704 <= ((cmp4 = ap_const_lv1_1) and (trunc_ln91_7_reg_4714_pp0_iter3_reg = ap_const_lv1_0) and (icmp_ln65_1_reg_4556_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_0));
    end process;


    ap_condition_707_assign_proc : process(cmp4, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_1_reg_4556_pp0_iter3_reg, trunc_ln91_7_reg_4714_pp0_iter3_reg)
    begin
                ap_condition_707 <= ((cmp4 = ap_const_lv1_1) and (trunc_ln91_7_reg_4714_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln65_1_reg_4556_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_0));
    end process;


    ap_condition_712_assign_proc : process(tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg, cmp97_i_reg_4581_pp0_iter3_reg, trunc_ln91_reg_4681_pp0_iter3_reg)
    begin
                ap_condition_712 <= ((trunc_ln91_reg_4681_pp0_iter3_reg = ap_const_lv1_0) and (cmp97_i_reg_4581_pp0_iter3_reg = ap_const_lv1_0) and (icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1));
    end process;


    ap_condition_715_assign_proc : process(tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg, cmp97_i_reg_4581_pp0_iter3_reg, trunc_ln91_reg_4681_pp0_iter3_reg)
    begin
                ap_condition_715 <= ((trunc_ln91_reg_4681_pp0_iter3_reg = ap_const_lv1_1) and (cmp97_i_reg_4581_pp0_iter3_reg = ap_const_lv1_0) and (icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1));
    end process;


    ap_condition_722_assign_proc : process(cmp4, tmp_s_reg_4552_pp0_iter4_reg, icmp_ln65_1_reg_4556_pp0_iter4_reg)
    begin
                ap_condition_722 <= ((cmp4 = ap_const_lv1_1) and (icmp_ln65_1_reg_4556_pp0_iter4_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter4_reg = ap_const_lv1_0));
    end process;


    ap_condition_999_assign_proc : process(tmp_s_reg_4552, cmp4, trunc_ln189_reg_4530)
    begin
                ap_condition_999 <= ((cmp4 = ap_const_lv1_1) and (tmp_s_reg_4552 = ap_const_lv1_0) and (trunc_ln189_reg_4530 = ap_const_lv1_0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, icmp_ln210_fu_1044_p2, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln210_fu_1044_p2 = ap_const_lv1_0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter6_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter6_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_predicate_op854_write_state7_assign_proc : process(tmp_s_reg_4552_pp0_iter5_reg, icmp_ln65_1_reg_4556_pp0_iter5_reg, cmp4)
    begin
                ap_predicate_op854_write_state7 <= ((icmp_ln65_1_reg_4556_pp0_iter5_reg = ap_const_lv1_1) and (cmp4 = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter5_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op889_write_state7_assign_proc : process(tmp_s_reg_4552_pp0_iter5_reg, and_ln193_reg_4595_pp0_iter5_reg)
    begin
                ap_predicate_op889_write_state7 <= ((tmp_s_reg_4552_pp0_iter5_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln193_reg_4595_pp0_iter5_reg));
    end process;


    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_col_3_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, col_fu_220, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_col_3 <= ap_const_lv32_0;
        else 
            ap_sig_allocacmp_col_3 <= col_fu_220;
        end if; 
    end process;


    ap_sig_allocacmp_col_6_assign_proc : process(ap_CS_fsm_pp0_stage0, tmp_s_nbreadreq_fu_242_p3, ap_block_pp0_stage0, cmp4_read_read_fu_224_p2, col_fu_220, grp_fu_577_p2, ap_loop_init, ap_start_int)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_s_nbreadreq_fu_242_p3 = ap_const_lv1_0) and (cmp4_read_read_fu_224_p2 = ap_const_lv1_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_s_nbreadreq_fu_242_p3 = ap_const_lv1_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            ap_sig_allocacmp_col_6 <= grp_fu_577_p2;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_col_6 <= ap_const_lv32_0;
        else 
            ap_sig_allocacmp_col_6 <= col_fu_220;
        end if; 
    end process;

    cmp4_read_read_fu_224_p2 <= cmp4;
    cmp4_read_reg_4516 <= cmp4;
    cmp97_i_fu_1024_p2 <= "1" when (row = ap_const_lv11_1) else "0";
    col_assign_1_fu_1065_p2 <= std_logic_vector(unsigned(trunc_ln189_1_reg_4539) + unsigned(ap_const_lv8_FF));
    col_assign_2_fu_1142_p2 <= std_logic_vector(unsigned(trunc_ln189_1_reg_4539_pp0_iter1_reg) + unsigned(ap_const_lv8_FE));
    col_assign_3_fu_1121_p2 <= std_logic_vector(unsigned(trunc_ln189_1_reg_4539_pp0_iter1_reg) + unsigned(ap_const_lv8_FF));
    col_assign_fu_1086_p2 <= std_logic_vector(unsigned(trunc_ln189_1_reg_4539) + unsigned(ap_const_lv8_FE));
    data_out_1_fu_4327_p9 <= (((((((select_ln44_15_fu_4319_p3 & select_ln44_16_reg_4901) & select_ln44_17_reg_4906) & select_ln44_18_reg_4911) & select_ln44_19_reg_4916) & select_ln44_20_reg_4921) & select_ln44_21_reg_4926) & select_ln44_22_reg_4931);
    data_out_fu_4493_p9 <= (((((((select_ln44_fu_4485_p3 & select_ln44_8_reg_4936) & select_ln44_9_reg_4941) & select_ln44_10_reg_4946) & select_ln44_11_reg_4951) & select_ln44_12_reg_4956) & select_ln44_13_reg_4961) & select_ln44_14_reg_4966);
    empty_32_fu_3137_p1 <= tmp163_fu_3131_p2(9 - 1 downto 0);
    empty_33_fu_3289_p1 <= tmp166_fu_3283_p2(9 - 1 downto 0);
    empty_34_fu_3441_p1 <= tmp169_fu_3435_p2(9 - 1 downto 0);
    empty_35_fu_3593_p1 <= tmp172_fu_3587_p2(9 - 1 downto 0);
    empty_36_fu_3745_p1 <= tmp175_fu_3739_p2(9 - 1 downto 0);
    empty_37_fu_3897_p1 <= tmp178_fu_3891_p2(9 - 1 downto 0);
    empty_38_fu_4049_p1 <= tmp181_fu_4043_p2(9 - 1 downto 0);
    empty_39_fu_4201_p1 <= tmp184_fu_4195_p2(9 - 1 downto 0);
    empty_40_fu_2025_p1 <= tmp187_fu_2019_p2(9 - 1 downto 0);
    empty_41_fu_2177_p1 <= tmp190_fu_2171_p2(9 - 1 downto 0);
    empty_42_fu_2329_p1 <= tmp193_fu_2323_p2(9 - 1 downto 0);
    empty_43_fu_2481_p1 <= tmp196_fu_2475_p2(9 - 1 downto 0);
    empty_44_fu_2633_p1 <= tmp199_fu_2627_p2(9 - 1 downto 0);
    empty_45_fu_2785_p1 <= tmp202_fu_2779_p2(9 - 1 downto 0);
    empty_46_fu_2937_p1 <= tmp205_fu_2931_p2(9 - 1 downto 0);
    empty_fu_4367_p1 <= tmp_fu_4361_p2(9 - 1 downto 0);
    grp_fu_567_p2 <= "1" when (signed(ap_sig_allocacmp_col_3) > signed(ap_const_lv32_0)) else "0";
    grp_fu_572_p2 <= "1" when (ap_sig_allocacmp_col_3 = ap_const_lv32_1) else "0";
    grp_fu_577_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_col_3) + unsigned(ap_const_lv32_1));
    grp_fu_582_p3 <= 
        linebuf_2_1_q0 when (trunc_ln189_reg_4530_pp0_iter1_reg(0) = '1') else 
        linebuf_2_0_q0;
    grp_fu_601_p3 <= 
        linebuf_1_1_q0 when (trunc_ln189_reg_4530_pp0_iter2_reg(0) = '1') else 
        linebuf_1_0_q0;
    grp_fu_620_p3 <= 
        linebuf_0_0_q0 when (trunc_ln189_reg_4530_pp0_iter3_reg(0) = '1') else 
        linebuf_0_1_q0;
    grp_fu_627_p4 <= grp_fu_620_p3(79 downto 70);
    grp_fu_637_p4 <= grp_fu_620_p3(69 downto 60);
    grp_fu_647_p4 <= grp_fu_620_p3(59 downto 50);
    grp_fu_657_p4 <= grp_fu_620_p3(49 downto 40);
    grp_fu_667_p4 <= grp_fu_620_p3(39 downto 30);
    grp_fu_677_p4 <= grp_fu_620_p3(29 downto 20);
    grp_fu_687_p4 <= grp_fu_620_p3(19 downto 10);
    grp_fu_909_p3 <= 
        reg_897 when (trunc_ln189_reg_4530_pp0_iter3_reg(0) = '1') else 
        reg_901;
    grp_fu_916_p4 <= grp_fu_909_p3(79 downto 70);
    grp_fu_926_p4 <= grp_fu_909_p3(69 downto 60);
    grp_fu_936_p4 <= grp_fu_909_p3(59 downto 50);
    grp_fu_946_p4 <= grp_fu_909_p3(49 downto 40);
    grp_fu_956_p4 <= grp_fu_909_p3(39 downto 30);
    grp_fu_966_p4 <= grp_fu_909_p3(29 downto 20);
    grp_fu_976_p4 <= grp_fu_909_p3(19 downto 10);
    icmp_ln210_fu_1044_p2 <= "1" when (signed(ap_sig_allocacmp_col_6) < signed(ap_const_lv32_F0)) else "0";
    icmp_ln46_10_fu_3533_p2 <= "1" when (signed(tmp_37_fu_3523_p4) > signed(ap_const_lv3_0)) else "0";
    icmp_ln46_11_fu_3685_p2 <= "1" when (signed(tmp_40_fu_3675_p4) > signed(ap_const_lv3_0)) else "0";
    icmp_ln46_12_fu_3837_p2 <= "1" when (signed(tmp_43_fu_3827_p4) > signed(ap_const_lv3_0)) else "0";
    icmp_ln46_13_fu_3989_p2 <= "1" when (signed(tmp_46_fu_3979_p4) > signed(ap_const_lv3_0)) else "0";
    icmp_ln46_14_fu_4141_p2 <= "1" when (signed(tmp_49_fu_4131_p4) > signed(ap_const_lv3_0)) else "0";
    icmp_ln46_15_fu_4293_p2 <= "1" when (signed(tmp_76_fu_4283_p4) > signed(ap_const_lv3_0)) else "0";
    icmp_ln46_16_fu_2117_p2 <= "1" when (signed(tmp_78_fu_2107_p4) > signed(ap_const_lv3_0)) else "0";
    icmp_ln46_17_fu_2269_p2 <= "1" when (signed(tmp_80_fu_2259_p4) > signed(ap_const_lv3_0)) else "0";
    icmp_ln46_18_fu_2421_p2 <= "1" when (signed(tmp_82_fu_2411_p4) > signed(ap_const_lv3_0)) else "0";
    icmp_ln46_19_fu_2573_p2 <= "1" when (signed(tmp_84_fu_2563_p4) > signed(ap_const_lv3_0)) else "0";
    icmp_ln46_20_fu_2725_p2 <= "1" when (signed(tmp_86_fu_2715_p4) > signed(ap_const_lv3_0)) else "0";
    icmp_ln46_21_fu_2877_p2 <= "1" when (signed(tmp_88_fu_2867_p4) > signed(ap_const_lv3_0)) else "0";
    icmp_ln46_22_fu_3029_p2 <= "1" when (signed(tmp_90_fu_3019_p4) > signed(ap_const_lv3_0)) else "0";
    icmp_ln46_8_fu_3229_p2 <= "1" when (signed(tmp_31_fu_3219_p4) > signed(ap_const_lv3_0)) else "0";
    icmp_ln46_9_fu_3381_p2 <= "1" when (signed(tmp_34_fu_3371_p4) > signed(ap_const_lv3_0)) else "0";
    icmp_ln46_fu_4459_p2 <= "1" when (signed(tmp_28_fu_4449_p4) > signed(ap_const_lv3_0)) else "0";

    input_r_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, input_r_empty_n, tmp_s_nbreadreq_fu_242_p3, ap_block_pp0_stage0, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_s_nbreadreq_fu_242_p3 = ap_const_lv1_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            input_r_blk_n <= input_r_empty_n;
        else 
            input_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    input_r_read_assign_proc : process(ap_CS_fsm_pp0_stage0, tmp_s_nbreadreq_fu_242_p3, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_s_nbreadreq_fu_242_p3 = ap_const_lv1_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            input_r_read <= ap_const_logic_1;
        else 
            input_r_read <= ap_const_logic_0;
        end if; 
    end process;


    linebuf_0_0_address0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, tmp_s_reg_4552_pp0_iter2_reg, trunc_ln189_reg_4530_pp0_iter2_reg, linebuf_0_0_addr_1_reg_4603_pp0_iter2_reg, linebuf_0_0_addr_reg_4633_pp0_iter2_reg, p_cast_reg_4663_pp0_iter2_reg, p_cast172_reg_4698, ap_condition_390, ap_condition_382, ap_condition_1061)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            if ((ap_const_boolean_1 = ap_condition_1061)) then 
                linebuf_0_0_address0 <= p_cast_reg_4663_pp0_iter2_reg(7 - 1 downto 0);
            elsif (((trunc_ln189_reg_4530_pp0_iter2_reg = ap_const_lv1_0) and (tmp_s_reg_4552_pp0_iter2_reg = ap_const_lv1_1))) then 
                linebuf_0_0_address0 <= linebuf_0_0_addr_reg_4633_pp0_iter2_reg;
            elsif ((ap_const_boolean_1 = ap_condition_382)) then 
                linebuf_0_0_address0 <= p_cast172_reg_4698(7 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_390)) then 
                linebuf_0_0_address0 <= linebuf_0_0_addr_1_reg_4603_pp0_iter2_reg;
            else 
                linebuf_0_0_address0 <= "XXXXXXX";
            end if;
        else 
            linebuf_0_0_address0 <= "XXXXXXX";
        end if; 
    end process;


    linebuf_0_0_address1_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0, zext_ln91_reg_4735_pp0_iter3_reg, zext_ln91_1_reg_4773, ap_condition_704, ap_condition_712)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
            if ((ap_const_boolean_1 = ap_condition_712)) then 
                linebuf_0_0_address1 <= zext_ln91_reg_4735_pp0_iter3_reg(7 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_704)) then 
                linebuf_0_0_address1 <= zext_ln91_1_reg_4773(7 - 1 downto 0);
            else 
                linebuf_0_0_address1 <= "XXXXXXX";
            end if;
        else 
            linebuf_0_0_address1 <= "XXXXXXX";
        end if; 
    end process;


    linebuf_0_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, cmp4, ap_block_pp0_stage0_11001, tmp_s_reg_4552_pp0_iter2_reg, icmp_ln65_1_reg_4556_pp0_iter2_reg, icmp_ln65_reg_4572_pp0_iter2_reg, cmp97_i_reg_4581_pp0_iter2_reg, trunc_ln189_reg_4530_pp0_iter2_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4 = ap_const_lv1_1) and (trunc_ln189_reg_4530_pp0_iter2_reg = ap_const_lv1_0) and (tmp_s_reg_4552_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4 = ap_const_lv1_1) and (trunc_ln189_reg_4530_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln65_1_reg_4556_pp0_iter2_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln189_reg_4530_pp0_iter2_reg = ap_const_lv1_0) and (tmp_s_reg_4552_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln189_reg_4530_pp0_iter2_reg = ap_const_lv1_1) and (cmp97_i_reg_4581_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln65_reg_4572_pp0_iter2_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter2_reg = ap_const_lv1_1) and 
    (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
            linebuf_0_0_ce0 <= ap_const_logic_1;
        else 
            linebuf_0_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    linebuf_0_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter4, cmp4, ap_block_pp0_stage0_11001, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_1_reg_4556_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg, cmp97_i_reg_4581_pp0_iter3_reg, trunc_ln91_reg_4681_pp0_iter3_reg, trunc_ln91_7_reg_4714_pp0_iter3_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4 = ap_const_lv1_1) and (trunc_ln91_7_reg_4714_pp0_iter3_reg = ap_const_lv1_0) and (icmp_ln65_1_reg_4556_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln91_reg_4681_pp0_iter3_reg = ap_const_lv1_0) and (cmp97_i_reg_4581_pp0_iter3_reg = ap_const_lv1_0) and (icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            linebuf_0_0_ce1 <= ap_const_logic_1;
        else 
            linebuf_0_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    linebuf_0_0_d0 <= grp_fu_601_p3;

    linebuf_0_0_we0_assign_proc : process(ap_enable_reg_pp0_iter3, cmp4, ap_block_pp0_stage0_11001, tmp_s_reg_4552_pp0_iter2_reg, trunc_ln189_reg_4530_pp0_iter2_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4 = ap_const_lv1_1) and (trunc_ln189_reg_4530_pp0_iter2_reg = ap_const_lv1_0) and (tmp_s_reg_4552_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln189_reg_4530_pp0_iter2_reg = ap_const_lv1_0) and (tmp_s_reg_4552_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
            linebuf_0_0_we0 <= ap_const_logic_1;
        else 
            linebuf_0_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    linebuf_0_1_address0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, tmp_s_reg_4552_pp0_iter2_reg, trunc_ln189_reg_4530_pp0_iter2_reg, linebuf_0_1_addr_1_reg_4608_pp0_iter2_reg, linebuf_0_1_addr_reg_4638_pp0_iter2_reg, p_cast_reg_4663_pp0_iter2_reg, p_cast172_reg_4698, ap_condition_381, ap_condition_391, ap_condition_1076)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            if ((ap_const_boolean_1 = ap_condition_1076)) then 
                linebuf_0_1_address0 <= p_cast_reg_4663_pp0_iter2_reg(7 - 1 downto 0);
            elsif (((trunc_ln189_reg_4530_pp0_iter2_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter2_reg = ap_const_lv1_1))) then 
                linebuf_0_1_address0 <= linebuf_0_1_addr_reg_4638_pp0_iter2_reg;
            elsif ((ap_const_boolean_1 = ap_condition_391)) then 
                linebuf_0_1_address0 <= p_cast172_reg_4698(7 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_381)) then 
                linebuf_0_1_address0 <= linebuf_0_1_addr_1_reg_4608_pp0_iter2_reg;
            else 
                linebuf_0_1_address0 <= "XXXXXXX";
            end if;
        else 
            linebuf_0_1_address0 <= "XXXXXXX";
        end if; 
    end process;


    linebuf_0_1_address1_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0, zext_ln91_reg_4735_pp0_iter3_reg, zext_ln91_1_reg_4773, ap_condition_707, ap_condition_715)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
            if ((ap_const_boolean_1 = ap_condition_715)) then 
                linebuf_0_1_address1 <= zext_ln91_reg_4735_pp0_iter3_reg(7 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_707)) then 
                linebuf_0_1_address1 <= zext_ln91_1_reg_4773(7 - 1 downto 0);
            else 
                linebuf_0_1_address1 <= "XXXXXXX";
            end if;
        else 
            linebuf_0_1_address1 <= "XXXXXXX";
        end if; 
    end process;


    linebuf_0_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, cmp4, ap_block_pp0_stage0_11001, tmp_s_reg_4552_pp0_iter2_reg, icmp_ln65_1_reg_4556_pp0_iter2_reg, icmp_ln65_reg_4572_pp0_iter2_reg, cmp97_i_reg_4581_pp0_iter2_reg, trunc_ln189_reg_4530_pp0_iter2_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4 = ap_const_lv1_1) and (trunc_ln189_reg_4530_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln65_1_reg_4556_pp0_iter2_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4 = ap_const_lv1_1) and (trunc_ln189_reg_4530_pp0_iter2_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln189_reg_4530_pp0_iter2_reg = ap_const_lv1_0) and (cmp97_i_reg_4581_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln65_reg_4572_pp0_iter2_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln189_reg_4530_pp0_iter2_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter2_reg = ap_const_lv1_1) and 
    (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
            linebuf_0_1_ce0 <= ap_const_logic_1;
        else 
            linebuf_0_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    linebuf_0_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter4, cmp4, ap_block_pp0_stage0_11001, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_1_reg_4556_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg, cmp97_i_reg_4581_pp0_iter3_reg, trunc_ln91_reg_4681_pp0_iter3_reg, trunc_ln91_7_reg_4714_pp0_iter3_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4 = ap_const_lv1_1) and (trunc_ln91_7_reg_4714_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln65_1_reg_4556_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln91_reg_4681_pp0_iter3_reg = ap_const_lv1_1) and (cmp97_i_reg_4581_pp0_iter3_reg = ap_const_lv1_0) and (icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            linebuf_0_1_ce1 <= ap_const_logic_1;
        else 
            linebuf_0_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    linebuf_0_1_d0 <= grp_fu_601_p3;

    linebuf_0_1_we0_assign_proc : process(ap_enable_reg_pp0_iter3, cmp4, ap_block_pp0_stage0_11001, tmp_s_reg_4552_pp0_iter2_reg, trunc_ln189_reg_4530_pp0_iter2_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4 = ap_const_lv1_1) and (trunc_ln189_reg_4530_pp0_iter2_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln189_reg_4530_pp0_iter2_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
            linebuf_0_1_we0 <= ap_const_logic_1;
        else 
            linebuf_0_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    linebuf_1_0_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, tmp_s_reg_4552_pp0_iter1_reg, trunc_ln189_reg_4530_pp0_iter1_reg, linebuf_1_0_addr_1_reg_4613, linebuf_1_0_addr_reg_4643, p_cast_reg_4663, p_cast172_fu_1136_p1, ap_condition_667, ap_condition_664, ap_condition_671)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_const_boolean_1 = ap_condition_671)) then 
                linebuf_1_0_address0 <= p_cast_reg_4663(7 - 1 downto 0);
            elsif (((trunc_ln189_reg_4530_pp0_iter1_reg = ap_const_lv1_0) and (tmp_s_reg_4552_pp0_iter1_reg = ap_const_lv1_1))) then 
                linebuf_1_0_address0 <= linebuf_1_0_addr_reg_4643;
            elsif ((ap_const_boolean_1 = ap_condition_664)) then 
                linebuf_1_0_address0 <= p_cast172_fu_1136_p1(7 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_667)) then 
                linebuf_1_0_address0 <= linebuf_1_0_addr_1_reg_4613;
            else 
                linebuf_1_0_address0 <= "XXXXXXX";
            end if;
        else 
            linebuf_1_0_address0 <= "XXXXXXX";
        end if; 
    end process;


    linebuf_1_0_address1_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, zext_ln91_reg_4735, zext_ln91_1_fu_1173_p1, ap_condition_689, ap_condition_697)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            if ((ap_const_boolean_1 = ap_condition_697)) then 
                linebuf_1_0_address1 <= zext_ln91_reg_4735(7 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_689)) then 
                linebuf_1_0_address1 <= zext_ln91_1_fu_1173_p1(7 - 1 downto 0);
            else 
                linebuf_1_0_address1 <= "XXXXXXX";
            end if;
        else 
            linebuf_1_0_address1 <= "XXXXXXX";
        end if; 
    end process;


    linebuf_1_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, cmp4, ap_block_pp0_stage0_11001, tmp_s_reg_4552_pp0_iter1_reg, icmp_ln65_1_reg_4556_pp0_iter1_reg, icmp_ln65_reg_4572_pp0_iter1_reg, trunc_ln189_reg_4530_pp0_iter1_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4 = ap_const_lv1_1) and (trunc_ln189_reg_4530_pp0_iter1_reg = ap_const_lv1_0) and (tmp_s_reg_4552_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4 = ap_const_lv1_1) and (trunc_ln189_reg_4530_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln65_1_reg_4556_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln189_reg_4530_pp0_iter1_reg = ap_const_lv1_0) and (tmp_s_reg_4552_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln189_reg_4530_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln65_reg_4572_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            linebuf_1_0_ce0 <= ap_const_logic_1;
        else 
            linebuf_1_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    linebuf_1_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter3, cmp4, ap_block_pp0_stage0_11001, tmp_s_reg_4552_pp0_iter2_reg, icmp_ln65_1_reg_4556_pp0_iter2_reg, icmp_ln65_reg_4572_pp0_iter2_reg, trunc_ln91_reg_4681_pp0_iter2_reg, trunc_ln91_7_reg_4714)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4 = ap_const_lv1_1) and (trunc_ln91_7_reg_4714 = ap_const_lv1_0) and (icmp_ln65_1_reg_4556_pp0_iter2_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln91_reg_4681_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln65_reg_4572_pp0_iter2_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
            linebuf_1_0_ce1 <= ap_const_logic_1;
        else 
            linebuf_1_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    linebuf_1_0_d0 <= grp_fu_582_p3;

    linebuf_1_0_we0_assign_proc : process(ap_enable_reg_pp0_iter2, cmp4, ap_block_pp0_stage0_11001, tmp_s_reg_4552_pp0_iter1_reg, trunc_ln189_reg_4530_pp0_iter1_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4 = ap_const_lv1_1) and (trunc_ln189_reg_4530_pp0_iter1_reg = ap_const_lv1_0) and (tmp_s_reg_4552_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln189_reg_4530_pp0_iter1_reg = ap_const_lv1_0) and (tmp_s_reg_4552_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            linebuf_1_0_we0 <= ap_const_logic_1;
        else 
            linebuf_1_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    linebuf_1_1_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, tmp_s_reg_4552_pp0_iter1_reg, trunc_ln189_reg_4530_pp0_iter1_reg, linebuf_1_1_addr_1_reg_4618, linebuf_1_1_addr_reg_4648, p_cast_reg_4663, p_cast172_fu_1136_p1, ap_condition_663, ap_condition_668, ap_condition_674)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_const_boolean_1 = ap_condition_674)) then 
                linebuf_1_1_address0 <= p_cast_reg_4663(7 - 1 downto 0);
            elsif (((trunc_ln189_reg_4530_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter1_reg = ap_const_lv1_1))) then 
                linebuf_1_1_address0 <= linebuf_1_1_addr_reg_4648;
            elsif ((ap_const_boolean_1 = ap_condition_668)) then 
                linebuf_1_1_address0 <= p_cast172_fu_1136_p1(7 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_663)) then 
                linebuf_1_1_address0 <= linebuf_1_1_addr_1_reg_4618;
            else 
                linebuf_1_1_address0 <= "XXXXXXX";
            end if;
        else 
            linebuf_1_1_address0 <= "XXXXXXX";
        end if; 
    end process;


    linebuf_1_1_address1_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, zext_ln91_reg_4735, zext_ln91_1_fu_1173_p1, ap_condition_692, ap_condition_700)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            if ((ap_const_boolean_1 = ap_condition_700)) then 
                linebuf_1_1_address1 <= zext_ln91_reg_4735(7 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_692)) then 
                linebuf_1_1_address1 <= zext_ln91_1_fu_1173_p1(7 - 1 downto 0);
            else 
                linebuf_1_1_address1 <= "XXXXXXX";
            end if;
        else 
            linebuf_1_1_address1 <= "XXXXXXX";
        end if; 
    end process;


    linebuf_1_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, cmp4, ap_block_pp0_stage0_11001, tmp_s_reg_4552_pp0_iter1_reg, icmp_ln65_1_reg_4556_pp0_iter1_reg, icmp_ln65_reg_4572_pp0_iter1_reg, trunc_ln189_reg_4530_pp0_iter1_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4 = ap_const_lv1_1) and (trunc_ln189_reg_4530_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln65_1_reg_4556_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4 = ap_const_lv1_1) and (trunc_ln189_reg_4530_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln189_reg_4530_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln65_reg_4572_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln189_reg_4530_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            linebuf_1_1_ce0 <= ap_const_logic_1;
        else 
            linebuf_1_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    linebuf_1_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter3, cmp4, ap_block_pp0_stage0_11001, tmp_s_reg_4552_pp0_iter2_reg, icmp_ln65_1_reg_4556_pp0_iter2_reg, icmp_ln65_reg_4572_pp0_iter2_reg, trunc_ln91_reg_4681_pp0_iter2_reg, trunc_ln91_7_reg_4714)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4 = ap_const_lv1_1) and (trunc_ln91_7_reg_4714 = ap_const_lv1_1) and (icmp_ln65_1_reg_4556_pp0_iter2_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln91_reg_4681_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln65_reg_4572_pp0_iter2_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
            linebuf_1_1_ce1 <= ap_const_logic_1;
        else 
            linebuf_1_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    linebuf_1_1_d0 <= grp_fu_582_p3;

    linebuf_1_1_we0_assign_proc : process(ap_enable_reg_pp0_iter2, cmp4, ap_block_pp0_stage0_11001, tmp_s_reg_4552_pp0_iter1_reg, trunc_ln189_reg_4530_pp0_iter1_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4 = ap_const_lv1_1) and (trunc_ln189_reg_4530_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln189_reg_4530_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            linebuf_1_1_we0 <= ap_const_logic_1;
        else 
            linebuf_1_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    linebuf_2_0_addr_gep_fu_347_p3 <= zext_ln184_fu_1050_p1(7 - 1 downto 0);

    linebuf_2_0_address0_assign_proc : process(tmp_s_reg_4552, trunc_ln189_reg_4530, linebuf_2_0_addr_gep_fu_347_p3, p_cast_fu_1080_p1, zext_ln184_fu_1050_p1, ap_condition_999, ap_condition_1008, ap_condition_646)
    begin
        if ((ap_const_boolean_1 = ap_condition_646)) then
            if ((ap_const_boolean_1 = ap_condition_1008)) then 
                linebuf_2_0_address0 <= p_cast_fu_1080_p1(7 - 1 downto 0);
            elsif (((tmp_s_reg_4552 = ap_const_lv1_1) and (trunc_ln189_reg_4530 = ap_const_lv1_0))) then 
                linebuf_2_0_address0 <= linebuf_2_0_addr_gep_fu_347_p3;
            elsif ((ap_const_boolean_1 = ap_condition_999)) then 
                linebuf_2_0_address0 <= zext_ln184_fu_1050_p1(7 - 1 downto 0);
            else 
                linebuf_2_0_address0 <= "XXXXXXX";
            end if;
        else 
            linebuf_2_0_address0 <= "XXXXXXX";
        end if; 
    end process;

    linebuf_2_0_address1 <= zext_ln91_fu_1168_p1(7 - 1 downto 0);

    linebuf_2_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_s_reg_4552, cmp4_read_reg_4516, cmp4, ap_block_pp0_stage0_11001, icmp_ln65_reg_4572, trunc_ln189_reg_4530)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4 = ap_const_lv1_1) and (tmp_s_reg_4552 = ap_const_lv1_0) and (trunc_ln189_reg_4530 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4_read_reg_4516 = ap_const_lv1_0) and (tmp_s_reg_4552 = ap_const_lv1_1) and (trunc_ln189_reg_4530 = ap_const_lv1_1) and (icmp_ln65_reg_4572 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_s_reg_4552 = ap_const_lv1_1) and (trunc_ln189_reg_4530 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            linebuf_2_0_ce0 <= ap_const_logic_1;
        else 
            linebuf_2_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    linebuf_2_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            linebuf_2_0_ce1 <= ap_const_logic_1;
        else 
            linebuf_2_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    linebuf_2_0_d0_assign_proc : process(tmp_s_reg_4552, cmp4, input_read_reg_4565, ap_condition_3197)
    begin
        if ((ap_const_boolean_1 = ap_condition_3197)) then
            if ((tmp_s_reg_4552 = ap_const_lv1_1)) then 
                linebuf_2_0_d0 <= input_read_reg_4565;
            elsif (((cmp4 = ap_const_lv1_1) and (tmp_s_reg_4552 = ap_const_lv1_0))) then 
                linebuf_2_0_d0 <= ap_const_lv80_0;
            else 
                linebuf_2_0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            linebuf_2_0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    linebuf_2_0_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_s_reg_4552, cmp4, ap_block_pp0_stage0_11001, trunc_ln189_reg_4530)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4 = ap_const_lv1_1) and (tmp_s_reg_4552 = ap_const_lv1_0) and (trunc_ln189_reg_4530 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_s_reg_4552 = ap_const_lv1_1) and (trunc_ln189_reg_4530 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            linebuf_2_0_we0 <= ap_const_logic_1;
        else 
            linebuf_2_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    linebuf_2_1_addr_gep_fu_354_p3 <= zext_ln184_fu_1050_p1(7 - 1 downto 0);

    linebuf_2_1_address0_assign_proc : process(tmp_s_reg_4552, trunc_ln189_reg_4530, linebuf_2_1_addr_gep_fu_354_p3, p_cast_fu_1080_p1, zext_ln184_fu_1050_p1, ap_condition_646, ap_condition_1012, ap_condition_1019)
    begin
        if ((ap_const_boolean_1 = ap_condition_646)) then
            if ((ap_const_boolean_1 = ap_condition_1019)) then 
                linebuf_2_1_address0 <= p_cast_fu_1080_p1(7 - 1 downto 0);
            elsif (((tmp_s_reg_4552 = ap_const_lv1_1) and (trunc_ln189_reg_4530 = ap_const_lv1_1))) then 
                linebuf_2_1_address0 <= linebuf_2_1_addr_gep_fu_354_p3;
            elsif ((ap_const_boolean_1 = ap_condition_1012)) then 
                linebuf_2_1_address0 <= zext_ln184_fu_1050_p1(7 - 1 downto 0);
            else 
                linebuf_2_1_address0 <= "XXXXXXX";
            end if;
        else 
            linebuf_2_1_address0 <= "XXXXXXX";
        end if; 
    end process;

    linebuf_2_1_address1 <= zext_ln91_fu_1168_p1(7 - 1 downto 0);

    linebuf_2_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_s_reg_4552, cmp4_read_reg_4516, cmp4, ap_block_pp0_stage0_11001, icmp_ln65_reg_4572, trunc_ln189_reg_4530)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4 = ap_const_lv1_1) and (tmp_s_reg_4552 = ap_const_lv1_0) and (trunc_ln189_reg_4530 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4_read_reg_4516 = ap_const_lv1_0) and (tmp_s_reg_4552 = ap_const_lv1_1) and (trunc_ln189_reg_4530 = ap_const_lv1_0) and (icmp_ln65_reg_4572 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_s_reg_4552 = ap_const_lv1_1) and (trunc_ln189_reg_4530 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            linebuf_2_1_ce0 <= ap_const_logic_1;
        else 
            linebuf_2_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    linebuf_2_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            linebuf_2_1_ce1 <= ap_const_logic_1;
        else 
            linebuf_2_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    linebuf_2_1_d0_assign_proc : process(tmp_s_reg_4552, cmp4, input_read_reg_4565, ap_condition_3204)
    begin
        if ((ap_const_boolean_1 = ap_condition_3204)) then
            if ((tmp_s_reg_4552 = ap_const_lv1_1)) then 
                linebuf_2_1_d0 <= input_read_reg_4565;
            elsif (((cmp4 = ap_const_lv1_1) and (tmp_s_reg_4552 = ap_const_lv1_0))) then 
                linebuf_2_1_d0 <= ap_const_lv80_0;
            else 
                linebuf_2_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            linebuf_2_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    linebuf_2_1_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_s_reg_4552, cmp4, ap_block_pp0_stage0_11001, trunc_ln189_reg_4530)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4 = ap_const_lv1_1) and (tmp_s_reg_4552 = ap_const_lv1_0) and (trunc_ln189_reg_4530 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_s_reg_4552 = ap_const_lv1_1) and (trunc_ln189_reg_4530 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            linebuf_2_1_we0 <= ap_const_logic_1;
        else 
            linebuf_2_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    or_ln44_10_fu_3553_p2 <= (tmp_36_fu_3515_p3 or icmp_ln46_10_fu_3533_p2);
    or_ln44_11_fu_3705_p2 <= (tmp_39_fu_3667_p3 or icmp_ln46_11_fu_3685_p2);
    or_ln44_12_fu_3857_p2 <= (tmp_42_fu_3819_p3 or icmp_ln46_12_fu_3837_p2);
    or_ln44_13_fu_4009_p2 <= (tmp_45_fu_3971_p3 or icmp_ln46_13_fu_3989_p2);
    or_ln44_14_fu_4161_p2 <= (tmp_48_fu_4123_p3 or icmp_ln46_14_fu_4141_p2);
    or_ln44_15_fu_4313_p2 <= (tmp_75_fu_4275_p3 or icmp_ln46_15_fu_4293_p2);
    or_ln44_16_fu_2137_p2 <= (tmp_77_fu_2099_p3 or icmp_ln46_16_fu_2117_p2);
    or_ln44_17_fu_2289_p2 <= (tmp_79_fu_2251_p3 or icmp_ln46_17_fu_2269_p2);
    or_ln44_18_fu_2441_p2 <= (tmp_81_fu_2403_p3 or icmp_ln46_18_fu_2421_p2);
    or_ln44_19_fu_2593_p2 <= (tmp_83_fu_2555_p3 or icmp_ln46_19_fu_2573_p2);
    or_ln44_20_fu_2745_p2 <= (tmp_85_fu_2707_p3 or icmp_ln46_20_fu_2725_p2);
    or_ln44_21_fu_2897_p2 <= (tmp_87_fu_2859_p3 or icmp_ln46_21_fu_2877_p2);
    or_ln44_22_fu_3049_p2 <= (tmp_89_fu_3011_p3 or icmp_ln46_22_fu_3029_p2);
    or_ln44_8_fu_3249_p2 <= (tmp_30_fu_3211_p3 or icmp_ln46_8_fu_3229_p2);
    or_ln44_9_fu_3401_p2 <= (tmp_33_fu_3363_p3 or icmp_ln46_9_fu_3381_p2);
    or_ln44_fu_4479_p2 <= (tmp_27_fu_4441_p3 or icmp_ln46_fu_4459_p2);

    output_r_blk_n_assign_proc : process(ap_enable_reg_pp0_iter6, output_r_full_n, ap_predicate_op854_write_state7, ap_predicate_op889_write_state7, ap_block_pp0_stage0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op889_write_state7 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op854_write_state7 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)))) then 
            output_r_blk_n <= output_r_full_n;
        else 
            output_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    output_r_din_assign_proc : process(ap_enable_reg_pp0_iter6, ap_predicate_op854_write_state7, ap_predicate_op889_write_state7, data_out_1_fu_4327_p9, ap_block_pp0_stage0_01001, data_out_fu_4493_p9)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then
            if ((ap_predicate_op889_write_state7 = ap_const_boolean_1)) then 
                output_r_din <= data_out_fu_4493_p9;
            elsif ((ap_predicate_op854_write_state7 = ap_const_boolean_1)) then 
                output_r_din <= data_out_1_fu_4327_p9;
            else 
                output_r_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            output_r_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    output_r_write_assign_proc : process(ap_enable_reg_pp0_iter6, ap_predicate_op854_write_state7, ap_predicate_op889_write_state7, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op889_write_state7 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op854_write_state7 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)))) then 
            output_r_write <= ap_const_logic_1;
        else 
            output_r_write <= ap_const_logic_0;
        end if; 
    end process;

    p_cast172_fu_1136_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_50_fu_1126_p4),64));
    p_cast_fu_1080_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_fu_1070_p4),64));
    select_ln117_10_fu_1581_p3 <= 
        grp_fu_926_p4 when (cmp97_i_reg_4581_pp0_iter3_reg(0) = '1') else 
        grp_fu_637_p4;
    select_ln117_11_fu_1588_p3 <= 
        grp_fu_936_p4 when (cmp97_i_reg_4581_pp0_iter3_reg(0) = '1') else 
        grp_fu_647_p4;
    select_ln117_12_fu_1595_p3 <= 
        grp_fu_946_p4 when (cmp97_i_reg_4581_pp0_iter3_reg(0) = '1') else 
        grp_fu_657_p4;
    select_ln117_13_fu_1602_p3 <= 
        grp_fu_956_p4 when (cmp97_i_reg_4581_pp0_iter3_reg(0) = '1') else 
        grp_fu_667_p4;
    select_ln117_14_fu_1609_p3 <= 
        grp_fu_966_p4 when (cmp97_i_reg_4581_pp0_iter3_reg(0) = '1') else 
        grp_fu_677_p4;
    select_ln117_15_fu_1616_p3 <= 
        grp_fu_976_p4 when (cmp97_i_reg_4581_pp0_iter3_reg(0) = '1') else 
        grp_fu_687_p4;
    select_ln117_16_fu_1623_p3 <= 
        trunc_ln105_3_fu_1542_p1 when (cmp97_i_reg_4581_pp0_iter3_reg(0) = '1') else 
        trunc_ln105_fu_1538_p1;
    select_ln117_17_fu_1630_p3 <= 
        reg_889_pp0_iter3_reg when (cmp97_i_reg_4581_pp0_iter3_reg(0) = '1') else 
        reg_893;
    select_ln117_9_fu_1574_p3 <= 
        grp_fu_916_p4 when (cmp97_i_reg_4581_pp0_iter3_reg(0) = '1') else 
        grp_fu_627_p4;
    select_ln117_fu_3078_p3 <= 
        select_ln91_2_reg_4885 when (cmp97_i_reg_4581_pp0_iter4_reg(0) = '1') else 
        select_ln91_1_fu_3071_p3;
    select_ln119_10_fu_1650_p3 <= 
        grp_fu_926_p4 when (cmp4(0) = '1') else 
        tmp_19_reg_4824;
    select_ln119_11_fu_1656_p3 <= 
        grp_fu_936_p4 when (cmp4(0) = '1') else 
        tmp_20_reg_4829;
    select_ln119_12_fu_1662_p3 <= 
        grp_fu_946_p4 when (cmp4(0) = '1') else 
        tmp_21_reg_4834;
    select_ln119_13_fu_1668_p3 <= 
        grp_fu_956_p4 when (cmp4(0) = '1') else 
        tmp_22_reg_4839;
    select_ln119_14_fu_1674_p3 <= 
        grp_fu_966_p4 when (cmp4(0) = '1') else 
        tmp_23_reg_4844;
    select_ln119_15_fu_1680_p3 <= 
        grp_fu_976_p4 when (cmp4(0) = '1') else 
        tmp_24_reg_4849;
    select_ln119_16_fu_1686_p3 <= 
        trunc_ln105_3_fu_1542_p1 when (cmp4(0) = '1') else 
        trunc_ln105_4_reg_4854;
    select_ln119_17_fu_1692_p3 <= 
        reg_889_pp0_iter3_reg when (cmp4(0) = '1') else 
        tmp_25_reg_4693_pp0_iter3_reg;
    select_ln119_9_fu_1644_p3 <= 
        grp_fu_916_p4 when (cmp4(0) = '1') else 
        tmp_18_reg_4819;
    select_ln119_fu_1637_p3 <= 
        select_ln91_2_fu_1554_p3 when (cmp4(0) = '1') else 
        select_ln91_3_fu_1567_p3;
    select_ln44_10_fu_3559_p3 <= 
        select_ln44_26_fu_3545_p3 when (or_ln44_10_fu_3553_p2(0) = '1') else 
        add_ln44_10_fu_3499_p2;
    select_ln44_11_fu_3711_p3 <= 
        select_ln44_27_fu_3697_p3 when (or_ln44_11_fu_3705_p2(0) = '1') else 
        add_ln44_11_fu_3651_p2;
    select_ln44_12_fu_3863_p3 <= 
        select_ln44_28_fu_3849_p3 when (or_ln44_12_fu_3857_p2(0) = '1') else 
        add_ln44_12_fu_3803_p2;
    select_ln44_13_fu_4015_p3 <= 
        select_ln44_29_fu_4001_p3 when (or_ln44_13_fu_4009_p2(0) = '1') else 
        add_ln44_13_fu_3955_p2;
    select_ln44_14_fu_4167_p3 <= 
        select_ln44_30_fu_4153_p3 when (or_ln44_14_fu_4161_p2(0) = '1') else 
        add_ln44_14_fu_4107_p2;
    select_ln44_15_fu_4319_p3 <= 
        select_ln44_31_fu_4305_p3 when (or_ln44_15_fu_4313_p2(0) = '1') else 
        add_ln44_15_fu_4259_p2;
    select_ln44_16_fu_2143_p3 <= 
        select_ln44_32_fu_2129_p3 when (or_ln44_16_fu_2137_p2(0) = '1') else 
        add_ln44_16_fu_2083_p2;
    select_ln44_17_fu_2295_p3 <= 
        select_ln44_33_fu_2281_p3 when (or_ln44_17_fu_2289_p2(0) = '1') else 
        add_ln44_17_fu_2235_p2;
    select_ln44_18_fu_2447_p3 <= 
        select_ln44_34_fu_2433_p3 when (or_ln44_18_fu_2441_p2(0) = '1') else 
        add_ln44_18_fu_2387_p2;
    select_ln44_19_fu_2599_p3 <= 
        select_ln44_35_fu_2585_p3 when (or_ln44_19_fu_2593_p2(0) = '1') else 
        add_ln44_19_fu_2539_p2;
    select_ln44_20_fu_2751_p3 <= 
        select_ln44_36_fu_2737_p3 when (or_ln44_20_fu_2745_p2(0) = '1') else 
        add_ln44_20_fu_2691_p2;
    select_ln44_21_fu_2903_p3 <= 
        select_ln44_37_fu_2889_p3 when (or_ln44_21_fu_2897_p2(0) = '1') else 
        add_ln44_21_fu_2843_p2;
    select_ln44_22_fu_3055_p3 <= 
        select_ln44_38_fu_3041_p3 when (or_ln44_22_fu_3049_p2(0) = '1') else 
        add_ln44_22_fu_2995_p2;
    select_ln44_23_fu_4471_p3 <= 
        ap_const_lv10_3FF when (xor_ln44_fu_4465_p2(0) = '1') else 
        ap_const_lv10_0;
    select_ln44_24_fu_3241_p3 <= 
        ap_const_lv10_3FF when (xor_ln44_8_fu_3235_p2(0) = '1') else 
        ap_const_lv10_0;
    select_ln44_25_fu_3393_p3 <= 
        ap_const_lv10_3FF when (xor_ln44_9_fu_3387_p2(0) = '1') else 
        ap_const_lv10_0;
    select_ln44_26_fu_3545_p3 <= 
        ap_const_lv10_3FF when (xor_ln44_10_fu_3539_p2(0) = '1') else 
        ap_const_lv10_0;
    select_ln44_27_fu_3697_p3 <= 
        ap_const_lv10_3FF when (xor_ln44_11_fu_3691_p2(0) = '1') else 
        ap_const_lv10_0;
    select_ln44_28_fu_3849_p3 <= 
        ap_const_lv10_3FF when (xor_ln44_12_fu_3843_p2(0) = '1') else 
        ap_const_lv10_0;
    select_ln44_29_fu_4001_p3 <= 
        ap_const_lv10_3FF when (xor_ln44_13_fu_3995_p2(0) = '1') else 
        ap_const_lv10_0;
    select_ln44_30_fu_4153_p3 <= 
        ap_const_lv10_3FF when (xor_ln44_14_fu_4147_p2(0) = '1') else 
        ap_const_lv10_0;
    select_ln44_31_fu_4305_p3 <= 
        ap_const_lv10_3FF when (xor_ln44_15_fu_4299_p2(0) = '1') else 
        ap_const_lv10_0;
    select_ln44_32_fu_2129_p3 <= 
        ap_const_lv10_3FF when (xor_ln44_16_fu_2123_p2(0) = '1') else 
        ap_const_lv10_0;
    select_ln44_33_fu_2281_p3 <= 
        ap_const_lv10_3FF when (xor_ln44_17_fu_2275_p2(0) = '1') else 
        ap_const_lv10_0;
    select_ln44_34_fu_2433_p3 <= 
        ap_const_lv10_3FF when (xor_ln44_18_fu_2427_p2(0) = '1') else 
        ap_const_lv10_0;
    select_ln44_35_fu_2585_p3 <= 
        ap_const_lv10_3FF when (xor_ln44_19_fu_2579_p2(0) = '1') else 
        ap_const_lv10_0;
    select_ln44_36_fu_2737_p3 <= 
        ap_const_lv10_3FF when (xor_ln44_20_fu_2731_p2(0) = '1') else 
        ap_const_lv10_0;
    select_ln44_37_fu_2889_p3 <= 
        ap_const_lv10_3FF when (xor_ln44_21_fu_2883_p2(0) = '1') else 
        ap_const_lv10_0;
    select_ln44_38_fu_3041_p3 <= 
        ap_const_lv10_3FF when (xor_ln44_22_fu_3035_p2(0) = '1') else 
        ap_const_lv10_0;
    select_ln44_8_fu_3255_p3 <= 
        select_ln44_24_fu_3241_p3 when (or_ln44_8_fu_3249_p2(0) = '1') else 
        add_ln44_8_fu_3195_p2;
    select_ln44_9_fu_3407_p3 <= 
        select_ln44_25_fu_3393_p3 when (or_ln44_9_fu_3401_p2(0) = '1') else 
        add_ln44_9_fu_3347_p2;
    select_ln44_fu_4485_p3 <= 
        select_ln44_23_fu_4471_p3 when (or_ln44_fu_4479_p2(0) = '1') else 
        add_ln44_fu_4425_p2;
    select_ln91_1_fu_3071_p3 <= 
        trunc_ln91_1_fu_3063_p1 when (trunc_ln91_reg_4681_pp0_iter4_reg(0) = '1') else 
        trunc_ln91_2_fu_3067_p1;
    select_ln91_2_fu_1554_p3 <= 
        trunc_ln91_3_fu_1546_p1 when (trunc_ln91_reg_4681_pp0_iter3_reg(0) = '1') else 
        trunc_ln91_4_fu_1550_p1;
    select_ln91_3_fu_1567_p3 <= 
        trunc_ln91_5_fu_1561_p1 when (trunc_ln91_reg_4681_pp0_iter3_reg(0) = '1') else 
        trunc_ln91_6_fu_1564_p1;
    select_ln91_4_fu_1147_p3 <= 
        ap_const_lv8_0 when (cmp4_i13_reg_4560_pp0_iter1_reg(0) = '1') else 
        col_assign_2_fu_1142_p2;
    select_ln91_5_fu_1964_p3 <= 
        trunc_ln91_8_fu_1956_p1 when (trunc_ln91_7_reg_4714_pp0_iter4_reg(0) = '1') else 
        trunc_ln91_9_fu_1960_p1;
    select_ln91_6_fu_1273_p3 <= 
        trunc_ln91_10_fu_1265_p1 when (trunc_ln91_7_reg_4714_pp0_iter3_reg(0) = '1') else 
        trunc_ln91_11_fu_1269_p1;
    select_ln91_fu_1091_p3 <= 
        ap_const_lv8_0 when (cmp4_i_reg_4576(0) = '1') else 
        col_assign_fu_1086_p2;
    select_ln92_2_fu_1178_p3 <= 
        linebuf_2_0_load_3_reg_4753 when (trunc_ln189_reg_4530_pp0_iter2_reg(0) = '1') else 
        linebuf_2_1_load_3_reg_4758;
        sext_ln41_17_fu_3167_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln41_17_fu_3161_p2),12));

        sext_ln41_19_fu_3319_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln41_19_fu_3313_p2),12));

        sext_ln41_21_fu_3471_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln41_21_fu_3465_p2),12));

        sext_ln41_23_fu_3623_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln41_23_fu_3617_p2),12));

        sext_ln41_24_fu_4387_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_26_fu_4371_p3),13));

        sext_ln41_25_fu_3775_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln41_25_fu_3769_p2),12));

        sext_ln41_26_fu_4421_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln41_fu_4411_p2),13));

        sext_ln41_27_fu_3927_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln41_27_fu_3921_p2),12));

        sext_ln41_28_fu_3157_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_29_fu_3141_p3),13));

        sext_ln41_29_fu_4079_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln41_29_fu_4073_p2),12));

        sext_ln41_30_fu_3191_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln41_17_fu_3181_p2),13));

        sext_ln41_31_fu_4231_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln41_31_fu_4225_p2),12));

        sext_ln41_32_fu_3309_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_32_fu_3293_p3),13));

        sext_ln41_33_fu_2055_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln41_33_fu_2049_p2),12));

        sext_ln41_34_fu_3343_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln41_19_fu_3333_p2),13));

        sext_ln41_35_fu_2207_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln41_35_fu_2201_p2),12));

        sext_ln41_36_fu_3461_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_35_fu_3445_p3),13));

        sext_ln41_37_fu_2359_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln41_37_fu_2353_p2),12));

        sext_ln41_38_fu_3495_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln41_21_fu_3485_p2),13));

        sext_ln41_39_fu_2511_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln41_39_fu_2505_p2),12));

        sext_ln41_40_fu_3613_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_38_fu_3597_p3),13));

        sext_ln41_41_fu_2663_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln41_41_fu_2657_p2),12));

        sext_ln41_42_fu_3647_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln41_23_fu_3637_p2),13));

        sext_ln41_43_fu_2815_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln41_43_fu_2809_p2),12));

        sext_ln41_44_fu_3765_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_41_fu_3749_p3),13));

        sext_ln41_45_fu_2967_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln41_45_fu_2961_p2),12));

        sext_ln41_46_fu_3799_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln41_25_fu_3789_p2),13));

        sext_ln41_47_fu_3917_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_44_fu_3901_p3),13));

        sext_ln41_48_fu_3951_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln41_27_fu_3941_p2),13));

        sext_ln41_49_fu_4069_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_47_fu_4053_p3),13));

        sext_ln41_50_fu_4103_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln41_29_fu_4093_p2),13));

        sext_ln41_51_fu_4221_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_67_fu_4205_p3),13));

        sext_ln41_52_fu_4255_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln41_31_fu_4245_p2),13));

        sext_ln41_53_fu_2045_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_68_fu_2029_p3),13));

        sext_ln41_54_fu_2079_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln41_33_fu_2069_p2),13));

        sext_ln41_55_fu_2197_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_69_fu_2181_p3),13));

        sext_ln41_56_fu_2231_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln41_35_fu_2221_p2),13));

        sext_ln41_57_fu_2349_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_70_fu_2333_p3),13));

        sext_ln41_58_fu_2383_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln41_37_fu_2373_p2),13));

        sext_ln41_59_fu_2501_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_71_fu_2485_p3),13));

        sext_ln41_60_fu_2535_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln41_39_fu_2525_p2),13));

        sext_ln41_61_fu_2653_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_72_fu_2637_p3),13));

        sext_ln41_62_fu_2687_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln41_41_fu_2677_p2),13));

        sext_ln41_63_fu_2805_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_73_fu_2789_p3),13));

        sext_ln41_64_fu_2839_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln41_43_fu_2829_p2),13));

        sext_ln41_65_fu_2957_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_74_fu_2941_p3),13));

        sext_ln41_66_fu_2991_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln41_45_fu_2981_p2),13));

        sext_ln41_fu_4397_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln41_fu_4391_p2),12));

        sext_ln44_23_fu_4437_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln41_16_fu_4431_p2),32));

        sext_ln44_24_fu_3359_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln41_20_fu_3353_p2),32));

        sext_ln44_25_fu_3511_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln41_22_fu_3505_p2),32));

        sext_ln44_26_fu_3663_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln41_24_fu_3657_p2),32));

        sext_ln44_27_fu_3815_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln41_26_fu_3809_p2),32));

        sext_ln44_28_fu_3967_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln41_28_fu_3961_p2),32));

        sext_ln44_29_fu_4119_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln41_30_fu_4113_p2),32));

        sext_ln44_30_fu_4271_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln41_32_fu_4265_p2),32));

        sext_ln44_31_fu_2095_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln41_34_fu_2089_p2),32));

        sext_ln44_32_fu_2247_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln41_36_fu_2241_p2),32));

        sext_ln44_33_fu_2399_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln41_38_fu_2393_p2),32));

        sext_ln44_34_fu_2551_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln41_40_fu_2545_p2),32));

        sext_ln44_35_fu_2703_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln41_42_fu_2697_p2),32));

        sext_ln44_36_fu_2855_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln41_44_fu_2849_p2),32));

        sext_ln44_37_fu_3007_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln41_46_fu_3001_p2),32));

        sext_ln44_fu_3207_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln41_18_fu_3201_p2),32));

    sub_ln41_16_fu_4401_p2 <= std_logic_vector(signed(sext_ln41_fu_4397_p1) - signed(window_adjust_2_0_0_load_cast_fu_4357_p1));
    sub_ln41_17_fu_3161_p2 <= std_logic_vector(unsigned(zext_ln41_45_fu_3115_p1) - unsigned(zext_ln41_44_fu_3111_p1));
    sub_ln41_18_fu_3171_p2 <= std_logic_vector(signed(sext_ln41_17_fu_3167_p1) - signed(window_adjust_2_0_1_load_cast_fu_3127_p1));
    sub_ln41_19_fu_3313_p2 <= std_logic_vector(unsigned(zext_ln41_50_fu_3267_p1) - unsigned(zext_ln41_49_fu_3263_p1));
    sub_ln41_20_fu_3323_p2 <= std_logic_vector(signed(sext_ln41_19_fu_3319_p1) - signed(window_adjust_2_0_2_load_cast_fu_3279_p1));
    sub_ln41_21_fu_3465_p2 <= std_logic_vector(unsigned(zext_ln41_55_fu_3419_p1) - unsigned(zext_ln41_54_fu_3415_p1));
    sub_ln41_22_fu_3475_p2 <= std_logic_vector(signed(sext_ln41_21_fu_3471_p1) - signed(window_adjust_2_0_3_load_cast_fu_3431_p1));
    sub_ln41_23_fu_3617_p2 <= std_logic_vector(unsigned(zext_ln41_60_fu_3571_p1) - unsigned(zext_ln41_59_fu_3567_p1));
    sub_ln41_24_fu_3627_p2 <= std_logic_vector(signed(sext_ln41_23_fu_3623_p1) - signed(window_adjust_2_0_4_load_cast_fu_3583_p1));
    sub_ln41_25_fu_3769_p2 <= std_logic_vector(unsigned(zext_ln41_65_fu_3723_p1) - unsigned(zext_ln41_64_fu_3719_p1));
    sub_ln41_26_fu_3779_p2 <= std_logic_vector(signed(sext_ln41_25_fu_3775_p1) - signed(window_adjust_2_0_5_load_cast_fu_3735_p1));
    sub_ln41_27_fu_3921_p2 <= std_logic_vector(unsigned(zext_ln41_70_fu_3875_p1) - unsigned(zext_ln41_69_fu_3871_p1));
    sub_ln41_28_fu_3931_p2 <= std_logic_vector(signed(sext_ln41_27_fu_3927_p1) - signed(window_adjust_2_0_6_load_cast_fu_3887_p1));
    sub_ln41_29_fu_4073_p2 <= std_logic_vector(unsigned(zext_ln41_75_fu_4027_p1) - unsigned(zext_ln41_74_fu_4023_p1));
    sub_ln41_30_fu_4083_p2 <= std_logic_vector(signed(sext_ln41_29_fu_4079_p1) - signed(window_adjust_2_0_7_load_cast_fu_4039_p1));
    sub_ln41_31_fu_4225_p2 <= std_logic_vector(unsigned(zext_ln41_80_fu_4179_p1) - unsigned(zext_ln41_79_fu_4175_p1));
    sub_ln41_32_fu_4235_p2 <= std_logic_vector(signed(sext_ln41_31_fu_4231_p1) - signed(window_adjust_2_0_0_load_1_cast_fu_4191_p1));
    sub_ln41_33_fu_2049_p2 <= std_logic_vector(unsigned(zext_ln41_85_fu_2003_p1) - unsigned(zext_ln41_84_fu_1999_p1));
    sub_ln41_34_fu_2059_p2 <= std_logic_vector(signed(sext_ln41_33_fu_2055_p1) - signed(window_adjust_2_0_1_load_1_cast_fu_2015_p1));
    sub_ln41_35_fu_2201_p2 <= std_logic_vector(unsigned(zext_ln41_90_fu_2155_p1) - unsigned(zext_ln41_89_fu_2151_p1));
    sub_ln41_36_fu_2211_p2 <= std_logic_vector(signed(sext_ln41_35_fu_2207_p1) - signed(window_adjust_2_0_2_load_1_cast_fu_2167_p1));
    sub_ln41_37_fu_2353_p2 <= std_logic_vector(unsigned(zext_ln41_95_fu_2307_p1) - unsigned(zext_ln41_94_fu_2303_p1));
    sub_ln41_38_fu_2363_p2 <= std_logic_vector(signed(sext_ln41_37_fu_2359_p1) - signed(window_adjust_2_0_3_load_1_cast_fu_2319_p1));
    sub_ln41_39_fu_2505_p2 <= std_logic_vector(unsigned(zext_ln41_100_fu_2459_p1) - unsigned(zext_ln41_99_fu_2455_p1));
    sub_ln41_40_fu_2515_p2 <= std_logic_vector(signed(sext_ln41_39_fu_2511_p1) - signed(window_adjust_2_0_4_load_1_cast_fu_2471_p1));
    sub_ln41_41_fu_2657_p2 <= std_logic_vector(unsigned(zext_ln41_105_fu_2611_p1) - unsigned(zext_ln41_104_fu_2607_p1));
    sub_ln41_42_fu_2667_p2 <= std_logic_vector(signed(sext_ln41_41_fu_2663_p1) - signed(window_adjust_2_0_5_load_1_cast_fu_2623_p1));
    sub_ln41_43_fu_2809_p2 <= std_logic_vector(unsigned(zext_ln41_110_fu_2763_p1) - unsigned(zext_ln41_109_fu_2759_p1));
    sub_ln41_44_fu_2819_p2 <= std_logic_vector(signed(sext_ln41_43_fu_2815_p1) - signed(window_adjust_2_0_6_load_1_cast_fu_2775_p1));
    sub_ln41_45_fu_2961_p2 <= std_logic_vector(unsigned(zext_ln41_115_fu_2915_p1) - unsigned(zext_ln41_114_fu_2911_p1));
    sub_ln41_46_fu_2971_p2 <= std_logic_vector(signed(sext_ln41_45_fu_2967_p1) - signed(window_adjust_2_0_7_load_1_cast_fu_2927_p1));
    sub_ln41_fu_4391_p2 <= std_logic_vector(unsigned(zext_ln41_40_fu_4345_p1) - unsigned(zext_ln41_fu_4341_p1));
    tmp163_fu_3131_p2 <= std_logic_vector(unsigned(zext_ln41_47_fu_3123_p1) - unsigned(zext_ln41_46_fu_3119_p1));
    tmp166_fu_3283_p2 <= std_logic_vector(unsigned(zext_ln41_52_fu_3275_p1) - unsigned(zext_ln41_51_fu_3271_p1));
    tmp169_fu_3435_p2 <= std_logic_vector(unsigned(zext_ln41_57_fu_3427_p1) - unsigned(zext_ln41_56_fu_3423_p1));
    tmp172_fu_3587_p2 <= std_logic_vector(unsigned(zext_ln41_62_fu_3579_p1) - unsigned(zext_ln41_61_fu_3575_p1));
    tmp175_fu_3739_p2 <= std_logic_vector(unsigned(zext_ln41_67_fu_3731_p1) - unsigned(zext_ln41_66_fu_3727_p1));
    tmp178_fu_3891_p2 <= std_logic_vector(unsigned(zext_ln41_72_fu_3883_p1) - unsigned(zext_ln41_71_fu_3879_p1));
    tmp181_fu_4043_p2 <= std_logic_vector(unsigned(zext_ln41_77_fu_4035_p1) - unsigned(zext_ln41_76_fu_4031_p1));
    tmp184_fu_4195_p2 <= std_logic_vector(unsigned(zext_ln41_82_fu_4187_p1) - unsigned(zext_ln41_81_fu_4183_p1));
    tmp187_fu_2019_p2 <= std_logic_vector(unsigned(zext_ln41_87_fu_2011_p1) - unsigned(zext_ln41_86_fu_2007_p1));
    tmp190_fu_2171_p2 <= std_logic_vector(unsigned(zext_ln41_92_fu_2163_p1) - unsigned(zext_ln41_91_fu_2159_p1));
    tmp193_fu_2323_p2 <= std_logic_vector(unsigned(zext_ln41_97_fu_2315_p1) - unsigned(zext_ln41_96_fu_2311_p1));
    tmp196_fu_2475_p2 <= std_logic_vector(unsigned(zext_ln41_102_fu_2467_p1) - unsigned(zext_ln41_101_fu_2463_p1));
    tmp199_fu_2627_p2 <= std_logic_vector(unsigned(zext_ln41_107_fu_2619_p1) - unsigned(zext_ln41_106_fu_2615_p1));
    tmp202_fu_2779_p2 <= std_logic_vector(unsigned(zext_ln41_112_fu_2771_p1) - unsigned(zext_ln41_111_fu_2767_p1));
    tmp205_fu_2931_p2 <= std_logic_vector(unsigned(zext_ln41_117_fu_2923_p1) - unsigned(zext_ln41_116_fu_2919_p1));
    tmp_1_fu_1070_p4 <= col_assign_1_fu_1065_p2(7 downto 1);
    tmp_26_fu_4371_p3 <= (tmp_fu_4361_p2 & ap_const_lv1_0);
    tmp_27_fu_4441_p3 <= sext_ln44_23_fu_4437_p1(31 downto 31);
    tmp_28_fu_4449_p4 <= add_ln41_16_fu_4431_p2(12 downto 10);
    tmp_29_fu_3141_p3 <= (tmp163_fu_3131_p2 & ap_const_lv1_0);
    tmp_30_fu_3211_p3 <= sext_ln44_fu_3207_p1(31 downto 31);
    tmp_31_fu_3219_p4 <= add_ln41_18_fu_3201_p2(12 downto 10);
    tmp_32_fu_3293_p3 <= (tmp166_fu_3283_p2 & ap_const_lv1_0);
    tmp_33_fu_3363_p3 <= sext_ln44_24_fu_3359_p1(31 downto 31);
    tmp_34_fu_3371_p4 <= add_ln41_20_fu_3353_p2(12 downto 10);
    tmp_35_fu_3445_p3 <= (tmp169_fu_3435_p2 & ap_const_lv1_0);
    tmp_36_fu_3515_p3 <= sext_ln44_25_fu_3511_p1(31 downto 31);
    tmp_37_fu_3523_p4 <= add_ln41_22_fu_3505_p2(12 downto 10);
    tmp_38_fu_3597_p3 <= (tmp172_fu_3587_p2 & ap_const_lv1_0);
    tmp_39_fu_3667_p3 <= sext_ln44_26_fu_3663_p1(31 downto 31);
    tmp_40_fu_3675_p4 <= add_ln41_24_fu_3657_p2(12 downto 10);
    tmp_41_fu_3749_p3 <= (tmp175_fu_3739_p2 & ap_const_lv1_0);
    tmp_42_fu_3819_p3 <= sext_ln44_27_fu_3815_p1(31 downto 31);
    tmp_43_fu_3827_p4 <= add_ln41_26_fu_3809_p2(12 downto 10);
    tmp_44_fu_3901_p3 <= (tmp178_fu_3891_p2 & ap_const_lv1_0);
    tmp_45_fu_3971_p3 <= sext_ln44_28_fu_3967_p1(31 downto 31);
    tmp_46_fu_3979_p4 <= add_ln41_28_fu_3961_p2(12 downto 10);
    tmp_47_fu_4053_p3 <= (tmp181_fu_4043_p2 & ap_const_lv1_0);
    tmp_48_fu_4123_p3 <= sext_ln44_29_fu_4119_p1(31 downto 31);
    tmp_49_fu_4131_p4 <= add_ln41_30_fu_4113_p2(12 downto 10);
    tmp_50_fu_1126_p4 <= col_assign_3_fu_1121_p2(7 downto 1);
    tmp_58_cast_fu_4379_p3 <= (empty_fu_4367_p1 & ap_const_lv1_0);
    tmp_59_cast_fu_3149_p3 <= (empty_32_fu_3137_p1 & ap_const_lv1_0);
    tmp_60_cast_fu_3301_p3 <= (empty_33_fu_3289_p1 & ap_const_lv1_0);
    tmp_61_cast_fu_3453_p3 <= (empty_34_fu_3441_p1 & ap_const_lv1_0);
    tmp_62_cast_fu_3605_p3 <= (empty_35_fu_3593_p1 & ap_const_lv1_0);
    tmp_63_cast_fu_3757_p3 <= (empty_36_fu_3745_p1 & ap_const_lv1_0);
    tmp_64_cast_fu_3909_p3 <= (empty_37_fu_3897_p1 & ap_const_lv1_0);
    tmp_65_cast_fu_4061_p3 <= (empty_38_fu_4049_p1 & ap_const_lv1_0);
    tmp_67_cast_fu_4213_p3 <= (empty_39_fu_4201_p1 & ap_const_lv1_0);
    tmp_67_fu_4205_p3 <= (tmp184_fu_4195_p2 & ap_const_lv1_0);
    tmp_68_cast_fu_2037_p3 <= (empty_40_fu_2025_p1 & ap_const_lv1_0);
    tmp_68_fu_2029_p3 <= (tmp187_fu_2019_p2 & ap_const_lv1_0);
    tmp_69_cast_fu_2189_p3 <= (empty_41_fu_2177_p1 & ap_const_lv1_0);
    tmp_69_fu_2181_p3 <= (tmp190_fu_2171_p2 & ap_const_lv1_0);
    tmp_70_cast_fu_2341_p3 <= (empty_42_fu_2329_p1 & ap_const_lv1_0);
    tmp_70_fu_2333_p3 <= (tmp193_fu_2323_p2 & ap_const_lv1_0);
    tmp_71_cast_fu_2493_p3 <= (empty_43_fu_2481_p1 & ap_const_lv1_0);
    tmp_71_fu_2485_p3 <= (tmp196_fu_2475_p2 & ap_const_lv1_0);
    tmp_72_cast_fu_2645_p3 <= (empty_44_fu_2633_p1 & ap_const_lv1_0);
    tmp_72_fu_2637_p3 <= (tmp199_fu_2627_p2 & ap_const_lv1_0);
    tmp_73_cast_fu_2797_p3 <= (empty_45_fu_2785_p1 & ap_const_lv1_0);
    tmp_73_fu_2789_p3 <= (tmp202_fu_2779_p2 & ap_const_lv1_0);
    tmp_74_cast_fu_2949_p3 <= (empty_46_fu_2937_p1 & ap_const_lv1_0);
    tmp_74_fu_2941_p3 <= (tmp205_fu_2931_p2 & ap_const_lv1_0);
    tmp_75_fu_4275_p3 <= sext_ln44_30_fu_4271_p1(31 downto 31);
    tmp_76_fu_4283_p4 <= add_ln41_32_fu_4265_p2(12 downto 10);
    tmp_77_fu_2099_p3 <= sext_ln44_31_fu_2095_p1(31 downto 31);
    tmp_78_fu_2107_p4 <= add_ln41_34_fu_2089_p2(12 downto 10);
    tmp_79_fu_2251_p3 <= sext_ln44_32_fu_2247_p1(31 downto 31);
    tmp_80_fu_2259_p4 <= add_ln41_36_fu_2241_p2(12 downto 10);
    tmp_81_fu_2403_p3 <= sext_ln44_33_fu_2399_p1(31 downto 31);
    tmp_82_fu_2411_p4 <= add_ln41_38_fu_2393_p2(12 downto 10);
    tmp_83_fu_2555_p3 <= sext_ln44_34_fu_2551_p1(31 downto 31);
    tmp_84_fu_2563_p4 <= add_ln41_40_fu_2545_p2(12 downto 10);
    tmp_85_fu_2707_p3 <= sext_ln44_35_fu_2703_p1(31 downto 31);
    tmp_86_fu_2715_p4 <= add_ln41_42_fu_2697_p2(12 downto 10);
    tmp_87_fu_2859_p3 <= sext_ln44_36_fu_2855_p1(31 downto 31);
    tmp_88_fu_2867_p4 <= add_ln41_44_fu_2849_p2(12 downto 10);
    tmp_89_fu_3011_p3 <= sext_ln44_37_fu_3007_p1(31 downto 31);
    tmp_90_fu_3019_p4 <= add_ln41_46_fu_3001_p2(12 downto 10);
    tmp_fu_4361_p2 <= std_logic_vector(unsigned(zext_ln41_42_fu_4353_p1) - unsigned(zext_ln41_41_fu_4349_p1));
    tmp_s_nbreadreq_fu_242_p3 <= (0=>(input_r_empty_n), others=>'-');
    trunc_ln105_3_fu_1542_p1 <= grp_fu_909_p3(10 - 1 downto 0);
    trunc_ln105_4_fu_1253_p1 <= select_ln92_2_fu_1178_p3(10 - 1 downto 0);
    trunc_ln105_5_fu_1257_p1 <= grp_fu_620_p3(10 - 1 downto 0);
    trunc_ln105_6_fu_1261_p1 <= grp_fu_909_p3(10 - 1 downto 0);
    trunc_ln105_fu_1538_p1 <= grp_fu_620_p3(10 - 1 downto 0);
    trunc_ln189_1_fu_1005_p1 <= ap_sig_allocacmp_col_3(8 - 1 downto 0);
    trunc_ln189_fu_1001_p1 <= ap_sig_allocacmp_col_3(1 - 1 downto 0);
    trunc_ln41_10_fu_3491_p1 <= add_ln41_21_fu_3485_p2(10 - 1 downto 0);
    trunc_ln41_11_fu_3643_p1 <= add_ln41_23_fu_3637_p2(10 - 1 downto 0);
    trunc_ln41_12_fu_3795_p1 <= add_ln41_25_fu_3789_p2(10 - 1 downto 0);
    trunc_ln41_13_fu_3947_p1 <= add_ln41_27_fu_3941_p2(10 - 1 downto 0);
    trunc_ln41_14_fu_4099_p1 <= add_ln41_29_fu_4093_p2(10 - 1 downto 0);
    trunc_ln41_15_fu_4251_p1 <= add_ln41_31_fu_4245_p2(10 - 1 downto 0);
    trunc_ln41_16_fu_2075_p1 <= add_ln41_33_fu_2069_p2(10 - 1 downto 0);
    trunc_ln41_17_fu_2227_p1 <= add_ln41_35_fu_2221_p2(10 - 1 downto 0);
    trunc_ln41_18_fu_2379_p1 <= add_ln41_37_fu_2373_p2(10 - 1 downto 0);
    trunc_ln41_19_fu_2531_p1 <= add_ln41_39_fu_2525_p2(10 - 1 downto 0);
    trunc_ln41_20_fu_2683_p1 <= add_ln41_41_fu_2677_p2(10 - 1 downto 0);
    trunc_ln41_21_fu_2835_p1 <= add_ln41_43_fu_2829_p2(10 - 1 downto 0);
    trunc_ln41_22_fu_2987_p1 <= add_ln41_45_fu_2981_p2(10 - 1 downto 0);
    trunc_ln41_8_fu_3187_p1 <= add_ln41_17_fu_3181_p2(10 - 1 downto 0);
    trunc_ln41_9_fu_3339_p1 <= add_ln41_19_fu_3333_p2(10 - 1 downto 0);
    trunc_ln41_fu_4417_p1 <= add_ln41_fu_4411_p2(10 - 1 downto 0);
    trunc_ln91_10_fu_1265_p1 <= linebuf_1_1_q1(10 - 1 downto 0);
    trunc_ln91_11_fu_1269_p1 <= linebuf_1_0_q1(10 - 1 downto 0);
    trunc_ln91_1_fu_3063_p1 <= linebuf_0_1_q1(10 - 1 downto 0);
    trunc_ln91_2_fu_3067_p1 <= linebuf_0_0_q1(10 - 1 downto 0);
    trunc_ln91_3_fu_1546_p1 <= linebuf_1_1_q1(10 - 1 downto 0);
    trunc_ln91_4_fu_1550_p1 <= linebuf_1_0_q1(10 - 1 downto 0);
    trunc_ln91_5_fu_1561_p1 <= linebuf_2_1_load_2_reg_4814(10 - 1 downto 0);
    trunc_ln91_6_fu_1564_p1 <= linebuf_2_0_load_2_reg_4809(10 - 1 downto 0);
    trunc_ln91_7_fu_1154_p1 <= select_ln91_4_fu_1147_p3(1 - 1 downto 0);
    trunc_ln91_8_fu_1956_p1 <= linebuf_0_1_q1(10 - 1 downto 0);
    trunc_ln91_9_fu_1960_p1 <= linebuf_0_0_q1(10 - 1 downto 0);
    trunc_ln91_fu_1098_p1 <= select_ln91_fu_1091_p3(1 - 1 downto 0);

    window_adjust_0_0_0_o_assign_proc : process(ap_enable_reg_pp0_iter5, window_adjust_0_0_0_i, ap_block_pp0_stage0, tmp_s_reg_4552_pp0_iter4_reg, icmp_ln65_reg_4572_pp0_iter4_reg, select_ln91_5_fu_1964_p3, select_ln117_fu_3078_p3, ap_condition_722)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then
            if (((icmp_ln65_reg_4572_pp0_iter4_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter4_reg = ap_const_lv1_1))) then 
                window_adjust_0_0_0_o <= select_ln117_fu_3078_p3;
            elsif ((ap_const_boolean_1 = ap_condition_722)) then 
                window_adjust_0_0_0_o <= select_ln91_5_fu_1964_p3;
            else 
                window_adjust_0_0_0_o <= window_adjust_0_0_0_i;
            end if;
        else 
            window_adjust_0_0_0_o <= window_adjust_0_0_0_i;
        end if; 
    end process;


    window_adjust_0_0_0_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter5, cmp4, ap_block_pp0_stage0_11001, tmp_s_reg_4552_pp0_iter4_reg, icmp_ln65_1_reg_4556_pp0_iter4_reg, icmp_ln65_reg_4572_pp0_iter4_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4 = ap_const_lv1_1) and (icmp_ln65_1_reg_4556_pp0_iter4_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln65_reg_4572_pp0_iter4_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
            window_adjust_0_0_0_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_0_0_0_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_0_0_1_o_assign_proc : process(ap_enable_reg_pp0_iter4, window_adjust_0_0_1_i, ap_block_pp0_stage0, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg, select_ln117_9_fu_1574_p3, grp_fu_620_p3, ap_condition_417)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
            if (((icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1))) then 
                window_adjust_0_0_1_o <= select_ln117_9_fu_1574_p3;
            elsif ((ap_const_boolean_1 = ap_condition_417)) then 
                window_adjust_0_0_1_o <= grp_fu_620_p3(79 downto 70);
            else 
                window_adjust_0_0_1_o <= window_adjust_0_0_1_i;
            end if;
        else 
            window_adjust_0_0_1_o <= window_adjust_0_0_1_i;
        end if; 
    end process;


    window_adjust_0_0_1_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, cmp4, ap_block_pp0_stage0_11001, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_1_reg_4556_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4 = ap_const_lv1_1) and (icmp_ln65_1_reg_4556_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            window_adjust_0_0_1_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_0_0_1_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_0_0_2_o_assign_proc : process(ap_enable_reg_pp0_iter4, window_adjust_0_0_2_i, ap_block_pp0_stage0, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg, select_ln117_10_fu_1581_p3, grp_fu_620_p3, ap_condition_417)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
            if (((icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1))) then 
                window_adjust_0_0_2_o <= select_ln117_10_fu_1581_p3;
            elsif ((ap_const_boolean_1 = ap_condition_417)) then 
                window_adjust_0_0_2_o <= grp_fu_620_p3(69 downto 60);
            else 
                window_adjust_0_0_2_o <= window_adjust_0_0_2_i;
            end if;
        else 
            window_adjust_0_0_2_o <= window_adjust_0_0_2_i;
        end if; 
    end process;


    window_adjust_0_0_2_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, cmp4, ap_block_pp0_stage0_11001, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_1_reg_4556_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4 = ap_const_lv1_1) and (icmp_ln65_1_reg_4556_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            window_adjust_0_0_2_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_0_0_2_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_0_0_3_o_assign_proc : process(ap_enable_reg_pp0_iter4, window_adjust_0_0_3_i, ap_block_pp0_stage0, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg, select_ln117_11_fu_1588_p3, grp_fu_620_p3, ap_condition_417)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
            if (((icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1))) then 
                window_adjust_0_0_3_o <= select_ln117_11_fu_1588_p3;
            elsif ((ap_const_boolean_1 = ap_condition_417)) then 
                window_adjust_0_0_3_o <= grp_fu_620_p3(59 downto 50);
            else 
                window_adjust_0_0_3_o <= window_adjust_0_0_3_i;
            end if;
        else 
            window_adjust_0_0_3_o <= window_adjust_0_0_3_i;
        end if; 
    end process;


    window_adjust_0_0_3_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, cmp4, ap_block_pp0_stage0_11001, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_1_reg_4556_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4 = ap_const_lv1_1) and (icmp_ln65_1_reg_4556_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            window_adjust_0_0_3_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_0_0_3_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_0_0_4_o_assign_proc : process(ap_enable_reg_pp0_iter4, window_adjust_0_0_4_i, ap_block_pp0_stage0, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg, select_ln117_12_fu_1595_p3, grp_fu_620_p3, ap_condition_417)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
            if (((icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1))) then 
                window_adjust_0_0_4_o <= select_ln117_12_fu_1595_p3;
            elsif ((ap_const_boolean_1 = ap_condition_417)) then 
                window_adjust_0_0_4_o <= grp_fu_620_p3(49 downto 40);
            else 
                window_adjust_0_0_4_o <= window_adjust_0_0_4_i;
            end if;
        else 
            window_adjust_0_0_4_o <= window_adjust_0_0_4_i;
        end if; 
    end process;


    window_adjust_0_0_4_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, cmp4, ap_block_pp0_stage0_11001, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_1_reg_4556_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4 = ap_const_lv1_1) and (icmp_ln65_1_reg_4556_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            window_adjust_0_0_4_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_0_0_4_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_0_0_5_o_assign_proc : process(ap_enable_reg_pp0_iter4, window_adjust_0_0_5_i, ap_block_pp0_stage0, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg, select_ln117_13_fu_1602_p3, grp_fu_620_p3, ap_condition_417)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
            if (((icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1))) then 
                window_adjust_0_0_5_o <= select_ln117_13_fu_1602_p3;
            elsif ((ap_const_boolean_1 = ap_condition_417)) then 
                window_adjust_0_0_5_o <= grp_fu_620_p3(39 downto 30);
            else 
                window_adjust_0_0_5_o <= window_adjust_0_0_5_i;
            end if;
        else 
            window_adjust_0_0_5_o <= window_adjust_0_0_5_i;
        end if; 
    end process;


    window_adjust_0_0_5_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, cmp4, ap_block_pp0_stage0_11001, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_1_reg_4556_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4 = ap_const_lv1_1) and (icmp_ln65_1_reg_4556_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            window_adjust_0_0_5_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_0_0_5_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_0_0_6_o_assign_proc : process(ap_enable_reg_pp0_iter4, window_adjust_0_0_6_i, ap_block_pp0_stage0, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg, select_ln117_14_fu_1609_p3, grp_fu_620_p3, ap_condition_417)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
            if (((icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1))) then 
                window_adjust_0_0_6_o <= select_ln117_14_fu_1609_p3;
            elsif ((ap_const_boolean_1 = ap_condition_417)) then 
                window_adjust_0_0_6_o <= grp_fu_620_p3(29 downto 20);
            else 
                window_adjust_0_0_6_o <= window_adjust_0_0_6_i;
            end if;
        else 
            window_adjust_0_0_6_o <= window_adjust_0_0_6_i;
        end if; 
    end process;


    window_adjust_0_0_6_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, cmp4, ap_block_pp0_stage0_11001, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_1_reg_4556_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4 = ap_const_lv1_1) and (icmp_ln65_1_reg_4556_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            window_adjust_0_0_6_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_0_0_6_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_0_0_7_o_assign_proc : process(ap_enable_reg_pp0_iter4, window_adjust_0_0_7_i, ap_block_pp0_stage0, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg, select_ln117_15_fu_1616_p3, grp_fu_620_p3, ap_condition_417)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
            if (((icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1))) then 
                window_adjust_0_0_7_o <= select_ln117_15_fu_1616_p3;
            elsif ((ap_const_boolean_1 = ap_condition_417)) then 
                window_adjust_0_0_7_o <= grp_fu_620_p3(19 downto 10);
            else 
                window_adjust_0_0_7_o <= window_adjust_0_0_7_i;
            end if;
        else 
            window_adjust_0_0_7_o <= window_adjust_0_0_7_i;
        end if; 
    end process;


    window_adjust_0_0_7_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, cmp4, ap_block_pp0_stage0_11001, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_1_reg_4556_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4 = ap_const_lv1_1) and (icmp_ln65_1_reg_4556_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            window_adjust_0_0_7_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_0_0_7_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_0_2_0_o_assign_proc : process(ap_enable_reg_pp0_iter4, window_adjust_0_2_0_i, ap_block_pp0_stage0, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg, select_ln117_10_fu_1581_p3, grp_fu_620_p3, ap_condition_417)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
            if (((icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1))) then 
                window_adjust_0_2_0_o <= select_ln117_10_fu_1581_p3;
            elsif ((ap_const_boolean_1 = ap_condition_417)) then 
                window_adjust_0_2_0_o <= grp_fu_620_p3(69 downto 60);
            else 
                window_adjust_0_2_0_o <= window_adjust_0_2_0_i;
            end if;
        else 
            window_adjust_0_2_0_o <= window_adjust_0_2_0_i;
        end if; 
    end process;


    window_adjust_0_2_0_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, cmp4, ap_block_pp0_stage0_11001, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_1_reg_4556_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4 = ap_const_lv1_1) and (icmp_ln65_1_reg_4556_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            window_adjust_0_2_0_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_0_2_0_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_0_2_1_o_assign_proc : process(ap_enable_reg_pp0_iter4, window_adjust_0_2_1_i, ap_block_pp0_stage0, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg, select_ln117_11_fu_1588_p3, grp_fu_620_p3, ap_condition_417)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
            if (((icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1))) then 
                window_adjust_0_2_1_o <= select_ln117_11_fu_1588_p3;
            elsif ((ap_const_boolean_1 = ap_condition_417)) then 
                window_adjust_0_2_1_o <= grp_fu_620_p3(59 downto 50);
            else 
                window_adjust_0_2_1_o <= window_adjust_0_2_1_i;
            end if;
        else 
            window_adjust_0_2_1_o <= window_adjust_0_2_1_i;
        end if; 
    end process;


    window_adjust_0_2_1_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, cmp4, ap_block_pp0_stage0_11001, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_1_reg_4556_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4 = ap_const_lv1_1) and (icmp_ln65_1_reg_4556_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            window_adjust_0_2_1_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_0_2_1_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_0_2_2_o_assign_proc : process(ap_enable_reg_pp0_iter4, window_adjust_0_2_2_i, ap_block_pp0_stage0, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg, select_ln117_12_fu_1595_p3, grp_fu_620_p3, ap_condition_417)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
            if (((icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1))) then 
                window_adjust_0_2_2_o <= select_ln117_12_fu_1595_p3;
            elsif ((ap_const_boolean_1 = ap_condition_417)) then 
                window_adjust_0_2_2_o <= grp_fu_620_p3(49 downto 40);
            else 
                window_adjust_0_2_2_o <= window_adjust_0_2_2_i;
            end if;
        else 
            window_adjust_0_2_2_o <= window_adjust_0_2_2_i;
        end if; 
    end process;


    window_adjust_0_2_2_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, cmp4, ap_block_pp0_stage0_11001, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_1_reg_4556_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4 = ap_const_lv1_1) and (icmp_ln65_1_reg_4556_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            window_adjust_0_2_2_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_0_2_2_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_0_2_3_o_assign_proc : process(ap_enable_reg_pp0_iter4, window_adjust_0_2_3_i, ap_block_pp0_stage0, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg, select_ln117_13_fu_1602_p3, grp_fu_620_p3, ap_condition_417)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
            if (((icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1))) then 
                window_adjust_0_2_3_o <= select_ln117_13_fu_1602_p3;
            elsif ((ap_const_boolean_1 = ap_condition_417)) then 
                window_adjust_0_2_3_o <= grp_fu_620_p3(39 downto 30);
            else 
                window_adjust_0_2_3_o <= window_adjust_0_2_3_i;
            end if;
        else 
            window_adjust_0_2_3_o <= window_adjust_0_2_3_i;
        end if; 
    end process;


    window_adjust_0_2_3_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, cmp4, ap_block_pp0_stage0_11001, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_1_reg_4556_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4 = ap_const_lv1_1) and (icmp_ln65_1_reg_4556_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            window_adjust_0_2_3_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_0_2_3_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_0_2_4_o_assign_proc : process(ap_enable_reg_pp0_iter4, window_adjust_0_2_4_i, ap_block_pp0_stage0, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg, select_ln117_14_fu_1609_p3, grp_fu_620_p3, ap_condition_417)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
            if (((icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1))) then 
                window_adjust_0_2_4_o <= select_ln117_14_fu_1609_p3;
            elsif ((ap_const_boolean_1 = ap_condition_417)) then 
                window_adjust_0_2_4_o <= grp_fu_620_p3(29 downto 20);
            else 
                window_adjust_0_2_4_o <= window_adjust_0_2_4_i;
            end if;
        else 
            window_adjust_0_2_4_o <= window_adjust_0_2_4_i;
        end if; 
    end process;


    window_adjust_0_2_4_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, cmp4, ap_block_pp0_stage0_11001, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_1_reg_4556_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4 = ap_const_lv1_1) and (icmp_ln65_1_reg_4556_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            window_adjust_0_2_4_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_0_2_4_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_0_2_5_o_assign_proc : process(ap_enable_reg_pp0_iter4, window_adjust_0_2_5_i, ap_block_pp0_stage0, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg, select_ln117_15_fu_1616_p3, grp_fu_620_p3, ap_condition_417)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
            if (((icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1))) then 
                window_adjust_0_2_5_o <= select_ln117_15_fu_1616_p3;
            elsif ((ap_const_boolean_1 = ap_condition_417)) then 
                window_adjust_0_2_5_o <= grp_fu_620_p3(19 downto 10);
            else 
                window_adjust_0_2_5_o <= window_adjust_0_2_5_i;
            end if;
        else 
            window_adjust_0_2_5_o <= window_adjust_0_2_5_i;
        end if; 
    end process;


    window_adjust_0_2_5_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, cmp4, ap_block_pp0_stage0_11001, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_1_reg_4556_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4 = ap_const_lv1_1) and (icmp_ln65_1_reg_4556_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            window_adjust_0_2_5_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_0_2_5_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_0_2_6_o_assign_proc : process(ap_enable_reg_pp0_iter4, window_adjust_0_2_6_i, ap_block_pp0_stage0, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg, trunc_ln105_5_fu_1257_p1, select_ln117_16_fu_1623_p3, ap_condition_417)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
            if (((icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1))) then 
                window_adjust_0_2_6_o <= select_ln117_16_fu_1623_p3;
            elsif ((ap_const_boolean_1 = ap_condition_417)) then 
                window_adjust_0_2_6_o <= trunc_ln105_5_fu_1257_p1;
            else 
                window_adjust_0_2_6_o <= window_adjust_0_2_6_i;
            end if;
        else 
            window_adjust_0_2_6_o <= window_adjust_0_2_6_i;
        end if; 
    end process;


    window_adjust_0_2_6_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, cmp4, ap_block_pp0_stage0_11001, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_1_reg_4556_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4 = ap_const_lv1_1) and (icmp_ln65_1_reg_4556_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            window_adjust_0_2_6_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_0_2_6_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_0_2_7_o_assign_proc : process(ap_enable_reg_pp0_iter4, window_adjust_0_2_7_i, ap_block_pp0_stage0, reg_893, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg, select_ln117_17_fu_1630_p3, ap_condition_417)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
            if (((icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1))) then 
                window_adjust_0_2_7_o <= select_ln117_17_fu_1630_p3;
            elsif ((ap_const_boolean_1 = ap_condition_417)) then 
                window_adjust_0_2_7_o <= reg_893;
            else 
                window_adjust_0_2_7_o <= window_adjust_0_2_7_i;
            end if;
        else 
            window_adjust_0_2_7_o <= window_adjust_0_2_7_i;
        end if; 
    end process;


    window_adjust_0_2_7_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, cmp4, ap_block_pp0_stage0_11001, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_1_reg_4556_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4 = ap_const_lv1_1) and (icmp_ln65_1_reg_4556_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            window_adjust_0_2_7_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_0_2_7_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_1_0_0_o_assign_proc : process(ap_enable_reg_pp0_iter5, window_adjust_1_0_0_i, ap_block_pp0_stage0, tmp_s_reg_4552_pp0_iter4_reg, icmp_ln65_reg_4572_pp0_iter4_reg, select_ln91_6_reg_4869, select_ln91_2_reg_4885, ap_condition_722)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then
            if (((icmp_ln65_reg_4572_pp0_iter4_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter4_reg = ap_const_lv1_1))) then 
                window_adjust_1_0_0_o <= select_ln91_2_reg_4885;
            elsif ((ap_const_boolean_1 = ap_condition_722)) then 
                window_adjust_1_0_0_o <= select_ln91_6_reg_4869;
            else 
                window_adjust_1_0_0_o <= window_adjust_1_0_0_i;
            end if;
        else 
            window_adjust_1_0_0_o <= window_adjust_1_0_0_i;
        end if; 
    end process;


    window_adjust_1_0_0_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter5, cmp4, ap_block_pp0_stage0_11001, tmp_s_reg_4552_pp0_iter4_reg, icmp_ln65_1_reg_4556_pp0_iter4_reg, icmp_ln65_reg_4572_pp0_iter4_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4 = ap_const_lv1_1) and (icmp_ln65_1_reg_4556_pp0_iter4_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln65_reg_4572_pp0_iter4_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
            window_adjust_1_0_0_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_1_0_0_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_1_0_1_o_assign_proc : process(ap_enable_reg_pp0_iter4, cmp4, window_adjust_1_0_1_i, ap_block_pp0_stage0, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_1_reg_4556_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg, grp_fu_909_p3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cmp4 = ap_const_lv1_1) and (icmp_ln65_1_reg_4556_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            window_adjust_1_0_1_o <= grp_fu_909_p3(79 downto 70);
        else 
            window_adjust_1_0_1_o <= window_adjust_1_0_1_i;
        end if; 
    end process;


    window_adjust_1_0_1_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, cmp4, ap_block_pp0_stage0_11001, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_1_reg_4556_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4 = ap_const_lv1_1) and (icmp_ln65_1_reg_4556_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            window_adjust_1_0_1_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_1_0_1_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_1_0_2_o_assign_proc : process(ap_enable_reg_pp0_iter4, cmp4, window_adjust_1_0_2_i, ap_block_pp0_stage0, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_1_reg_4556_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg, grp_fu_909_p3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cmp4 = ap_const_lv1_1) and (icmp_ln65_1_reg_4556_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            window_adjust_1_0_2_o <= grp_fu_909_p3(69 downto 60);
        else 
            window_adjust_1_0_2_o <= window_adjust_1_0_2_i;
        end if; 
    end process;


    window_adjust_1_0_2_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, cmp4, ap_block_pp0_stage0_11001, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_1_reg_4556_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4 = ap_const_lv1_1) and (icmp_ln65_1_reg_4556_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            window_adjust_1_0_2_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_1_0_2_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_1_0_3_o_assign_proc : process(ap_enable_reg_pp0_iter4, cmp4, window_adjust_1_0_3_i, ap_block_pp0_stage0, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_1_reg_4556_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg, grp_fu_909_p3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cmp4 = ap_const_lv1_1) and (icmp_ln65_1_reg_4556_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            window_adjust_1_0_3_o <= grp_fu_909_p3(59 downto 50);
        else 
            window_adjust_1_0_3_o <= window_adjust_1_0_3_i;
        end if; 
    end process;


    window_adjust_1_0_3_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, cmp4, ap_block_pp0_stage0_11001, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_1_reg_4556_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4 = ap_const_lv1_1) and (icmp_ln65_1_reg_4556_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            window_adjust_1_0_3_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_1_0_3_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_1_0_4_o_assign_proc : process(ap_enable_reg_pp0_iter4, cmp4, window_adjust_1_0_4_i, ap_block_pp0_stage0, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_1_reg_4556_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg, grp_fu_909_p3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cmp4 = ap_const_lv1_1) and (icmp_ln65_1_reg_4556_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            window_adjust_1_0_4_o <= grp_fu_909_p3(49 downto 40);
        else 
            window_adjust_1_0_4_o <= window_adjust_1_0_4_i;
        end if; 
    end process;


    window_adjust_1_0_4_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, cmp4, ap_block_pp0_stage0_11001, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_1_reg_4556_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4 = ap_const_lv1_1) and (icmp_ln65_1_reg_4556_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            window_adjust_1_0_4_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_1_0_4_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_1_0_5_o_assign_proc : process(ap_enable_reg_pp0_iter4, cmp4, window_adjust_1_0_5_i, ap_block_pp0_stage0, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_1_reg_4556_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg, grp_fu_909_p3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cmp4 = ap_const_lv1_1) and (icmp_ln65_1_reg_4556_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            window_adjust_1_0_5_o <= grp_fu_909_p3(39 downto 30);
        else 
            window_adjust_1_0_5_o <= window_adjust_1_0_5_i;
        end if; 
    end process;


    window_adjust_1_0_5_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, cmp4, ap_block_pp0_stage0_11001, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_1_reg_4556_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4 = ap_const_lv1_1) and (icmp_ln65_1_reg_4556_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            window_adjust_1_0_5_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_1_0_5_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_1_0_6_o_assign_proc : process(ap_enable_reg_pp0_iter4, cmp4, window_adjust_1_0_6_i, ap_block_pp0_stage0, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_1_reg_4556_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg, grp_fu_909_p3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cmp4 = ap_const_lv1_1) and (icmp_ln65_1_reg_4556_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            window_adjust_1_0_6_o <= grp_fu_909_p3(29 downto 20);
        else 
            window_adjust_1_0_6_o <= window_adjust_1_0_6_i;
        end if; 
    end process;


    window_adjust_1_0_6_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, cmp4, ap_block_pp0_stage0_11001, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_1_reg_4556_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4 = ap_const_lv1_1) and (icmp_ln65_1_reg_4556_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            window_adjust_1_0_6_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_1_0_6_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_1_0_7_o_assign_proc : process(ap_enable_reg_pp0_iter4, cmp4, window_adjust_1_0_7_i, ap_block_pp0_stage0, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_1_reg_4556_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg, grp_fu_909_p3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cmp4 = ap_const_lv1_1) and (icmp_ln65_1_reg_4556_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            window_adjust_1_0_7_o <= grp_fu_909_p3(19 downto 10);
        else 
            window_adjust_1_0_7_o <= window_adjust_1_0_7_i;
        end if; 
    end process;


    window_adjust_1_0_7_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, cmp4, ap_block_pp0_stage0_11001, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_1_reg_4556_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4 = ap_const_lv1_1) and (icmp_ln65_1_reg_4556_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            window_adjust_1_0_7_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_1_0_7_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_1_2_0_o_assign_proc : process(ap_enable_reg_pp0_iter5, cmp4, window_adjust_1_2_0_i, ap_block_pp0_stage0, tmp_s_reg_4552_pp0_iter4_reg, reg_986, icmp_ln65_1_reg_4556_pp0_iter4_reg, icmp_ln65_reg_4572_pp0_iter4_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cmp4 = ap_const_lv1_1) and (icmp_ln65_1_reg_4556_pp0_iter4_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln65_reg_4572_pp0_iter4_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
            window_adjust_1_2_0_o <= reg_986;
        else 
            window_adjust_1_2_0_o <= window_adjust_1_2_0_i;
        end if; 
    end process;


    window_adjust_1_2_0_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter5, cmp4, ap_block_pp0_stage0_11001, tmp_s_reg_4552_pp0_iter4_reg, icmp_ln65_1_reg_4556_pp0_iter4_reg, icmp_ln65_reg_4572_pp0_iter4_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4 = ap_const_lv1_1) and (icmp_ln65_1_reg_4556_pp0_iter4_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln65_reg_4572_pp0_iter4_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
            window_adjust_1_2_0_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_1_2_0_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_1_2_1_o_assign_proc : process(ap_enable_reg_pp0_iter4, cmp4, window_adjust_1_2_1_i, ap_block_pp0_stage0, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_1_reg_4556_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg, grp_fu_909_p3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cmp4 = ap_const_lv1_1) and (icmp_ln65_1_reg_4556_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            window_adjust_1_2_1_o <= grp_fu_909_p3(59 downto 50);
        else 
            window_adjust_1_2_1_o <= window_adjust_1_2_1_i;
        end if; 
    end process;


    window_adjust_1_2_1_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, cmp4, ap_block_pp0_stage0_11001, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_1_reg_4556_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4 = ap_const_lv1_1) and (icmp_ln65_1_reg_4556_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            window_adjust_1_2_1_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_1_2_1_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_1_2_2_o_assign_proc : process(ap_enable_reg_pp0_iter4, cmp4, window_adjust_1_2_2_i, ap_block_pp0_stage0, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_1_reg_4556_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg, grp_fu_909_p3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cmp4 = ap_const_lv1_1) and (icmp_ln65_1_reg_4556_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            window_adjust_1_2_2_o <= grp_fu_909_p3(49 downto 40);
        else 
            window_adjust_1_2_2_o <= window_adjust_1_2_2_i;
        end if; 
    end process;


    window_adjust_1_2_2_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, cmp4, ap_block_pp0_stage0_11001, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_1_reg_4556_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4 = ap_const_lv1_1) and (icmp_ln65_1_reg_4556_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            window_adjust_1_2_2_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_1_2_2_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_1_2_3_o_assign_proc : process(ap_enable_reg_pp0_iter4, cmp4, window_adjust_1_2_3_i, ap_block_pp0_stage0, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_1_reg_4556_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg, grp_fu_909_p3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cmp4 = ap_const_lv1_1) and (icmp_ln65_1_reg_4556_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            window_adjust_1_2_3_o <= grp_fu_909_p3(39 downto 30);
        else 
            window_adjust_1_2_3_o <= window_adjust_1_2_3_i;
        end if; 
    end process;


    window_adjust_1_2_3_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, cmp4, ap_block_pp0_stage0_11001, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_1_reg_4556_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4 = ap_const_lv1_1) and (icmp_ln65_1_reg_4556_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            window_adjust_1_2_3_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_1_2_3_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_1_2_4_o_assign_proc : process(ap_enable_reg_pp0_iter4, cmp4, window_adjust_1_2_4_i, ap_block_pp0_stage0, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_1_reg_4556_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg, grp_fu_909_p3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cmp4 = ap_const_lv1_1) and (icmp_ln65_1_reg_4556_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            window_adjust_1_2_4_o <= grp_fu_909_p3(29 downto 20);
        else 
            window_adjust_1_2_4_o <= window_adjust_1_2_4_i;
        end if; 
    end process;


    window_adjust_1_2_4_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, cmp4, ap_block_pp0_stage0_11001, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_1_reg_4556_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4 = ap_const_lv1_1) and (icmp_ln65_1_reg_4556_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            window_adjust_1_2_4_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_1_2_4_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_1_2_5_o_assign_proc : process(ap_enable_reg_pp0_iter4, cmp4, window_adjust_1_2_5_i, ap_block_pp0_stage0, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_1_reg_4556_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg, grp_fu_909_p3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cmp4 = ap_const_lv1_1) and (icmp_ln65_1_reg_4556_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            window_adjust_1_2_5_o <= grp_fu_909_p3(19 downto 10);
        else 
            window_adjust_1_2_5_o <= window_adjust_1_2_5_i;
        end if; 
    end process;


    window_adjust_1_2_5_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, cmp4, ap_block_pp0_stage0_11001, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_1_reg_4556_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4 = ap_const_lv1_1) and (icmp_ln65_1_reg_4556_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            window_adjust_1_2_5_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_1_2_5_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_1_2_6_o_assign_proc : process(ap_enable_reg_pp0_iter4, window_adjust_1_2_6_i, ap_block_pp0_stage0, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg, trunc_ln105_6_fu_1261_p1, trunc_ln105_3_fu_1542_p1, ap_condition_417)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
            if (((icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1))) then 
                window_adjust_1_2_6_o <= trunc_ln105_3_fu_1542_p1;
            elsif ((ap_const_boolean_1 = ap_condition_417)) then 
                window_adjust_1_2_6_o <= trunc_ln105_6_fu_1261_p1;
            else 
                window_adjust_1_2_6_o <= window_adjust_1_2_6_i;
            end if;
        else 
            window_adjust_1_2_6_o <= window_adjust_1_2_6_i;
        end if; 
    end process;


    window_adjust_1_2_6_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, cmp4, ap_block_pp0_stage0_11001, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_1_reg_4556_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4 = ap_const_lv1_1) and (icmp_ln65_1_reg_4556_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            window_adjust_1_2_6_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_1_2_6_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_1_2_7_o_assign_proc : process(ap_enable_reg_pp0_iter4, cmp4, window_adjust_1_2_7_i, ap_block_pp0_stage0, reg_889_pp0_iter3_reg, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_1_reg_4556_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cmp4 = ap_const_lv1_1) and (icmp_ln65_1_reg_4556_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            window_adjust_1_2_7_o <= reg_889_pp0_iter3_reg;
        else 
            window_adjust_1_2_7_o <= window_adjust_1_2_7_i;
        end if; 
    end process;


    window_adjust_1_2_7_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, cmp4, ap_block_pp0_stage0_11001, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_1_reg_4556_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4 = ap_const_lv1_1) and (icmp_ln65_1_reg_4556_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            window_adjust_1_2_7_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_1_2_7_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    window_adjust_2_0_0_load_1_cast_fu_4191_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_2_0_0_i),12));
    window_adjust_2_0_0_load_cast_fu_4357_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_2_0_0_i),12));

    window_adjust_2_0_0_o_assign_proc : process(ap_enable_reg_pp0_iter5, window_adjust_2_0_0_i, ap_block_pp0_stage0, tmp_s_reg_4552_pp0_iter4_reg, icmp_ln65_reg_4572_pp0_iter4_reg, select_ln91_6_reg_4869, select_ln119_reg_4891, ap_condition_722)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then
            if (((icmp_ln65_reg_4572_pp0_iter4_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter4_reg = ap_const_lv1_1))) then 
                window_adjust_2_0_0_o <= select_ln119_reg_4891;
            elsif ((ap_const_boolean_1 = ap_condition_722)) then 
                window_adjust_2_0_0_o <= select_ln91_6_reg_4869;
            else 
                window_adjust_2_0_0_o <= window_adjust_2_0_0_i;
            end if;
        else 
            window_adjust_2_0_0_o <= window_adjust_2_0_0_i;
        end if; 
    end process;


    window_adjust_2_0_0_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter5, cmp4, ap_block_pp0_stage0_11001, tmp_s_reg_4552_pp0_iter4_reg, icmp_ln65_1_reg_4556_pp0_iter4_reg, icmp_ln65_reg_4572_pp0_iter4_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4 = ap_const_lv1_1) and (icmp_ln65_1_reg_4556_pp0_iter4_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln65_reg_4572_pp0_iter4_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
            window_adjust_2_0_0_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_2_0_0_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    window_adjust_2_0_1_load_1_cast_fu_2015_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_2_0_1_i),12));
    window_adjust_2_0_1_load_cast_fu_3127_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_2_0_1_i),12));

    window_adjust_2_0_1_o_assign_proc : process(ap_enable_reg_pp0_iter4, window_adjust_2_0_1_i, ap_block_pp0_stage0, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg, select_ln119_9_fu_1644_p3, grp_fu_909_p3, ap_condition_417)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
            if (((icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1))) then 
                window_adjust_2_0_1_o <= select_ln119_9_fu_1644_p3;
            elsif ((ap_const_boolean_1 = ap_condition_417)) then 
                window_adjust_2_0_1_o <= grp_fu_909_p3(79 downto 70);
            else 
                window_adjust_2_0_1_o <= window_adjust_2_0_1_i;
            end if;
        else 
            window_adjust_2_0_1_o <= window_adjust_2_0_1_i;
        end if; 
    end process;


    window_adjust_2_0_1_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, cmp4, ap_block_pp0_stage0_11001, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_1_reg_4556_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4 = ap_const_lv1_1) and (icmp_ln65_1_reg_4556_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            window_adjust_2_0_1_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_2_0_1_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    window_adjust_2_0_2_load_1_cast_fu_2167_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_2_0_2_i),12));
    window_adjust_2_0_2_load_cast_fu_3279_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_2_0_2_i),12));

    window_adjust_2_0_2_o_assign_proc : process(ap_enable_reg_pp0_iter4, window_adjust_2_0_2_i, ap_block_pp0_stage0, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg, select_ln119_10_fu_1650_p3, grp_fu_909_p3, ap_condition_417)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
            if (((icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1))) then 
                window_adjust_2_0_2_o <= select_ln119_10_fu_1650_p3;
            elsif ((ap_const_boolean_1 = ap_condition_417)) then 
                window_adjust_2_0_2_o <= grp_fu_909_p3(69 downto 60);
            else 
                window_adjust_2_0_2_o <= window_adjust_2_0_2_i;
            end if;
        else 
            window_adjust_2_0_2_o <= window_adjust_2_0_2_i;
        end if; 
    end process;


    window_adjust_2_0_2_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, cmp4, ap_block_pp0_stage0_11001, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_1_reg_4556_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4 = ap_const_lv1_1) and (icmp_ln65_1_reg_4556_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            window_adjust_2_0_2_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_2_0_2_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    window_adjust_2_0_3_load_1_cast_fu_2319_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_2_0_3_i),12));
    window_adjust_2_0_3_load_cast_fu_3431_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_2_0_3_i),12));

    window_adjust_2_0_3_o_assign_proc : process(ap_enable_reg_pp0_iter4, window_adjust_2_0_3_i, ap_block_pp0_stage0, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg, select_ln119_11_fu_1656_p3, grp_fu_909_p3, ap_condition_417)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
            if (((icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1))) then 
                window_adjust_2_0_3_o <= select_ln119_11_fu_1656_p3;
            elsif ((ap_const_boolean_1 = ap_condition_417)) then 
                window_adjust_2_0_3_o <= grp_fu_909_p3(59 downto 50);
            else 
                window_adjust_2_0_3_o <= window_adjust_2_0_3_i;
            end if;
        else 
            window_adjust_2_0_3_o <= window_adjust_2_0_3_i;
        end if; 
    end process;


    window_adjust_2_0_3_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, cmp4, ap_block_pp0_stage0_11001, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_1_reg_4556_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4 = ap_const_lv1_1) and (icmp_ln65_1_reg_4556_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            window_adjust_2_0_3_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_2_0_3_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    window_adjust_2_0_4_load_1_cast_fu_2471_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_2_0_4_i),12));
    window_adjust_2_0_4_load_cast_fu_3583_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_2_0_4_i),12));

    window_adjust_2_0_4_o_assign_proc : process(ap_enable_reg_pp0_iter4, window_adjust_2_0_4_i, ap_block_pp0_stage0, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg, select_ln119_12_fu_1662_p3, grp_fu_909_p3, ap_condition_417)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
            if (((icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1))) then 
                window_adjust_2_0_4_o <= select_ln119_12_fu_1662_p3;
            elsif ((ap_const_boolean_1 = ap_condition_417)) then 
                window_adjust_2_0_4_o <= grp_fu_909_p3(49 downto 40);
            else 
                window_adjust_2_0_4_o <= window_adjust_2_0_4_i;
            end if;
        else 
            window_adjust_2_0_4_o <= window_adjust_2_0_4_i;
        end if; 
    end process;


    window_adjust_2_0_4_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, cmp4, ap_block_pp0_stage0_11001, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_1_reg_4556_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4 = ap_const_lv1_1) and (icmp_ln65_1_reg_4556_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            window_adjust_2_0_4_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_2_0_4_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    window_adjust_2_0_5_load_1_cast_fu_2623_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_2_0_5_i),12));
    window_adjust_2_0_5_load_cast_fu_3735_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_2_0_5_i),12));

    window_adjust_2_0_5_o_assign_proc : process(ap_enable_reg_pp0_iter4, window_adjust_2_0_5_i, ap_block_pp0_stage0, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg, select_ln119_13_fu_1668_p3, grp_fu_909_p3, ap_condition_417)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
            if (((icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1))) then 
                window_adjust_2_0_5_o <= select_ln119_13_fu_1668_p3;
            elsif ((ap_const_boolean_1 = ap_condition_417)) then 
                window_adjust_2_0_5_o <= grp_fu_909_p3(39 downto 30);
            else 
                window_adjust_2_0_5_o <= window_adjust_2_0_5_i;
            end if;
        else 
            window_adjust_2_0_5_o <= window_adjust_2_0_5_i;
        end if; 
    end process;


    window_adjust_2_0_5_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, cmp4, ap_block_pp0_stage0_11001, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_1_reg_4556_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4 = ap_const_lv1_1) and (icmp_ln65_1_reg_4556_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            window_adjust_2_0_5_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_2_0_5_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    window_adjust_2_0_6_load_1_cast_fu_2775_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_2_0_6_i),12));
    window_adjust_2_0_6_load_cast_fu_3887_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_2_0_6_i),12));

    window_adjust_2_0_6_o_assign_proc : process(ap_enable_reg_pp0_iter4, window_adjust_2_0_6_i, ap_block_pp0_stage0, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg, select_ln119_14_fu_1674_p3, grp_fu_909_p3, ap_condition_417)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
            if (((icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1))) then 
                window_adjust_2_0_6_o <= select_ln119_14_fu_1674_p3;
            elsif ((ap_const_boolean_1 = ap_condition_417)) then 
                window_adjust_2_0_6_o <= grp_fu_909_p3(29 downto 20);
            else 
                window_adjust_2_0_6_o <= window_adjust_2_0_6_i;
            end if;
        else 
            window_adjust_2_0_6_o <= window_adjust_2_0_6_i;
        end if; 
    end process;


    window_adjust_2_0_6_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, cmp4, ap_block_pp0_stage0_11001, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_1_reg_4556_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4 = ap_const_lv1_1) and (icmp_ln65_1_reg_4556_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            window_adjust_2_0_6_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_2_0_6_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    window_adjust_2_0_7_load_1_cast_fu_2927_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_2_0_7_i),12));
    window_adjust_2_0_7_load_cast_fu_4039_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_2_0_7_i),12));

    window_adjust_2_0_7_o_assign_proc : process(ap_enable_reg_pp0_iter4, window_adjust_2_0_7_i, ap_block_pp0_stage0, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg, select_ln119_15_fu_1680_p3, grp_fu_909_p3, ap_condition_417)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
            if (((icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1))) then 
                window_adjust_2_0_7_o <= select_ln119_15_fu_1680_p3;
            elsif ((ap_const_boolean_1 = ap_condition_417)) then 
                window_adjust_2_0_7_o <= grp_fu_909_p3(19 downto 10);
            else 
                window_adjust_2_0_7_o <= window_adjust_2_0_7_i;
            end if;
        else 
            window_adjust_2_0_7_o <= window_adjust_2_0_7_i;
        end if; 
    end process;


    window_adjust_2_0_7_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, cmp4, ap_block_pp0_stage0_11001, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_1_reg_4556_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4 = ap_const_lv1_1) and (icmp_ln65_1_reg_4556_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            window_adjust_2_0_7_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_2_0_7_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_2_2_0_o_assign_proc : process(ap_enable_reg_pp0_iter5, window_adjust_2_2_0_i, ap_block_pp0_stage0, tmp_s_reg_4552_pp0_iter4_reg, reg_986, icmp_ln65_reg_4572_pp0_iter4_reg, select_ln119_10_reg_4896, ap_condition_722)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then
            if (((icmp_ln65_reg_4572_pp0_iter4_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter4_reg = ap_const_lv1_1))) then 
                window_adjust_2_2_0_o <= select_ln119_10_reg_4896;
            elsif ((ap_const_boolean_1 = ap_condition_722)) then 
                window_adjust_2_2_0_o <= reg_986;
            else 
                window_adjust_2_2_0_o <= window_adjust_2_2_0_i;
            end if;
        else 
            window_adjust_2_2_0_o <= window_adjust_2_2_0_i;
        end if; 
    end process;


    window_adjust_2_2_0_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter5, cmp4, ap_block_pp0_stage0_11001, tmp_s_reg_4552_pp0_iter4_reg, icmp_ln65_1_reg_4556_pp0_iter4_reg, icmp_ln65_reg_4572_pp0_iter4_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4 = ap_const_lv1_1) and (icmp_ln65_1_reg_4556_pp0_iter4_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln65_reg_4572_pp0_iter4_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
            window_adjust_2_2_0_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_2_2_0_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_2_2_1_o_assign_proc : process(ap_enable_reg_pp0_iter4, window_adjust_2_2_1_i, ap_block_pp0_stage0, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg, select_ln119_11_fu_1656_p3, grp_fu_909_p3, ap_condition_417)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
            if (((icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1))) then 
                window_adjust_2_2_1_o <= select_ln119_11_fu_1656_p3;
            elsif ((ap_const_boolean_1 = ap_condition_417)) then 
                window_adjust_2_2_1_o <= grp_fu_909_p3(59 downto 50);
            else 
                window_adjust_2_2_1_o <= window_adjust_2_2_1_i;
            end if;
        else 
            window_adjust_2_2_1_o <= window_adjust_2_2_1_i;
        end if; 
    end process;


    window_adjust_2_2_1_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, cmp4, ap_block_pp0_stage0_11001, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_1_reg_4556_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4 = ap_const_lv1_1) and (icmp_ln65_1_reg_4556_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            window_adjust_2_2_1_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_2_2_1_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_2_2_2_o_assign_proc : process(ap_enable_reg_pp0_iter4, window_adjust_2_2_2_i, ap_block_pp0_stage0, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg, select_ln119_12_fu_1662_p3, grp_fu_909_p3, ap_condition_417)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
            if (((icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1))) then 
                window_adjust_2_2_2_o <= select_ln119_12_fu_1662_p3;
            elsif ((ap_const_boolean_1 = ap_condition_417)) then 
                window_adjust_2_2_2_o <= grp_fu_909_p3(49 downto 40);
            else 
                window_adjust_2_2_2_o <= window_adjust_2_2_2_i;
            end if;
        else 
            window_adjust_2_2_2_o <= window_adjust_2_2_2_i;
        end if; 
    end process;


    window_adjust_2_2_2_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, cmp4, ap_block_pp0_stage0_11001, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_1_reg_4556_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4 = ap_const_lv1_1) and (icmp_ln65_1_reg_4556_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            window_adjust_2_2_2_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_2_2_2_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_2_2_3_o_assign_proc : process(ap_enable_reg_pp0_iter4, window_adjust_2_2_3_i, ap_block_pp0_stage0, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg, select_ln119_13_fu_1668_p3, grp_fu_909_p3, ap_condition_417)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
            if (((icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1))) then 
                window_adjust_2_2_3_o <= select_ln119_13_fu_1668_p3;
            elsif ((ap_const_boolean_1 = ap_condition_417)) then 
                window_adjust_2_2_3_o <= grp_fu_909_p3(39 downto 30);
            else 
                window_adjust_2_2_3_o <= window_adjust_2_2_3_i;
            end if;
        else 
            window_adjust_2_2_3_o <= window_adjust_2_2_3_i;
        end if; 
    end process;


    window_adjust_2_2_3_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, cmp4, ap_block_pp0_stage0_11001, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_1_reg_4556_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4 = ap_const_lv1_1) and (icmp_ln65_1_reg_4556_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            window_adjust_2_2_3_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_2_2_3_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_2_2_4_o_assign_proc : process(ap_enable_reg_pp0_iter4, window_adjust_2_2_4_i, ap_block_pp0_stage0, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg, select_ln119_14_fu_1674_p3, grp_fu_909_p3, ap_condition_417)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
            if (((icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1))) then 
                window_adjust_2_2_4_o <= select_ln119_14_fu_1674_p3;
            elsif ((ap_const_boolean_1 = ap_condition_417)) then 
                window_adjust_2_2_4_o <= grp_fu_909_p3(29 downto 20);
            else 
                window_adjust_2_2_4_o <= window_adjust_2_2_4_i;
            end if;
        else 
            window_adjust_2_2_4_o <= window_adjust_2_2_4_i;
        end if; 
    end process;


    window_adjust_2_2_4_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, cmp4, ap_block_pp0_stage0_11001, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_1_reg_4556_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4 = ap_const_lv1_1) and (icmp_ln65_1_reg_4556_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            window_adjust_2_2_4_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_2_2_4_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_2_2_5_o_assign_proc : process(ap_enable_reg_pp0_iter4, window_adjust_2_2_5_i, ap_block_pp0_stage0, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg, select_ln119_15_fu_1680_p3, grp_fu_909_p3, ap_condition_417)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
            if (((icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1))) then 
                window_adjust_2_2_5_o <= select_ln119_15_fu_1680_p3;
            elsif ((ap_const_boolean_1 = ap_condition_417)) then 
                window_adjust_2_2_5_o <= grp_fu_909_p3(19 downto 10);
            else 
                window_adjust_2_2_5_o <= window_adjust_2_2_5_i;
            end if;
        else 
            window_adjust_2_2_5_o <= window_adjust_2_2_5_i;
        end if; 
    end process;


    window_adjust_2_2_5_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, cmp4, ap_block_pp0_stage0_11001, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_1_reg_4556_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4 = ap_const_lv1_1) and (icmp_ln65_1_reg_4556_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            window_adjust_2_2_5_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_2_2_5_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_2_2_6_o_assign_proc : process(ap_enable_reg_pp0_iter4, window_adjust_2_2_6_i, ap_block_pp0_stage0, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg, trunc_ln105_6_fu_1261_p1, select_ln119_16_fu_1686_p3, ap_condition_417)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
            if (((icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1))) then 
                window_adjust_2_2_6_o <= select_ln119_16_fu_1686_p3;
            elsif ((ap_const_boolean_1 = ap_condition_417)) then 
                window_adjust_2_2_6_o <= trunc_ln105_6_fu_1261_p1;
            else 
                window_adjust_2_2_6_o <= window_adjust_2_2_6_i;
            end if;
        else 
            window_adjust_2_2_6_o <= window_adjust_2_2_6_i;
        end if; 
    end process;


    window_adjust_2_2_6_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, cmp4, ap_block_pp0_stage0_11001, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_1_reg_4556_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4 = ap_const_lv1_1) and (icmp_ln65_1_reg_4556_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            window_adjust_2_2_6_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_2_2_6_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    window_adjust_2_2_7_o_assign_proc : process(ap_enable_reg_pp0_iter4, window_adjust_2_2_7_i, ap_block_pp0_stage0, reg_889_pp0_iter3_reg, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg, select_ln119_17_fu_1692_p3, ap_condition_417)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
            if (((icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1))) then 
                window_adjust_2_2_7_o <= select_ln119_17_fu_1692_p3;
            elsif ((ap_const_boolean_1 = ap_condition_417)) then 
                window_adjust_2_2_7_o <= reg_889_pp0_iter3_reg;
            else 
                window_adjust_2_2_7_o <= window_adjust_2_2_7_i;
            end if;
        else 
            window_adjust_2_2_7_o <= window_adjust_2_2_7_i;
        end if; 
    end process;


    window_adjust_2_2_7_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, cmp4, ap_block_pp0_stage0_11001, tmp_s_reg_4552_pp0_iter3_reg, icmp_ln65_1_reg_4556_pp0_iter3_reg, icmp_ln65_reg_4572_pp0_iter3_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4 = ap_const_lv1_1) and (icmp_ln65_1_reg_4556_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln65_reg_4572_pp0_iter3_reg = ap_const_lv1_1) and (tmp_s_reg_4552_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            window_adjust_2_2_7_o_ap_vld <= ap_const_logic_1;
        else 
            window_adjust_2_2_7_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    xor_ln44_10_fu_3539_p2 <= (tmp_36_fu_3515_p3 xor ap_const_lv1_1);
    xor_ln44_11_fu_3691_p2 <= (tmp_39_fu_3667_p3 xor ap_const_lv1_1);
    xor_ln44_12_fu_3843_p2 <= (tmp_42_fu_3819_p3 xor ap_const_lv1_1);
    xor_ln44_13_fu_3995_p2 <= (tmp_45_fu_3971_p3 xor ap_const_lv1_1);
    xor_ln44_14_fu_4147_p2 <= (tmp_48_fu_4123_p3 xor ap_const_lv1_1);
    xor_ln44_15_fu_4299_p2 <= (tmp_75_fu_4275_p3 xor ap_const_lv1_1);
    xor_ln44_16_fu_2123_p2 <= (tmp_77_fu_2099_p3 xor ap_const_lv1_1);
    xor_ln44_17_fu_2275_p2 <= (tmp_79_fu_2251_p3 xor ap_const_lv1_1);
    xor_ln44_18_fu_2427_p2 <= (tmp_81_fu_2403_p3 xor ap_const_lv1_1);
    xor_ln44_19_fu_2579_p2 <= (tmp_83_fu_2555_p3 xor ap_const_lv1_1);
    xor_ln44_20_fu_2731_p2 <= (tmp_85_fu_2707_p3 xor ap_const_lv1_1);
    xor_ln44_21_fu_2883_p2 <= (tmp_87_fu_2859_p3 xor ap_const_lv1_1);
    xor_ln44_22_fu_3035_p2 <= (tmp_89_fu_3011_p3 xor ap_const_lv1_1);
    xor_ln44_8_fu_3235_p2 <= (tmp_30_fu_3211_p3 xor ap_const_lv1_1);
    xor_ln44_9_fu_3387_p2 <= (tmp_33_fu_3363_p3 xor ap_const_lv1_1);
    xor_ln44_fu_4465_p2 <= (tmp_27_fu_4441_p3 xor ap_const_lv1_1);
    zext_ln184_fu_1050_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_reg_4547),64));
    zext_ln41_100_fu_2459_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_0_2_4_i),11));
    zext_ln41_101_fu_2463_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_1_0_4_i),11));
    zext_ln41_102_fu_2467_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_1_2_4_i),11));
    zext_ln41_103_fu_2521_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_2_2_4_i),12));
    zext_ln41_104_fu_2607_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_0_0_5_i),11));
    zext_ln41_105_fu_2611_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_0_2_5_i),11));
    zext_ln41_106_fu_2615_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_1_0_5_i),11));
    zext_ln41_107_fu_2619_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_1_2_5_i),11));
    zext_ln41_108_fu_2673_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_2_2_5_i),12));
    zext_ln41_109_fu_2759_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_0_0_6_i),11));
    zext_ln41_110_fu_2763_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_0_2_6_i),11));
    zext_ln41_111_fu_2767_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_1_0_6_i),11));
    zext_ln41_112_fu_2771_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_1_2_6_i),11));
    zext_ln41_113_fu_2825_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_2_2_6_i),12));
    zext_ln41_114_fu_2911_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_0_0_7_i),11));
    zext_ln41_115_fu_2915_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_0_2_7_i),11));
    zext_ln41_116_fu_2919_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_1_0_7_i),11));
    zext_ln41_117_fu_2923_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_1_2_7_i),11));
    zext_ln41_118_fu_2977_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_2_2_7_i),12));
    zext_ln41_40_fu_4345_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_905),11));
    zext_ln41_41_fu_4349_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_1_0_0_i),11));
    zext_ln41_42_fu_4353_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_1_2_0_i),11));
    zext_ln41_43_fu_4407_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_2_2_0_i),12));
    zext_ln41_44_fu_3111_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_0_0_1_i),11));
    zext_ln41_45_fu_3115_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_0_2_1_i),11));
    zext_ln41_46_fu_3119_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_1_0_1_i),11));
    zext_ln41_47_fu_3123_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_1_2_1_i),11));
    zext_ln41_48_fu_3177_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_2_2_1_i),12));
    zext_ln41_49_fu_3263_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_0_0_2_i),11));
    zext_ln41_50_fu_3267_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_0_2_2_i),11));
    zext_ln41_51_fu_3271_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_1_0_2_i),11));
    zext_ln41_52_fu_3275_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_1_2_2_i),11));
    zext_ln41_53_fu_3329_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_2_2_2_i),12));
    zext_ln41_54_fu_3415_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_0_0_3_i),11));
    zext_ln41_55_fu_3419_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_0_2_3_i),11));
    zext_ln41_56_fu_3423_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_1_0_3_i),11));
    zext_ln41_57_fu_3427_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_1_2_3_i),11));
    zext_ln41_58_fu_3481_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_2_2_3_i),12));
    zext_ln41_59_fu_3567_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_0_0_4_i),11));
    zext_ln41_60_fu_3571_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_0_2_4_i),11));
    zext_ln41_61_fu_3575_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_1_0_4_i),11));
    zext_ln41_62_fu_3579_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_1_2_4_i),11));
    zext_ln41_63_fu_3633_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_2_2_4_i),12));
    zext_ln41_64_fu_3719_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_0_0_5_i),11));
    zext_ln41_65_fu_3723_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_0_2_5_i),11));
    zext_ln41_66_fu_3727_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_1_0_5_i),11));
    zext_ln41_67_fu_3731_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_1_2_5_i),11));
    zext_ln41_68_fu_3785_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_2_2_5_i),12));
    zext_ln41_69_fu_3871_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_0_0_6_i),11));
    zext_ln41_70_fu_3875_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_0_2_6_i),11));
    zext_ln41_71_fu_3879_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_1_0_6_i),11));
    zext_ln41_72_fu_3883_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_1_2_6_i),11));
    zext_ln41_73_fu_3937_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_2_2_6_i),12));
    zext_ln41_74_fu_4023_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_0_0_7_i),11));
    zext_ln41_75_fu_4027_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_0_2_7_i),11));
    zext_ln41_76_fu_4031_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_1_0_7_i),11));
    zext_ln41_77_fu_4035_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_1_2_7_i),11));
    zext_ln41_78_fu_4089_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_2_2_7_i),12));
    zext_ln41_79_fu_4175_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_0_0_0_i),11));
    zext_ln41_80_fu_4179_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_905),11));
    zext_ln41_81_fu_4183_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_1_0_0_i),11));
    zext_ln41_82_fu_4187_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_1_2_0_i),11));
    zext_ln41_83_fu_4241_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_2_2_0_i),12));
    zext_ln41_84_fu_1999_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_0_0_1_i),11));
    zext_ln41_85_fu_2003_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_0_2_1_i),11));
    zext_ln41_86_fu_2007_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_1_0_1_i),11));
    zext_ln41_87_fu_2011_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_1_2_1_i),11));
    zext_ln41_88_fu_2065_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_2_2_1_i),12));
    zext_ln41_89_fu_2151_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_0_0_2_i),11));
    zext_ln41_90_fu_2155_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_0_2_2_i),11));
    zext_ln41_91_fu_2159_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_1_0_2_i),11));
    zext_ln41_92_fu_2163_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_1_2_2_i),11));
    zext_ln41_93_fu_2217_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_2_2_2_i),12));
    zext_ln41_94_fu_2303_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_0_0_3_i),11));
    zext_ln41_95_fu_2307_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_0_2_3_i),11));
    zext_ln41_96_fu_2311_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_1_0_3_i),11));
    zext_ln41_97_fu_2315_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_1_2_3_i),11));
    zext_ln41_98_fu_2369_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_2_2_3_i),12));
    zext_ln41_99_fu_2455_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_0_0_4_i),11));
    zext_ln41_fu_4341_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_adjust_0_0_0_i),11));
    zext_ln91_1_fu_1173_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln91_1_reg_4720),64));
    zext_ln91_fu_1168_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln1_reg_4688),64));
end behav;
