v 20110115 2
C 38800 41700 0 0 0 title-D.sym
C 69000 56800 1 0 0 header14.sym
{
T 69900 58600 5 10 1 1 0 6 1
refdes=J6
T 69400 58800 5 10 0 0 0 0 1
device=HEADER14
T 69400 59000 5 10 0 0 0 0 1
footprint=HEADER14_2MM
}
C 65900 50200 1 0 0 at25df041a.sym
{
T 67700 50300 5 10 1 1 0 6 1
refdes=U11
T 67600 52400 5 10 0 0 0 0 1
device=AT25DF041A
T 67600 52600 5 10 0 0 0 0 1
footprint=SO8
}
C 43800 50700 1 0 0 spartan6_io.sym
{
T 49100 62700 5 10 1 1 0 6 1
refdes=U12
T 49300 63200 5 10 0 0 0 0 1
device=SPARTAN6_IO
T 49300 63400 5 10 0 0 0 0 1
footprint=LQFP144
}
C 57300 53800 1 0 0 spartan6_misc.sym
{
T 60000 56900 5 10 1 1 0 6 1
refdes=U12
T 60000 57200 5 10 0 0 0 0 1
device=SPARTAN6_IO
T 60000 57400 5 10 0 0 0 0 1
footprint=LQFP144
}
C 58200 43100 1 0 0 spartan6_power.sym
{
T 60700 48900 5 10 1 1 0 6 1
refdes=U12
T 60800 49200 5 10 0 0 0 0 1
device=SPARTAN6_IO
T 60800 49400 5 10 0 0 0 0 1
footprint=LQFP144
}
C 58100 45300 1 0 0 gnd-1.sym
N 58200 48000 58200 45600 4
N 58200 45600 58300 45600 4
N 58300 48000 58200 48000 4
N 58300 47800 58200 47800 4
N 58300 47600 58200 47600 4
N 58300 47400 58200 47400 4
N 58300 47200 58200 47200 4
N 58300 47000 58200 47000 4
N 58200 46800 58300 46800 4
N 58200 46600 58300 46600 4
N 58200 46400 58300 46400 4
N 58200 46200 58300 46200 4
N 58200 46000 58300 46000 4
N 58300 45800 58200 45800 4
N 43900 61200 42200 61200 4
{
T 42300 61200 5 10 1 1 0 0 1
netname=CH1_SCL
}
N 42200 61000 43900 61000 4
{
T 42300 61000 5 10 1 1 0 0 1
netname=CH1_SDA
}
N 42200 60000 43900 60000 4
{
T 42300 60000 5 10 1 1 0 0 1
netname=CH1_CLK
}
N 42200 59800 43900 59800 4
{
T 42300 59800 5 10 1 1 0 0 1
netname=CH1_D7
}
N 42200 59600 43900 59600 4
{
T 42300 59600 5 10 1 1 0 0 1
netname=CH1_D6
}
N 42200 59400 43900 59400 4
{
T 42300 59400 5 10 1 1 0 0 1
netname=CH1_D5
}
N 42200 59200 43900 59200 4
{
T 42300 59200 5 10 1 1 0 0 1
netname=CH1_D4
}
N 42200 59000 43900 59000 4
{
T 42300 59000 5 10 1 1 0 0 1
netname=CH1_D3
}
N 42200 58800 43900 58800 4
{
T 42300 58800 5 10 1 1 0 0 1
netname=CH1_D2
}
N 42200 58600 43900 58600 4
{
T 42300 58600 5 10 1 1 0 0 1
netname=CH1_D1
}
N 42200 58400 43900 58400 4
{
T 42300 58400 5 10 1 1 0 0 1
netname=CH1_D0
}
N 42200 60800 43900 60800 4
{
T 42300 60800 5 10 1 1 0 0 1
netname=CH1_GC1
}
N 42200 60400 43900 60400 4
{
T 42300 60400 5 10 1 1 0 0 1
netname=CH1_SCLK
}
N 42200 60200 43900 60200 4
{
T 42300 60200 5 10 1 1 0 0 1
netname=CH1_SDIN
}
N 42200 60600 43900 60600 4
{
T 42300 60600 5 10 1 1 0 0 1
netname=CH1_CS
}
N 43900 58200 42200 58200 4
{
T 42300 58200 5 10 1 1 0 0 1
netname=CH2_SCL
}
N 42200 58000 43900 58000 4
{
T 42300 58000 5 10 1 1 0 0 1
netname=CH2_SDA
}
N 43900 57000 42200 57000 4
{
T 43100 57000 5 10 1 1 0 6 1
netname=CH2_CLK
}
N 43900 56800 42200 56800 4
{
T 43000 56800 5 10 1 1 0 6 1
netname=CH2_D7
}
N 51300 56200 49600 56200 4
{
T 51200 56200 5 10 1 1 0 6 1
netname=CH2_D6
}
N 51300 56000 49600 56000 4
{
T 51200 56000 5 10 1 1 0 6 1
netname=CH2_D5
}
N 51300 55800 49600 55800 4
{
T 51200 55800 5 10 1 1 0 6 1
netname=CH2_D4
}
N 51300 55600 49600 55600 4
{
T 51200 55600 5 10 1 1 0 6 1
netname=CH2_D3
}
N 51300 55400 49600 55400 4
{
T 51200 55400 5 10 1 1 0 6 1
netname=CH2_D2
}
N 51300 55200 49600 55200 4
{
T 51200 55200 5 10 1 1 0 6 1
netname=CH2_D1
}
N 51300 55000 49600 55000 4
{
T 51200 55000 5 10 1 1 0 6 1
netname=CH2_D0
}
N 42200 57800 43900 57800 4
{
T 42300 57800 5 10 1 1 0 0 1
netname=CH2_GC1
}
N 42200 57400 43900 57400 4
{
T 42300 57400 5 10 1 1 0 0 1
netname=CH2_SCLK
}
N 42200 57200 43900 57200 4
{
T 42300 57200 5 10 1 1 0 0 1
netname=CH2_SDIN
}
N 42200 57600 43900 57600 4
{
T 42300 57600 5 10 1 1 0 0 1
netname=CH2_CS
}
N 49600 54800 51300 54800 4
{
T 51200 54800 5 10 1 1 0 6 1
netname=CH3_SCL
}
N 51300 54600 49600 54600 4
{
T 51200 54600 5 10 1 1 0 6 1
netname=CH3_SDA
}
N 51300 53600 49600 53600 4
{
T 51200 53600 5 10 1 1 0 6 1
netname=CH3_CLK
}
N 51300 53400 49600 53400 4
{
T 51200 53400 5 10 1 1 0 6 1
netname=CH3_D7
}
N 51300 53200 49600 53200 4
{
T 51200 53200 5 10 1 1 0 6 1
netname=CH3_D6
}
N 51300 53000 49600 53000 4
{
T 51200 53000 5 10 1 1 0 6 1
netname=CH3_D5
}
N 51300 52800 49600 52800 4
{
T 51200 52800 5 10 1 1 0 6 1
netname=CH3_D4
}
N 51300 52600 49600 52600 4
{
T 51200 52600 5 10 1 1 0 6 1
netname=CH3_D3
}
N 51300 52400 49600 52400 4
{
T 51200 52400 5 10 1 1 0 6 1
netname=CH3_D2
}
N 51300 52200 49600 52200 4
{
T 51200 52200 5 10 1 1 0 6 1
netname=CH3_D1
}
N 51300 52000 49600 52000 4
{
T 51200 52000 5 10 1 1 0 6 1
netname=CH3_D0
}
N 51300 54400 49600 54400 4
{
T 51200 54400 5 10 1 1 0 6 1
netname=CH3_GC1
}
N 51300 54000 49600 54000 4
{
T 51200 54000 5 10 1 1 0 6 1
netname=CH3_SCLK
}
N 51300 53800 49600 53800 4
{
T 51200 53800 5 10 1 1 0 6 1
netname=CH3_SDIN
}
N 51300 54200 49600 54200 4
{
T 51200 54200 5 10 1 1 0 6 1
netname=CH3_CS
}
N 49600 51400 51300 51400 4
{
T 50400 51400 5 10 1 1 0 0 1
netname=CH4_SDIN
}
N 49600 57200 51300 57200 4
{
T 50500 57200 5 10 1 1 0 0 1
netname=CH4_D7
}
N 49600 57400 51300 57400 4
{
T 50500 57400 5 10 1 1 0 0 1
netname=CH4_D6
}
N 49600 57600 51300 57600 4
{
T 50500 57600 5 10 1 1 0 0 1
netname=CH4_D5
}
N 49600 57800 51300 57800 4
{
T 50500 57800 5 10 1 1 0 0 1
netname=CH4_D4
}
N 49600 58000 51300 58000 4
{
T 50500 58000 5 10 1 1 0 0 1
netname=CH4_D3
}
N 49600 58200 51300 58200 4
{
T 50500 58200 5 10 1 1 0 0 1
netname=CH4_D2
}
N 49600 58400 51300 58400 4
{
T 50500 58400 5 10 1 1 0 0 1
netname=CH4_D1
}
N 49600 58600 51300 58600 4
{
T 50500 58600 5 10 1 1 0 0 1
netname=CH4_D0
}
N 49600 51600 51300 51600 4
{
T 50300 51600 5 10 1 1 0 0 1
netname=CH4_SCLK
}
N 49600 51200 51300 51200 4
{
T 50400 51200 5 10 1 1 0 0 1
netname=CH4_CLK
}
N 49600 51800 51300 51800 4
{
T 50500 51800 5 10 1 1 0 0 1
netname=CH4_CS
}
T 67800 62800 9 24 1 0 0 0 1
FPGA
T 66100 42500 9 14 1 0 0 0 1
FPGA
T 66200 41800 9 10 1 0 0 0 1
7
T 67800 41800 9 10 1 0 0 0 1
9
T 69900 42100 9 10 1 0 0 0 1
1
T 69900 41800 9 10 1 0 0 0 1
Copyright (c) 2012 Peter Monta
N 49600 58800 51300 58800 4
{
T 50200 58800 5 10 1 1 0 0 1
netname=FPGA_CLK-
}
N 49600 59000 51300 59000 4
{
T 50200 59000 5 10 1 1 0 0 1
netname=FPGA_CLK+
}
N 49600 59200 51300 59200 4
{
T 50000 59200 5 10 1 1 0 0 1
netname=PHY_NSRESET
}
N 49600 59400 51300 59400 4
{
T 50000 59400 5 10 1 1 0 0 1
netname=PHY_TX_CTL
}
N 49600 59600 51300 59600 4
{
T 50000 59600 5 10 1 1 0 0 1
netname=PHY_TXD0
}
N 49600 59800 51300 59800 4
{
T 50000 59800 5 10 1 1 0 0 1
netname=PHY_TXD1
}
N 49600 60000 51300 60000 4
{
T 50000 60000 5 10 1 1 0 0 1
netname=PHY_TXD2
}
N 49600 60600 51300 60600 4
{
T 50000 60600 5 10 1 1 0 0 1
netname=PHY_TXD3
}
N 42200 51800 43900 51800 4
{
T 42300 51800 5 10 1 1 0 0 1
netname=PHY_TX_CLK
}
N 42200 52000 43900 52000 4
{
T 42300 52000 5 10 1 1 0 0 1
netname=PHY_RX_CLK
}
N 42200 52200 43900 52200 4
{
T 42300 52200 5 10 1 1 0 0 1
netname=PHY_RXD0
}
N 42200 52400 43900 52400 4
{
T 42300 52400 5 10 1 1 0 0 1
netname=PHY_RXD1
}
N 42200 52600 43900 52600 4
{
T 42300 52600 5 10 1 1 0 0 1
netname=PHY_RXD2
}
N 42200 52800 43900 52800 4
{
T 42300 52800 5 10 1 1 0 0 1
netname=PHY_RXD3
}
N 42200 53000 43900 53000 4
{
T 42300 53000 5 10 1 1 0 0 1
netname=PHY_RX_CTL
}
N 42200 53200 43900 53200 4
{
T 42300 53200 5 10 1 1 0 0 1
netname=PHY_NRESET
}
N 42200 53400 43900 53400 4
{
T 42300 53400 5 10 1 1 0 0 1
netname=PHY_MDC
}
N 42200 53600 43900 53600 4
{
T 42300 53600 5 10 1 1 0 0 1
netname=PHY_MDIO
}
N 42200 53800 43900 53800 4
{
T 42300 53800 5 10 1 1 0 0 1
netname=PHY_MDINT
}
N 42200 55400 43900 55400 4
{
T 42300 55400 5 10 1 1 0 0 1
netname=UART_RX
}
N 42200 55600 43900 55600 4
{
T 42300 55600 5 10 1 1 0 0 1
netname=UART_TX
}
N 42200 54000 43900 54000 4
{
T 42300 54000 5 10 1 1 0 0 1
netname=CLOCK_CLK
}
N 42200 54200 43900 54200 4
{
T 42300 54200 5 10 1 1 0 0 1
netname=CLOCK_DATA
}
N 42200 54400 43900 54400 4
{
T 42300 54400 5 10 1 1 0 0 1
netname=CLOCK_LE
}
N 42200 54600 43900 54600 4
{
T 42300 54600 5 10 1 1 0 0 1
netname=CLOCK_READBACK
}
N 42200 54800 43900 54800 4
{
T 42300 54800 5 10 1 1 0 0 1
netname=CLOCK_FTEST_LD
}
N 58300 43900 58300 44700 4
N 58300 44700 56900 44700 4
{
T 57000 44800 5 10 1 1 0 0 1
netname=VCC_1.2V
}
N 61100 43900 61100 44300 4
N 61100 44300 62900 44300 4
{
T 62000 44400 5 10 1 1 0 0 1
netname=VCC_3.3V
}
N 61100 44700 61100 44900 4
N 61100 44900 62900 44900 4
{
T 62000 45000 5 10 1 1 0 0 1
netname=VCC_3.3V
}
N 61100 45300 61100 45700 4
N 61100 45700 62900 45700 4
{
T 62000 45800 5 10 1 1 0 0 1
netname=VCC_3.3V
}
N 61100 46100 61100 46500 4
N 61100 46500 62900 46500 4
{
T 62000 46600 5 10 1 1 0 0 1
netname=VCC_3.3V
}
N 61100 47200 61100 48000 4
N 61100 48000 62900 48000 4
{
T 61900 48100 5 10 1 1 0 0 1
netname=VCC_3.3V
}
C 69000 56500 1 0 0 gnd-1.sym
N 69100 56800 69100 58300 4
N 71400 58300 70200 58300 4
{
T 70500 58300 5 10 1 1 0 0 1
netname=VCC_3.3V
}
N 71400 58100 70200 58100 4
{
T 70900 58100 5 10 1 1 0 0 1
netname=TMS
}
N 71400 57900 70200 57900 4
{
T 70900 57900 5 10 1 1 0 0 1
netname=TCK
}
N 71400 57700 70200 57700 4
{
T 70900 57700 5 10 1 1 0 0 1
netname=TDO
}
N 71400 57500 70200 57500 4
{
T 70900 57500 5 10 1 1 0 0 1
netname=TDI
}
N 41400 56600 43900 56600 4
N 51300 61800 49600 61800 4
{
T 50700 61800 5 10 1 1 0 0 1
netname=cclk
}
N 51300 61600 49600 61600 4
{
T 50800 61600 5 10 1 1 0 0 1
netname=m0
}
N 51300 61000 49600 61000 4
{
T 50700 61000 5 10 1 1 0 0 1
netname=din
}
N 51300 60800 49600 60800 4
{
T 50700 60800 5 10 1 1 0 0 1
netname=mosi
}
N 51300 60200 49600 60200 4
{
T 50800 60200 5 10 1 1 0 0 1
netname=m1
}
N 51300 57000 49600 57000 4
{
T 50700 57000 5 10 1 1 0 0 1
netname=init_b
}
N 51300 56800 49600 56800 4
{
T 50700 56800 5 10 1 1 0 0 1
netname=cso_b
}
C 56300 51800 1 0 0 gnd-1.sym
N 57800 52500 56400 52500 4
{
T 56500 52500 5 10 1 1 0 0 1
netname=VCC_3.3V
}
N 57800 52100 56400 52100 4
N 57400 55800 56000 55800 4
{
T 56200 55800 5 10 1 1 0 0 1
netname=TCK
}
N 57400 55600 56000 55600 4
{
T 56200 55600 5 10 1 1 0 0 1
netname=TDI
}
N 57400 55400 56000 55400 4
{
T 56200 55400 5 10 1 1 0 0 1
netname=TMS
}
N 57400 55200 56000 55200 4
{
T 56200 55200 5 10 1 1 0 0 1
netname=TDO
}
C 63800 51300 1 0 0 resistor-1.sym
{
T 64100 51700 5 10 0 0 0 0 1
device=RESISTOR
T 64000 51600 5 10 1 1 0 0 1
refdes=R38
T 64400 51600 5 10 1 1 0 0 1
value=47
T 63800 51300 5 10 0 1 0 0 1
footprint=0402.fp
}
C 68600 51500 1 0 0 resistor-1.sym
{
T 68900 51900 5 10 0 0 0 0 1
device=RESISTOR
T 68800 51800 5 10 1 1 0 0 1
refdes=R39
T 68800 51300 5 10 1 1 0 0 1
value=47
T 68600 51500 5 10 0 1 0 0 1
footprint=0402.fp
}
C 57800 52000 1 0 0 resistor-1.sym
{
T 58100 52400 5 10 0 0 0 0 1
device=RESISTOR
T 58000 51800 5 10 1 1 0 0 1
refdes=R40
T 58500 51800 5 10 1 1 0 0 1
value=10k
T 57800 52000 5 10 0 0 0 0 1
footprint=0402.fp
}
C 57800 52400 1 0 0 resistor-1.sym
{
T 58100 52800 5 10 0 0 0 0 1
device=RESISTOR
T 58000 52700 5 10 1 1 0 0 1
refdes=R41
T 58500 52700 5 10 1 1 0 0 1
value=10k
T 57800 52400 5 10 0 0 0 0 1
footprint=0402.fp
}
N 58700 52500 59500 52500 4
{
T 59100 52500 5 10 1 1 0 0 1
netname=m0
}
N 58700 52100 59500 52100 4
{
T 59100 52100 5 10 1 1 0 0 1
netname=m1
}
C 62200 55600 1 0 0 gnd-1.sym
C 61100 55800 1 0 0 resistor-1.sym
{
T 61400 56200 5 10 0 0 0 0 1
device=RESISTOR
T 61300 56100 5 10 1 1 0 0 1
refdes=R42
T 61800 56100 5 10 1 1 0 0 1
value=0
T 61100 55800 5 10 0 0 0 0 1
footprint=0402.fp
}
N 60300 55900 61100 55900 4
N 62000 55900 62300 55900 4
C 63800 51900 1 0 0 resistor-1.sym
{
T 64100 52300 5 10 0 0 0 0 1
device=RESISTOR
T 64000 52200 5 10 1 1 0 0 1
refdes=R43
T 64400 52200 5 10 1 1 0 0 1
value=47
T 63800 51900 5 10 0 1 0 0 1
footprint=0402.fp
}
C 58400 50000 1 90 0 resistor-1.sym
{
T 58000 50300 5 10 0 0 90 0 1
device=RESISTOR
T 58100 50200 5 10 1 1 90 0 1
refdes=R44
T 58700 50200 5 10 1 1 90 0 1
value=4.7k
T 58400 50000 5 10 0 1 0 0 1
footprint=0402.fp
}
C 63400 56700 1 90 0 resistor-1.sym
{
T 63000 57000 5 10 0 0 90 0 1
device=RESISTOR
T 63100 56900 5 10 1 1 90 0 1
refdes=R45
T 63600 57100 5 10 1 1 90 0 1
value=330
T 63400 56700 5 10 0 1 0 0 1
footprint=0402.fp
}
C 67000 50000 1 0 0 gnd-1.sym
N 65700 52600 68600 52600 4
{
T 67600 52700 5 10 1 1 0 0 1
netname=VCC_3.3V
}
C 40500 56500 1 0 0 resistor-1.sym
{
T 40800 56900 5 10 0 0 0 0 1
device=RESISTOR
T 40700 56800 5 10 1 1 0 0 1
refdes=R46
T 41200 56800 5 10 1 1 0 0 1
value=10k
T 40500 56500 5 10 0 0 0 0 1
footprint=0402.fp
}
C 39900 56300 1 0 0 gnd-1.sym
N 40000 56600 40500 56600 4
C 64100 54700 1 90 0 resistor-1.sym
{
T 63700 55000 5 10 0 0 90 0 1
device=RESISTOR
T 63800 54900 5 10 1 1 90 0 1
refdes=R47
T 64100 54700 5 10 0 0 0 0 1
footprint=0402.fp
T 64400 54800 5 10 1 1 90 0 1
value=4.7k
}
N 60300 54700 64000 54700 4
N 63300 58200 65100 58200 4
{
T 64100 58300 5 10 1 1 0 0 1
netname=VCC_3.3V
}
N 64000 55600 64000 58200 4
N 58300 50000 56400 50000 4
{
T 56500 50100 5 10 1 1 0 0 1
netname=init_b
}
N 58300 50900 58300 51100 4
N 58300 51100 59800 51100 4
{
T 58900 51200 5 10 1 1 0 0 1
netname=VCC_3.3V
}
N 66000 51000 65700 51000 4
N 65700 51000 65700 52600 4
N 66000 51600 65700 51600 4
N 68100 51600 68600 51600 4
N 69500 51600 70800 51600 4
{
T 70400 51700 5 10 1 1 0 0 1
netname=din
}
C 63800 50700 1 0 0 resistor-1.sym
{
T 64100 51100 5 10 0 0 0 0 1
device=RESISTOR
T 64000 51000 5 10 1 1 0 0 1
refdes=R48
T 64400 51000 5 10 1 1 0 0 1
value=47
T 63800 50700 5 10 0 1 0 0 1
footprint=0402.fp
}
N 64700 52000 65400 52000 4
N 65400 52000 65400 51800 4
N 65400 51800 66000 51800 4
N 64700 51400 66000 51400 4
N 64700 50800 65400 50800 4
N 65400 50800 65400 51200 4
N 65400 51200 66000 51200 4
N 63800 52000 62400 52000 4
{
T 62500 52100 5 10 1 1 0 0 1
netname=cso_b
}
N 63800 51400 62400 51400 4
{
T 62500 51500 5 10 1 1 0 0 1
netname=cclk
}
N 63800 50800 62400 50800 4
{
T 62500 50900 5 10 1 1 0 0 1
netname=mosi
}
C 63100 56700 1 270 0 led-1.sym
{
T 63700 55900 5 10 0 0 270 0 1
device=LED
T 63500 55900 5 10 1 1 270 0 1
refdes=LED1
T 63900 55900 5 10 0 0 270 0 1
symversion=0.1
T 63100 56700 5 10 0 0 0 0 1
footprint=0603.fp
}
C 68000 46900 1 0 0 led-1.sym
{
T 68800 47500 5 10 0 0 0 0 1
device=LED
T 68800 47300 5 10 1 1 0 0 1
refdes=LED2
T 68800 47700 5 10 0 0 0 0 1
symversion=0.1
T 68000 46900 5 10 0 0 0 0 1
footprint=0603.fp
}
C 68000 48400 1 0 0 led-1.sym
{
T 68800 49000 5 10 0 0 0 0 1
device=LED
T 68800 48800 5 10 1 1 0 0 1
refdes=LED3
T 68800 49200 5 10 0 0 0 0 1
symversion=0.1
T 68000 48400 5 10 0 0 0 0 1
footprint=0603.fp
}
N 63300 58200 63300 57600 4
N 63300 55800 63300 55100 4
N 63300 55100 60300 55100 4
C 69500 48300 1 0 0 gnd-1.sym
C 69500 46800 1 0 0 gnd-1.sym
N 69600 48600 68900 48600 4
N 69600 47100 68900 47100 4
C 66700 48500 1 0 0 resistor-1.sym
{
T 67000 48900 5 10 0 0 0 0 1
device=RESISTOR
T 66900 48800 5 10 1 1 0 0 1
refdes=R49
T 67100 48300 5 10 1 1 0 0 1
value=330
T 66700 48500 5 10 0 1 270 0 1
footprint=0402.fp
}
C 66700 47000 1 0 0 resistor-1.sym
{
T 67000 47400 5 10 0 0 0 0 1
device=RESISTOR
T 66900 47300 5 10 1 1 0 0 1
refdes=R50
T 67100 46800 5 10 1 1 0 0 1
value=330
T 66700 47000 5 10 0 1 270 0 1
footprint=0402.fp
}
N 68000 48600 67600 48600 4
N 68000 47100 67600 47100 4
N 66700 47100 65500 47100 4
{
T 65700 47200 5 10 1 1 0 0 1
netname=led1
}
N 65500 48600 66700 48600 4
{
T 65700 48700 5 10 1 1 0 0 1
netname=led0
}
N 43900 56000 42200 56000 4
{
T 42300 56000 5 10 1 1 0 0 1
netname=led0
}
N 43900 55800 42200 55800 4
{
T 42300 55800 5 10 1 1 0 0 1
netname=led1
}
C 70300 54000 1 0 0 header3-1.sym
{
T 71300 54650 5 10 0 0 0 0 1
device=HEADER3
T 70700 55300 5 10 1 1 0 0 1
refdes=J9
T 70300 54000 5 10 0 0 0 0 1
footprint=JUMPER3.fp
}
C 44000 47400 1 90 0 capacitor-1.sym
{
T 43300 47600 5 10 0 0 90 0 1
device=CAPACITOR
T 43500 47600 5 10 1 1 90 0 1
refdes=C141
T 43100 47600 5 10 0 0 90 0 1
symversion=0.1
T 43600 47100 5 10 1 1 0 0 1
value=0.1 uF
T 44000 47400 5 10 0 1 0 0 1
footprint=0402.fp
}
C 42800 47400 1 90 0 capacitor-1.sym
{
T 42100 47600 5 10 0 0 90 0 1
device=CAPACITOR
T 42300 47600 5 10 1 1 90 0 1
refdes=C142
T 41900 47600 5 10 0 0 90 0 1
symversion=0.1
T 42800 47400 5 10 0 0 0 0 1
footprint=0805.fp
T 42400 47100 5 10 1 1 0 0 1
value=10 uF
}
C 70000 53600 1 0 0 gnd-1.sym
N 70300 54600 70100 54600 4
N 70100 54600 70100 53900 4
C 44800 47400 1 90 0 capacitor-1.sym
{
T 44100 47600 5 10 0 0 90 0 1
device=CAPACITOR
T 44300 47600 5 10 1 1 90 0 1
refdes=C143
T 43900 47600 5 10 0 0 90 0 1
symversion=0.1
T 44400 47100 5 10 1 1 0 0 1
value=0.1 uF
T 44800 47400 5 10 0 1 0 0 1
footprint=0402.fp
}
C 45600 47400 1 90 0 capacitor-1.sym
{
T 44900 47600 5 10 0 0 90 0 1
device=CAPACITOR
T 45100 47600 5 10 1 1 90 0 1
refdes=C144
T 44700 47600 5 10 0 0 90 0 1
symversion=0.1
T 45200 47100 5 10 1 1 0 0 1
value=0.1 uF
T 45600 47400 5 10 0 1 0 0 1
footprint=0402.fp
}
N 41400 48300 47000 48300 4
{
T 41400 48300 5 10 1 1 0 0 1
netname=VCC_1.2V
}
N 42600 47400 47600 47400 4
C 47500 47100 1 0 0 gnd-1.sym
C 46400 47400 1 90 0 capacitor-1.sym
{
T 45700 47600 5 10 0 0 90 0 1
device=CAPACITOR
T 45900 47600 5 10 1 1 90 0 1
refdes=C145
T 45500 47600 5 10 0 0 90 0 1
symversion=0.1
T 46000 47100 5 10 1 1 0 0 1
value=0.1 uF
T 46400 47400 5 10 0 1 0 0 1
footprint=0402.fp
}
C 47200 47400 1 90 0 capacitor-1.sym
{
T 46500 47600 5 10 0 0 90 0 1
device=CAPACITOR
T 46700 47600 5 10 1 1 90 0 1
refdes=C146
T 46300 47600 5 10 0 0 90 0 1
symversion=0.1
T 46800 47100 5 10 1 1 0 0 1
value=0.1 uF
T 47200 47400 5 10 0 1 0 0 1
footprint=0402.fp
}
C 44000 45400 1 90 0 capacitor-1.sym
{
T 43300 45600 5 10 0 0 90 0 1
device=CAPACITOR
T 43500 45600 5 10 1 1 90 0 1
refdes=C147
T 43100 45600 5 10 0 0 90 0 1
symversion=0.1
T 43600 45100 5 10 1 1 0 0 1
value=0.1 uF
T 44000 45400 5 10 0 1 0 0 1
footprint=0402.fp
}
C 42800 45400 1 90 0 capacitor-1.sym
{
T 42100 45600 5 10 0 0 90 0 1
device=CAPACITOR
T 42300 45600 5 10 1 1 90 0 1
refdes=C148
T 41900 45600 5 10 0 0 90 0 1
symversion=0.1
T 42800 45400 5 10 0 0 0 0 1
footprint=0805.fp
T 42400 45100 5 10 1 1 0 0 1
value=10 uF
}
C 44800 45400 1 90 0 capacitor-1.sym
{
T 44100 45600 5 10 0 0 90 0 1
device=CAPACITOR
T 44300 45600 5 10 1 1 90 0 1
refdes=C149
T 43900 45600 5 10 0 0 90 0 1
symversion=0.1
T 44400 45100 5 10 1 1 0 0 1
value=0.1 uF
T 44800 45400 5 10 0 1 0 0 1
footprint=0402.fp
}
C 45600 45400 1 90 0 capacitor-1.sym
{
T 44900 45600 5 10 0 0 90 0 1
device=CAPACITOR
T 45100 45600 5 10 1 1 90 0 1
refdes=C150
T 44700 45600 5 10 0 0 90 0 1
symversion=0.1
T 45200 45100 5 10 1 1 0 0 1
value=0.1 uF
T 45600 45400 5 10 0 1 0 0 1
footprint=0402.fp
}
N 41400 46300 47000 46300 4
{
T 41400 46300 5 10 1 1 0 0 1
netname=VCC_3.3V
}
N 42600 45400 47600 45400 4
C 47500 45100 1 0 0 gnd-1.sym
C 46400 45400 1 90 0 capacitor-1.sym
{
T 45700 45600 5 10 0 0 90 0 1
device=CAPACITOR
T 45900 45600 5 10 1 1 90 0 1
refdes=C151
T 45500 45600 5 10 0 0 90 0 1
symversion=0.1
T 46000 45100 5 10 1 1 0 0 1
value=0.1 uF
T 46400 45400 5 10 0 1 0 0 1
footprint=0402.fp
}
C 47200 45400 1 90 0 capacitor-1.sym
{
T 46500 45600 5 10 0 0 90 0 1
device=CAPACITOR
T 46700 45600 5 10 1 1 90 0 1
refdes=C152
T 46300 45600 5 10 0 0 90 0 1
symversion=0.1
T 46800 45100 5 10 1 1 0 0 1
value=0.1 uF
T 47200 45400 5 10 0 1 0 0 1
footprint=0402.fp
}
C 52500 47900 1 90 0 capacitor-1.sym
{
T 51800 48100 5 10 0 0 90 0 1
device=CAPACITOR
T 52000 48100 5 10 1 1 90 0 1
refdes=C153
T 51600 48100 5 10 0 0 90 0 1
symversion=0.1
T 52100 47600 5 10 1 1 0 0 1
value=0.1 uF
T 52500 47900 5 10 0 1 0 0 1
footprint=0402.fp
}
C 51300 47900 1 90 0 capacitor-1.sym
{
T 50600 48100 5 10 0 0 90 0 1
device=CAPACITOR
T 50800 48100 5 10 1 1 90 0 1
refdes=C154
T 50400 48100 5 10 0 0 90 0 1
symversion=0.1
T 51300 47900 5 10 0 0 0 0 1
footprint=0805.fp
T 50900 47600 5 10 1 1 0 0 1
value=10 uF
}
C 53300 47900 1 90 0 capacitor-1.sym
{
T 52600 48100 5 10 0 0 90 0 1
device=CAPACITOR
T 52800 48100 5 10 1 1 90 0 1
refdes=C155
T 52400 48100 5 10 0 0 90 0 1
symversion=0.1
T 52900 47600 5 10 1 1 0 0 1
value=0.1 uF
T 53300 47900 5 10 0 1 0 0 1
footprint=0402.fp
}
C 54100 47900 1 90 0 capacitor-1.sym
{
T 53400 48100 5 10 0 0 90 0 1
device=CAPACITOR
T 53600 48100 5 10 1 1 90 0 1
refdes=C156
T 53200 48100 5 10 0 0 90 0 1
symversion=0.1
T 53700 47600 5 10 1 1 0 0 1
value=0.1 uF
T 54100 47900 5 10 0 1 0 0 1
footprint=0402.fp
}
N 49900 48800 53900 48800 4
{
T 49900 48800 5 10 1 1 0 0 1
netname=VCC_3.3V
}
N 51100 47900 54600 47900 4
C 54500 47600 1 0 0 gnd-1.sym
C 52500 46400 1 90 0 capacitor-1.sym
{
T 51800 46600 5 10 0 0 90 0 1
device=CAPACITOR
T 52000 46600 5 10 1 1 90 0 1
refdes=C157
T 51600 46600 5 10 0 0 90 0 1
symversion=0.1
T 52100 46100 5 10 1 1 0 0 1
value=0.1 uF
T 52500 46400 5 10 0 1 0 0 1
footprint=0402.fp
}
C 51300 46400 1 90 0 capacitor-1.sym
{
T 50600 46600 5 10 0 0 90 0 1
device=CAPACITOR
T 50800 46600 5 10 1 1 90 0 1
refdes=C158
T 50400 46600 5 10 0 0 90 0 1
symversion=0.1
T 51300 46400 5 10 0 0 0 0 1
footprint=0805.fp
T 50900 46100 5 10 1 1 0 0 1
value=10 uF
}
C 53300 46400 1 90 0 capacitor-1.sym
{
T 52600 46600 5 10 0 0 90 0 1
device=CAPACITOR
T 52800 46600 5 10 1 1 90 0 1
refdes=C159
T 52400 46600 5 10 0 0 90 0 1
symversion=0.1
T 52900 46100 5 10 1 1 0 0 1
value=0.1 uF
T 53300 46400 5 10 0 1 0 0 1
footprint=0402.fp
}
C 54100 46400 1 90 0 capacitor-1.sym
{
T 53400 46600 5 10 0 0 90 0 1
device=CAPACITOR
T 53600 46600 5 10 1 1 90 0 1
refdes=C160
T 53200 46600 5 10 0 0 90 0 1
symversion=0.1
T 53700 46100 5 10 1 1 0 0 1
value=0.1 uF
T 54100 46400 5 10 0 1 0 0 1
footprint=0402.fp
}
N 49900 47300 53900 47300 4
{
T 49900 47300 5 10 1 1 0 0 1
netname=VCC_3.3V
}
N 51100 46400 54600 46400 4
C 54500 46100 1 0 0 gnd-1.sym
C 52500 45000 1 90 0 capacitor-1.sym
{
T 51800 45200 5 10 0 0 90 0 1
device=CAPACITOR
T 52000 45200 5 10 1 1 90 0 1
refdes=C161
T 51600 45200 5 10 0 0 90 0 1
symversion=0.1
T 52100 44700 5 10 1 1 0 0 1
value=0.1 uF
T 52500 45000 5 10 0 1 0 0 1
footprint=0402.fp
}
C 51300 45000 1 90 0 capacitor-1.sym
{
T 50600 45200 5 10 0 0 90 0 1
device=CAPACITOR
T 50800 45200 5 10 1 1 90 0 1
refdes=C162
T 50400 45200 5 10 0 0 90 0 1
symversion=0.1
T 51300 45000 5 10 0 0 0 0 1
footprint=0805.fp
T 50900 44700 5 10 1 1 0 0 1
value=10 uF
}
C 53300 45000 1 90 0 capacitor-1.sym
{
T 52600 45200 5 10 0 0 90 0 1
device=CAPACITOR
T 52800 45200 5 10 1 1 90 0 1
refdes=C163
T 52400 45200 5 10 0 0 90 0 1
symversion=0.1
T 52900 44700 5 10 1 1 0 0 1
value=0.1 uF
T 53300 45000 5 10 0 1 0 0 1
footprint=0402.fp
}
C 54100 45000 1 90 0 capacitor-1.sym
{
T 53400 45200 5 10 0 0 90 0 1
device=CAPACITOR
T 53600 45200 5 10 1 1 90 0 1
refdes=C164
T 53200 45200 5 10 0 0 90 0 1
symversion=0.1
T 53700 44700 5 10 1 1 0 0 1
value=0.1 uF
T 54100 45000 5 10 0 1 0 0 1
footprint=0402.fp
}
N 49900 45900 53900 45900 4
{
T 49900 45900 5 10 1 1 0 0 1
netname=VCC_3.3V
}
N 51100 45000 54600 45000 4
C 54500 44700 1 0 0 gnd-1.sym
C 52500 43500 1 90 0 capacitor-1.sym
{
T 51800 43700 5 10 0 0 90 0 1
device=CAPACITOR
T 52000 43700 5 10 1 1 90 0 1
refdes=C165
T 51600 43700 5 10 0 0 90 0 1
symversion=0.1
T 52100 43200 5 10 1 1 0 0 1
value=0.1 uF
T 52500 43500 5 10 0 1 0 0 1
footprint=0402.fp
}
C 51300 43500 1 90 0 capacitor-1.sym
{
T 50600 43700 5 10 0 0 90 0 1
device=CAPACITOR
T 50800 43700 5 10 1 1 90 0 1
refdes=C166
T 50400 43700 5 10 0 0 90 0 1
symversion=0.1
T 51300 43500 5 10 0 0 0 0 1
footprint=0805.fp
T 50900 43200 5 10 1 1 0 0 1
value=10 uF
}
C 53300 43500 1 90 0 capacitor-1.sym
{
T 52600 43700 5 10 0 0 90 0 1
device=CAPACITOR
T 52800 43700 5 10 1 1 90 0 1
refdes=C167
T 52400 43700 5 10 0 0 90 0 1
symversion=0.1
T 52900 43200 5 10 1 1 0 0 1
value=0.1 uF
T 53300 43500 5 10 0 1 0 0 1
footprint=0402.fp
}
C 54100 43500 1 90 0 capacitor-1.sym
{
T 53400 43700 5 10 0 0 90 0 1
device=CAPACITOR
T 53600 43700 5 10 1 1 90 0 1
refdes=C168
T 53200 43700 5 10 0 0 90 0 1
symversion=0.1
T 53700 43200 5 10 1 1 0 0 1
value=0.1 uF
T 54100 43500 5 10 0 1 0 0 1
footprint=0402.fp
}
N 49900 44400 53900 44400 4
{
T 49900 44400 5 10 1 1 0 0 1
netname=VCC_3.3V
}
N 51100 43500 54600 43500 4
C 54500 43200 1 0 0 gnd-1.sym
C 56800 61100 1 90 0 capacitor-1.sym
{
T 56100 61300 5 10 0 0 90 0 1
device=CAPACITOR
T 56300 61300 5 10 1 1 90 0 1
refdes=C207
T 55900 61300 5 10 0 0 90 0 1
symversion=0.1
T 56800 61100 5 10 1 1 0 0 1
value=0.1 uF
T 56800 61100 5 10 0 1 0 0 1
footprint=0402.fp
}
C 55300 61900 1 0 0 resistor-1.sym
{
T 55600 62300 5 10 0 0 0 0 1
device=RESISTOR
T 55500 62200 5 10 1 1 0 0 1
refdes=R76
T 55400 61700 5 10 1 1 0 0 1
value=10k
T 55300 61900 5 10 0 1 0 0 1
footprint=0402.fp
}
C 56500 60800 1 0 0 gnd-1.sym
N 55300 62000 53900 62000 4
{
T 54100 62100 5 10 1 1 0 0 1
netname=CH1_GC1
}
N 56200 62000 58300 62000 4
{
T 56900 62100 5 10 1 1 0 0 1
netname=CH1_GC1_FPGA_LPF
}
C 56800 59400 1 90 0 capacitor-1.sym
{
T 56100 59600 5 10 0 0 90 0 1
device=CAPACITOR
T 56300 59600 5 10 1 1 90 0 1
refdes=C208
T 55900 59600 5 10 0 0 90 0 1
symversion=0.1
T 56800 59400 5 10 1 1 0 0 1
value=0.1 uF
T 56800 59400 5 10 0 1 0 0 1
footprint=0402.fp
}
C 55300 60200 1 0 0 resistor-1.sym
{
T 55600 60600 5 10 0 0 0 0 1
device=RESISTOR
T 55500 60500 5 10 1 1 0 0 1
refdes=R77
T 55400 60000 5 10 1 1 0 0 1
value=10k
T 55300 60200 5 10 0 1 0 0 1
footprint=0402.fp
}
C 56500 59100 1 0 0 gnd-1.sym
N 55300 60300 53900 60300 4
{
T 54100 60400 5 10 1 1 0 0 1
netname=CH2_GC1
}
N 56200 60300 58300 60300 4
{
T 56900 60400 5 10 1 1 0 0 1
netname=CH2_GC1_FPGA_LPF
}
C 63100 60200 1 90 0 capacitor-1.sym
{
T 62400 60400 5 10 0 0 90 0 1
device=CAPACITOR
T 62600 60400 5 10 1 1 90 0 1
refdes=C209
T 62200 60400 5 10 0 0 90 0 1
symversion=0.1
T 63100 60200 5 10 1 1 0 0 1
value=0.1 uF
T 63100 60200 5 10 0 1 0 0 1
footprint=0402.fp
}
C 61600 61000 1 0 0 resistor-1.sym
{
T 61900 61400 5 10 0 0 0 0 1
device=RESISTOR
T 61800 61300 5 10 1 1 0 0 1
refdes=R78
T 61700 60800 5 10 1 1 0 0 1
value=10k
T 61600 61000 5 10 0 1 0 0 1
footprint=0402.fp
}
C 62800 59900 1 0 0 gnd-1.sym
N 61600 61100 60200 61100 4
{
T 60400 61200 5 10 1 1 0 0 1
netname=CH3_GC1
}
N 62500 61100 64600 61100 4
{
T 63200 61200 5 10 1 1 0 0 1
netname=CH3_GC1_FPGA_LPF
}
C 68000 54900 1 0 0 resistor-1.sym
{
T 68300 55300 5 10 0 0 0 0 1
device=RESISTOR
T 68200 55200 5 10 1 1 0 0 1
refdes=R85
T 68000 54900 5 10 0 0 0 0 1
footprint=0402.fp
T 68600 55200 5 10 1 1 0 0 1
value=330
}
C 68000 54100 1 0 0 resistor-1.sym
{
T 68300 54500 5 10 0 0 0 0 1
device=RESISTOR
T 68200 54400 5 10 1 1 0 0 1
refdes=R86
T 68000 54100 5 10 0 0 0 0 1
footprint=0402.fp
T 68600 54400 5 10 1 1 0 0 1
value=1k
}
N 66700 55000 68000 55000 4
{
T 66700 55100 5 10 1 1 0 0 1
netname=UART_TX
}
N 66700 54200 68000 54200 4
{
T 66700 54300 5 10 1 1 0 0 1
netname=UART_RX
}
N 68900 54200 70300 54200 4
N 68900 55000 70300 55000 4
T 48300 50300 9 10 1 0 0 0 1
XC6SLX4-2TQG144C
