// Seed: 2240604658
module module_0 (
    input tri1 id_0,
    output tri id_1,
    output wand id_2,
    output wor id_3,
    output tri id_4,
    input supply1 id_5,
    input supply0 id_6,
    input supply1 id_7,
    output supply1 id_8
);
  assign id_4 = id_6 * id_5 - id_7;
endmodule
module module_1 (
    inout tri0 id_0,
    input wor id_1,
    input tri0 id_2,
    input supply1 id_3,
    input wor id_4,
    input supply1 id_5,
    input wand id_6,
    output wire id_7,
    input wire id_8
);
  reg  id_10;
  wire id_11;
  always id_10 <= 1;
  module_0(
      id_0, id_7, id_0, id_7, id_7, id_1, id_5, id_5, id_0
  );
  wire id_12 = 1;
  assign id_7 = 1;
endmodule
