Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Nov  6 08:13:08 2020
| Host         : Clarencedc running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (26)
6. checking no_output_delay (36)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: slowclk/M_ctr_q_reg[27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: slowclkedge/M_last_q_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (26)
-------------------------------
 There are 26 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (36)
--------------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.880        0.000                      0                  322        0.183        0.000                      0                  322        4.500        0.000                       0                   157  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               4.880        0.000                      0                  322        0.183        0.000                      0                  322        4.500        0.000                       0                   157  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        4.880ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.880ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.659ns  (logic 0.978ns (20.993%)  route 3.681ns (79.007%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.625     5.209    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X65Y29         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.456     5.665 f  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[1]/Q
                         net (fo=2, routed)           1.033     6.698    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[1]
    SLICE_X64Y31         LUT4 (Prop_lut4_I1_O)        0.124     6.822 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_4/O
                         net (fo=1, routed)           0.670     7.492    buttoncond_gen_0[1].buttoncond/M_last_q_i_4_n_0
    SLICE_X64Y31         LUT6 (Prop_lut6_I4_O)        0.124     7.616 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_3/O
                         net (fo=1, routed)           0.452     8.068    buttoncond_gen_0[1].buttoncond/M_last_q_i_3_n_0
    SLICE_X64Y31         LUT6 (Prop_lut6_I5_O)        0.124     8.192 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_1/O
                         net (fo=3, routed)           0.731     8.923    buttoncond_gen_0[1].buttoncond/M_buttoncond_out[0]
    SLICE_X63Y29         LUT1 (Prop_lut1_I0_O)        0.150     9.073 r  buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.795     9.868    buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_2_n_0
    SLICE_X65Y33         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.512    14.917    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X65Y33         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[16]/C
                         clock pessimism              0.273    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X65Y33         FDRE (Setup_fdre_C_CE)      -0.407    14.748    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                          -9.868    
  -------------------------------------------------------------------
                         slack                                  4.880    

Slack (MET) :             4.880ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.659ns  (logic 0.978ns (20.993%)  route 3.681ns (79.007%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.625     5.209    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X65Y29         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.456     5.665 f  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[1]/Q
                         net (fo=2, routed)           1.033     6.698    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[1]
    SLICE_X64Y31         LUT4 (Prop_lut4_I1_O)        0.124     6.822 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_4/O
                         net (fo=1, routed)           0.670     7.492    buttoncond_gen_0[1].buttoncond/M_last_q_i_4_n_0
    SLICE_X64Y31         LUT6 (Prop_lut6_I4_O)        0.124     7.616 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_3/O
                         net (fo=1, routed)           0.452     8.068    buttoncond_gen_0[1].buttoncond/M_last_q_i_3_n_0
    SLICE_X64Y31         LUT6 (Prop_lut6_I5_O)        0.124     8.192 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_1/O
                         net (fo=3, routed)           0.731     8.923    buttoncond_gen_0[1].buttoncond/M_buttoncond_out[0]
    SLICE_X63Y29         LUT1 (Prop_lut1_I0_O)        0.150     9.073 r  buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.795     9.868    buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_2_n_0
    SLICE_X65Y33         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.512    14.917    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X65Y33         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[17]/C
                         clock pessimism              0.273    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X65Y33         FDRE (Setup_fdre_C_CE)      -0.407    14.748    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                          -9.868    
  -------------------------------------------------------------------
                         slack                                  4.880    

Slack (MET) :             4.880ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.659ns  (logic 0.978ns (20.993%)  route 3.681ns (79.007%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.625     5.209    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X65Y29         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.456     5.665 f  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[1]/Q
                         net (fo=2, routed)           1.033     6.698    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[1]
    SLICE_X64Y31         LUT4 (Prop_lut4_I1_O)        0.124     6.822 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_4/O
                         net (fo=1, routed)           0.670     7.492    buttoncond_gen_0[1].buttoncond/M_last_q_i_4_n_0
    SLICE_X64Y31         LUT6 (Prop_lut6_I4_O)        0.124     7.616 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_3/O
                         net (fo=1, routed)           0.452     8.068    buttoncond_gen_0[1].buttoncond/M_last_q_i_3_n_0
    SLICE_X64Y31         LUT6 (Prop_lut6_I5_O)        0.124     8.192 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_1/O
                         net (fo=3, routed)           0.731     8.923    buttoncond_gen_0[1].buttoncond/M_buttoncond_out[0]
    SLICE_X63Y29         LUT1 (Prop_lut1_I0_O)        0.150     9.073 r  buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.795     9.868    buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_2_n_0
    SLICE_X65Y33         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.512    14.917    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X65Y33         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[18]/C
                         clock pessimism              0.273    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X65Y33         FDRE (Setup_fdre_C_CE)      -0.407    14.748    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                          -9.868    
  -------------------------------------------------------------------
                         slack                                  4.880    

Slack (MET) :             4.880ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.659ns  (logic 0.978ns (20.993%)  route 3.681ns (79.007%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.625     5.209    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X65Y29         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.456     5.665 f  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[1]/Q
                         net (fo=2, routed)           1.033     6.698    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[1]
    SLICE_X64Y31         LUT4 (Prop_lut4_I1_O)        0.124     6.822 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_4/O
                         net (fo=1, routed)           0.670     7.492    buttoncond_gen_0[1].buttoncond/M_last_q_i_4_n_0
    SLICE_X64Y31         LUT6 (Prop_lut6_I4_O)        0.124     7.616 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_3/O
                         net (fo=1, routed)           0.452     8.068    buttoncond_gen_0[1].buttoncond/M_last_q_i_3_n_0
    SLICE_X64Y31         LUT6 (Prop_lut6_I5_O)        0.124     8.192 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_1/O
                         net (fo=3, routed)           0.731     8.923    buttoncond_gen_0[1].buttoncond/M_buttoncond_out[0]
    SLICE_X63Y29         LUT1 (Prop_lut1_I0_O)        0.150     9.073 r  buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.795     9.868    buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_2_n_0
    SLICE_X65Y33         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.512    14.917    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X65Y33         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/C
                         clock pessimism              0.273    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X65Y33         FDRE (Setup_fdre_C_CE)      -0.407    14.748    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                          -9.868    
  -------------------------------------------------------------------
                         slack                                  4.880    

Slack (MET) :             5.020ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.518ns  (logic 0.978ns (21.648%)  route 3.540ns (78.352%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.625     5.209    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X65Y29         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.456     5.665 f  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[1]/Q
                         net (fo=2, routed)           1.033     6.698    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[1]
    SLICE_X64Y31         LUT4 (Prop_lut4_I1_O)        0.124     6.822 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_4/O
                         net (fo=1, routed)           0.670     7.492    buttoncond_gen_0[1].buttoncond/M_last_q_i_4_n_0
    SLICE_X64Y31         LUT6 (Prop_lut6_I4_O)        0.124     7.616 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_3/O
                         net (fo=1, routed)           0.452     8.068    buttoncond_gen_0[1].buttoncond/M_last_q_i_3_n_0
    SLICE_X64Y31         LUT6 (Prop_lut6_I5_O)        0.124     8.192 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_1/O
                         net (fo=3, routed)           0.731     8.923    buttoncond_gen_0[1].buttoncond/M_buttoncond_out[0]
    SLICE_X63Y29         LUT1 (Prop_lut1_I0_O)        0.150     9.073 r  buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.654     9.727    buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_2_n_0
    SLICE_X65Y32         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.511    14.916    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X65Y32         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]/C
                         clock pessimism              0.273    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X65Y32         FDRE (Setup_fdre_C_CE)      -0.407    14.747    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                          -9.727    
  -------------------------------------------------------------------
                         slack                                  5.020    

Slack (MET) :             5.020ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.518ns  (logic 0.978ns (21.648%)  route 3.540ns (78.352%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.625     5.209    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X65Y29         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.456     5.665 f  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[1]/Q
                         net (fo=2, routed)           1.033     6.698    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[1]
    SLICE_X64Y31         LUT4 (Prop_lut4_I1_O)        0.124     6.822 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_4/O
                         net (fo=1, routed)           0.670     7.492    buttoncond_gen_0[1].buttoncond/M_last_q_i_4_n_0
    SLICE_X64Y31         LUT6 (Prop_lut6_I4_O)        0.124     7.616 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_3/O
                         net (fo=1, routed)           0.452     8.068    buttoncond_gen_0[1].buttoncond/M_last_q_i_3_n_0
    SLICE_X64Y31         LUT6 (Prop_lut6_I5_O)        0.124     8.192 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_1/O
                         net (fo=3, routed)           0.731     8.923    buttoncond_gen_0[1].buttoncond/M_buttoncond_out[0]
    SLICE_X63Y29         LUT1 (Prop_lut1_I0_O)        0.150     9.073 r  buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.654     9.727    buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_2_n_0
    SLICE_X65Y32         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.511    14.916    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X65Y32         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[13]/C
                         clock pessimism              0.273    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X65Y32         FDRE (Setup_fdre_C_CE)      -0.407    14.747    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                          -9.727    
  -------------------------------------------------------------------
                         slack                                  5.020    

Slack (MET) :             5.020ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.518ns  (logic 0.978ns (21.648%)  route 3.540ns (78.352%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.625     5.209    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X65Y29         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.456     5.665 f  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[1]/Q
                         net (fo=2, routed)           1.033     6.698    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[1]
    SLICE_X64Y31         LUT4 (Prop_lut4_I1_O)        0.124     6.822 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_4/O
                         net (fo=1, routed)           0.670     7.492    buttoncond_gen_0[1].buttoncond/M_last_q_i_4_n_0
    SLICE_X64Y31         LUT6 (Prop_lut6_I4_O)        0.124     7.616 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_3/O
                         net (fo=1, routed)           0.452     8.068    buttoncond_gen_0[1].buttoncond/M_last_q_i_3_n_0
    SLICE_X64Y31         LUT6 (Prop_lut6_I5_O)        0.124     8.192 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_1/O
                         net (fo=3, routed)           0.731     8.923    buttoncond_gen_0[1].buttoncond/M_buttoncond_out[0]
    SLICE_X63Y29         LUT1 (Prop_lut1_I0_O)        0.150     9.073 r  buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.654     9.727    buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_2_n_0
    SLICE_X65Y32         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.511    14.916    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X65Y32         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[14]/C
                         clock pessimism              0.273    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X65Y32         FDRE (Setup_fdre_C_CE)      -0.407    14.747    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                          -9.727    
  -------------------------------------------------------------------
                         slack                                  5.020    

Slack (MET) :             5.020ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.518ns  (logic 0.978ns (21.648%)  route 3.540ns (78.352%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.625     5.209    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X65Y29         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.456     5.665 f  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[1]/Q
                         net (fo=2, routed)           1.033     6.698    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[1]
    SLICE_X64Y31         LUT4 (Prop_lut4_I1_O)        0.124     6.822 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_4/O
                         net (fo=1, routed)           0.670     7.492    buttoncond_gen_0[1].buttoncond/M_last_q_i_4_n_0
    SLICE_X64Y31         LUT6 (Prop_lut6_I4_O)        0.124     7.616 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_3/O
                         net (fo=1, routed)           0.452     8.068    buttoncond_gen_0[1].buttoncond/M_last_q_i_3_n_0
    SLICE_X64Y31         LUT6 (Prop_lut6_I5_O)        0.124     8.192 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_1/O
                         net (fo=3, routed)           0.731     8.923    buttoncond_gen_0[1].buttoncond/M_buttoncond_out[0]
    SLICE_X63Y29         LUT1 (Prop_lut1_I0_O)        0.150     9.073 r  buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.654     9.727    buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_2_n_0
    SLICE_X65Y32         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.511    14.916    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X65Y32         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/C
                         clock pessimism              0.273    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X65Y32         FDRE (Setup_fdre_C_CE)      -0.407    14.747    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                          -9.727    
  -------------------------------------------------------------------
                         slack                                  5.020    

Slack (MET) :             5.169ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.367ns  (logic 0.978ns (22.395%)  route 3.389ns (77.605%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.625     5.209    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X65Y29         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.456     5.665 f  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[1]/Q
                         net (fo=2, routed)           1.033     6.698    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[1]
    SLICE_X64Y31         LUT4 (Prop_lut4_I1_O)        0.124     6.822 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_4/O
                         net (fo=1, routed)           0.670     7.492    buttoncond_gen_0[1].buttoncond/M_last_q_i_4_n_0
    SLICE_X64Y31         LUT6 (Prop_lut6_I4_O)        0.124     7.616 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_3/O
                         net (fo=1, routed)           0.452     8.068    buttoncond_gen_0[1].buttoncond/M_last_q_i_3_n_0
    SLICE_X64Y31         LUT6 (Prop_lut6_I5_O)        0.124     8.192 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_1/O
                         net (fo=3, routed)           0.731     8.923    buttoncond_gen_0[1].buttoncond/M_buttoncond_out[0]
    SLICE_X63Y29         LUT1 (Prop_lut1_I0_O)        0.150     9.073 r  buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.504     9.576    buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_2_n_0
    SLICE_X65Y31         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.509    14.914    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X65Y31         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[10]/C
                         clock pessimism              0.273    15.187    
                         clock uncertainty           -0.035    15.152    
    SLICE_X65Y31         FDRE (Setup_fdre_C_CE)      -0.407    14.745    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -9.576    
  -------------------------------------------------------------------
                         slack                                  5.169    

Slack (MET) :             5.169ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.367ns  (logic 0.978ns (22.395%)  route 3.389ns (77.605%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.625     5.209    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X65Y29         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.456     5.665 f  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[1]/Q
                         net (fo=2, routed)           1.033     6.698    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[1]
    SLICE_X64Y31         LUT4 (Prop_lut4_I1_O)        0.124     6.822 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_4/O
                         net (fo=1, routed)           0.670     7.492    buttoncond_gen_0[1].buttoncond/M_last_q_i_4_n_0
    SLICE_X64Y31         LUT6 (Prop_lut6_I4_O)        0.124     7.616 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_3/O
                         net (fo=1, routed)           0.452     8.068    buttoncond_gen_0[1].buttoncond/M_last_q_i_3_n_0
    SLICE_X64Y31         LUT6 (Prop_lut6_I5_O)        0.124     8.192 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_1/O
                         net (fo=3, routed)           0.731     8.923    buttoncond_gen_0[1].buttoncond/M_buttoncond_out[0]
    SLICE_X63Y29         LUT1 (Prop_lut1_I0_O)        0.150     9.073 r  buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.504     9.576    buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_2_n_0
    SLICE_X65Y31         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.509    14.914    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X65Y31         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]/C
                         clock pessimism              0.273    15.187    
                         clock uncertainty           -0.035    15.152    
    SLICE_X65Y31         FDRE (Setup_fdre_C_CE)      -0.407    14.745    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -9.576    
  -------------------------------------------------------------------
                         slack                                  5.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[3].buttoncond/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[3].buttoncond/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.164ns (60.944%)  route 0.105ns (39.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.595     1.539    buttoncond_gen_0[3].buttoncond/sync/CLK
    SLICE_X64Y44         FDRE                                         r  buttoncond_gen_0[3].buttoncond/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y44         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  buttoncond_gen_0[3].buttoncond/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.105     1.808    buttoncond_gen_0[3].buttoncond/sync/M_pipe_d__2[1]
    SLICE_X62Y43         FDRE                                         r  buttoncond_gen_0[3].buttoncond/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.866     2.056    buttoncond_gen_0[3].buttoncond/sync/CLK
    SLICE_X62Y43         FDRE                                         r  buttoncond_gen_0[3].buttoncond/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.501     1.555    
    SLICE_X62Y43         FDRE (Hold_fdre_C_D)         0.070     1.625    buttoncond_gen_0[3].buttoncond/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.028%)  route 0.172ns (54.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.585     1.529    reset_cond/CLK
    SLICE_X63Y27         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDSE (Prop_fdse_C_Q)         0.141     1.670 r  reset_cond/M_stage_q_reg[2]/Q
                         net (fo=1, routed)           0.172     1.842    reset_cond/M_stage_d[3]
    SLICE_X63Y30         FDSE                                         r  reset_cond/M_stage_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.856     2.046    reset_cond/CLK
    SLICE_X63Y30         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
                         clock pessimism             -0.501     1.545    
    SLICE_X63Y30         FDSE (Hold_fdse_C_D)         0.070     1.615    reset_cond/M_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[4].buttoncond/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[4].buttoncond/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.442%)  route 0.175ns (51.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.564     1.508    buttoncond_gen_0[4].buttoncond/sync/CLK
    SLICE_X54Y39         FDRE                                         r  buttoncond_gen_0[4].buttoncond/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y39         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  buttoncond_gen_0[4].buttoncond/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.175     1.846    buttoncond_gen_0[4].buttoncond/sync/M_pipe_d__3[1]
    SLICE_X56Y40         FDRE                                         r  buttoncond_gen_0[4].buttoncond/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.836     2.026    buttoncond_gen_0[4].buttoncond/sync/CLK
    SLICE_X56Y40         FDRE                                         r  buttoncond_gen_0[4].buttoncond/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.480     1.546    
    SLICE_X56Y40         FDRE (Hold_fdre_C_D)         0.059     1.605    buttoncond_gen_0[4].buttoncond/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slowclk/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.585     1.529    slowclk/CLK
    SLICE_X61Y29         FDRE                                         r  slowclk/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  slowclk/M_ctr_q_reg[11]/Q
                         net (fo=1, routed)           0.108     1.778    slowclk/M_ctr_q_reg_n_0_[11]
    SLICE_X61Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.886 r  slowclk/M_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.886    slowclk/M_ctr_q_reg[8]_i_1_n_4
    SLICE_X61Y29         FDRE                                         r  slowclk/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.853     2.043    slowclk/CLK
    SLICE_X61Y29         FDRE                                         r  slowclk/M_ctr_q_reg[11]/C
                         clock pessimism             -0.514     1.529    
    SLICE_X61Y29         FDRE (Hold_fdre_C_D)         0.105     1.634    slowclk/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slowclk/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.586     1.530    slowclk/CLK
    SLICE_X61Y30         FDRE                                         r  slowclk/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y30         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  slowclk/M_ctr_q_reg[15]/Q
                         net (fo=1, routed)           0.108     1.779    slowclk/M_ctr_q_reg_n_0_[15]
    SLICE_X61Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.887 r  slowclk/M_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.887    slowclk/M_ctr_q_reg[12]_i_1_n_4
    SLICE_X61Y30         FDRE                                         r  slowclk/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.854     2.044    slowclk/CLK
    SLICE_X61Y30         FDRE                                         r  slowclk/M_ctr_q_reg[15]/C
                         clock pessimism             -0.514     1.530    
    SLICE_X61Y30         FDRE (Hold_fdre_C_D)         0.105     1.635    slowclk/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slowclk/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.587     1.531    slowclk/CLK
    SLICE_X61Y31         FDRE                                         r  slowclk/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  slowclk/M_ctr_q_reg[19]/Q
                         net (fo=1, routed)           0.108     1.780    slowclk/M_ctr_q_reg_n_0_[19]
    SLICE_X61Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.888 r  slowclk/M_ctr_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.888    slowclk/M_ctr_q_reg[16]_i_1_n_4
    SLICE_X61Y31         FDRE                                         r  slowclk/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.855     2.045    slowclk/CLK
    SLICE_X61Y31         FDRE                                         r  slowclk/M_ctr_q_reg[19]/C
                         clock pessimism             -0.514     1.531    
    SLICE_X61Y31         FDRE (Hold_fdre_C_D)         0.105     1.636    slowclk/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slowclk/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.584     1.528    slowclk/CLK
    SLICE_X61Y27         FDRE                                         r  slowclk/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  slowclk/M_ctr_q_reg[3]/Q
                         net (fo=1, routed)           0.108     1.777    slowclk/M_ctr_q_reg_n_0_[3]
    SLICE_X61Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.885 r  slowclk/M_ctr_q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.885    slowclk/M_ctr_q_reg[0]_i_1_n_4
    SLICE_X61Y27         FDRE                                         r  slowclk/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.851     2.041    slowclk/CLK
    SLICE_X61Y27         FDRE                                         r  slowclk/M_ctr_q_reg[3]/C
                         clock pessimism             -0.513     1.528    
    SLICE_X61Y27         FDRE (Hold_fdre_C_D)         0.105     1.633    slowclk/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slowclk/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.584     1.528    slowclk/CLK
    SLICE_X61Y28         FDRE                                         r  slowclk/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  slowclk/M_ctr_q_reg[7]/Q
                         net (fo=1, routed)           0.108     1.777    slowclk/M_ctr_q_reg_n_0_[7]
    SLICE_X61Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.885 r  slowclk/M_ctr_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.885    slowclk/M_ctr_q_reg[4]_i_1_n_4
    SLICE_X61Y28         FDRE                                         r  slowclk/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.852     2.042    slowclk/CLK
    SLICE_X61Y28         FDRE                                         r  slowclk/M_ctr_q_reg[7]/C
                         clock pessimism             -0.514     1.528    
    SLICE_X61Y28         FDRE (Hold_fdre_C_D)         0.105     1.633    slowclk/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slowclk/M_ctr_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk/M_ctr_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.588     1.532    slowclk/CLK
    SLICE_X61Y32         FDRE                                         r  slowclk/M_ctr_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  slowclk/M_ctr_q_reg[23]/Q
                         net (fo=1, routed)           0.108     1.781    slowclk/M_ctr_q_reg_n_0_[23]
    SLICE_X61Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.889 r  slowclk/M_ctr_q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.889    slowclk/M_ctr_q_reg[20]_i_1_n_4
    SLICE_X61Y32         FDRE                                         r  slowclk/M_ctr_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.856     2.046    slowclk/CLK
    SLICE_X61Y32         FDRE                                         r  slowclk/M_ctr_q_reg[23]/C
                         clock pessimism             -0.514     1.532    
    SLICE_X61Y32         FDRE (Hold_fdre_C_D)         0.105     1.637    slowclk/M_ctr_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 FSM_onehot_M_input_controller_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_M_input_controller_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.227ns (65.510%)  route 0.120ns (34.490%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.594     1.538    clk_IBUF_BUFG
    SLICE_X63Y40         FDRE                                         r  FSM_onehot_M_input_controller_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y40         FDRE (Prop_fdre_C_Q)         0.128     1.666 r  FSM_onehot_M_input_controller_q_reg[1]/Q
                         net (fo=109, routed)         0.120     1.785    buttoncond_gen_0[4].buttoncond/FSM_onehot_M_input_controller_q_reg[0]
    SLICE_X63Y40         LUT6 (Prop_lut6_I3_O)        0.099     1.884 r  buttoncond_gen_0[4].buttoncond/FSM_onehot_M_input_controller_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.884    buttoncond_gen_0[4].buttoncond_n_3
    SLICE_X63Y40         FDRE                                         r  FSM_onehot_M_input_controller_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.865     2.055    clk_IBUF_BUFG
    SLICE_X63Y40         FDRE                                         r  FSM_onehot_M_input_controller_q_reg[2]/C
                         clock pessimism             -0.517     1.538    
    SLICE_X63Y40         FDRE (Hold_fdre_C_D)         0.092     1.630    FSM_onehot_M_input_controller_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X63Y40   FSM_onehot_M_input_controller_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y40   FSM_onehot_M_input_controller_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y40   FSM_onehot_M_input_controller_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y12   M_a_mem_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y18   M_a_mem_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y15   M_a_mem_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y18   M_a_mem_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y18   M_a_mem_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y13   M_a_mem_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y44   buttoncond_gen_0[3].buttoncond/sync/M_pipe_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y43   buttoncond_gen_0[3].buttoncond/sync/M_pipe_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y12   M_a_mem_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y18   M_a_mem_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   M_a_mem_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y18   M_a_mem_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y18   M_a_mem_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y18   M_a_mem_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y13   M_a_mem_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y12   M_a_mem_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   M_a_mem_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y15   M_a_mem_q_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y16   M_a_mem_q_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y16   M_a_mem_q_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y17   M_b_mem_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y17   M_b_mem_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y15   M_b_mem_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y15   M_b_mem_q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y17   M_b_mem_q_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y17   M_b_mem_q_reg[8]/C



