// Seed: 2467777862
module module_0 ();
  wire id_1, id_2;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = 'b0;
  assign id_3 = 1;
  assign id_2 = 1;
  module_0 modCall_1 ();
  final id_1 <= -1;
  wire id_5;
  assign id_3 = id_3;
  wire id_6;
  wand id_7 = id_3;
  wire id_8, id_9;
  bit id_10, id_11, id_12, id_13;
  assign id_11 = id_11;
  wire id_14;
  always @(id_12) id_10 <= -1;
endmodule
