{
  "Top": "dft",
  "RtlTop": "dft",
  "RtlPrefix": "",
  "RtlSubPrefix": "dft_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "real_sample": {
      "index": "0",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "real_sample_address0",
          "name": "real_sample_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "real_sample_ce0",
          "name": "real_sample_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "real_sample_d0",
          "name": "real_sample_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "real_sample_q0",
          "name": "real_sample_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "real_sample_we0",
          "name": "real_sample_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "real_sample_address1",
          "name": "real_sample_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "real_sample_ce1",
          "name": "real_sample_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "real_sample_d1",
          "name": "real_sample_d1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "real_sample_q1",
          "name": "real_sample_q1",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "real_sample_we1",
          "name": "real_sample_we1",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "imag_sample": {
      "index": "1",
      "direction": "unused",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "imag_sample_address0",
          "name": "imag_sample_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "imag_sample_ce0",
          "name": "imag_sample_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "imag_sample_d0",
          "name": "imag_sample_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "imag_sample_q0",
          "name": "imag_sample_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "imag_sample_we0",
          "name": "imag_sample_we0",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "real_output": {
      "index": "2",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "real_output_address0",
          "name": "real_output_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "real_output_ce0",
          "name": "real_output_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "real_output_d0",
          "name": "real_output_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "real_output_q0",
          "name": "real_output_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "real_output_we0",
          "name": "real_output_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "real_output_address1",
          "name": "real_output_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "real_output_ce1",
          "name": "real_output_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "real_output_d1",
          "name": "real_output_d1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "real_output_q1",
          "name": "real_output_q1",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "real_output_we1",
          "name": "real_output_we1",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "imag_output": {
      "index": "3",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "imag_output_address0",
          "name": "imag_output_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "imag_output_ce0",
          "name": "imag_output_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "imag_output_d0",
          "name": "imag_output_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "imag_output_q0",
          "name": "imag_output_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "imag_output_we0",
          "name": "imag_output_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "imag_output_address1",
          "name": "imag_output_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "imag_output_ce1",
          "name": "imag_output_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "imag_output_d1",
          "name": "imag_output_d1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "imag_output_q1",
          "name": "imag_output_q1",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "imag_output_we1",
          "name": "imag_output_we1",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": ["set_directive_top dft -name dft"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "dft"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "1550",
    "Latency": "1808"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "dft",
    "Version": "1.0",
    "DisplayName": "Dft",
    "Revision": "2112735457",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_dft_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/dft.cpp"],
    "Vhdl": [
      "impl\/vhdl\/dft_fadd_32ns_32ns_32_5_full_dsp_1.vhd",
      "impl\/vhdl\/dft_fifo_w32_d2_S.vhd",
      "impl\/vhdl\/dft_flow_control_loop_pipe.vhd",
      "impl\/vhdl\/dft_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/dft_fmul_32ns_32ns_32_4_max_dsp_1.vhd",
      "impl\/vhdl\/dft_Loop_VITIS_LOOP_18_1_proc.vhd",
      "impl\/vhdl\/dft_Loop_VITIS_LOOP_23_2_proc.vhd",
      "impl\/vhdl\/dft_Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2.vhd",
      "impl\/vhdl\/dft_Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2_cos_coefficients_table_ROMbkb.vhd",
      "impl\/vhdl\/dft_Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2_sin_coefficients_table_ROMcud.vhd",
      "impl\/vhdl\/dft.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/dft_fadd_32ns_32ns_32_5_full_dsp_1.v",
      "impl\/verilog\/dft_fifo_w32_d2_S.v",
      "impl\/verilog\/dft_flow_control_loop_pipe.v",
      "impl\/verilog\/dft_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/dft_fmul_32ns_32ns_32_4_max_dsp_1.v",
      "impl\/verilog\/dft_Loop_VITIS_LOOP_18_1_proc.v",
      "impl\/verilog\/dft_Loop_VITIS_LOOP_23_2_proc.v",
      "impl\/verilog\/dft_Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2.v",
      "impl\/verilog\/dft_Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2_cos_coefficients_table_ROMbkb.dat",
      "impl\/verilog\/dft_Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2_cos_coefficients_table_ROMbkb.v",
      "impl\/verilog\/dft_Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2_sin_coefficients_table_ROMcud.dat",
      "impl\/verilog\/dft_Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2_sin_coefficients_table_ROMcud.v",
      "impl\/verilog\/dft.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/dft_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl",
      "impl\/misc\/dft_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/dft.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "dft_fadd_32ns_32ns_32_5_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name dft_fadd_32ns_32ns_32_5_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "dft_fmul_32ns_32ns_32_4_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name dft_fmul_32ns_32ns_32_4_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "real_sample_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"real_sample_address0": "DATA"},
      "ports": ["real_sample_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "real_sample"
        }]
    },
    "real_sample_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"real_sample_d0": "DATA"},
      "ports": ["real_sample_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "real_sample"
        }]
    },
    "real_sample_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"real_sample_q0": "DATA"},
      "ports": ["real_sample_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "real_sample"
        }]
    },
    "real_sample_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"real_sample_address1": "DATA"},
      "ports": ["real_sample_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "real_sample"
        }]
    },
    "real_sample_d1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"real_sample_d1": "DATA"},
      "ports": ["real_sample_d1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "real_sample"
        }]
    },
    "real_sample_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"real_sample_q1": "DATA"},
      "ports": ["real_sample_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "real_sample"
        }]
    },
    "imag_sample_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"imag_sample_address0": "DATA"},
      "ports": ["imag_sample_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "imag_sample"
        }]
    },
    "imag_sample_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"imag_sample_d0": "DATA"},
      "ports": ["imag_sample_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "imag_sample"
        }]
    },
    "imag_sample_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"imag_sample_q0": "DATA"},
      "ports": ["imag_sample_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "imag_sample"
        }]
    },
    "real_output_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"real_output_address0": "DATA"},
      "ports": ["real_output_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "real_output"
        }]
    },
    "real_output_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"real_output_d0": "DATA"},
      "ports": ["real_output_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "real_output"
        }]
    },
    "real_output_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"real_output_q0": "DATA"},
      "ports": ["real_output_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "real_output"
        }]
    },
    "real_output_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"real_output_address1": "DATA"},
      "ports": ["real_output_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "real_output"
        }]
    },
    "real_output_d1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"real_output_d1": "DATA"},
      "ports": ["real_output_d1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "real_output"
        }]
    },
    "real_output_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"real_output_q1": "DATA"},
      "ports": ["real_output_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "real_output"
        }]
    },
    "imag_output_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"imag_output_address0": "DATA"},
      "ports": ["imag_output_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "imag_output"
        }]
    },
    "imag_output_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"imag_output_d0": "DATA"},
      "ports": ["imag_output_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "imag_output"
        }]
    },
    "imag_output_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"imag_output_q0": "DATA"},
      "ports": ["imag_output_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "imag_output"
        }]
    },
    "imag_output_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"imag_output_address1": "DATA"},
      "ports": ["imag_output_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "imag_output"
        }]
    },
    "imag_output_d1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"imag_output_d1": "DATA"},
      "ports": ["imag_output_d1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "imag_output"
        }]
    },
    "imag_output_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"imag_output_q1": "DATA"},
      "ports": ["imag_output_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "imag_output"
        }]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_ready": "ready",
        "ap_idle": "idle"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    }
  },
  "RtlPorts": {
    "real_sample_address0": {
      "dir": "out",
      "width": "8"
    },
    "real_sample_ce0": {
      "dir": "out",
      "width": "1"
    },
    "real_sample_d0": {
      "dir": "out",
      "width": "32"
    },
    "real_sample_q0": {
      "dir": "in",
      "width": "32"
    },
    "real_sample_we0": {
      "dir": "out",
      "width": "1"
    },
    "real_sample_address1": {
      "dir": "out",
      "width": "8"
    },
    "real_sample_ce1": {
      "dir": "out",
      "width": "1"
    },
    "real_sample_d1": {
      "dir": "out",
      "width": "32"
    },
    "real_sample_q1": {
      "dir": "in",
      "width": "32"
    },
    "real_sample_we1": {
      "dir": "out",
      "width": "1"
    },
    "imag_sample_address0": {
      "dir": "out",
      "width": "8"
    },
    "imag_sample_ce0": {
      "dir": "out",
      "width": "1"
    },
    "imag_sample_d0": {
      "dir": "out",
      "width": "32"
    },
    "imag_sample_q0": {
      "dir": "in",
      "width": "32"
    },
    "imag_sample_we0": {
      "dir": "out",
      "width": "1"
    },
    "real_output_address0": {
      "dir": "out",
      "width": "8"
    },
    "real_output_ce0": {
      "dir": "out",
      "width": "1"
    },
    "real_output_d0": {
      "dir": "out",
      "width": "32"
    },
    "real_output_q0": {
      "dir": "in",
      "width": "32"
    },
    "real_output_we0": {
      "dir": "out",
      "width": "1"
    },
    "real_output_address1": {
      "dir": "out",
      "width": "8"
    },
    "real_output_ce1": {
      "dir": "out",
      "width": "1"
    },
    "real_output_d1": {
      "dir": "out",
      "width": "32"
    },
    "real_output_q1": {
      "dir": "in",
      "width": "32"
    },
    "real_output_we1": {
      "dir": "out",
      "width": "1"
    },
    "imag_output_address0": {
      "dir": "out",
      "width": "8"
    },
    "imag_output_ce0": {
      "dir": "out",
      "width": "1"
    },
    "imag_output_d0": {
      "dir": "out",
      "width": "32"
    },
    "imag_output_q0": {
      "dir": "in",
      "width": "32"
    },
    "imag_output_we0": {
      "dir": "out",
      "width": "1"
    },
    "imag_output_address1": {
      "dir": "out",
      "width": "8"
    },
    "imag_output_ce1": {
      "dir": "out",
      "width": "1"
    },
    "imag_output_d1": {
      "dir": "out",
      "width": "32"
    },
    "imag_output_q1": {
      "dir": "in",
      "width": "32"
    },
    "imag_output_we1": {
      "dir": "out",
      "width": "1"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "dft",
      "Instances": [
        {
          "ModuleName": "Loop_VITIS_LOOP_18_1_proc",
          "InstanceName": "Loop_VITIS_LOOP_18_1_proc_U0"
        },
        {
          "ModuleName": "Loop_VITIS_LOOP_23_2_proc",
          "InstanceName": "Loop_VITIS_LOOP_23_2_proc_U0",
          "Instances": [{
              "ModuleName": "Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2",
              "InstanceName": "grp_Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2_fu_2072"
            }]
        }
      ]
    },
    "Info": {
      "Loop_VITIS_LOOP_18_1_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Loop_VITIS_LOOP_23_2_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dft": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "Loop_VITIS_LOOP_18_1_proc": {
        "Latency": {
          "LatencyBest": "258",
          "LatencyAvg": "258",
          "LatencyWorst": "258",
          "PipelineII": "258",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.411"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_18_1",
            "TripCount": "256",
            "Latency": "256",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "16404",
          "AVAIL_FF": "106400",
          "UTIL_FF": "15",
          "LUT": "4675",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "8",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2": {
        "Latency": {
          "LatencyBest": "1538",
          "LatencyAvg": "1538",
          "LatencyWorst": "1538",
          "PipelineII": "1538",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_23_2",
            "TripCount": "256",
            "Latency": "1536",
            "PipelineII": "1",
            "PipelineDepth": "1282"
          }],
        "Area": {
          "BRAM_18K": "1016",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "362",
          "DSP": "2543",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1155",
          "FF": "230899",
          "AVAIL_FF": "106400",
          "UTIL_FF": "217",
          "LUT": "367301",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "690",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Loop_VITIS_LOOP_23_2_proc": {
        "Latency": {
          "LatencyBest": "1549",
          "LatencyAvg": "1549",
          "LatencyWorst": "1549",
          "PipelineII": "1549",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Area": {
          "BRAM_18K": "1016",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "362",
          "DSP": "2550",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1159",
          "FF": "231562",
          "AVAIL_FF": "106400",
          "UTIL_FF": "217",
          "LUT": "368589",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "692",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dft": {
        "Latency": {
          "LatencyBest": "1808",
          "LatencyAvg": "1808",
          "LatencyWorst": "1808",
          "PipelineII": "1550",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Area": {
          "BRAM_18K": "1016",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "362",
          "DSP": "2550",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1159",
          "FF": "273566",
          "AVAIL_FF": "106400",
          "UTIL_FF": "257",
          "LUT": "394006",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "740",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-10-21 19:37:25 +0800",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.1"
  }
}
