{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1538303146400 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1538303146408 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 30 18:25:46 2018 " "Processing started: Sun Sep 30 18:25:46 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1538303146408 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303146408 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Ethernet_10g -c Ethernet_10g " "Command: quartus_map --read_settings_files=on --write_settings_files=off Ethernet_10g -c Ethernet_10g" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303146408 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1538303150986 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "4 2 " "Parallel compilation is enabled for 4 processors, but there are only 2 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Analysis & Synthesis" 0 -1 1538303150987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/eth_top/eth_10g_mac.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/eth_top/eth_10g_mac.v" { { "Info" "ISGN_ENTITY_NAME" "1 Eth_10g_mac " "Found entity 1: Eth_10g_mac" {  } { { "rtl/Eth_top/Eth_10g_mac.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/rtl/Eth_top/Eth_10g_mac.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303176525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303176525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/eth_top/eth_10g_top.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/eth_top/eth_10g_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Eth_10g_top " "Found entity 1: Eth_10g_top" {  } { { "rtl/Eth_top/Eth_10g_top.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/rtl/Eth_top/Eth_10g_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303176531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303176531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/eth_top/arp_send_to_10gmac.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/eth_top/arp_send_to_10gmac.v" { { "Info" "ISGN_ENTITY_NAME" "1 arp_send_to_10gmac " "Found entity 1: arp_send_to_10gmac" {  } { { "rtl/Eth_top/arp_send_to_10gmac.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/rtl/Eth_top/arp_send_to_10gmac.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303176883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303176883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/eth_top/udp_send_to_10gmac.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/eth_top/udp_send_to_10gmac.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_send_to_10gmac " "Found entity 1: udp_send_to_10gmac" {  } { { "rtl/Eth_top/udp_send_to_10gmac.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/rtl/Eth_top/udp_send_to_10gmac.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303176904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303176904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/eth_top/eth_10g_receive_from_10gmac.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/eth_top/eth_10g_receive_from_10gmac.v" { { "Info" "ISGN_ENTITY_NAME" "1 Eth_10g_receive_from_10gmac " "Found entity 1: Eth_10g_receive_from_10gmac" {  } { { "rtl/Eth_top/Eth_10g_receive_from_10gmac.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/rtl/Eth_top/Eth_10g_receive_from_10gmac.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303176911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303176911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/eth_top/eth_10g_send_to_10gmac.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/eth_top/eth_10g_send_to_10gmac.v" { { "Info" "ISGN_ENTITY_NAME" "1 Eth_10g_send_to_10gmac " "Found entity 1: Eth_10g_send_to_10gmac" {  } { { "rtl/Eth_top/Eth_10g_send_to_10gmac.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/rtl/Eth_top/Eth_10g_send_to_10gmac.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303176918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303176918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/lmk04906/spi_lmk04906_config.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/lmk04906/spi_lmk04906_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_LMK04906_Config " "Found entity 1: SPI_LMK04906_Config" {  } { { "rtl/lmk04906/SPI_LMK04906_Config.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/rtl/lmk04906/SPI_LMK04906_Config.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303176924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303176924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/test/tx_src.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/test/tx_src.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_src " "Found entity 1: tx_src" {  } { { "rtl/test/tx_src.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/rtl/test/tx_src.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303176930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303176930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_10g.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_10g.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ethernet_10g " "Found entity 1: Ethernet_10g" {  } { { "Ethernet_10g.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303176936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303176936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac.v" { { "Info" "ISGN_ENTITY_NAME" "1 Eth_10gmac " "Found entity 1: Eth_10gmac" {  } { { "ipcore/Eth_10gmac/Eth_10gmac.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303176939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303176939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/eth_10gmac_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/eth_10gmac_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 Eth_10gmac_0002 " "Found entity 1: Eth_10gmac_0002" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303176996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303176996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_reset_controller.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303177014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303177014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_reset_synchronizer.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303177033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303177033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/eth_10gmac_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/eth_10gmac_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Eth_10gmac_mm_interconnect_2 " "Found entity 1: Eth_10gmac_mm_interconnect_2" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_2.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303177071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303177071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/eth_10gmac_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/eth_10gmac_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Eth_10gmac_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Eth_10gmac_mm_interconnect_0_avalon_st_adapter" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303177081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303177081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/eth_10gmac_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/eth_10gmac_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Eth_10gmac_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Eth_10gmac_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303177097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303177097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/eth_10gmac_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/eth_10gmac_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Eth_10gmac_mm_interconnect_1_rsp_mux " "Found entity 1: Eth_10gmac_mm_interconnect_1_rsp_mux" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1_rsp_mux.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303177109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303177109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_merlin_arbitrator.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303177128 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_merlin_arbitrator.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303177128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303177128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/eth_10gmac_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/eth_10gmac_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Eth_10gmac_mm_interconnect_1_rsp_demux " "Found entity 1: Eth_10gmac_mm_interconnect_1_rsp_demux" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1_rsp_demux.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303177138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303177138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/eth_10gmac_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/eth_10gmac_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Eth_10gmac_mm_interconnect_1_cmd_mux " "Found entity 1: Eth_10gmac_mm_interconnect_1_cmd_mux" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1_cmd_mux.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303177142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303177142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/eth_10gmac_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/eth_10gmac_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Eth_10gmac_mm_interconnect_1_cmd_demux " "Found entity 1: Eth_10gmac_mm_interconnect_1_cmd_demux" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1_cmd_demux.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303177154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303177154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_merlin_traffic_limiter.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303177177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303177177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_merlin_reorder_memory.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303177194 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_merlin_reorder_memory.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303177194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303177194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_sc_fifo.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303177219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303177219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_pipeline_base.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303177238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303177238 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Eth_10gmac_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at Eth_10gmac_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1_router_001.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1538303177252 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Eth_10gmac_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at Eth_10gmac_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1_router_001.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1538303177253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/eth_10gmac_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file ipcore/eth_10gmac/eth_10gmac/eth_10gmac_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Eth_10gmac_mm_interconnect_1_router_001_default_decode " "Found entity 1: Eth_10gmac_mm_interconnect_1_router_001_default_decode" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1_router_001.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303177254 ""} { "Info" "ISGN_ENTITY_NAME" "2 Eth_10gmac_mm_interconnect_1_router_001 " "Found entity 2: Eth_10gmac_mm_interconnect_1_router_001" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1_router_001.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303177254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303177254 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Eth_10gmac_mm_interconnect_2_router.sv(48) " "Verilog HDL Declaration information at Eth_10gmac_mm_interconnect_2_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_2_router.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_2_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1538303177263 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Eth_10gmac_mm_interconnect_2_router.sv(49) " "Verilog HDL Declaration information at Eth_10gmac_mm_interconnect_2_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_2_router.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_2_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1538303177263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/eth_10gmac_mm_interconnect_2_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file ipcore/eth_10gmac/eth_10gmac/eth_10gmac_mm_interconnect_2_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Eth_10gmac_mm_interconnect_2_router_default_decode " "Found entity 1: Eth_10gmac_mm_interconnect_2_router_default_decode" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_2_router.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_2_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303177265 ""} { "Info" "ISGN_ENTITY_NAME" "2 Eth_10gmac_mm_interconnect_2_router " "Found entity 2: Eth_10gmac_mm_interconnect_2_router" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_2_router.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_2_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303177265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303177265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_merlin_slave_agent.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303177279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303177279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_merlin_burst_uncompressor.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303177291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303177291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_merlin_master_agent.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303177301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303177301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_merlin_slave_translator.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303177320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303177320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_merlin_master_translator.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303177333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303177333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/eth_10gmac_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/eth_10gmac_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Eth_10gmac_mm_interconnect_1 " "Found entity 1: Eth_10gmac_mm_interconnect_1" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303177356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303177356 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Eth_10gmac_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at Eth_10gmac_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1_router.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1538303177365 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Eth_10gmac_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at Eth_10gmac_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1_router.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1538303177365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/eth_10gmac_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file ipcore/eth_10gmac/eth_10gmac/eth_10gmac_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Eth_10gmac_mm_interconnect_1_router_default_decode " "Found entity 1: Eth_10gmac_mm_interconnect_1_router_default_decode" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1_router.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303177367 ""} { "Info" "ISGN_ENTITY_NAME" "2 Eth_10gmac_mm_interconnect_1_router " "Found entity 2: Eth_10gmac_mm_interconnect_1_router" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1_router.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303177367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303177367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/eth_10gmac_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/eth_10gmac_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Eth_10gmac_mm_interconnect_0 " "Found entity 1: Eth_10gmac_mm_interconnect_0" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303177427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303177427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303177444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303177444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_clock_crosser.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303177468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303177468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_std_synchronizer_nocut.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303177484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303177484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/eth_10gmac_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/eth_10gmac_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Eth_10gmac_mm_interconnect_0_rsp_mux " "Found entity 1: Eth_10gmac_mm_interconnect_0_rsp_mux" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303177495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303177495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/eth_10gmac_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/eth_10gmac_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Eth_10gmac_mm_interconnect_0_rsp_demux " "Found entity 1: Eth_10gmac_mm_interconnect_0_rsp_demux" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303177510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303177510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/eth_10gmac_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/eth_10gmac_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Eth_10gmac_mm_interconnect_0_cmd_mux " "Found entity 1: Eth_10gmac_mm_interconnect_0_cmd_mux" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303177521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303177521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/eth_10gmac_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/eth_10gmac_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Eth_10gmac_mm_interconnect_0_cmd_demux " "Found entity 1: Eth_10gmac_mm_interconnect_0_cmd_demux" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303177535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303177535 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Eth_10gmac_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at Eth_10gmac_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0_router_001.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1538303177548 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Eth_10gmac_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at Eth_10gmac_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0_router_001.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1538303177548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/eth_10gmac_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file ipcore/eth_10gmac/eth_10gmac/eth_10gmac_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Eth_10gmac_mm_interconnect_0_router_001_default_decode " "Found entity 1: Eth_10gmac_mm_interconnect_0_router_001_default_decode" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0_router_001.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303177550 ""} { "Info" "ISGN_ENTITY_NAME" "2 Eth_10gmac_mm_interconnect_0_router_001 " "Found entity 2: Eth_10gmac_mm_interconnect_0_router_001" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0_router_001.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303177550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303177550 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Eth_10gmac_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Eth_10gmac_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0_router.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1538303177561 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Eth_10gmac_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Eth_10gmac_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0_router.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1538303177561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/eth_10gmac_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file ipcore/eth_10gmac/eth_10gmac/eth_10gmac_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Eth_10gmac_mm_interconnect_0_router_default_decode " "Found entity 1: Eth_10gmac_mm_interconnect_0_router_default_decode" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0_router.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303177563 ""} { "Info" "ISGN_ENTITY_NAME" "2 Eth_10gmac_mm_interconnect_0_router " "Found entity 2: Eth_10gmac_mm_interconnect_0_router" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0_router.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303177563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303177563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/eth_10gmac_rxtx_timing_adapter_pauselen_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/eth_10gmac_rxtx_timing_adapter_pauselen_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Eth_10gmac_rxtx_timing_adapter_pauselen_tx " "Found entity 1: Eth_10gmac_rxtx_timing_adapter_pauselen_tx" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_rxtx_timing_adapter_pauselen_tx.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_rxtx_timing_adapter_pauselen_tx.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303177577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303177577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/eth_10gmac_rxtx_timing_adapter_pauselen_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/eth_10gmac_rxtx_timing_adapter_pauselen_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Eth_10gmac_rxtx_timing_adapter_pauselen_rx " "Found entity 1: Eth_10gmac_rxtx_timing_adapter_pauselen_rx" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_rxtx_timing_adapter_pauselen_rx.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_rxtx_timing_adapter_pauselen_rx.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303177590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303177590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_dc_fifo.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303177623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303177623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_dcfifo_synchronizer_bundle.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303177635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303177635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/eth_10gmac_txrx_timing_adapter_link_fault_status_export.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/eth_10gmac_txrx_timing_adapter_link_fault_status_export.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Eth_10gmac_txrx_timing_adapter_link_fault_status_export " "Found entity 1: Eth_10gmac_txrx_timing_adapter_link_fault_status_export" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_txrx_timing_adapter_link_fault_status_export.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_txrx_timing_adapter_link_fault_status_export.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303177653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303177653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/eth_10gmac_txrx_timing_adapter_link_fault_status_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/eth_10gmac_txrx_timing_adapter_link_fault_status_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Eth_10gmac_txrx_timing_adapter_link_fault_status_rx " "Found entity 1: Eth_10gmac_txrx_timing_adapter_link_fault_status_rx" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_txrx_timing_adapter_link_fault_status_rx.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_txrx_timing_adapter_link_fault_status_rx.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303177667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303177667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/eth_10gmac_rx_st_error_adapter_stat.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/eth_10gmac_rx_st_error_adapter_stat.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Eth_10gmac_rx_st_error_adapter_stat " "Found entity 1: Eth_10gmac_rx_st_error_adapter_stat" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_rx_st_error_adapter_stat.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_rx_st_error_adapter_stat.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303177679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303177679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_avalon_st_delay.sv 2 2 " "Found 2 design units, including 2 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_avalon_st_delay.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_delay " "Found entity 1: altera_avalon_st_delay" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_delay.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_delay.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303177695 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_st_delay_reg " "Found entity 2: altera_st_delay_reg" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_delay.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_delay.sv" 137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303177695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303177695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_eth_packet_overflow_control.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_eth_packet_overflow_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_packet_overflow_control " "Found entity 1: altera_eth_packet_overflow_control" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_packet_overflow_control.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_packet_overflow_control.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303177837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303177837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_eth_crc_pad_rem.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_eth_crc_pad_rem.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_crc_pad_rem " "Found entity 1: altera_eth_crc_pad_rem" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_crc_pad_rem.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_crc_pad_rem.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303178001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303178001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_eth_crc_rem.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_eth_crc_rem.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_crc_rem " "Found entity 1: altera_eth_crc_rem" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_crc_rem.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_crc_rem.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303178141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303178141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_packet_stripper.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_packet_stripper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_packet_stripper " "Found entity 1: altera_packet_stripper" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_packet_stripper.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_packet_stripper.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303178301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303178301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_eth_crc_pad_rem_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_eth_crc_pad_rem_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_crc_pad_rem_pipeline_stage " "Found entity 1: altera_eth_crc_pad_rem_pipeline_stage" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_crc_pad_rem_pipeline_stage.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_crc_pad_rem_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303178311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303178311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_eth_crc_pad_rem_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_eth_crc_pad_rem_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_crc_pad_rem_pipeline_base " "Found entity 1: altera_eth_crc_pad_rem_pipeline_base" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_crc_pad_rem_pipeline_base.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_crc_pad_rem_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303178321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303178321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_eth_frame_status_merger.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_eth_frame_status_merger.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_frame_status_merger " "Found entity 1: altera_eth_frame_status_merger" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_frame_status_merger.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_frame_status_merger.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303178453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303178453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/eth_10gmac_rx_timing_adapter_frame_status_out_frame_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/eth_10gmac_rx_timing_adapter_frame_status_out_frame_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Eth_10gmac_rx_timing_adapter_frame_status_out_frame_decoder " "Found entity 1: Eth_10gmac_rx_timing_adapter_frame_status_out_frame_decoder" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_rx_timing_adapter_frame_status_out_frame_decoder.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_rx_timing_adapter_frame_status_out_frame_decoder.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303178472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303178472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_eth_frame_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_eth_frame_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_frame_decoder " "Found entity 1: altera_eth_frame_decoder" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_frame_decoder.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_frame_decoder.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303178750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303178750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_eth_frame_decoder_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_eth_frame_decoder_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_frame_decoder_pipeline_stage " "Found entity 1: altera_eth_frame_decoder_pipeline_stage" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_frame_decoder_pipeline_stage.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_frame_decoder_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303178833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303178833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_eth_frame_decoder_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_eth_frame_decoder_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_frame_decoder_pipeline_base " "Found entity 1: altera_eth_frame_decoder_pipeline_base" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_frame_decoder_pipeline_base.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_frame_decoder_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303178917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303178917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/eth_10gmac_rx_st_timing_adapter_frame_status_in.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/eth_10gmac_rx_st_timing_adapter_frame_status_in.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Eth_10gmac_rx_st_timing_adapter_frame_status_in " "Found entity 1: Eth_10gmac_rx_st_timing_adapter_frame_status_in" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_rx_st_timing_adapter_frame_status_in.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_rx_st_timing_adapter_frame_status_in.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303178937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303178937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_eth_lane_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_eth_lane_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_lane_decoder " "Found entity 1: altera_eth_lane_decoder" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_lane_decoder.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_lane_decoder.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303179125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303179125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_eth_link_fault_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_eth_link_fault_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_link_fault_detection " "Found entity 1: altera_eth_link_fault_detection" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_link_fault_detection.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_link_fault_detection.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303179346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303179346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_eth_10g_rx_register_map.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_eth_10g_rx_register_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_10g_rx_register_map " "Found entity 1: altera_eth_10g_rx_register_map" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_10g_rx_register_map.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_10g_rx_register_map.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303179496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303179496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_eth_link_fault_generation.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_eth_link_fault_generation.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_link_fault_generation " "Found entity 1: altera_eth_link_fault_generation" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_link_fault_generation.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_link_fault_generation.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303179645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303179645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/eth_10gmac_tx_st_timing_adapter_splitter_out_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/eth_10gmac_tx_st_timing_adapter_splitter_out_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Eth_10gmac_tx_st_timing_adapter_splitter_out_0 " "Found entity 1: Eth_10gmac_tx_st_timing_adapter_splitter_out_0" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_tx_st_timing_adapter_splitter_out_0.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_tx_st_timing_adapter_splitter_out_0.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303179651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303179651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_avalon_st_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_avalon_st_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_splitter " "Found entity 1: altera_avalon_st_splitter" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_splitter.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_splitter.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303179746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303179746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/eth_10gmac_tx_st_timing_adapter_splitter_in.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/eth_10gmac_tx_st_timing_adapter_splitter_in.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Eth_10gmac_tx_st_timing_adapter_splitter_in " "Found entity 1: Eth_10gmac_tx_st_timing_adapter_splitter_in" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_tx_st_timing_adapter_splitter_in.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_tx_st_timing_adapter_splitter_in.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303179759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303179759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_eth_xgmii_termination.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_eth_xgmii_termination.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_xgmii_termination " "Found entity 1: altera_eth_xgmii_termination" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_xgmii_termination.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_xgmii_termination.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303179930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303179930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_eth_packet_formatter.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_eth_packet_formatter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_packet_formatter " "Found entity 1: altera_eth_packet_formatter" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_packet_formatter.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_packet_formatter.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303180082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303180082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303180154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303180154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_eth_crc.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_eth_crc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_crc " "Found entity 1: altera_eth_crc" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_crc.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_crc.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303180337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303180337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/crc32.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/crc32.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc32 " "Found entity 1: crc32" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/crc32.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/crc32.v" 155 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303180493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303180493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/gf_mult32_kc.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/gf_mult32_kc.v" { { "Info" "ISGN_ENTITY_NAME" "1 gf_mult32_kc " "Found entity 1: gf_mult32_kc" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/gf_mult32_kc.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/gf_mult32_kc.v" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303180660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303180660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_eth_address_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_eth_address_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_address_inserter " "Found entity 1: altera_eth_address_inserter" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_address_inserter.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_address_inserter.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303180816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303180816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/eth_10gmac_tx_st_mux_flow_control_user_frame.sv 2 2 " "Found 2 design units, including 2 entities, in source file ipcore/eth_10gmac/eth_10gmac/eth_10gmac_tx_st_mux_flow_control_user_frame.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Eth_10gmac_tx_st_mux_flow_control_user_frame " "Found entity 1: Eth_10gmac_tx_st_mux_flow_control_user_frame" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_tx_st_mux_flow_control_user_frame.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_tx_st_mux_flow_control_user_frame.sv" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303180832 ""} { "Info" "ISGN_ENTITY_NAME" "2 Eth_10gmac_tx_st_mux_flow_control_user_frame_1stage_pipeline " "Found entity 2: Eth_10gmac_tx_st_mux_flow_control_user_frame_1stage_pipeline" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_tx_st_mux_flow_control_user_frame.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_tx_st_mux_flow_control_user_frame.sv" 234 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303180832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303180832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/eth_10gmac_tx_st_pause_ctrl_error_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/eth_10gmac_tx_st_pause_ctrl_error_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Eth_10gmac_tx_st_pause_ctrl_error_adapter " "Found entity 1: Eth_10gmac_tx_st_pause_ctrl_error_adapter" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_tx_st_pause_ctrl_error_adapter.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_tx_st_pause_ctrl_error_adapter.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303180932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303180932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_eth_pause_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_eth_pause_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_pause_controller " "Found entity 1: altera_eth_pause_controller" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pause_controller.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pause_controller.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303181085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303181085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_eth_pause_ctrl_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_eth_pause_ctrl_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_pause_ctrl_gen " "Found entity 1: altera_eth_pause_ctrl_gen" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pause_ctrl_gen.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pause_ctrl_gen.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303181225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303181225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_eth_pause_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_eth_pause_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_pause_gen " "Found entity 1: altera_eth_pause_gen" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pause_gen.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pause_gen.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303181369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303181369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_eth_pause_beat_conversion.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_eth_pause_beat_conversion.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_pause_beat_conversion " "Found entity 1: altera_eth_pause_beat_conversion" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pause_beat_conversion.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pause_beat_conversion.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303181512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303181512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_eth_pkt_backpressure_control.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_eth_pkt_backpressure_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_pkt_backpressure_control " "Found entity 1: altera_eth_pkt_backpressure_control" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pkt_backpressure_control.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pkt_backpressure_control.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303181685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303181685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_eth_pad_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_eth_pad_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_pad_inserter " "Found entity 1: altera_eth_pad_inserter" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pad_inserter.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pad_inserter.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303181843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303181843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_eth_packet_underflow_control.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_eth_packet_underflow_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_packet_underflow_control " "Found entity 1: altera_eth_packet_underflow_control" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_packet_underflow_control.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_packet_underflow_control.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303181987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303181987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_eth_10g_tx_register_map.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_eth_10g_tx_register_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_10g_tx_register_map " "Found entity 1: altera_eth_10g_tx_register_map" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_10g_tx_register_map.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_10g_tx_register_map.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303182134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303182134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_eth_default_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_eth_default_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_default_slave " "Found entity 1: altera_eth_default_slave" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_default_slave.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_default_slave.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303182257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303182257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_mm_bridge.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303182276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303182276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/tx_fifo/tx_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/tx_fifo/tx_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_fifo " "Found entity 1: tx_fifo" {  } { { "ipcore/tx_fifo/tx_fifo.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/tx_fifo/tx_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303182282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303182282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy.v" { { "Info" "ISGN_ENTITY_NAME" "1 Eth_10gbaser_phy " "Found entity 1: Eth_10gbaser_phy" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303182288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303182288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/altera_xcvr_functions.sv 1 0 " "Found 1 design units, including 0 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/altera_xcvr_functions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_xcvr_functions (SystemVerilog) (Eth_10gbaser_phy) " "Found design unit 1: altera_xcvr_functions (SystemVerilog) (Eth_10gbaser_phy)" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/altera_xcvr_functions.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/altera_xcvr_functions.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303182396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303182396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/alt_reset_ctrl_lego.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/alt_reset_ctrl_lego.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_reset_ctrl_lego " "Found entity 1: alt_reset_ctrl_lego" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/alt_reset_ctrl_lego.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/alt_reset_ctrl_lego.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303182424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303182424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/alt_reset_ctrl_tgx_cdrauto.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/alt_reset_ctrl_tgx_cdrauto.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_reset_ctrl_tgx_cdrauto " "Found entity 1: alt_reset_ctrl_tgx_cdrauto" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/alt_reset_ctrl_tgx_cdrauto.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/alt_reset_ctrl_tgx_cdrauto.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303182435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303182435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/alt_xcvr_resync.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/alt_xcvr_resync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_resync " "Found entity 1: alt_xcvr_resync" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/alt_xcvr_resync.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/alt_xcvr_resync.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303182465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303182465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/alt_xcvr_csr_common_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/alt_xcvr_csr_common_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_xcvr_csr_common_h (SystemVerilog) (Eth_10gbaser_phy) " "Found design unit 1: alt_xcvr_csr_common_h (SystemVerilog) (Eth_10gbaser_phy)" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/alt_xcvr_csr_common_h.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/alt_xcvr_csr_common_h.sv" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303182480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303182480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/alt_xcvr_csr_common.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/alt_xcvr_csr_common.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_csr_common " "Found entity 1: alt_xcvr_csr_common" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/alt_xcvr_csr_common.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/alt_xcvr_csr_common.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303182503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303182503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/alt_xcvr_csr_pcs8g_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/alt_xcvr_csr_pcs8g_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_xcvr_csr_pcs8g_h (SystemVerilog) (Eth_10gbaser_phy) " "Found design unit 1: alt_xcvr_csr_pcs8g_h (SystemVerilog) (Eth_10gbaser_phy)" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/alt_xcvr_csr_pcs8g_h.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/alt_xcvr_csr_pcs8g_h.sv" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303182512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303182512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/alt_xcvr_csr_pcs8g.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/alt_xcvr_csr_pcs8g.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_csr_pcs8g " "Found entity 1: alt_xcvr_csr_pcs8g" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/alt_xcvr_csr_pcs8g.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/alt_xcvr_csr_pcs8g.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303182525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303182525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/alt_xcvr_csr_selector.sv 3 3 " "Found 3 design units, including 3 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/alt_xcvr_csr_selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 csr_mux " "Found entity 1: csr_mux" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/alt_xcvr_csr_selector.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/alt_xcvr_csr_selector.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303182541 ""} { "Info" "ISGN_ENTITY_NAME" "2 csr_indexed_write_mux " "Found entity 2: csr_indexed_write_mux" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/alt_xcvr_csr_selector.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/alt_xcvr_csr_selector.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303182541 ""} { "Info" "ISGN_ENTITY_NAME" "3 csr_indexed_read_only_reg " "Found entity 3: csr_indexed_read_only_reg" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/alt_xcvr_csr_selector.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/alt_xcvr_csr_selector.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303182541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303182541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/alt_xcvr_mgmt2dec.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/alt_xcvr_mgmt2dec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_mgmt2dec " "Found entity 1: alt_xcvr_mgmt2dec" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/alt_xcvr_mgmt2dec.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/alt_xcvr_mgmt2dec.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303182552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303182552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/altera_wait_generate.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/altera_wait_generate.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wait_generate " "Found entity 1: altera_wait_generate" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/altera_wait_generate.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/altera_wait_generate.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303182588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303182588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/altera_10gbaser_phy_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/altera_10gbaser_phy_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_clock_crosser " "Found entity 1: altera_10gbaser_phy_clock_crosser" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/altera_10gbaser_phy_clock_crosser.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/altera_10gbaser_phy_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303182626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303182626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/altera_10gbaser_phy_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/altera_10gbaser_phy_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_pipeline_stage " "Found entity 1: altera_10gbaser_phy_pipeline_stage" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/altera_10gbaser_phy_pipeline_stage.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/altera_10gbaser_phy_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303182644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303182644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/altera_10gbaser_phy_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/altera_10gbaser_phy_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_pipeline_base " "Found entity 1: altera_10gbaser_phy_pipeline_base" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/altera_10gbaser_phy_pipeline_base.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/altera_10gbaser_phy_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303182655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303182655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/altera_std_synchronizer_nocut.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303182664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303182664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/csr_pcs10gbaser_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/csr_pcs10gbaser_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 csr_pcs10gbaser_h (SystemVerilog) (Eth_10gbaser_phy) " "Found design unit 1: csr_pcs10gbaser_h (SystemVerilog) (Eth_10gbaser_phy)" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/csr_pcs10gbaser_h.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/csr_pcs10gbaser_h.sv" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303182692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303182692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/csr_pcs10gbaser.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/csr_pcs10gbaser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 csr_pcs10gbaser " "Found entity 1: csr_pcs10gbaser" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/csr_pcs10gbaser.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/csr_pcs10gbaser.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303182713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303182713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_pcs.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_pcs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_pcs " "Found entity 1: sv_pcs" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_pcs.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_pcs.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303182760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303182760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_pcs_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_pcs_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_pcs_ch " "Found entity 1: sv_pcs_ch" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_pcs_ch.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_pcs_ch.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303182820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303182820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_pma " "Found entity 1: sv_pma" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_pma.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_pma.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303182830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303182830 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "13024 ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024." {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_reconfig_bundle_to_xcvr.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1538303182852 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "21074 ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074." {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_reconfig_bundle_to_xcvr.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1538303182853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_reconfig_bundle_to_xcvr.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_reconfig_bundle_to_xcvr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_xcvr " "Found entity 1: sv_reconfig_bundle_to_xcvr" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_reconfig_bundle_to_xcvr.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_reconfig_bundle_to_xcvr.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303182857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303182857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_reconfig_bundle_to_ip.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_reconfig_bundle_to_ip.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_ip " "Found entity 1: sv_reconfig_bundle_to_ip" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_reconfig_bundle_to_ip.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_reconfig_bundle_to_ip.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303182877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303182877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_reconfig_bundle_merger.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_reconfig_bundle_merger.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_merger " "Found entity 1: sv_reconfig_bundle_merger" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_reconfig_bundle_merger.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_reconfig_bundle_merger.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303182898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303182898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_rx_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_rx_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_rx_pma " "Found entity 1: sv_rx_pma" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_rx_pma.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_rx_pma.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303182923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303182923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_tx_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_tx_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_tx_pma " "Found entity 1: sv_tx_pma" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_tx_pma.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_tx_pma.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303182936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303182936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_tx_pma_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_tx_pma_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_tx_pma_ch " "Found entity 1: sv_tx_pma_ch" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_tx_pma_ch.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_tx_pma_ch.sv" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303182948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303182948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_xcvr_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_xcvr_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sv_xcvr_h (SystemVerilog) (Eth_10gbaser_phy) " "Found design unit 1: sv_xcvr_h (SystemVerilog) (Eth_10gbaser_phy)" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_h.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_h.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303182978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303182978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_xcvr_avmm_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_xcvr_avmm_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_avmm_csr " "Found entity 1: sv_xcvr_avmm_csr" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_avmm_csr.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_avmm_csr.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303182998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303182998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_xcvr_avmm_dcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_xcvr_avmm_dcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_avmm_dcd " "Found entity 1: sv_xcvr_avmm_dcd" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_avmm_dcd.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_avmm_dcd.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303183018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303183018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_xcvr_avmm.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_xcvr_avmm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_avmm " "Found entity 1: sv_xcvr_avmm" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_avmm.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_avmm.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303183031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303183031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_xcvr_data_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_xcvr_data_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_data_adapter " "Found entity 1: sv_xcvr_data_adapter" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_data_adapter.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_data_adapter.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303183046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303183046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_xcvr_native.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_xcvr_native.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_native " "Found entity 1: sv_xcvr_native" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_native.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_native.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303183104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303183104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_xcvr_plls.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_xcvr_plls.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_plls " "Found entity 1: sv_xcvr_plls" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_plls.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_plls.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303183122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303183122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_hssi_10g_rx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_hssi_10g_rx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_10g_rx_pcs_rbc " "Found entity 1: sv_hssi_10g_rx_pcs_rbc" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_hssi_10g_rx_pcs_rbc.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_hssi_10g_rx_pcs_rbc.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303183149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303183149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_hssi_10g_tx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_hssi_10g_tx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_10g_tx_pcs_rbc " "Found entity 1: sv_hssi_10g_tx_pcs_rbc" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_hssi_10g_tx_pcs_rbc.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_hssi_10g_tx_pcs_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303183167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303183167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_hssi_8g_rx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_hssi_8g_rx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_8g_rx_pcs_rbc " "Found entity 1: sv_hssi_8g_rx_pcs_rbc" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_hssi_8g_rx_pcs_rbc.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_hssi_8g_rx_pcs_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303183212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303183212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_hssi_8g_tx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_hssi_8g_tx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_8g_tx_pcs_rbc " "Found entity 1: sv_hssi_8g_tx_pcs_rbc" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_hssi_8g_tx_pcs_rbc.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_hssi_8g_tx_pcs_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303183239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303183239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_hssi_8g_pcs_aggregate_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_hssi_8g_pcs_aggregate_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_8g_pcs_aggregate_rbc " "Found entity 1: sv_hssi_8g_pcs_aggregate_rbc" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_hssi_8g_pcs_aggregate_rbc.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_hssi_8g_pcs_aggregate_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303183258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303183258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_hssi_common_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_hssi_common_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_common_pcs_pma_interface_rbc " "Found entity 1: sv_hssi_common_pcs_pma_interface_rbc" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_hssi_common_pcs_pma_interface_rbc.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_hssi_common_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303183273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303183273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_hssi_common_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_hssi_common_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_common_pld_pcs_interface_rbc " "Found entity 1: sv_hssi_common_pld_pcs_interface_rbc" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_hssi_common_pld_pcs_interface_rbc.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_hssi_common_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303183287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303183287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_hssi_pipe_gen1_2_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_hssi_pipe_gen1_2_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_pipe_gen1_2_rbc " "Found entity 1: sv_hssi_pipe_gen1_2_rbc" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_hssi_pipe_gen1_2_rbc.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_hssi_pipe_gen1_2_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303183301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303183301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_hssi_pipe_gen3_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_hssi_pipe_gen3_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_pipe_gen3_rbc " "Found entity 1: sv_hssi_pipe_gen3_rbc" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_hssi_pipe_gen3_rbc.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_hssi_pipe_gen3_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303183318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303183318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_hssi_rx_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_hssi_rx_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_rx_pcs_pma_interface_rbc " "Found entity 1: sv_hssi_rx_pcs_pma_interface_rbc" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_hssi_rx_pcs_pma_interface_rbc.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_hssi_rx_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303183337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303183337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_hssi_rx_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_hssi_rx_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_rx_pld_pcs_interface_rbc " "Found entity 1: sv_hssi_rx_pld_pcs_interface_rbc" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_hssi_rx_pld_pcs_interface_rbc.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_hssi_rx_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303183359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303183359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_hssi_tx_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_hssi_tx_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_tx_pcs_pma_interface_rbc " "Found entity 1: sv_hssi_tx_pcs_pma_interface_rbc" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_hssi_tx_pcs_pma_interface_rbc.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_hssi_tx_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303183371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303183371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_hssi_tx_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_hssi_tx_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_tx_pld_pcs_interface_rbc " "Found entity 1: sv_hssi_tx_pld_pcs_interface_rbc" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_hssi_tx_pld_pcs_interface_rbc.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_hssi_tx_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303183382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303183382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_xcvr_10gbaser_nr.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_xcvr_10gbaser_nr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_10gbaser_nr " "Found entity 1: sv_xcvr_10gbaser_nr" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_10gbaser_nr.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_10gbaser_nr.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303183408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303183408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_xcvr_10gbaser_native.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_xcvr_10gbaser_native.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_10gbaser_native " "Found entity 1: sv_xcvr_10gbaser_native" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_10gbaser_native.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_10gbaser_native.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303183420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303183420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/altera_xcvr_10gbaser.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/altera_xcvr_10gbaser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_xcvr_10gbaser " "Found entity 1: altera_xcvr_10gbaser" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/altera_xcvr_10gbaser.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/altera_xcvr_10gbaser.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303183454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303183454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/altera_xcvr_reset_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/altera_xcvr_reset_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_xcvr_reset_control " "Found entity 1: altera_xcvr_reset_control" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/altera_xcvr_reset_control.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/altera_xcvr_reset_control.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303183476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303183476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/alt_xcvr_reset_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/alt_xcvr_reset_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reset_counter " "Found entity 1: alt_xcvr_reset_counter" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/alt_xcvr_reset_counter.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/alt_xcvr_reset_counter.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303183508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303183508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/alt_xcvr_arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/alt_xcvr_arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_arbiter " "Found entity 1: alt_xcvr_arbiter" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/alt_xcvr_arbiter.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/alt_xcvr_arbiter.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303183528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303183528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/alt_xcvr_m2s.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/alt_xcvr_m2s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_m2s " "Found entity 1: alt_xcvr_m2s" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/alt_xcvr_m2s.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/alt_xcvr_m2s.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303183542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303183542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/pll/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/pll/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "ipcore/pll/pll.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/pll/pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303183551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303183551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/pll/pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/pll/pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "ipcore/pll/pll/pll_0002.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/pll/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303183573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303183573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/eth_top/eth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/eth_top/eth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Eth_top " "Found entity 1: Eth_top" {  } { { "rtl/Eth_top/Eth_top.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/rtl/Eth_top/Eth_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303183585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303183585 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Ethernet_10g " "Elaborating entity \"Ethernet_10g\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1538303185853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "Ethernet_10g.v" "pll_inst" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303185928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_0002 pll:pll_inst\|pll_0002:pll_inst " "Elaborating entity \"pll_0002\" for hierarchy \"pll:pll_inst\|pll_0002:pll_inst\"" {  } { { "ipcore/pll/pll.v" "pll_inst" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/pll/pll.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303185992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "ipcore/pll/pll/pll_0002.v" "altera_pll_i" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/pll/pll/pll_0002.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303186109 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1538303186145 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "ipcore/pll/pll/pll_0002.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/pll/pll/pll_0002.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303186145 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303186146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303186146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303186146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303186146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303186146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303186146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303186146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303186146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303186146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303186146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303186146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303186146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303186146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303186146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303186146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303186146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303186146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303186146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303186146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303186146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303186146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303186146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303186146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303186146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303186146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303186146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303186146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303186146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303186146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303186146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303186146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303186146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303186146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303186146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303186146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303186146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303186146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303186146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303186146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303186146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303186146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303186146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303186146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303186146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303186146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303186146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303186146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303186146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303186146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303186146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303186146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303186146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303186146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303186146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303186146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303186146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303186146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303186146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303186146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303186146 ""}  } { { "ipcore/pll/pll/pll_0002.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/pll/pll/pll_0002.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1538303186146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_LMK04906_Config SPI_LMK04906_Config:SPI_LMK04906_Config_inst " "Elaborating entity \"SPI_LMK04906_Config\" for hierarchy \"SPI_LMK04906_Config:SPI_LMK04906_Config_inst\"" {  } { { "Ethernet_10g.v" "SPI_LMK04906_Config_inst" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303186162 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SPI_LMK04906_Config.v(154) " "Verilog HDL assignment warning at SPI_LMK04906_Config.v(154): truncated value with size 32 to match size of target (6)" {  } { { "rtl/lmk04906/SPI_LMK04906_Config.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/rtl/lmk04906/SPI_LMK04906_Config.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1538303186218 "|Ethernet_10g|SPI_LMK04906_Config:SPI_LMK04906_Config_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_src tx_src:tx_src_inst " "Elaborating entity \"tx_src\" for hierarchy \"tx_src:tx_src_inst\"" {  } { { "Ethernet_10g.v" "tx_src_inst" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303186222 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_sig tx_src.v(13) " "Output port \"data_sig\" at tx_src.v(13) has no driver" {  } { { "rtl/test/tx_src.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/rtl/test/tx_src.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1538303186227 "|Ethernet_10g|tx_src:tx_src_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "wrreq_sig tx_src.v(14) " "Output port \"wrreq_sig\" at tx_src.v(14) has no driver" {  } { { "rtl/test/tx_src.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/rtl/test/tx_src.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1538303186227 "|Ethernet_10g|tx_src:tx_src_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_fifo tx_fifo:tx_fifo_inst " "Elaborating entity \"tx_fifo\" for hierarchy \"tx_fifo:tx_fifo_inst\"" {  } { { "Ethernet_10g.v" "tx_fifo_inst" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303186302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "ipcore/tx_fifo/tx_fifo.v" "dcfifo_component" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/tx_fifo/tx_fifo.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303186935 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "ipcore/tx_fifo/tx_fifo.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/tx_fifo/tx_fifo.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303187025 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix V " "Parameter \"intended_device_family\" = \"Stratix V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303187025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303187025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303187025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303187025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Parameter \"lpm_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303187025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303187025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303187025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303187025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303187025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303187025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303187025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303187025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303187025 ""}  } { { "ipcore/tx_fifo/tx_fifo.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/tx_fifo/tx_fifo.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1538303187025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_tbv1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_tbv1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_tbv1 " "Found entity 1: dcfifo_tbv1" {  } { { "db/dcfifo_tbv1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303187152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303187152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_tbv1 tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated " "Elaborating entity \"dcfifo_tbv1\" for hierarchy \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303187157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_iab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_iab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_iab " "Found entity 1: a_gray2bin_iab" {  } { { "db/a_gray2bin_iab.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/a_gray2bin_iab.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303187227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303187227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_iab tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|a_gray2bin_iab:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_iab\" for hierarchy \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|a_gray2bin_iab:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_tbv1.tdf" "rdptr_g_gray2bin" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303187234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_hv6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_hv6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_hv6 " "Found entity 1: a_graycounter_hv6" {  } { { "db/a_graycounter_hv6.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/a_graycounter_hv6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303187357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303187357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_hv6 tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|a_graycounter_hv6:rdptr_g1p " "Elaborating entity \"a_graycounter_hv6\" for hierarchy \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|a_graycounter_hv6:rdptr_g1p\"" {  } { { "db/dcfifo_tbv1.tdf" "rdptr_g1p" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303187365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ddc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ddc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ddc " "Found entity 1: a_graycounter_ddc" {  } { { "db/a_graycounter_ddc.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/a_graycounter_ddc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303187499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303187499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ddc tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|a_graycounter_ddc:wrptr_g1p " "Elaborating entity \"a_graycounter_ddc\" for hierarchy \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|a_graycounter_ddc:wrptr_g1p\"" {  } { { "db/dcfifo_tbv1.tdf" "wrptr_g1p" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303187506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4kh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4kh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4kh1 " "Found entity 1: altsyncram_4kh1" {  } { { "db/altsyncram_4kh1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/altsyncram_4kh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303187618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303187618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4kh1 tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram " "Elaborating entity \"altsyncram_4kh1\" for hierarchy \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\"" {  } { { "db/dcfifo_tbv1.tdf" "fifo_ram" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303187627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dffpipe_3dc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303187673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303187673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|dffpipe_3dc:rdaclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|dffpipe_3dc:rdaclr\"" {  } { { "db/dcfifo_tbv1.tdf" "rdaclr" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303187683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dffpipe_gd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303187750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303187750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|dffpipe_gd9:rs_brp " "Elaborating entity \"dffpipe_gd9\" for hierarchy \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|dffpipe_gd9:rs_brp\"" {  } { { "db/dcfifo_tbv1.tdf" "rs_brp" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303187760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0ol " "Found entity 1: alt_synch_pipe_0ol" {  } { { "db/alt_synch_pipe_0ol.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/alt_synch_pipe_0ol.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303187856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303187856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0ol tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp " "Elaborating entity \"alt_synch_pipe_0ol\" for hierarchy \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\"" {  } { { "db/dcfifo_tbv1.tdf" "rs_dgwp" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303187870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dffpipe_hd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303187932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303187932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe15 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe15\"" {  } { { "db/alt_synch_pipe_0ol.tdf" "dffpipe15" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/alt_synch_pipe_0ol.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303187947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1ol " "Found entity 1: alt_synch_pipe_1ol" {  } { { "db/alt_synch_pipe_1ol.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/alt_synch_pipe_1ol.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303188007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303188007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1ol tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp " "Elaborating entity \"alt_synch_pipe_1ol\" for hierarchy \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\"" {  } { { "db/dcfifo_tbv1.tdf" "ws_dgrp" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303188016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dffpipe_id9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303188094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303188094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe18 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe18\"" {  } { { "db/alt_synch_pipe_1ol.tdf" "dffpipe18" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/alt_synch_pipe_1ol.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303188104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_306.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_306.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_306 " "Found entity 1: cmpr_306" {  } { { "db/cmpr_306.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/cmpr_306.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303188205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303188205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_306 tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|cmpr_306:rdempty_eq_comp " "Elaborating entity \"cmpr_306\" for hierarchy \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|cmpr_306:rdempty_eq_comp\"" {  } { { "db/dcfifo_tbv1.tdf" "rdempty_eq_comp" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303188214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10g_top Eth_10g_top:Eth_10g_top_inst " "Elaborating entity \"Eth_10g_top\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\"" {  } { { "Ethernet_10g.v" "Eth_10g_top_inst" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303188283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_top Eth_10g_top:Eth_10g_top_inst\|Eth_top:Eth_top_inst " "Elaborating entity \"Eth_top\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_top:Eth_top_inst\"" {  } { { "rtl/Eth_top/Eth_10g_top.v" "Eth_top_inst" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/rtl/Eth_top/Eth_10g_top.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303188358 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mac_type Eth_top.v(130) " "Verilog HDL or VHDL warning at Eth_top.v(130): object \"mac_type\" assigned a value but never read" {  } { { "rtl/Eth_top/Eth_top.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/rtl/Eth_top/Eth_top.v" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1538303188359 "|Ethernet_10g|Eth_10g_top:Eth_10g_top_inst|Eth_top:Eth_top_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10g_receive_from_10gmac Eth_10g_top:Eth_10g_top_inst\|Eth_top:Eth_top_inst\|Eth_10g_receive_from_10gmac:Eth_10g_receive_from_10gmac_inst " "Elaborating entity \"Eth_10g_receive_from_10gmac\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_top:Eth_top_inst\|Eth_10g_receive_from_10gmac:Eth_10g_receive_from_10gmac_inst\"" {  } { { "rtl/Eth_top/Eth_top.v" "Eth_10g_receive_from_10gmac_inst" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/rtl/Eth_top/Eth_top.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303188424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10g_send_to_10gmac Eth_10g_top:Eth_10g_top_inst\|Eth_top:Eth_top_inst\|Eth_10g_send_to_10gmac:Eth_10g_send_to_10gmac_inst " "Elaborating entity \"Eth_10g_send_to_10gmac\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_top:Eth_top_inst\|Eth_10g_send_to_10gmac:Eth_10g_send_to_10gmac_inst\"" {  } { { "rtl/Eth_top/Eth_top.v" "Eth_10g_send_to_10gmac_inst" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/rtl/Eth_top/Eth_top.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303188490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "udp_send_to_10gmac Eth_10g_top:Eth_10g_top_inst\|Eth_top:Eth_top_inst\|Eth_10g_send_to_10gmac:Eth_10g_send_to_10gmac_inst\|udp_send_to_10gmac:udp_send_to_10gmac_inst " "Elaborating entity \"udp_send_to_10gmac\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_top:Eth_top_inst\|Eth_10g_send_to_10gmac:Eth_10g_send_to_10gmac_inst\|udp_send_to_10gmac:udp_send_to_10gmac_inst\"" {  } { { "rtl/Eth_top/Eth_10g_send_to_10gmac.v" "udp_send_to_10gmac_inst" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/rtl/Eth_top/Eth_10g_send_to_10gmac.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303188528 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 3 udp_send_to_10gmac.v(204) " "Verilog HDL assignment warning at udp_send_to_10gmac.v(204): truncated value with size 16 to match size of target (3)" {  } { { "rtl/Eth_top/udp_send_to_10gmac.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/rtl/Eth_top/udp_send_to_10gmac.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1538303188553 "|Ethernet_10g|Eth_10g_top:Eth_10g_top_inst|Eth_top:Eth_top_inst|Eth_10g_send_to_10gmac:Eth_10g_send_to_10gmac_inst|udp_send_to_10gmac:udp_send_to_10gmac_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arp_send_to_10gmac Eth_10g_top:Eth_10g_top_inst\|Eth_top:Eth_top_inst\|Eth_10g_send_to_10gmac:Eth_10g_send_to_10gmac_inst\|arp_send_to_10gmac:arp_send_to_10gmac_inst " "Elaborating entity \"arp_send_to_10gmac\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_top:Eth_top_inst\|Eth_10g_send_to_10gmac:Eth_10g_send_to_10gmac_inst\|arp_send_to_10gmac:arp_send_to_10gmac_inst\"" {  } { { "rtl/Eth_top/Eth_10g_send_to_10gmac.v" "arp_send_to_10gmac_inst" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/rtl/Eth_top/Eth_10g_send_to_10gmac.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303188556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10g_mac Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst " "Elaborating entity \"Eth_10g_mac\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\"" {  } { { "rtl/Eth_top/Eth_10g_top.v" "Eth_10g_mac_inst" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/rtl/Eth_top/Eth_10g_top.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303188592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10gmac Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst " "Elaborating entity \"Eth_10gmac\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\"" {  } { { "rtl/Eth_top/Eth_10g_mac.v" "Eth_10gmac_inst" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/rtl/Eth_top/Eth_10g_mac.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303188634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10gmac_0002 Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst " "Elaborating entity \"Eth_10gmac_0002\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac.v" "eth_10gmac_inst" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303188680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_merlin_master_translator:merlin_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_merlin_master_translator:merlin_master_translator\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "merlin_master_translator" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303188749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_avalon_mm_bridge:tx_bridge " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_avalon_mm_bridge:tx_bridge\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "tx_bridge" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303188790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_default_slave Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_default_slave:tx_eth_default_slave " "Elaborating entity \"altera_eth_default_slave\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_default_slave:tx_eth_default_slave\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "tx_eth_default_slave" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303188885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_10g_tx_register_map Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_10g_tx_register_map:tx_register_map " "Elaborating entity \"altera_eth_10g_tx_register_map\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_10g_tx_register_map:tx_register_map\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "tx_register_map" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303189075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_10g_tx_register_map:tx_register_map\|altera_avalon_st_clock_crosser:clock_crosser_1g " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_10g_tx_register_map:tx_register_map\|altera_avalon_st_clock_crosser:clock_crosser_1g\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_10g_tx_register_map.v" "clock_crosser_1g" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_10g_tx_register_map.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303189189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_10g_tx_register_map:tx_register_map\|altera_avalon_st_clock_crosser:clock_crosser_1g\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_10g_tx_register_map:tx_register_map\|altera_avalon_st_clock_crosser:clock_crosser_1g\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303189238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_packet_underflow_control Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_packet_underflow_control:tx_eth_packet_underflow_control " "Elaborating entity \"altera_eth_packet_underflow_control\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_packet_underflow_control:tx_eth_packet_underflow_control\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "tx_eth_packet_underflow_control" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303189331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_pad_inserter Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pad_inserter:tx_eth_pad_inserter " "Elaborating entity \"altera_eth_pad_inserter\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pad_inserter:tx_eth_pad_inserter\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "tx_eth_pad_inserter" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303189513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_pkt_backpressure_control Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pkt_backpressure_control:tx_eth_pkt_backpressure_control " "Elaborating entity \"altera_eth_pkt_backpressure_control\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pkt_backpressure_control:tx_eth_pkt_backpressure_control\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "tx_eth_pkt_backpressure_control" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303189676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_pause_beat_conversion Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion " "Elaborating entity \"altera_eth_pause_beat_conversion\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "tx_eth_pause_beat_conversion" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303189836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|altera_std_synchronizer:select_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|altera_std_synchronizer:select_synchronizer\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pause_beat_conversion.v" "select_synchronizer" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pause_beat_conversion.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303189987 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|altera_std_synchronizer:select_synchronizer " "Elaborated megafunction instantiation \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|altera_std_synchronizer:select_synchronizer\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pause_beat_conversion.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pause_beat_conversion.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303190038 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|altera_std_synchronizer:select_synchronizer " "Instantiated megafunction \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|altera_std_synchronizer:select_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303190038 ""}  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pause_beat_conversion.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pause_beat_conversion.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1538303190038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01 " "Elaborating entity \"lpm_mult\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pause_beat_conversion.v" "mutiplyer01" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pause_beat_conversion.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303190227 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01 " "Elaborated megafunction instantiation \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pause_beat_conversion.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pause_beat_conversion.v" 173 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303190249 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01 " "Instantiated megafunction \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint INPUT_B_IS_CONSTANT=YES,MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"INPUT_B_IS_CONSTANT=YES,MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303190249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 3 " "Parameter \"lpm_pipeline\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303190249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303190249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303190249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 16 " "Parameter \"lpm_widtha\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303190249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 16 " "Parameter \"lpm_widthb\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303190249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 32 " "Parameter \"lpm_widthp\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303190249 ""}  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pause_beat_conversion.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pause_beat_conversion.v" 173 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1538303190249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multcore Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|multcore:mult_core " "Elaborating entity \"multcore\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|multcore:mult_core\"" {  } { { "lpm_mult.tdf" "mult_core" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303190471 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|multcore:mult_core Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01 " "Elaborated megafunction instantiation \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|multcore:mult_core\", which is child of megafunction instantiation \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pause_beat_conversion.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pause_beat_conversion.v" 173 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303190485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpar_add Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|multcore:mult_core\|mpar_add:padder " "Elaborating entity \"mpar_add\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|multcore:mult_core\|mpar_add:padder\"" {  } { { "multcore.tdf" "padder" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303190594 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|multcore:mult_core\|mpar_add:padder Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01 " "Elaborated megafunction instantiation \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pause_beat_conversion.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pause_beat_conversion.v" 173 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303190607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\"" {  } { { "mpar_add.tdf" "adder\[1\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303190768 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01 " "Elaborated megafunction instantiation \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pause_beat_conversion.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pause_beat_conversion.v" 173 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303190805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_n9i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_n9i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_n9i " "Found entity 1: add_sub_n9i" {  } { { "db/add_sub_n9i.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/add_sub_n9i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303190920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303190920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_n9i Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\|add_sub_n9i:auto_generated " "Elaborating entity \"add_sub_n9i\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\|add_sub_n9i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303190935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpar_add Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add " "Elaborating entity \"mpar_add\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\"" {  } { { "mpar_add.tdf" "sub_par_add" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303191063 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01 " "Elaborated megafunction instantiation \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pause_beat_conversion.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pause_beat_conversion.v" 173 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303191073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\"" {  } { { "mpar_add.tdf" "adder\[0\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303191116 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01 " "Elaborated megafunction instantiation \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pause_beat_conversion.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pause_beat_conversion.v" 173 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303191127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_cah.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_cah.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_cah " "Found entity 1: add_sub_cah" {  } { { "db/add_sub_cah.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/add_sub_cah.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303191221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303191221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_cah Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_cah:auto_generated " "Elaborating entity \"add_sub_cah\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_cah:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303191238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|altshift:external_latency_ffs " "Elaborating entity \"altshift\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|altshift:external_latency_ffs\"" {  } { { "lpm_mult.tdf" "external_latency_ffs" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303191397 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|altshift:external_latency_ffs Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01 " "Elaborated megafunction instantiation \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pause_beat_conversion.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pause_beat_conversion.v" 173 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303191407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_pause_ctrl_gen Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_ctrl_gen:tx_eth_pause_ctrl_gen " "Elaborating entity \"altera_eth_pause_ctrl_gen\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_ctrl_gen:tx_eth_pause_ctrl_gen\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "tx_eth_pause_ctrl_gen" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303192556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_pause_controller Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_ctrl_gen:tx_eth_pause_ctrl_gen\|altera_eth_pause_controller:P_CTRL " "Elaborating entity \"altera_eth_pause_controller\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_ctrl_gen:tx_eth_pause_ctrl_gen\|altera_eth_pause_controller:P_CTRL\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pause_ctrl_gen.v" "P_CTRL" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pause_ctrl_gen.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303192816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_pause_gen Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_ctrl_gen:tx_eth_pause_ctrl_gen\|altera_eth_pause_gen:P_GEN " "Elaborating entity \"altera_eth_pause_gen\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_ctrl_gen:tx_eth_pause_ctrl_gen\|altera_eth_pause_gen:P_GEN\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pause_ctrl_gen.v" "P_GEN" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pause_ctrl_gen.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303192981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10gmac_tx_st_pause_ctrl_error_adapter Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_tx_st_pause_ctrl_error_adapter:tx_st_pause_ctrl_error_adapter " "Elaborating entity \"Eth_10gmac_tx_st_pause_ctrl_error_adapter\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_tx_st_pause_ctrl_error_adapter:tx_st_pause_ctrl_error_adapter\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "tx_st_pause_ctrl_error_adapter" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303193214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10gmac_tx_st_mux_flow_control_user_frame Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_tx_st_mux_flow_control_user_frame:tx_st_mux_flow_control_user_frame " "Elaborating entity \"Eth_10gmac_tx_st_mux_flow_control_user_frame\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_tx_st_mux_flow_control_user_frame:tx_st_mux_flow_control_user_frame\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "tx_st_mux_flow_control_user_frame" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303193266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10gmac_tx_st_mux_flow_control_user_frame_1stage_pipeline Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_tx_st_mux_flow_control_user_frame:tx_st_mux_flow_control_user_frame\|Eth_10gmac_tx_st_mux_flow_control_user_frame_1stage_pipeline:outpipe " "Elaborating entity \"Eth_10gmac_tx_st_mux_flow_control_user_frame_1stage_pipeline\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_tx_st_mux_flow_control_user_frame:tx_st_mux_flow_control_user_frame\|Eth_10gmac_tx_st_mux_flow_control_user_frame_1stage_pipeline:outpipe\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_tx_st_mux_flow_control_user_frame.sv" "outpipe" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_tx_st_mux_flow_control_user_frame.sv" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303193313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_address_inserter Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_address_inserter:tx_eth_address_inserter " "Elaborating entity \"altera_eth_address_inserter\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_address_inserter:tx_eth_address_inserter\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "tx_eth_address_inserter" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303193412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_crc Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_crc:tx_eth_crc_inserter " "Elaborating entity \"altera_eth_crc\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_crc:tx_eth_crc_inserter\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "tx_eth_crc_inserter" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303193581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc32 Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_crc:tx_eth_crc_inserter\|crc32:my_crc32 " "Elaborating entity \"crc32\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_crc:tx_eth_crc_inserter\|crc32:my_crc32\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_crc.v" "my_crc32" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_crc.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303193782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gf_mult32_kc Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_crc:tx_eth_crc_inserter\|crc32:my_crc32\|gf_mult32_kc:gf_mult32 " "Elaborating entity \"gf_mult32_kc\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_crc:tx_eth_crc_inserter\|crc32:my_crc32\|gf_mult32_kc:gf_mult32\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/crc32.v" "gf_mult32" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/crc32.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303193966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gf_mult32_kc Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_crc:tx_eth_crc_inserter\|crc32:my_crc32\|gf_mult32_kc:gf_mult64 " "Elaborating entity \"gf_mult32_kc\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_crc:tx_eth_crc_inserter\|crc32:my_crc32\|gf_mult32_kc:gf_mult64\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/crc32.v" "gf_mult64" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/crc32.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303194091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gf_mult32_kc Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_crc:tx_eth_crc_inserter\|crc32:my_crc32\|gf_mult32_kc:gf_mult32_24 " "Elaborating entity \"gf_mult32_kc\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_crc:tx_eth_crc_inserter\|crc32:my_crc32\|gf_mult32_kc:gf_mult32_24\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/crc32.v" "gf_mult32_24" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/crc32.v" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303194170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gf_mult32_kc Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_crc:tx_eth_crc_inserter\|crc32:my_crc32\|gf_mult32_kc:gf_mult32_m16 " "Elaborating entity \"gf_mult32_kc\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_crc:tx_eth_crc_inserter\|crc32:my_crc32\|gf_mult32_kc:gf_mult32_m16\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/crc32.v" "gf_mult32_m16" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/crc32.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303194256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gf_mult32_kc Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_crc:tx_eth_crc_inserter\|crc32:my_crc32\|gf_mult32_kc:gf_mult32_8 " "Elaborating entity \"gf_mult32_kc\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_crc:tx_eth_crc_inserter\|crc32:my_crc32\|gf_mult32_kc:gf_mult32_8\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/crc32.v" "gf_mult32_8" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/crc32.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303194339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gf_mult32_kc Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_crc:tx_eth_crc_inserter\|crc32:my_crc32\|gf_mult32_kc:gf_mult32_m8 " "Elaborating entity \"gf_mult32_kc\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_crc:tx_eth_crc_inserter\|crc32:my_crc32\|gf_mult32_kc:gf_mult32_m8\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/crc32.v" "gf_mult32_m8" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/crc32.v" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303194430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_avalon_st_pipeline_stage:tx_st_pipeline_stage_rs " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_avalon_st_pipeline_stage:tx_st_pipeline_stage_rs\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "tx_st_pipeline_stage_rs" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303194460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_avalon_st_pipeline_stage:tx_st_pipeline_stage_rs\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_avalon_st_pipeline_stage:tx_st_pipeline_stage_rs\|altera_avalon_st_pipeline_base:core\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_pipeline_stage.sv" "core" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303194501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_packet_formatter Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_packet_formatter:tx_eth_packet_formatter " "Elaborating entity \"altera_eth_packet_formatter\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_packet_formatter:tx_eth_packet_formatter\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "tx_eth_packet_formatter" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303194573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_xgmii_termination Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_xgmii_termination:tx_eth_xgmii_termination " "Elaborating entity \"altera_eth_xgmii_termination\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_xgmii_termination:tx_eth_xgmii_termination\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "tx_eth_xgmii_termination" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303194747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10gmac_tx_st_timing_adapter_splitter_in Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_tx_st_timing_adapter_splitter_in:tx_st_timing_adapter_splitter_in " "Elaborating entity \"Eth_10gmac_tx_st_timing_adapter_splitter_in\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_tx_st_timing_adapter_splitter_in:tx_st_timing_adapter_splitter_in\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "tx_st_timing_adapter_splitter_in" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303194877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_splitter Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_avalon_st_splitter:tx_st_splitter_xgmii " "Elaborating entity \"altera_avalon_st_splitter\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_avalon_st_splitter:tx_st_splitter_xgmii\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "tx_st_splitter_xgmii" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303194900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10gmac_tx_st_timing_adapter_splitter_out_0 Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_tx_st_timing_adapter_splitter_out_0:tx_st_timing_adapter_splitter_out_0 " "Elaborating entity \"Eth_10gmac_tx_st_timing_adapter_splitter_out_0\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_tx_st_timing_adapter_splitter_out_0:tx_st_timing_adapter_splitter_out_0\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "tx_st_timing_adapter_splitter_out_0" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 950 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303194940 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_valid Eth_10gmac_tx_st_timing_adapter_splitter_out_0.sv(81) " "Verilog HDL or VHDL warning at Eth_10gmac_tx_st_timing_adapter_splitter_out_0.sv(81): object \"out_valid\" assigned a value but never read" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_tx_st_timing_adapter_splitter_out_0.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_tx_st_timing_adapter_splitter_out_0.sv" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1538303194975 "|Ethernet_10g|Eth_10g_top:Eth_10g_top_inst|Eth_10g_mac:Eth_10g_mac_inst|Eth_10gmac:Eth_10gmac_inst|Eth_10gmac_0002:eth_10gmac_inst|Eth_10gmac_tx_st_timing_adapter_splitter_out_0:tx_st_timing_adapter_splitter_out_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_link_fault_generation Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_link_fault_generation:tx_eth_link_fault_generation " "Elaborating entity \"altera_eth_link_fault_generation\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_link_fault_generation:tx_eth_link_fault_generation\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "tx_eth_link_fault_generation" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303195032 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "mii_sink_column_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"mii_sink_column_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1538303195065 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "mii_src_column_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"mii_src_column_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1538303195065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_10g_rx_register_map Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_10g_rx_register_map:rx_register_map " "Elaborating entity \"altera_eth_10g_rx_register_map\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_10g_rx_register_map:rx_register_map\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "rx_register_map" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 1020 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303195277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_splitter Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_avalon_st_splitter:rx_st_splitter_xgmii " "Elaborating entity \"altera_avalon_st_splitter\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_avalon_st_splitter:rx_st_splitter_xgmii\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "rx_st_splitter_xgmii" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 1179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303195401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_link_fault_detection Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_link_fault_detection:rx_eth_link_fault_detection " "Elaborating entity \"altera_eth_link_fault_detection\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_link_fault_detection:rx_eth_link_fault_detection\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "rx_eth_link_fault_detection" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 1204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303195507 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "sum.result_int " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"sum.result_int\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1538303195525 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "mii_sink_column_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"mii_sink_column_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1538303195525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_lane_decoder Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_lane_decoder:rx_eth_lane_decoder " "Elaborating entity \"altera_eth_lane_decoder\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_lane_decoder:rx_eth_lane_decoder\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "rx_eth_lane_decoder" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 1224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303195643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_pkt_backpressure_control Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pkt_backpressure_control:rx_eth_pkt_backpressure_control " "Elaborating entity \"altera_eth_pkt_backpressure_control\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pkt_backpressure_control:rx_eth_pkt_backpressure_control\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "rx_eth_pkt_backpressure_control" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 1256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303195823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10gmac_rx_st_timing_adapter_frame_status_in Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_rx_st_timing_adapter_frame_status_in:rx_st_timing_adapter_frame_status_in " "Elaborating entity \"Eth_10gmac_rx_st_timing_adapter_frame_status_in\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_rx_st_timing_adapter_frame_status_in:rx_st_timing_adapter_frame_status_in\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "rx_st_timing_adapter_frame_status_in" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 1274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303195851 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready Eth_10gmac_rx_st_timing_adapter_frame_status_in.sv(90) " "Verilog HDL or VHDL warning at Eth_10gmac_rx_st_timing_adapter_frame_status_in.sv(90): object \"in_ready\" assigned a value but never read" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_rx_st_timing_adapter_frame_status_in.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_rx_st_timing_adapter_frame_status_in.sv" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1538303195863 "|Ethernet_10g|Eth_10g_top:Eth_10g_top_inst|Eth_10g_mac:Eth_10g_mac_inst|Eth_10gmac:Eth_10gmac_inst|Eth_10gmac_0002:eth_10gmac_inst|Eth_10gmac_rx_st_timing_adapter_frame_status_in:rx_st_timing_adapter_frame_status_in"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_splitter Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_avalon_st_splitter:rx_st_frame_status_splitter " "Elaborating entity \"altera_avalon_st_splitter\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_avalon_st_splitter:rx_st_frame_status_splitter\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "rx_st_frame_status_splitter" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 1424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303195873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_frame_decoder Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_frame_decoder:rx_eth_frame_decoder " "Elaborating entity \"altera_eth_frame_decoder\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_frame_decoder:rx_eth_frame_decoder\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "rx_eth_frame_decoder" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 1468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303195976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_frame_decoder_pipeline_stage Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_frame_decoder:rx_eth_frame_decoder\|altera_eth_frame_decoder_pipeline_stage:ST_PLINE_STAGE\[0\].U_PLINE " "Elaborating entity \"altera_eth_frame_decoder_pipeline_stage\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_frame_decoder:rx_eth_frame_decoder\|altera_eth_frame_decoder_pipeline_stage:ST_PLINE_STAGE\[0\].U_PLINE\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_frame_decoder.v" "ST_PLINE_STAGE\[0\].U_PLINE" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_frame_decoder.v" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303196110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_frame_decoder_pipeline_base Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_frame_decoder:rx_eth_frame_decoder\|altera_eth_frame_decoder_pipeline_stage:ST_PLINE_STAGE\[0\].U_PLINE\|altera_eth_frame_decoder_pipeline_base:core " "Elaborating entity \"altera_eth_frame_decoder_pipeline_base\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_frame_decoder:rx_eth_frame_decoder\|altera_eth_frame_decoder_pipeline_stage:ST_PLINE_STAGE\[0\].U_PLINE\|altera_eth_frame_decoder_pipeline_base:core\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_frame_decoder_pipeline_stage.sv" "core" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_frame_decoder_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303196138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_frame_decoder_pipeline_stage Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_frame_decoder:rx_eth_frame_decoder\|altera_eth_frame_decoder_pipeline_stage:U_PLINE_P2 " "Elaborating entity \"altera_eth_frame_decoder_pipeline_stage\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_frame_decoder:rx_eth_frame_decoder\|altera_eth_frame_decoder_pipeline_stage:U_PLINE_P2\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_frame_decoder.v" "U_PLINE_P2" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_frame_decoder.v" 1315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303196203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_frame_decoder_pipeline_base Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_frame_decoder:rx_eth_frame_decoder\|altera_eth_frame_decoder_pipeline_stage:U_PLINE_P2\|altera_eth_frame_decoder_pipeline_base:core " "Elaborating entity \"altera_eth_frame_decoder_pipeline_base\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_frame_decoder:rx_eth_frame_decoder\|altera_eth_frame_decoder_pipeline_stage:U_PLINE_P2\|altera_eth_frame_decoder_pipeline_base:core\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_frame_decoder_pipeline_stage.sv" "core" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_frame_decoder_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303196221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_crc Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_crc:rx_eth_crc_checker " "Elaborating entity \"altera_eth_crc\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_crc:rx_eth_crc_checker\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "rx_eth_crc_checker" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 1501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303196336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10gmac_rx_timing_adapter_frame_status_out_frame_decoder Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_rx_timing_adapter_frame_status_out_frame_decoder:rx_timing_adapter_frame_status_out_frame_decoder " "Elaborating entity \"Eth_10gmac_rx_timing_adapter_frame_status_out_frame_decoder\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_rx_timing_adapter_frame_status_out_frame_decoder:rx_timing_adapter_frame_status_out_frame_decoder\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "rx_timing_adapter_frame_status_out_frame_decoder" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 1519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303196817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_frame_status_merger Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_frame_status_merger:rx_eth_frame_status_merger " "Elaborating entity \"altera_eth_frame_status_merger\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_frame_status_merger:rx_eth_frame_status_merger\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "rx_eth_frame_status_merger" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 1574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303196988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_crc_pad_rem Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_crc_pad_rem:rx_eth_crc_pad_rem " "Elaborating entity \"altera_eth_crc_pad_rem\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_crc_pad_rem:rx_eth_crc_pad_rem\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "rx_eth_crc_pad_rem" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 1603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303197125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_crc_rem Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_crc_pad_rem:rx_eth_crc_pad_rem\|altera_eth_crc_rem:crc_stripper " "Elaborating entity \"altera_eth_crc_rem\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_crc_pad_rem:rx_eth_crc_pad_rem\|altera_eth_crc_rem:crc_stripper\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_crc_pad_rem.v" "crc_stripper" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_crc_pad_rem.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303197272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_crc_pad_rem_pipeline_stage Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_crc_pad_rem:rx_eth_crc_pad_rem\|altera_eth_crc_rem:crc_stripper\|altera_eth_crc_pad_rem_pipeline_stage:U_PLINE " "Elaborating entity \"altera_eth_crc_pad_rem_pipeline_stage\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_crc_pad_rem:rx_eth_crc_pad_rem\|altera_eth_crc_rem:crc_stripper\|altera_eth_crc_pad_rem_pipeline_stage:U_PLINE\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_crc_rem.v" "U_PLINE" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_crc_rem.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303197467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_crc_pad_rem_pipeline_base Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_crc_pad_rem:rx_eth_crc_pad_rem\|altera_eth_crc_rem:crc_stripper\|altera_eth_crc_pad_rem_pipeline_stage:U_PLINE\|altera_eth_crc_pad_rem_pipeline_base:core " "Elaborating entity \"altera_eth_crc_pad_rem_pipeline_base\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_crc_pad_rem:rx_eth_crc_pad_rem\|altera_eth_crc_rem:crc_stripper\|altera_eth_crc_pad_rem_pipeline_stage:U_PLINE\|altera_eth_crc_pad_rem_pipeline_base:core\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_crc_pad_rem_pipeline_stage.sv" "core" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_crc_pad_rem_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303197487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_packet_stripper Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_crc_pad_rem:rx_eth_crc_pad_rem\|altera_packet_stripper:packet_stripper " "Elaborating entity \"altera_packet_stripper\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_crc_pad_rem:rx_eth_crc_pad_rem\|altera_packet_stripper:packet_stripper\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_crc_pad_rem.v" "packet_stripper" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_crc_pad_rem.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303197572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_packet_overflow_control Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_packet_overflow_control:rx_eth_packet_overflow_control " "Elaborating entity \"altera_eth_packet_overflow_control\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_packet_overflow_control:rx_eth_packet_overflow_control\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "rx_eth_packet_overflow_control" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 1629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303197740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_delay Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_avalon_st_delay:rx_st_status_output_delay " "Elaborating entity \"altera_avalon_st_delay\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_avalon_st_delay:rx_st_status_output_delay\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "rx_st_status_output_delay" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 1657 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303197864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_st_delay_reg Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_avalon_st_delay:rx_st_status_output_delay\|altera_st_delay_reg:DELAY_PORT\[0\].U " "Elaborating entity \"altera_st_delay_reg\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_avalon_st_delay:rx_st_status_output_delay\|altera_st_delay_reg:DELAY_PORT\[0\].U\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_delay.sv" "DELAY_PORT\[0\].U" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_delay.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303197894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10gmac_rx_st_error_adapter_stat Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_rx_st_error_adapter_stat:rx_st_error_adapter_stat " "Elaborating entity \"Eth_10gmac_rx_st_error_adapter_stat\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_rx_st_error_adapter_stat:rx_st_error_adapter_stat\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "rx_st_error_adapter_stat" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 1668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303197919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10gmac_txrx_timing_adapter_link_fault_status_rx Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_txrx_timing_adapter_link_fault_status_rx:txrx_timing_adapter_link_fault_status_rx " "Elaborating entity \"Eth_10gmac_txrx_timing_adapter_link_fault_status_rx\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_txrx_timing_adapter_link_fault_status_rx:txrx_timing_adapter_link_fault_status_rx\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "txrx_timing_adapter_link_fault_status_rx" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 1677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303197947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_splitter Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_avalon_st_splitter:txrx_st_splitter_link_fault_status " "Elaborating entity \"altera_avalon_st_splitter\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_avalon_st_splitter:txrx_st_splitter_link_fault_status\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "txrx_st_splitter_link_fault_status" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 1827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303197972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10gmac_txrx_timing_adapter_link_fault_status_export Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_txrx_timing_adapter_link_fault_status_export:txrx_timing_adapter_link_fault_status_export " "Elaborating entity \"Eth_10gmac_txrx_timing_adapter_link_fault_status_export\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_txrx_timing_adapter_link_fault_status_export:txrx_timing_adapter_link_fault_status_export\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "txrx_timing_adapter_link_fault_status_export" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 1836 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303198026 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_valid Eth_10gmac_txrx_timing_adapter_link_fault_status_export.sv(81) " "Verilog HDL or VHDL warning at Eth_10gmac_txrx_timing_adapter_link_fault_status_export.sv(81): object \"out_valid\" assigned a value but never read" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_txrx_timing_adapter_link_fault_status_export.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_txrx_timing_adapter_link_fault_status_export.sv" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1538303198041 "|Ethernet_10g|Eth_10g_top:Eth_10g_top_inst|Eth_10g_mac:Eth_10g_mac_inst|Eth_10gmac:Eth_10gmac_inst|Eth_10gmac_0002:eth_10gmac_inst|Eth_10gmac_txrx_timing_adapter_link_fault_status_export:txrx_timing_adapter_link_fault_status_export"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_avalon_dc_fifo:rxtx_dc_fifo_link_fault_status " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_avalon_dc_fifo:rxtx_dc_fifo_link_fault_status\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "rxtx_dc_fifo_link_fault_status" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 1881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303198048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_avalon_dc_fifo:rxtx_dc_fifo_link_fault_status\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_avalon_dc_fifo:rxtx_dc_fifo_link_fault_status\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_dc_fifo.v" "write_crosser" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303198079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10gmac_rxtx_timing_adapter_pauselen_rx Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_rxtx_timing_adapter_pauselen_rx:rxtx_timing_adapter_pauselen_rx " "Elaborating entity \"Eth_10gmac_rxtx_timing_adapter_pauselen_rx\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_rxtx_timing_adapter_pauselen_rx:rxtx_timing_adapter_pauselen_rx\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "rxtx_timing_adapter_pauselen_rx" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 1900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303198174 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready Eth_10gmac_rxtx_timing_adapter_pauselen_rx.sv(82) " "Verilog HDL or VHDL warning at Eth_10gmac_rxtx_timing_adapter_pauselen_rx.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_rxtx_timing_adapter_pauselen_rx.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_rxtx_timing_adapter_pauselen_rx.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1538303198194 "|Ethernet_10g|Eth_10g_top:Eth_10g_top_inst|Eth_10g_mac:Eth_10g_mac_inst|Eth_10gmac:Eth_10gmac_inst|Eth_10gmac_0002:eth_10gmac_inst|Eth_10gmac_rxtx_timing_adapter_pauselen_rx:rxtx_timing_adapter_pauselen_rx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_avalon_dc_fifo:rxtx_dc_fifo_pauselen " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_avalon_dc_fifo:rxtx_dc_fifo_pauselen\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "rxtx_dc_fifo_pauselen" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 1945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303198206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10gmac_rxtx_timing_adapter_pauselen_tx Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_rxtx_timing_adapter_pauselen_tx:rxtx_timing_adapter_pauselen_tx " "Elaborating entity \"Eth_10gmac_rxtx_timing_adapter_pauselen_tx\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_rxtx_timing_adapter_pauselen_tx:rxtx_timing_adapter_pauselen_tx\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "rxtx_timing_adapter_pauselen_tx" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 1955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303198313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10gmac_mm_interconnect_0 Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Eth_10gmac_mm_interconnect_0\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "mm_interconnect_0" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 1995 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303198342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:merlin_master_translator_avalon_universal_master_0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:merlin_master_translator_avalon_universal_master_0_translator\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0.v" "merlin_master_translator_avalon_universal_master_0_translator" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303198388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:tx_bridge_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:tx_bridge_s0_translator\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0.v" "tx_bridge_s0_translator" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0.v" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303198413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:merlin_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:merlin_master_translator_avalon_universal_master_0_agent\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0.v" "merlin_master_translator_avalon_universal_master_0_agent" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0.v" 501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303198449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:tx_bridge_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:tx_bridge_s0_agent\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0.v" "tx_bridge_s0_agent" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0.v" 585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303198480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:tx_bridge_s0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:tx_bridge_s0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303198512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:tx_bridge_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:tx_bridge_s0_agent_rsp_fifo\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0.v" "tx_bridge_s0_agent_rsp_fifo" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0.v" 626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303198538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:tx_bridge_s0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:tx_bridge_s0_agent_rdata_fifo\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0.v" "tx_bridge_s0_agent_rdata_fifo" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0.v" 667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303198562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10gmac_mm_interconnect_0_router Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|Eth_10gmac_mm_interconnect_0_router:router " "Elaborating entity \"Eth_10gmac_mm_interconnect_0_router\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|Eth_10gmac_mm_interconnect_0_router:router\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0.v" "router" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0.v" 849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303198611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10gmac_mm_interconnect_0_router_default_decode Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|Eth_10gmac_mm_interconnect_0_router:router\|Eth_10gmac_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Eth_10gmac_mm_interconnect_0_router_default_decode\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|Eth_10gmac_mm_interconnect_0_router:router\|Eth_10gmac_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303198629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10gmac_mm_interconnect_0_router_001 Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|Eth_10gmac_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"Eth_10gmac_mm_interconnect_0_router_001\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|Eth_10gmac_mm_interconnect_0_router_001:router_001\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0.v" "router_001" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0.v" 865 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303198663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10gmac_mm_interconnect_0_router_001_default_decode Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|Eth_10gmac_mm_interconnect_0_router_001:router_001\|Eth_10gmac_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"Eth_10gmac_mm_interconnect_0_router_001_default_decode\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|Eth_10gmac_mm_interconnect_0_router_001:router_001\|Eth_10gmac_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303198693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:merlin_master_translator_avalon_universal_master_0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:merlin_master_translator_avalon_universal_master_0_limiter\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0.v" "merlin_master_translator_avalon_universal_master_0_limiter" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0.v" 931 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303198731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10gmac_mm_interconnect_0_cmd_demux Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|Eth_10gmac_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Eth_10gmac_mm_interconnect_0_cmd_demux\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|Eth_10gmac_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0.v" "cmd_demux" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0.v" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303198756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10gmac_mm_interconnect_0_cmd_mux Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|Eth_10gmac_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Eth_10gmac_mm_interconnect_0_cmd_mux\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|Eth_10gmac_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0.v" "cmd_mux" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0.v" 971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303198776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10gmac_mm_interconnect_0_rsp_demux Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|Eth_10gmac_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"Eth_10gmac_mm_interconnect_0_rsp_demux\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|Eth_10gmac_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0.v" "rsp_demux" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0.v" 1005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303198798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10gmac_mm_interconnect_0_rsp_mux Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|Eth_10gmac_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Eth_10gmac_mm_interconnect_0_rsp_mux\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|Eth_10gmac_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0.v" "rsp_mux" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0.v" 1045 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303198819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|Eth_10gmac_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|Eth_10gmac_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303198840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|Eth_10gmac_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|Eth_10gmac_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_merlin_arbitrator.sv" "adder" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303198858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0.v" "crosser" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0.v" 1079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303198884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303198906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10gmac_mm_interconnect_0_avalon_st_adapter Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|Eth_10gmac_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Eth_10gmac_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|Eth_10gmac_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0.v" 1210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303199049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10gmac_mm_interconnect_0_avalon_st_adapter_error_adapter_0 Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|Eth_10gmac_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Eth_10gmac_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Eth_10gmac_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|Eth_10gmac_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Eth_10gmac_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303199070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10gmac_mm_interconnect_1 Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"Eth_10gmac_mm_interconnect_1\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_1:mm_interconnect_1\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "mm_interconnect_1" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 2043 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303199102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:tx_bridge_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:tx_bridge_m0_translator\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1.v" "tx_bridge_m0_translator" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1.v" 555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303199191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:tx_eth_default_slave_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:tx_eth_default_slave_csr_translator\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1.v" "tx_eth_default_slave_csr_translator" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1.v" 619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303199223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:tx_eth_pause_ctrl_gen_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:tx_eth_pause_ctrl_gen_csr_translator\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1.v" "tx_eth_pause_ctrl_gen_csr_translator" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1.v" 811 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303199263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:tx_bridge_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:tx_bridge_m0_agent\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1.v" "tx_bridge_m0_agent" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1.v" 1084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303199298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:tx_eth_default_slave_csr_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:tx_eth_default_slave_csr_agent\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1.v" "tx_eth_default_slave_csr_agent" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1.v" 1168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303199332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:tx_eth_default_slave_csr_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:tx_eth_default_slave_csr_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303199370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:tx_eth_default_slave_csr_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:tx_eth_default_slave_csr_agent_rsp_fifo\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1.v" "tx_eth_default_slave_csr_agent_rsp_fifo" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1.v" 1209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303199389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10gmac_mm_interconnect_1_router Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_1:mm_interconnect_1\|Eth_10gmac_mm_interconnect_1_router:router " "Elaborating entity \"Eth_10gmac_mm_interconnect_1_router\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_1:mm_interconnect_1\|Eth_10gmac_mm_interconnect_1_router:router\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1.v" "router" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1.v" 1975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303199519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10gmac_mm_interconnect_1_router_default_decode Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_1:mm_interconnect_1\|Eth_10gmac_mm_interconnect_1_router:router\|Eth_10gmac_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"Eth_10gmac_mm_interconnect_1_router_default_decode\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_1:mm_interconnect_1\|Eth_10gmac_mm_interconnect_1_router:router\|Eth_10gmac_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1_router.sv" "the_default_decode" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303199535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10gmac_mm_interconnect_1_router_001 Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_1:mm_interconnect_1\|Eth_10gmac_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"Eth_10gmac_mm_interconnect_1_router_001\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_1:mm_interconnect_1\|Eth_10gmac_mm_interconnect_1_router_001:router_001\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1.v" "router_001" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1.v" 1991 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303199563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10gmac_mm_interconnect_1_router_001_default_decode Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_1:mm_interconnect_1\|Eth_10gmac_mm_interconnect_1_router_001:router_001\|Eth_10gmac_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"Eth_10gmac_mm_interconnect_1_router_001_default_decode\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_1:mm_interconnect_1\|Eth_10gmac_mm_interconnect_1_router_001:router_001\|Eth_10gmac_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303199582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:tx_bridge_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:tx_bridge_m0_limiter\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1.v" "tx_bridge_m0_limiter" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1.v" 2137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303199671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10gmac_mm_interconnect_1_cmd_demux Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_1:mm_interconnect_1\|Eth_10gmac_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"Eth_10gmac_mm_interconnect_1_cmd_demux\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_1:mm_interconnect_1\|Eth_10gmac_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1.v" "cmd_demux" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1.v" 2190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303199688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10gmac_mm_interconnect_1_cmd_mux Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_1:mm_interconnect_1\|Eth_10gmac_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"Eth_10gmac_mm_interconnect_1_cmd_mux\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_1:mm_interconnect_1\|Eth_10gmac_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1.v" "cmd_mux" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1.v" 2207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303199713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10gmac_mm_interconnect_1_rsp_demux Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_1:mm_interconnect_1\|Eth_10gmac_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"Eth_10gmac_mm_interconnect_1_rsp_demux\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_1:mm_interconnect_1\|Eth_10gmac_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1.v" "rsp_demux" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1.v" 2326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303199803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10gmac_mm_interconnect_1_rsp_mux Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_1:mm_interconnect_1\|Eth_10gmac_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"Eth_10gmac_mm_interconnect_1_rsp_mux\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_1:mm_interconnect_1\|Eth_10gmac_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1.v" "rsp_mux" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1.v" 2481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303199885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_1:mm_interconnect_1\|Eth_10gmac_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_1:mm_interconnect_1\|Eth_10gmac_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1_rsp_mux.sv" "arb" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1_rsp_mux.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303199914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_1:mm_interconnect_1\|Eth_10gmac_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_1:mm_interconnect_1\|Eth_10gmac_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_merlin_arbitrator.sv" "adder" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303199938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10gmac_mm_interconnect_2 Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"Eth_10gmac_mm_interconnect_2\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_2:mm_interconnect_2\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "mm_interconnect_2" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 2091 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303200031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:rx_eth_frame_decoder_avalom_mm_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:rx_eth_frame_decoder_avalom_mm_csr_translator\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_2.v" "rx_eth_frame_decoder_avalom_mm_csr_translator" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_2.v" 875 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303200169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10gmac_mm_interconnect_2_router Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_2:mm_interconnect_2\|Eth_10gmac_mm_interconnect_2_router:router " "Elaborating entity \"Eth_10gmac_mm_interconnect_2_router\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_2:mm_interconnect_2\|Eth_10gmac_mm_interconnect_2_router:router\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_2.v" "router" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_2.v" 1975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303200366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10gmac_mm_interconnect_2_router_default_decode Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_2:mm_interconnect_2\|Eth_10gmac_mm_interconnect_2_router:router\|Eth_10gmac_mm_interconnect_2_router_default_decode:the_default_decode " "Elaborating entity \"Eth_10gmac_mm_interconnect_2_router_default_decode\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_2:mm_interconnect_2\|Eth_10gmac_mm_interconnect_2_router:router\|Eth_10gmac_mm_interconnect_2_router_default_decode:the_default_decode\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_2_router.sv" "the_default_decode" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_2_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303200386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_reset_controller:rst_controller\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "rst_controller" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 2154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303200643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303200754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303200775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10gbaser_phy Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst " "Elaborating entity \"Eth_10gbaser_phy\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\"" {  } { { "rtl/Eth_top/Eth_10g_mac.v" "Eth_10gbaser_phy_inst" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/rtl/Eth_top/Eth_10g_mac.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303200856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_xcvr_10gbaser Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst " "Elaborating entity \"altera_xcvr_10gbaser\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy.v" "eth_10gbaser_phy_inst" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303200919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_xcvr_10gbaser_nr Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst " "Elaborating entity \"sv_xcvr_10gbaser_nr\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/altera_xcvr_10gbaser.sv" "xv_xcvr_10gbaser_nr_inst" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/altera_xcvr_10gbaser.sv" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303200952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_xcvr_10gbaser_native Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst " "Elaborating entity \"sv_xcvr_10gbaser_native\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_10gbaser_nr.sv" "ch\[0\].sv_xcvr_10gbaser_native_inst" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_10gbaser_nr.sv" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303200989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_xcvr_native Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst " "Elaborating entity \"sv_xcvr_native\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_10gbaser_native.sv" "native_inst" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_10gbaser_native.sv" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303201035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_pma Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma " "Elaborating entity \"sv_pma\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_native.sv" "inst_sv_pma" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_native.sv" 1184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303201093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_rx_pma Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst " "Elaborating entity \"sv_rx_pma\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_pma.sv" "rx_pma.sv_rx_pma_inst" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_pma.sv" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303201122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_tx_pma Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst " "Elaborating entity \"sv_tx_pma\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_pma.sv" "tx_pma.sv_tx_pma_inst" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_pma.sv" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303201166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_tx_pma_ch Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst " "Elaborating entity \"sv_tx_pma_ch\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_tx_pma.sv" "tx_pma_insts\[0\].sv_tx_pma_ch_inst" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_tx_pma.sv" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303201194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_pcs Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs " "Elaborating entity \"sv_pcs\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_native.sv" "inst_sv_pcs" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_native.sv" 2045 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303201240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_pcs_ch Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch " "Elaborating entity \"sv_pcs_ch\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_pcs.sv" "ch\[0\].inst_sv_pcs_ch" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_pcs.sv" 1985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303201306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_common_pcs_pma_interface_rbc Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_common_pcs_pma_interface_rbc:inst_sv_hssi_common_pcs_pma_interface " "Elaborating entity \"sv_hssi_common_pcs_pma_interface_rbc\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_common_pcs_pma_interface_rbc:inst_sv_hssi_common_pcs_pma_interface\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_pcs_ch.sv" "inst_sv_hssi_common_pcs_pma_interface" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_pcs_ch.sv" 1898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303201374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_10g_rx_pcs_rbc Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_rx_pcs_rbc:inst_sv_hssi_10g_rx_pcs " "Elaborating entity \"sv_hssi_10g_rx_pcs_rbc\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_rx_pcs_rbc:inst_sv_hssi_10g_rx_pcs\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_pcs_ch.sv" "inst_sv_hssi_10g_rx_pcs" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_pcs_ch.sv" 2158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303201415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_tx_pcs_pma_interface_rbc Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pcs_pma_interface_rbc:inst_sv_hssi_tx_pcs_pma_interface " "Elaborating entity \"sv_hssi_tx_pcs_pma_interface_rbc\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pcs_pma_interface_rbc:inst_sv_hssi_tx_pcs_pma_interface\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_pcs_ch.sv" "inst_sv_hssi_tx_pcs_pma_interface" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_pcs_ch.sv" 2456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303201452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_tx_pld_pcs_interface_rbc Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface " "Elaborating entity \"sv_hssi_tx_pld_pcs_interface_rbc\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_pcs_ch.sv" "inst_sv_hssi_tx_pld_pcs_interface" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_pcs_ch.sv" 2580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303201520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_10g_tx_pcs_rbc Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs " "Elaborating entity \"sv_hssi_10g_tx_pcs_rbc\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_pcs_ch.sv" "inst_sv_hssi_10g_tx_pcs" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_pcs_ch.sv" 2796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303201559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_common_pld_pcs_interface_rbc Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface " "Elaborating entity \"sv_hssi_common_pld_pcs_interface_rbc\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_pcs_ch.sv" "inst_sv_hssi_common_pld_pcs_interface" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_pcs_ch.sv" 3564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303201614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_rx_pld_pcs_interface_rbc Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface " "Elaborating entity \"sv_hssi_rx_pld_pcs_interface_rbc\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_pcs_ch.sv" "inst_sv_hssi_rx_pld_pcs_interface" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_pcs_ch.sv" 4042 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303201652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_rx_pcs_pma_interface_rbc Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pcs_pma_interface_rbc:inst_sv_hssi_rx_pcs_pma_interface " "Elaborating entity \"sv_hssi_rx_pcs_pma_interface_rbc\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pcs_pma_interface_rbc:inst_sv_hssi_rx_pcs_pma_interface\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_pcs_ch.sv" "inst_sv_hssi_rx_pcs_pma_interface" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_pcs_ch.sv" 4187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303201692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_xcvr_avmm Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_xcvr_avmm:inst_sv_xcvr_avmm " "Elaborating entity \"sv_xcvr_avmm\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_xcvr_avmm:inst_sv_xcvr_avmm\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_native.sv" "inst_sv_xcvr_avmm" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_native.sv" 2182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303201737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_reconfig_bundle_to_xcvr Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|sv_reconfig_bundle_to_xcvr:avmm_interface_insts\[0\].sv_reconfig_bundle_to_xcvr_inst " "Elaborating entity \"sv_reconfig_bundle_to_xcvr\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|sv_reconfig_bundle_to_xcvr:avmm_interface_insts\[0\].sv_reconfig_bundle_to_xcvr_inst\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_avmm.sv" "avmm_interface_insts\[0\].sv_reconfig_bundle_to_xcvr_inst" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_avmm.sv" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303201776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_xcvr_avmm_csr Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|sv_xcvr_avmm_csr:avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst " "Elaborating entity \"sv_xcvr_avmm_csr\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|sv_xcvr_avmm_csr:avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_avmm.sv" "avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_avmm.sv" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303201799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_resync Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|sv_xcvr_avmm_csr:avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst\|alt_xcvr_resync:gen_status_reg_tx.alt_xcvr_resync_inst " "Elaborating entity \"alt_xcvr_resync\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|sv_xcvr_avmm_csr:avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst\|alt_xcvr_resync:gen_status_reg_tx.alt_xcvr_resync_inst\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_avmm_csr.sv" "gen_status_reg_tx.alt_xcvr_resync_inst" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_avmm_csr.sv" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303201849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_xcvr_plls Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_plls:altera_pll_5G " "Elaborating entity \"sv_xcvr_plls\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_plls:altera_pll_5G\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_10gbaser_native.sv" "altera_pll_5G" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_10gbaser_native.sv" 488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303201918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_xcvr_avmm_csr Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_plls:altera_pll_5G\|sv_xcvr_avmm_csr:pll\[0\].avmm.sv_xcvr_avmm_csr_inst " "Elaborating entity \"sv_xcvr_avmm_csr\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_plls:altera_pll_5G\|sv_xcvr_avmm_csr:pll\[0\].avmm.sv_xcvr_avmm_csr_inst\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_plls.sv" "pll\[0\].avmm.sv_xcvr_avmm_csr_inst" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_plls.sv" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303201965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_csr_common Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|alt_xcvr_csr_common:csr " "Elaborating entity \"alt_xcvr_csr_common\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|alt_xcvr_csr_common:csr\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_10gbaser_nr.sv" "csr" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_10gbaser_nr.sv" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303202007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_xcvr_reset_control Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller " "Elaborating entity \"altera_xcvr_reset_control\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_10gbaser_nr.sv" "gen_embedded_reset.reset_controller" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_10gbaser_nr.sv" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303202034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reset_counter Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_pll.counter_pll_powerdown " "Elaborating entity \"alt_xcvr_reset_counter\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_pll.counter_pll_powerdown\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/altera_xcvr_reset_control.sv" "g_pll.counter_pll_powerdown" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/altera_xcvr_reset_control.sv" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303202064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_resync Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_resync:g_tx.g_tx\[0\].g_tx.resync_tx_cal_busy " "Elaborating entity \"alt_xcvr_resync\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_resync:g_tx.g_tx\[0\].g_tx.resync_tx_cal_busy\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/altera_xcvr_reset_control.sv" "g_tx.g_tx\[0\].g_tx.resync_tx_cal_busy" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/altera_xcvr_reset_control.sv" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303202094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reset_counter Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_tx.g_tx\[0\].g_tx.counter_tx_digitalreset " "Elaborating entity \"alt_xcvr_reset_counter\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_tx.g_tx\[0\].g_tx.counter_tx_digitalreset\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/altera_xcvr_reset_control.sv" "g_tx.g_tx\[0\].g_tx.counter_tx_digitalreset" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/altera_xcvr_reset_control.sv" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303202134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reset_counter Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_tx.g_tx\[0\].g_tx.counter_tx_ready " "Elaborating entity \"alt_xcvr_reset_counter\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_tx.g_tx\[0\].g_tx.counter_tx_ready\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/altera_xcvr_reset_control.sv" "g_tx.g_tx\[0\].g_tx.counter_tx_ready" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/altera_xcvr_reset_control.sv" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303202179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_resync Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_resync:g_rx.g_rx\[0\].g_rx.resync_rx_cal_busy " "Elaborating entity \"alt_xcvr_resync\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_resync:g_rx.g_rx\[0\].g_rx.resync_rx_cal_busy\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/altera_xcvr_reset_control.sv" "g_rx.g_rx\[0\].g_rx.resync_rx_cal_busy" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/altera_xcvr_reset_control.sv" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303202200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reset_counter Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_rx.g_rx\[0\].g_rx.counter_rx_analogreset " "Elaborating entity \"alt_xcvr_reset_counter\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_rx.g_rx\[0\].g_rx.counter_rx_analogreset\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/altera_xcvr_reset_control.sv" "g_rx.g_rx\[0\].g_rx.counter_rx_analogreset" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/altera_xcvr_reset_control.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303202229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reset_counter Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_rx.g_rx\[0\].g_rx.counter_rx_digitalreset " "Elaborating entity \"alt_xcvr_reset_counter\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_rx.g_rx\[0\].g_rx.counter_rx_digitalreset\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/altera_xcvr_reset_control.sv" "g_rx.g_rx\[0\].g_rx.counter_rx_digitalreset" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/altera_xcvr_reset_control.sv" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303202263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_reconfig_bundle_merger Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_reconfig_bundle_merger:sv_reconfig_bundle_merger_inst " "Elaborating entity \"sv_reconfig_bundle_merger\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_reconfig_bundle_merger:sv_reconfig_bundle_merger_inst\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_10gbaser_nr.sv" "sv_reconfig_bundle_merger_inst" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_10gbaser_nr.sv" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303202308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_pcs10gbaser Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|csr_pcs10gbaser:pcs_map " "Elaborating entity \"csr_pcs10gbaser\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|csr_pcs10gbaser:pcs_map\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_10gbaser_nr.sv" "pcs_map" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_10gbaser_nr.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303202336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_indexed_write_mux Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|csr_pcs10gbaser:pcs_map\|csr_indexed_write_mux:wmux_rclr_errblk_cnt " "Elaborating entity \"csr_indexed_write_mux\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|csr_pcs10gbaser:pcs_map\|csr_indexed_write_mux:wmux_rclr_errblk_cnt\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/csr_pcs10gbaser.sv" "wmux_rclr_errblk_cnt" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/csr_pcs10gbaser.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303202371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_mux Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|csr_pcs10gbaser:pcs_map\|csr_indexed_write_mux:wmux_rclr_errblk_cnt\|csr_mux:o_narrow " "Elaborating entity \"csr_mux\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|csr_pcs10gbaser:pcs_map\|csr_indexed_write_mux:wmux_rclr_errblk_cnt\|csr_mux:o_narrow\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/alt_xcvr_csr_selector.sv" "o_narrow" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/alt_xcvr_csr_selector.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303202397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_indexed_read_only_reg Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|csr_pcs10gbaser:pcs_map\|csr_indexed_read_only_reg:mux_pcs_status " "Elaborating entity \"csr_indexed_read_only_reg\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|csr_pcs10gbaser:pcs_map\|csr_indexed_read_only_reg:mux_pcs_status\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/csr_pcs10gbaser.sv" "mux_pcs_status" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/csr_pcs10gbaser.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303202439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_indexed_read_only_reg Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|csr_pcs10gbaser:pcs_map\|csr_indexed_read_only_reg:mux_ber_cnt " "Elaborating entity \"csr_indexed_read_only_reg\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|csr_pcs10gbaser:pcs_map\|csr_indexed_read_only_reg:mux_ber_cnt\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/csr_pcs10gbaser.sv" "mux_ber_cnt" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/csr_pcs10gbaser.sv" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303202582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_mux Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|csr_pcs10gbaser:pcs_map\|csr_indexed_read_only_reg:mux_ber_cnt\|csr_mux:o_narrow " "Elaborating entity \"csr_mux\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|csr_pcs10gbaser:pcs_map\|csr_indexed_read_only_reg:mux_ber_cnt\|csr_mux:o_narrow\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/alt_xcvr_csr_selector.sv" "o_narrow" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/alt_xcvr_csr_selector.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303202595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_indexed_read_only_reg Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|csr_pcs10gbaser:pcs_map\|csr_indexed_read_only_reg:mux_errored_block_cnt " "Elaborating entity \"csr_indexed_read_only_reg\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|csr_pcs10gbaser:pcs_map\|csr_indexed_read_only_reg:mux_errored_block_cnt\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/csr_pcs10gbaser.sv" "mux_errored_block_cnt" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/csr_pcs10gbaser.sv" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303202617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_mux Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|csr_pcs10gbaser:pcs_map\|csr_indexed_read_only_reg:mux_errored_block_cnt\|csr_mux:o_narrow " "Elaborating entity \"csr_mux\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|csr_pcs10gbaser:pcs_map\|csr_indexed_read_only_reg:mux_errored_block_cnt\|csr_mux:o_narrow\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/alt_xcvr_csr_selector.sv" "o_narrow" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/alt_xcvr_csr_selector.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303202638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_indexed_read_only_reg Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|csr_pcs10gbaser:pcs_map\|csr_indexed_read_only_reg:mux_block_lock_latch " "Elaborating entity \"csr_indexed_read_only_reg\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|csr_pcs10gbaser:pcs_map\|csr_indexed_read_only_reg:mux_block_lock_latch\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/csr_pcs10gbaser.sv" "mux_block_lock_latch" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/csr_pcs10gbaser.sv" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303202668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_wait_generate Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|altera_wait_generate:wait_gen " "Elaborating entity \"altera_wait_generate\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|altera_wait_generate:wait_gen\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_10gbaser_nr.sv" "wait_gen" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_10gbaser_nr.sv" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303202754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_resync Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|altera_wait_generate:wait_gen\|alt_xcvr_resync:rst_sync " "Elaborating entity \"alt_xcvr_resync\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|altera_wait_generate:wait_gen\|alt_xcvr_resync:rst_sync\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/altera_wait_generate.v" "rst_sync" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/altera_wait_generate.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303202776 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1538303212481 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[63\] " "Synthesized away node \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[63\]\"" {  } { { "db/altsyncram_4kh1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/altsyncram_4kh1.tdf" 2057 2 0 } } { "db/dcfifo_tbv1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ipcore/tx_fifo/tx_fifo.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/tx_fifo/tx_fifo.v" 92 0 0 } } { "Ethernet_10g.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 100 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1538303215943 "|Ethernet_10g|tx_fifo:tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbv1:auto_generated|altsyncram_4kh1:fifo_ram|ram_block11a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[62\] " "Synthesized away node \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[62\]\"" {  } { { "db/altsyncram_4kh1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/altsyncram_4kh1.tdf" 2025 2 0 } } { "db/dcfifo_tbv1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ipcore/tx_fifo/tx_fifo.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/tx_fifo/tx_fifo.v" 92 0 0 } } { "Ethernet_10g.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 100 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1538303215943 "|Ethernet_10g|tx_fifo:tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbv1:auto_generated|altsyncram_4kh1:fifo_ram|ram_block11a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[61\] " "Synthesized away node \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[61\]\"" {  } { { "db/altsyncram_4kh1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/altsyncram_4kh1.tdf" 1993 2 0 } } { "db/dcfifo_tbv1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ipcore/tx_fifo/tx_fifo.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/tx_fifo/tx_fifo.v" 92 0 0 } } { "Ethernet_10g.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 100 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1538303215943 "|Ethernet_10g|tx_fifo:tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbv1:auto_generated|altsyncram_4kh1:fifo_ram|ram_block11a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[60\] " "Synthesized away node \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[60\]\"" {  } { { "db/altsyncram_4kh1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/altsyncram_4kh1.tdf" 1961 2 0 } } { "db/dcfifo_tbv1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ipcore/tx_fifo/tx_fifo.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/tx_fifo/tx_fifo.v" 92 0 0 } } { "Ethernet_10g.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 100 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1538303215943 "|Ethernet_10g|tx_fifo:tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbv1:auto_generated|altsyncram_4kh1:fifo_ram|ram_block11a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[59\] " "Synthesized away node \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[59\]\"" {  } { { "db/altsyncram_4kh1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/altsyncram_4kh1.tdf" 1929 2 0 } } { "db/dcfifo_tbv1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ipcore/tx_fifo/tx_fifo.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/tx_fifo/tx_fifo.v" 92 0 0 } } { "Ethernet_10g.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 100 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1538303215943 "|Ethernet_10g|tx_fifo:tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbv1:auto_generated|altsyncram_4kh1:fifo_ram|ram_block11a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[58\] " "Synthesized away node \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[58\]\"" {  } { { "db/altsyncram_4kh1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/altsyncram_4kh1.tdf" 1897 2 0 } } { "db/dcfifo_tbv1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ipcore/tx_fifo/tx_fifo.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/tx_fifo/tx_fifo.v" 92 0 0 } } { "Ethernet_10g.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 100 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1538303215943 "|Ethernet_10g|tx_fifo:tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbv1:auto_generated|altsyncram_4kh1:fifo_ram|ram_block11a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[57\] " "Synthesized away node \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[57\]\"" {  } { { "db/altsyncram_4kh1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/altsyncram_4kh1.tdf" 1865 2 0 } } { "db/dcfifo_tbv1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ipcore/tx_fifo/tx_fifo.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/tx_fifo/tx_fifo.v" 92 0 0 } } { "Ethernet_10g.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 100 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1538303215943 "|Ethernet_10g|tx_fifo:tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbv1:auto_generated|altsyncram_4kh1:fifo_ram|ram_block11a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[56\] " "Synthesized away node \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[56\]\"" {  } { { "db/altsyncram_4kh1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/altsyncram_4kh1.tdf" 1833 2 0 } } { "db/dcfifo_tbv1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ipcore/tx_fifo/tx_fifo.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/tx_fifo/tx_fifo.v" 92 0 0 } } { "Ethernet_10g.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 100 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1538303215943 "|Ethernet_10g|tx_fifo:tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbv1:auto_generated|altsyncram_4kh1:fifo_ram|ram_block11a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[55\] " "Synthesized away node \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[55\]\"" {  } { { "db/altsyncram_4kh1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/altsyncram_4kh1.tdf" 1801 2 0 } } { "db/dcfifo_tbv1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ipcore/tx_fifo/tx_fifo.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/tx_fifo/tx_fifo.v" 92 0 0 } } { "Ethernet_10g.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 100 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1538303215943 "|Ethernet_10g|tx_fifo:tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbv1:auto_generated|altsyncram_4kh1:fifo_ram|ram_block11a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[54\] " "Synthesized away node \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[54\]\"" {  } { { "db/altsyncram_4kh1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/altsyncram_4kh1.tdf" 1769 2 0 } } { "db/dcfifo_tbv1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ipcore/tx_fifo/tx_fifo.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/tx_fifo/tx_fifo.v" 92 0 0 } } { "Ethernet_10g.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 100 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1538303215943 "|Ethernet_10g|tx_fifo:tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbv1:auto_generated|altsyncram_4kh1:fifo_ram|ram_block11a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[53\] " "Synthesized away node \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[53\]\"" {  } { { "db/altsyncram_4kh1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/altsyncram_4kh1.tdf" 1737 2 0 } } { "db/dcfifo_tbv1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ipcore/tx_fifo/tx_fifo.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/tx_fifo/tx_fifo.v" 92 0 0 } } { "Ethernet_10g.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 100 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1538303215943 "|Ethernet_10g|tx_fifo:tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbv1:auto_generated|altsyncram_4kh1:fifo_ram|ram_block11a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[52\] " "Synthesized away node \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[52\]\"" {  } { { "db/altsyncram_4kh1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/altsyncram_4kh1.tdf" 1705 2 0 } } { "db/dcfifo_tbv1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ipcore/tx_fifo/tx_fifo.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/tx_fifo/tx_fifo.v" 92 0 0 } } { "Ethernet_10g.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 100 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1538303215943 "|Ethernet_10g|tx_fifo:tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbv1:auto_generated|altsyncram_4kh1:fifo_ram|ram_block11a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[51\] " "Synthesized away node \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[51\]\"" {  } { { "db/altsyncram_4kh1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/altsyncram_4kh1.tdf" 1673 2 0 } } { "db/dcfifo_tbv1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ipcore/tx_fifo/tx_fifo.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/tx_fifo/tx_fifo.v" 92 0 0 } } { "Ethernet_10g.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 100 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1538303215943 "|Ethernet_10g|tx_fifo:tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbv1:auto_generated|altsyncram_4kh1:fifo_ram|ram_block11a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[50\] " "Synthesized away node \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[50\]\"" {  } { { "db/altsyncram_4kh1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/altsyncram_4kh1.tdf" 1641 2 0 } } { "db/dcfifo_tbv1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ipcore/tx_fifo/tx_fifo.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/tx_fifo/tx_fifo.v" 92 0 0 } } { "Ethernet_10g.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 100 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1538303215943 "|Ethernet_10g|tx_fifo:tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbv1:auto_generated|altsyncram_4kh1:fifo_ram|ram_block11a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[49\] " "Synthesized away node \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[49\]\"" {  } { { "db/altsyncram_4kh1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/altsyncram_4kh1.tdf" 1609 2 0 } } { "db/dcfifo_tbv1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ipcore/tx_fifo/tx_fifo.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/tx_fifo/tx_fifo.v" 92 0 0 } } { "Ethernet_10g.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 100 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1538303215943 "|Ethernet_10g|tx_fifo:tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbv1:auto_generated|altsyncram_4kh1:fifo_ram|ram_block11a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[48\] " "Synthesized away node \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[48\]\"" {  } { { "db/altsyncram_4kh1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/altsyncram_4kh1.tdf" 1577 2 0 } } { "db/dcfifo_tbv1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ipcore/tx_fifo/tx_fifo.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/tx_fifo/tx_fifo.v" 92 0 0 } } { "Ethernet_10g.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 100 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1538303215943 "|Ethernet_10g|tx_fifo:tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbv1:auto_generated|altsyncram_4kh1:fifo_ram|ram_block11a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[47\] " "Synthesized away node \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[47\]\"" {  } { { "db/altsyncram_4kh1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/altsyncram_4kh1.tdf" 1545 2 0 } } { "db/dcfifo_tbv1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ipcore/tx_fifo/tx_fifo.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/tx_fifo/tx_fifo.v" 92 0 0 } } { "Ethernet_10g.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 100 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1538303215943 "|Ethernet_10g|tx_fifo:tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbv1:auto_generated|altsyncram_4kh1:fifo_ram|ram_block11a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[46\] " "Synthesized away node \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[46\]\"" {  } { { "db/altsyncram_4kh1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/altsyncram_4kh1.tdf" 1513 2 0 } } { "db/dcfifo_tbv1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ipcore/tx_fifo/tx_fifo.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/tx_fifo/tx_fifo.v" 92 0 0 } } { "Ethernet_10g.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 100 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1538303215943 "|Ethernet_10g|tx_fifo:tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbv1:auto_generated|altsyncram_4kh1:fifo_ram|ram_block11a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[45\] " "Synthesized away node \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[45\]\"" {  } { { "db/altsyncram_4kh1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/altsyncram_4kh1.tdf" 1481 2 0 } } { "db/dcfifo_tbv1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ipcore/tx_fifo/tx_fifo.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/tx_fifo/tx_fifo.v" 92 0 0 } } { "Ethernet_10g.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 100 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1538303215943 "|Ethernet_10g|tx_fifo:tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbv1:auto_generated|altsyncram_4kh1:fifo_ram|ram_block11a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[44\] " "Synthesized away node \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[44\]\"" {  } { { "db/altsyncram_4kh1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/altsyncram_4kh1.tdf" 1449 2 0 } } { "db/dcfifo_tbv1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ipcore/tx_fifo/tx_fifo.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/tx_fifo/tx_fifo.v" 92 0 0 } } { "Ethernet_10g.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 100 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1538303215943 "|Ethernet_10g|tx_fifo:tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbv1:auto_generated|altsyncram_4kh1:fifo_ram|ram_block11a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[43\] " "Synthesized away node \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[43\]\"" {  } { { "db/altsyncram_4kh1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/altsyncram_4kh1.tdf" 1417 2 0 } } { "db/dcfifo_tbv1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ipcore/tx_fifo/tx_fifo.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/tx_fifo/tx_fifo.v" 92 0 0 } } { "Ethernet_10g.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 100 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1538303215943 "|Ethernet_10g|tx_fifo:tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbv1:auto_generated|altsyncram_4kh1:fifo_ram|ram_block11a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[42\] " "Synthesized away node \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[42\]\"" {  } { { "db/altsyncram_4kh1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/altsyncram_4kh1.tdf" 1385 2 0 } } { "db/dcfifo_tbv1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ipcore/tx_fifo/tx_fifo.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/tx_fifo/tx_fifo.v" 92 0 0 } } { "Ethernet_10g.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 100 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1538303215943 "|Ethernet_10g|tx_fifo:tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbv1:auto_generated|altsyncram_4kh1:fifo_ram|ram_block11a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[41\] " "Synthesized away node \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[41\]\"" {  } { { "db/altsyncram_4kh1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/altsyncram_4kh1.tdf" 1353 2 0 } } { "db/dcfifo_tbv1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ipcore/tx_fifo/tx_fifo.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/tx_fifo/tx_fifo.v" 92 0 0 } } { "Ethernet_10g.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 100 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1538303215943 "|Ethernet_10g|tx_fifo:tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbv1:auto_generated|altsyncram_4kh1:fifo_ram|ram_block11a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[40\] " "Synthesized away node \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[40\]\"" {  } { { "db/altsyncram_4kh1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/altsyncram_4kh1.tdf" 1321 2 0 } } { "db/dcfifo_tbv1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ipcore/tx_fifo/tx_fifo.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/tx_fifo/tx_fifo.v" 92 0 0 } } { "Ethernet_10g.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 100 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1538303215943 "|Ethernet_10g|tx_fifo:tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbv1:auto_generated|altsyncram_4kh1:fifo_ram|ram_block11a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[39\] " "Synthesized away node \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[39\]\"" {  } { { "db/altsyncram_4kh1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/altsyncram_4kh1.tdf" 1289 2 0 } } { "db/dcfifo_tbv1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ipcore/tx_fifo/tx_fifo.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/tx_fifo/tx_fifo.v" 92 0 0 } } { "Ethernet_10g.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 100 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1538303215943 "|Ethernet_10g|tx_fifo:tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbv1:auto_generated|altsyncram_4kh1:fifo_ram|ram_block11a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[38\] " "Synthesized away node \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[38\]\"" {  } { { "db/altsyncram_4kh1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/altsyncram_4kh1.tdf" 1257 2 0 } } { "db/dcfifo_tbv1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ipcore/tx_fifo/tx_fifo.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/tx_fifo/tx_fifo.v" 92 0 0 } } { "Ethernet_10g.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 100 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1538303215943 "|Ethernet_10g|tx_fifo:tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbv1:auto_generated|altsyncram_4kh1:fifo_ram|ram_block11a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[37\] " "Synthesized away node \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[37\]\"" {  } { { "db/altsyncram_4kh1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/altsyncram_4kh1.tdf" 1225 2 0 } } { "db/dcfifo_tbv1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ipcore/tx_fifo/tx_fifo.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/tx_fifo/tx_fifo.v" 92 0 0 } } { "Ethernet_10g.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 100 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1538303215943 "|Ethernet_10g|tx_fifo:tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbv1:auto_generated|altsyncram_4kh1:fifo_ram|ram_block11a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[36\] " "Synthesized away node \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[36\]\"" {  } { { "db/altsyncram_4kh1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/altsyncram_4kh1.tdf" 1193 2 0 } } { "db/dcfifo_tbv1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ipcore/tx_fifo/tx_fifo.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/tx_fifo/tx_fifo.v" 92 0 0 } } { "Ethernet_10g.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 100 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1538303215943 "|Ethernet_10g|tx_fifo:tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbv1:auto_generated|altsyncram_4kh1:fifo_ram|ram_block11a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[35\] " "Synthesized away node \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[35\]\"" {  } { { "db/altsyncram_4kh1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/altsyncram_4kh1.tdf" 1161 2 0 } } { "db/dcfifo_tbv1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ipcore/tx_fifo/tx_fifo.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/tx_fifo/tx_fifo.v" 92 0 0 } } { "Ethernet_10g.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 100 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1538303215943 "|Ethernet_10g|tx_fifo:tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbv1:auto_generated|altsyncram_4kh1:fifo_ram|ram_block11a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[34\] " "Synthesized away node \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[34\]\"" {  } { { "db/altsyncram_4kh1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/altsyncram_4kh1.tdf" 1129 2 0 } } { "db/dcfifo_tbv1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ipcore/tx_fifo/tx_fifo.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/tx_fifo/tx_fifo.v" 92 0 0 } } { "Ethernet_10g.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 100 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1538303215943 "|Ethernet_10g|tx_fifo:tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbv1:auto_generated|altsyncram_4kh1:fifo_ram|ram_block11a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[33\] " "Synthesized away node \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[33\]\"" {  } { { "db/altsyncram_4kh1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/altsyncram_4kh1.tdf" 1097 2 0 } } { "db/dcfifo_tbv1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ipcore/tx_fifo/tx_fifo.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/tx_fifo/tx_fifo.v" 92 0 0 } } { "Ethernet_10g.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 100 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1538303215943 "|Ethernet_10g|tx_fifo:tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbv1:auto_generated|altsyncram_4kh1:fifo_ram|ram_block11a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[32\] " "Synthesized away node \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[32\]\"" {  } { { "db/altsyncram_4kh1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/altsyncram_4kh1.tdf" 1065 2 0 } } { "db/dcfifo_tbv1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ipcore/tx_fifo/tx_fifo.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/tx_fifo/tx_fifo.v" 92 0 0 } } { "Ethernet_10g.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 100 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1538303215943 "|Ethernet_10g|tx_fifo:tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbv1:auto_generated|altsyncram_4kh1:fifo_ram|ram_block11a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[31\] " "Synthesized away node \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_4kh1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/altsyncram_4kh1.tdf" 1033 2 0 } } { "db/dcfifo_tbv1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ipcore/tx_fifo/tx_fifo.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/tx_fifo/tx_fifo.v" 92 0 0 } } { "Ethernet_10g.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 100 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1538303215943 "|Ethernet_10g|tx_fifo:tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbv1:auto_generated|altsyncram_4kh1:fifo_ram|ram_block11a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[30\] " "Synthesized away node \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_4kh1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/altsyncram_4kh1.tdf" 1001 2 0 } } { "db/dcfifo_tbv1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ipcore/tx_fifo/tx_fifo.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/tx_fifo/tx_fifo.v" 92 0 0 } } { "Ethernet_10g.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 100 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1538303215943 "|Ethernet_10g|tx_fifo:tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbv1:auto_generated|altsyncram_4kh1:fifo_ram|ram_block11a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[29\] " "Synthesized away node \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_4kh1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/altsyncram_4kh1.tdf" 969 2 0 } } { "db/dcfifo_tbv1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ipcore/tx_fifo/tx_fifo.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/tx_fifo/tx_fifo.v" 92 0 0 } } { "Ethernet_10g.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 100 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1538303215943 "|Ethernet_10g|tx_fifo:tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbv1:auto_generated|altsyncram_4kh1:fifo_ram|ram_block11a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[28\] " "Synthesized away node \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_4kh1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/altsyncram_4kh1.tdf" 937 2 0 } } { "db/dcfifo_tbv1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ipcore/tx_fifo/tx_fifo.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/tx_fifo/tx_fifo.v" 92 0 0 } } { "Ethernet_10g.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 100 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1538303215943 "|Ethernet_10g|tx_fifo:tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbv1:auto_generated|altsyncram_4kh1:fifo_ram|ram_block11a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[27\] " "Synthesized away node \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_4kh1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/altsyncram_4kh1.tdf" 905 2 0 } } { "db/dcfifo_tbv1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ipcore/tx_fifo/tx_fifo.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/tx_fifo/tx_fifo.v" 92 0 0 } } { "Ethernet_10g.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 100 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1538303215943 "|Ethernet_10g|tx_fifo:tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbv1:auto_generated|altsyncram_4kh1:fifo_ram|ram_block11a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[26\] " "Synthesized away node \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_4kh1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/altsyncram_4kh1.tdf" 873 2 0 } } { "db/dcfifo_tbv1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ipcore/tx_fifo/tx_fifo.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/tx_fifo/tx_fifo.v" 92 0 0 } } { "Ethernet_10g.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 100 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1538303215943 "|Ethernet_10g|tx_fifo:tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbv1:auto_generated|altsyncram_4kh1:fifo_ram|ram_block11a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[25\] " "Synthesized away node \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_4kh1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/altsyncram_4kh1.tdf" 841 2 0 } } { "db/dcfifo_tbv1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ipcore/tx_fifo/tx_fifo.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/tx_fifo/tx_fifo.v" 92 0 0 } } { "Ethernet_10g.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 100 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1538303215943 "|Ethernet_10g|tx_fifo:tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbv1:auto_generated|altsyncram_4kh1:fifo_ram|ram_block11a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[24\] " "Synthesized away node \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_4kh1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/altsyncram_4kh1.tdf" 809 2 0 } } { "db/dcfifo_tbv1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ipcore/tx_fifo/tx_fifo.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/tx_fifo/tx_fifo.v" 92 0 0 } } { "Ethernet_10g.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 100 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1538303215943 "|Ethernet_10g|tx_fifo:tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbv1:auto_generated|altsyncram_4kh1:fifo_ram|ram_block11a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[23\] " "Synthesized away node \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_4kh1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/altsyncram_4kh1.tdf" 777 2 0 } } { "db/dcfifo_tbv1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ipcore/tx_fifo/tx_fifo.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/tx_fifo/tx_fifo.v" 92 0 0 } } { "Ethernet_10g.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 100 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1538303215943 "|Ethernet_10g|tx_fifo:tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbv1:auto_generated|altsyncram_4kh1:fifo_ram|ram_block11a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[22\] " "Synthesized away node \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_4kh1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/altsyncram_4kh1.tdf" 745 2 0 } } { "db/dcfifo_tbv1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ipcore/tx_fifo/tx_fifo.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/tx_fifo/tx_fifo.v" 92 0 0 } } { "Ethernet_10g.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 100 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1538303215943 "|Ethernet_10g|tx_fifo:tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbv1:auto_generated|altsyncram_4kh1:fifo_ram|ram_block11a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[21\] " "Synthesized away node \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[21\]\"" {  } { { "db/altsyncram_4kh1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/altsyncram_4kh1.tdf" 713 2 0 } } { "db/dcfifo_tbv1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ipcore/tx_fifo/tx_fifo.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/tx_fifo/tx_fifo.v" 92 0 0 } } { "Ethernet_10g.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 100 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1538303215943 "|Ethernet_10g|tx_fifo:tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbv1:auto_generated|altsyncram_4kh1:fifo_ram|ram_block11a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[20\] " "Synthesized away node \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_4kh1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/altsyncram_4kh1.tdf" 681 2 0 } } { "db/dcfifo_tbv1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ipcore/tx_fifo/tx_fifo.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/tx_fifo/tx_fifo.v" 92 0 0 } } { "Ethernet_10g.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 100 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1538303215943 "|Ethernet_10g|tx_fifo:tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbv1:auto_generated|altsyncram_4kh1:fifo_ram|ram_block11a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[19\] " "Synthesized away node \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[19\]\"" {  } { { "db/altsyncram_4kh1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/altsyncram_4kh1.tdf" 649 2 0 } } { "db/dcfifo_tbv1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ipcore/tx_fifo/tx_fifo.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/tx_fifo/tx_fifo.v" 92 0 0 } } { "Ethernet_10g.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 100 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1538303215943 "|Ethernet_10g|tx_fifo:tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbv1:auto_generated|altsyncram_4kh1:fifo_ram|ram_block11a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[18\] " "Synthesized away node \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[18\]\"" {  } { { "db/altsyncram_4kh1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/altsyncram_4kh1.tdf" 617 2 0 } } { "db/dcfifo_tbv1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ipcore/tx_fifo/tx_fifo.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/tx_fifo/tx_fifo.v" 92 0 0 } } { "Ethernet_10g.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 100 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1538303215943 "|Ethernet_10g|tx_fifo:tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbv1:auto_generated|altsyncram_4kh1:fifo_ram|ram_block11a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[17\] " "Synthesized away node \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[17\]\"" {  } { { "db/altsyncram_4kh1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/altsyncram_4kh1.tdf" 585 2 0 } } { "db/dcfifo_tbv1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ipcore/tx_fifo/tx_fifo.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/tx_fifo/tx_fifo.v" 92 0 0 } } { "Ethernet_10g.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 100 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1538303215943 "|Ethernet_10g|tx_fifo:tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbv1:auto_generated|altsyncram_4kh1:fifo_ram|ram_block11a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[16\] " "Synthesized away node \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[16\]\"" {  } { { "db/altsyncram_4kh1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/altsyncram_4kh1.tdf" 553 2 0 } } { "db/dcfifo_tbv1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ipcore/tx_fifo/tx_fifo.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/tx_fifo/tx_fifo.v" 92 0 0 } } { "Ethernet_10g.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 100 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1538303215943 "|Ethernet_10g|tx_fifo:tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbv1:auto_generated|altsyncram_4kh1:fifo_ram|ram_block11a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[15\] " "Synthesized away node \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_4kh1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/altsyncram_4kh1.tdf" 521 2 0 } } { "db/dcfifo_tbv1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ipcore/tx_fifo/tx_fifo.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/tx_fifo/tx_fifo.v" 92 0 0 } } { "Ethernet_10g.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 100 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1538303215943 "|Ethernet_10g|tx_fifo:tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbv1:auto_generated|altsyncram_4kh1:fifo_ram|ram_block11a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[14\] " "Synthesized away node \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_4kh1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/altsyncram_4kh1.tdf" 489 2 0 } } { "db/dcfifo_tbv1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ipcore/tx_fifo/tx_fifo.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/tx_fifo/tx_fifo.v" 92 0 0 } } { "Ethernet_10g.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 100 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1538303215943 "|Ethernet_10g|tx_fifo:tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbv1:auto_generated|altsyncram_4kh1:fifo_ram|ram_block11a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[13\] " "Synthesized away node \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_4kh1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/altsyncram_4kh1.tdf" 457 2 0 } } { "db/dcfifo_tbv1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ipcore/tx_fifo/tx_fifo.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/tx_fifo/tx_fifo.v" 92 0 0 } } { "Ethernet_10g.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 100 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1538303215943 "|Ethernet_10g|tx_fifo:tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbv1:auto_generated|altsyncram_4kh1:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[12\] " "Synthesized away node \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_4kh1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/altsyncram_4kh1.tdf" 425 2 0 } } { "db/dcfifo_tbv1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ipcore/tx_fifo/tx_fifo.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/tx_fifo/tx_fifo.v" 92 0 0 } } { "Ethernet_10g.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 100 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1538303215943 "|Ethernet_10g|tx_fifo:tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbv1:auto_generated|altsyncram_4kh1:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[11\] " "Synthesized away node \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_4kh1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/altsyncram_4kh1.tdf" 393 2 0 } } { "db/dcfifo_tbv1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ipcore/tx_fifo/tx_fifo.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/tx_fifo/tx_fifo.v" 92 0 0 } } { "Ethernet_10g.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 100 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1538303215943 "|Ethernet_10g|tx_fifo:tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbv1:auto_generated|altsyncram_4kh1:fifo_ram|ram_block11a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[10\] " "Synthesized away node \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_4kh1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/altsyncram_4kh1.tdf" 361 2 0 } } { "db/dcfifo_tbv1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ipcore/tx_fifo/tx_fifo.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/tx_fifo/tx_fifo.v" 92 0 0 } } { "Ethernet_10g.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 100 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1538303215943 "|Ethernet_10g|tx_fifo:tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbv1:auto_generated|altsyncram_4kh1:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[9\] " "Synthesized away node \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_4kh1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/altsyncram_4kh1.tdf" 329 2 0 } } { "db/dcfifo_tbv1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ipcore/tx_fifo/tx_fifo.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/tx_fifo/tx_fifo.v" 92 0 0 } } { "Ethernet_10g.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 100 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1538303215943 "|Ethernet_10g|tx_fifo:tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbv1:auto_generated|altsyncram_4kh1:fifo_ram|ram_block11a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[8\] " "Synthesized away node \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_4kh1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/altsyncram_4kh1.tdf" 297 2 0 } } { "db/dcfifo_tbv1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ipcore/tx_fifo/tx_fifo.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/tx_fifo/tx_fifo.v" 92 0 0 } } { "Ethernet_10g.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 100 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1538303215943 "|Ethernet_10g|tx_fifo:tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbv1:auto_generated|altsyncram_4kh1:fifo_ram|ram_block11a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[7\] " "Synthesized away node \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_4kh1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/altsyncram_4kh1.tdf" 265 2 0 } } { "db/dcfifo_tbv1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ipcore/tx_fifo/tx_fifo.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/tx_fifo/tx_fifo.v" 92 0 0 } } { "Ethernet_10g.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 100 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1538303215943 "|Ethernet_10g|tx_fifo:tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbv1:auto_generated|altsyncram_4kh1:fifo_ram|ram_block11a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[6\] " "Synthesized away node \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_4kh1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/altsyncram_4kh1.tdf" 233 2 0 } } { "db/dcfifo_tbv1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ipcore/tx_fifo/tx_fifo.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/tx_fifo/tx_fifo.v" 92 0 0 } } { "Ethernet_10g.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 100 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1538303215943 "|Ethernet_10g|tx_fifo:tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbv1:auto_generated|altsyncram_4kh1:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[5\] " "Synthesized away node \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_4kh1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/altsyncram_4kh1.tdf" 201 2 0 } } { "db/dcfifo_tbv1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ipcore/tx_fifo/tx_fifo.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/tx_fifo/tx_fifo.v" 92 0 0 } } { "Ethernet_10g.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 100 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1538303215943 "|Ethernet_10g|tx_fifo:tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbv1:auto_generated|altsyncram_4kh1:fifo_ram|ram_block11a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[4\] " "Synthesized away node \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_4kh1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/altsyncram_4kh1.tdf" 169 2 0 } } { "db/dcfifo_tbv1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ipcore/tx_fifo/tx_fifo.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/tx_fifo/tx_fifo.v" 92 0 0 } } { "Ethernet_10g.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 100 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1538303215943 "|Ethernet_10g|tx_fifo:tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbv1:auto_generated|altsyncram_4kh1:fifo_ram|ram_block11a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[3\] " "Synthesized away node \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_4kh1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/altsyncram_4kh1.tdf" 137 2 0 } } { "db/dcfifo_tbv1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ipcore/tx_fifo/tx_fifo.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/tx_fifo/tx_fifo.v" 92 0 0 } } { "Ethernet_10g.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 100 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1538303215943 "|Ethernet_10g|tx_fifo:tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbv1:auto_generated|altsyncram_4kh1:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[2\] " "Synthesized away node \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_4kh1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/altsyncram_4kh1.tdf" 105 2 0 } } { "db/dcfifo_tbv1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ipcore/tx_fifo/tx_fifo.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/tx_fifo/tx_fifo.v" 92 0 0 } } { "Ethernet_10g.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 100 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1538303215943 "|Ethernet_10g|tx_fifo:tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbv1:auto_generated|altsyncram_4kh1:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[1\] " "Synthesized away node \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_4kh1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/altsyncram_4kh1.tdf" 73 2 0 } } { "db/dcfifo_tbv1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ipcore/tx_fifo/tx_fifo.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/tx_fifo/tx_fifo.v" 92 0 0 } } { "Ethernet_10g.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 100 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1538303215943 "|Ethernet_10g|tx_fifo:tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbv1:auto_generated|altsyncram_4kh1:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[0\] " "Synthesized away node \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_4kh1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/altsyncram_4kh1.tdf" 41 2 0 } } { "db/dcfifo_tbv1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ipcore/tx_fifo/tx_fifo.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/tx_fifo/tx_fifo.v" 92 0 0 } } { "Ethernet_10g.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 100 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1538303215943 "|Ethernet_10g|tx_fifo:tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbv1:auto_generated|altsyncram_4kh1:fifo_ram|ram_block11a0"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1538303215943 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1538303215943 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_avalon_dc_fifo:rxtx_dc_fifo_pauselen\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_avalon_dc_fifo:rxtx_dc_fifo_pauselen\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303216541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303216541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303216541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303216541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303216541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303216541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303216541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303216541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303216541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303216541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303216541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303216541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303216541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303216541 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1538303216541 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_avalon_dc_fifo:rxtx_dc_fifo_link_fault_status\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_avalon_dc_fifo:rxtx_dc_fifo_link_fault_status\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303216541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 2 " "Parameter WIDTH_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303216541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303216541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303216541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 2 " "Parameter WIDTH_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303216541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303216541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303216541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303216541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303216541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303216541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303216541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303216541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303216541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303216541 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1538303216541 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_frame_decoder:rx_eth_frame_decoder\|altera_eth_frame_decoder_pipeline_stage:ST_PLINE_STAGE\[1\].U_PLINE\|altera_eth_frame_decoder_pipeline_base:core\|data1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_frame_decoder:rx_eth_frame_decoder\|altera_eth_frame_decoder_pipeline_stage:ST_PLINE_STAGE\[1\].U_PLINE\|altera_eth_frame_decoder_pipeline_base:core\|data1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303216541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303216541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 16 " "Parameter WIDTH set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303216541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303216541 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1538303216541 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_crc:tx_eth_crc_inserter\|pline_valid_1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_crc:tx_eth_crc_inserter\|pline_valid_1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303216541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303216541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 66 " "Parameter WIDTH set to 66" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303216541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303216541 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1538303216541 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer00\|multcore:mult_core\|romout_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer00\|multcore:mult_core\|romout_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303216541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303216541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 16 " "Parameter WIDTH set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303216541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303216541 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1538303216541 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1538303216541 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_avalon_dc_fifo:rxtx_dc_fifo_pauselen\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_avalon_dc_fifo:rxtx_dc_fifo_pauselen\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303216771 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_avalon_dc_fifo:rxtx_dc_fifo_pauselen\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_avalon_dc_fifo:rxtx_dc_fifo_pauselen\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303216772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303216772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303216772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303216772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303216772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303216772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303216772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303216772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303216772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303216772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303216772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303216772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303216772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303216772 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1538303216772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_41n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_41n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_41n1 " "Found entity 1: altsyncram_41n1" {  } { { "db/altsyncram_41n1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/altsyncram_41n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303216913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303216913 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_avalon_dc_fifo:rxtx_dc_fifo_link_fault_status\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_avalon_dc_fifo:rxtx_dc_fifo_link_fault_status\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303217018 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_avalon_dc_fifo:rxtx_dc_fifo_link_fault_status\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_avalon_dc_fifo:rxtx_dc_fifo_link_fault_status\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303217018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 2 " "Parameter \"WIDTH_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303217018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303217018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303217018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 2 " "Parameter \"WIDTH_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303217018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303217018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303217018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303217018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303217018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303217018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303217018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303217018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303217018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303217018 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1538303217018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qtm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qtm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qtm1 " "Found entity 1: altsyncram_qtm1" {  } { { "db/altsyncram_qtm1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/altsyncram_qtm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303217127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303217127 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_frame_decoder:rx_eth_frame_decoder\|altera_eth_frame_decoder_pipeline_stage:ST_PLINE_STAGE\[1\].U_PLINE\|altera_eth_frame_decoder_pipeline_base:core\|altshift_taps:data1_rtl_0 " "Elaborated megafunction instantiation \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_frame_decoder:rx_eth_frame_decoder\|altera_eth_frame_decoder_pipeline_stage:ST_PLINE_STAGE\[1\].U_PLINE\|altera_eth_frame_decoder_pipeline_base:core\|altshift_taps:data1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303217392 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_frame_decoder:rx_eth_frame_decoder\|altera_eth_frame_decoder_pipeline_stage:ST_PLINE_STAGE\[1\].U_PLINE\|altera_eth_frame_decoder_pipeline_base:core\|altshift_taps:data1_rtl_0 " "Instantiated megafunction \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_frame_decoder:rx_eth_frame_decoder\|altera_eth_frame_decoder_pipeline_stage:ST_PLINE_STAGE\[1\].U_PLINE\|altera_eth_frame_decoder_pipeline_base:core\|altshift_taps:data1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303217392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303217392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303217392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303217392 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1538303217392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_nq31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_nq31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_nq31 " "Found entity 1: shift_taps_nq31" {  } { { "db/shift_taps_nq31.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/shift_taps_nq31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303217499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303217499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tg1 " "Found entity 1: altsyncram_9tg1" {  } { { "db/altsyncram_9tg1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/altsyncram_9tg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303217651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303217651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qif.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qif.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qif " "Found entity 1: cntr_qif" {  } { { "db/cntr_qif.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/cntr_qif.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303217779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303217779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_cac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_cac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_cac " "Found entity 1: cmpr_cac" {  } { { "db/cmpr_cac.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/cmpr_cac.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303217882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303217882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d2h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_d2h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d2h " "Found entity 1: cntr_d2h" {  } { { "db/cntr_d2h.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/cntr_d2h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303218020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303218020 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_crc:tx_eth_crc_inserter\|altshift_taps:pline_valid_1_rtl_0 " "Elaborated megafunction instantiation \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_crc:tx_eth_crc_inserter\|altshift_taps:pline_valid_1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303218202 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_crc:tx_eth_crc_inserter\|altshift_taps:pline_valid_1_rtl_0 " "Instantiated megafunction \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_crc:tx_eth_crc_inserter\|altshift_taps:pline_valid_1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303218202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303218202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 66 " "Parameter \"WIDTH\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303218202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303218202 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1538303218202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_9c41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_9c41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_9c41 " "Found entity 1: shift_taps_9c41" {  } { { "db/shift_taps_9c41.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/shift_taps_9c41.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303218303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303218303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jtg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jtg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jtg1 " "Found entity 1: altsyncram_jtg1" {  } { { "db/altsyncram_jtg1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/altsyncram_jtg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303218422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303218422 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer00\|multcore:mult_core\|altshift_taps:romout_rtl_0 " "Elaborated megafunction instantiation \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer00\|multcore:mult_core\|altshift_taps:romout_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303218656 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer00\|multcore:mult_core\|altshift_taps:romout_rtl_0 " "Instantiated megafunction \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer00\|multcore:mult_core\|altshift_taps:romout_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303218656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303218656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303218656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303218656 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1538303218656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_6c81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_6c81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_6c81 " "Found entity 1: shift_taps_6c81" {  } { { "db/shift_taps_6c81.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/shift_taps_6c81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303218754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303218754 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1538303219571 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "724 " "724 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1538303226895 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA/Ethernet/V2.8/Ethernet_10g/output_files/Ethernet_10g.map.smsg " "Generated suppressed messages file D:/FPGA/Ethernet/V2.8/Ethernet_10g/output_files/Ethernet_10g.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303229556 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "36 0 3 0 0 " "Adding 36 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1538303233477 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303233477 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4278 " "Implemented 4278 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1538303234641 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1538303234641 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4129 " "Implemented 4129 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1538303234641 ""} { "Info" "ICUT_CUT_TM_RAMS" "116 " "Implemented 116 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1538303234641 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1538303234641 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1538303234641 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 77 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 77 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5135 " "Peak virtual memory: 5135 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1538303234849 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 30 18:27:14 2018 " "Processing ended: Sun Sep 30 18:27:14 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1538303234849 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:28 " "Elapsed time: 00:01:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1538303234849 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:28 " "Total CPU time (on all processors): 00:01:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1538303234849 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303234849 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1538303236969 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1538303236975 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 30 18:27:16 2018 " "Processing started: Sun Sep 30 18:27:16 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1538303236975 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1538303236975 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Ethernet_10g -c Ethernet_10g " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Ethernet_10g -c Ethernet_10g" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1538303236976 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1538303237211 ""}
{ "Info" "0" "" "Project  = Ethernet_10g" {  } {  } 0 0 "Project  = Ethernet_10g" 0 0 "Fitter" 0 0 1538303237212 ""}
{ "Info" "0" "" "Revision = Ethernet_10g" {  } {  } 0 0 "Revision = Ethernet_10g" 0 0 "Fitter" 0 0 1538303237212 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1538303237589 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "4 2 " "Parallel compilation is enabled for 4 processors, but there are only 2 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Fitter" 0 -1 1538303237589 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Ethernet_10g 5SGXEA7N2F45C2 " "Selected device 5SGXEA7N2F45C2 for design \"Ethernet_10g\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1538303237646 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1538303237740 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1538303237740 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1538303238009 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1538303239678 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ BB38 " "Pin ~ALTERA_DATA0~ is reserved at location BB38" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/FPGA/Ethernet/V2.8/Ethernet_10g/" { { 0 { 0 ""} 0 12950 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1538303241554 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1538303241554 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1538303241560 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1538303241728 ""}
{ "Critical Warning" "WHSSI_RECONFIG_MISSING_CONTROLLER_TOP_MSG" "2 " "Fitter was unable to find Transceiver Reconfiguration Controllers associated with the following 2 transceiver PHY IP component blocks" { { "Info" "IHSSI_RECONFIG_MISSING_CONTROLLER_SUB_MSG" "Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst " "Avalon Memory Map block Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst" {  } {  } 0 184044 "Avalon Memory Map block %1!s!" 0 0 "Design Software" 0 -1 1538303268221 ""} { "Info" "IHSSI_RECONFIG_MISSING_CONTROLLER_SUB_MSG" "Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_plls:altera_pll_5G\|pll\[0\].avmm.stratixv_hssi_avmm_interface_inst " "Avalon Memory Map block Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_plls:altera_pll_5G\|pll\[0\].avmm.stratixv_hssi_avmm_interface_inst" {  } {  } 0 184044 "Avalon Memory Map block %1!s!" 0 0 "Design Software" 0 -1 1538303268221 ""}  } {  } 1 184043 "Fitter was unable to find Transceiver Reconfiguration Controllers associated with the following %1!d! transceiver PHY IP component blocks" 0 0 "Fitter" 0 -1 1538303268221 ""}
{ "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED_GROUP" "3 " "3 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." { { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "tx_serial_data_0_sig tx_serial_data_0_sig(n) " "differential I/O pin \"tx_serial_data_0_sig\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"tx_serial_data_0_sig(n)\"." {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { tx_serial_data_0_sig } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tx_serial_data_0_sig" } { 0 "tx_serial_data_0_sig(n)" } } } } { "Ethernet_10g.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Ethernet/V2.8/Ethernet_10g/" { { 0 { 0 ""} 0 502 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 530 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { tx_serial_data_0_sig(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1538303268264 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "pll_ref_clk_sig pll_ref_clk_sig(n) " "differential I/O pin \"pll_ref_clk_sig\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"pll_ref_clk_sig(n)\"." {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { pll_ref_clk_sig } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pll_ref_clk_sig" } { 0 "pll_ref_clk_sig(n)" } } } } { "Ethernet_10g.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Ethernet/V2.8/Ethernet_10g/" { { 0 { 0 ""} 0 503 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 528 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { pll_ref_clk_sig(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1538303268264 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "rx_serial_data_0_sig rx_serial_data_0_sig(n) " "differential I/O pin \"rx_serial_data_0_sig\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"rx_serial_data_0_sig(n)\"." {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { rx_serial_data_0_sig } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rx_serial_data_0_sig" } { 0 "rx_serial_data_0_sig(n)" } } } } { "Ethernet_10g.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Ethernet/V2.8/Ethernet_10g/" { { 0 { 0 ""} 0 501 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 529 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { rx_serial_data_0_sig(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1538303268264 ""}  } {  } 0 184025 "%1!d! differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." 0 0 "Fitter" 0 -1 1538303268264 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1538303268582 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y53_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y53_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~FRACTIONAL_PLL " "PLL Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1538303268937 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1538303268937 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "2 s (2 global) " "Promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 45 global CLKCTRL_G4 " "pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 45 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1538303269297 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|in_pld_10g_rx_pld_clk~CLKENA0 2969 global CLKCTRL_G2 " "Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|in_pld_10g_rx_pld_clk~CLKENA0 with 2969 fanout uses global clock CLKCTRL_G2" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1538303269297 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1538303269297 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1538303269300 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_xcvr_csr_common " "Entity alt_xcvr_csr_common" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_pll_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_pll_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303272719 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_is_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_is_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303272719 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_signaldetect*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_signaldetect*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303272719 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_pll_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_pll_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303272719 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_is_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_is_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303272719 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_signaldetect*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_signaldetect*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303272719 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1538303272719 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_xcvr_resync " "Entity alt_xcvr_resync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303272719 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1538303272719 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303272719 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1538303272719 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "csr_indexed_read_only_reg " "Entity csr_indexed_read_only_reg" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303272719 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[1\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[1\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303272719 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303272719 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303272719 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303272719 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303272719 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303272719 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303272719 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303272719 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303272719 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303272719 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303272719 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303272719 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303272719 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303272719 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303272719 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303272719 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303272719 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303272719 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303272719 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303272719 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303272719 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303272719 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303272719 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303272719 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1538303272719 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "csr_pcs10gbaser " "Entity csr_pcs10gbaser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_pcs10gbaser*altshift_taps*porta_datain_reg*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_pcs10gbaser*altshift_taps*porta_datain_reg*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303272719 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303272719 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303272719 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303272719 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303272719 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303272719 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303272719 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1538303272719 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_tbv1 " "Entity dcfifo_tbv1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe18\|dffe19a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe18\|dffe19a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303272719 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe15\|dffe16a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303272719 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1538303272719 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1538303272719 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *rdptr_g* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *rdptr_g* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA/17.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/intelFPGA/17.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1538303272769 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *ws_dgrp\|dffpipe_id9:dffpipe18\|dffe19a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *ws_dgrp\|dffpipe_id9:dffpipe18\|dffe19a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA/17.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/intelFPGA/17.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1538303272771 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <from> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "C:/intelFPGA/17.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/intelFPGA/17.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1538303272771 ""}  } { { "C:/intelFPGA/17.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/intelFPGA/17.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1538303272771 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <to> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is not an object ID" {  } { { "C:/intelFPGA/17.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/intelFPGA/17.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1538303272772 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *delayed_wrptr_g* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *delayed_wrptr_g* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA/17.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/intelFPGA/17.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1538303272772 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *rs_dgwp\|dffpipe_hd9:dffpipe15\|dffe16a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *rs_dgwp\|dffpipe_hd9:dffpipe15\|dffe16a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA/17.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/intelFPGA/17.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1538303272774 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <from> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "C:/intelFPGA/17.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/intelFPGA/17.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1538303272775 ""}  } { { "C:/intelFPGA/17.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/intelFPGA/17.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1538303272775 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <to> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is not an object ID" {  } { { "C:/intelFPGA/17.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/intelFPGA/17.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1538303272776 ""}
{ "Info" "ISTA_SDC_FOUND" "ipcore/Eth_10gmac/Eth_10gmac/altera_reset_controller.sdc " "Reading SDC File: 'ipcore/Eth_10gmac/Eth_10gmac/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1538303272842 ""}
{ "Info" "ISTA_SDC_FOUND" "ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1538303272967 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_st_handshake_clock_crosser.sdc 32 *altera_avalon_st_clock_crosser:*\|in_data_buffer* register " "Ignored filter at altera_avalon_st_handshake_clock_crosser.sdc(32): *altera_avalon_st_clock_crosser:*\|in_data_buffer* could not be matched with a register" {  } { { "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1538303272979 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_st_handshake_clock_crosser.sdc 32 *altera_avalon_st_clock_crosser:*\|out_data_buffer* register " "Ignored filter at altera_avalon_st_handshake_clock_crosser.sdc(32): *altera_avalon_st_clock_crosser:*\|out_data_buffer* could not be matched with a register" {  } { { "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1538303272982 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_avalon_st_handshake_clock_crosser.sdc 32 Argument <from> is an empty collection " "Ignored set_max_delay at altera_avalon_st_handshake_clock_crosser.sdc(32): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] 100 " "set_max_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] 100" {  } { { "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1538303272984 ""}  } { { "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1538303272984 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_avalon_st_handshake_clock_crosser.sdc 32 Argument <to> is an empty collection " "Ignored set_max_delay at altera_avalon_st_handshake_clock_crosser.sdc(32): Argument <to> is an empty collection" {  } { { "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1538303272985 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_avalon_st_handshake_clock_crosser.sdc 33 Argument <from> is an empty collection " "Ignored set_min_delay at altera_avalon_st_handshake_clock_crosser.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] -100 " "set_min_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] -100" {  } { { "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1538303272985 ""}  } { { "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1538303272985 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_avalon_st_handshake_clock_crosser.sdc 33 Argument <to> is an empty collection " "Ignored set_min_delay at altera_avalon_st_handshake_clock_crosser.sdc(33): Argument <to> is an empty collection" {  } { { "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1538303272985 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_st_handshake_clock_crosser.sdc 36 *altera_avalon_st_clock_crosser:*\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at altera_avalon_st_handshake_clock_crosser.sdc(36): *altera_avalon_st_clock_crosser:*\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" 36 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1538303272987 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_avalon_st_handshake_clock_crosser.sdc 36 Argument <to> is an empty collection " "Ignored set_max_delay at altera_avalon_st_handshake_clock_crosser.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] 100 " "set_max_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] 100" {  } { { "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1538303272988 ""}  } { { "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1538303272988 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_avalon_st_handshake_clock_crosser.sdc 37 Argument <to> is an empty collection " "Ignored set_min_delay at altera_avalon_st_handshake_clock_crosser.sdc(37): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] -100 " "set_min_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] -100" {  } { { "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1538303272988 ""}  } { { "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1538303272988 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_avalon_st_handshake_clock_crosser.sdc 43 argument -from with value \[get_registers \{*altera_avalon_st_clock_crosser:*\|in_data_buffer*\}\] contains zero elements " "Ignored set_net_delay at altera_avalon_st_handshake_clock_crosser.sdc(43): argument -from with value \[get_registers \{*altera_avalon_st_clock_crosser:*\|in_data_buffer*\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] -max 2 " "set_net_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] -max 2" {  } { { "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1538303272990 ""}  } { { "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1538303272990 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_avalon_st_handshake_clock_crosser.sdc 44 argument -to with value \[get_registers \{*altera_avalon_st_clock_crosser:*\|altera_std_synchronizer_nocut:*\|din_s1\}\] contains zero elements " "Ignored set_net_delay at altera_avalon_st_handshake_clock_crosser.sdc(44): argument -to with value \[get_registers \{*altera_avalon_st_clock_crosser:*\|altera_std_synchronizer_nocut:*\|din_s1\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] -max 2 " "set_net_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] -max 2" {  } { { "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1538303272991 ""}  } { { "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1538303272991 ""}
{ "Info" "ISTA_SDC_FOUND" "ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_dc_fifo.sdc " "Reading SDC File: 'ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_dc_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1538303273003 ""}
{ "Info" "ISTA_SDC_FOUND" "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/alt_10gbaser_phy.sdc " "Reading SDC File: 'ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/alt_10gbaser_phy.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1538303273140 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1538303273274 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1538303273293 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538303273355 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA75 " "From: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA75" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538303273355 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~FRACTIONAL_PLL\|refclkin  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~FRACTIONAL_PLLFBCLKID " "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~FRACTIONAL_PLL\|refclkin  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538303273355 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_REFCLK_SELECT  from: refiqclk\[1\]  to: clkout " "Cell: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_REFCLK_SELECT  from: refiqclk\[1\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538303273355 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_rx_pcs\|wys\|rxpldclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_rx_pcs_rbc:inst_sv_hssi_10g_rx_pcs\|syncdatain " "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_rx_pcs\|wys\|rxpldclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_rx_pcs_rbc:inst_sv_hssi_10g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538303273355 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_rx_pcs\|wys\|rxpmaclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_rx_pcs_rbc:inst_sv_hssi_10g_rx_pcs\|wys~SYNC_DATA_REG32 " "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_rx_pcs\|wys\|rxpmaclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_rx_pcs_rbc:inst_sv_hssi_10g_rx_pcs\|wys~SYNC_DATA_REG32" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538303273355 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpldclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|syncdatain " "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpldclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538303273355 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpmaclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|wys~SYNC_DATA_REG7 " "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpmaclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|wys~SYNC_DATA_REG7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538303273355 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs " "Cell: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538303273355 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|pclk\[1\]  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|pclk\[1\]  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538303273355 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538303273355 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1538303273355 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1538303273422 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1538303273423 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1538303273426 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 21 clocks " "Found 21 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1538303273427 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1538303273427 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.551 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|altera_pll_5G\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout " "   1.551 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|altera_pll_5G\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1538303273427 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.193 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|altera_pll_5G\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " "   0.193 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|altera_pll_5G\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1538303273427 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.198 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~FRACTIONAL_PLL\|vcoph\[0\] " "   3.198 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1538303273427 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.397 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk " "   6.397 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1538303273427 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.860 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_rx_pcs\|wys\|rxclkout " "   3.860 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_rx_pcs\|wys\|rxclkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1538303273427 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.877 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txclkout " "   3.877 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txclkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1538303273427 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.551 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_clkmux_nopcie.cdr_refclk_mux0\|clkout " "   1.551 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_clkmux_nopcie.cdr_refclk_mux0\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1538303273427 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.193 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " "   0.193 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1538303273427 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.369 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk33pcs " "   6.369 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk33pcs" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1538303273427 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.860 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " "   3.860 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1538303273427 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.969 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse " "   0.969 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1538303273427 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.193 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp " "   0.193 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1538303273427 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.969 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " "   0.969 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1538303273427 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.938 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\] " "   1.938 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1538303273427 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.877 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " "   3.877 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1538303273427 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   7.755 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " "   7.755 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1538303273427 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   OSC_50_B3B " "  20.000   OSC_50_B3B" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1538303273427 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1538303273427 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  10.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1538303273427 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.551 pll_ref_clk_sig " "   1.551 pll_ref_clk_sig" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1538303273427 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 SPI_LMK04906_Config:SPI_LMK04906_Config_inst\|clk_cnt\[1\] " "   1.000 SPI_LMK04906_Config:SPI_LMK04906_Config_inst\|clk_cnt\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1538303273427 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1538303273427 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1538303273681 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1538303273691 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1538303273715 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1538303273732 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1538303273733 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1538303273742 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1538303274766 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "18 Block RAM " "Packed 18 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1538303274779 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1538303274779 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:34 " "Fitter preparation operations ending: elapsed time is 00:00:34" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1538303275400 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1538303308028 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1538303314260 ""}
{ "Warning" "WFITAPI_FITAPI_WARNING_WARN_USER_OF_AUTO_POWER_UP_EQUIVALENT_LUTRAM_CONVERSION" "50 " "Fitter has implemented the following 50 RAMs using MLAB locations, which can behave differently during power up than dedicated RAM locations" { { "Info" "IFITAPI_FITAPI_INFO_ABOUT_AUTO_POWER_UP_EQUIVALENT_LUTRAM_CONVERSION" "" "For more information about RAMs, refer to the Fitter RAM Summary report." {  } {  } 0 170241 "For more information about RAMs, refer to the Fitter RAM Summary report." 0 0 "Design Software" 0 -1 1538303336763 ""}  } {  } 0 170052 "Fitter has implemented the following %1!d! RAMs using MLAB locations, which can behave differently during power up than dedicated RAM locations" 0 0 "Fitter" 0 -1 1538303336763 ""}
{ "Info" "IFITAPI_FITAPI_INFO_INFORM_USER_OF_CARE_PAUSED_READ_EQUIVALENT_LUTRAM_CONVERSION" "50 " "Fitter has implemented the following 50 RAMs using MLAB locations, which will have the same paused read capabilities as dedicated RAM locations" { { "Info" "IFITAPI_FITAPI_INFO_ABOUT_AUTO_POWER_UP_EQUIVALENT_LUTRAM_CONVERSION" "" "For more information about RAMs, refer to the Fitter RAM Summary report." {  } {  } 0 170241 "For more information about RAMs, refer to the Fitter RAM Summary report." 0 0 "Design Software" 0 -1 1538303336764 ""}  } {  } 0 170056 "Fitter has implemented the following %1!d! RAMs using MLAB locations, which will have the same paused read capabilities as dedicated RAM locations" 0 0 "Fitter" 0 -1 1538303336764 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:27 " "Fitter placement preparation operations ending: elapsed time is 00:00:27" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1538303336764 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1538303360872 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1538303378276 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:18 " "Fitter placement operations ending: elapsed time is 00:00:18" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1538303378276 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1538303392213 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X11_Y35 X22_Y46 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X11_Y35 to location X22_Y46" {  } { { "loc" "" { Generic "D:/FPGA/Ethernet/V2.8/Ethernet_10g/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X11_Y35 to location X22_Y46"} { { 12 { 0 ""} 11 35 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1538303430687 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1538303430687 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1538303440226 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1538303440226 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:22 " "Fitter routing operations ending: elapsed time is 00:00:22" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1538303440340 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 22.16 " "Total time spent on timing analysis during the Fitter is 22.16 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1538303446172 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1538303446562 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1538303447664 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1538303447854 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1538303448773 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1538303454088 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1538303455176 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA/Ethernet/V2.8/Ethernet_10g/output_files/Ethernet_10g.fit.smsg " "Generated suppressed messages file D:/FPGA/Ethernet/V2.8/Ethernet_10g/output_files/Ethernet_10g.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1538303456465 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 26 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "9073 " "Peak virtual memory: 9073 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1538303460439 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 30 18:31:00 2018 " "Processing ended: Sun Sep 30 18:31:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1538303460439 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:44 " "Elapsed time: 00:03:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1538303460439 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:25 " "Total CPU time (on all processors): 00:06:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1538303460439 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1538303460439 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1538303466035 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1538303466041 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 30 18:31:05 2018 " "Processing started: Sun Sep 30 18:31:05 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1538303466041 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1538303466041 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Ethernet_10g -c Ethernet_10g " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Ethernet_10g -c Ethernet_10g" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1538303466041 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1538303519427 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5361 " "Peak virtual memory: 5361 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1538303541310 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 30 18:32:21 2018 " "Processing ended: Sun Sep 30 18:32:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1538303541310 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:16 " "Elapsed time: 00:01:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1538303541310 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:04 " "Total CPU time (on all processors): 00:01:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1538303541310 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1538303541310 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1538303543471 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1538303544936 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1538303544942 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 30 18:32:24 2018 " "Processing started: Sun Sep 30 18:32:24 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1538303544942 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538303544942 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Ethernet_10g -c Ethernet_10g " "Command: quartus_sta Ethernet_10g -c Ethernet_10g" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538303544942 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1538303545818 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538303548656 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "4 2 " "Parallel compilation is enabled for 4 processors, but there are only 2 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "TimeQuest Timing Analyzer" 0 -1 1538303548656 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538303548789 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538303548789 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_xcvr_csr_common " "Entity alt_xcvr_csr_common" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_pll_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_pll_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303551731 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_is_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_is_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303551731 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_signaldetect*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_signaldetect*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303551731 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_pll_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_pll_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303551731 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_is_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_is_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303551731 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_signaldetect*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_signaldetect*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303551731 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1538303551731 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_xcvr_resync " "Entity alt_xcvr_resync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303551731 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1538303551731 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303551731 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1538303551731 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "csr_indexed_read_only_reg " "Entity csr_indexed_read_only_reg" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303551731 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[1\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[1\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303551731 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303551731 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303551731 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303551731 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303551731 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303551731 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303551731 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303551731 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303551731 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303551731 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303551731 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303551731 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303551731 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303551731 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303551731 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303551731 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303551731 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303551731 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303551731 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303551731 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303551731 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303551731 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303551731 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303551731 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1538303551731 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "csr_pcs10gbaser " "Entity csr_pcs10gbaser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_pcs10gbaser*altshift_taps*porta_datain_reg*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_pcs10gbaser*altshift_taps*porta_datain_reg*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303551731 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303551731 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303551731 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303551731 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303551731 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303551731 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303551731 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1538303551731 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_tbv1 " "Entity dcfifo_tbv1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe18\|dffe19a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe18\|dffe19a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303551731 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe15\|dffe16a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303551731 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1538303551731 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538303551731 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 *rdptr_g* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): *rdptr_g* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA/17.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA/17.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538303551776 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 *ws_dgrp\|dffpipe_id9:dffpipe18\|dffe19a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): *ws_dgrp\|dffpipe_id9:dffpipe18\|dffe19a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA/17.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA/17.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538303551779 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <from> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/intelFPGA/17.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA/17.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1538303551780 ""}  } { { "C:/intelFPGA/17.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA/17.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538303551780 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is not an object ID" {  } { { "C:/intelFPGA/17.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA/17.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538303551780 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 *delayed_wrptr_g* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): *delayed_wrptr_g* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA/17.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA/17.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538303551781 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 *rs_dgwp\|dffpipe_hd9:dffpipe15\|dffe16a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): *rs_dgwp\|dffpipe_hd9:dffpipe15\|dffe16a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA/17.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA/17.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538303551783 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <from> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/intelFPGA/17.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA/17.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1538303551784 ""}  } { { "C:/intelFPGA/17.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA/17.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538303551784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is not an object ID" {  } { { "C:/intelFPGA/17.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA/17.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538303551784 ""}
{ "Info" "ISTA_SDC_FOUND" "ipcore/Eth_10gmac/Eth_10gmac/altera_reset_controller.sdc " "Reading SDC File: 'ipcore/Eth_10gmac/Eth_10gmac/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538303551785 ""}
{ "Info" "ISTA_SDC_FOUND" "ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538303551815 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_st_handshake_clock_crosser.sdc 32 *altera_avalon_st_clock_crosser:*\|in_data_buffer* register " "Ignored filter at altera_avalon_st_handshake_clock_crosser.sdc(32): *altera_avalon_st_clock_crosser:*\|in_data_buffer* could not be matched with a register" {  } { { "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538303551816 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_st_handshake_clock_crosser.sdc 32 *altera_avalon_st_clock_crosser:*\|out_data_buffer* register " "Ignored filter at altera_avalon_st_handshake_clock_crosser.sdc(32): *altera_avalon_st_clock_crosser:*\|out_data_buffer* could not be matched with a register" {  } { { "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538303551817 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_avalon_st_handshake_clock_crosser.sdc 32 Argument <from> is an empty collection " "Ignored set_max_delay at altera_avalon_st_handshake_clock_crosser.sdc(32): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] 100 " "set_max_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] 100" {  } { { "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1538303551817 ""}  } { { "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538303551817 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_avalon_st_handshake_clock_crosser.sdc 32 Argument <to> is an empty collection " "Ignored set_max_delay at altera_avalon_st_handshake_clock_crosser.sdc(32): Argument <to> is an empty collection" {  } { { "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538303551818 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_avalon_st_handshake_clock_crosser.sdc 33 Argument <from> is an empty collection " "Ignored set_min_delay at altera_avalon_st_handshake_clock_crosser.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] -100 " "set_min_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] -100" {  } { { "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1538303551818 ""}  } { { "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538303551818 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_avalon_st_handshake_clock_crosser.sdc 33 Argument <to> is an empty collection " "Ignored set_min_delay at altera_avalon_st_handshake_clock_crosser.sdc(33): Argument <to> is an empty collection" {  } { { "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538303551818 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_st_handshake_clock_crosser.sdc 36 *altera_avalon_st_clock_crosser:*\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at altera_avalon_st_handshake_clock_crosser.sdc(36): *altera_avalon_st_clock_crosser:*\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" 36 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538303551820 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_avalon_st_handshake_clock_crosser.sdc 36 Argument <to> is an empty collection " "Ignored set_max_delay at altera_avalon_st_handshake_clock_crosser.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] 100 " "set_max_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] 100" {  } { { "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1538303551820 ""}  } { { "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538303551820 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_avalon_st_handshake_clock_crosser.sdc 37 Argument <to> is an empty collection " "Ignored set_min_delay at altera_avalon_st_handshake_clock_crosser.sdc(37): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] -100 " "set_min_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] -100" {  } { { "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1538303551821 ""}  } { { "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538303551821 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_avalon_st_handshake_clock_crosser.sdc 43 argument -from with value \[get_registers \{*altera_avalon_st_clock_crosser:*\|in_data_buffer*\}\] contains zero elements " "Ignored set_net_delay at altera_avalon_st_handshake_clock_crosser.sdc(43): argument -from with value \[get_registers \{*altera_avalon_st_clock_crosser:*\|in_data_buffer*\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] -max 2 " "set_net_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] -max 2" {  } { { "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1538303551821 ""}  } { { "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538303551821 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_avalon_st_handshake_clock_crosser.sdc 44 argument -to with value \[get_registers \{*altera_avalon_st_clock_crosser:*\|altera_std_synchronizer_nocut:*\|din_s1\}\] contains zero elements " "Ignored set_net_delay at altera_avalon_st_handshake_clock_crosser.sdc(44): argument -to with value \[get_registers \{*altera_avalon_st_clock_crosser:*\|altera_std_synchronizer_nocut:*\|din_s1\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] -max 2 " "set_net_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] -max 2" {  } { { "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1538303551821 ""}  } { { "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538303551821 ""}
{ "Info" "ISTA_SDC_FOUND" "ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_dc_fifo.sdc " "Reading SDC File: 'ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_dc_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538303551827 ""}
{ "Info" "ISTA_SDC_FOUND" "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/alt_10gbaser_phy.sdc " "Reading SDC File: 'ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/alt_10gbaser_phy.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538303551946 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538303552009 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name OSC_50_B3B OSC_50_B3B " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name OSC_50_B3B OSC_50_B3B" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1538303552025 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 1.551 -waveform \{0.000 0.775\} -name pll_ref_clk_sig pll_ref_clk_sig " "create_clock -period 1.551 -waveform \{0.000 0.775\} -name pll_ref_clk_sig pll_ref_clk_sig" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1538303552025 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.193 -name \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} " "create_clock -period 0.193 -name \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1538303552025 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\} -divide_by 5 -duty_cycle 50.00 -name \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\} -divide_by 5 -duty_cycle 50.00 -name \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1538303552025 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\} -duty_cycle 50.00 -name \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\} -duty_cycle 50.00 -name \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1538303552025 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\} -divide_by 5 -duty_cycle 50.00 -name \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\} -divide_by 5 -duty_cycle 50.00 -name \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1538303552025 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\} -divide_by 10 -duty_cycle 50.00 -name \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\} -divide_by 10 -duty_cycle 50.00 -name \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1538303552025 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\} -divide_by 20 -duty_cycle 50.00 -name \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\} -divide_by 20 -duty_cycle 50.00 -name \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1538303552025 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\} -divide_by 40 -duty_cycle 50.00 -name \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\} -divide_by 40 -duty_cycle 50.00 -name \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1538303552025 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|altera_pll_5G\|pll\[0\].pll.cmu_pll.tx_pll\|refclk\} -multiply_by 8 -duty_cycle 50.00 -name \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|altera_pll_5G\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|altera_pll_5G\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} " "create_generated_clock -source \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|altera_pll_5G\|pll\[0\].pll.cmu_pll.tx_pll\|refclk\} -multiply_by 8 -duty_cycle 50.00 -name \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|altera_pll_5G\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|altera_pll_5G\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1538303552025 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|altera_pll_5G\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|refiqclk1\} -duty_cycle 50.00 -name \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|altera_pll_5G\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout\} \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|altera_pll_5G\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout\} " "create_generated_clock -source \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|altera_pll_5G\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|refiqclk1\} -duty_cycle 50.00 -name \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|altera_pll_5G\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout\} \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|altera_pll_5G\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1538303552025 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_clkmux_nopcie.cdr_refclk_mux0\|refiqclk1\} -duty_cycle 50.00 -name \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_clkmux_nopcie.cdr_refclk_mux0\|clkout\} \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_clkmux_nopcie.cdr_refclk_mux0\|clkout\} " "create_generated_clock -source \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_clkmux_nopcie.cdr_refclk_mux0\|refiqclk1\} -duty_cycle 50.00 -name \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_clkmux_nopcie.cdr_refclk_mux0\|clkout\} \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_clkmux_nopcie.cdr_refclk_mux0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1538303552025 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_rx_pcs\|wys\|rxpmaclk\} -duty_cycle 50.00 -name \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_rx_pcs\|wys\|rxclkout\} \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_rx_pcs\|wys\|rxclkout\} " "create_generated_clock -source \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_rx_pcs\|wys\|rxpmaclk\} -duty_cycle 50.00 -name \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_rx_pcs\|wys\|rxclkout\} \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_rx_pcs\|wys\|rxclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1538303552025 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 40 -multiply_by 2 -duty_cycle 50.00 -name \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} " "create_generated_clock -source \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 40 -multiply_by 2 -duty_cycle 50.00 -name \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1538303552025 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 40 -duty_cycle 50.00 -name \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk33pcs\} \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk33pcs\} " "create_generated_clock -source \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 40 -duty_cycle 50.00 -name \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk33pcs\} \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk33pcs\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1538303552025 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpmaclk\} -duty_cycle 50.00 -name \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txclkout\} \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txclkout\} " "create_generated_clock -source \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpmaclk\} -duty_cycle 50.00 -name \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txclkout\} \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1538303552025 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1538303552025 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1538303552025 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~FRACTIONAL_PLL\|refclkin\} -divide_by 66 -multiply_by 32 -duty_cycle 50.00 -name \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~FRACTIONAL_PLL\|vcoph\[0\]\} \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~FRACTIONAL_PLL\|refclkin\} -divide_by 66 -multiply_by 32 -duty_cycle 50.00 -name \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~FRACTIONAL_PLL\|vcoph\[0\]\} \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1538303552025 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk\} \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk\} \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1538303552025 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1538303552025 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1538303552025 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1538303552025 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1538303552025 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000 " "set_max_delay -from \[get_ports \{ Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1538303552025 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000 " "set_min_delay -from \[get_ports \{ Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1538303552025 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000 " "set_max_delay -from \[get_ports \{ Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1538303552025 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000 " "set_min_delay -from \[get_ports \{ Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1538303552025 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1538303552025 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1538303552025 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538303552025 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538303552028 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SPI_LMK04906_Config:SPI_LMK04906_Config_inst\|clk_cnt\[1\] SPI_LMK04906_Config:SPI_LMK04906_Config_inst\|clk_cnt\[1\] " "create_clock -period 1.000 -name SPI_LMK04906_Config:SPI_LMK04906_Config_inst\|clk_cnt\[1\] SPI_LMK04906_Config:SPI_LMK04906_Config_inst\|clk_cnt\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1538303552148 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538303552148 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538303552224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA75 " "From: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA75" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538303552224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~FRACTIONAL_PLL\|refclkin  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~FRACTIONAL_PLLFBCLKID " "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~FRACTIONAL_PLL\|refclkin  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538303552224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_REFCLK_SELECT  from: refiqclk\[1\]  to: clkout " "Cell: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_REFCLK_SELECT  from: refiqclk\[1\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538303552224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_rx_pcs\|wys\|rxpldclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_rx_pcs_rbc:inst_sv_hssi_10g_rx_pcs\|syncdatain " "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_rx_pcs\|wys\|rxpldclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_rx_pcs_rbc:inst_sv_hssi_10g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538303552224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_rx_pcs\|wys\|rxpmaclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_rx_pcs_rbc:inst_sv_hssi_10g_rx_pcs\|wys~SYNC_DATA_REG32 " "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_rx_pcs\|wys\|rxpmaclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_rx_pcs_rbc:inst_sv_hssi_10g_rx_pcs\|wys~SYNC_DATA_REG32" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538303552224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpldclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|syncdatain " "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpldclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538303552224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpmaclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|wys~SYNC_DATA_REG7 " "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpmaclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|wys~SYNC_DATA_REG7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538303552224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs " "Cell: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538303552224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|pclk\[1\]  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|pclk\[1\]  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538303552224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538303552224 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1538303552224 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538303552271 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538303552273 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1538303552281 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 85C Model" {  } {  } 0 0 "Analyzing Slow 900mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1538303552348 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1538303552804 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538303552804 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.168 " "Worst-case setup slack is -2.168" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303552904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303552904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.168              -2.168 OSC_50_B3B  " "   -2.168              -2.168 OSC_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303552904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.878            -128.970 SPI_LMK04906_Config:SPI_LMK04906_Config_inst\|clk_cnt\[1\]  " "   -1.878            -128.970 SPI_LMK04906_Config:SPI_LMK04906_Config_inst\|clk_cnt\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303552904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.521               0.000 pll_ref_clk_sig  " "    1.521               0.000 pll_ref_clk_sig " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303552904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.256               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk  " "    2.256               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303552904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.611               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.611               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303552904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.253               0.000 n/a  " "   12.253               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303552904 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538303552904 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.086 " "Worst-case hold slack is 0.086" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303552990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303552990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.086               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk  " "    0.086               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303552990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.144               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303552990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.227               0.000 OSC_50_B3B  " "    0.227               0.000 OSC_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303552990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 SPI_LMK04906_Config:SPI_LMK04906_Config_inst\|clk_cnt\[1\]  " "    0.386               0.000 SPI_LMK04906_Config:SPI_LMK04906_Config_inst\|clk_cnt\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303552990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.250               0.000 pll_ref_clk_sig  " "    1.250               0.000 pll_ref_clk_sig " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303552990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.113               0.000 n/a  " "   16.113               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303552990 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538303552990 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.176 " "Worst-case recovery slack is 3.176" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303553040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303553040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.176               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk  " "    3.176               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303553040 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538303553040 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.353 " "Worst-case removal slack is 0.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303553095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303553095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk  " "    0.353               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303553095 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538303553095 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303553117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303553117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -42.552 SPI_LMK04906_Config:SPI_LMK04906_Config_inst\|clk_cnt\[1\]  " "   -0.394             -42.552 SPI_LMK04906_Config:SPI_LMK04906_Config_inst\|clk_cnt\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303553117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.096               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|altera_pll_5G\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr  " "    0.096               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|altera_pll_5G\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303553117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.096               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes  " "    0.096               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303553117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 pll_ref_clk_sig  " "    0.301               0.000 pll_ref_clk_sig " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303553117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.775               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|altera_pll_5G\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout  " "    0.775               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|altera_pll_5G\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303553117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.599               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.599               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303553117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303553117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.801               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    1.801               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303553117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.935               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]  " "    1.935               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303553117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.321               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk  " "    2.321               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303553117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.409               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.409               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303553117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.403               0.000 OSC_50_B3B  " "    9.403               0.000 OSC_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303553117 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538303553117 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 43 synchronizer chains. " "Report Metastability: Found 43 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538303553270 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538303553270 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 43 " "Number of Synchronizer Chains Found: 43" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538303553270 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538303553270 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.488 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.488" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538303553270 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 10.833 ns " "Worst Case Available Settling Time: 10.833 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538303553270 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538303553270 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538303553270 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1995.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1995.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538303553270 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538303553270 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538303553270 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538303553270 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 0C Model" {  } {  } 0 0 "Analyzing Slow 900mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1538303553288 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538303553405 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538303559363 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538303559994 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA75 " "From: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA75" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538303559994 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~FRACTIONAL_PLL\|refclkin  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~FRACTIONAL_PLLFBCLKID " "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~FRACTIONAL_PLL\|refclkin  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538303559994 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_REFCLK_SELECT  from: refiqclk\[1\]  to: clkout " "Cell: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_REFCLK_SELECT  from: refiqclk\[1\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538303559994 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_rx_pcs\|wys\|rxpldclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_rx_pcs_rbc:inst_sv_hssi_10g_rx_pcs\|syncdatain " "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_rx_pcs\|wys\|rxpldclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_rx_pcs_rbc:inst_sv_hssi_10g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538303559994 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_rx_pcs\|wys\|rxpmaclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_rx_pcs_rbc:inst_sv_hssi_10g_rx_pcs\|wys~SYNC_DATA_REG32 " "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_rx_pcs\|wys\|rxpmaclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_rx_pcs_rbc:inst_sv_hssi_10g_rx_pcs\|wys~SYNC_DATA_REG32" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538303559994 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpldclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|syncdatain " "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpldclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538303559994 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpmaclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|wys~SYNC_DATA_REG7 " "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpmaclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|wys~SYNC_DATA_REG7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538303559994 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs " "Cell: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538303559994 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|pclk\[1\]  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|pclk\[1\]  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538303559994 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538303559994 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1538303559994 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538303559997 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1538303560142 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538303560142 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.758 " "Worst-case setup slack is -1.758" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303560148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303560148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.758            -119.738 SPI_LMK04906_Config:SPI_LMK04906_Config_inst\|clk_cnt\[1\]  " "   -1.758            -119.738 SPI_LMK04906_Config:SPI_LMK04906_Config_inst\|clk_cnt\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303560148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.715              -1.715 OSC_50_B3B  " "   -1.715              -1.715 OSC_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303560148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.521               0.000 pll_ref_clk_sig  " "    1.521               0.000 pll_ref_clk_sig " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303560148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.579               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk  " "    2.579               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303560148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.857               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.857               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303560148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.321               0.000 n/a  " "   12.321               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303560148 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538303560148 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303560197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303560197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk  " "    0.178               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303560197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.219               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.219               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303560197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.225               0.000 OSC_50_B3B  " "    0.225               0.000 OSC_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303560197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 SPI_LMK04906_Config:SPI_LMK04906_Config_inst\|clk_cnt\[1\]  " "    0.393               0.000 SPI_LMK04906_Config:SPI_LMK04906_Config_inst\|clk_cnt\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303560197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.250               0.000 pll_ref_clk_sig  " "    1.250               0.000 pll_ref_clk_sig " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303560197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.158               0.000 n/a  " "   16.158               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303560197 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538303560197 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.506 " "Worst-case recovery slack is 3.506" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303560224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303560224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.506               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk  " "    3.506               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303560224 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538303560224 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.405 " "Worst-case removal slack is 0.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303560249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303560249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk  " "    0.405               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303560249 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538303560249 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303560263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303560263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -42.552 SPI_LMK04906_Config:SPI_LMK04906_Config_inst\|clk_cnt\[1\]  " "   -0.394             -42.552 SPI_LMK04906_Config:SPI_LMK04906_Config_inst\|clk_cnt\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303560263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.096               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|altera_pll_5G\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr  " "    0.096               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|altera_pll_5G\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303560263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.096               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes  " "    0.096               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303560263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 pll_ref_clk_sig  " "    0.301               0.000 pll_ref_clk_sig " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303560263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.775               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|altera_pll_5G\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout  " "    0.775               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|altera_pll_5G\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303560263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.599               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.599               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303560263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303560263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.776               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    1.776               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303560263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.936               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]  " "    1.936               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303560263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.375               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk  " "    2.375               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303560263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.417               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.417               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303560263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.354               0.000 OSC_50_B3B  " "    9.354               0.000 OSC_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303560263 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538303560263 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 43 synchronizer chains. " "Report Metastability: Found 43 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538303560311 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538303560311 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 43 " "Number of Synchronizer Chains Found: 43" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538303560311 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538303560311 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.488 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.488" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538303560311 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 11.020 ns " "Worst Case Available Settling Time: 11.020 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538303560311 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538303560311 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538303560311 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 449.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 449.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538303560311 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538303560311 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538303560311 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538303560311 ""}
{ "Info" "0" "" "Analyzing Fast 900mV 85C Model" {  } {  } 0 0 "Analyzing Fast 900mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1538303560335 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538303560863 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538303565735 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538303566267 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA75 " "From: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA75" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538303566267 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~FRACTIONAL_PLL\|refclkin  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~FRACTIONAL_PLLFBCLKID " "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~FRACTIONAL_PLL\|refclkin  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538303566267 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_REFCLK_SELECT  from: refiqclk\[1\]  to: clkout " "Cell: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_REFCLK_SELECT  from: refiqclk\[1\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538303566267 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_rx_pcs\|wys\|rxpldclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_rx_pcs_rbc:inst_sv_hssi_10g_rx_pcs\|syncdatain " "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_rx_pcs\|wys\|rxpldclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_rx_pcs_rbc:inst_sv_hssi_10g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538303566267 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_rx_pcs\|wys\|rxpmaclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_rx_pcs_rbc:inst_sv_hssi_10g_rx_pcs\|wys~SYNC_DATA_REG32 " "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_rx_pcs\|wys\|rxpmaclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_rx_pcs_rbc:inst_sv_hssi_10g_rx_pcs\|wys~SYNC_DATA_REG32" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538303566267 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpldclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|syncdatain " "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpldclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538303566267 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpmaclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|wys~SYNC_DATA_REG7 " "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpmaclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|wys~SYNC_DATA_REG7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538303566267 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs " "Cell: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538303566267 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|pclk\[1\]  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|pclk\[1\]  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538303566267 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538303566267 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1538303566267 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538303566268 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1538303566305 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538303566305 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.369 " "Worst-case setup slack is -1.369" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303566320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303566320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.369              -1.369 OSC_50_B3B  " "   -1.369              -1.369 OSC_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303566320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.965             -52.508 SPI_LMK04906_Config:SPI_LMK04906_Config_inst\|clk_cnt\[1\]  " "   -0.965             -52.508 SPI_LMK04906_Config:SPI_LMK04906_Config_inst\|clk_cnt\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303566320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.521               0.000 pll_ref_clk_sig  " "    1.521               0.000 pll_ref_clk_sig " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303566320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.698               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk  " "    3.698               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303566320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.440               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.440               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303566320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.356               0.000 n/a  " "   14.356               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303566320 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538303566320 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.087 " "Worst-case hold slack is 0.087" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303566367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303566367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.087               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk  " "    0.087               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303566367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.087               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.087               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303566367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.132               0.000 OSC_50_B3B  " "    0.132               0.000 OSC_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303566367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.235               0.000 SPI_LMK04906_Config:SPI_LMK04906_Config_inst\|clk_cnt\[1\]  " "    0.235               0.000 SPI_LMK04906_Config:SPI_LMK04906_Config_inst\|clk_cnt\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303566367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.250               0.000 pll_ref_clk_sig  " "    1.250               0.000 pll_ref_clk_sig " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303566367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.496               0.000 n/a  " "   14.496               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303566367 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538303566367 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.222 " "Worst-case recovery slack is 4.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303566396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303566396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.222               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk  " "    4.222               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303566396 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538303566396 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.240 " "Worst-case removal slack is 0.240" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303566416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303566416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.240               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk  " "    0.240               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303566416 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538303566416 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.096 " "Worst-case minimum pulse width slack is 0.096" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303566425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303566425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.096               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|altera_pll_5G\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr  " "    0.096               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|altera_pll_5G\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303566425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.096               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes  " "    0.096               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303566425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167               0.000 SPI_LMK04906_Config:SPI_LMK04906_Config_inst\|clk_cnt\[1\]  " "    0.167               0.000 SPI_LMK04906_Config:SPI_LMK04906_Config_inst\|clk_cnt\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303566425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 pll_ref_clk_sig  " "    0.301               0.000 pll_ref_clk_sig " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303566425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.775               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|altera_pll_5G\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout  " "    0.775               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|altera_pll_5G\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303566425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.599               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.599               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303566425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303566425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.880               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    1.880               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303566425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.925               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]  " "    1.925               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303566425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.372               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk  " "    2.372               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303566425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.651               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.651               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303566425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.700               0.000 OSC_50_B3B  " "    9.700               0.000 OSC_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303566425 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538303566425 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 43 synchronizer chains. " "Report Metastability: Found 43 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538303566484 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538303566484 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 43 " "Number of Synchronizer Chains Found: 43" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538303566484 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538303566484 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.488 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.488" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538303566484 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 11.566 ns " "Worst Case Available Settling Time: 11.566 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538303566484 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538303566484 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538303566484 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1995.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1995.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538303566484 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538303566484 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538303566484 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538303566484 ""}
{ "Info" "0" "" "Analyzing Fast 900mV 0C Model" {  } {  } 0 0 "Analyzing Fast 900mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1538303566504 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538303567570 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA75 " "From: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA75" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538303567570 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~FRACTIONAL_PLL\|refclkin  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~FRACTIONAL_PLLFBCLKID " "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~FRACTIONAL_PLL\|refclkin  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538303567570 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_REFCLK_SELECT  from: refiqclk\[1\]  to: clkout " "Cell: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_REFCLK_SELECT  from: refiqclk\[1\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538303567570 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_rx_pcs\|wys\|rxpldclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_rx_pcs_rbc:inst_sv_hssi_10g_rx_pcs\|syncdatain " "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_rx_pcs\|wys\|rxpldclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_rx_pcs_rbc:inst_sv_hssi_10g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538303567570 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_rx_pcs\|wys\|rxpmaclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_rx_pcs_rbc:inst_sv_hssi_10g_rx_pcs\|wys~SYNC_DATA_REG32 " "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_rx_pcs\|wys\|rxpmaclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_rx_pcs_rbc:inst_sv_hssi_10g_rx_pcs\|wys~SYNC_DATA_REG32" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538303567570 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpldclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|syncdatain " "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpldclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538303567570 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpmaclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|wys~SYNC_DATA_REG7 " "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpmaclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|wys~SYNC_DATA_REG7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538303567570 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs " "Cell: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538303567570 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|pclk\[1\]  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|pclk\[1\]  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538303567570 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538303567570 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1538303567570 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538303567572 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1538303567627 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538303567627 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.236 " "Worst-case setup slack is -1.236" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303567636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303567636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.236              -1.236 OSC_50_B3B  " "   -1.236              -1.236 OSC_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303567636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.853             -44.887 SPI_LMK04906_Config:SPI_LMK04906_Config_inst\|clk_cnt\[1\]  " "   -0.853             -44.887 SPI_LMK04906_Config:SPI_LMK04906_Config_inst\|clk_cnt\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303567636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.521               0.000 pll_ref_clk_sig  " "    1.521               0.000 pll_ref_clk_sig " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303567636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.915               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk  " "    3.915               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303567636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.590               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.590               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303567636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.598               0.000 n/a  " "   14.598               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303567636 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538303567636 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.120 " "Worst-case hold slack is 0.120" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303567687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303567687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.120               0.000 OSC_50_B3B  " "    0.120               0.000 OSC_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303567687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.133               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk  " "    0.133               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303567687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.135               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.135               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303567687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.219               0.000 SPI_LMK04906_Config:SPI_LMK04906_Config_inst\|clk_cnt\[1\]  " "    0.219               0.000 SPI_LMK04906_Config:SPI_LMK04906_Config_inst\|clk_cnt\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303567687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.250               0.000 pll_ref_clk_sig  " "    1.250               0.000 pll_ref_clk_sig " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303567687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.337               0.000 n/a  " "   14.337               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303567687 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538303567687 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.411 " "Worst-case recovery slack is 4.411" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303567707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303567707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.411               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk  " "    4.411               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303567707 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538303567707 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.274 " "Worst-case removal slack is 0.274" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303567730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303567730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.274               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk  " "    0.274               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303567730 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538303567730 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.096 " "Worst-case minimum pulse width slack is 0.096" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303567745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303567745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.096               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|altera_pll_5G\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr  " "    0.096               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|altera_pll_5G\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303567745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.096               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes  " "    0.096               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303567745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167               0.000 SPI_LMK04906_Config:SPI_LMK04906_Config_inst\|clk_cnt\[1\]  " "    0.167               0.000 SPI_LMK04906_Config:SPI_LMK04906_Config_inst\|clk_cnt\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303567745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 pll_ref_clk_sig  " "    0.301               0.000 pll_ref_clk_sig " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303567745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.775               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|altera_pll_5G\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout  " "    0.775               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|altera_pll_5G\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303567745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.599               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.599               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303567745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303567745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.879               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    1.879               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303567745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.925               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]  " "    1.925               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303567745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.445               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk  " "    2.445               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303567745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.670               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.670               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303567745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.701               0.000 OSC_50_B3B  " "    9.701               0.000 OSC_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538303567745 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538303567745 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 43 synchronizer chains. " "Report Metastability: Found 43 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538303567828 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538303567828 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 43 " "Number of Synchronizer Chains Found: 43" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538303567828 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538303567828 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.488 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.488" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538303567828 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 11.746 ns " "Worst Case Available Settling Time: 11.746 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538303567828 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538303567828 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538303567828 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 449.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 449.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538303567828 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538303567828 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538303567828 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538303567828 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538303569212 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538303569213 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 24 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5930 " "Peak virtual memory: 5930 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1538303569470 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 30 18:32:49 2018 " "Processing ended: Sun Sep 30 18:32:49 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1538303569470 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1538303569470 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1538303569470 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538303569470 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538303571789 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1538303571796 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 30 18:32:51 2018 " "Processing started: Sun Sep 30 18:32:51 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1538303571796 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1538303571796 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Ethernet_10g -c Ethernet_10g " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Ethernet_10g -c Ethernet_10g" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1538303571796 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1538303575821 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "EDA Netlist Writer" 0 -1 1538303576671 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Ethernet_10g.vo D:/FPGA/Ethernet/V2.8/Ethernet_10g/simulation/modelsim/ simulation " "Generated file Ethernet_10g.vo in folder \"D:/FPGA/Ethernet/V2.8/Ethernet_10g/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1538303582128 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5263 " "Peak virtual memory: 5263 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1538303586005 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 30 18:33:06 2018 " "Processing ended: Sun Sep 30 18:33:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1538303586005 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1538303586005 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1538303586005 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1538303586005 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 129 s " "Quartus Prime Full Compilation was successful. 0 errors, 129 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1538303587224 ""}
