// Seed: 2760441805
module module_0 (
    input wand id_0,
    input wire id_1,
    output uwire id_2,
    output tri id_3,
    output uwire id_4,
    input uwire id_5,
    output tri1 id_6,
    input wor id_7,
    output uwire id_8,
    input wand id_9,
    input supply1 id_10,
    output supply1 id_11,
    input tri id_12
);
  uwire id_14;
  assign id_2 = id_14 > 1;
endmodule
module module_1 (
    output wor id_0,
    input supply1 id_1,
    input tri0 id_2,
    inout wand id_3,
    input wor id_4,
    output wor id_5,
    output uwire id_6,
    input supply1 id_7,
    output supply1 id_8,
    input wor id_9,
    output tri0 id_10,
    input wire id_11
);
  wire id_13;
  module_0(
      id_11, id_11, id_8, id_5, id_8, id_9, id_10, id_9, id_10, id_9, id_1, id_0, id_2
  );
endmodule
