// Seed: 1576197189
module module_0 #(
    parameter id_1 = 32'd8,
    parameter id_2 = 32'd76
) ();
  logic _id_1 = (id_1), _id_2;
  always
    if (1) return id_2;
    else $signed(98);
  ;
  wire id_3;
  wire [id_1 : id_2  * ""] id_4;
endmodule
module module_1;
  logic [7:0][1 'b0 : 1] id_1 = id_1;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_1 = 32'd2,
    parameter id_6 = 32'd80,
    parameter id_9 = 32'd6
) (
    input tri1 id_0,
    input uwire _id_1,
    output tri id_2[1 'b0 : id_1],
    input tri id_3,
    output wire id_4,
    input tri0 id_5,
    output uwire _id_6[id_6 : id_9],
    input supply0 id_7,
    output wand id_8[1 : 1 'h0],
    input supply0 _id_9,
    output tri0 id_10,
    output wor id_11,
    input wor id_12,
    input wire id_13
);
  module_0 modCall_1 ();
endmodule
