\doxysection{samples/cxl\+\_\+hello\+\_\+fpga/cxl\+\_\+he\+\_\+cmd.h File Reference}
\label{cxl__hello__fpga_2cxl__he__cmd_8h}\index{samples/cxl\_hello\_fpga/cxl\_he\_cmd.h@{samples/cxl\_hello\_fpga/cxl\_he\_cmd.h}}
{\ttfamily \#include $<$numa.\+h$>$}\newline
{\ttfamily \#include $<$unistd.\+h$>$}\newline
{\ttfamily \#include $<$map$>$}\newline
{\ttfamily \#include \char`\"{}cxl\+\_\+he\+\_\+cmd.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}cxl\+\_\+hello\+\_\+fpga.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}he\+\_\+cache\+\_\+test.\+h\char`\"{}}\newline
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
class \mbox{\hyperlink{classhello__fpga_1_1he__cmd}{hello\+\_\+fpga\+::he\+\_\+cmd}}
\end{DoxyCompactItemize}
\doxysubsection*{Namespaces}
\begin{DoxyCompactItemize}
\item 
 \mbox{\hyperlink{namespacehello__fpga}{hello\+\_\+fpga}}
\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{cxl__hello__fpga_2cxl__he__cmd_8h_a28365d57577012efff59abf8a50e0d1a}{HE\+\_\+\+TEST\+\_\+\+STARTED}}~\char`\"{}Test started ......\char`\"{}
\end{DoxyCompactItemize}


\doxysubsection{Macro Definition Documentation}
\mbox{\label{cxl__hello__fpga_2cxl__he__cmd_8h_a28365d57577012efff59abf8a50e0d1a}} 
\index{cxl\_he\_cmd.h@{cxl\_he\_cmd.h}!HE\_TEST\_STARTED@{HE\_TEST\_STARTED}}
\index{HE\_TEST\_STARTED@{HE\_TEST\_STARTED}!cxl\_he\_cmd.h@{cxl\_he\_cmd.h}}
\doxysubsubsection{\texorpdfstring{HE\_TEST\_STARTED}{HE\_TEST\_STARTED}}
{\footnotesize\ttfamily \#define HE\+\_\+\+TEST\+\_\+\+STARTED~\char`\"{}Test started ......\char`\"{}}



Definition at line 36 of file cxl\+\_\+he\+\_\+cmd.\+h.

