---
namespace: Compile
expectation: Pass
outputs:
  - circuit:
      num_public_variables: 0
      num_private_variables: 512
      num_constraints: 512
      at: 2afb27056e1c0b6cd1b63c129dc6019b41e5edb3723a62eb1effcb457e2620ee
      bt: fdc56783aefa65da086350fc50eb8e925dca79bee7644f0a1becce8afc17cb15
      ct: 4ba33f6aa7149ab50f3b0cabe6e30c71718e3d2fba6eb619c3cc26bbb4db5238
    ir:
      - "decl f0: <0>"
      - "  store &v1, ((v0), (), (), ())"
      - "  store &v3, aleo1qnr4dkkvkgfqph0vzc3y6z2eu975wnpz2925ntjccd5cfqxtyu8sta57j8"
      - "  eq &v4, v2, aleo1qnr4dkkvkgfqph0vzc3y6z2eu975wnpz2925ntjccd5cfqxtyu8sta57j8"
      - "  retn v4"
      - "decl f1: <5>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f2: <6>"
      - "  retn 0"
      - "decl f3: <7>"
      - "  retn [0]"
      - "decl f4: <8>"
      - "  retn 0"
      - "decl f5: <9>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f6: <10>"
      - "  retn 0"
      - "decl f7: <11>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f8: <12>"
      - "  retn 0"
      - "decl f9: <13>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f10: <14>"
      - "  retn 0"
      - "decl f11: <15>"
      - "  retn [0, 0, 0, 0]"
      - "decl f12: <16>"
      - "  retn 0"
      - "decl f13: <17>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f14: <18>"
      - "  retn 0"
      - "decl f15: <19>"
      - "  retn [0, 0]"
      - "decl f16: <20>"
      - "  retn 0"
      - "decl f17: <21>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f18: <22>"
      - "  retn 0"
      - "decl f19: <23>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f20: <24>"
      - "  retn 0"
      - "decl f21: <25>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f22: <26>"
      - "  retn 0"
      - "decl f23: <27>"
      - "  retn [0]"
      - "decl f24: <28>"
      - "  retn 0"
      - "decl f25: <29>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f26: <30>"
      - "  retn 0"
      - "decl f27: <31>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f28: <32>"
      - "  retn 0"
      - "decl f29: <33>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f30: <34>"
      - "  retn 0"
      - "decl f31: <35>"
      - "  retn [0, 0, 0, 0]"
      - "decl f32: <36>"
      - "  retn 0"
      - "decl f33: <37>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f34: <38>"
      - "  retn 0"
      - "decl f35: <39>"
      - "  retn [0, 0]"
      - "decl f36: <40>"
      - "  retn 0"
      - "decl f37: <41>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f38: <42>"
      - "  retn 0"
      - "decl f39: <43>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f40: <44>"
      - "  retn 0"
      - "decl f41: <45>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f42: <46>"
      - "  retn []group"
      - "decl f43: <47>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f44: <48>"
      - "  retn []group"
      - "decl f45: <49>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f46: <50>"
      - "  retn []"
      - "decl f47: <51>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f48: <52>"
      - "  retn []"
      - "decl f49: <53>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f50: <54>"
      - "  retn 'a'"
      - "decl f51: <55>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f52: <56>"
      - "  retn 'a'"
      - "decl f53: <57>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f54: <58>"
      - "  retn false"
      - "decl f55: <59>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f56: <60>"
      - "  retn false"
      - "decl f57: <61>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f58: <62>"
      - "  retn aleo1qnr4dkkvkgfqph0vzc3y6z2eu975wnpz2925ntjccd5cfqxtyu8sta57j8"
      - "decl f59: <63>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f60: <64>"
      - "  retn aleo1qnr4dkkvkgfqph0vzc3y6z2eu975wnpz2925ntjccd5cfqxtyu8sta57j8"
      - ""
    output:
      - input_file: inputs/address1.in
        output:
          registers:
            a:
              type: bool
              value: "true"
      - input_file: inputs/address2.in
        output:
          registers:
            a:
              type: bool
              value: "false"
    initial_ast: 3e301bd5c7c75878e1e06fd7ee1fe7aefa157c8d149277d75fe452561e21ae0b
    imports_resolved_ast: c3f3499cac172ac3943d505fb1915c4053da3a091b0c49e60d8189791e6a954c
    canonicalized_ast: c3f3499cac172ac3943d505fb1915c4053da3a091b0c49e60d8189791e6a954c
    type_inferenced_ast: 6294a54089623173d7299a10007c470fbc5ad7dd45bc18d364b189be0713ae3d
