{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1679623232901 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1679623232902 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 23 22:00:31 2023 " "Processing started: Thu Mar 23 22:00:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1679623232902 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1679623232902 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPUDesignProject -c CPUDesignProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPUDesignProject -c CPUDesignProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1679623232902 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1679623234158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679623234364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679623234364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_32_bit " "Found entity 1: sub_32_bit" {  } { { "sub_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/sub_32_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679623234373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679623234373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate_right_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file rotate_right_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotate_right_32_bit " "Found entity 1: rotate_right_32_bit" {  } { { "rotate_right_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/rotate_right_32_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679623234380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679623234380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate_left_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file rotate_left_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotate_left_32_bit " "Found entity 1: rotate_left_32_bit" {  } { { "rotate_left_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/rotate_left_32_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679623234389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679623234389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_32_bit " "Found entity 1: reg_32_bit" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679623234396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679623234396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file not_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_32_bit " "Found entity 1: not_32_bit" {  } { { "not_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/not_32_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679623234405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679623234405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negate_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file negate_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 negate_32_bit " "Found entity 1: negate_32_bit" {  } { { "negate_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/negate_32_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679623234413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679623234413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_32_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_32_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_32_to_1 " "Found entity 1: mux_32_to_1" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/mux_32_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679623234422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679623234422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_to_1 " "Found entity 1: mux_2_to_1" {  } { { "mux_2_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/mux_2_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679623234431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679623234431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplication_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplication_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplication_32_bit " "Found entity 1: multiplication_32_bit" {  } { { "multiplication_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/multiplication_32_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679623234439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679623234439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_32_to_5.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder_32_to_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_32_to_5 " "Found entity 1: encoder_32_to_5" {  } { { "encoder_32_to_5.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/encoder_32_to_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679623234448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679623234448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "division_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file division_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 division_32_bit " "Found entity 1: division_32_bit" {  } { { "division_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/division_32_bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679623234457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679623234457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpudesignproject.v 1 1 " "Found 1 design units, including 1 entities, in source file cpudesignproject.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPUDesignProject " "Found entity 1: CPUDesignProject" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679623234467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679623234467 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "and_tb.v(43) " "Verilog HDL information at and_tb.v(43): always construct contains both blocking and non-blocking assignments" {  } { { "and_tb.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/and_tb.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679623234475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file and_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_tb " "Found entity 1: and_tb" {  } { { "and_tb.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/and_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679623234476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679623234476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679623234484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679623234484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_32_bit.v 3 3 " "Found 3 design units, including 3 entities, in source file adder_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_32_bit " "Found entity 1: adder_32_bit" {  } { { "adder_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/adder_32_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679623234492 ""} { "Info" "ISGN_ENTITY_NAME" "2 CLA16 " "Found entity 2: CLA16" {  } { { "adder_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/adder_32_bit.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679623234492 ""} { "Info" "ISGN_ENTITY_NAME" "3 CLA4 " "Found entity 3: CLA4" {  } { { "adder_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/adder_32_bit.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679623234492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679623234492 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "add_tb.v(43) " "Verilog HDL information at add_tb.v(43): always construct contains both blocking and non-blocking assignments" {  } { { "add_tb.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/add_tb.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679623234500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file add_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_tb " "Found entity 1: add_tb" {  } { { "add_tb.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/add_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679623234501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679623234501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/ALU_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679623234508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679623234508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incpc_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file incpc_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 IncPC_32_bit " "Found entity 1: IncPC_32_bit" {  } { { "IncPC_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/IncPC_32_bit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679623234520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679623234520 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "or_tb.v(43) " "Verilog HDL information at or_tb.v(43): always construct contains both blocking and non-blocking assignments" {  } { { "or_tb.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/or_tb.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679623234528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file or_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_tb " "Found entity 1: or_tb" {  } { { "or_tb.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/or_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679623234529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679623234529 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sub_tb.v(43) " "Verilog HDL information at sub_tb.v(43): always construct contains both blocking and non-blocking assignments" {  } { { "sub_tb.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/sub_tb.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679623234536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_tb " "Found entity 1: sub_tb" {  } { { "sub_tb.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/sub_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679623234537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679623234537 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mul_tb.v(46) " "Verilog HDL information at mul_tb.v(46): always construct contains both blocking and non-blocking assignments" {  } { { "mul_tb.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/mul_tb.v" 46 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679623234545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mul_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_tb " "Found entity 1: mul_tb" {  } { { "mul_tb.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/mul_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679623234546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679623234546 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "div_tb.v(46) " "Verilog HDL information at div_tb.v(46): always construct contains both blocking and non-blocking assignments" {  } { { "div_tb.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/div_tb.v" 46 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679623234553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file div_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_tb " "Found entity 1: div_tb" {  } { { "div_tb.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/div_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679623234554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679623234554 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shr_tb.v(43) " "Verilog HDL information at shr_tb.v(43): always construct contains both blocking and non-blocking assignments" {  } { { "shr_tb.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/shr_tb.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679623234563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shr_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shr_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shr_tb " "Found entity 1: shr_tb" {  } { { "shr_tb.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/shr_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679623234563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679623234563 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shra_tb.v(43) " "Verilog HDL information at shra_tb.v(43): always construct contains both blocking and non-blocking assignments" {  } { { "shra_tb.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/shra_tb.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679623234571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shra_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shra_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shra_tb " "Found entity 1: shra_tb" {  } { { "shra_tb.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/shra_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679623234572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679623234572 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shl_tb.v(43) " "Verilog HDL information at shl_tb.v(43): always construct contains both blocking and non-blocking assignments" {  } { { "shl_tb.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/shl_tb.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679623234580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shl_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shl_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shl_tb " "Found entity 1: shl_tb" {  } { { "shl_tb.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/shl_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679623234581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679623234581 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "rol_tb.v(43) " "Verilog HDL information at rol_tb.v(43): always construct contains both blocking and non-blocking assignments" {  } { { "rol_tb.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/rol_tb.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679623234588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rol_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file rol_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 rol_tb " "Found entity 1: rol_tb" {  } { { "rol_tb.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/rol_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679623234589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679623234589 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ror_tb.v(43) " "Verilog HDL information at ror_tb.v(43): always construct contains both blocking and non-blocking assignments" {  } { { "ror_tb.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/ror_tb.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679623234596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ror_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ror_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ror_tb " "Found entity 1: ror_tb" {  } { { "ror_tb.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/ror_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679623234597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679623234597 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "not_tb.v(42) " "Verilog HDL information at not_tb.v(42): always construct contains both blocking and non-blocking assignments" {  } { { "not_tb.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/not_tb.v" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679623234605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file not_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_tb " "Found entity 1: not_tb" {  } { { "not_tb.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/not_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679623234606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679623234606 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "neg_tb.v(42) " "Verilog HDL information at neg_tb.v(42): always construct contains both blocking and non-blocking assignments" {  } { { "neg_tb.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/neg_tb.v" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679623234614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neg_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file neg_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 neg_tb " "Found entity 1: neg_tb" {  } { { "neg_tb.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/neg_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679623234615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679623234615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2_to_4_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file 2_to_4_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_2_to_4 " "Found entity 1: encoder_2_to_4" {  } { { "2_to_4_encoder.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/2_to_4_encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679623234623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679623234623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4_to_16_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file 4_to_16_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_4_to_16 " "Found entity 1: encoder_4_to_16" {  } { { "4_to_16_encoder.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/4_to_16_encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679623234631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679623234631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conff_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file conff_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONFF_logic " "Found entity 1: CONFF_logic" {  } { { "CONFF_logic.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CONFF_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679623234640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679623234640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ld_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ld_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ld_tb " "Found entity 1: ld_tb" {  } { { "ld_tb.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/ld_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679623234648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679623234648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679623234656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679623234656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selectencodelogic.v 1 1 " "Found 1 design units, including 1 entities, in source file selectencodelogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 selectencodelogic " "Found entity 1: selectencodelogic" {  } { { "selectencodelogic.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/selectencodelogic.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679623234664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679623234664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file ff_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 ff_logic " "Found entity 1: ff_logic" {  } { { "ff_logic.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/ff_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679623234674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679623234674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ldi_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ldi_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ldi_tb " "Found entity 1: ldi_tb" {  } { { "ldi_tb.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/ldi_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679623234682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679623234682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "st_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file st_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 st_tb " "Found entity 1: st_tb" {  } { { "st_tb.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/st_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679623234690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679623234690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memram.v 1 1 " "Found 1 design units, including 1 entities, in source file memram.v" { { "Info" "ISGN_ENTITY_NAME" "1 memRAM " "Found entity 1: memRAM" {  } { { "memRAM.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/memRAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679623234699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679623234699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addi_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file addi_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 addi_tb " "Found entity 1: addi_tb" {  } { { "addi_tb.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/addi_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679623234708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679623234708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andi_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file andi_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 andi_tb " "Found entity 1: andi_tb" {  } { { "andi_tb.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/andi_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679623234716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679623234716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ori_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ori_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ori_tb " "Found entity 1: ori_tb" {  } { { "ori_tb.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/ori_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679623234725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679623234725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "br_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file br_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 br_tb " "Found entity 1: br_tb" {  } { { "br_tb.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/br_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679623234733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679623234733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jr_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file jr_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 jr_tb " "Found entity 1: jr_tb" {  } { { "jr_tb.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/jr_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679623234741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679623234741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jal_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file jal_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 jal_tb " "Found entity 1: jal_tb" {  } { { "jal_tb.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/jal_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679623234750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679623234750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mfhi_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mfhi_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mfhi_tb " "Found entity 1: mfhi_tb" {  } { { "mfhi_tb.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/mfhi_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679623234758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679623234758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mflo_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mflo_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mflo_tb " "Found entity 1: mflo_tb" {  } { { "mflo_tb.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/mflo_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679623234767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679623234767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file out_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_tb " "Found entity 1: out_tb" {  } { { "out_tb.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/out_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679623234775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679623234775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file in_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 in_tb " "Found entity 1: in_tb" {  } { { "in_tb.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/in_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679623234783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679623234783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase3_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file phase3_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 phase3_tb " "Found entity 1: phase3_tb" {  } { { "phase3_tb.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/phase3_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679623234791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679623234791 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clkDivider.v(14) " "Verilog HDL information at clkDivider.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "clkDivider.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/clkDivider.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679623234800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file clkdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkDivider " "Found entity 1: clkDivider" {  } { { "clkDivider.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/clkDivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679623234800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679623234800 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clr CPUDesignProject.v(63) " "Verilog HDL Implicit Net warning at CPUDesignProject.v(63): created implicit net for \"clr\"" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679623234801 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OutPortIn CPUDesignProject.v(92) " "Verilog HDL Implicit Net warning at CPUDesignProject.v(92): created implicit net for \"OutPortIn\"" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 92 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679623234801 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "InPortIn CPUDesignProject.v(93) " "Verilog HDL Implicit Net warning at CPUDesignProject.v(93): created implicit net for \"InPortIn\"" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 93 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679623234801 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Inport_data_out CPUDesignProject.v(93) " "Verilog HDL Implicit Net warning at CPUDesignProject.v(93): created implicit net for \"Inport_data_out\"" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 93 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679623234801 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BusMuxIn_In_Port CPUDesignProject.v(93) " "Verilog HDL Implicit Net warning at CPUDesignProject.v(93): created implicit net for \"BusMuxIn_In_Port\"" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 93 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679623234801 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CONout CPUDesignProject.v(98) " "Verilog HDL Implicit Net warning at CPUDesignProject.v(98): created implicit net for \"CONout\"" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679623234801 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IncPc ALU_tb.v(10) " "Verilog HDL Implicit Net warning at ALU_tb.v(10): created implicit net for \"IncPc\"" {  } { { "ALU_tb.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/ALU_tb.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679623234801 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPUDesignProject " "Elaborating entity \"CPUDesignProject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1679623235141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_32_to_5 encoder_32_to_5:encoder " "Elaborating entity \"encoder_32_to_5\" for hierarchy \"encoder_32_to_5:encoder\"" {  } { { "CPUDesignProject.v" "encoder" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679623235151 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "encoder_32_to_5.v(7) " "Verilog HDL Case Statement warning at encoder_32_to_5.v(7): can't check case statement for completeness because the case expression has too many possible states" {  } { { "encoder_32_to_5.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/encoder_32_to_5.v" 7 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1679623235152 "|CPUDesignProject|encoder_32_to_5:encoder"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "encoder_32_to_5.v(7) " "Verilog HDL Case Statement information at encoder_32_to_5.v(7): all case item expressions in this case statement are onehot" {  } { { "encoder_32_to_5.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/encoder_32_to_5.v" 7 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1679623235152 "|CPUDesignProject|encoder_32_to_5:encoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_32_bit reg_32_bit:R0 " "Elaborating entity \"reg_32_bit\" for hierarchy \"reg_32_bit:R0\"" {  } { { "CPUDesignProject.v" "R0" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679623235156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IncPC_32_bit IncPC_32_bit:PC_reg " "Elaborating entity \"IncPC_32_bit\" for hierarchy \"IncPC_32_bit:PC_reg\"" {  } { { "CPUDesignProject.v" "PC_reg" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679623235228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selectencodelogic selectencodelogic:selEn " "Elaborating entity \"selectencodelogic\" for hierarchy \"selectencodelogic:selEn\"" {  } { { "CPUDesignProject.v" "selEn" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679623235239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_4_to_16 selectencodelogic:selEn\|encoder_4_to_16:encoder " "Elaborating entity \"encoder_4_to_16\" for hierarchy \"selectencodelogic:selEn\|encoder_4_to_16:encoder\"" {  } { { "selectencodelogic.v" "encoder" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/selectencodelogic.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679623235244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONFF_logic CONFF_logic:conff " "Elaborating entity \"CONFF_logic\" for hierarchy \"CONFF_logic:conff\"" {  } { { "CPUDesignProject.v" "conff" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679623235249 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "brFlag CONFF_logic.v(25) " "Verilog HDL Always Construct warning at CONFF_logic.v(25): variable \"brFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CONFF_logic.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CONFF_logic.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1679623235250 "|CPUDesignProject|CONFF_logic:conff"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_2_to_4 CONFF_logic:conff\|encoder_2_to_4:encoder " "Elaborating entity \"encoder_2_to_4\" for hierarchy \"CONFF_logic:conff\|encoder_2_to_4:encoder\"" {  } { { "CONFF_logic.v" "encoder" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CONFF_logic.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679623235254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_to_1 mux_2_to_1:MDMux " "Elaborating entity \"mux_2_to_1\" for hierarchy \"mux_2_to_1:MDMux\"" {  } { { "CPUDesignProject.v" "MDMux" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679623235259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:ramModule " "Elaborating entity \"ram\" for hierarchy \"ram:ramModule\"" {  } { { "CPUDesignProject.v" "ramModule" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679623235270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32_to_1 mux_32_to_1:BusMux " "Elaborating entity \"mux_32_to_1\" for hierarchy \"mux_32_to_1:BusMux\"" {  } { { "CPUDesignProject.v" "BusMux" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679623235275 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "mux_32_to_1.v(31) " "Verilog HDL Case Statement warning at mux_32_to_1.v(31): incomplete case statement has no default case item" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1679623235278 "|CPUDesignProject|mux_32_to_1:BusMux"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BusMuxOut mux_32_to_1.v(31) " "Verilog HDL Always Construct warning at mux_32_to_1.v(31): inferring latch(es) for variable \"BusMuxOut\", which holds its previous value in one or more paths through the always construct" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679623235278 "|CPUDesignProject|mux_32_to_1:BusMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[0\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[0\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235279 "|CPUDesignProject|mux_32_to_1:BusMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[1\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[1\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235279 "|CPUDesignProject|mux_32_to_1:BusMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[2\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[2\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235279 "|CPUDesignProject|mux_32_to_1:BusMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[3\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[3\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235279 "|CPUDesignProject|mux_32_to_1:BusMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[4\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[4\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235279 "|CPUDesignProject|mux_32_to_1:BusMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[5\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[5\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235279 "|CPUDesignProject|mux_32_to_1:BusMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[6\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[6\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235279 "|CPUDesignProject|mux_32_to_1:BusMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[7\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[7\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235279 "|CPUDesignProject|mux_32_to_1:BusMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[8\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[8\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235279 "|CPUDesignProject|mux_32_to_1:BusMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[9\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[9\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235279 "|CPUDesignProject|mux_32_to_1:BusMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[10\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[10\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235279 "|CPUDesignProject|mux_32_to_1:BusMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[11\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[11\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235279 "|CPUDesignProject|mux_32_to_1:BusMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[12\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[12\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235279 "|CPUDesignProject|mux_32_to_1:BusMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[13\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[13\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235279 "|CPUDesignProject|mux_32_to_1:BusMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[14\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[14\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235279 "|CPUDesignProject|mux_32_to_1:BusMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[15\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[15\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235280 "|CPUDesignProject|mux_32_to_1:BusMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[16\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[16\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235280 "|CPUDesignProject|mux_32_to_1:BusMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[17\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[17\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235280 "|CPUDesignProject|mux_32_to_1:BusMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[18\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[18\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235280 "|CPUDesignProject|mux_32_to_1:BusMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[19\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[19\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235280 "|CPUDesignProject|mux_32_to_1:BusMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[20\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[20\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235280 "|CPUDesignProject|mux_32_to_1:BusMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[21\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[21\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235280 "|CPUDesignProject|mux_32_to_1:BusMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[22\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[22\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235280 "|CPUDesignProject|mux_32_to_1:BusMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[23\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[23\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235280 "|CPUDesignProject|mux_32_to_1:BusMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[24\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[24\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235280 "|CPUDesignProject|mux_32_to_1:BusMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[25\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[25\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235280 "|CPUDesignProject|mux_32_to_1:BusMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[26\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[26\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235280 "|CPUDesignProject|mux_32_to_1:BusMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[27\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[27\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235280 "|CPUDesignProject|mux_32_to_1:BusMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[28\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[28\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235280 "|CPUDesignProject|mux_32_to_1:BusMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[29\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[29\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235280 "|CPUDesignProject|mux_32_to_1:BusMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[30\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[30\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235280 "|CPUDesignProject|mux_32_to_1:BusMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[31\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[31\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235280 "|CPUDesignProject|mux_32_to_1:BusMux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:the_alu " "Elaborating entity \"alu\" for hierarchy \"alu:the_alu\"" {  } { { "CPUDesignProject.v" "the_alu" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679623235285 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "alu.v(50) " "Verilog HDL warning at alu.v(50): converting signed shift amount to unsigned" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 50 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1679623235288 "|CPUDesignProject|alu:the_alu"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "alu.v(54) " "Verilog HDL warning at alu.v(54): converting signed shift amount to unsigned" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 54 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1679623235289 "|CPUDesignProject|alu:the_alu"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "alu.v(58) " "Verilog HDL warning at alu.v(58): converting signed shift amount to unsigned" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 58 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1679623235289 "|CPUDesignProject|alu:the_alu"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "alu.v(77) " "Verilog HDL Case Statement warning at alu.v(77): case item expression covers a value already covered by a previous case item" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 77 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1679623235289 "|CPUDesignProject|alu:the_alu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(24) " "Verilog HDL Case Statement warning at alu.v(24): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1679623235289 "|CPUDesignProject|alu:the_alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C alu.v(24) " "Verilog HDL Always Construct warning at alu.v(24): inferring latch(es) for variable \"C\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679623235289 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[0\] alu.v(24) " "Inferred latch for \"C\[0\]\" at alu.v(24)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235289 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[1\] alu.v(24) " "Inferred latch for \"C\[1\]\" at alu.v(24)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235289 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[2\] alu.v(24) " "Inferred latch for \"C\[2\]\" at alu.v(24)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235289 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[3\] alu.v(24) " "Inferred latch for \"C\[3\]\" at alu.v(24)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235289 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[4\] alu.v(24) " "Inferred latch for \"C\[4\]\" at alu.v(24)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235289 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[5\] alu.v(24) " "Inferred latch for \"C\[5\]\" at alu.v(24)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235289 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[6\] alu.v(24) " "Inferred latch for \"C\[6\]\" at alu.v(24)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235289 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[7\] alu.v(24) " "Inferred latch for \"C\[7\]\" at alu.v(24)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235289 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[8\] alu.v(24) " "Inferred latch for \"C\[8\]\" at alu.v(24)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235289 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[9\] alu.v(24) " "Inferred latch for \"C\[9\]\" at alu.v(24)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235289 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[10\] alu.v(24) " "Inferred latch for \"C\[10\]\" at alu.v(24)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235289 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[11\] alu.v(24) " "Inferred latch for \"C\[11\]\" at alu.v(24)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235289 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[12\] alu.v(24) " "Inferred latch for \"C\[12\]\" at alu.v(24)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235289 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[13\] alu.v(24) " "Inferred latch for \"C\[13\]\" at alu.v(24)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235289 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[14\] alu.v(24) " "Inferred latch for \"C\[14\]\" at alu.v(24)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235290 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[15\] alu.v(24) " "Inferred latch for \"C\[15\]\" at alu.v(24)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235290 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[16\] alu.v(24) " "Inferred latch for \"C\[16\]\" at alu.v(24)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235290 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[17\] alu.v(24) " "Inferred latch for \"C\[17\]\" at alu.v(24)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235290 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[18\] alu.v(24) " "Inferred latch for \"C\[18\]\" at alu.v(24)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235290 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[19\] alu.v(24) " "Inferred latch for \"C\[19\]\" at alu.v(24)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235290 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[20\] alu.v(24) " "Inferred latch for \"C\[20\]\" at alu.v(24)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235290 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[21\] alu.v(24) " "Inferred latch for \"C\[21\]\" at alu.v(24)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235290 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[22\] alu.v(24) " "Inferred latch for \"C\[22\]\" at alu.v(24)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235290 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[23\] alu.v(24) " "Inferred latch for \"C\[23\]\" at alu.v(24)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235290 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[24\] alu.v(24) " "Inferred latch for \"C\[24\]\" at alu.v(24)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235290 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[25\] alu.v(24) " "Inferred latch for \"C\[25\]\" at alu.v(24)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235291 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[26\] alu.v(24) " "Inferred latch for \"C\[26\]\" at alu.v(24)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235291 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[27\] alu.v(24) " "Inferred latch for \"C\[27\]\" at alu.v(24)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235291 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[28\] alu.v(24) " "Inferred latch for \"C\[28\]\" at alu.v(24)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235291 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[29\] alu.v(24) " "Inferred latch for \"C\[29\]\" at alu.v(24)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235291 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[30\] alu.v(24) " "Inferred latch for \"C\[30\]\" at alu.v(24)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235291 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[31\] alu.v(24) " "Inferred latch for \"C\[31\]\" at alu.v(24)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235291 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[32\] alu.v(24) " "Inferred latch for \"C\[32\]\" at alu.v(24)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235291 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[33\] alu.v(24) " "Inferred latch for \"C\[33\]\" at alu.v(24)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235291 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[34\] alu.v(24) " "Inferred latch for \"C\[34\]\" at alu.v(24)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235291 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[35\] alu.v(24) " "Inferred latch for \"C\[35\]\" at alu.v(24)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235291 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[36\] alu.v(24) " "Inferred latch for \"C\[36\]\" at alu.v(24)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235291 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[37\] alu.v(24) " "Inferred latch for \"C\[37\]\" at alu.v(24)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235291 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[38\] alu.v(24) " "Inferred latch for \"C\[38\]\" at alu.v(24)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235291 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[39\] alu.v(24) " "Inferred latch for \"C\[39\]\" at alu.v(24)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235291 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[40\] alu.v(24) " "Inferred latch for \"C\[40\]\" at alu.v(24)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235291 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[41\] alu.v(24) " "Inferred latch for \"C\[41\]\" at alu.v(24)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235291 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[42\] alu.v(24) " "Inferred latch for \"C\[42\]\" at alu.v(24)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235291 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[43\] alu.v(24) " "Inferred latch for \"C\[43\]\" at alu.v(24)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235291 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[44\] alu.v(24) " "Inferred latch for \"C\[44\]\" at alu.v(24)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235291 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[45\] alu.v(24) " "Inferred latch for \"C\[45\]\" at alu.v(24)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235291 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[46\] alu.v(24) " "Inferred latch for \"C\[46\]\" at alu.v(24)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235291 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[47\] alu.v(24) " "Inferred latch for \"C\[47\]\" at alu.v(24)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235292 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[48\] alu.v(24) " "Inferred latch for \"C\[48\]\" at alu.v(24)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235292 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[49\] alu.v(24) " "Inferred latch for \"C\[49\]\" at alu.v(24)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235292 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[50\] alu.v(24) " "Inferred latch for \"C\[50\]\" at alu.v(24)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235292 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[51\] alu.v(24) " "Inferred latch for \"C\[51\]\" at alu.v(24)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235292 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[52\] alu.v(24) " "Inferred latch for \"C\[52\]\" at alu.v(24)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235292 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[53\] alu.v(24) " "Inferred latch for \"C\[53\]\" at alu.v(24)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235292 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[54\] alu.v(24) " "Inferred latch for \"C\[54\]\" at alu.v(24)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235292 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[55\] alu.v(24) " "Inferred latch for \"C\[55\]\" at alu.v(24)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235292 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[56\] alu.v(24) " "Inferred latch for \"C\[56\]\" at alu.v(24)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235292 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[57\] alu.v(24) " "Inferred latch for \"C\[57\]\" at alu.v(24)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235292 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[58\] alu.v(24) " "Inferred latch for \"C\[58\]\" at alu.v(24)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235292 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[59\] alu.v(24) " "Inferred latch for \"C\[59\]\" at alu.v(24)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235292 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[60\] alu.v(24) " "Inferred latch for \"C\[60\]\" at alu.v(24)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235292 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[61\] alu.v(24) " "Inferred latch for \"C\[61\]\" at alu.v(24)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235292 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[62\] alu.v(24) " "Inferred latch for \"C\[62\]\" at alu.v(24)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235292 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[63\] alu.v(24) " "Inferred latch for \"C\[63\]\" at alu.v(24)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235292 "|CPUDesignProject|alu:the_alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_32_bit alu:the_alu\|adder_32_bit:adder " "Elaborating entity \"adder_32_bit\" for hierarchy \"alu:the_alu\|adder_32_bit:adder\"" {  } { { "alu.v" "adder" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679623235296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA16 alu:the_alu\|adder_32_bit:adder\|CLA16:adder1 " "Elaborating entity \"CLA16\" for hierarchy \"alu:the_alu\|adder_32_bit:adder\|CLA16:adder1\"" {  } { { "adder_32_bit.v" "adder1" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/adder_32_bit.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679623235301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA4 alu:the_alu\|adder_32_bit:adder\|CLA16:adder1\|CLA4:adder1 " "Elaborating entity \"CLA4\" for hierarchy \"alu:the_alu\|adder_32_bit:adder\|CLA16:adder1\|CLA4:adder1\"" {  } { { "adder_32_bit.v" "adder1" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/adder_32_bit.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679623235306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_32_bit alu:the_alu\|sub_32_bit:subtraction " "Elaborating entity \"sub_32_bit\" for hierarchy \"alu:the_alu\|sub_32_bit:subtraction\"" {  } { { "alu.v" "subtraction" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679623235337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negate_32_bit alu:the_alu\|sub_32_bit:subtraction\|negate_32_bit:NEG " "Elaborating entity \"negate_32_bit\" for hierarchy \"alu:the_alu\|sub_32_bit:subtraction\|negate_32_bit:NEG\"" {  } { { "sub_32_bit.v" "NEG" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/sub_32_bit.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679623235342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_32_bit alu:the_alu\|sub_32_bit:subtraction\|negate_32_bit:NEG\|not_32_bit:NOT " "Elaborating entity \"not_32_bit\" for hierarchy \"alu:the_alu\|sub_32_bit:subtraction\|negate_32_bit:NEG\|not_32_bit:NOT\"" {  } { { "negate_32_bit.v" "NOT" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/negate_32_bit.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679623235347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplication_32_bit alu:the_alu\|multiplication_32_bit:mutlipication " "Elaborating entity \"multiplication_32_bit\" for hierarchy \"alu:the_alu\|multiplication_32_bit:mutlipication\"" {  } { { "alu.v" "mutlipication" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679623235427 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "multiplication_32_bit.v(22) " "Verilog HDL Case Statement warning at multiplication_32_bit.v(22): case item expression never matches the case expression" {  } { { "multiplication_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/multiplication_32_bit.v" 22 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1679623235432 "|CPUDesignProject|alu:the_alu|multiplication_32_bit:mutlipication"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "multiplication_32_bit.v(24) " "Verilog HDL Case Statement warning at multiplication_32_bit.v(24): case item expression never matches the case expression" {  } { { "multiplication_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/multiplication_32_bit.v" 24 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1679623235432 "|CPUDesignProject|alu:the_alu|multiplication_32_bit:mutlipication"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "multiplication_32_bit.v(26) " "Verilog HDL Case Statement warning at multiplication_32_bit.v(26): case item expression never matches the case expression" {  } { { "multiplication_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/multiplication_32_bit.v" 26 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1679623235433 "|CPUDesignProject|alu:the_alu|multiplication_32_bit:mutlipication"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "66 64 multiplication_32_bit.v(33) " "Verilog HDL assignment warning at multiplication_32_bit.v(33): truncated value with size 66 to match size of target (64)" {  } { { "multiplication_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/multiplication_32_bit.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1679623235433 "|CPUDesignProject|alu:the_alu|multiplication_32_bit:mutlipication"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "division_32_bit alu:the_alu\|division_32_bit:divison " "Elaborating entity \"division_32_bit\" for hierarchy \"alu:the_alu\|division_32_bit:divison\"" {  } { { "alu.v" "divison" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679623235437 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "65 64 division_32_bit.v(36) " "Verilog HDL assignment warning at division_32_bit.v(36): truncated value with size 65 to match size of target (64)" {  } { { "division_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/division_32_bit.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1679623235441 "|CPUDesignProject|alu:the_alu|division_32_bit:divison"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate_left_32_bit alu:the_alu\|rotate_left_32_bit:rotateL " "Elaborating entity \"rotate_left_32_bit\" for hierarchy \"alu:the_alu\|rotate_left_32_bit:rotateL\"" {  } { { "alu.v" "rotateL" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679623235490 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "rotate_left_32_bit.v(9) " "Verilog HDL warning at rotate_left_32_bit.v(9): converting signed shift amount to unsigned" {  } { { "rotate_left_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/rotate_left_32_bit.v" 9 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1679623235491 "|CPUDesignProject|alu:the_alu|rotate_left_32_bit:rotateL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate_right_32_bit alu:the_alu\|rotate_right_32_bit:rotateR " "Elaborating entity \"rotate_right_32_bit\" for hierarchy \"alu:the_alu\|rotate_right_32_bit:rotateR\"" {  } { { "alu.v" "rotateR" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679623235495 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "rotate_right_32_bit.v(9) " "Verilog HDL warning at rotate_right_32_bit.v(9): converting signed shift amount to unsigned" {  } { { "rotate_right_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/rotate_right_32_bit.v" 9 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1679623235496 "|CPUDesignProject|alu:the_alu|rotate_right_32_bit:rotateR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:controlUnit " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:controlUnit\"" {  } { { "CPUDesignProject.v" "controlUnit" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679623235500 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(42) " "Verilog HDL Case Statement warning at control_unit.v(42): incomplete case statement has no default case item" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 42 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1679623235504 "|CPUDesignProject|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(35) " "Verilog HDL Case Statement warning at control_unit.v(35): incomplete case statement has no default case item" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1679623235506 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control_unit.v(35) " "Verilog HDL Case Statement information at control_unit.v(35): all case item expressions in this case statement are onehot" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1679623235506 "|CPUDesignProject|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "present_state control_unit.v(29) " "Verilog HDL Always Construct warning at control_unit.v(29): inferring latch(es) for variable \"present_state\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679623235508 "|CPUDesignProject|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "run control_unit.v(175) " "Verilog HDL Always Construct warning at control_unit.v(175): inferring latch(es) for variable \"run\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 175 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679623235516 "|CPUDesignProject|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R_enableIn control_unit.v(175) " "Verilog HDL Always Construct warning at control_unit.v(175): inferring latch(es) for variable \"R_enableIn\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 175 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679623235516 "|CPUDesignProject|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PCout control_unit.v(175) " "Verilog HDL Always Construct warning at control_unit.v(175): inferring latch(es) for variable \"PCout\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 175 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679623235517 "|CPUDesignProject|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ZLowout control_unit.v(175) " "Verilog HDL Always Construct warning at control_unit.v(175): inferring latch(es) for variable \"ZLowout\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 175 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679623235517 "|CPUDesignProject|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MDRout control_unit.v(175) " "Verilog HDL Always Construct warning at control_unit.v(175): inferring latch(es) for variable \"MDRout\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 175 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679623235517 "|CPUDesignProject|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MARin control_unit.v(175) " "Verilog HDL Always Construct warning at control_unit.v(175): inferring latch(es) for variable \"MARin\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 175 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679623235517 "|CPUDesignProject|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ZHighIn control_unit.v(175) " "Verilog HDL Always Construct warning at control_unit.v(175): inferring latch(es) for variable \"ZHighIn\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 175 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679623235517 "|CPUDesignProject|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ZLowIn control_unit.v(175) " "Verilog HDL Always Construct warning at control_unit.v(175): inferring latch(es) for variable \"ZLowIn\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 175 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679623235517 "|CPUDesignProject|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CONin control_unit.v(175) " "Verilog HDL Always Construct warning at control_unit.v(175): inferring latch(es) for variable \"CONin\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 175 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679623235517 "|CPUDesignProject|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "InPort_enable control_unit.v(175) " "Verilog HDL Always Construct warning at control_unit.v(175): inferring latch(es) for variable \"InPort_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 175 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679623235517 "|CPUDesignProject|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OutPort_enable control_unit.v(175) " "Verilog HDL Always Construct warning at control_unit.v(175): inferring latch(es) for variable \"OutPort_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 175 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679623235518 "|CPUDesignProject|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PCin control_unit.v(175) " "Verilog HDL Always Construct warning at control_unit.v(175): inferring latch(es) for variable \"PCin\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 175 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679623235518 "|CPUDesignProject|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MDRin control_unit.v(175) " "Verilog HDL Always Construct warning at control_unit.v(175): inferring latch(es) for variable \"MDRin\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 175 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679623235518 "|CPUDesignProject|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IRin control_unit.v(175) " "Verilog HDL Always Construct warning at control_unit.v(175): inferring latch(es) for variable \"IRin\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 175 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679623235518 "|CPUDesignProject|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Yin control_unit.v(175) " "Verilog HDL Always Construct warning at control_unit.v(175): inferring latch(es) for variable \"Yin\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 175 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679623235518 "|CPUDesignProject|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IncPC control_unit.v(175) " "Verilog HDL Always Construct warning at control_unit.v(175): inferring latch(es) for variable \"IncPC\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 175 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679623235518 "|CPUDesignProject|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ramWE control_unit.v(175) " "Verilog HDL Always Construct warning at control_unit.v(175): inferring latch(es) for variable \"ramWE\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 175 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679623235518 "|CPUDesignProject|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Gra control_unit.v(175) " "Verilog HDL Always Construct warning at control_unit.v(175): inferring latch(es) for variable \"Gra\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 175 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679623235518 "|CPUDesignProject|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Grb control_unit.v(175) " "Verilog HDL Always Construct warning at control_unit.v(175): inferring latch(es) for variable \"Grb\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 175 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679623235518 "|CPUDesignProject|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Grc control_unit.v(175) " "Verilog HDL Always Construct warning at control_unit.v(175): inferring latch(es) for variable \"Grc\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 175 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679623235518 "|CPUDesignProject|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BAout control_unit.v(175) " "Verilog HDL Always Construct warning at control_unit.v(175): inferring latch(es) for variable \"BAout\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 175 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679623235518 "|CPUDesignProject|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Cout control_unit.v(175) " "Verilog HDL Always Construct warning at control_unit.v(175): inferring latch(es) for variable \"Cout\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 175 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679623235519 "|CPUDesignProject|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "InPortout control_unit.v(175) " "Verilog HDL Always Construct warning at control_unit.v(175): inferring latch(es) for variable \"InPortout\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 175 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679623235519 "|CPUDesignProject|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ZHighout control_unit.v(175) " "Verilog HDL Always Construct warning at control_unit.v(175): inferring latch(es) for variable \"ZHighout\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 175 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679623235519 "|CPUDesignProject|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LOout control_unit.v(175) " "Verilog HDL Always Construct warning at control_unit.v(175): inferring latch(es) for variable \"LOout\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 175 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679623235519 "|CPUDesignProject|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HIout control_unit.v(175) " "Verilog HDL Always Construct warning at control_unit.v(175): inferring latch(es) for variable \"HIout\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 175 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679623235519 "|CPUDesignProject|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HIin control_unit.v(175) " "Verilog HDL Always Construct warning at control_unit.v(175): inferring latch(es) for variable \"HIin\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 175 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679623235519 "|CPUDesignProject|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LOin control_unit.v(175) " "Verilog HDL Always Construct warning at control_unit.v(175): inferring latch(es) for variable \"LOin\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 175 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679623235519 "|CPUDesignProject|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rout control_unit.v(175) " "Verilog HDL Always Construct warning at control_unit.v(175): inferring latch(es) for variable \"Rout\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 175 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679623235519 "|CPUDesignProject|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rin control_unit.v(175) " "Verilog HDL Always Construct warning at control_unit.v(175): inferring latch(es) for variable \"Rin\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 175 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679623235519 "|CPUDesignProject|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Read control_unit.v(175) " "Verilog HDL Always Construct warning at control_unit.v(175): inferring latch(es) for variable \"Read\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 175 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679623235519 "|CPUDesignProject|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Yout control_unit.v(5) " "Output port \"Yout\" at control_unit.v(5) has no driver" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1679623235521 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read control_unit.v(175) " "Inferred latch for \"Read\" at control_unit.v(175)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235523 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rin control_unit.v(175) " "Inferred latch for \"Rin\" at control_unit.v(175)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235523 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rout control_unit.v(175) " "Inferred latch for \"Rout\" at control_unit.v(175)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235523 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LOin control_unit.v(175) " "Inferred latch for \"LOin\" at control_unit.v(175)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235523 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HIin control_unit.v(175) " "Inferred latch for \"HIin\" at control_unit.v(175)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235523 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HIout control_unit.v(175) " "Inferred latch for \"HIout\" at control_unit.v(175)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235523 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LOout control_unit.v(175) " "Inferred latch for \"LOout\" at control_unit.v(175)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235523 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZHighout control_unit.v(175) " "Inferred latch for \"ZHighout\" at control_unit.v(175)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235523 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InPortout control_unit.v(175) " "Inferred latch for \"InPortout\" at control_unit.v(175)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235524 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cout control_unit.v(175) " "Inferred latch for \"Cout\" at control_unit.v(175)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235524 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BAout control_unit.v(175) " "Inferred latch for \"BAout\" at control_unit.v(175)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235524 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Grc control_unit.v(175) " "Inferred latch for \"Grc\" at control_unit.v(175)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235524 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Grb control_unit.v(175) " "Inferred latch for \"Grb\" at control_unit.v(175)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235524 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gra control_unit.v(175) " "Inferred latch for \"Gra\" at control_unit.v(175)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235524 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ramWE control_unit.v(175) " "Inferred latch for \"ramWE\" at control_unit.v(175)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235525 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IncPC control_unit.v(175) " "Inferred latch for \"IncPC\" at control_unit.v(175)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235525 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yin control_unit.v(175) " "Inferred latch for \"Yin\" at control_unit.v(175)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235525 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRin control_unit.v(175) " "Inferred latch for \"IRin\" at control_unit.v(175)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235525 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRin control_unit.v(175) " "Inferred latch for \"MDRin\" at control_unit.v(175)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235525 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCin control_unit.v(175) " "Inferred latch for \"PCin\" at control_unit.v(175)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235525 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutPort_enable control_unit.v(175) " "Inferred latch for \"OutPort_enable\" at control_unit.v(175)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235525 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InPort_enable control_unit.v(175) " "Inferred latch for \"InPort_enable\" at control_unit.v(175)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235525 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONin control_unit.v(175) " "Inferred latch for \"CONin\" at control_unit.v(175)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235525 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZLowIn control_unit.v(175) " "Inferred latch for \"ZLowIn\" at control_unit.v(175)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235525 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZHighIn control_unit.v(175) " "Inferred latch for \"ZHighIn\" at control_unit.v(175)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235525 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARin control_unit.v(175) " "Inferred latch for \"MARin\" at control_unit.v(175)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235526 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRout control_unit.v(175) " "Inferred latch for \"MDRout\" at control_unit.v(175)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235526 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZLowout control_unit.v(175) " "Inferred latch for \"ZLowout\" at control_unit.v(175)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235526 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout control_unit.v(175) " "Inferred latch for \"PCout\" at control_unit.v(175)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235526 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_enableIn\[0\] control_unit.v(175) " "Inferred latch for \"R_enableIn\[0\]\" at control_unit.v(175)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235526 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_enableIn\[1\] control_unit.v(175) " "Inferred latch for \"R_enableIn\[1\]\" at control_unit.v(175)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235526 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_enableIn\[2\] control_unit.v(175) " "Inferred latch for \"R_enableIn\[2\]\" at control_unit.v(175)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235526 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_enableIn\[3\] control_unit.v(175) " "Inferred latch for \"R_enableIn\[3\]\" at control_unit.v(175)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235526 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_enableIn\[4\] control_unit.v(175) " "Inferred latch for \"R_enableIn\[4\]\" at control_unit.v(175)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235526 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_enableIn\[5\] control_unit.v(175) " "Inferred latch for \"R_enableIn\[5\]\" at control_unit.v(175)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235526 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_enableIn\[6\] control_unit.v(175) " "Inferred latch for \"R_enableIn\[6\]\" at control_unit.v(175)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235526 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_enableIn\[7\] control_unit.v(175) " "Inferred latch for \"R_enableIn\[7\]\" at control_unit.v(175)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235526 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_enableIn\[8\] control_unit.v(175) " "Inferred latch for \"R_enableIn\[8\]\" at control_unit.v(175)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235526 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_enableIn\[9\] control_unit.v(175) " "Inferred latch for \"R_enableIn\[9\]\" at control_unit.v(175)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235526 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_enableIn\[10\] control_unit.v(175) " "Inferred latch for \"R_enableIn\[10\]\" at control_unit.v(175)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235527 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_enableIn\[11\] control_unit.v(175) " "Inferred latch for \"R_enableIn\[11\]\" at control_unit.v(175)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235527 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_enableIn\[12\] control_unit.v(175) " "Inferred latch for \"R_enableIn\[12\]\" at control_unit.v(175)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235527 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_enableIn\[13\] control_unit.v(175) " "Inferred latch for \"R_enableIn\[13\]\" at control_unit.v(175)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235527 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_enableIn\[14\] control_unit.v(175) " "Inferred latch for \"R_enableIn\[14\]\" at control_unit.v(175)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235527 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_enableIn\[15\] control_unit.v(175) " "Inferred latch for \"R_enableIn\[15\]\" at control_unit.v(175)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235527 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "run control_unit.v(175) " "Inferred latch for \"run\" at control_unit.v(175)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235527 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.br7 control_unit.v(35) " "Inferred latch for \"present_state.br7\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235527 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.shra5 control_unit.v(35) " "Inferred latch for \"present_state.shra5\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235527 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.shra4 control_unit.v(35) " "Inferred latch for \"present_state.shra4\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235527 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.shra3 control_unit.v(35) " "Inferred latch for \"present_state.shra3\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235527 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.fetch3 control_unit.v(35) " "Inferred latch for \"present_state.fetch3\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235528 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.fetch2a control_unit.v(35) " "Inferred latch for \"present_state.fetch2a\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235528 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.halt3 control_unit.v(35) " "Inferred latch for \"present_state.halt3\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235528 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.nop3 control_unit.v(35) " "Inferred latch for \"present_state.nop3\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235528 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.out3 control_unit.v(35) " "Inferred latch for \"present_state.out3\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235528 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.in3 control_unit.v(35) " "Inferred latch for \"present_state.in3\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235528 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.mflo3 control_unit.v(35) " "Inferred latch for \"present_state.mflo3\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235528 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.mfhi3 control_unit.v(35) " "Inferred latch for \"present_state.mfhi3\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235528 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.jal4 control_unit.v(35) " "Inferred latch for \"present_state.jal4\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235528 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.jal3 control_unit.v(35) " "Inferred latch for \"present_state.jal3\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235529 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.jr3 control_unit.v(35) " "Inferred latch for \"present_state.jr3\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235529 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.br6 control_unit.v(35) " "Inferred latch for \"present_state.br6\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235529 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.br5 control_unit.v(35) " "Inferred latch for \"present_state.br5\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235529 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.br4 control_unit.v(35) " "Inferred latch for \"present_state.br4\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235529 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.br3 control_unit.v(35) " "Inferred latch for \"present_state.br3\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235529 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.ori5 control_unit.v(35) " "Inferred latch for \"present_state.ori5\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235529 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.ori4 control_unit.v(35) " "Inferred latch for \"present_state.ori4\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235529 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.ori3 control_unit.v(35) " "Inferred latch for \"present_state.ori3\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235529 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.andi5 control_unit.v(35) " "Inferred latch for \"present_state.andi5\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235530 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.andi4 control_unit.v(35) " "Inferred latch for \"present_state.andi4\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235530 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.andi3 control_unit.v(35) " "Inferred latch for \"present_state.andi3\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235530 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.addi5 control_unit.v(35) " "Inferred latch for \"present_state.addi5\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235530 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.addi4 control_unit.v(35) " "Inferred latch for \"present_state.addi4\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235530 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.addi3 control_unit.v(35) " "Inferred latch for \"present_state.addi3\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235530 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.st7 control_unit.v(35) " "Inferred latch for \"present_state.st7\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235530 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.st6 control_unit.v(35) " "Inferred latch for \"present_state.st6\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235530 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.st5 control_unit.v(35) " "Inferred latch for \"present_state.st5\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235530 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.st4 control_unit.v(35) " "Inferred latch for \"present_state.st4\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235530 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.st3 control_unit.v(35) " "Inferred latch for \"present_state.st3\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235531 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.ldi5 control_unit.v(35) " "Inferred latch for \"present_state.ldi5\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235531 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.ldi4 control_unit.v(35) " "Inferred latch for \"present_state.ldi4\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235531 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.ldi3 control_unit.v(35) " "Inferred latch for \"present_state.ldi3\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235531 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.ld7 control_unit.v(35) " "Inferred latch for \"present_state.ld7\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235531 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.ld6 control_unit.v(35) " "Inferred latch for \"present_state.ld6\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235531 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.ld5 control_unit.v(35) " "Inferred latch for \"present_state.ld5\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235531 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.ld4 control_unit.v(35) " "Inferred latch for \"present_state.ld4\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235531 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.ld3 control_unit.v(35) " "Inferred latch for \"present_state.ld3\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235531 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.not4 control_unit.v(35) " "Inferred latch for \"present_state.not4\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235531 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.not3 control_unit.v(35) " "Inferred latch for \"present_state.not3\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235532 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.neg4 control_unit.v(35) " "Inferred latch for \"present_state.neg4\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235532 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.neg3 control_unit.v(35) " "Inferred latch for \"present_state.neg3\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235532 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.ror5 control_unit.v(35) " "Inferred latch for \"present_state.ror5\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235532 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.ror4 control_unit.v(35) " "Inferred latch for \"present_state.ror4\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235532 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.ror3 control_unit.v(35) " "Inferred latch for \"present_state.ror3\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235532 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.rol5 control_unit.v(35) " "Inferred latch for \"present_state.rol5\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235532 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.rol4 control_unit.v(35) " "Inferred latch for \"present_state.rol4\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235532 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.rol3 control_unit.v(35) " "Inferred latch for \"present_state.rol3\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235532 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.shr5 control_unit.v(35) " "Inferred latch for \"present_state.shr5\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235533 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.shr4 control_unit.v(35) " "Inferred latch for \"present_state.shr4\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235533 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.shr3 control_unit.v(35) " "Inferred latch for \"present_state.shr3\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235533 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.shl5 control_unit.v(35) " "Inferred latch for \"present_state.shl5\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235533 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.shl4 control_unit.v(35) " "Inferred latch for \"present_state.shl4\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235533 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.shl3 control_unit.v(35) " "Inferred latch for \"present_state.shl3\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235533 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.and5 control_unit.v(35) " "Inferred latch for \"present_state.and5\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235533 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.and4 control_unit.v(35) " "Inferred latch for \"present_state.and4\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235533 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.and3 control_unit.v(35) " "Inferred latch for \"present_state.and3\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235533 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.or5 control_unit.v(35) " "Inferred latch for \"present_state.or5\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235534 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.or4 control_unit.v(35) " "Inferred latch for \"present_state.or4\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235534 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.or3 control_unit.v(35) " "Inferred latch for \"present_state.or3\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235534 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.div6 control_unit.v(35) " "Inferred latch for \"present_state.div6\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235534 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.div5 control_unit.v(35) " "Inferred latch for \"present_state.div5\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235534 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.div4 control_unit.v(35) " "Inferred latch for \"present_state.div4\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235534 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.div3 control_unit.v(35) " "Inferred latch for \"present_state.div3\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235534 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.mul6 control_unit.v(35) " "Inferred latch for \"present_state.mul6\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235534 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.mul5 control_unit.v(35) " "Inferred latch for \"present_state.mul5\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235534 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.mul4 control_unit.v(35) " "Inferred latch for \"present_state.mul4\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235534 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.mul3 control_unit.v(35) " "Inferred latch for \"present_state.mul3\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235535 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.sub5 control_unit.v(35) " "Inferred latch for \"present_state.sub5\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235535 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.sub4 control_unit.v(35) " "Inferred latch for \"present_state.sub4\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235535 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.sub3 control_unit.v(35) " "Inferred latch for \"present_state.sub3\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235535 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.add5 control_unit.v(35) " "Inferred latch for \"present_state.add5\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235535 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.add4 control_unit.v(35) " "Inferred latch for \"present_state.add4\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235535 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.add3 control_unit.v(35) " "Inferred latch for \"present_state.add3\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235535 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.fetch2 control_unit.v(35) " "Inferred latch for \"present_state.fetch2\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235535 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.fetch1 control_unit.v(35) " "Inferred latch for \"present_state.fetch1\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235535 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.fetch0 control_unit.v(35) " "Inferred latch for \"present_state.fetch0\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235536 "|CPUDesignProject|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state.reset_state control_unit.v(35) " "Inferred latch for \"present_state.reset_state\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679623235536 "|CPUDesignProject|control_unit:controlUnit"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Inport_data_out " "Net \"Inport_data_out\" is missing source, defaulting to GND" {  } { { "CPUDesignProject.v" "Inport_data_out" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1679623235791 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1679623235791 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Inport_data_out " "Net \"Inport_data_out\" is missing source, defaulting to GND" {  } { { "CPUDesignProject.v" "Inport_data_out" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1679623235792 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1679623235792 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Inport_data_out " "Net \"Inport_data_out\" is missing source, defaulting to GND" {  } { { "CPUDesignProject.v" "Inport_data_out" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1679623235792 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1679623235792 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Inport_data_out " "Net \"Inport_data_out\" is missing source, defaulting to GND" {  } { { "CPUDesignProject.v" "Inport_data_out" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1679623235793 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1679623235793 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Inport_data_out " "Net \"Inport_data_out\" is missing source, defaulting to GND" {  } { { "CPUDesignProject.v" "Inport_data_out" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1679623235794 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1679623235794 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Inport_data_out " "Net \"Inport_data_out\" is missing source, defaulting to GND" {  } { { "CPUDesignProject.v" "Inport_data_out" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1679623235794 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1679623235794 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Inport_data_out " "Net \"Inport_data_out\" is missing source, defaulting to GND" {  } { { "CPUDesignProject.v" "Inport_data_out" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1679623235795 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1679623235795 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Inport_data_out " "Net \"Inport_data_out\" is missing source, defaulting to GND" {  } { { "CPUDesignProject.v" "Inport_data_out" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1679623235795 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1679623235795 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Inport_data_out " "Net \"Inport_data_out\" is missing source, defaulting to GND" {  } { { "CPUDesignProject.v" "Inport_data_out" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1679623235796 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1679623235796 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Inport_data_out " "Net \"Inport_data_out\" is missing source, defaulting to GND" {  } { { "CPUDesignProject.v" "Inport_data_out" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1679623235797 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1679623235797 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Inport_data_out " "Net \"Inport_data_out\" is missing source, defaulting to GND" {  } { { "CPUDesignProject.v" "Inport_data_out" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1679623235797 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1679623235797 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Inport_data_out " "Net \"Inport_data_out\" is missing source, defaulting to GND" {  } { { "CPUDesignProject.v" "Inport_data_out" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1679623235798 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1679623235798 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Inport_data_out " "Net \"Inport_data_out\" is missing source, defaulting to GND" {  } { { "CPUDesignProject.v" "Inport_data_out" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1679623235798 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1679623235798 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Inport_data_out " "Net \"Inport_data_out\" is missing source, defaulting to GND" {  } { { "CPUDesignProject.v" "Inport_data_out" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1679623235799 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1679623235799 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Inport_data_out " "Net \"Inport_data_out\" is missing source, defaulting to GND" {  } { { "CPUDesignProject.v" "Inport_data_out" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1679623235800 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1679623235800 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Inport_data_out " "Net \"Inport_data_out\" is missing source, defaulting to GND" {  } { { "CPUDesignProject.v" "Inport_data_out" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1679623235800 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1679623235800 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Inport_data_out " "Net \"Inport_data_out\" is missing source, defaulting to GND" {  } { { "CPUDesignProject.v" "Inport_data_out" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1679623235801 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1679623235801 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Inport_data_out " "Net \"Inport_data_out\" is missing source, defaulting to GND" {  } { { "CPUDesignProject.v" "Inport_data_out" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1679623235801 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1679623235801 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Inport_data_out " "Net \"Inport_data_out\" is missing source, defaulting to GND" {  } { { "CPUDesignProject.v" "Inport_data_out" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1679623235802 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1679623235802 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Inport_data_out " "Net \"Inport_data_out\" is missing source, defaulting to GND" {  } { { "CPUDesignProject.v" "Inport_data_out" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1679623235803 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1679623235803 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Inport_data_out " "Net \"Inport_data_out\" is missing source, defaulting to GND" {  } { { "CPUDesignProject.v" "Inport_data_out" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1679623235803 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1679623235803 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Inport_data_out " "Net \"Inport_data_out\" is missing source, defaulting to GND" {  } { { "CPUDesignProject.v" "Inport_data_out" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1679623235804 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1679623235804 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Inport_data_out " "Net \"Inport_data_out\" is missing source, defaulting to GND" {  } { { "CPUDesignProject.v" "Inport_data_out" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1679623235805 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1679623235805 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Inport_data_out " "Net \"Inport_data_out\" is missing source, defaulting to GND" {  } { { "CPUDesignProject.v" "Inport_data_out" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1679623235806 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1679623235806 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clr " "Net \"clr\" is missing source, defaulting to GND" {  } { { "CPUDesignProject.v" "clr" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 63 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1679623235806 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Inport_data_out " "Net \"Inport_data_out\" is missing source, defaulting to GND" {  } { { "CPUDesignProject.v" "Inport_data_out" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1679623235806 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1679623235806 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clr " "Net \"clr\" is missing source, defaulting to GND" {  } { { "CPUDesignProject.v" "clr" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 63 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1679623235807 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Inport_data_out " "Net \"Inport_data_out\" is missing source, defaulting to GND" {  } { { "CPUDesignProject.v" "Inport_data_out" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1679623235807 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1679623235807 ""}
{ "Warning" "WINFER_RAM_SINGLE_PORT_WMIF_POWER_UP" "ram:ramModule\|RAM " "Created node \"ram:ramModule\|RAM\" as a single-port RAM by generating altsyncram megafunction to implement register logic. Power-up values at the outputs of the RAM are different from the original design." {  } { { "ram.v" "RAM" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/ram.v" 8 -1 0 } }  } 0 276021 "Created node \"%1!s!\" as a single-port RAM by generating altsyncram megafunction to implement register logic. Power-up values at the outputs of the RAM are different from the original design." 0 0 "Quartus II" 0 -1 1679623237281 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram:ramModule\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram:ramModule\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1679623247100 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1679623247100 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1679623247100 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1679623247100 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1679623247100 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1679623247100 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1679623247100 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1679623247100 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1679623247100 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/CPUDesignProject.ram0_ram_1d0cf.hdl.mif " "Parameter INIT_FILE set to db/CPUDesignProject.ram0_ram_1d0cf.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1679623247100 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1679623247100 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1679623247100 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "29 " "Inferred 29 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:the_alu\|division_32_bit:divison\|Add2 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:the_alu\|division_32_bit:divison\|Add2\"" {  } { { "division_32_bit.v" "Add2" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/division_32_bit.v" 20 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679623247105 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:the_alu\|division_32_bit:divison\|Add4 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:the_alu\|division_32_bit:divison\|Add4\"" {  } { { "division_32_bit.v" "Add4" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/division_32_bit.v" 20 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679623247105 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:the_alu\|division_32_bit:divison\|Add6 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:the_alu\|division_32_bit:divison\|Add6\"" {  } { { "division_32_bit.v" "Add6" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/division_32_bit.v" 20 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679623247105 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:the_alu\|division_32_bit:divison\|Add8 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:the_alu\|division_32_bit:divison\|Add8\"" {  } { { "division_32_bit.v" "Add8" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/division_32_bit.v" 20 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679623247105 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:the_alu\|division_32_bit:divison\|Add10 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:the_alu\|division_32_bit:divison\|Add10\"" {  } { { "division_32_bit.v" "Add10" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/division_32_bit.v" 20 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679623247105 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:the_alu\|division_32_bit:divison\|Add12 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:the_alu\|division_32_bit:divison\|Add12\"" {  } { { "division_32_bit.v" "Add12" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/division_32_bit.v" 20 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679623247105 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:the_alu\|division_32_bit:divison\|Add14 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:the_alu\|division_32_bit:divison\|Add14\"" {  } { { "division_32_bit.v" "Add14" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/division_32_bit.v" 20 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679623247105 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:the_alu\|division_32_bit:divison\|Add16 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:the_alu\|division_32_bit:divison\|Add16\"" {  } { { "division_32_bit.v" "Add16" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/division_32_bit.v" 20 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679623247105 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:the_alu\|division_32_bit:divison\|Add18 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:the_alu\|division_32_bit:divison\|Add18\"" {  } { { "division_32_bit.v" "Add18" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/division_32_bit.v" 20 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679623247105 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:the_alu\|division_32_bit:divison\|Add20 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:the_alu\|division_32_bit:divison\|Add20\"" {  } { { "division_32_bit.v" "Add20" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/division_32_bit.v" 20 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679623247105 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:the_alu\|division_32_bit:divison\|Add22 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:the_alu\|division_32_bit:divison\|Add22\"" {  } { { "division_32_bit.v" "Add22" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/division_32_bit.v" 20 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679623247105 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:the_alu\|division_32_bit:divison\|Add24 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:the_alu\|division_32_bit:divison\|Add24\"" {  } { { "division_32_bit.v" "Add24" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/division_32_bit.v" 20 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679623247105 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:the_alu\|division_32_bit:divison\|Add26 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:the_alu\|division_32_bit:divison\|Add26\"" {  } { { "division_32_bit.v" "Add26" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/division_32_bit.v" 20 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679623247105 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:the_alu\|division_32_bit:divison\|Add28 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:the_alu\|division_32_bit:divison\|Add28\"" {  } { { "division_32_bit.v" "Add28" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/division_32_bit.v" 20 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679623247105 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:the_alu\|division_32_bit:divison\|Add30 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:the_alu\|division_32_bit:divison\|Add30\"" {  } { { "division_32_bit.v" "Add30" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/division_32_bit.v" 20 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679623247105 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:the_alu\|division_32_bit:divison\|Add32 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:the_alu\|division_32_bit:divison\|Add32\"" {  } { { "division_32_bit.v" "Add32" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/division_32_bit.v" 20 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679623247105 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:the_alu\|division_32_bit:divison\|Add34 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:the_alu\|division_32_bit:divison\|Add34\"" {  } { { "division_32_bit.v" "Add34" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/division_32_bit.v" 20 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679623247105 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:the_alu\|division_32_bit:divison\|Add36 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:the_alu\|division_32_bit:divison\|Add36\"" {  } { { "division_32_bit.v" "Add36" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/division_32_bit.v" 20 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679623247105 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:the_alu\|division_32_bit:divison\|Add38 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:the_alu\|division_32_bit:divison\|Add38\"" {  } { { "division_32_bit.v" "Add38" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/division_32_bit.v" 20 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679623247105 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:the_alu\|division_32_bit:divison\|Add40 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:the_alu\|division_32_bit:divison\|Add40\"" {  } { { "division_32_bit.v" "Add40" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/division_32_bit.v" 20 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679623247105 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:the_alu\|division_32_bit:divison\|Add42 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:the_alu\|division_32_bit:divison\|Add42\"" {  } { { "division_32_bit.v" "Add42" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/division_32_bit.v" 20 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679623247105 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:the_alu\|division_32_bit:divison\|Add44 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:the_alu\|division_32_bit:divison\|Add44\"" {  } { { "division_32_bit.v" "Add44" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/division_32_bit.v" 20 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679623247105 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:the_alu\|division_32_bit:divison\|Add46 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:the_alu\|division_32_bit:divison\|Add46\"" {  } { { "division_32_bit.v" "Add46" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/division_32_bit.v" 20 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679623247105 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:the_alu\|division_32_bit:divison\|Add48 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:the_alu\|division_32_bit:divison\|Add48\"" {  } { { "division_32_bit.v" "Add48" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/division_32_bit.v" 20 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679623247105 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:the_alu\|division_32_bit:divison\|Add50 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:the_alu\|division_32_bit:divison\|Add50\"" {  } { { "division_32_bit.v" "Add50" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/division_32_bit.v" 20 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679623247105 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:the_alu\|division_32_bit:divison\|Add52 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:the_alu\|division_32_bit:divison\|Add52\"" {  } { { "division_32_bit.v" "Add52" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/division_32_bit.v" 20 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679623247105 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:the_alu\|division_32_bit:divison\|Add54 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:the_alu\|division_32_bit:divison\|Add54\"" {  } { { "division_32_bit.v" "Add54" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/division_32_bit.v" 20 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679623247105 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:the_alu\|division_32_bit:divison\|Add56 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:the_alu\|division_32_bit:divison\|Add56\"" {  } { { "division_32_bit.v" "Add56" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/division_32_bit.v" 20 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679623247105 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:the_alu\|division_32_bit:divison\|Add58 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:the_alu\|division_32_bit:divison\|Add58\"" {  } { { "division_32_bit.v" "Add58" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/division_32_bit.v" 20 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679623247105 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1679623247105 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:ramModule\|altsyncram:RAM_rtl_0 " "Elaborated megafunction instantiation \"ram:ramModule\|altsyncram:RAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679623247346 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:ramModule\|altsyncram:RAM_rtl_0 " "Instantiated megafunction \"ram:ramModule\|altsyncram:RAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679623247347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679623247347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679623247347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679623247347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679623247347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679623247347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679623247347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679623247347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679623247347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/CPUDesignProject.ram0_ram_1d0cf.hdl.mif " "Parameter \"INIT_FILE\" = \"db/CPUDesignProject.ram0_ram_1d0cf.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679623247347 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1679623247347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rd91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rd91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rd91 " "Found entity 1: altsyncram_rd91" {  } { { "db/altsyncram_rd91.tdf" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/db/altsyncram_rd91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679623247626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679623247626 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:the_alu\|division_32_bit:divison\|lpm_add_sub:Add2 " "Elaborated megafunction instantiation \"alu:the_alu\|division_32_bit:divison\|lpm_add_sub:Add2\"" {  } { { "division_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/division_32_bit.v" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679623247844 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:the_alu\|division_32_bit:divison\|lpm_add_sub:Add2 " "Instantiated megafunction \"alu:the_alu\|division_32_bit:divison\|lpm_add_sub:Add2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679623247844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679623247844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679623247844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679623247844 ""}  } { { "division_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/division_32_bit.v" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1679623247844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gui " "Found entity 1: add_sub_gui" {  } { { "db/add_sub_gui.tdf" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/db/add_sub_gui.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679623247987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679623247987 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1679623249789 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "control_unit:controlUnit\|HIin control_unit:controlUnit\|ZHighout " "Duplicate LATCH primitive \"control_unit:controlUnit\|HIin\" merged with LATCH primitive \"control_unit:controlUnit\|ZHighout\"" {  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 4 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679623249974 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1679623249974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_32_to_1:BusMux\|BusMuxOut\[0\] " "Latch mux_32_to_1:BusMux\|BusMuxOut\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA encoder_32_to_5:encoder\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder\|WideOr0" {  } { { "encoder_32_to_5.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/encoder_32_to_5.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249981 ""}  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/mux_32_to_1.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_32_to_1:BusMux\|BusMuxOut\[1\] " "Latch mux_32_to_1:BusMux\|BusMuxOut\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA encoder_32_to_5:encoder\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder\|WideOr0" {  } { { "encoder_32_to_5.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/encoder_32_to_5.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249981 ""}  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/mux_32_to_1.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_32_to_1:BusMux\|BusMuxOut\[2\] " "Latch mux_32_to_1:BusMux\|BusMuxOut\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA encoder_32_to_5:encoder\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder\|WideOr0" {  } { { "encoder_32_to_5.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/encoder_32_to_5.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249981 ""}  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/mux_32_to_1.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_32_to_1:BusMux\|BusMuxOut\[3\] " "Latch mux_32_to_1:BusMux\|BusMuxOut\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA encoder_32_to_5:encoder\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder\|WideOr0" {  } { { "encoder_32_to_5.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/encoder_32_to_5.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249982 ""}  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/mux_32_to_1.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_32_to_1:BusMux\|BusMuxOut\[4\] " "Latch mux_32_to_1:BusMux\|BusMuxOut\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA encoder_32_to_5:encoder\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder\|WideOr0" {  } { { "encoder_32_to_5.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/encoder_32_to_5.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249982 ""}  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/mux_32_to_1.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_32_to_1:BusMux\|BusMuxOut\[5\] " "Latch mux_32_to_1:BusMux\|BusMuxOut\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA encoder_32_to_5:encoder\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder\|WideOr0" {  } { { "encoder_32_to_5.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/encoder_32_to_5.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249982 ""}  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/mux_32_to_1.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_32_to_1:BusMux\|BusMuxOut\[6\] " "Latch mux_32_to_1:BusMux\|BusMuxOut\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA encoder_32_to_5:encoder\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder\|WideOr0" {  } { { "encoder_32_to_5.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/encoder_32_to_5.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249982 ""}  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/mux_32_to_1.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_32_to_1:BusMux\|BusMuxOut\[7\] " "Latch mux_32_to_1:BusMux\|BusMuxOut\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA encoder_32_to_5:encoder\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder\|WideOr0" {  } { { "encoder_32_to_5.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/encoder_32_to_5.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249982 ""}  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/mux_32_to_1.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_32_to_1:BusMux\|BusMuxOut\[8\] " "Latch mux_32_to_1:BusMux\|BusMuxOut\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA encoder_32_to_5:encoder\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder\|WideOr0" {  } { { "encoder_32_to_5.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/encoder_32_to_5.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249983 ""}  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/mux_32_to_1.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_32_to_1:BusMux\|BusMuxOut\[9\] " "Latch mux_32_to_1:BusMux\|BusMuxOut\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA encoder_32_to_5:encoder\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder\|WideOr0" {  } { { "encoder_32_to_5.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/encoder_32_to_5.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249983 ""}  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/mux_32_to_1.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_32_to_1:BusMux\|BusMuxOut\[10\] " "Latch mux_32_to_1:BusMux\|BusMuxOut\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA encoder_32_to_5:encoder\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder\|WideOr0" {  } { { "encoder_32_to_5.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/encoder_32_to_5.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249983 ""}  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/mux_32_to_1.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_32_to_1:BusMux\|BusMuxOut\[11\] " "Latch mux_32_to_1:BusMux\|BusMuxOut\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA encoder_32_to_5:encoder\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder\|WideOr0" {  } { { "encoder_32_to_5.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/encoder_32_to_5.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249983 ""}  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/mux_32_to_1.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_32_to_1:BusMux\|BusMuxOut\[12\] " "Latch mux_32_to_1:BusMux\|BusMuxOut\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA encoder_32_to_5:encoder\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder\|WideOr0" {  } { { "encoder_32_to_5.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/encoder_32_to_5.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249983 ""}  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/mux_32_to_1.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_32_to_1:BusMux\|BusMuxOut\[13\] " "Latch mux_32_to_1:BusMux\|BusMuxOut\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA encoder_32_to_5:encoder\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder\|WideOr0" {  } { { "encoder_32_to_5.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/encoder_32_to_5.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249983 ""}  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/mux_32_to_1.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_32_to_1:BusMux\|BusMuxOut\[14\] " "Latch mux_32_to_1:BusMux\|BusMuxOut\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA encoder_32_to_5:encoder\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder\|WideOr0" {  } { { "encoder_32_to_5.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/encoder_32_to_5.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249984 ""}  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/mux_32_to_1.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_32_to_1:BusMux\|BusMuxOut\[15\] " "Latch mux_32_to_1:BusMux\|BusMuxOut\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA encoder_32_to_5:encoder\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder\|WideOr0" {  } { { "encoder_32_to_5.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/encoder_32_to_5.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249984 ""}  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/mux_32_to_1.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_32_to_1:BusMux\|BusMuxOut\[16\] " "Latch mux_32_to_1:BusMux\|BusMuxOut\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA encoder_32_to_5:encoder\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder\|WideOr0" {  } { { "encoder_32_to_5.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/encoder_32_to_5.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249984 ""}  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/mux_32_to_1.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_32_to_1:BusMux\|BusMuxOut\[17\] " "Latch mux_32_to_1:BusMux\|BusMuxOut\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA encoder_32_to_5:encoder\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder\|WideOr0" {  } { { "encoder_32_to_5.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/encoder_32_to_5.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249984 ""}  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/mux_32_to_1.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_32_to_1:BusMux\|BusMuxOut\[18\] " "Latch mux_32_to_1:BusMux\|BusMuxOut\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA encoder_32_to_5:encoder\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder\|WideOr0" {  } { { "encoder_32_to_5.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/encoder_32_to_5.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249985 ""}  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/mux_32_to_1.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_32_to_1:BusMux\|BusMuxOut\[19\] " "Latch mux_32_to_1:BusMux\|BusMuxOut\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA encoder_32_to_5:encoder\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder\|WideOr0" {  } { { "encoder_32_to_5.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/encoder_32_to_5.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249985 ""}  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/mux_32_to_1.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_32_to_1:BusMux\|BusMuxOut\[20\] " "Latch mux_32_to_1:BusMux\|BusMuxOut\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA encoder_32_to_5:encoder\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder\|WideOr0" {  } { { "encoder_32_to_5.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/encoder_32_to_5.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249985 ""}  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/mux_32_to_1.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_32_to_1:BusMux\|BusMuxOut\[21\] " "Latch mux_32_to_1:BusMux\|BusMuxOut\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA encoder_32_to_5:encoder\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder\|WideOr0" {  } { { "encoder_32_to_5.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/encoder_32_to_5.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249985 ""}  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/mux_32_to_1.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_32_to_1:BusMux\|BusMuxOut\[22\] " "Latch mux_32_to_1:BusMux\|BusMuxOut\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA encoder_32_to_5:encoder\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder\|WideOr0" {  } { { "encoder_32_to_5.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/encoder_32_to_5.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249986 ""}  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/mux_32_to_1.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249986 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_32_to_1:BusMux\|BusMuxOut\[23\] " "Latch mux_32_to_1:BusMux\|BusMuxOut\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA encoder_32_to_5:encoder\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder\|WideOr0" {  } { { "encoder_32_to_5.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/encoder_32_to_5.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249986 ""}  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/mux_32_to_1.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249986 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_32_to_1:BusMux\|BusMuxOut\[24\] " "Latch mux_32_to_1:BusMux\|BusMuxOut\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA encoder_32_to_5:encoder\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder\|WideOr0" {  } { { "encoder_32_to_5.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/encoder_32_to_5.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249986 ""}  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/mux_32_to_1.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249986 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_32_to_1:BusMux\|BusMuxOut\[25\] " "Latch mux_32_to_1:BusMux\|BusMuxOut\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA encoder_32_to_5:encoder\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder\|WideOr0" {  } { { "encoder_32_to_5.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/encoder_32_to_5.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249986 ""}  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/mux_32_to_1.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249986 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_32_to_1:BusMux\|BusMuxOut\[26\] " "Latch mux_32_to_1:BusMux\|BusMuxOut\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA encoder_32_to_5:encoder\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder\|WideOr0" {  } { { "encoder_32_to_5.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/encoder_32_to_5.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249986 ""}  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/mux_32_to_1.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249986 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_32_to_1:BusMux\|BusMuxOut\[27\] " "Latch mux_32_to_1:BusMux\|BusMuxOut\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA encoder_32_to_5:encoder\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder\|WideOr0" {  } { { "encoder_32_to_5.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/encoder_32_to_5.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249986 ""}  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/mux_32_to_1.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249986 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_32_to_1:BusMux\|BusMuxOut\[28\] " "Latch mux_32_to_1:BusMux\|BusMuxOut\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA encoder_32_to_5:encoder\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder\|WideOr0" {  } { { "encoder_32_to_5.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/encoder_32_to_5.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249986 ""}  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/mux_32_to_1.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249986 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_32_to_1:BusMux\|BusMuxOut\[29\] " "Latch mux_32_to_1:BusMux\|BusMuxOut\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA encoder_32_to_5:encoder\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder\|WideOr0" {  } { { "encoder_32_to_5.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/encoder_32_to_5.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249987 ""}  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/mux_32_to_1.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_32_to_1:BusMux\|BusMuxOut\[30\] " "Latch mux_32_to_1:BusMux\|BusMuxOut\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA encoder_32_to_5:encoder\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder\|WideOr0" {  } { { "encoder_32_to_5.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/encoder_32_to_5.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249987 ""}  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/mux_32_to_1.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_32_to_1:BusMux\|BusMuxOut\[31\] " "Latch mux_32_to_1:BusMux\|BusMuxOut\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA encoder_32_to_5:encoder\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder\|WideOr0" {  } { { "encoder_32_to_5.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/encoder_32_to_5.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249987 ""}  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/mux_32_to_1.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.out3_1311 " "Latch control_unit:controlUnit\|present_state.out3_1311 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[29\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249987 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.halt3_1291 " "Latch control_unit:controlUnit\|present_state.halt3_1291 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[29\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249987 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.br7_1231 " "Latch control_unit:controlUnit\|present_state.br7_1231 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249988 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249988 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.shra5_1241 " "Latch control_unit:controlUnit\|present_state.shra5_1241 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249988 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249988 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.shra4_1251 " "Latch control_unit:controlUnit\|present_state.shra4_1251 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249988 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249988 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.shra3_1261 " "Latch control_unit:controlUnit\|present_state.shra3_1261 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[29\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249988 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249988 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.fetch3_1271 " "Latch control_unit:controlUnit\|present_state.fetch3_1271 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249988 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249988 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.fetch2a_1281 " "Latch control_unit:controlUnit\|present_state.fetch2a_1281 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249988 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249988 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.nop3_1301 " "Latch control_unit:controlUnit\|present_state.nop3_1301 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[29\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249988 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249988 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.in3_1321 " "Latch control_unit:controlUnit\|present_state.in3_1321 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[29\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249988 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249988 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.mflo3_1331 " "Latch control_unit:controlUnit\|present_state.mflo3_1331 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[29\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249989 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.mfhi3_1341 " "Latch control_unit:controlUnit\|present_state.mfhi3_1341 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[29\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249989 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.jal4_1351 " "Latch control_unit:controlUnit\|present_state.jal4_1351 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249989 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.jal3_1361 " "Latch control_unit:controlUnit\|present_state.jal3_1361 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[29\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249989 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.jr3_1371 " "Latch control_unit:controlUnit\|present_state.jr3_1371 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[29\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249989 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.br6_1381 " "Latch control_unit:controlUnit\|present_state.br6_1381 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249989 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.br5_1391 " "Latch control_unit:controlUnit\|present_state.br5_1391 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249990 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249990 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.br4_1401 " "Latch control_unit:controlUnit\|present_state.br4_1401 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249990 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249990 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.br3_1411 " "Latch control_unit:controlUnit\|present_state.br3_1411 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[29\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249990 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249990 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.ori5_1421 " "Latch control_unit:controlUnit\|present_state.ori5_1421 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249990 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249990 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.ori4_1431 " "Latch control_unit:controlUnit\|present_state.ori4_1431 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249991 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249991 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.ori3_1441 " "Latch control_unit:controlUnit\|present_state.ori3_1441 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[29\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249991 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249991 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.andi5_1451 " "Latch control_unit:controlUnit\|present_state.andi5_1451 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249991 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249991 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.andi4_1461 " "Latch control_unit:controlUnit\|present_state.andi4_1461 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249991 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249991 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.andi3_1471 " "Latch control_unit:controlUnit\|present_state.andi3_1471 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[29\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249991 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249991 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.addi5_1481 " "Latch control_unit:controlUnit\|present_state.addi5_1481 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249991 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249991 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.addi4_1491 " "Latch control_unit:controlUnit\|present_state.addi4_1491 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249992 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249992 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.addi3_1501 " "Latch control_unit:controlUnit\|present_state.addi3_1501 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[29\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249992 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249992 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.st7_1511 " "Latch control_unit:controlUnit\|present_state.st7_1511 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249992 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249992 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.st6_1521 " "Latch control_unit:controlUnit\|present_state.st6_1521 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249992 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249992 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.st5_1531 " "Latch control_unit:controlUnit\|present_state.st5_1531 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249992 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249992 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.st4_1541 " "Latch control_unit:controlUnit\|present_state.st4_1541 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249993 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249993 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.st3_1551 " "Latch control_unit:controlUnit\|present_state.st3_1551 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[29\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249993 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249993 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.ldi5_1561 " "Latch control_unit:controlUnit\|present_state.ldi5_1561 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249993 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249993 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.ldi4_1571 " "Latch control_unit:controlUnit\|present_state.ldi4_1571 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249993 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249993 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.ldi3_1581 " "Latch control_unit:controlUnit\|present_state.ldi3_1581 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[29\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249993 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249993 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.ld7_1591 " "Latch control_unit:controlUnit\|present_state.ld7_1591 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249993 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249993 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.ld6_1601 " "Latch control_unit:controlUnit\|present_state.ld6_1601 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249993 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249993 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.ld5_1611 " "Latch control_unit:controlUnit\|present_state.ld5_1611 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249993 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249993 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.ld4_1621 " "Latch control_unit:controlUnit\|present_state.ld4_1621 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249994 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.ld3_1631 " "Latch control_unit:controlUnit\|present_state.ld3_1631 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[29\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249994 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.not4_1641 " "Latch control_unit:controlUnit\|present_state.not4_1641 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249994 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.not3_1651 " "Latch control_unit:controlUnit\|present_state.not3_1651 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[29\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249994 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.neg4_1661 " "Latch control_unit:controlUnit\|present_state.neg4_1661 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249994 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.neg3_1671 " "Latch control_unit:controlUnit\|present_state.neg3_1671 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[29\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249994 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.ror5_1681 " "Latch control_unit:controlUnit\|present_state.ror5_1681 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249994 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.ror4_1691 " "Latch control_unit:controlUnit\|present_state.ror4_1691 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249994 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.ror3_1701 " "Latch control_unit:controlUnit\|present_state.ror3_1701 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[29\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249995 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249995 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.rol5_1711 " "Latch control_unit:controlUnit\|present_state.rol5_1711 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249995 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249995 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.rol4_1721 " "Latch control_unit:controlUnit\|present_state.rol4_1721 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249995 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249995 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.rol3_1731 " "Latch control_unit:controlUnit\|present_state.rol3_1731 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[29\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249995 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249995 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.shr5_1741 " "Latch control_unit:controlUnit\|present_state.shr5_1741 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249995 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249995 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.shr4_1751 " "Latch control_unit:controlUnit\|present_state.shr4_1751 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249995 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249995 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.shr3_1761 " "Latch control_unit:controlUnit\|present_state.shr3_1761 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[29\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249995 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249995 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.shl5_1771 " "Latch control_unit:controlUnit\|present_state.shl5_1771 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249995 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249995 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.shl4_1781 " "Latch control_unit:controlUnit\|present_state.shl4_1781 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249995 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249995 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.shl3_1791 " "Latch control_unit:controlUnit\|present_state.shl3_1791 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[29\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249996 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249996 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.and5_1801 " "Latch control_unit:controlUnit\|present_state.and5_1801 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249996 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249996 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.and4_1811 " "Latch control_unit:controlUnit\|present_state.and4_1811 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249996 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249996 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.and3_1821 " "Latch control_unit:controlUnit\|present_state.and3_1821 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[29\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249996 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249996 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.or5_1831 " "Latch control_unit:controlUnit\|present_state.or5_1831 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249997 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.or4_1841 " "Latch control_unit:controlUnit\|present_state.or4_1841 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249997 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.or3_1851 " "Latch control_unit:controlUnit\|present_state.or3_1851 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[29\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249997 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.div6_1861 " "Latch control_unit:controlUnit\|present_state.div6_1861 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249997 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.div5_1871 " "Latch control_unit:controlUnit\|present_state.div5_1871 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249997 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.div4_1881 " "Latch control_unit:controlUnit\|present_state.div4_1881 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249997 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.div3_1891 " "Latch control_unit:controlUnit\|present_state.div3_1891 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[29\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249998 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.mul6_1901 " "Latch control_unit:controlUnit\|present_state.mul6_1901 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249998 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.mul5_1911 " "Latch control_unit:controlUnit\|present_state.mul5_1911 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249998 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.mul4_1921 " "Latch control_unit:controlUnit\|present_state.mul4_1921 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249998 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.mul3_1931 " "Latch control_unit:controlUnit\|present_state.mul3_1931 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[29\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249998 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.sub5_1941 " "Latch control_unit:controlUnit\|present_state.sub5_1941 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249999 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.sub4_1951 " "Latch control_unit:controlUnit\|present_state.sub4_1951 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249999 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.sub3_1961 " "Latch control_unit:controlUnit\|present_state.sub3_1961 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[29\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249999 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.add5_1971 " "Latch control_unit:controlUnit\|present_state.add5_1971 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249999 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.add4_1981 " "Latch control_unit:controlUnit\|present_state.add4_1981 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249999 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.add3_1991 " "Latch control_unit:controlUnit\|present_state.add3_1991 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[29\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249999 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.fetch2_2001 " "Latch control_unit:controlUnit\|present_state.fetch2_2001 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249999 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.fetch1_2011 " "Latch control_unit:controlUnit\|present_state.fetch1_2011 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623249999 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623249999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.fetch0_2021 " "Latch control_unit:controlUnit\|present_state.fetch0_2021 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623250000 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623250000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[32\] " "Latch alu:the_alu\|C\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[31\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623250000 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623250000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[0\] " "Latch alu:the_alu\|C\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[31\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623250000 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623250000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[33\] " "Latch alu:the_alu\|C\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[31\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623250000 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623250000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[1\] " "Latch alu:the_alu\|C\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[31\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623250000 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623250000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[34\] " "Latch alu:the_alu\|C\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[31\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623250001 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623250001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[2\] " "Latch alu:the_alu\|C\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[31\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623250001 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623250001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[35\] " "Latch alu:the_alu\|C\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[31\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623250001 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623250001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[3\] " "Latch alu:the_alu\|C\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[31\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623250001 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623250001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[36\] " "Latch alu:the_alu\|C\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[31\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623250002 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623250002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[4\] " "Latch alu:the_alu\|C\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[31\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623250002 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623250002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[37\] " "Latch alu:the_alu\|C\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[31\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623250002 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623250002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[5\] " "Latch alu:the_alu\|C\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[31\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623250002 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623250002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[38\] " "Latch alu:the_alu\|C\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[31\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623250002 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623250002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[6\] " "Latch alu:the_alu\|C\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[31\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623250002 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623250002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[39\] " "Latch alu:the_alu\|C\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[31\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623250003 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623250003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[7\] " "Latch alu:the_alu\|C\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[31\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623250003 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623250003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[40\] " "Latch alu:the_alu\|C\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[31\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623250003 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623250003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[8\] " "Latch alu:the_alu\|C\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[31\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623250003 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623250003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[41\] " "Latch alu:the_alu\|C\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[31\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623250003 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623250003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[9\] " "Latch alu:the_alu\|C\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[31\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623250003 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623250003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[42\] " "Latch alu:the_alu\|C\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[31\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623250003 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623250003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[10\] " "Latch alu:the_alu\|C\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[31\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623250003 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623250003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[43\] " "Latch alu:the_alu\|C\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[31\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623250004 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623250004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[11\] " "Latch alu:the_alu\|C\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[31\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623250004 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623250004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[44\] " "Latch alu:the_alu\|C\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[31\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623250004 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623250004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[12\] " "Latch alu:the_alu\|C\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[31\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623250004 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623250004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[45\] " "Latch alu:the_alu\|C\[45\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[31\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623250004 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623250004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[13\] " "Latch alu:the_alu\|C\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[31\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623250004 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623250004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[46\] " "Latch alu:the_alu\|C\[46\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[31\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623250004 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623250004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[14\] " "Latch alu:the_alu\|C\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[31\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623250004 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623250004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[47\] " "Latch alu:the_alu\|C\[47\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[31\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623250005 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623250005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[15\] " "Latch alu:the_alu\|C\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[31\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623250005 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623250005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[48\] " "Latch alu:the_alu\|C\[48\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[31\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623250005 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623250005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[16\] " "Latch alu:the_alu\|C\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[31\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623250005 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623250005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[49\] " "Latch alu:the_alu\|C\[49\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[31\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623250005 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623250005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[17\] " "Latch alu:the_alu\|C\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[31\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623250005 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623250005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[50\] " "Latch alu:the_alu\|C\[50\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[31\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623250005 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623250005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[18\] " "Latch alu:the_alu\|C\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[31\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623250006 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623250006 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[51\] " "Latch alu:the_alu\|C\[51\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[31\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623250006 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623250006 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[19\] " "Latch alu:the_alu\|C\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[31\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623250006 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623250006 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[52\] " "Latch alu:the_alu\|C\[52\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[31\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623250006 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623250006 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[20\] " "Latch alu:the_alu\|C\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[31\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623250007 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623250007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[53\] " "Latch alu:the_alu\|C\[53\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[31\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623250007 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623250007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[21\] " "Latch alu:the_alu\|C\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[31\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623250008 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623250008 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[54\] " "Latch alu:the_alu\|C\[54\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[31\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623250008 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623250008 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[22\] " "Latch alu:the_alu\|C\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[31\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623250008 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623250008 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[55\] " "Latch alu:the_alu\|C\[55\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[31\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623250008 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623250008 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[23\] " "Latch alu:the_alu\|C\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[31\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623250009 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623250009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[56\] " "Latch alu:the_alu\|C\[56\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[31\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623250009 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623250009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[24\] " "Latch alu:the_alu\|C\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[31\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623250009 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623250009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[57\] " "Latch alu:the_alu\|C\[57\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[31\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623250009 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623250009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[25\] " "Latch alu:the_alu\|C\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[31\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623250010 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623250010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[58\] " "Latch alu:the_alu\|C\[58\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[31\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623250010 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623250010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[26\] " "Latch alu:the_alu\|C\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[31\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623250010 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623250010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[59\] " "Latch alu:the_alu\|C\[59\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[31\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623250010 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623250010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[27\] " "Latch alu:the_alu\|C\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[31\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623250010 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623250010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[60\] " "Latch alu:the_alu\|C\[60\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[31\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623250010 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623250010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[28\] " "Latch alu:the_alu\|C\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[31\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623250011 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623250011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[61\] " "Latch alu:the_alu\|C\[61\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[31\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623250011 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623250011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[29\] " "Latch alu:the_alu\|C\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[31\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623250011 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623250011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[62\] " "Latch alu:the_alu\|C\[62\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[31\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623250011 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623250011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[30\] " "Latch alu:the_alu\|C\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[31\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623250011 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623250011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[63\] " "Latch alu:the_alu\|C\[63\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[31\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623250011 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623250011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[31\] " "Latch alu:the_alu\|C\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:IR\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR\|q\[31\]" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623250012 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623250012 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|present_state.reset_state_2031 " "Latch control_unit:controlUnit\|present_state.reset_state_2031 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679623250012 ""}  } { { "control_unit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679623250012 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1679623254785 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/output_files/CPUDesignProject.map.smsg " "Generated suppressed messages file C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/output_files/CPUDesignProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1679623261830 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1679623262502 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679623262502 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "32 " "Design contains 32 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data_in\[0\] " "No output dependent on input pin \"inport_data_in\[0\]\"" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679623263361 "|CPUDesignProject|inport_data_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data_in\[1\] " "No output dependent on input pin \"inport_data_in\[1\]\"" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679623263361 "|CPUDesignProject|inport_data_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data_in\[2\] " "No output dependent on input pin \"inport_data_in\[2\]\"" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679623263361 "|CPUDesignProject|inport_data_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data_in\[3\] " "No output dependent on input pin \"inport_data_in\[3\]\"" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679623263361 "|CPUDesignProject|inport_data_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data_in\[4\] " "No output dependent on input pin \"inport_data_in\[4\]\"" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679623263361 "|CPUDesignProject|inport_data_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data_in\[5\] " "No output dependent on input pin \"inport_data_in\[5\]\"" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679623263361 "|CPUDesignProject|inport_data_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data_in\[6\] " "No output dependent on input pin \"inport_data_in\[6\]\"" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679623263361 "|CPUDesignProject|inport_data_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data_in\[7\] " "No output dependent on input pin \"inport_data_in\[7\]\"" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679623263361 "|CPUDesignProject|inport_data_in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data_in\[8\] " "No output dependent on input pin \"inport_data_in\[8\]\"" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679623263361 "|CPUDesignProject|inport_data_in[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data_in\[9\] " "No output dependent on input pin \"inport_data_in\[9\]\"" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679623263361 "|CPUDesignProject|inport_data_in[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data_in\[10\] " "No output dependent on input pin \"inport_data_in\[10\]\"" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679623263361 "|CPUDesignProject|inport_data_in[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data_in\[11\] " "No output dependent on input pin \"inport_data_in\[11\]\"" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679623263361 "|CPUDesignProject|inport_data_in[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data_in\[12\] " "No output dependent on input pin \"inport_data_in\[12\]\"" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679623263361 "|CPUDesignProject|inport_data_in[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data_in\[13\] " "No output dependent on input pin \"inport_data_in\[13\]\"" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679623263361 "|CPUDesignProject|inport_data_in[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data_in\[14\] " "No output dependent on input pin \"inport_data_in\[14\]\"" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679623263361 "|CPUDesignProject|inport_data_in[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data_in\[15\] " "No output dependent on input pin \"inport_data_in\[15\]\"" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679623263361 "|CPUDesignProject|inport_data_in[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data_in\[16\] " "No output dependent on input pin \"inport_data_in\[16\]\"" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679623263361 "|CPUDesignProject|inport_data_in[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data_in\[17\] " "No output dependent on input pin \"inport_data_in\[17\]\"" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679623263361 "|CPUDesignProject|inport_data_in[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data_in\[18\] " "No output dependent on input pin \"inport_data_in\[18\]\"" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679623263361 "|CPUDesignProject|inport_data_in[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data_in\[19\] " "No output dependent on input pin \"inport_data_in\[19\]\"" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679623263361 "|CPUDesignProject|inport_data_in[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data_in\[20\] " "No output dependent on input pin \"inport_data_in\[20\]\"" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679623263361 "|CPUDesignProject|inport_data_in[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data_in\[21\] " "No output dependent on input pin \"inport_data_in\[21\]\"" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679623263361 "|CPUDesignProject|inport_data_in[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data_in\[22\] " "No output dependent on input pin \"inport_data_in\[22\]\"" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679623263361 "|CPUDesignProject|inport_data_in[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data_in\[23\] " "No output dependent on input pin \"inport_data_in\[23\]\"" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679623263361 "|CPUDesignProject|inport_data_in[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data_in\[24\] " "No output dependent on input pin \"inport_data_in\[24\]\"" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679623263361 "|CPUDesignProject|inport_data_in[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data_in\[25\] " "No output dependent on input pin \"inport_data_in\[25\]\"" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679623263361 "|CPUDesignProject|inport_data_in[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data_in\[26\] " "No output dependent on input pin \"inport_data_in\[26\]\"" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679623263361 "|CPUDesignProject|inport_data_in[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data_in\[27\] " "No output dependent on input pin \"inport_data_in\[27\]\"" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679623263361 "|CPUDesignProject|inport_data_in[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data_in\[28\] " "No output dependent on input pin \"inport_data_in\[28\]\"" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679623263361 "|CPUDesignProject|inport_data_in[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data_in\[29\] " "No output dependent on input pin \"inport_data_in\[29\]\"" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679623263361 "|CPUDesignProject|inport_data_in[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data_in\[30\] " "No output dependent on input pin \"inport_data_in\[30\]\"" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679623263361 "|CPUDesignProject|inport_data_in[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data_in\[31\] " "No output dependent on input pin \"inport_data_in\[31\]\"" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679623263361 "|CPUDesignProject|inport_data_in[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1679623263361 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7590 " "Implemented 7590 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1679623263365 ""} { "Info" "ICUT_CUT_TM_OPINS" "69 " "Implemented 69 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1679623263365 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7454 " "Implemented 7454 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1679623263365 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1679623263365 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1679623263365 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 502 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 502 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4661 " "Peak virtual memory: 4661 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1679623263517 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 23 22:01:03 2023 " "Processing ended: Thu Mar 23 22:01:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1679623263517 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1679623263517 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1679623263517 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1679623263517 ""}
