# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1b.srcs/sources_1/imports/P1b/registro.vhd" \
"../../../../project_1b.srcs/sim_1/imports/P1b/tb_registro.vhd" \

# Do not sort compile order
nosort
