

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8:2,0,1:0:1:1:0:1,1:4:8:16:32:64,/sciclone/data10/hwang07/GPU_RESEARCH/swl/swl_outputs/RESULTS/swl4/ # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler        warp_limiting:2:4 # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
b163d0dedd2017cf5e073629b67e8593  /sciclone/data10/hwang07/adwait/applications/benchmarks/lonestar/bin/dmr
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=apps/dmr/./main.cu
self exe links to: /sciclone/data10/hwang07/adwait/applications/benchmarks/lonestar/bin/dmr
Running md5sum using "md5sum /sciclone/data10/hwang07/adwait/applications/benchmarks/lonestar/bin/dmr "
Parsing file _cuobjdump_complete_output_Mcdu0K
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: apps/dmr/./main.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: apps/dmr/./main.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7drefinePfS_PjS0_S0_PbS0_S1_S0_S0_S1_jjjS0_S0_S0_S0_PVjjS3_S3_ : hostFun 0x0x402950, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z11global_syncjPVjS0_" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z11global_syncjPVjS0_" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z11global_syncjPVjS0_" from 0xc to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z14distanceSquareffff" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z14distanceSquareffff" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z14distanceSquareffff" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z14distanceSquareffff" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z14distanceSquareffff" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z14distanceSquarejjPfS_" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z14distanceSquarejjPfS_" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z14distanceSquarejjPfS_" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z14distanceSquarejjPfS_" from 0xc to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z14distanceSquarejjPfS_" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z8distancejjPfS_" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z8distancejjPfS_" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z8distancejjPfS_" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z8distancejjPfS_" from 0xc to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z8distancejjPfS_" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z12radiusSquareffjPfS_Pj" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z12radiusSquareffjPfS_Pj" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z12radiusSquareffjPfS_Pj" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z12radiusSquareffjPfS_Pj" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z12radiusSquareffjPfS_Pj" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z12radiusSquareffjPfS_Pj" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z12radiusSquareffjPfS_Pj" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z8checkbadjPfS_PjS0_j" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z8checkbadjPfS_PjS0_j" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z8checkbadjPfS_PjS0_j" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z8checkbadjPfS_PjS0_j" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z8checkbadjPfS_PjS0_j" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z8checkbadjPfS_PjS0_j" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z8checkbadjPfS_PjS0_j" from 0x28 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z8adjacentjjPjjj" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z8adjacentjjPjjj" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z8adjacentjjPjjj" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z8adjacentjjPjjj" from 0xc to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z8adjacentjjPjjj" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z8adjacentjjPjjj" from 0x18 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z11getOppositejjPjS_S_jj" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z11getOppositejjPjS_S_jj" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z11getOppositejjPjS_S_jj" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z11getOppositejjPjS_S_jj" from 0xc to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z11getOppositejjPjS_S_jj" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z11getOppositejjPjS_S_jj" from 0x1c to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z11getOppositejjPjS_S_jj" from 0x24 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z11getOppositejjPjS_S_jj" from 0x28 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z9getCenterjRfS_PfS0_Pjjj" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z9getCenterjRfS_PfS0_Pjjj" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z9getCenterjRfS_PfS0_Pjjj" from 0xc to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z9getCenterjRfS_PfS0_Pjjj" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z9getCenterjRfS_PfS0_Pjjj" from 0x1c to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z9getCenterjRfS_PfS0_Pjjj" from 0x24 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z9getCenterjRfS_PfS0_Pjjj" from 0x2c to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z9getCenterjRfS_PfS0_Pjjj" from 0x30 to 0x34
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z14inCircumcircleffjPfS_Pjjj" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z14inCircumcircleffjPfS_Pjjj" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z14inCircumcircleffjPfS_Pjjj" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z14inCircumcircleffjPfS_Pjjj" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z14inCircumcircleffjPfS_Pjjj" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z14inCircumcircleffjPfS_Pjjj" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z14inCircumcircleffjPfS_Pjjj" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z14inCircumcircleffjPfS_Pjjj" from 0x28 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z14inCircumcircleffjPfS_Pjjj" from 0x2c to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z8addPointffPfS_PjRj" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z8addPointffPfS_PjRj" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z8addPointffPfS_PjRj" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z8addPointffPfS_PjRj" from 0xc to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z8addPointffPfS_PjRj" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z8addPointffPfS_PjRj" from 0x1c to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z8addPointffPfS_PjRj" from 0x24 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z8addPointffPfS_j" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z8addPointffPfS_j" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z8addPointffPfS_j" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z8addPointffPfS_j" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z8addPointffPfS_j" from 0x18 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z13initNeighborsjPjS_" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z13initNeighborsjPjS_" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z13initNeighborsjPjS_" from 0xc to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z11addTrianglejjjPjS_RjPbS_S_S_" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z11addTrianglejjjPjS_RjPbS_S_S_" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z11addTrianglejjjPjS_RjPbS_S_S_" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z11addTrianglejjjPjS_RjPbS_S_S_" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z11addTrianglejjjPjS_RjPbS_S_S_" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z11addTrianglejjjPjS_RjPbS_S_S_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z11addTrianglejjjPjS_RjPbS_S_S_" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z11addTrianglejjjPjS_RjPbS_S_S_" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z11addTrianglejjjPjS_RjPbS_S_S_" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z11addTrianglejjjPjS_RjPbS_S_S_" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf10__Z11addTrianglejjjPjS_RjPbS_S_S_" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z13copyNeighborsjjPjS_" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z13copyNeighborsjjPjS_" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z13copyNeighborsjjPjS_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z13copyNeighborsjjPjS_" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z14updateNeighborjjjPjS_" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z14updateNeighborjjjPjS_" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z14updateNeighborjjjPjS_" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z14updateNeighborjjjPjS_" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z14updateNeighborjjjPjS_" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z14updateNeighborjjjPjS_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z10__gpu_syncjPVjS0_" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z10__gpu_syncjPVjS0_" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z10__gpu_syncjPVjS0_" from 0xc to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z17globalsyncthreadsRjPVj" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z17globalsyncthreadsRjPVj" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN5Graph13printStats1x1Ev" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__ZN5Graph13computeLevelsEv" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN5Graph13computeLevelsEv" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN5Graph10initLevelsEv" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN5Graph8print1x1Ev" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN14ComponentSpace8print1x1Ev" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN5Graph12computeStatsEv" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf_printf" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1_printf" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf_vprintf" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1_vprintf" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2_vprintf" from 0xc to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__ZN5Graph12getOutDegreeEj" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN5Graph12getOutDegreeEj" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__ZN5Graph12getOutDegreeEj" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__ZN5Graph14getDestinationEjj" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN5Graph14getDestinationEjj" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__ZN5Graph14getDestinationEjj" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__ZN5Graph14getDestinationEjj" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__ZN5Graph9getWeightEjj" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN5Graph9getWeightEjj" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__ZN5Graph9getWeightEjj" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__ZN5Graph9getWeightEjj" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__ZN5Graph11getInDegreeEj" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN5Graph11getInDegreeEj" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__ZN5Graph11getInDegreeEj" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__ZN5Graph12getFirstEdgeEj" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN5Graph12getFirstEdgeEj" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__ZN5Graph12getFirstEdgeEj" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__ZN5Graph10getMinEdgeEj" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN5Graph10getMinEdgeEj" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__ZN5Graph10getMinEdgeEj" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN5Graph12computeInOutEv" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN5Graph15computeDiameterEv" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__ZN5Graph12findMaxLevelEv" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN5Graph12findMaxLevelEv" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN4ListC1Ej" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__ZN4ListC1Ej" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf_malloc" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1_malloc" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN4List4initEPjjj" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__ZN4List4initEPjjj" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__ZN4List4initEPjjj" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__ZN4List4initEPjjj" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN4List4pushEj" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__ZN4List4pushEj" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__ZN4List7toArrayEv" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN4List7toArrayEv" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN4List5clearEv" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1_free" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__ZN4List4sizeEv" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN4List4sizeEv" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN4List4uniqEPjj" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__ZN4List4uniqEPjj" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__ZN4List4uniqEPjj" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__ZN14ComponentSpace16numberOfElementsEv" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN14ComponentSpace16numberOfElementsEv" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__ZN14ComponentSpace18numberOfComponentsEv" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN14ComponentSpace18numberOfComponentsEv" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__ZN14ComponentSpace6isBossEj" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN14ComponentSpace6isBossEj" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__ZN14ComponentSpace6isBossEj" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__ZN14ComponentSpace4findEjb" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN14ComponentSpace4findEjb" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__ZN14ComponentSpace4findEjb" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__ZN14ComponentSpace4findEjb" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__ZN14ComponentSpace5unifyEjj" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN14ComponentSpace5unifyEjj" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__ZN14ComponentSpace5unifyEjj" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__ZN14ComponentSpace5unifyEjj" from 0x10 to 0x14
GPGPU-Sim PTX: instruction assembly for function '_Z11global_syncjPVjS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11global_syncjPVjS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z11global_syncjPVjS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11global_syncjPVjS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z11global_syncjPVjS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11global_syncjPVjS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11global_syncjPVjS0_'...
GPGPU-Sim PTX: reconvergence points for _Z11global_syncjPVjS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x090 (_1.ptx:178) @!%p1 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0c0 (_1.ptx:187) mov.u32 %r14, 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0d0 (_1.ptx:189) @%p2 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (_1.ptx:218) @!%p1 bra $Lt_0_9218;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0f0 (_1.ptx:193) @!%p3 bra $Lt_0_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x140 (_1.ptx:207) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x120 (_1.ptx:199) @%p4 bra $Lt_0_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x140 (_1.ptx:207) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x138 (_1.ptx:203) @%p5 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x140 (_1.ptx:207) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x148 (_1.ptx:208) @!%p3 bra $Lt_0_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (_1.ptx:218) @!%p1 bra $Lt_0_9218;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x178 (_1.ptx:218) @!%p1 bra $Lt_0_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8 (_1.ptx:232) ret;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1a8 (_1.ptx:224) @%p6 bra $Lt_0_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8 (_1.ptx:232) ret;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1c0 (_1.ptx:228) @%p7 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8 (_1.ptx:232) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11global_syncjPVjS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11global_syncjPVjS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z14distanceSquareffff'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14distanceSquareffff'...
GPGPU-Sim PTX: Finding dominators for '_Z14distanceSquareffff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14distanceSquareffff'...
GPGPU-Sim PTX: Finding postdominators for '_Z14distanceSquareffff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14distanceSquareffff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14distanceSquareffff'...
GPGPU-Sim PTX: reconvergence points for _Z14distanceSquareffff...
GPGPU-Sim PTX: ... end of reconvergence points for _Z14distanceSquareffff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14distanceSquareffff'.
GPGPU-Sim PTX: instruction assembly for function '_Z14distanceSquarejjPfS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14distanceSquarejjPfS_'...
GPGPU-Sim PTX: Finding dominators for '_Z14distanceSquarejjPfS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14distanceSquarejjPfS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z14distanceSquarejjPfS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14distanceSquarejjPfS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14distanceSquarejjPfS_'...
GPGPU-Sim PTX: reconvergence points for _Z14distanceSquarejjPfS_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z14distanceSquarejjPfS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14distanceSquarejjPfS_'.
GPGPU-Sim PTX: instruction assembly for function '_Z8distancejjPfS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z8distancejjPfS_'...
GPGPU-Sim PTX: Finding dominators for '_Z8distancejjPfS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8distancejjPfS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z8distancejjPfS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8distancejjPfS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8distancejjPfS_'...
GPGPU-Sim PTX: reconvergence points for _Z8distancejjPfS_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z8distancejjPfS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8distancejjPfS_'.
GPGPU-Sim PTX: instruction assembly for function '_Z12radiusSquareffjPfS_Pj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12radiusSquareffjPfS_Pj'...
GPGPU-Sim PTX: Finding dominators for '_Z12radiusSquareffjPfS_Pj'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12radiusSquareffjPfS_Pj'...
GPGPU-Sim PTX: Finding postdominators for '_Z12radiusSquareffjPfS_Pj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12radiusSquareffjPfS_Pj'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12radiusSquareffjPfS_Pj'...
GPGPU-Sim PTX: reconvergence points for _Z12radiusSquareffjPfS_Pj...
GPGPU-Sim PTX: ... end of reconvergence points for _Z12radiusSquareffjPfS_Pj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12radiusSquareffjPfS_Pj'.
GPGPU-Sim PTX: instruction assembly for function '_Z8checkbadjPfS_PjS0_j'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z8checkbadjPfS_PjS0_j'...
GPGPU-Sim PTX: Finding dominators for '_Z8checkbadjPfS_PjS0_j'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8checkbadjPfS_PjS0_j'...
GPGPU-Sim PTX: Finding postdominators for '_Z8checkbadjPfS_PjS0_j'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8checkbadjPfS_PjS0_j'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8checkbadjPfS_PjS0_j'...
GPGPU-Sim PTX: reconvergence points for _Z8checkbadjPfS_PjS0_j...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x590 (_1.ptx:409) @%p2 bra $Lt_5_14850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa08 (_1.ptx:590) mov.s32 %r41, %r40;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x698 (_1.ptx:447) @%p3 bra $Lt_5_15618;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa08 (_1.ptx:590) mov.s32 %r41, %r40;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x770 (_1.ptx:478) @!%p4 bra $Lt_5_16386;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa08 (_1.ptx:590) mov.s32 %r41, %r40;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x798 (_1.ptx:484) bra.uni $Lt_5_16130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9e8 (_1.ptx:583) mov.s32 %r13, %r17;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x7f0 (_1.ptx:498) @%p5 bra $Lt_5_16898;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x970 (_1.ptx:564) neg.f64 %fd49, %fd27;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x8b8 (_1.ptx:531) bra.uni $Lt_5_16642;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x970 (_1.ptx:564) neg.f64 %fd49, %fd27;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x9d0 (_1.ptx:576) @!%p7 bra $Lt_5_16130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa08 (_1.ptx:590) mov.s32 %r41, %r40;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x9e0 (_1.ptx:579) bra.uni $LBB14__Z8checkbadjPfS_PjS0_j;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa08 (_1.ptx:590) mov.s32 %r41, %r40;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x9f8 (_1.ptx:585) @%p8 bra $Lt_5_15362;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa08 (_1.ptx:590) mov.s32 %r41, %r40;
GPGPU-Sim PTX: ... end of reconvergence points for _Z8checkbadjPfS_PjS0_j
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8checkbadjPfS_PjS0_j'.
GPGPU-Sim PTX: instruction assembly for function '_Z8adjacentjjPjjj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z8adjacentjjPjjj'...
GPGPU-Sim PTX: Finding dominators for '_Z8adjacentjjPjjj'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8adjacentjjPjjj'...
GPGPU-Sim PTX: Finding postdominators for '_Z8adjacentjjPjjj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8adjacentjjPjjj'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8adjacentjjPjjj'...
GPGPU-Sim PTX: reconvergence points for _Z8adjacentjjPjjj...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xb00 (_1.ptx:632) @%p3 bra $Lt_6_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc30 (_1.ptx:685) mov.s32 %r33, %r32;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xb40 (_1.ptx:642) @!%p4 bra $Lt_6_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc30 (_1.ptx:685) mov.s32 %r33, %r32;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xbb8 (_1.ptx:659) @%p5 bra $Lt_6_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc30 (_1.ptx:685) mov.s32 %r33, %r32;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xbd8 (_1.ptx:664) @%p6 bra $Lt_6_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc30 (_1.ptx:685) mov.s32 %r33, %r32;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xbe8 (_1.ptx:667) bra.uni $LBB14__Z8adjacentjjPjjj;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc30 (_1.ptx:685) mov.s32 %r33, %r32;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xc08 (_1.ptx:675) @%p7 bra $Lt_6_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc30 (_1.ptx:685) mov.s32 %r33, %r32;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xc20 (_1.ptx:680) @%p8 bra $Lt_6_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc30 (_1.ptx:685) mov.s32 %r33, %r32;
GPGPU-Sim PTX: ... end of reconvergence points for _Z8adjacentjjPjjj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8adjacentjjPjjj'.
GPGPU-Sim PTX: instruction assembly for function '_Z11getOppositejjPjS_S_jj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11getOppositejjPjS_S_jj'...
GPGPU-Sim PTX: Finding dominators for '_Z11getOppositejjPjS_S_jj'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11getOppositejjPjS_S_jj'...
GPGPU-Sim PTX: Finding postdominators for '_Z11getOppositejjPjS_S_jj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11getOppositejjPjS_S_jj'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11getOppositejjPjS_S_jj'...
GPGPU-Sim PTX: reconvergence points for _Z11getOppositejjPjS_S_jj...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xd30 (_1.ptx:729) @%p2 bra $Lt_7_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd78 (_1.ptx:743) mov.s32 %r18, %r16;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xd48 (_1.ptx:733) bra.uni $LBB6__Z11getOppositejjPjS_S_jj;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd78 (_1.ptx:743) mov.s32 %r18, %r16;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xd68 (_1.ptx:739) @%p3 bra $Lt_7_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd78 (_1.ptx:743) mov.s32 %r18, %r16;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11getOppositejjPjS_S_jj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11getOppositejjPjS_S_jj'.
GPGPU-Sim PTX: instruction assembly for function '_Z9getCenterjRfS_PfS0_Pjjj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z9getCenterjRfS_PfS0_Pjjj'...
GPGPU-Sim PTX: Finding dominators for '_Z9getCenterjRfS_PfS0_Pjjj'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9getCenterjRfS_PfS0_Pjjj'...
GPGPU-Sim PTX: Finding postdominators for '_Z9getCenterjRfS_PfS0_Pjjj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9getCenterjRfS_PfS0_Pjjj'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9getCenterjRfS_PfS0_Pjjj'...
GPGPU-Sim PTX: reconvergence points for _Z9getCenterjRfS_PfS0_Pjjj...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xe88 (_1.ptx:792) @%p1 bra $Lt_8_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1158 (_1.ptx:899) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xeb0 (_1.ptx:798) bra.uni $LBB6__Z9getCenterjRfS_PfS0_Pjjj;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1158 (_1.ptx:899) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xf18 (_1.ptx:813) @%p2 bra $Lt_8_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1158 (_1.ptx:899) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xf90 (_1.ptx:830) bra.uni $LBB6__Z9getCenterjRfS_PfS0_Pjjj;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1158 (_1.ptx:899) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z9getCenterjRfS_PfS0_Pjjj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9getCenterjRfS_PfS0_Pjjj'.
GPGPU-Sim PTX: instruction assembly for function '_Z14inCircumcircleffjPfS_Pjjj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14inCircumcircleffjPfS_Pjjj'...
GPGPU-Sim PTX: Finding dominators for '_Z14inCircumcircleffjPfS_Pjjj'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14inCircumcircleffjPfS_Pjjj'...
GPGPU-Sim PTX: Finding postdominators for '_Z14inCircumcircleffjPfS_Pjjj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14inCircumcircleffjPfS_Pjjj'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14inCircumcircleffjPfS_Pjjj'...
GPGPU-Sim PTX: reconvergence points for _Z14inCircumcircleffjPfS_Pjjj...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1258 (_1.ptx:946) @%p1 bra $Lt_9_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14d0 (_1.ptx:1040) cvt.u64.u32 %rd22, %r6;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1270 (_1.ptx:949) bra.uni $LDWendi__Z14distanceSquareffff_190_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14d0 (_1.ptx:1040) cvt.u64.u32 %rd22, %r6;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x12e8 (_1.ptx:965) @%p2 bra $Lt_9_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14d0 (_1.ptx:1040) cvt.u64.u32 %rd22, %r6;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1340 (_1.ptx:978) bra.uni $LDWendi__Z14distanceSquareffff_190_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14d0 (_1.ptx:1040) cvt.u64.u32 %rd22, %r6;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14inCircumcircleffjPfS_Pjjj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14inCircumcircleffjPfS_Pjjj'.
GPGPU-Sim PTX: instruction assembly for function '_Z8addPointffPfS_PjRj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z8addPointffPfS_PjRj'...
GPGPU-Sim PTX: Finding dominators for '_Z8addPointffPfS_PjRj'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8addPointffPfS_PjRj'...
GPGPU-Sim PTX: Finding postdominators for '_Z8addPointffPfS_PjRj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8addPointffPfS_PjRj'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8addPointffPfS_PjRj'...
GPGPU-Sim PTX: reconvergence points for _Z8addPointffPfS_PjRj...
GPGPU-Sim PTX: ... end of reconvergence points for _Z8addPointffPfS_PjRj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8addPointffPfS_PjRj'.
GPGPU-Sim PTX: instruction assembly for function '_Z8addPointffPfS_j'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z8addPointffPfS_j'...
GPGPU-Sim PTX: Finding dominators for '_Z8addPointffPfS_j'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8addPointffPfS_j'...
GPGPU-Sim PTX: Finding postdominators for '_Z8addPointffPfS_j'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8addPointffPfS_j'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8addPointffPfS_j'...
GPGPU-Sim PTX: reconvergence points for _Z8addPointffPfS_j...
GPGPU-Sim PTX: ... end of reconvergence points for _Z8addPointffPfS_j
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8addPointffPfS_j'.
GPGPU-Sim PTX: instruction assembly for function '_Z13initNeighborsjPjS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13initNeighborsjPjS_'...
GPGPU-Sim PTX: Finding dominators for '_Z13initNeighborsjPjS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13initNeighborsjPjS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z13initNeighborsjPjS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13initNeighborsjPjS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13initNeighborsjPjS_'...
GPGPU-Sim PTX: reconvergence points for _Z13initNeighborsjPjS_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z13initNeighborsjPjS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13initNeighborsjPjS_'.
GPGPU-Sim PTX: instruction assembly for function '_Z11addTrianglejjjPjS_RjPbS_S_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11addTrianglejjjPjS_RjPbS_S_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z11addTrianglejjjPjS_RjPbS_S_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11addTrianglejjjPjS_RjPbS_S_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z11addTrianglejjjPjS_RjPbS_S_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11addTrianglejjjPjS_RjPbS_S_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11addTrianglejjjPjS_RjPbS_S_S_'...
GPGPU-Sim PTX: reconvergence points for _Z11addTrianglejjjPjS_RjPbS_S_S_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z11addTrianglejjjPjS_RjPbS_S_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11addTrianglejjjPjS_RjPbS_S_S_'.
GPGPU-Sim PTX: instruction assembly for function '_Z13copyNeighborsjjPjS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13copyNeighborsjjPjS_'...
GPGPU-Sim PTX: Finding dominators for '_Z13copyNeighborsjjPjS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13copyNeighborsjjPjS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z13copyNeighborsjjPjS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13copyNeighborsjjPjS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13copyNeighborsjjPjS_'...
GPGPU-Sim PTX: reconvergence points for _Z13copyNeighborsjjPjS_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z13copyNeighborsjjPjS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13copyNeighborsjjPjS_'.
GPGPU-Sim PTX: instruction assembly for function '_Z14updateNeighborjjjPjS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14updateNeighborjjjPjS_'...
GPGPU-Sim PTX: Finding dominators for '_Z14updateNeighborjjjPjS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14updateNeighborjjjPjS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z14updateNeighborjjjPjS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14updateNeighborjjjPjS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14updateNeighborjjjPjS_'...
GPGPU-Sim PTX: reconvergence points for _Z14updateNeighborjjjPjS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1ad8 (_1.ptx:1327) @%p2 bra $Lt_15_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b68 (_1.ptx:1354) mov.s32 %r20, %r19;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1b28 (_1.ptx:1339) @%p3 bra $Lt_15_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b68 (_1.ptx:1354) mov.s32 %r20, %r19;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1b40 (_1.ptx:1344) bra.uni $LBB8__Z14updateNeighborjjjPjS_;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b68 (_1.ptx:1354) mov.s32 %r20, %r19;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1b58 (_1.ptx:1349) @%p4 bra $Lt_15_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b68 (_1.ptx:1354) mov.s32 %r20, %r19;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14updateNeighborjjjPjS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14updateNeighborjjjPjS_'.
GPGPU-Sim PTX: instruction assembly for function '_Z10__gpu_syncjPVjS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z10__gpu_syncjPVjS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z10__gpu_syncjPVjS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10__gpu_syncjPVjS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z10__gpu_syncjPVjS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10__gpu_syncjPVjS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10__gpu_syncjPVjS0_'...
GPGPU-Sim PTX: reconvergence points for _Z10__gpu_syncjPVjS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1c10 (_1.ptx:1385) @!%p1 bra $Lt_16_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c40 (_1.ptx:1394) mov.u32 %r14, 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1c50 (_1.ptx:1396) @%p2 bra $Lt_16_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cf8 (_1.ptx:1425) @!%p1 bra $Lt_16_9218;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1c70 (_1.ptx:1400) @!%p3 bra $Lt_16_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cc0 (_1.ptx:1414) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1ca0 (_1.ptx:1406) @%p4 bra $Lt_16_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cc0 (_1.ptx:1414) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1cb8 (_1.ptx:1410) @%p5 bra $Lt_16_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cc0 (_1.ptx:1414) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1cc8 (_1.ptx:1415) @!%p3 bra $Lt_16_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cf8 (_1.ptx:1425) @!%p1 bra $Lt_16_9218;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1cf8 (_1.ptx:1425) @!%p1 bra $Lt_16_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d48 (_1.ptx:1439) ret;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1d28 (_1.ptx:1431) @%p6 bra $Lt_16_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d48 (_1.ptx:1439) ret;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1d40 (_1.ptx:1435) @%p7 bra $Lt_16_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d48 (_1.ptx:1439) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z10__gpu_syncjPVjS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10__gpu_syncjPVjS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17globalsyncthreadsRjPVj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17globalsyncthreadsRjPVj'...
GPGPU-Sim PTX: Finding dominators for '_Z17globalsyncthreadsRjPVj'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17globalsyncthreadsRjPVj'...
GPGPU-Sim PTX: Finding postdominators for '_Z17globalsyncthreadsRjPVj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17globalsyncthreadsRjPVj'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17globalsyncthreadsRjPVj'...
GPGPU-Sim PTX: reconvergence points for _Z17globalsyncthreadsRjPVj...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1d88 (_1.ptx:1457) @!%p1 bra $Lt_17_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dd8 (_1.ptx:1473) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1db8 (_1.ptx:1464) @%p2 bra $Lt_17_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dd8 (_1.ptx:1473) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1de0 (_1.ptx:1474) @!%p1 bra $Lt_17_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e28 (_1.ptx:1487) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1e00 (_1.ptx:1478) @%p3 bra $Lt_17_8450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e28 (_1.ptx:1487) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e20 (_1.ptx:1483) @%p4 bra $Lt_17_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e28 (_1.ptx:1487) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1e30 (_1.ptx:1488) @!%p1 bra $Lt_17_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e80 (_1.ptx:1504) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1e60 (_1.ptx:1495) @%p5 bra $Lt_17_9986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e80 (_1.ptx:1504) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1e88 (_1.ptx:1505) @!%p1 bra $Lt_17_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ed0 (_1.ptx:1518) ret;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1ea8 (_1.ptx:1509) @%p6 bra $Lt_17_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ed0 (_1.ptx:1518) ret;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1ec8 (_1.ptx:1514) @%p7 bra $Lt_17_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ed0 (_1.ptx:1518) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17globalsyncthreadsRjPVj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17globalsyncthreadsRjPVj'.
GPGPU-Sim PTX: allocating global region for "__constant882" from 0x100 to 0x11c (global memory space)
GPGPU-Sim PTX: allocating global region for "__constant884" from 0x180 to 0x19c (global memory space)
GPGPU-Sim PTX: allocating global region for "__constant885" from 0x200 to 0x222 (global memory space)
GPGPU-Sim PTX: allocating global region for "__constant886" from 0x280 to 0x2a2 (global memory space)
GPGPU-Sim PTX: allocating global region for "__constant887" from 0x300 to 0x31c (global memory space)
GPGPU-Sim PTX: allocating global region for "__constant894" from 0x380 to 0x3b5 (global memory space)
GPGPU-Sim PTX: allocating global region for "__constant895" from 0x400 to 0x412 (global memory space)
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_48_40104" from 0x0 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_42_64128" from 0x80 to 0x94
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda_local_var_75909_7_non_const_prefix_320" from 0x94 to 0x96
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma1_vprintf" from 0x96 to 0x9e
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma2_vprintf" from 0x9e to 0xa6
GPGPU-Sim PTX: instruction assembly for function '_Z11dprintstats5Graph'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11dprintstats5Graph'...
GPGPU-Sim PTX: Finding dominators for '_Z11dprintstats5Graph'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11dprintstats5Graph'...
GPGPU-Sim PTX: Finding postdominators for '_Z11dprintstats5Graph'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11dprintstats5Graph'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11dprintstats5Graph'...
GPGPU-Sim PTX: reconvergence points for _Z11dprintstats5Graph...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1f10 (_1.ptx:1552) @!%p1 bra $Lt_18_12034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20a0 (_1.ptx:1619) @!%p1 bra $Lt_18_12290;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1f78 (_1.ptx:1568) @%p2 bra $Lt_18_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f88 (_1.ptx:1573) setp.le.u32 %p3, %r3, %r6;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1f90 (_1.ptx:1574) @%p3 bra $Lt_18_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1602) ld.global.u32 %r17, [%rd3+0];
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1fb0 (_1.ptx:1579) bra.uni $LDWendi__ZN5Graph11getInDegreeEj_199_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1602) ld.global.u32 %r17, [%rd3+0];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2058 (_1.ptx:1605) @%p4 bra $Lt_18_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2068 (_1.ptx:1609) add.u32 %r6, %r6, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2080 (_1.ptx:1612) @%p5 bra $Lt_18_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2088 (_1.ptx:1613) bra.uni $Lt_18_8450;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2088 (_1.ptx:1613) bra.uni $Lt_18_8450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20a0 (_1.ptx:1619) @!%p1 bra $Lt_18_12290;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x20a0 (_1.ptx:1619) @!%p1 bra $Lt_18_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2148 (_1.ptx:1649) cvta.local.u64 %rd12, __cuda___cuda_local_var_75909_7_non_const_prefix_320;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x20e0 (_1.ptx:1630) @%p6 bra $Lt_18_12546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2110 (_1.ptx:1639) mov.s32 %r21, %r24;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x20f0 (_1.ptx:1632) @%p7 bra $Lt_18_12546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2110 (_1.ptx:1639) mov.s32 %r21, %r24;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x2100 (_1.ptx:1634) bra.uni $L_18_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2110 (_1.ptx:1639) mov.s32 %r21, %r24;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x2130 (_1.ptx:1643) @%p8 bra $Lt_18_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2138 (_1.ptx:1644) bra.uni $Lt_18_11010;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x2138 (_1.ptx:1644) bra.uni $Lt_18_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2148 (_1.ptx:1649) cvta.local.u64 %rd12, __cuda___cuda_local_var_75909_7_non_const_prefix_320;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11dprintstats5Graph
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11dprintstats5Graph'.
GPGPU-Sim PTX: allocating global region for "__constant898" from 0x480 to 0x4be (global memory space)
GPGPU-Sim PTX: allocating global region for "__constant900" from 0x500 to 0x535 (global memory space)
GPGPU-Sim PTX: allocating global region for "__constant903" from 0x580 to 0x59f (global memory space)
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_56_16264" from 0x0 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_50_40288" from 0x80 to 0x9c
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_58_72320" from 0x100 to 0x114
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma1_vprintf" from 0x114 to 0x11c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma2_vprintf" from 0x11c to 0x124
GPGPU-Sim PTX: instruction assembly for function '_Z14dcomputelevels5GraphPb'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14dcomputelevels5GraphPb'...
GPGPU-Sim PTX: Finding dominators for '_Z14dcomputelevels5GraphPb'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14dcomputelevels5GraphPb'...
GPGPU-Sim PTX: Finding postdominators for '_Z14dcomputelevels5GraphPb'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14dcomputelevels5GraphPb'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14dcomputelevels5GraphPb'...
GPGPU-Sim PTX: reconvergence points for _Z14dcomputelevels5GraphPb...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x22e8 (_1.ptx:1728) @%p1 bra $Lt_19_17410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2668 (_1.ptx:1875) mov.u32 %r36, 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2340 (_1.ptx:1741) @%p2 bra $Lt_19_22018;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2668 (_1.ptx:1875) mov.u32 %r36, 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2380 (_1.ptx:1752) @%p3 bra $Lt_19_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2570 (_1.ptx:1831) setp.ge.u32 %p7, %r30, %r6;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2398 (_1.ptx:1756) @%p4 bra $Lt_19_22274;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2460 (_1.ptx:1788) add.u32 %r20, %r17, %r11;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x23c0 (_1.ptx:1761) @%p5 bra $Lt_19_22274;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2460 (_1.ptx:1788) add.u32 %r20, %r17, %r11;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x23f0 (_1.ptx:1768) bra.uni $LDWendi__ZN5Graph12getFirstEdgeEj_201_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2460 (_1.ptx:1788) add.u32 %r20, %r17, %r11;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x24b8 (_1.ptx:1799) @%p6 bra $Lt_19_18946;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2570 (_1.ptx:1831) setp.ge.u32 %p7, %r30, %r6;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x24e8 (_1.ptx:1806) bra.uni $LDWendi__ZN5Graph14getDestinationEjj_201_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2570 (_1.ptx:1831) setp.ge.u32 %p7, %r30, %r6;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x24f8 (_1.ptx:1810) bra.uni $LDWendi__ZN5Graph14getDestinationEjj_201_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2570 (_1.ptx:1831) setp.ge.u32 %p7, %r30, %r6;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x2578 (_1.ptx:1832) @%p7 bra $Lt_19_22786;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2630 (_1.ptx:1864) add.u32 %r11, %r11, 1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x25b0 (_1.ptx:1839) @%p8 bra $Lt_19_22786;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2630 (_1.ptx:1864) add.u32 %r11, %r11, 1;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x25c8 (_1.ptx:1844) bra.uni $Lt_19_20482;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2630 (_1.ptx:1864) add.u32 %r11, %r11, 1;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x25d8 (_1.ptx:1849) @%p9 bra $Lt_19_20482;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2630 (_1.ptx:1864) add.u32 %r11, %r11, 1;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x2640 (_1.ptx:1866) @%p10 bra $Lt_19_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2648 (_1.ptx:1867) bra.uni $Lt_19_17154;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x2648 (_1.ptx:1867) bra.uni $Lt_19_17154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2668 (_1.ptx:1875) mov.u32 %r36, 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x2658 (_1.ptx:1870) bra.uni $Lt_19_17154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2668 (_1.ptx:1875) mov.u32 %r36, 0;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x2678 (_1.ptx:1877) @%p11 bra $Lt_19_21250;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2698 (_1.ptx:1884) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14dcomputelevels5GraphPb
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14dcomputelevels5GraphPb'.
GPGPU-Sim PTX: instruction assembly for function '_Z11dinitlevels5Graph'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11dinitlevels5Graph'...
GPGPU-Sim PTX: Finding dominators for '_Z11dinitlevels5Graph'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11dinitlevels5Graph'...
GPGPU-Sim PTX: Finding postdominators for '_Z11dinitlevels5Graph'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11dinitlevels5Graph'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11dinitlevels5Graph'...
GPGPU-Sim PTX: reconvergence points for _Z11dinitlevels5Graph...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x26d8 (_1.ptx:1904) @%p1 bra $Lt_20_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2708 (_1.ptx:1913) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11dinitlevels5Graph
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11dinitlevels5Graph'.
GPGPU-Sim PTX: allocating global region for "__constant888" from 0x600 to 0x607 (global memory space)
GPGPU-Sim PTX: allocating global region for "__constant892" from 0x680 to 0x68a (global memory space)
GPGPU-Sim PTX: allocating global region for "__constant893" from 0x700 to 0x724 (global memory space)
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_44_16552" from 0x0 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_56_32568" from 0x80 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_50_56592" from 0x100 to 0x11c
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_56_88624" from 0x180 to 0x198
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_52_112648" from 0x200 to 0x21c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma1_vprintf" from 0x21c to 0x224
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma2_vprintf" from 0x224 to 0x22c
GPGPU-Sim PTX: instruction assembly for function '_Z9dprint1x15Graph'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z9dprint1x15Graph'...
GPGPU-Sim PTX: Finding dominators for '_Z9dprint1x15Graph'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9dprint1x15Graph'...
GPGPU-Sim PTX: Finding postdominators for '_Z9dprint1x15Graph'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9dprint1x15Graph'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9dprint1x15Graph'...
GPGPU-Sim PTX: reconvergence points for _Z9dprint1x15Graph...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2768 (_1.ptx:1948) @%p1 bra $Lt_21_32002;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2df0 (_1.ptx:2210) setp.eq.u32 %p14, %r2, %r6;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x27c8 (_1.ptx:1963) @%p2 bra $Lt_21_25858;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2dc0 (_1.ptx:2202) add.u32 %r5, %r5, 1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x27f0 (_1.ptx:1971) @!%p3 bra $Lt_21_32514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aa8 (_1.ptx:2079) @!%p3 bra $Lt_21_33538;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2808 (_1.ptx:1975) @%p4 bra $Lt_21_32514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aa8 (_1.ptx:2079) @!%p3 bra $Lt_21_33538;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2820 (_1.ptx:1979) @%p5 bra $Lt_21_33026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2910 (_1.ptx:2016) add.u32 %r24, %r16, %r11;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2848 (_1.ptx:1984) @%p6 bra $Lt_21_33026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2910 (_1.ptx:2016) add.u32 %r24, %r16, %r11;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2878 (_1.ptx:1991) bra.uni $LDWendi__ZN5Graph12getFirstEdgeEj_205_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2910 (_1.ptx:2016) add.u32 %r24, %r16, %r11;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2960 (_1.ptx:2026) @%p7 bra $Lt_21_27138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aa8 (_1.ptx:2079) @!%p3 bra $Lt_21_33538;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2990 (_1.ptx:2033) bra.uni $LDWendi__ZN5Graph14getDestinationEjj_205_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aa8 (_1.ptx:2079) @!%p3 bra $Lt_21_33538;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x29a0 (_1.ptx:2037) bra.uni $LDWendi__ZN5Graph14getDestinationEjj_205_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aa8 (_1.ptx:2079) @!%p3 bra $Lt_21_33538;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x29d0 (_1.ptx:2045) @!%p3 bra $Lt_21_27906;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aa0 (_1.ptx:2076) mov.s32 %r33, %r1;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x2a40 (_1.ptx:2060) bra.uni $Lt_21_27650;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aa0 (_1.ptx:2076) mov.s32 %r33, %r1;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x2aa8 (_1.ptx:2079) @!%p3 bra $Lt_21_33538;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d60 (_1.ptx:2187) st.local.u32 [__cuda___cuda__temp__valist_array_44_16552+0], %r5;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x2ac0 (_1.ptx:2083) @%p8 bra $Lt_21_33538;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d60 (_1.ptx:2187) st.local.u32 [__cuda___cuda__temp__valist_array_44_16552+0], %r5;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x2ad8 (_1.ptx:2087) @%p9 bra $Lt_21_34050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bc8 (_1.ptx:2124) add.u32 %r52, %r44, %r11;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x2b00 (_1.ptx:2092) @%p10 bra $Lt_21_34050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bc8 (_1.ptx:2124) add.u32 %r52, %r44, %r11;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x2b30 (_1.ptx:2099) bra.uni $LDWendi__ZN5Graph12getFirstEdgeEj_205_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bc8 (_1.ptx:2124) add.u32 %r52, %r44, %r11;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x2c18 (_1.ptx:2134) @%p11 bra $Lt_21_29186;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d60 (_1.ptx:2187) st.local.u32 [__cuda___cuda__temp__valist_array_44_16552+0], %r5;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x2c48 (_1.ptx:2141) bra.uni $LDWendi__ZN5Graph9getWeightEjj_205_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d60 (_1.ptx:2187) st.local.u32 [__cuda___cuda__temp__valist_array_44_16552+0], %r5;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x2c58 (_1.ptx:2145) bra.uni $LDWendi__ZN5Graph9getWeightEjj_205_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d60 (_1.ptx:2187) st.local.u32 [__cuda___cuda__temp__valist_array_44_16552+0], %r5;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x2c88 (_1.ptx:2153) @!%p3 bra $Lt_21_29954;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d58 (_1.ptx:2184) mov.u32 %r61, 1000000000;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x2cf8 (_1.ptx:2168) bra.uni $Lt_21_29698;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d58 (_1.ptx:2184) mov.u32 %r61, 1000000000;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x2db8 (_1.ptx:2200) @%p12 bra $Lt_21_26370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2dc0 (_1.ptx:2202) add.u32 %r5, %r5, 1;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x2dd8 (_1.ptx:2205) @%p13 bra $Lt_21_25602;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (_1.ptx:2206) bra.uni $Lt_21_25090;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x2de0 (_1.ptx:2206) bra.uni $Lt_21_25090;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2df0 (_1.ptx:2210) setp.eq.u32 %p14, %r2, %r6;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x2df8 (_1.ptx:2211) @%p14 bra $Lt_21_31234;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e38 (_1.ptx:2222) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z9dprint1x15Graph
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9dprint1x15Graph'.
GPGPU-Sim PTX: allocating global region for "__constant924" from 0x780 to 0x795 (global memory space)
GPGPU-Sim PTX: allocating global region for "__constant925" from 0x800 to 0x80c (global memory space)
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_69_2456" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma1_vprintf" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma2_vprintf" from 0x10 to 0x18
GPGPU-Sim PTX: instruction assembly for function '_Z8print1x114ComponentSpace'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z8print1x114ComponentSpace'...
GPGPU-Sim PTX: Finding dominators for '_Z8print1x114ComponentSpace'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8print1x114ComponentSpace'...
GPGPU-Sim PTX: Finding postdominators for '_Z8print1x114ComponentSpace'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8print1x114ComponentSpace'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8print1x114ComponentSpace'...
GPGPU-Sim PTX: reconvergence points for _Z8print1x114ComponentSpace...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2e88 (_1.ptx:2250) @%p1 bra $Lt_22_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f18 (_1.ptx:2273) cvta.global.u64 %rd8, __constant924;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2f08 (_1.ptx:2269) @%p2 bra $Lt_22_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f10 (_1.ptx:2270) cvta.local.u64 %rd1, __cuda___cuda__temp__valist_array_69_2456;
GPGPU-Sim PTX: ... end of reconvergence points for _Z8print1x114ComponentSpace
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8print1x114ComponentSpace'.
GPGPU-Sim PTX: instruction assembly for function '_Z7dinitcsjPjS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7dinitcsjPjS_'...
GPGPU-Sim PTX: Finding dominators for '_Z7dinitcsjPjS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7dinitcsjPjS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z7dinitcsjPjS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7dinitcsjPjS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7dinitcsjPjS_'...
GPGPU-Sim PTX: reconvergence points for _Z7dinitcsjPjS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2f80 (_1.ptx:2300) @%p1 bra $Lt_23_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2fd0 (_1.ptx:2314) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7dinitcsjPjS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7dinitcsjPjS_'.
GPGPU-Sim PTX: instruction assembly for function '_Z5dinitPfS_PjPbS0_S1_jj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z5dinitPfS_PjPbS0_S1_jj'...
GPGPU-Sim PTX: Finding dominators for '_Z5dinitPfS_PjPbS0_S1_jj'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z5dinitPfS_PjPbS0_S1_jj'...
GPGPU-Sim PTX: Finding postdominators for '_Z5dinitPfS_PjPbS0_S1_jj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z5dinitPfS_PjPbS0_S1_jj'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z5dinitPfS_PjPbS0_S1_jj'...
GPGPU-Sim PTX: reconvergence points for _Z5dinitPfS_PjPbS0_S1_jj...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3010 (_1.ptx:2342) @%p1 bra $Lt_24_16130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3558 (_1.ptx:2555) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x30b0 (_1.ptx:2364) @%p3 bra $Lt_24_16642;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3520 (_1.ptx:2545) ld.param.u64 %rd32, [__cudaparm__Z5dinitPfS_PjPbS0_S1_jj_isbad];
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x31b8 (_1.ptx:2402) @%p4 bra $Lt_24_17410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3520 (_1.ptx:2545) ld.param.u64 %rd32, [__cudaparm__Z5dinitPfS_PjPbS0_S1_jj_isbad];
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x32a0 (_1.ptx:2435) @!%p5 bra $Lt_24_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3520 (_1.ptx:2545) ld.param.u64 %rd32, [__cudaparm__Z5dinitPfS_PjPbS0_S1_jj_isbad];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x32b0 (_1.ptx:2438) bra.uni $Lt_24_17922;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3500 (_1.ptx:2537) mov.s32 %r16, %r20;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3308 (_1.ptx:2452) @%p6 bra $Lt_24_18690;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3488 (_1.ptx:2518) neg.f64 %fd49, %fd27;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x33d0 (_1.ptx:2485) bra.uni $Lt_24_18434;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3488 (_1.ptx:2518) neg.f64 %fd49, %fd27;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x34e8 (_1.ptx:2530) @!%p8 bra $Lt_24_17922;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3520 (_1.ptx:2545) ld.param.u64 %rd32, [__cudaparm__Z5dinitPfS_PjPbS0_S1_jj_isbad];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x34f8 (_1.ptx:2533) bra.uni $LDWendi__Z14distanceSquarejjPfS__210_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3520 (_1.ptx:2545) ld.param.u64 %rd32, [__cudaparm__Z5dinitPfS_PjPbS0_S1_jj_isbad];
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x3510 (_1.ptx:2539) @%p9 bra $Lt_24_17154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3520 (_1.ptx:2545) ld.param.u64 %rd32, [__cudaparm__Z5dinitPfS_PjPbS0_S1_jj_isbad];
GPGPU-Sim PTX: ... end of reconvergence points for _Z5dinitPfS_PjPbS0_S1_jj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z5dinitPfS_PjPbS0_S1_jj'.
GPGPU-Sim PTX: instruction assembly for function '_Z7dverifyPfS_PjPbS1_jjS1_S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7dverifyPfS_PjPbS1_jjS1_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z7dverifyPfS_PjPbS1_jjS1_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7dverifyPfS_PjPbS1_jjS1_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z7dverifyPfS_PjPbS1_jjS1_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7dverifyPfS_PjPbS1_jjS1_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7dverifyPfS_PjPbS1_jjS1_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z7dverifyPfS_PjPbS1_jjS1_S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3598 (_1.ptx:2582) @%p1 bra $Lt_25_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3640 (_1.ptx:2608) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x35d0 (_1.ptx:2589) @%p2 bra $Lt_25_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3640 (_1.ptx:2608) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x3600 (_1.ptx:2595) @%p3 bra $Lt_25_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3640 (_1.ptx:2608) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7dverifyPfS_PjPbS1_jjS1_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7dverifyPfS_PjPbS1_jjS1_S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z14dfindneighborsPfS_PjS0_S0_jjjjj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14dfindneighborsPfS_PjS0_S0_jjjjj'...
GPGPU-Sim PTX: Finding dominators for '_Z14dfindneighborsPfS_PjS0_S0_jjjjj'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14dfindneighborsPfS_PjS0_S0_jjjjj'...
GPGPU-Sim PTX: Finding postdominators for '_Z14dfindneighborsPfS_PjS0_S0_jjjjj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14dfindneighborsPfS_PjS0_S0_jjjjj'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14dfindneighborsPfS_PjS0_S0_jjjjj'...
GPGPU-Sim PTX: reconvergence points for _Z14dfindneighborsPfS_PjS0_S0_jjjjj...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x36d8 (_1.ptx:2648) @%p1 bra $Lt_26_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ae0 (_1.ptx:2816) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x36f0 (_1.ptx:2651) @%p2 bra $Lt_26_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ae0 (_1.ptx:2816) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x3708 (_1.ptx:2656) @!%p3 bra $Lt_26_18690;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3a18 (_1.ptx:2781) @!%p4 bra $Lt_26_17154;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3750 (_1.ptx:2667) @%p5 bra $Lt_26_16386;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39d8 (_1.ptx:2771) add.u32 %r19, %r19, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3808 (_1.ptx:2692) @%p8 bra $Lt_26_13314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3938 (_1.ptx:2746) selp.s32 %r53, 1, 0, %p4;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3848 (_1.ptx:2702) @!%p9 bra $Lt_26_14082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3938 (_1.ptx:2746) selp.s32 %r53, 1, 0, %p4;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x38c0 (_1.ptx:2719) @%p10 bra $Lt_26_14850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3938 (_1.ptx:2746) selp.s32 %r53, 1, 0, %p4;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x38e0 (_1.ptx:2724) @%p11 bra $Lt_26_15618;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3938 (_1.ptx:2746) selp.s32 %r53, 1, 0, %p4;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x38f0 (_1.ptx:2727) bra.uni $LDWendi__Z8adjacentjjPjjj_212_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3938 (_1.ptx:2746) selp.s32 %r53, 1, 0, %p4;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x3910 (_1.ptx:2735) @%p12 bra $Lt_26_14594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3938 (_1.ptx:2746) selp.s32 %r53, 1, 0, %p4;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x3928 (_1.ptx:2740) @%p13 bra $Lt_26_13826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3938 (_1.ptx:2746) selp.s32 %r53, 1, 0, %p4;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x3970 (_1.ptx:2753) @%p14 bra $Lt_26_16386;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39d8 (_1.ptx:2771) add.u32 %r19, %r19, 1;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x39e8 (_1.ptx:2773) @%p15 bra $Lt_26_12546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39f0 (_1.ptx:2774) bra.uni $Lt_26_12034;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x39f0 (_1.ptx:2774) bra.uni $Lt_26_12034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3a18 (_1.ptx:2781) @!%p4 bra $Lt_26_17154;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x3a18 (_1.ptx:2781) @!%p4 bra $Lt_26_17154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ab8 (_1.ptx:2808) add.u32 %r16, %r16, 1;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x3ab0 (_1.ptx:2805) @%p16 bra $Lt_26_17666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ab8 (_1.ptx:2808) add.u32 %r16, %r16, 1;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x3ac8 (_1.ptx:2810) @%p17 bra $Lt_26_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ae0 (_1.ptx:2816) exit;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x3ad8 (_1.ptx:2812) @%p18 bra $L_26_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ae0 (_1.ptx:2816) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14dfindneighborsPfS_PjS0_S0_jjjjj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14dfindneighborsPfS_PjS0_S0_jjjjj'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_76688_35_non_const_tcount976" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z8countbadPbjPjjPVjS2_S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z8countbadPbjPjjPVjS2_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z8countbadPbjPjjPVjS2_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8countbadPbjPjjPVjS2_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z8countbadPbjPjjPVjS2_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8countbadPbjPjjPVjS2_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8countbadPbjPjjPVjS2_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z8countbadPbjPjjPVjS2_S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3b98 (_1.ptx:2859) @%p1 bra $Lt_27_13058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c20 (_1.ptx:2884) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3bb8 (_1.ptx:2866) @%p2 bra $Lt_27_22530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c08 (_1.ptx:2879) add.u32 %r15, %r15, 1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x3bf0 (_1.ptx:2873) @%p3 bra $Lt_27_22530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c08 (_1.ptx:2879) add.u32 %r15, %r15, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3c18 (_1.ptx:2881) @%p4 bra $Lt_27_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c20 (_1.ptx:2884) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3c48 (_1.ptx:2890) @%p5 bra $Lt_27_14082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3cc8 (_1.ptx:2913) mov.u32 %r29, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3c58 (_1.ptx:2893) @%p6 bra $Lt_27_14850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ca0 (_1.ptx:2905) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x3cc0 (_1.ptx:2910) @%p7 bra $Lt_27_14594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3cc8 (_1.ptx:2913) mov.u32 %r29, 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x3cd8 (_1.ptx:2915) @%p8 bra $Lt_27_15618;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d18 (_1.ptx:2927) mov.u32 %r31, %ntid.y;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x3d68 (_1.ptx:2937) @!%p9 bra $Lt_27_16130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3db0 (_1.ptx:2949) mov.u32 %r42, 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x3dc0 (_1.ptx:2951) @%p10 bra $Lt_27_18690;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e90 (_1.ptx:2985) @!%p9 bra $Lt_27_19714;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x3dd8 (_1.ptx:2954) @!%p11 bra $Lt_27_17666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e40 (_1.ptx:2971) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x3e20 (_1.ptx:2963) @%p12 bra $Lt_27_17666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e40 (_1.ptx:2971) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x3e38 (_1.ptx:2967) @%p13 bra $Lt_27_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e40 (_1.ptx:2971) bar.sync 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x3e48 (_1.ptx:2972) @!%p11 bra $Lt_27_18690;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e90 (_1.ptx:2985) @!%p9 bra $Lt_27_19714;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x3e90 (_1.ptx:2985) @!%p9 bra $Lt_27_19714;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ef8 (_1.ptx:3002) bar.sync 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x3ed8 (_1.ptx:2994) @%p14 bra $Lt_27_19714;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ef8 (_1.ptx:3002) bar.sync 0;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x3ef0 (_1.ptx:2998) @%p15 bra $Lt_27_20226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ef8 (_1.ptx:3002) bar.sync 0;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x3f10 (_1.ptx:3006) @%p16 bra $Lt_27_20738;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3fa8 (_1.ptx:3033) exit;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x3f28 (_1.ptx:3009) @%p17 bra $Lt_27_23810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (_1.ptx:3029) ld.param.u64 %rd32, [__cudaparm__Z8countbadPbjPjjPVjS2_S0__nbad];
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x3f80 (_1.ptx:3023) @%p18 bra $Lt_27_21762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f88 (_1.ptx:3024) bra.uni $Lt_27_21250;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x3f88 (_1.ptx:3024) bra.uni $Lt_27_21250;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (_1.ptx:3029) ld.param.u64 %rd32, [__cudaparm__Z8countbadPbjPjjPVjS2_S0__nbad];
GPGPU-Sim PTX: ... end of reconvergence points for _Z8countbadPbjPjjPVjS2_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8countbadPbjPjjPVjS2_S0_'.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda_local_var_76744_12_non_const_connections_322168" from 0x0 to 0x400
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda_local_var_76743_12_non_const_post_10563192" from 0x400 to 0x500
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda_local_var_76742_12_non_const_pre_13123448" from 0x500 to 0x600
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda_local_var_76741_12_non_const_frontier_15683704" from 0x600 to 0x700
GPGPU-Sim PTX: instruction assembly for function '_Z7drefinePfS_PjS0_S0_PbS0_S1_S0_S0_S1_jjjS0_S0_S0_S0_PVjjS3_S3_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7drefinePfS_PjS0_S0_PbS0_S1_S0_S0_S1_jjjS0_S0_S0_S0_PVjjS3_S3_'...
GPGPU-Sim PTX: Finding dominators for '_Z7drefinePfS_PjS0_S0_PbS0_S1_S0_S0_S1_jjjS0_S0_S0_S0_PVjjS3_S3_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7drefinePfS_PjS0_S0_PbS0_S1_S0_S0_S1_jjjS0_S0_S0_S0_PVjjS3_S3_'...
GPGPU-Sim PTX: Finding postdominators for '_Z7drefinePfS_PjS0_S0_PbS0_S1_S0_S0_S1_jjjS0_S0_S0_S0_PVjjS3_S3_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7drefinePfS_PjS0_S0_PbS0_S1_S0_S0_S1_jjjS0_S0_S0_S0_PVjjS3_S3_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7drefinePfS_PjS0_S0_PbS0_S1_S0_S0_S1_jjjS0_S0_S0_S0_PVjjS3_S3_'...
GPGPU-Sim PTX: reconvergence points for _Z7drefinePfS_PjS0_S0_PbS0_S1_S0_S0_S1_jjjS0_S0_S0_S0_PVjjS3_S3_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4058 (_1.ptx:3097) @%p1 bra $Lt_28_151042;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6c58 (_1.ptx:4888) mov.u32 %r426, 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4130 (_1.ptx:3127) @!%p4 bra $Lt_28_151554;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55f0 (_1.ptx:3945) @!%p2 bra $Lt_28_120834;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4168 (_1.ptx:3134) @%p5 bra $Lt_28_151554;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55f0 (_1.ptx:3945) @!%p2 bra $Lt_28_120834;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x4198 (_1.ptx:3140) @%p6 bra $Lt_28_151554;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55f0 (_1.ptx:3945) @!%p2 bra $Lt_28_120834;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x4218 (_1.ptx:3161) @%p8 bra $Lt_28_152066;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4390 (_1.ptx:3221) setp.le.u32 %p14, %r2, %r35;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x4238 (_1.ptx:3165) @%p9 bra $Lt_28_152066;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4390 (_1.ptx:3221) setp.le.u32 %p14, %r2, %r35;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x42e0 (_1.ptx:3189) @%p11 bra $Lt_28_107266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4330 (_1.ptx:3205) mov.s32 %r63, %r61;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x4300 (_1.ptx:3194) bra.uni $LDWendi__Z11getOppositejjPjS_S_jj_214_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4330 (_1.ptx:3205) mov.s32 %r63, %r61;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x4320 (_1.ptx:3200) @%p12 bra $Lt_28_107010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4330 (_1.ptx:3205) mov.s32 %r63, %r61;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x4348 (_1.ptx:3208) @%p13 bra $Lt_28_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x41f0 (_1.ptx:3156) set.gt.u32.u32 %r45, %r2, %r35;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x4388 (_1.ptx:3217) bra.uni $Lt_28_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x41f0 (_1.ptx:3156) set.gt.u32.u32 %r45, %r2, %r35;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x4398 (_1.ptx:3222) @%p14 bra $L_28_102658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x43d8 (_1.ptx:3234) mul.lo.u32 %r67, %r35, 3;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x43c8 (_1.ptx:3228) @%p15 bra $L_28_102402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x43d8 (_1.ptx:3234) mul.lo.u32 %r67, %r35, 3;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x4460 (_1.ptx:3253) @%p16 bra $Lt_28_108546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x46e8 (_1.ptx:3349) st.local.u32 [__cuda___cuda_local_var_76742_12_non_const_pre_13123448+0], %r35;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x4478 (_1.ptx:3256) bra.uni $LDWendi__Z14distanceSquareffff_214_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x46e8 (_1.ptx:3349) st.local.u32 [__cuda___cuda_local_var_76742_12_non_const_pre_13123448+0], %r35;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x4500 (_1.ptx:3274) @%p17 bra $Lt_28_109058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x46e8 (_1.ptx:3349) st.local.u32 [__cuda___cuda_local_var_76742_12_non_const_pre_13123448+0], %r35;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x4558 (_1.ptx:3287) bra.uni $LDWendi__Z14distanceSquareffff_214_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x46e8 (_1.ptx:3349) st.local.u32 [__cuda___cuda_local_var_76742_12_non_const_pre_13123448+0], %r35;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x47a0 (_1.ptx:3376) @%p19 bra $Lt_28_110338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5510 (_1.ptx:3909) mov.u32 %r190, 0;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x47f0 (_1.ptx:3390) @%p20 bra $Lt_28_110338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5510 (_1.ptx:3909) mov.u32 %r190, 0;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x4820 (_1.ptx:3397) @%p21 bra $Lt_28_153602;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x54f0 (_1.ptx:3902) add.u32 %r91, %r91, 1;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x48d8 (_1.ptx:3422) @%p24 bra $Lt_28_153858;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x54f0 (_1.ptx:3902) add.u32 %r91, %r91, 1;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x4950 (_1.ptx:3439) @%p25 bra $Lt_28_111106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4bb8 (_1.ptx:3531) cvt.u64.u32 %rd72, %r112;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x4968 (_1.ptx:3442) bra.uni $LDWendi__Z14distanceSquareffff_214_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4bb8 (_1.ptx:3531) cvt.u64.u32 %rd72, %r112;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x49d0 (_1.ptx:3456) @!%p22 bra $Lt_28_111618;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4bb8 (_1.ptx:3531) cvt.u64.u32 %rd72, %r112;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x4a28 (_1.ptx:3469) bra.uni $LDWendi__Z14distanceSquareffff_214_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4bb8 (_1.ptx:3531) cvt.u64.u32 %rd72, %r112;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x4c30 (_1.ptx:3547) @!%p26 bra $Lt_28_153858;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x54f0 (_1.ptx:3902) add.u32 %r91, %r91, 1;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x4c68 (_1.ptx:3554) @%p27 bra $Lt_28_112386;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x54f0 (_1.ptx:3902) add.u32 %r91, %r91, 1;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x4cd8 (_1.ptx:3573) @%p28 bra $Lt_28_154370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e48 (_1.ptx:3632) setp.le.u32 %p34, %r2, %r35;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x4cf8 (_1.ptx:3577) @%p29 bra $Lt_28_154370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e48 (_1.ptx:3632) setp.le.u32 %p34, %r2, %r35;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x4da0 (_1.ptx:3601) @%p31 bra $Lt_28_113410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4de8 (_1.ptx:3616) mov.s32 %r144, %r142;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x4db8 (_1.ptx:3605) bra.uni $LDWendi__Z11getOppositejjPjS_S_jj_214_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4de8 (_1.ptx:3616) mov.s32 %r144, %r142;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x4dd8 (_1.ptx:3611) @%p32 bra $Lt_28_113154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4de8 (_1.ptx:3616) mov.s32 %r144, %r142;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x4e00 (_1.ptx:3619) @%p33 bra $Lt_28_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4cb0 (_1.ptx:3568) set.gt.u32.u32 %r129, %r2, %r35;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x4e40 (_1.ptx:3628) bra.uni $Lt_28_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4cb0 (_1.ptx:3568) set.gt.u32.u32 %r129, %r2, %r35;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x4e50 (_1.ptx:3633) @%p34 bra $L_28_103170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e90 (_1.ptx:3645) mul.lo.u32 %r148, %r35, 3;
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x4e80 (_1.ptx:3639) @%p35 bra $L_28_102914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e90 (_1.ptx:3645) mul.lo.u32 %r148, %r35, 3;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x4f18 (_1.ptx:3664) @%p36 bra $Lt_28_114690;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5190 (_1.ptx:3758) st.local.u32 [__cuda___cuda_local_var_76742_12_non_const_pre_13123448+0], %r35;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x4f30 (_1.ptx:3667) bra.uni $LDWendi__Z14distanceSquareffff_214_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5190 (_1.ptx:3758) st.local.u32 [__cuda___cuda_local_var_76742_12_non_const_pre_13123448+0], %r35;
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x4fa8 (_1.ptx:3683) @%p37 bra $Lt_28_115202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5190 (_1.ptx:3758) st.local.u32 [__cuda___cuda_local_var_76742_12_non_const_pre_13123448+0], %r35;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x5000 (_1.ptx:3696) bra.uni $LDWendi__Z14distanceSquareffff_214_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5190 (_1.ptx:3758) st.local.u32 [__cuda___cuda_local_var_76742_12_non_const_pre_13123448+0], %r35;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x51c0 (_1.ptx:3765) bra.uni $Lt_28_153602;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x54f0 (_1.ptx:3902) add.u32 %r91, %r91, 1;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x51d8 (_1.ptx:3769) @%p38 bra $Lt_28_155394;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5250 (_1.ptx:3792) setp.ne.u32 %p41, %r162, %r33;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x5220 (_1.ptx:3781) @%p39 bra $Lt_28_115714;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5250 (_1.ptx:3792) setp.ne.u32 %p41, %r162, %r33;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x5238 (_1.ptx:3785) @%p40 bra $Lt_28_116226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5250 (_1.ptx:3792) setp.ne.u32 %p41, %r162, %r33;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x5240 (_1.ptx:3786) bra.uni $Lt_28_115714;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5250 (_1.ptx:3792) setp.ne.u32 %p41, %r162, %r33;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x5258 (_1.ptx:3793) @%p41 bra $Lt_28_153602;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x54f0 (_1.ptx:3902) add.u32 %r91, %r91, 1;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x52b0 (_1.ptx:3806) bra.uni $Lt_28_153602;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x54f0 (_1.ptx:3902) add.u32 %r91, %r91, 1;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x52e0 (_1.ptx:3816) @%p42 bra $Lt_28_153602;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x54f0 (_1.ptx:3902) add.u32 %r91, %r91, 1;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x5358 (_1.ptx:3833) @%p43 bra $Lt_28_156162;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5440 (_1.ptx:3873) setp.ne.u32 %p48, %r180, %r31;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x53c0 (_1.ptx:3849) @%p44 bra $Lt_28_156418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x53f8 (_1.ptx:3859) mov.u32 %r185, 0;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x53d8 (_1.ptx:3852) @%p45 bra $Lt_28_156418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x53f8 (_1.ptx:3859) mov.u32 %r185, 0;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x53e8 (_1.ptx:3854) bra.uni $L_28_103426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x53f8 (_1.ptx:3859) mov.u32 %r185, 0;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x5408 (_1.ptx:3861) @%p46 bra $Lt_28_117250;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5440 (_1.ptx:3873) setp.ne.u32 %p48, %r180, %r31;
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x5428 (_1.ptx:3866) @%p47 bra $Lt_28_117762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5440 (_1.ptx:3873) setp.ne.u32 %p48, %r180, %r31;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x5430 (_1.ptx:3867) bra.uni $Lt_28_117250;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5440 (_1.ptx:3873) setp.ne.u32 %p48, %r180, %r31;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x5448 (_1.ptx:3874) @%p48 bra $Lt_28_153602;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x54f0 (_1.ptx:3902) add.u32 %r91, %r91, 1;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x5508 (_1.ptx:3905) @%p49 bra $Lt_28_110850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5510 (_1.ptx:3909) mov.u32 %r190, 0;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x5520 (_1.ptx:3911) @%p50 bra $Lt_28_110082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5528 (_1.ptx:3912) mov.u32 %r191, 0;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x5538 (_1.ptx:3914) @%p51 bra $Lt_28_151554;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55f0 (_1.ptx:3945) @!%p2 bra $Lt_28_120834;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x55a0 (_1.ptx:3930) @%p52 bra $Lt_28_120066;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55d0 (_1.ptx:3938) add.u32 %r193, %r193, 1;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x55e8 (_1.ptx:3941) @%p53 bra $Lt_28_119810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55f0 (_1.ptx:3945) @!%p2 bra $Lt_28_120834;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x55f0 (_1.ptx:3945) @!%p2 bra $Lt_28_120834;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5630 (_1.ptx:3956) @!%p3 bra $Lt_28_123394;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x5630 (_1.ptx:3956) @!%p3 bra $Lt_28_123394;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x56f8 (_1.ptx:3989) @!%p2 bra $Lt_28_124418;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x5650 (_1.ptx:3960) @!%p54 bra $Lt_28_122370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x56b0 (_1.ptx:3976) bar.sync 0;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x5690 (_1.ptx:3968) @%p55 bra $Lt_28_122370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x56b0 (_1.ptx:3976) bar.sync 0;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x56a8 (_1.ptx:3972) @%p56 bra $Lt_28_122882;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x56b0 (_1.ptx:3976) bar.sync 0;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x56b8 (_1.ptx:3977) @!%p54 bra $Lt_28_123394;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x56f8 (_1.ptx:3989) @!%p2 bra $Lt_28_124418;
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x56f8 (_1.ptx:3989) @!%p2 bra $Lt_28_124418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5758 (_1.ptx:4005) bar.sync 0;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x5738 (_1.ptx:3997) @%p57 bra $Lt_28_124418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5758 (_1.ptx:4005) bar.sync 0;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x5750 (_1.ptx:4001) @%p58 bra $Lt_28_124930;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5758 (_1.ptx:4005) bar.sync 0;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x5760 (_1.ptx:4006) @!%p4 bra $Lt_28_157954;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58d0 (_1.ptx:4067) add.u32 %r1, %r1, 2;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x5798 (_1.ptx:4013) @%p59 bra $Lt_28_158210;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58d0 (_1.ptx:4067) add.u32 %r1, %r1, 2;
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x57c8 (_1.ptx:4019) @%p60 bra $Lt_28_158466;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58d0 (_1.ptx:4067) add.u32 %r1, %r1, 2;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x57e0 (_1.ptx:4022) @%p61 bra $Lt_28_125442;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58d0 (_1.ptx:4067) add.u32 %r1, %r1, 2;
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x5850 (_1.ptx:4039) @%p62 bra $Lt_28_126466;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58d0 (_1.ptx:4067) add.u32 %r1, %r1, 2;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x5860 (_1.ptx:4042) bra.uni $L_28_104194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58d0 (_1.ptx:4067) add.u32 %r1, %r1, 2;
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x5870 (_1.ptx:4045) @%p63 bra $Lt_28_126722;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5880 (_1.ptx:4050) add.u32 %r217, %r217, 1;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x5890 (_1.ptx:4052) @%p64 bra $Lt_28_125954;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58d0 (_1.ptx:4067) add.u32 %r1, %r1, 2;
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x58a0 (_1.ptx:4055) bra.uni $L_28_104194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58d0 (_1.ptx:4067) add.u32 %r1, %r1, 2;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x58b0 (_1.ptx:4059) bra.uni $L_28_104194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58d0 (_1.ptx:4067) add.u32 %r1, %r1, 2;
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x58c0 (_1.ptx:4062) bra.uni $L_28_104194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58d0 (_1.ptx:4067) add.u32 %r1, %r1, 2;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x58d8 (_1.ptx:4068) @!%p2 bra $Lt_28_127490;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5910 (_1.ptx:4078) @!%p3 bra $Lt_28_130050;
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x5910 (_1.ptx:4078) @!%p3 bra $Lt_28_130050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x59c8 (_1.ptx:4109) @!%p2 bra $Lt_28_131074;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x5930 (_1.ptx:4082) @!%p54 bra $Lt_28_129026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5988 (_1.ptx:4097) bar.sync 0;
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x5968 (_1.ptx:4089) @%p65 bra $Lt_28_129026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5988 (_1.ptx:4097) bar.sync 0;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x5980 (_1.ptx:4093) @%p66 bra $Lt_28_129538;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5988 (_1.ptx:4097) bar.sync 0;
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x5990 (_1.ptx:4098) @!%p54 bra $Lt_28_130050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x59c8 (_1.ptx:4109) @!%p2 bra $Lt_28_131074;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x59c8 (_1.ptx:4109) @!%p2 bra $Lt_28_131074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a20 (_1.ptx:4124) bar.sync 0;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x5a00 (_1.ptx:4116) @%p67 bra $Lt_28_131074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a20 (_1.ptx:4124) bar.sync 0;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x5a18 (_1.ptx:4120) @%p68 bra $Lt_28_131586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a20 (_1.ptx:4124) bar.sync 0;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x5a28 (_1.ptx:4125) @!%p4 bra $Lt_28_159746;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6c30 (_1.ptx:4881) add.u32 %r18, %r18, 1;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x5a60 (_1.ptx:4132) @%p69 bra $Lt_28_159746;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6c30 (_1.ptx:4881) add.u32 %r18, %r18, 1;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x5a90 (_1.ptx:4138) @%p70 bra $Lt_28_159746;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6c30 (_1.ptx:4881) add.u32 %r18, %r18, 1;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x5aa8 (_1.ptx:4141) @%p71 bra $Lt_28_132610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b60 (_1.ptx:4173) mov.u32 %r239, 0;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x5ac0 (_1.ptx:4144) @%p72 bra $Lt_28_132610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b60 (_1.ptx:4173) mov.u32 %r239, 0;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x5b30 (_1.ptx:4160) @%p73 bra $Lt_28_133378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b60 (_1.ptx:4173) mov.u32 %r239, 0;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x5b40 (_1.ptx:4163) bra.uni $Lt_28_132610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b60 (_1.ptx:4173) mov.u32 %r239, 0;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x5b58 (_1.ptx:4168) @%p74 bra $Lt_28_133122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b60 (_1.ptx:4173) mov.u32 %r239, 0;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x5b70 (_1.ptx:4175) @%p75 bra $Lt_28_134146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6c30 (_1.ptx:4881) add.u32 %r18, %r18, 1;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x5ba0 (_1.ptx:4183) bra.uni $Lt_28_159746;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6c30 (_1.ptx:4881) add.u32 %r18, %r18, 1;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x5c90 (_1.ptx:4219) @%p77 bra $Lt_28_134658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5ff8 (_1.ptx:4370) mov.u32 %r294, 0;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x6008 (_1.ptx:4372) @%p78 bra $Lt_28_160514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6638 (_1.ptx:4636) @!%p79 bra $Lt_28_144386;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x61b0 (_1.ptx:4442) @!%p79 bra $Lt_28_160770;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6228 (_1.ptx:4465) setp.eq.u32 %p83, %r321, %r33;
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x61f8 (_1.ptx:4454) @%p81 bra $Lt_28_135938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6228 (_1.ptx:4465) setp.eq.u32 %p83, %r321, %r33;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x6210 (_1.ptx:4458) @%p82 bra $Lt_28_136450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6228 (_1.ptx:4465) setp.eq.u32 %p83, %r321, %r33;
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x6218 (_1.ptx:4459) bra.uni $Lt_28_135938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6228 (_1.ptx:4465) setp.eq.u32 %p83, %r321, %r33;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x6250 (_1.ptx:4471) @!%p80 bra $Lt_28_136962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6598 (_1.ptx:4612) mov.u32 %r372, 63;
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x6318 (_1.ptx:4501) @%p86 bra $Lt_28_137730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6448 (_1.ptx:4555) mov.u32 %r358, 2;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x6358 (_1.ptx:4511) @!%p87 bra $Lt_28_138498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6448 (_1.ptx:4555) mov.u32 %r358, 2;
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x63d0 (_1.ptx:4528) @%p88 bra $Lt_28_139266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6448 (_1.ptx:4555) mov.u32 %r358, 2;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x63f0 (_1.ptx:4533) @%p89 bra $Lt_28_140034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6448 (_1.ptx:4555) mov.u32 %r358, 2;
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x6400 (_1.ptx:4536) bra.uni $LDWendi__Z8adjacentjjPjjj_214_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6448 (_1.ptx:4555) mov.u32 %r358, 2;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x6420 (_1.ptx:4544) @%p90 bra $Lt_28_139010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6448 (_1.ptx:4555) mov.u32 %r358, 2;
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x6438 (_1.ptx:4549) @%p91 bra $Lt_28_138242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6448 (_1.ptx:4555) mov.u32 %r358, 2;
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x6458 (_1.ptx:4557) @%p92 bra $Lt_28_141826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6578 (_1.ptx:4607) add.u32 %r327, %r327, 1;
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x6470 (_1.ptx:4560) @%p93 bra $Lt_28_141314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x64b8 (_1.ptx:4574) mov.u32 %r361, 2;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x64f8 (_1.ptx:4582) @%p95 bra $Lt_28_141826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6578 (_1.ptx:4607) add.u32 %r327, %r327, 1;
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x6548 (_1.ptx:4594) @%p96 bra $Lt_28_142594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6578 (_1.ptx:4607) add.u32 %r327, %r327, 1;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x6558 (_1.ptx:4597) bra.uni $Lt_28_141826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6578 (_1.ptx:4607) add.u32 %r327, %r327, 1;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x6570 (_1.ptx:4602) @%p97 bra $Lt_28_142338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6578 (_1.ptx:4607) add.u32 %r327, %r327, 1;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x6590 (_1.ptx:4610) @%p98 bra $Lt_28_137474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6598 (_1.ptx:4612) mov.u32 %r372, 63;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x65a8 (_1.ptx:4614) @%p99 bra $Lt_28_143618;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x65e8 (_1.ptx:4624) add.u32 %r303, %r303, 4;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x6600 (_1.ptx:4627) @%p100 bra $Lt_28_135682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6608 (_1.ptx:4628) mov.s32 %r2, %r270;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x6610 (_1.ptx:4629) bra.uni $Lt_28_135170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6638 (_1.ptx:4636) @!%p79 bra $Lt_28_144386;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x6638 (_1.ptx:4636) @!%p79 bra $Lt_28_144386;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x66a8 (_1.ptx:4654) @!%p80 bra $Lt_28_159746;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x66a0 (_1.ptx:4652) @%p101 bra $Lt_28_144898;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x66a8 (_1.ptx:4654) @!%p80 bra $Lt_28_159746;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x66a8 (_1.ptx:4654) @!%p80 bra $Lt_28_159746;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6c30 (_1.ptx:4881) add.u32 %r18, %r18, 1;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x66e0 (_1.ptx:4664) @%p102 bra $Lt_28_146178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6c10 (_1.ptx:4873) add.u32 %r382, %r382, 1;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x6778 (_1.ptx:4685) @%p104 bra $Lt_28_146690;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6bd8 (_1.ptx:4864) add.u64 %rd285, %rd257, %rd180;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x6880 (_1.ptx:4723) @%p105 bra $Lt_28_147970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6bd8 (_1.ptx:4864) add.u64 %rd285, %rd257, %rd180;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x6958 (_1.ptx:4754) @!%p106 bra $Lt_28_148226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6bd8 (_1.ptx:4864) add.u64 %rd285, %rd257, %rd180;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x6968 (_1.ptx:4757) bra.uni $Lt_28_147970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6bb8 (_1.ptx:4856) mov.s32 %r394, %r398;
GPGPU-Sim PTX: 133 (potential) branch divergence @  PC=0x69c0 (_1.ptx:4771) @%p107 bra $Lt_28_148738;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b40 (_1.ptx:4837) neg.f64 %fd85, %fd63;
GPGPU-Sim PTX: 134 (potential) branch divergence @  PC=0x6a88 (_1.ptx:4804) bra.uni $Lt_28_148482;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b40 (_1.ptx:4837) neg.f64 %fd85, %fd63;
GPGPU-Sim PTX: 135 (potential) branch divergence @  PC=0x6ba0 (_1.ptx:4849) @!%p109 bra $Lt_28_147970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6bd8 (_1.ptx:4864) add.u64 %rd285, %rd257, %rd180;
GPGPU-Sim PTX: 136 (potential) branch divergence @  PC=0x6bb0 (_1.ptx:4852) bra.uni $LDWendi__Z14distanceSquarejjPfS__214_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6bd8 (_1.ptx:4864) add.u64 %rd285, %rd257, %rd180;
GPGPU-Sim PTX: 137 (potential) branch divergence @  PC=0x6bc8 (_1.ptx:4858) @%p110 bra $Lt_28_147202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6bd8 (_1.ptx:4864) add.u64 %rd285, %rd257, %rd180;
GPGPU-Sim PTX: 138 (potential) branch divergence @  PC=0x6c28 (_1.ptx:4876) @%p111 bra $Lt_28_145922;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6c30 (_1.ptx:4881) add.u32 %r18, %r18, 1;
GPGPU-Sim PTX: 139 (potential) branch divergence @  PC=0x6c40 (_1.ptx:4883) @%p112 bra $Lt_28_106242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6c48 (_1.ptx:4884) bra.uni $Lt_28_105730;
GPGPU-Sim PTX: 140 (potential) branch divergence @  PC=0x6c48 (_1.ptx:4884) bra.uni $Lt_28_105730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6c58 (_1.ptx:4888) mov.u32 %r426, 0;
GPGPU-Sim PTX: 141 (potential) branch divergence @  PC=0x6c68 (_1.ptx:4890) @%p113 bra $Lt_28_150274;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6c88 (_1.ptx:4897) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7drefinePfS_PjS0_S0_PbS0_S1_S0_S0_S1_jjjS0_S0_S0_S0_PVjjS3_S3_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7drefinePfS_PjS0_S0_PbS0_S1_S0_S0_S1_jjjS0_S0_S0_S0_PVjjS3_S3_'.
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_48_403960" from 0x80 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_42_643984" from 0x100 to 0x114
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda_local_var_75909_7_non_const_prefix_3280" from 0x114 to 0x116
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma1_vprintf" from 0x116 to 0x11e
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma2_vprintf" from 0x11e to 0x126
GPGPU-Sim PTX: instruction assembly for function '_ZN5Graph13printStats1x1Ev'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5Graph13printStats1x1Ev'...
GPGPU-Sim PTX: Finding dominators for '_ZN5Graph13printStats1x1Ev'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5Graph13printStats1x1Ev'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5Graph13printStats1x1Ev'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5Graph13printStats1x1Ev'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5Graph13printStats1x1Ev'...
GPGPU-Sim PTX: reconvergence points for _ZN5Graph13printStats1x1Ev...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x6cd8 (_1.ptx:4924) @!%p1 bra $Lt_29_8450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6e60 (_1.ptx:4989) @!%p1 bra $Lt_29_12290;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x6d28 (_1.ptx:4936) @%p2 bra $Lt_29_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d40 (_1.ptx:4942) setp.le.u32 %p3, %r3, %r5;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x6d48 (_1.ptx:4943) @%p3 bra $Lt_29_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6e00 (_1.ptx:4972) ld.u64 %rd12, [%rd2+88];
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x6d68 (_1.ptx:4948) bra.uni $LDWendi__ZN5Graph11getInDegreeEj_200_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6e00 (_1.ptx:4972) ld.u64 %rd12, [%rd2+88];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x6e18 (_1.ptx:4975) @%p4 bra $Lt_29_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6e28 (_1.ptx:4980) add.u32 %r5, %r5, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x6e48 (_1.ptx:4984) @%p5 bra $Lt_29_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6e50 (_1.ptx:4985) mov.u32 %r17, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x6e60 (_1.ptx:4989) @!%p1 bra $Lt_29_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6f10 (_1.ptx:5020) cvta.local.u64 %rd15, __cuda___cuda_local_var_75909_7_non_const_prefix_3280;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x6ea8 (_1.ptx:5001) @%p6 bra $Lt_29_12546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ed8 (_1.ptx:5010) mov.s32 %r20, %r23;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x6eb8 (_1.ptx:5003) @%p7 bra $Lt_29_12546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ed8 (_1.ptx:5010) mov.s32 %r20, %r23;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x6ec8 (_1.ptx:5005) bra.uni $L_29_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ed8 (_1.ptx:5010) mov.s32 %r20, %r23;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x6ef8 (_1.ptx:5014) @%p8 bra $Lt_29_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6f00 (_1.ptx:5015) bra.uni $Lt_29_11010;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x6f00 (_1.ptx:5015) bra.uni $Lt_29_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6f10 (_1.ptx:5020) cvta.local.u64 %rd15, __cuda___cuda_local_var_75909_7_non_const_prefix_3280;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5Graph13printStats1x1Ev
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5Graph13printStats1x1Ev'.
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_44_164008" from 0x80 to 0x8c
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_46_324024" from 0x100 to 0x118
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_56_564048" from 0x180 to 0x198
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_50_804072" from 0x200 to 0x21c
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_46_1124104" from 0x280 to 0x298
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_56_1364128" from 0x300 to 0x318
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_52_1604152" from 0x380 to 0x39c
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_46_1924184" from 0x400 to 0x418
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma1_vprintf" from 0x418 to 0x420
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma2_vprintf" from 0x420 to 0x428
GPGPU-Sim PTX: instruction assembly for function '_ZN5Graph8print1x1Ev'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5Graph8print1x1Ev'...
GPGPU-Sim PTX: Finding dominators for '_ZN5Graph8print1x1Ev'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5Graph8print1x1Ev'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5Graph8print1x1Ev'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5Graph8print1x1Ev'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5Graph8print1x1Ev'...
GPGPU-Sim PTX: reconvergence points for _ZN5Graph8print1x1Ev...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x7148 (_1.ptx:5118) @!%p1 bra $Lt_30_32002;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7a10 (_1.ptx:5471) ld.u32 %r73, [%rd2+8];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x7178 (_1.ptx:5126) @!%p2 bra $Lt_30_26626;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7240 (_1.ptx:5157) mov.u32 %r15, 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x71a8 (_1.ptx:5133) bra.uni $LDWendi__ZN5Graph12getOutDegreeEj_206_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7240 (_1.ptx:5157) mov.u32 %r15, 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x7250 (_1.ptx:5159) @%p5 bra $Lt_30_27138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x79e0 (_1.ptx:5463) add.u32 %r5, %r5, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x7280 (_1.ptx:5168) @!%p2 bra $Lt_30_32514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7610 (_1.ptx:5310) @!%p2 bra $Lt_30_34050;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x72b8 (_1.ptx:5176) @%p6 bra $Lt_30_32514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7610 (_1.ptx:5310) @!%p2 bra $Lt_30_34050;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x72d0 (_1.ptx:5180) @%p7 bra $Lt_30_33026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x73d0 (_1.ptx:5219) neg.s32 %r30, %r22;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x72f8 (_1.ptx:5185) @%p8 bra $Lt_30_33026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x73d0 (_1.ptx:5219) neg.s32 %r30, %r22;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x7328 (_1.ptx:5192) bra.uni $LDWendi__ZN5Graph12getFirstEdgeEj_206_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x73d0 (_1.ptx:5219) neg.s32 %r30, %r22;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x73e0 (_1.ptx:5221) @%p9 bra $Lt_30_33538;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7610 (_1.ptx:5310) @!%p2 bra $Lt_30_34050;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x7408 (_1.ptx:5226) @%p10 bra $Lt_30_33538;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7610 (_1.ptx:5310) @!%p2 bra $Lt_30_34050;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x7438 (_1.ptx:5233) bra.uni $LDWendi__ZN5Graph14getDestinationEjj_206_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7610 (_1.ptx:5310) @!%p2 bra $Lt_30_34050;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x7448 (_1.ptx:5238) bra.uni $LDWendi__ZN5Graph14getDestinationEjj_206_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7610 (_1.ptx:5310) @!%p2 bra $Lt_30_34050;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x7478 (_1.ptx:5246) @!%p2 bra $Lt_30_28674;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x75f8 (_1.ptx:5305) ld.u32 %r3, [%rd2+4];
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x74c0 (_1.ptx:5256) @%p11 bra $Lt_30_28930;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7560 (_1.ptx:5282) st.local.u32 [__cuda___cuda__temp__valist_array_50_804072+24], %r42;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x74f0 (_1.ptx:5263) bra.uni $LDWendi__ZN5Graph12getOutDegreeEj_206_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7560 (_1.ptx:5282) st.local.u32 [__cuda___cuda__temp__valist_array_50_804072+24], %r42;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x7590 (_1.ptx:5288) bra.uni $Lt_30_28418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x75f8 (_1.ptx:5305) ld.u32 %r3, [%rd2+4];
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x7610 (_1.ptx:5310) @!%p2 bra $Lt_30_34050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7980 (_1.ptx:5448) st.local.u32 [__cuda___cuda__temp__valist_array_44_164008+0], %r5;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x7648 (_1.ptx:5318) @%p12 bra $Lt_30_34050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7980 (_1.ptx:5448) st.local.u32 [__cuda___cuda__temp__valist_array_44_164008+0], %r5;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x7660 (_1.ptx:5322) @%p13 bra $Lt_30_34562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7750 (_1.ptx:5359) neg.s32 %r57, %r49;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x7688 (_1.ptx:5327) @%p14 bra $Lt_30_34562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7750 (_1.ptx:5359) neg.s32 %r57, %r49;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x76b8 (_1.ptx:5334) bra.uni $LDWendi__ZN5Graph12getFirstEdgeEj_206_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7750 (_1.ptx:5359) neg.s32 %r57, %r49;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x7760 (_1.ptx:5361) @%p15 bra $Lt_30_35074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7980 (_1.ptx:5448) st.local.u32 [__cuda___cuda__temp__valist_array_44_164008+0], %r5;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x7788 (_1.ptx:5366) @%p16 bra $Lt_30_35074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7980 (_1.ptx:5448) st.local.u32 [__cuda___cuda__temp__valist_array_44_164008+0], %r5;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x77b8 (_1.ptx:5373) bra.uni $LDWendi__ZN5Graph9getWeightEjj_206_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7980 (_1.ptx:5448) st.local.u32 [__cuda___cuda__temp__valist_array_44_164008+0], %r5;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x77c8 (_1.ptx:5378) bra.uni $LDWendi__ZN5Graph9getWeightEjj_206_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7980 (_1.ptx:5448) st.local.u32 [__cuda___cuda__temp__valist_array_44_164008+0], %r5;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x77f8 (_1.ptx:5386) @!%p2 bra $Lt_30_30210;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7978 (_1.ptx:5445) mov.u32 %r61, 1000000000;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x7840 (_1.ptx:5396) @%p17 bra $Lt_30_30466;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x78e0 (_1.ptx:5422) st.local.u32 [__cuda___cuda__temp__valist_array_52_1604152+24], %r68;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x7870 (_1.ptx:5403) bra.uni $LDWendi__ZN5Graph12getOutDegreeEj_206_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x78e0 (_1.ptx:5422) st.local.u32 [__cuda___cuda__temp__valist_array_52_1604152+24], %r68;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x7910 (_1.ptx:5428) bra.uni $Lt_30_29954;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7978 (_1.ptx:5445) mov.u32 %r61, 1000000000;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x79d8 (_1.ptx:5460) @%p18 bra $Lt_30_27650;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x79e0 (_1.ptx:5463) add.u32 %r5, %r5, 1;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x79f8 (_1.ptx:5466) @%p2 bra $Lt_30_26370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7a00 (_1.ptx:5467) bra.uni $Lt_30_25858;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x7a00 (_1.ptx:5467) bra.uni $Lt_30_25858;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7a10 (_1.ptx:5471) ld.u32 %r73, [%rd2+8];
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x7a20 (_1.ptx:5473) @%p19 bra $Lt_30_31490;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7a60 (_1.ptx:5484) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5Graph8print1x1Ev
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5Graph8print1x1Ev'.
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_46_164208" from 0x80 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma1_vprintf" from 0x98 to 0xa0
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma2_vprintf" from 0xa0 to 0xa8
GPGPU-Sim PTX: instruction assembly for function '_ZN5Graph12getOutDegreeEj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5Graph12getOutDegreeEj'...
GPGPU-Sim PTX: Finding dominators for '_ZN5Graph12getOutDegreeEj'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5Graph12getOutDegreeEj'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5Graph12getOutDegreeEj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5Graph12getOutDegreeEj'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5Graph12getOutDegreeEj'...
GPGPU-Sim PTX: reconvergence points for _ZN5Graph12getOutDegreeEj...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x7a98 (_1.ptx:5504) @%p1 bra $Lt_31_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b68 (_1.ptx:5535) mov.s32 %r12, %r4;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x7ac8 (_1.ptx:5511) bra.uni $LBB5__ZN5Graph12getOutDegreeEj;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b68 (_1.ptx:5535) mov.s32 %r12, %r4;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5Graph12getOutDegreeEj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5Graph12getOutDegreeEj'.
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_48_164232" from 0x80 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma1_vprintf" from 0x98 to 0xa0
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma2_vprintf" from 0xa0 to 0xa8
GPGPU-Sim PTX: instruction assembly for function '_ZN5Graph11getInDegreeEj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5Graph11getInDegreeEj'...
GPGPU-Sim PTX: Finding dominators for '_ZN5Graph11getInDegreeEj'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5Graph11getInDegreeEj'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5Graph11getInDegreeEj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5Graph11getInDegreeEj'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5Graph11getInDegreeEj'...
GPGPU-Sim PTX: reconvergence points for _ZN5Graph11getInDegreeEj...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x7bb0 (_1.ptx:5557) @%p1 bra $Lt_32_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7c80 (_1.ptx:5588) mov.s32 %r12, %r4;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x7be0 (_1.ptx:5564) bra.uni $LBB5__ZN5Graph11getInDegreeEj;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7c80 (_1.ptx:5588) mov.s32 %r12, %r4;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5Graph11getInDegreeEj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5Graph11getInDegreeEj'.
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_56_164256" from 0x80 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_50_404280" from 0x100 to 0x11c
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_46_724312" from 0x180 to 0x198
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma1_vprintf" from 0x198 to 0x1a0
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma2_vprintf" from 0x1a0 to 0x1a8
GPGPU-Sim PTX: instruction assembly for function '_ZN5Graph14getDestinationEjj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5Graph14getDestinationEjj'...
GPGPU-Sim PTX: Finding dominators for '_ZN5Graph14getDestinationEjj'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5Graph14getDestinationEjj'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5Graph14getDestinationEjj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5Graph14getDestinationEjj'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5Graph14getDestinationEjj'...
GPGPU-Sim PTX: reconvergence points for _ZN5Graph14getDestinationEjj...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x7cd8 (_1.ptx:5614) @!%p1 bra $Lt_33_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8060 (_1.ptx:5754) mov.s32 %r34, %r21;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x7d10 (_1.ptx:5622) @%p2 bra $Lt_33_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8060 (_1.ptx:5754) mov.s32 %r34, %r21;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x7d28 (_1.ptx:5626) @%p3 bra $Lt_33_12802;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7e20 (_1.ptx:5664) add.u32 %r17, %r9, %r4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x7d50 (_1.ptx:5631) @%p4 bra $L_33_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7e20 (_1.ptx:5664) add.u32 %r17, %r9, %r4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x7d80 (_1.ptx:5638) bra.uni $LDWendi__ZN5Graph12getFirstEdgeEj_219_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7e20 (_1.ptx:5664) add.u32 %r17, %r9, %r4;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x7e38 (_1.ptx:5667) @%p5 bra $Lt_33_13314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8060 (_1.ptx:5754) mov.s32 %r34, %r21;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x7e58 (_1.ptx:5671) @%p6 bra $L_33_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8060 (_1.ptx:5754) mov.s32 %r34, %r21;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x7e88 (_1.ptx:5678) bra.uni $LBB21__ZN5Graph14getDestinationEjj;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8060 (_1.ptx:5754) mov.s32 %r34, %r21;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x7e98 (_1.ptx:5683) bra.uni $LBB21__ZN5Graph14getDestinationEjj;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8060 (_1.ptx:5754) mov.s32 %r34, %r21;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x7ec8 (_1.ptx:5691) @!%p1 bra $Lt_33_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8058 (_1.ptx:5752) ld.u32 %r21, [%rd2+4];
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x7f18 (_1.ptx:5702) @%p7 bra $Lt_33_11778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7fb8 (_1.ptx:5728) st.local.u32 [__cuda___cuda__temp__valist_array_50_404280+24], %r29;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x7f48 (_1.ptx:5709) bra.uni $LDWendi__ZN5Graph12getOutDegreeEj_219_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7fb8 (_1.ptx:5728) st.local.u32 [__cuda___cuda__temp__valist_array_50_404280+24], %r29;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x7fe8 (_1.ptx:5734) bra.uni $Lt_33_11266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8058 (_1.ptx:5752) ld.u32 %r21, [%rd2+4];
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5Graph14getDestinationEjj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5Graph14getDestinationEjj'.
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_56_164336" from 0x80 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_52_404360" from 0x100 to 0x11c
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_46_724392" from 0x180 to 0x198
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma1_vprintf" from 0x198 to 0x1a0
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma2_vprintf" from 0x1a0 to 0x1a8
GPGPU-Sim PTX: instruction assembly for function '_ZN5Graph9getWeightEjj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5Graph9getWeightEjj'...
GPGPU-Sim PTX: Finding dominators for '_ZN5Graph9getWeightEjj'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5Graph9getWeightEjj'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5Graph9getWeightEjj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5Graph9getWeightEjj'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5Graph9getWeightEjj'...
GPGPU-Sim PTX: reconvergence points for _ZN5Graph9getWeightEjj...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x80b8 (_1.ptx:5780) @!%p1 bra $Lt_34_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8440 (_1.ptx:5920) mov.s32 %r34, %r21;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x80f0 (_1.ptx:5788) @%p2 bra $Lt_34_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8440 (_1.ptx:5920) mov.s32 %r34, %r21;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x8108 (_1.ptx:5792) @%p3 bra $Lt_34_12802;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8200 (_1.ptx:5830) add.u32 %r17, %r9, %r4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x8130 (_1.ptx:5797) @%p4 bra $L_34_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8200 (_1.ptx:5830) add.u32 %r17, %r9, %r4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x8160 (_1.ptx:5804) bra.uni $LDWendi__ZN5Graph12getFirstEdgeEj_220_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8200 (_1.ptx:5830) add.u32 %r17, %r9, %r4;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x8218 (_1.ptx:5833) @%p5 bra $Lt_34_13314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8440 (_1.ptx:5920) mov.s32 %r34, %r21;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x8238 (_1.ptx:5837) @%p6 bra $L_34_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8440 (_1.ptx:5920) mov.s32 %r34, %r21;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x8268 (_1.ptx:5844) bra.uni $LBB21__ZN5Graph9getWeightEjj;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8440 (_1.ptx:5920) mov.s32 %r34, %r21;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x8278 (_1.ptx:5849) bra.uni $LBB21__ZN5Graph9getWeightEjj;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8440 (_1.ptx:5920) mov.s32 %r34, %r21;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x82a8 (_1.ptx:5857) @!%p1 bra $Lt_34_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8438 (_1.ptx:5918) mov.u32 %r21, 1000000000;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x82f8 (_1.ptx:5868) @%p7 bra $Lt_34_11778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8398 (_1.ptx:5894) st.local.u32 [__cuda___cuda__temp__valist_array_52_404360+24], %r29;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x8328 (_1.ptx:5875) bra.uni $LDWendi__ZN5Graph12getOutDegreeEj_220_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8398 (_1.ptx:5894) st.local.u32 [__cuda___cuda__temp__valist_array_52_404360+24], %r29;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x83c8 (_1.ptx:5900) bra.uni $Lt_34_11266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8438 (_1.ptx:5918) mov.u32 %r21, 1000000000;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5Graph9getWeightEjj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5Graph9getWeightEjj'.
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_56_164416" from 0x80 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_52_404440" from 0x100 to 0x11c
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_46_724472" from 0x180 to 0x198
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_54_964496" from 0x200 to 0x218
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma1_vprintf" from 0x218 to 0x220
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma2_vprintf" from 0x220 to 0x228
GPGPU-Sim PTX: instruction assembly for function '_ZN5Graph10getMinEdgeEj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5Graph10getMinEdgeEj'...
GPGPU-Sim PTX: Finding dominators for '_ZN5Graph10getMinEdgeEj'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5Graph10getMinEdgeEj'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5Graph10getMinEdgeEj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5Graph10getMinEdgeEj'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5Graph10getMinEdgeEj'...
GPGPU-Sim PTX: reconvergence points for _ZN5Graph10getMinEdgeEj...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x8488 (_1.ptx:5945) @%p1 bra $Lt_35_26370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8cd0 (_1.ptx:6280) mov.s32 %r76, %r61;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x84c8 (_1.ptx:5954) @!%p2 bra $Lt_35_27394;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8cd0 (_1.ptx:6280) mov.s32 %r76, %r61;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x84e0 (_1.ptx:5958) @%p3 bra $Lt_35_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x87a0 (_1.ptx:6070) mov.s32 %r31, %r19;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x84e8 (_1.ptx:5960) @!%p2 bra $Lt_35_32514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x85e8 (_1.ptx:5999) mov.u32 %r16, 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x8510 (_1.ptx:5965) @%p4 bra $Lt_35_32514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x85e8 (_1.ptx:5999) mov.u32 %r16, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x8548 (_1.ptx:5973) bra.uni $LDWendi__ZN5Graph12getFirstEdgeEj_223_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x85e8 (_1.ptx:5999) mov.u32 %r16, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x85f8 (_1.ptx:6001) @%p5 bra $Lt_35_33026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x87a0 (_1.ptx:6070) mov.s32 %r31, %r19;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x8618 (_1.ptx:6005) @%p6 bra $Lt_35_33026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x87a0 (_1.ptx:6070) mov.s32 %r31, %r19;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x8648 (_1.ptx:6012) bra.uni $LDWendi__ZN5Graph9getWeightEjj_223_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x87a0 (_1.ptx:6070) mov.s32 %r31, %r19;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x8658 (_1.ptx:6017) bra.uni $LDWendi__ZN5Graph9getWeightEjj_223_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x87a0 (_1.ptx:6070) mov.s32 %r31, %r19;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x86d8 (_1.ptx:6035) @%p7 bra $Lt_35_28930;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8768 (_1.ptx:6059) st.local.u32 [__cuda___cuda__temp__valist_array_52_404440+24], %r28;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x86f8 (_1.ptx:6040) bra.uni $LDWendi__ZN5Graph12getOutDegreeEj_223_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8768 (_1.ptx:6059) st.local.u32 [__cuda___cuda__temp__valist_array_52_404440+24], %r28;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x87b8 (_1.ptx:6073) @%p8 bra $Lt_35_33538;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b88 (_1.ptx:6232) mov.s32 %r61, %r35;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x87f0 (_1.ptx:6083) @!%p9 bra $Lt_35_33794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b40 (_1.ptx:6217) setp.ge.u32 %p16, %r50, %r31;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x8818 (_1.ptx:6089) @%p10 bra $Lt_35_33794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b40 (_1.ptx:6217) setp.ge.u32 %p16, %r50, %r31;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x8830 (_1.ptx:6093) @%p11 bra $Lt_35_34306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8920 (_1.ptx:6130) neg.s32 %r46, %r8;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x8858 (_1.ptx:6098) @%p12 bra $Lt_35_34306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8920 (_1.ptx:6130) neg.s32 %r46, %r8;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x8888 (_1.ptx:6105) bra.uni $LDWendi__ZN5Graph12getFirstEdgeEj_223_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8920 (_1.ptx:6130) neg.s32 %r46, %r8;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x8930 (_1.ptx:6132) @%p13 bra $Lt_35_34818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b40 (_1.ptx:6217) setp.ge.u32 %p16, %r50, %r31;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x8958 (_1.ptx:6137) @%p14 bra $Lt_35_34818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b40 (_1.ptx:6217) setp.ge.u32 %p16, %r50, %r31;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x8988 (_1.ptx:6144) bra.uni $LDWendi__ZN5Graph9getWeightEjj_223_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b40 (_1.ptx:6217) setp.ge.u32 %p16, %r50, %r31;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x8998 (_1.ptx:6149) bra.uni $LDWendi__ZN5Graph9getWeightEjj_223_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b40 (_1.ptx:6217) setp.ge.u32 %p16, %r50, %r31;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x89c8 (_1.ptx:6157) @!%p9 bra $Lt_35_30978;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b38 (_1.ptx:6214) mov.u32 %r50, 1000000000;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x8a10 (_1.ptx:6167) @%p15 bra $Lt_35_31234;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8aa0 (_1.ptx:6191) st.local.u32 [__cuda___cuda__temp__valist_array_52_404440+24], %r28;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x8a30 (_1.ptx:6172) bra.uni $LDWendi__ZN5Graph12getOutDegreeEj_223_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8aa0 (_1.ptx:6191) st.local.u32 [__cuda___cuda__temp__valist_array_52_404440+24], %r28;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x8ad0 (_1.ptx:6197) bra.uni $Lt_35_30722;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b38 (_1.ptx:6214) mov.u32 %r50, 1000000000;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x8b48 (_1.ptx:6218) @%p16 bra $Lt_35_31746;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b60 (_1.ptx:6224) add.u32 %r34, %r34, 1;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x8b70 (_1.ptx:6226) @%p17 bra $Lt_35_29954;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b78 (_1.ptx:6227) bra.uni $Lt_35_29442;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x8b78 (_1.ptx:6227) bra.uni $Lt_35_29442;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b88 (_1.ptx:6232) mov.s32 %r61, %r35;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x8b90 (_1.ptx:6233) bra.uni $LBB52__ZN5Graph10getMinEdgeEj;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8cd0 (_1.ptx:6280) mov.s32 %r76, %r61;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x8c30 (_1.ptx:6256) bra.uni $LBB52__ZN5Graph10getMinEdgeEj;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8cd0 (_1.ptx:6280) mov.s32 %r76, %r61;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5Graph10getMinEdgeEj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5Graph10getMinEdgeEj'.
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_56_164520" from 0x80 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma1_vprintf" from 0x98 to 0xa0
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma2_vprintf" from 0xa0 to 0xa8
GPGPU-Sim PTX: instruction assembly for function '_ZN5Graph12getFirstEdgeEj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5Graph12getFirstEdgeEj'...
GPGPU-Sim PTX: Finding dominators for '_ZN5Graph12getFirstEdgeEj'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5Graph12getFirstEdgeEj'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5Graph12getFirstEdgeEj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5Graph12getFirstEdgeEj'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5Graph12getFirstEdgeEj'...
GPGPU-Sim PTX: reconvergence points for _ZN5Graph12getFirstEdgeEj...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x8d18 (_1.ptx:6302) @%p1 bra $Lt_36_3842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8ef0 (_1.ptx:6372) mov.s32 %r22, %r7;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x8d58 (_1.ptx:6312) @%p2 bra $Lt_36_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8ef0 (_1.ptx:6372) mov.s32 %r22, %r7;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x8d80 (_1.ptx:6317) @%p3 bra $L_36_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8ef0 (_1.ptx:6372) mov.s32 %r22, %r7;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x8db0 (_1.ptx:6324) bra.uni $LBB9__ZN5Graph12getFirstEdgeEj;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8ef0 (_1.ptx:6372) mov.s32 %r22, %r7;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x8e50 (_1.ptx:6348) bra.uni $LBB9__ZN5Graph12getFirstEdgeEj;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8ef0 (_1.ptx:6372) mov.s32 %r22, %r7;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5Graph12getFirstEdgeEj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5Graph12getFirstEdgeEj'.
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_48_164544" from 0x80 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma1_vprintf" from 0x98 to 0xa0
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma2_vprintf" from 0xa0 to 0xa8
GPGPU-Sim PTX: instruction assembly for function '_ZN5Graph12computeStatsEv'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5Graph12computeStatsEv'...
GPGPU-Sim PTX: Finding dominators for '_ZN5Graph12computeStatsEv'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5Graph12computeStatsEv'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5Graph12computeStatsEv'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5Graph12computeStatsEv'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5Graph12computeStatsEv'...
GPGPU-Sim PTX: reconvergence points for _ZN5Graph12computeStatsEv...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x8f30 (_1.ptx:6393) @!%p1 bra $Lt_37_8450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x90b8 (_1.ptx:6458) @!%p1 bra $Lt_37_12290;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x8f80 (_1.ptx:6405) @%p2 bra $Lt_37_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8f98 (_1.ptx:6411) setp.le.u32 %p3, %r1, %r3;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x8fa0 (_1.ptx:6412) @%p3 bra $Lt_37_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9058 (_1.ptx:6441) ld.u64 %rd12, [%rd2+88];
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x8fc0 (_1.ptx:6417) bra.uni $LDWendi__ZN5Graph11getInDegreeEj_215_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9058 (_1.ptx:6441) ld.u64 %rd12, [%rd2+88];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x9070 (_1.ptx:6444) @%p4 bra $Lt_37_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9080 (_1.ptx:6449) add.u32 %r3, %r3, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x90a0 (_1.ptx:6453) @%p5 bra $Lt_37_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x90a8 (_1.ptx:6454) mov.u32 %r15, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x90b8 (_1.ptx:6458) @!%p1 bra $Lt_37_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9168 (_1.ptx:6489) st.u32 [%rd2+96], %r18;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x9100 (_1.ptx:6470) @%p6 bra $Lt_37_12546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9130 (_1.ptx:6479) mov.s32 %r18, %r21;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x9110 (_1.ptx:6472) @%p7 bra $Lt_37_12546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9130 (_1.ptx:6479) mov.s32 %r18, %r21;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x9120 (_1.ptx:6474) bra.uni $L_37_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9130 (_1.ptx:6479) mov.s32 %r18, %r21;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x9150 (_1.ptx:6483) @%p8 bra $Lt_37_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9158 (_1.ptx:6484) bra.uni $Lt_37_11010;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x9158 (_1.ptx:6484) bra.uni $Lt_37_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9168 (_1.ptx:6489) st.u32 [%rd2+96], %r18;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5Graph12computeStatsEv
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5Graph12computeStatsEv'.
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_56_164568" from 0x80 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_50_404592" from 0x100 to 0x11c
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_46_724624" from 0x180 to 0x198
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_58_964648" from 0x200 to 0x214
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma1_vprintf" from 0x214 to 0x21c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma2_vprintf" from 0x21c to 0x224
GPGPU-Sim PTX: instruction assembly for function '_ZN5Graph13computeLevelsEv'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5Graph13computeLevelsEv'...
GPGPU-Sim PTX: Finding dominators for '_ZN5Graph13computeLevelsEv'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5Graph13computeLevelsEv'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5Graph13computeLevelsEv'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5Graph13computeLevelsEv'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5Graph13computeLevelsEv'...
GPGPU-Sim PTX: reconvergence points for _ZN5Graph13computeLevelsEv...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x91c0 (_1.ptx:6517) @%p1 bra $Lt_38_16898;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9670 (_1.ptx:6713) mov.s32 %r37, %r12;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x9218 (_1.ptx:6530) @%p2 bra $Lt_38_20994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9670 (_1.ptx:6713) mov.s32 %r37, %r12;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x9258 (_1.ptx:6541) @!%p3 bra $Lt_38_21250;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9568 (_1.ptx:6667) setp.ge.u32 %p10, %r25, %r14;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x9280 (_1.ptx:6547) @%p4 bra $Lt_38_21250;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9568 (_1.ptx:6667) setp.ge.u32 %p10, %r25, %r14;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x9298 (_1.ptx:6551) @%p5 bra $Lt_38_21762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9368 (_1.ptx:6584) neg.s32 %r21, %r18;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x92c0 (_1.ptx:6556) @%p6 bra $Lt_38_21762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9368 (_1.ptx:6584) neg.s32 %r21, %r18;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x92f0 (_1.ptx:6563) bra.uni $LDWendi__ZN5Graph12getFirstEdgeEj_202_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9368 (_1.ptx:6584) neg.s32 %r21, %r18;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x9378 (_1.ptx:6586) @%p7 bra $Lt_38_22274;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9568 (_1.ptx:6667) setp.ge.u32 %p10, %r25, %r14;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x93a0 (_1.ptx:6591) @%p8 bra $Lt_38_22274;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9568 (_1.ptx:6667) setp.ge.u32 %p10, %r25, %r14;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x93d0 (_1.ptx:6598) bra.uni $LDWendi__ZN5Graph14getDestinationEjj_202_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9568 (_1.ptx:6667) setp.ge.u32 %p10, %r25, %r14;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x93e0 (_1.ptx:6603) bra.uni $LDWendi__ZN5Graph14getDestinationEjj_202_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9568 (_1.ptx:6667) setp.ge.u32 %p10, %r25, %r14;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x93e8 (_1.ptx:6606) @!%p3 bra $Lt_38_19202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9558 (_1.ptx:6663) ld.u32 %r14, [%rd2+4];
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x9430 (_1.ptx:6616) @%p9 bra $Lt_38_19458;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x94c0 (_1.ptx:6640) st.local.u32 [__cuda___cuda__temp__valist_array_50_404592+24], %r28;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x9450 (_1.ptx:6621) bra.uni $LDWendi__ZN5Graph12getOutDegreeEj_202_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x94c0 (_1.ptx:6640) st.local.u32 [__cuda___cuda__temp__valist_array_50_404592+24], %r28;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x94f0 (_1.ptx:6646) bra.uni $Lt_38_18946;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9558 (_1.ptx:6663) ld.u32 %r14, [%rd2+4];
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x9570 (_1.ptx:6668) @%p10 bra $Lt_38_22786;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9638 (_1.ptx:6702) add.u32 %r11, %r11, 1;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x95b0 (_1.ptx:6676) @%p11 bra $Lt_38_22786;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9638 (_1.ptx:6702) add.u32 %r11, %r11, 1;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x95c8 (_1.ptx:6681) bra.uni $Lt_38_19970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9638 (_1.ptx:6702) add.u32 %r11, %r11, 1;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x95d8 (_1.ptx:6686) @%p12 bra $Lt_38_19970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9638 (_1.ptx:6702) add.u32 %r11, %r11, 1;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x9648 (_1.ptx:6704) @%p13 bra $Lt_38_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9650 (_1.ptx:6705) bra.uni $Lt_38_16642;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x9650 (_1.ptx:6705) bra.uni $Lt_38_16642;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9670 (_1.ptx:6713) mov.s32 %r37, %r12;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x9660 (_1.ptx:6708) bra.uni $Lt_38_16642;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9670 (_1.ptx:6713) mov.s32 %r37, %r12;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5Graph13computeLevelsEv
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5Graph13computeLevelsEv'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5Graph12findMaxLevelEv'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5Graph12findMaxLevelEv'...
GPGPU-Sim PTX: Finding dominators for '_ZN5Graph12findMaxLevelEv'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5Graph12findMaxLevelEv'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5Graph12findMaxLevelEv'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5Graph12findMaxLevelEv'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5Graph12findMaxLevelEv'...
GPGPU-Sim PTX: reconvergence points for _ZN5Graph12findMaxLevelEv...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x96b0 (_1.ptx:6731) @%p1 bra $Lt_39_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9760 (_1.ptx:6762) mov.s32 %r9, %r5;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x96f8 (_1.ptx:6743) @%p2 bra $Lt_39_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9728 (_1.ptx:6752) mov.s32 %r5, %r8;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x9708 (_1.ptx:6745) @%p3 bra $Lt_39_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9728 (_1.ptx:6752) mov.s32 %r5, %r8;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x9718 (_1.ptx:6747) bra.uni $L_39_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9728 (_1.ptx:6752) mov.s32 %r5, %r8;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x9748 (_1.ptx:6756) @%p4 bra $Lt_39_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9750 (_1.ptx:6757) bra.uni $Lt_39_3074;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x9750 (_1.ptx:6757) bra.uni $Lt_39_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9760 (_1.ptx:6762) mov.s32 %r9, %r5;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5Graph12findMaxLevelEv
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5Graph12findMaxLevelEv'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5Graph15computeDiameterEv'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5Graph15computeDiameterEv'...
GPGPU-Sim PTX: Finding dominators for '_ZN5Graph15computeDiameterEv'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5Graph15computeDiameterEv'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5Graph15computeDiameterEv'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5Graph15computeDiameterEv'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5Graph15computeDiameterEv'...
GPGPU-Sim PTX: reconvergence points for _ZN5Graph15computeDiameterEv...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x97a0 (_1.ptx:6780) @%p1 bra $Lt_40_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9850 (_1.ptx:6811) st.u32 [%rd2+96], %r5;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x97e8 (_1.ptx:6792) @%p2 bra $Lt_40_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9818 (_1.ptx:6801) mov.s32 %r5, %r8;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x97f8 (_1.ptx:6794) @%p3 bra $Lt_40_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9818 (_1.ptx:6801) mov.s32 %r5, %r8;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x9808 (_1.ptx:6796) bra.uni $L_40_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9818 (_1.ptx:6801) mov.s32 %r5, %r8;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x9838 (_1.ptx:6805) @%p4 bra $Lt_40_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9840 (_1.ptx:6806) bra.uni $Lt_40_3074;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x9840 (_1.ptx:6806) bra.uni $Lt_40_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9850 (_1.ptx:6811) st.u32 [%rd2+96], %r5;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5Graph15computeDiameterEv
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5Graph15computeDiameterEv'.
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_46_164672" from 0x80 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_48_404696" from 0x100 to 0x118
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma1_vprintf" from 0x118 to 0x120
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma2_vprintf" from 0x120 to 0x128
GPGPU-Sim PTX: instruction assembly for function '_ZN5Graph12computeInOutEv'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5Graph12computeInOutEv'...
GPGPU-Sim PTX: Finding dominators for '_ZN5Graph12computeInOutEv'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5Graph12computeInOutEv'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5Graph12computeInOutEv'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5Graph12computeInOutEv'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5Graph12computeInOutEv'...
GPGPU-Sim PTX: reconvergence points for _ZN5Graph12computeInOutEv...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x9888 (_1.ptx:6833) @!%p1 bra $Lt_41_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9ac0 (_1.ptx:6926) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x98b0 (_1.ptx:6840) @!%p2 bra $Lt_41_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9978 (_1.ptx:6871) ld.u64 %rd10, [%rd2+80];
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x98e0 (_1.ptx:6847) bra.uni $LDWendi__ZN5Graph12getOutDegreeEj_224_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9978 (_1.ptx:6871) ld.u64 %rd10, [%rd2+80];
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x9990 (_1.ptx:6874) @%p5 bra $Lt_41_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x99a0 (_1.ptx:6879) ld.u32 %r13, [%rd2+4];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x99b0 (_1.ptx:6881) @%p6 bra $Lt_41_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9a78 (_1.ptx:6912) ld.u64 %rd17, [%rd2+88];
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x99e0 (_1.ptx:6888) bra.uni $LDWendi__ZN5Graph11getInDegreeEj_224_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9a78 (_1.ptx:6912) ld.u64 %rd17, [%rd2+88];
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x9a90 (_1.ptx:6915) @%p7 bra $Lt_41_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9aa0 (_1.ptx:6920) add.u32 %r3, %r3, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x9ab8 (_1.ptx:6923) @%p2 bra $Lt_41_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9ac0 (_1.ptx:6926) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5Graph12computeInOutEv
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5Graph12computeInOutEv'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5Graph10initLevelsEv'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5Graph10initLevelsEv'...
GPGPU-Sim PTX: Finding dominators for '_ZN5Graph10initLevelsEv'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5Graph10initLevelsEv'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5Graph10initLevelsEv'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5Graph10initLevelsEv'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5Graph10initLevelsEv'...
GPGPU-Sim PTX: reconvergence points for _ZN5Graph10initLevelsEv...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x9b10 (_1.ptx:6946) @%p1 bra $Lt_42_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9b40 (_1.ptx:6955) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5Graph10initLevelsEv
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5Graph10initLevelsEv'.
GPGPU-Sim PTX: allocating global region for "__constant907" from 0x880 to 0x8c5 (global memory space)
GPGPU-Sim PTX: allocating global region for "__constant908" from 0x900 to 0x911 (global memory space)
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_60_164720" from 0x80 to 0x94
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma1_malloc" from 0x94 to 0x9c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudareta_malloc" from 0x9c to 0xa4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma1_vprintf" from 0xa4 to 0xac
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma2_vprintf" from 0xac to 0xb4
GPGPU-Sim PTX: instruction assembly for function '_ZN4ListC1Ej'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN4ListC1Ej'...
GPGPU-Sim PTX: Finding dominators for '_ZN4ListC1Ej'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN4ListC1Ej'...
GPGPU-Sim PTX: Finding postdominators for '_ZN4ListC1Ej'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN4ListC1Ej'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN4ListC1Ej'...
GPGPU-Sim PTX: reconvergence points for _ZN4ListC1Ej...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x9ba0 (_1.ptx:6987) @%p1 bra $Lt_43_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9c88 (_1.ptx:7023) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x9bf0 (_1.ptx:6998) @%p2 bra $Lt_43_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9c88 (_1.ptx:7023) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x9c78 (_1.ptx:7016) bra.uni $Lt_43_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9c88 (_1.ptx:7023) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN4ListC1Ej
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN4ListC1Ej'.
GPGPU-Sim PTX: instruction assembly for function '_ZN4List4initEPjjj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN4List4initEPjjj'...
GPGPU-Sim PTX: Finding dominators for '_ZN4List4initEPjjj'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN4List4initEPjjj'...
GPGPU-Sim PTX: Finding postdominators for '_ZN4List4initEPjjj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN4List4initEPjjj'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN4List4initEPjjj'...
GPGPU-Sim PTX: reconvergence points for _ZN4List4initEPjjj...
GPGPU-Sim PTX: ... end of reconvergence points for _ZN4List4initEPjjj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN4List4initEPjjj'.
GPGPU-Sim PTX: allocating global region for "__constant911" from 0x980 to 0x9b9 (global memory space)
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_62_164744" from 0x80 to 0x94
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma1_vprintf" from 0x94 to 0x9c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma2_vprintf" from 0x9c to 0xa4
GPGPU-Sim PTX: instruction assembly for function '_ZN4List4pushEj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN4List4pushEj'...
GPGPU-Sim PTX: Finding dominators for '_ZN4List4pushEj'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN4List4pushEj'...
GPGPU-Sim PTX: Finding postdominators for '_ZN4List4pushEj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN4List4pushEj'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN4List4pushEj'...
GPGPU-Sim PTX: reconvergence points for _ZN4List4pushEj...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x9d20 (_1.ptx:7067) @%p1 bra $Lt_45_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9e00 (_1.ptx:7101) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x9d38 (_1.ptx:7070) @%p2 bra $L_45_1538;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9e00 (_1.ptx:7101) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x9d70 (_1.ptx:7078) bra.uni $L_45_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9e00 (_1.ptx:7101) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN4List4pushEj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN4List4pushEj'.
GPGPU-Sim PTX: instruction assembly for function '_ZN4List7toArrayEv'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN4List7toArrayEv'...
GPGPU-Sim PTX: Finding dominators for '_ZN4List7toArrayEv'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN4List7toArrayEv'...
GPGPU-Sim PTX: Finding postdominators for '_ZN4List7toArrayEv'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN4List7toArrayEv'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN4List7toArrayEv'...
GPGPU-Sim PTX: reconvergence points for _ZN4List7toArrayEv...
GPGPU-Sim PTX: ... end of reconvergence points for _ZN4List7toArrayEv
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN4List7toArrayEv'.
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma1_free" from 0x8 to 0x10
GPGPU-Sim PTX: instruction assembly for function '_ZN4List5clearEv'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN4List5clearEv'...
GPGPU-Sim PTX: Finding dominators for '_ZN4List5clearEv'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN4List5clearEv'...
GPGPU-Sim PTX: Finding postdominators for '_ZN4List5clearEv'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN4List5clearEv'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN4List5clearEv'...
GPGPU-Sim PTX: reconvergence points for _ZN4List5clearEv...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x9e58 (_1.ptx:7131) @%p1 bra $Lt_47_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9e78 (_1.ptx:7137) mov.u32 %r1, 0;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN4List5clearEv
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN4List5clearEv'.
GPGPU-Sim PTX: instruction assembly for function '_ZN4List4sizeEv'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN4List4sizeEv'...
GPGPU-Sim PTX: Finding dominators for '_ZN4List4sizeEv'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN4List4sizeEv'...
GPGPU-Sim PTX: Finding postdominators for '_ZN4List4sizeEv'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN4List4sizeEv'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN4List4sizeEv'...
GPGPU-Sim PTX: reconvergence points for _ZN4List4sizeEv...
GPGPU-Sim PTX: ... end of reconvergence points for _ZN4List4sizeEv
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN4List4sizeEv'.
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_64_164768" from 0x80 to 0x94
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma1_malloc" from 0x94 to 0x9c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudareta_malloc" from 0x9c to 0xa4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma1_vprintf" from 0xa4 to 0xac
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma2_vprintf" from 0xac to 0xb4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma1_free" from 0xb4 to 0xbc
GPGPU-Sim PTX: instruction assembly for function '_ZN4List4uniqEPjj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN4List4uniqEPjj'...
GPGPU-Sim PTX: Finding dominators for '_ZN4List4uniqEPjj'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN4List4uniqEPjj'...
GPGPU-Sim PTX: Finding postdominators for '_ZN4List4uniqEPjj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN4List4uniqEPjj'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN4List4uniqEPjj'...
GPGPU-Sim PTX: reconvergence points for _ZN4List4uniqEPjj...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x9f08 (_1.ptx:7184) @%p1 bra $Lt_49_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa180 (_1.ptx:7285) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x9f10 (_1.ptx:7185) bra.uni $LBB19__ZN4List4uniqEPjj;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa180 (_1.ptx:7285) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x9f58 (_1.ptx:7196) @%p2 bra $Lt_49_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa180 (_1.ptx:7285) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x9fe0 (_1.ptx:7214) bra.uni $LBB19__ZN4List4uniqEPjj;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa180 (_1.ptx:7285) ret;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xa000 (_1.ptx:7220) @%p3 bra $Lt_49_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa0f0 (_1.ptx:7259) mov.u64 %rd20, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xa070 (_1.ptx:7237) @%p4 bra $Lt_49_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa0c0 (_1.ptx:7250) add.u32 %r18, %r18, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xa0a0 (_1.ptx:7243) @%p5 bra $Lt_49_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa0c0 (_1.ptx:7250) add.u32 %r18, %r18, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xa0d8 (_1.ptx:7253) @%p6 bra $Lt_49_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa0e0 (_1.ptx:7254) bra.uni $Lt_49_6146;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xa0e0 (_1.ptx:7254) bra.uni $Lt_49_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa0f0 (_1.ptx:7259) mov.u64 %rd20, 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xa100 (_1.ptx:7261) @%p7 bra $Lt_49_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa120 (_1.ptx:7268) mov.u32 %r22, 0;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN4List4uniqEPjj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN4List4uniqEPjj'.
GPGPU-Sim PTX: instruction assembly for function '_ZN14ComponentSpace16numberOfElementsEv'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN14ComponentSpace16numberOfElementsEv'...
GPGPU-Sim PTX: Finding dominators for '_ZN14ComponentSpace16numberOfElementsEv'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN14ComponentSpace16numberOfElementsEv'...
GPGPU-Sim PTX: Finding postdominators for '_ZN14ComponentSpace16numberOfElementsEv'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN14ComponentSpace16numberOfElementsEv'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN14ComponentSpace16numberOfElementsEv'...
GPGPU-Sim PTX: reconvergence points for _ZN14ComponentSpace16numberOfElementsEv...
GPGPU-Sim PTX: ... end of reconvergence points for _ZN14ComponentSpace16numberOfElementsEv
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN14ComponentSpace16numberOfElementsEv'.
GPGPU-Sim PTX: instruction assembly for function '_ZN14ComponentSpace18numberOfComponentsEv'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN14ComponentSpace18numberOfComponentsEv'...
GPGPU-Sim PTX: Finding dominators for '_ZN14ComponentSpace18numberOfComponentsEv'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN14ComponentSpace18numberOfComponentsEv'...
GPGPU-Sim PTX: Finding postdominators for '_ZN14ComponentSpace18numberOfComponentsEv'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN14ComponentSpace18numberOfComponentsEv'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN14ComponentSpace18numberOfComponentsEv'...
GPGPU-Sim PTX: reconvergence points for _ZN14ComponentSpace18numberOfComponentsEv...
GPGPU-Sim PTX: ... end of reconvergence points for _ZN14ComponentSpace18numberOfComponentsEv
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN14ComponentSpace18numberOfComponentsEv'.
GPGPU-Sim PTX: instruction assembly for function '_ZN14ComponentSpace6isBossEj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN14ComponentSpace6isBossEj'...
GPGPU-Sim PTX: Finding dominators for '_ZN14ComponentSpace6isBossEj'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN14ComponentSpace6isBossEj'...
GPGPU-Sim PTX: Finding postdominators for '_ZN14ComponentSpace6isBossEj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN14ComponentSpace6isBossEj'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN14ComponentSpace6isBossEj'...
GPGPU-Sim PTX: reconvergence points for _ZN14ComponentSpace6isBossEj...
GPGPU-Sim PTX: ... end of reconvergence points for _ZN14ComponentSpace6isBossEj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN14ComponentSpace6isBossEj'.
GPGPU-Sim PTX: instruction assembly for function '_ZN14ComponentSpace4findEjb'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN14ComponentSpace4findEjb'...
GPGPU-Sim PTX: Finding dominators for '_ZN14ComponentSpace4findEjb'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN14ComponentSpace4findEjb'...
GPGPU-Sim PTX: Finding postdominators for '_ZN14ComponentSpace4findEjb'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN14ComponentSpace4findEjb'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN14ComponentSpace4findEjb'...
GPGPU-Sim PTX: reconvergence points for _ZN14ComponentSpace4findEjb...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xa2b8 (_1.ptx:7364) @%p1 bra $Lt_53_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa318 (_1.ptx:7381) mov.u32 %r11, 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xa310 (_1.ptx:7379) @%p2 bra $Lt_53_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa318 (_1.ptx:7381) mov.u32 %r11, 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xa328 (_1.ptx:7383) @%p3 bra $Lt_53_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa338 (_1.ptx:7388) mov.s32 %r12, %r5;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN14ComponentSpace4findEjb
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN14ComponentSpace4findEjb'.
GPGPU-Sim PTX: instruction assembly for function '_ZN14ComponentSpace5unifyEjj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN14ComponentSpace5unifyEjj'...
GPGPU-Sim PTX: Finding dominators for '_ZN14ComponentSpace5unifyEjj'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN14ComponentSpace5unifyEjj'...
GPGPU-Sim PTX: Finding postdominators for '_ZN14ComponentSpace5unifyEjj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN14ComponentSpace5unifyEjj'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN14ComponentSpace5unifyEjj'...
GPGPU-Sim PTX: reconvergence points for _ZN14ComponentSpace5unifyEjj...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xa3b8 (_1.ptx:7417) @%p1 bra $Lt_54_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa418 (_1.ptx:7435) mov.s32 %r11, %r5;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xa410 (_1.ptx:7432) @%p2 bra $Lt_54_9986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa418 (_1.ptx:7435) mov.s32 %r11, %r5;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xa450 (_1.ptx:7444) @%p3 bra $Lt_54_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa4b0 (_1.ptx:7462) setp.ne.u32 %p5, %r11, %r5;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xa4a8 (_1.ptx:7459) @%p4 bra $Lt_54_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa4b0 (_1.ptx:7462) setp.ne.u32 %p5, %r11, %r5;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xa4b8 (_1.ptx:7463) @%p5 bra $Lt_54_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa5a8 (_1.ptx:7509) mov.s32 %r25, %r16;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xa4c8 (_1.ptx:7466) bra.uni $LBB15__ZN14ComponentSpace5unifyEjj;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa5a8 (_1.ptx:7509) mov.s32 %r25, %r16;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xa4e8 (_1.ptx:7473) @%p6 bra $Lt_54_12034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa500 (_1.ptx:7480) cvt.u64.u32 %rd16, %r18;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xa530 (_1.ptx:7486) @%p7 bra $Lt_54_12802;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa5a8 (_1.ptx:7509) mov.s32 %r25, %r16;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xa548 (_1.ptx:7492) bra.uni $Lt_54_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa380 (_1.ptx:7409) mov.s32 %r5, %r2;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN14ComponentSpace5unifyEjj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN14ComponentSpace5unifyEjj'.
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_69_24360" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma1_vprintf" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma2_vprintf" from 0x18 to 0x20
GPGPU-Sim PTX: instruction assembly for function '_ZN14ComponentSpace8print1x1Ev'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN14ComponentSpace8print1x1Ev'...
GPGPU-Sim PTX: Finding dominators for '_ZN14ComponentSpace8print1x1Ev'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN14ComponentSpace8print1x1Ev'...
GPGPU-Sim PTX: Finding postdominators for '_ZN14ComponentSpace8print1x1Ev'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN14ComponentSpace8print1x1Ev'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN14ComponentSpace8print1x1Ev'...
GPGPU-Sim PTX: reconvergence points for _ZN14ComponentSpace8print1x1Ev...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xa618 (_1.ptx:7537) @%p1 bra $Lt_55_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa6b0 (_1.ptx:7561) cvta.global.u64 %rd12, __constant924;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xa6a0 (_1.ptx:7557) @%p2 bra $Lt_55_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa6a8 (_1.ptx:7558) cvta.local.u64 %rd3, __cuda___cuda__temp__valist_array_69_24360;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN14ComponentSpace8print1x1Ev
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN14ComponentSpace8print1x1Ev'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_HIv82s"
Running: cat _ptx_HIv82s | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_k9EIke
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_k9EIke --output-file  /dev/null 2> _ptx_HIv82sinfo"
GPGPU-Sim PTX: Kernel '_Z7drefinePfS_PjS0_S0_PbS0_S1_S0_S0_S1_jjjS0_S0_S0_S0_PVjjS3_S3_' : regs=32, lmem=4, smem=0, cmem=296
GPGPU-Sim PTX: Kernel '_Z8countbadPbjPjjPVjS2_S0_' : regs=10, lmem=0, smem=1024, cmem=160
GPGPU-Sim PTX: Kernel '_Z14dfindneighborsPfS_PjS0_S0_jjjjj' : regs=17, lmem=0, smem=0, cmem=168
GPGPU-Sim PTX: Kernel '_Z7dverifyPfS_PjPbS1_jjS1_S0_' : regs=7, lmem=0, smem=0, cmem=168
GPGPU-Sim PTX: Kernel '_Z5dinitPfS_PjPbS0_S1_jj' : regs=21, lmem=0, smem=0, cmem=164
GPGPU-Sim PTX: Kernel '_Z7dinitcsjPjS_' : regs=8, lmem=0, smem=0, cmem=128
GPGPU-Sim PTX: Kernel '_Z8print1x114ComponentSpace' : regs=18, lmem=0, smem=0, cmem=136
GPGPU-Sim PTX: Kernel '_Z9dprint1x15Graph' : regs=27, lmem=0, smem=0, cmem=208
GPGPU-Sim PTX: Kernel '_Z11dinitlevels5Graph' : regs=6, lmem=0, smem=0, cmem=208
GPGPU-Sim PTX: Kernel '_Z14dcomputelevels5GraphPb' : regs=26, lmem=0, smem=0, cmem=216
GPGPU-Sim PTX: Kernel '_Z11dprintstats5Graph' : regs=24, lmem=0, smem=0, cmem=212
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_HIv82s _ptx2_k9EIke _ptx_HIv82sinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing '__constant882' ...  wrote 28 bytes
GPGPU-Sim PTX:     initializing '__constant884' ...  wrote 28 bytes
GPGPU-Sim PTX:     initializing '__constant885' ...  wrote 34 bytes
GPGPU-Sim PTX:     initializing '__constant886' ...  wrote 34 bytes
GPGPU-Sim PTX:     initializing '__constant887' ...  wrote 28 bytes
GPGPU-Sim PTX:     initializing '__constant894' ...  wrote 53 bytes
GPGPU-Sim PTX:     initializing '__constant895' ...  wrote 18 bytes
GPGPU-Sim PTX:     initializing '__constant898' ...  wrote 62 bytes
GPGPU-Sim PTX:     initializing '__constant900' ...  wrote 53 bytes
GPGPU-Sim PTX:     initializing '__constant903' ...  wrote 31 bytes
GPGPU-Sim PTX:     initializing '__constant888' ...  wrote 7 bytes
GPGPU-Sim PTX:     initializing '__constant892' ...  wrote 10 bytes
GPGPU-Sim PTX:     initializing '__constant893' ...  wrote 36 bytes
GPGPU-Sim PTX:     initializing '__constant924' ...  wrote 21 bytes
GPGPU-Sim PTX:     initializing '__constant925' ...  wrote 12 bytes
GPGPU-Sim PTX:     initializing '__constant907' ...  wrote 69 bytes
GPGPU-Sim PTX:     initializing '__constant908' ...  wrote 17 bytes
GPGPU-Sim PTX:     initializing '__constant911' ...  wrote 57 bytes
GPGPU-Sim PTX: finished loading globals (598 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z8countbadPbjPjjPVjS2_S0_ : hostFun 0x0x402a50, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z14dfindneighborsPfS_PjS0_S0_jjjjj : hostFun 0x0x402bb0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z7dverifyPfS_PjPbS1_jjS1_S0_ : hostFun 0x0x402cf0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z5dinitPfS_PjPbS0_S1_jj : hostFun 0x0x402e10, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z7dinitcsjPjS_ : hostFun 0x0x403cd0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z8print1x114ComponentSpace : hostFun 0x0x403a90, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z9dprint1x15Graph : hostFun 0x0x403a50, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11dinitlevels5Graph : hostFun 0x0x403a10, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z14dcomputelevels5GraphPb : hostFun 0x0x403ad0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11dprintstats5Graph : hostFun 0x0x4039d0, fat_cubin_handle = 1
Found 1 devices, using device 0 (GPGPU-Sim_vGPGPU-Sim Simulator Version 3.2.2 ), compute capability 2.0, cores 15*32.
reading graphs...
	1000003 nodes
	2000001 triangles.
optimizing.
finding neighbors:   0% complete.
GPGPU-Sim PTX: cudaLaunch for 0x0x402bb0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14dfindneighborsPfS_PjS0_S0_jjjjj' to stream 0, gridDim= (15,1,1) blockDim = (256,1,1) 
kernel '_Z14dfindneighborsPfS_PjS0_S0_jjjjj' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14dfindneighborsPfS_PjS0_S0_jjjjj'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14dfindneighborsPfS_PjS0_S0_jjjjj'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14dfindneighborsPfS_PjS0_S0_jjjjj'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14dfindneighborsPfS_PjS0_S0_jjjjj'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14dfindneighborsPfS_PjS0_S0_jjjjj'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14dfindneighborsPfS_PjS0_S0_jjjjj'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14dfindneighborsPfS_PjS0_S0_jjjjj'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14dfindneighborsPfS_PjS0_S0_jjjjj'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14dfindneighborsPfS_PjS0_S0_jjjjj'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14dfindneighborsPfS_PjS0_S0_jjjjj'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14dfindneighborsPfS_PjS0_S0_jjjjj'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14dfindneighborsPfS_PjS0_S0_jjjjj'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14dfindneighborsPfS_PjS0_S0_jjjjj'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14dfindneighborsPfS_PjS0_S0_jjjjj'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14dfindneighborsPfS_PjS0_S0_jjjjj'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 11520 (ipc=23.0) sim_rate=1047 (inst/sec) elapsed = 0:0:00:11 / Tue Mar 22 12:46:23 2016
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(4,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 143066 (ipc=71.5) sim_rate=11005 (inst/sec) elapsed = 0:0:00:13 / Tue Mar 22 12:46:25 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(5,0,0) tid=(149,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(10,0,0) tid=(77,0,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(10,0,0) tid=(34,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(10,0,0) tid=(195,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(12,0,0) tid=(188,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(6,0,0) tid=(128,0,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 716892 (ipc=179.2) sim_rate=51206 (inst/sec) elapsed = 0:0:00:14 / Tue Mar 22 12:46:26 2016
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(8,0,0) tid=(201,0,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(2,0,0) tid=(98,0,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(10,0,0) tid=(48,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(14,0,0) tid=(25,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(9,0,0) tid=(246,0,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(9,0,0) tid=(176,0,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(2,0,0) tid=(215,0,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(6,0,0) tid=(104,0,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(13,0,0) tid=(203,0,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 1504091 (ipc=273.5) sim_rate=100272 (inst/sec) elapsed = 0:0:00:15 / Tue Mar 22 12:46:27 2016
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(13,0,0) tid=(153,0,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(0,0,0) tid=(113,0,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(14,0,0) tid=(84,0,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(10,0,0) tid=(144,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(8,0,0) tid=(173,0,0)
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 2038502 (ipc=313.6) sim_rate=127406 (inst/sec) elapsed = 0:0:00:16 / Tue Mar 22 12:46:28 2016
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(13,0,0) tid=(27,0,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(12,0,0) tid=(142,0,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(9,0,0) tid=(81,0,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(10,0,0) tid=(16,0,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(14,0,0) tid=(248,0,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(9,0,0) tid=(8,0,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(4,0,0) tid=(24,0,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(3,0,0) tid=(234,0,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(13,0,0) tid=(202,0,0)
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 2862201 (ipc=357.8) sim_rate=168364 (inst/sec) elapsed = 0:0:00:17 / Tue Mar 22 12:46:29 2016
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(13,0,0) tid=(57,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(1,0,0) tid=(29,0,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(2,0,0) tid=(133,0,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(13,0,0) tid=(6,0,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(0,0,0) tid=(253,0,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(6,0,0) tid=(66,0,0)
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 3408920 (ipc=378.8) sim_rate=189384 (inst/sec) elapsed = 0:0:00:18 / Tue Mar 22 12:46:30 2016
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(4,0,0) tid=(178,0,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(3,0,0) tid=(154,0,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(14,0,0) tid=(2,0,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(0,0,0) tid=(38,0,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(0,0,0) tid=(230,0,0)
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 3955869 (ipc=395.6) sim_rate=208203 (inst/sec) elapsed = 0:0:00:19 / Tue Mar 22 12:46:31 2016
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(6,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(4,0,0) tid=(108,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(8,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 10500  inst.: 4222343 (ipc=402.1) sim_rate=211117 (inst/sec) elapsed = 0:0:00:20 / Tue Mar 22 12:46:32 2016
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(4,0,0) tid=(48,0,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(6,0,0) tid=(184,0,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(4,0,0) tid=(121,0,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(7,0,0) tid=(26,0,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(9,0,0) tid=(244,0,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(4,0,0) tid=(119,0,0)
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 4775513 (ipc=415.3) sim_rate=227405 (inst/sec) elapsed = 0:0:00:21 / Tue Mar 22 12:46:33 2016
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(1,0,0) tid=(12,0,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(8,0,0) tid=(253,0,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(1,0,0) tid=(212,0,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(10,0,0) tid=(242,0,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(0,0,0) tid=(64,0,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(0,0,0) tid=(128,0,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(10,0,0) tid=(18,0,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(3,0,0) tid=(140,0,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(7,0,0) tid=(139,0,0)
GPGPU-Sim uArch: cycles simulated: 13000  inst.: 5597002 (ipc=430.5) sim_rate=254409 (inst/sec) elapsed = 0:0:00:22 / Tue Mar 22 12:46:34 2016
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(4,0,0) tid=(111,0,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(4,0,0) tid=(139,0,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(9,0,0) tid=(103,0,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(3,0,0) tid=(189,0,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(7,0,0) tid=(228,0,0)
GPGPU-Sim uArch: cycles simulated: 14000  inst.: 6139120 (ipc=438.5) sim_rate=266918 (inst/sec) elapsed = 0:0:00:23 / Tue Mar 22 12:46:35 2016
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(2,0,0) tid=(248,0,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(0,0,0) tid=(59,0,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(10,0,0) tid=(238,0,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(0,0,0) tid=(33,0,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(6,0,0) tid=(231,0,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(0,0,0) tid=(17,0,0)
GPGPU-Sim uArch: cycles simulated: 15000  inst.: 6675399 (ipc=445.0) sim_rate=278141 (inst/sec) elapsed = 0:0:00:24 / Tue Mar 22 12:46:36 2016
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(5,0,0) tid=(180,0,0)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(7,0,0) tid=(51,0,0)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(14,0,0) tid=(251,0,0)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(10,0,0) tid=(14,0,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(7,0,0) tid=(42,0,0)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(12,0,0) tid=(52,0,0)
GPGPU-Sim uArch: cycles simulated: 16000  inst.: 7219354 (ipc=451.2) sim_rate=288774 (inst/sec) elapsed = 0:0:00:25 / Tue Mar 22 12:46:37 2016
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(4,0,0) tid=(208,0,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(12,0,0) tid=(229,0,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(11,0,0) tid=(111,0,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(10,0,0) tid=(252,0,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(2,0,0) tid=(140,0,0)
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(7,0,0) tid=(154,0,0)
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 7763363 (ipc=456.7) sim_rate=298590 (inst/sec) elapsed = 0:0:00:26 / Tue Mar 22 12:46:38 2016
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(0,0,0) tid=(105,0,0)
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(7,0,0) tid=(64,0,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(7,0,0) tid=(128,0,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(6,0,0) tid=(155,0,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(9,0,0) tid=(69,0,0)
GPGPU-Sim uArch: cycles simulated: 18000  inst.: 8315771 (ipc=462.0) sim_rate=307991 (inst/sec) elapsed = 0:0:00:27 / Tue Mar 22 12:46:39 2016
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(5,0,0) tid=(116,0,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(3,0,0) tid=(52,0,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(12,0,0) tid=(85,0,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(6,0,0) tid=(240,0,0)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(9,0,0) tid=(104,0,0)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(4,0,0) tid=(201,0,0)
GPGPU-Sim uArch: cycles simulated: 19000  inst.: 8862883 (ipc=466.5) sim_rate=316531 (inst/sec) elapsed = 0:0:00:28 / Tue Mar 22 12:46:40 2016
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(3,0,0) tid=(74,0,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(10,0,0) tid=(128,0,0)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(7,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(7,0,0) tid=(146,0,0)
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(0,0,0) tid=(61,0,0)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(13,0,0) tid=(253,0,0)
GPGPU-Sim uArch: cycles simulated: 20000  inst.: 9405991 (ipc=470.3) sim_rate=324344 (inst/sec) elapsed = 0:0:00:29 / Tue Mar 22 12:46:41 2016
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(8,0,0) tid=(213,0,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(4,0,0) tid=(151,0,0)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(4,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(14,0,0) tid=(91,0,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(8,0,0) tid=(211,0,0)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(14,0,0) tid=(96,0,0)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(7,0,0) tid=(197,0,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(2,0,0) tid=(58,0,0)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(3,0,0) tid=(97,0,0)
GPGPU-Sim uArch: cycles simulated: 21500  inst.: 10221232 (ipc=475.4) sim_rate=340707 (inst/sec) elapsed = 0:0:00:30 / Tue Mar 22 12:46:42 2016
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(9,0,0) tid=(166,0,0)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(11,0,0) tid=(170,0,0)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(10,0,0) tid=(38,0,0)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(10,0,0) tid=(32,0,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(0,0,0) tid=(203,0,0)
GPGPU-Sim uArch: cycles simulated: 22500  inst.: 10767615 (ipc=478.6) sim_rate=347342 (inst/sec) elapsed = 0:0:00:31 / Tue Mar 22 12:46:43 2016
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(14,0,0) tid=(251,0,0)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(2,0,0) tid=(168,0,0)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(8,0,0) tid=(108,0,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(8,0,0) tid=(120,0,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(11,0,0) tid=(250,0,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(10,0,0) tid=(130,0,0)
GPGPU-Sim uArch: cycles simulated: 23500  inst.: 11315495 (ipc=481.5) sim_rate=353609 (inst/sec) elapsed = 0:0:00:32 / Tue Mar 22 12:46:44 2016
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(1,0,0) tid=(115,0,0)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(0,0,0) tid=(248,0,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(12,0,0) tid=(234,0,0)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(8,0,0) tid=(155,0,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(5,0,0) tid=(74,0,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(10,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 24500  inst.: 11863526 (ipc=484.2) sim_rate=359500 (inst/sec) elapsed = 0:0:00:33 / Tue Mar 22 12:46:45 2016
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(6,0,0) tid=(171,0,0)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(7,0,0) tid=(207,0,0)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(4,0,0) tid=(88,0,0)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(12,0,0) tid=(72,0,0)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(12,0,0) tid=(86,0,0)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(0,0,0) tid=(138,0,0)
GPGPU-Sim uArch: cycles simulated: 25500  inst.: 12405033 (ipc=486.5) sim_rate=364853 (inst/sec) elapsed = 0:0:00:34 / Tue Mar 22 12:46:46 2016
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(12,0,0) tid=(112,0,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(10,0,0) tid=(2,0,0)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(9,0,0) tid=(151,0,0)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(11,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(10,0,0) tid=(190,0,0)
GPGPU-Sim uArch: cycles simulated: 26500  inst.: 12938308 (ipc=488.2) sim_rate=369665 (inst/sec) elapsed = 0:0:00:35 / Tue Mar 22 12:46:47 2016
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(7,0,0) tid=(57,0,0)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(5,0,0) tid=(156,0,0)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(9,0,0) tid=(186,0,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(2,0,0) tid=(188,0,0)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(12,0,0) tid=(46,0,0)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(3,0,0) tid=(232,0,0)
GPGPU-Sim uArch: cycles simulated: 27500  inst.: 13487643 (ipc=490.5) sim_rate=374656 (inst/sec) elapsed = 0:0:00:36 / Tue Mar 22 12:46:48 2016
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(14,0,0) tid=(142,0,0)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(4,0,0) tid=(245,0,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(4,0,0) tid=(248,0,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(6,0,0) tid=(33,0,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(14,0,0) tid=(238,0,0)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(1,0,0) tid=(29,0,0)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(2,0,0) tid=(4,0,0)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(8,0,0) tid=(169,0,0)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(1,0,0) tid=(78,0,0)
GPGPU-Sim uArch: cycles simulated: 29000  inst.: 14300490 (ipc=493.1) sim_rate=386499 (inst/sec) elapsed = 0:0:00:37 / Tue Mar 22 12:46:49 2016
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(7,0,0) tid=(78,0,0)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(5,0,0) tid=(46,0,0)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(10,0,0) tid=(132,0,0)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(5,0,0) tid=(204,0,0)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(9,0,0) tid=(189,0,0)
GPGPU-Sim uArch: cycles simulated: 30000  inst.: 14847185 (ipc=494.9) sim_rate=390715 (inst/sec) elapsed = 0:0:00:38 / Tue Mar 22 12:46:50 2016
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(0,0,0) tid=(193,0,0)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(0,0,0) tid=(134,0,0)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(11,0,0) tid=(77,0,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(13,0,0) tid=(215,0,0)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(10,0,0) tid=(188,0,0)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(9,0,0) tid=(75,0,0)
GPGPU-Sim uArch: cycles simulated: 31000  inst.: 15396367 (ipc=496.7) sim_rate=394778 (inst/sec) elapsed = 0:0:00:39 / Tue Mar 22 12:46:51 2016
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(5,0,0) tid=(94,0,0)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(11,0,0) tid=(202,0,0)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(0,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(0,0,0) tid=(244,0,0)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(3,0,0) tid=(22,0,0)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(7,0,0) tid=(32,0,0)
GPGPU-Sim uArch: cycles simulated: 32000  inst.: 15949266 (ipc=498.4) sim_rate=398731 (inst/sec) elapsed = 0:0:00:40 / Tue Mar 22 12:46:52 2016
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(9,0,0) tid=(14,0,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(7,0,0) tid=(222,0,0)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(0,0,0) tid=(89,0,0)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(5,0,0) tid=(226,0,0)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(10,0,0) tid=(12,0,0)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(12,0,0) tid=(240,0,0)
GPGPU-Sim uArch: cycles simulated: 33000  inst.: 16501105 (ipc=500.0) sim_rate=402465 (inst/sec) elapsed = 0:0:00:41 / Tue Mar 22 12:46:53 2016
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(7,0,0) tid=(22,0,0)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(10,0,0) tid=(155,0,0)
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(0,0,0) tid=(192,0,0)
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(1,0,0) tid=(68,0,0)
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(5,0,0) tid=(47,0,0)
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(8,0,0) tid=(86,0,0)
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(1,0,0) tid=(90,0,0)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(4,0,0) tid=(103,0,0)
GPGPU-Sim uArch: cycles simulated: 34500  inst.: 17307590 (ipc=501.7) sim_rate=412085 (inst/sec) elapsed = 0:0:00:42 / Tue Mar 22 12:46:54 2016
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(12,0,0) tid=(119,0,0)
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(12,0,0) tid=(163,0,0)
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(13,0,0) tid=(27,0,0)
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(7,0,0) tid=(26,0,0)
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(14,0,0) tid=(14,0,0)
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(7,0,0) tid=(104,0,0)
GPGPU-Sim uArch: cycles simulated: 35500  inst.: 17857010 (ipc=503.0) sim_rate=415279 (inst/sec) elapsed = 0:0:00:43 / Tue Mar 22 12:46:55 2016
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(14,0,0) tid=(152,0,0)
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(5,0,0) tid=(216,0,0)
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(11,0,0) tid=(239,0,0)
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(0,0,0) tid=(165,0,0)
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(9,0,0) tid=(160,0,0)
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(1,0,0) tid=(185,0,0)
GPGPU-Sim uArch: cycles simulated: 36500  inst.: 18406522 (ipc=504.3) sim_rate=418330 (inst/sec) elapsed = 0:0:00:44 / Tue Mar 22 12:46:56 2016
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(4,0,0) tid=(115,0,0)
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(8,0,0) tid=(107,0,0)
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(11,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(3,0,0) tid=(19,0,0)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(5,0,0) tid=(108,0,0)
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(6,0,0) tid=(212,0,0)
GPGPU-Sim uArch: cycles simulated: 37500  inst.: 18954372 (ipc=505.4) sim_rate=421208 (inst/sec) elapsed = 0:0:00:45 / Tue Mar 22 12:46:57 2016
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(4,0,0) tid=(78,0,0)
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(10,0,0) tid=(216,0,0)
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(13,0,0) tid=(126,0,0)
