Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Sep 19 16:00:32 2023
| Host         : The_Ghost_TWO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Lab_1_adderSub_wrapper_timing_summary_routed.rpt -pb Lab_1_adderSub_wrapper_timing_summary_routed.pb -rpx Lab_1_adderSub_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab_1_adderSub_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.429        0.000                      0                 1401        0.048        0.000                      0                 1401        4.020        0.000                       0                   682  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.429        0.000                      0                 1401        0.048        0.000                      0                 1401        4.020        0.000                       0                   682  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.429ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.429ns  (required time - arrival time)
  Source:                 Lab_1_adderSub_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/srlopt_ff/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.369ns  (logic 2.482ns (26.492%)  route 6.887ns (73.508%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT6=12)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_1_adderSub_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_1_adderSub_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_1_adderSub_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=682, routed)         1.695     2.989    Lab_1_adderSub_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X26Y95         FDRE                                         r  Lab_1_adderSub_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y95         FDRE (Prop_fdre_C_Q)         0.518     3.507 r  Lab_1_adderSub_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][4]/Q
                         net (fo=5, routed)           0.763     4.270    Lab_1_adderSub_i/Full_Adder_Subtracto_0/B[4]
    SLICE_X28Y95         LUT3 (Prop_lut3_I0_O)        0.150     4.420 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[12]_INST_0_i_8/O
                         net (fo=1, routed)           0.808     5.228    Lab_1_adderSub_i/Full_Adder_Subtracto_0/U0/F_rest[4].F/w__0
    SLICE_X28Y96         LUT6 (Prop_lut6_I0_O)        0.326     5.554 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[12]_INST_0_i_5/O
                         net (fo=1, routed)           0.159     5.713    Lab_1_adderSub_i/Full_Adder_Subtracto_0/Cout0__3
    SLICE_X28Y96         LUT6 (Prop_lut6_I1_O)        0.124     5.837 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[12]_INST_0_i_3/O
                         net (fo=2, routed)           0.427     6.264    Lab_1_adderSub_i/Full_Adder_Subtracto_0/U0/carry_6
    SLICE_X28Y96         LUT6 (Prop_lut6_I5_O)        0.124     6.388 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[17]_INST_0_i_5/O
                         net (fo=1, routed)           0.495     6.883    Lab_1_adderSub_i/Full_Adder_Subtracto_0/Cout0__8
    SLICE_X29Y96         LUT6 (Prop_lut6_I1_O)        0.124     7.007 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[17]_INST_0_i_3/O
                         net (fo=2, routed)           0.412     7.419    Lab_1_adderSub_i/Full_Adder_Subtracto_0/U0/carry_11
    SLICE_X29Y97         LUT6 (Prop_lut6_I5_O)        0.124     7.543 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[22]_INST_0_i_5/O
                         net (fo=1, routed)           0.343     7.886    Lab_1_adderSub_i/Full_Adder_Subtracto_0/Cout0__13
    SLICE_X29Y98         LUT6 (Prop_lut6_I1_O)        0.124     8.010 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[22]_INST_0_i_3/O
                         net (fo=2, routed)           0.314     8.324    Lab_1_adderSub_i/Full_Adder_Subtracto_0/U0/carry_16
    SLICE_X28Y99         LUT6 (Prop_lut6_I5_O)        0.124     8.448 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[27]_INST_0_i_5/O
                         net (fo=1, routed)           0.280     8.728    Lab_1_adderSub_i/Full_Adder_Subtracto_0/Cout0__18
    SLICE_X28Y99         LUT6 (Prop_lut6_I1_O)        0.124     8.852 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[27]_INST_0_i_3/O
                         net (fo=2, routed)           0.593     9.445    Lab_1_adderSub_i/Full_Adder_Subtracto_0/U0/carry_21
    SLICE_X28Y100        LUT6 (Prop_lut6_I0_O)        0.124     9.569 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[27]_INST_0_i_2/O
                         net (fo=1, routed)           0.443    10.012    Lab_1_adderSub_i/Full_Adder_Subtracto_0/U0/carry_23
    SLICE_X27Y101        LUT6 (Prop_lut6_I0_O)        0.124    10.136 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[27]_INST_0_i_1/O
                         net (fo=2, routed)           0.313    10.449    Lab_1_adderSub_i/Full_Adder_Subtracto_0/U0/carry_25
    SLICE_X28Y101        LUT6 (Prop_lut6_I0_O)        0.124    10.573 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[30]_INST_0_i_2/O
                         net (fo=3, routed)           0.485    11.058    Lab_1_adderSub_i/Full_Adder_Subtracto_0/U0/carry_27
    SLICE_X30Y101        LUT6 (Prop_lut6_I2_O)        0.124    11.182 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[29]_INST_0/O
                         net (fo=1, routed)           0.404    11.586    Lab_1_adderSub_i/axi_regmap_0/U0/REG0_IN[29]
    SLICE_X31Y100        LUT2 (Prop_lut2_I0_O)        0.124    11.710 r  Lab_1_adderSub_i/axi_regmap_0/U0/S_AXI_RDATA[29]_INST_0/O
                         net (fo=1, routed)           0.648    12.358    Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[29]
    SLICE_X31Y100        FDRE                                         r  Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/srlopt_ff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_1_adderSub_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab_1_adderSub_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab_1_adderSub_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=682, routed)         1.700    12.879    Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X31Y100        FDRE                                         r  Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/srlopt_ff/C
                         clock pessimism              0.129    13.008    
                         clock uncertainty           -0.154    12.854    
    SLICE_X31Y100        FDRE (Setup_fdre_C_D)       -0.067    12.787    Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/srlopt_ff
  -------------------------------------------------------------------
                         required time                         12.787    
                         arrival time                         -12.358    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.729ns  (required time - arrival time)
  Source:                 Lab_1_adderSub_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.092ns  (logic 2.482ns (27.300%)  route 6.610ns (72.700%))
  Logic Levels:           14  (LUT3=1 LUT5=1 LUT6=12)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_1_adderSub_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_1_adderSub_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_1_adderSub_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=682, routed)         1.695     2.989    Lab_1_adderSub_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X26Y95         FDRE                                         r  Lab_1_adderSub_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y95         FDRE (Prop_fdre_C_Q)         0.518     3.507 r  Lab_1_adderSub_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][4]/Q
                         net (fo=5, routed)           0.763     4.270    Lab_1_adderSub_i/Full_Adder_Subtracto_0/B[4]
    SLICE_X28Y95         LUT3 (Prop_lut3_I0_O)        0.150     4.420 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[12]_INST_0_i_8/O
                         net (fo=1, routed)           0.808     5.228    Lab_1_adderSub_i/Full_Adder_Subtracto_0/U0/F_rest[4].F/w__0
    SLICE_X28Y96         LUT6 (Prop_lut6_I0_O)        0.326     5.554 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[12]_INST_0_i_5/O
                         net (fo=1, routed)           0.159     5.713    Lab_1_adderSub_i/Full_Adder_Subtracto_0/Cout0__3
    SLICE_X28Y96         LUT6 (Prop_lut6_I1_O)        0.124     5.837 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[12]_INST_0_i_3/O
                         net (fo=2, routed)           0.427     6.264    Lab_1_adderSub_i/Full_Adder_Subtracto_0/U0/carry_6
    SLICE_X28Y96         LUT6 (Prop_lut6_I5_O)        0.124     6.388 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[17]_INST_0_i_5/O
                         net (fo=1, routed)           0.495     6.883    Lab_1_adderSub_i/Full_Adder_Subtracto_0/Cout0__8
    SLICE_X29Y96         LUT6 (Prop_lut6_I1_O)        0.124     7.007 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[17]_INST_0_i_3/O
                         net (fo=2, routed)           0.412     7.419    Lab_1_adderSub_i/Full_Adder_Subtracto_0/U0/carry_11
    SLICE_X29Y97         LUT6 (Prop_lut6_I5_O)        0.124     7.543 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[22]_INST_0_i_5/O
                         net (fo=1, routed)           0.343     7.886    Lab_1_adderSub_i/Full_Adder_Subtracto_0/Cout0__13
    SLICE_X29Y98         LUT6 (Prop_lut6_I1_O)        0.124     8.010 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[22]_INST_0_i_3/O
                         net (fo=2, routed)           0.314     8.324    Lab_1_adderSub_i/Full_Adder_Subtracto_0/U0/carry_16
    SLICE_X28Y99         LUT6 (Prop_lut6_I5_O)        0.124     8.448 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[27]_INST_0_i_5/O
                         net (fo=1, routed)           0.280     8.728    Lab_1_adderSub_i/Full_Adder_Subtracto_0/Cout0__18
    SLICE_X28Y99         LUT6 (Prop_lut6_I1_O)        0.124     8.852 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[27]_INST_0_i_3/O
                         net (fo=2, routed)           0.596     9.448    Lab_1_adderSub_i/Full_Adder_Subtracto_0/U0/carry_21
    SLICE_X28Y100        LUT6 (Prop_lut6_I5_O)        0.124     9.572 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[31]_INST_0_i_7/O
                         net (fo=1, routed)           0.302     9.875    Lab_1_adderSub_i/Full_Adder_Subtracto_0/Cout0__23
    SLICE_X28Y101        LUT6 (Prop_lut6_I1_O)        0.124     9.999 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[31]_INST_0_i_5/O
                         net (fo=2, routed)           0.310    10.309    Lab_1_adderSub_i/Full_Adder_Subtracto_0/U0/carry_26
    SLICE_X28Y102        LUT6 (Prop_lut6_I5_O)        0.124    10.433 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/Cout_INST_0_i_2/O
                         net (fo=1, routed)           0.480    10.913    Lab_1_adderSub_i/Full_Adder_Subtracto_0/Cout0__28
    SLICE_X29Y102        LUT6 (Prop_lut6_I1_O)        0.124    11.037 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/Cout_INST_0/O
                         net (fo=1, routed)           0.445    11.482    Lab_1_adderSub_i/axi_regmap_0/U0/REG2_IN[0]
    SLICE_X29Y100        LUT5 (Prop_lut5_I0_O)        0.124    11.606 r  Lab_1_adderSub_i/axi_regmap_0/U0/S_AXI_RDATA[0]_INST_0/O
                         net (fo=1, routed)           0.474    12.081    Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[0]
    SLICE_X30Y100        SRLC32E                                      r  Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_1_adderSub_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab_1_adderSub_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab_1_adderSub_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=682, routed)         1.700    12.879    Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y100        SRLC32E                                      r  Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism              0.129    13.008    
                         clock uncertainty           -0.154    12.854    
    SLICE_X30Y100        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.044    12.810    Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         12.810    
                         arrival time                         -12.081    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.827ns  (required time - arrival time)
  Source:                 Lab_1_adderSub_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/srlopt_ff_1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.749ns  (logic 2.507ns (28.653%)  route 6.242ns (71.347%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT6=12)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_1_adderSub_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_1_adderSub_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_1_adderSub_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=682, routed)         1.695     2.989    Lab_1_adderSub_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X26Y95         FDRE                                         r  Lab_1_adderSub_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y95         FDRE (Prop_fdre_C_Q)         0.518     3.507 r  Lab_1_adderSub_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][4]/Q
                         net (fo=5, routed)           0.763     4.270    Lab_1_adderSub_i/Full_Adder_Subtracto_0/B[4]
    SLICE_X28Y95         LUT3 (Prop_lut3_I0_O)        0.150     4.420 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[12]_INST_0_i_8/O
                         net (fo=1, routed)           0.808     5.228    Lab_1_adderSub_i/Full_Adder_Subtracto_0/U0/F_rest[4].F/w__0
    SLICE_X28Y96         LUT6 (Prop_lut6_I0_O)        0.326     5.554 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[12]_INST_0_i_5/O
                         net (fo=1, routed)           0.159     5.713    Lab_1_adderSub_i/Full_Adder_Subtracto_0/Cout0__3
    SLICE_X28Y96         LUT6 (Prop_lut6_I1_O)        0.124     5.837 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[12]_INST_0_i_3/O
                         net (fo=2, routed)           0.427     6.264    Lab_1_adderSub_i/Full_Adder_Subtracto_0/U0/carry_6
    SLICE_X28Y96         LUT6 (Prop_lut6_I5_O)        0.124     6.388 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[17]_INST_0_i_5/O
                         net (fo=1, routed)           0.495     6.883    Lab_1_adderSub_i/Full_Adder_Subtracto_0/Cout0__8
    SLICE_X29Y96         LUT6 (Prop_lut6_I1_O)        0.124     7.007 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[17]_INST_0_i_3/O
                         net (fo=2, routed)           0.412     7.419    Lab_1_adderSub_i/Full_Adder_Subtracto_0/U0/carry_11
    SLICE_X29Y97         LUT6 (Prop_lut6_I5_O)        0.124     7.543 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[22]_INST_0_i_5/O
                         net (fo=1, routed)           0.343     7.886    Lab_1_adderSub_i/Full_Adder_Subtracto_0/Cout0__13
    SLICE_X29Y98         LUT6 (Prop_lut6_I1_O)        0.124     8.010 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[22]_INST_0_i_3/O
                         net (fo=2, routed)           0.314     8.324    Lab_1_adderSub_i/Full_Adder_Subtracto_0/U0/carry_16
    SLICE_X28Y99         LUT6 (Prop_lut6_I5_O)        0.124     8.448 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[27]_INST_0_i_5/O
                         net (fo=1, routed)           0.280     8.728    Lab_1_adderSub_i/Full_Adder_Subtracto_0/Cout0__18
    SLICE_X28Y99         LUT6 (Prop_lut6_I1_O)        0.124     8.852 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[27]_INST_0_i_3/O
                         net (fo=2, routed)           0.596     9.448    Lab_1_adderSub_i/Full_Adder_Subtracto_0/U0/carry_21
    SLICE_X28Y100        LUT6 (Prop_lut6_I5_O)        0.124     9.572 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[31]_INST_0_i_7/O
                         net (fo=1, routed)           0.302     9.875    Lab_1_adderSub_i/Full_Adder_Subtracto_0/Cout0__23
    SLICE_X28Y101        LUT6 (Prop_lut6_I1_O)        0.124     9.999 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[31]_INST_0_i_5/O
                         net (fo=2, routed)           0.292    10.290    Lab_1_adderSub_i/Full_Adder_Subtracto_0/U0/carry_26
    SLICE_X28Y101        LUT6 (Prop_lut6_I0_O)        0.124    10.414 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[31]_INST_0_i_3/O
                         net (fo=1, routed)           0.283    10.698    Lab_1_adderSub_i/Full_Adder_Subtracto_0/U0/carry_28
    SLICE_X31Y101        LUT6 (Prop_lut6_I4_O)        0.124    10.822 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[31]_INST_0/O
                         net (fo=1, routed)           0.433    11.255    Lab_1_adderSub_i/axi_regmap_0/U0/REG0_IN[31]
    SLICE_X31Y101        LUT2 (Prop_lut2_I0_O)        0.149    11.404 r  Lab_1_adderSub_i/axi_regmap_0/U0/S_AXI_RDATA[31]_INST_0/O
                         net (fo=1, routed)           0.334    11.738    Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X31Y100        FDRE                                         r  Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/srlopt_ff_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_1_adderSub_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab_1_adderSub_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab_1_adderSub_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=682, routed)         1.700    12.879    Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X31Y100        FDRE                                         r  Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/srlopt_ff_1/C
                         clock pessimism              0.129    13.008    
                         clock uncertainty           -0.154    12.854    
    SLICE_X31Y100        FDRE (Setup_fdre_C_D)       -0.289    12.565    Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/srlopt_ff_1
  -------------------------------------------------------------------
                         required time                         12.565    
                         arrival time                         -11.738    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.874ns  (required time - arrival time)
  Source:                 Lab_1_adderSub_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/srlopt_ff_2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.930ns  (logic 2.482ns (27.794%)  route 6.448ns (72.205%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT6=12)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_1_adderSub_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_1_adderSub_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_1_adderSub_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=682, routed)         1.695     2.989    Lab_1_adderSub_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X26Y95         FDRE                                         r  Lab_1_adderSub_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y95         FDRE (Prop_fdre_C_Q)         0.518     3.507 r  Lab_1_adderSub_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][4]/Q
                         net (fo=5, routed)           0.763     4.270    Lab_1_adderSub_i/Full_Adder_Subtracto_0/B[4]
    SLICE_X28Y95         LUT3 (Prop_lut3_I0_O)        0.150     4.420 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[12]_INST_0_i_8/O
                         net (fo=1, routed)           0.808     5.228    Lab_1_adderSub_i/Full_Adder_Subtracto_0/U0/F_rest[4].F/w__0
    SLICE_X28Y96         LUT6 (Prop_lut6_I0_O)        0.326     5.554 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[12]_INST_0_i_5/O
                         net (fo=1, routed)           0.159     5.713    Lab_1_adderSub_i/Full_Adder_Subtracto_0/Cout0__3
    SLICE_X28Y96         LUT6 (Prop_lut6_I1_O)        0.124     5.837 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[12]_INST_0_i_3/O
                         net (fo=2, routed)           0.427     6.264    Lab_1_adderSub_i/Full_Adder_Subtracto_0/U0/carry_6
    SLICE_X28Y96         LUT6 (Prop_lut6_I5_O)        0.124     6.388 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[17]_INST_0_i_5/O
                         net (fo=1, routed)           0.495     6.883    Lab_1_adderSub_i/Full_Adder_Subtracto_0/Cout0__8
    SLICE_X29Y96         LUT6 (Prop_lut6_I1_O)        0.124     7.007 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[17]_INST_0_i_3/O
                         net (fo=2, routed)           0.412     7.419    Lab_1_adderSub_i/Full_Adder_Subtracto_0/U0/carry_11
    SLICE_X29Y97         LUT6 (Prop_lut6_I5_O)        0.124     7.543 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[22]_INST_0_i_5/O
                         net (fo=1, routed)           0.343     7.886    Lab_1_adderSub_i/Full_Adder_Subtracto_0/Cout0__13
    SLICE_X29Y98         LUT6 (Prop_lut6_I1_O)        0.124     8.010 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[22]_INST_0_i_3/O
                         net (fo=2, routed)           0.314     8.324    Lab_1_adderSub_i/Full_Adder_Subtracto_0/U0/carry_16
    SLICE_X28Y99         LUT6 (Prop_lut6_I5_O)        0.124     8.448 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[27]_INST_0_i_5/O
                         net (fo=1, routed)           0.280     8.728    Lab_1_adderSub_i/Full_Adder_Subtracto_0/Cout0__18
    SLICE_X28Y99         LUT6 (Prop_lut6_I1_O)        0.124     8.852 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[27]_INST_0_i_3/O
                         net (fo=2, routed)           0.593     9.445    Lab_1_adderSub_i/Full_Adder_Subtracto_0/U0/carry_21
    SLICE_X28Y100        LUT6 (Prop_lut6_I0_O)        0.124     9.569 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[27]_INST_0_i_2/O
                         net (fo=1, routed)           0.443    10.012    Lab_1_adderSub_i/Full_Adder_Subtracto_0/U0/carry_23
    SLICE_X27Y101        LUT6 (Prop_lut6_I0_O)        0.124    10.136 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[27]_INST_0_i_1/O
                         net (fo=2, routed)           0.313    10.449    Lab_1_adderSub_i/Full_Adder_Subtracto_0/U0/carry_25
    SLICE_X28Y101        LUT6 (Prop_lut6_I0_O)        0.124    10.573 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[30]_INST_0_i_2/O
                         net (fo=3, routed)           0.307    10.880    Lab_1_adderSub_i/Full_Adder_Subtracto_0/U0/carry_27
    SLICE_X31Y101        LUT6 (Prop_lut6_I4_O)        0.124    11.004 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[30]_INST_0/O
                         net (fo=1, routed)           0.412    11.416    Lab_1_adderSub_i/axi_regmap_0/U0/REG0_IN[30]
    SLICE_X31Y100        LUT2 (Prop_lut2_I0_O)        0.124    11.540 r  Lab_1_adderSub_i/axi_regmap_0/U0/S_AXI_RDATA[30]_INST_0/O
                         net (fo=1, routed)           0.379    11.919    Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X31Y100        FDRE                                         r  Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/srlopt_ff_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_1_adderSub_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab_1_adderSub_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab_1_adderSub_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=682, routed)         1.700    12.879    Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X31Y100        FDRE                                         r  Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/srlopt_ff_2/C
                         clock pessimism              0.129    13.008    
                         clock uncertainty           -0.154    12.854    
    SLICE_X31Y100        FDRE (Setup_fdre_C_D)       -0.061    12.793    Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/srlopt_ff_2
  -------------------------------------------------------------------
                         required time                         12.793    
                         arrival time                         -11.919    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.945ns  (required time - arrival time)
  Source:                 Lab_1_adderSub_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.901ns  (logic 2.482ns (27.884%)  route 6.419ns (72.116%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT6=11)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_1_adderSub_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_1_adderSub_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_1_adderSub_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=682, routed)         1.695     2.989    Lab_1_adderSub_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X26Y95         FDRE                                         r  Lab_1_adderSub_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y95         FDRE (Prop_fdre_C_Q)         0.518     3.507 r  Lab_1_adderSub_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][4]/Q
                         net (fo=5, routed)           0.763     4.270    Lab_1_adderSub_i/Full_Adder_Subtracto_0/B[4]
    SLICE_X28Y95         LUT3 (Prop_lut3_I0_O)        0.150     4.420 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[12]_INST_0_i_8/O
                         net (fo=1, routed)           0.808     5.228    Lab_1_adderSub_i/Full_Adder_Subtracto_0/U0/F_rest[4].F/w__0
    SLICE_X28Y96         LUT6 (Prop_lut6_I0_O)        0.326     5.554 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[12]_INST_0_i_5/O
                         net (fo=1, routed)           0.159     5.713    Lab_1_adderSub_i/Full_Adder_Subtracto_0/Cout0__3
    SLICE_X28Y96         LUT6 (Prop_lut6_I1_O)        0.124     5.837 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[12]_INST_0_i_3/O
                         net (fo=2, routed)           0.427     6.264    Lab_1_adderSub_i/Full_Adder_Subtracto_0/U0/carry_6
    SLICE_X28Y96         LUT6 (Prop_lut6_I5_O)        0.124     6.388 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[17]_INST_0_i_5/O
                         net (fo=1, routed)           0.495     6.883    Lab_1_adderSub_i/Full_Adder_Subtracto_0/Cout0__8
    SLICE_X29Y96         LUT6 (Prop_lut6_I1_O)        0.124     7.007 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[17]_INST_0_i_3/O
                         net (fo=2, routed)           0.412     7.419    Lab_1_adderSub_i/Full_Adder_Subtracto_0/U0/carry_11
    SLICE_X29Y97         LUT6 (Prop_lut6_I5_O)        0.124     7.543 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[22]_INST_0_i_5/O
                         net (fo=1, routed)           0.343     7.886    Lab_1_adderSub_i/Full_Adder_Subtracto_0/Cout0__13
    SLICE_X29Y98         LUT6 (Prop_lut6_I1_O)        0.124     8.010 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[22]_INST_0_i_3/O
                         net (fo=2, routed)           0.314     8.324    Lab_1_adderSub_i/Full_Adder_Subtracto_0/U0/carry_16
    SLICE_X28Y99         LUT6 (Prop_lut6_I5_O)        0.124     8.448 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[27]_INST_0_i_5/O
                         net (fo=1, routed)           0.280     8.728    Lab_1_adderSub_i/Full_Adder_Subtracto_0/Cout0__18
    SLICE_X28Y99         LUT6 (Prop_lut6_I1_O)        0.124     8.852 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[27]_INST_0_i_3/O
                         net (fo=2, routed)           0.593     9.445    Lab_1_adderSub_i/Full_Adder_Subtracto_0/U0/carry_21
    SLICE_X28Y100        LUT6 (Prop_lut6_I0_O)        0.124     9.569 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[27]_INST_0_i_2/O
                         net (fo=1, routed)           0.443    10.012    Lab_1_adderSub_i/Full_Adder_Subtracto_0/U0/carry_23
    SLICE_X27Y101        LUT6 (Prop_lut6_I0_O)        0.124    10.136 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[27]_INST_0_i_1/O
                         net (fo=2, routed)           0.313    10.449    Lab_1_adderSub_i/Full_Adder_Subtracto_0/U0/carry_25
    SLICE_X28Y101        LUT6 (Prop_lut6_I0_O)        0.124    10.573 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[30]_INST_0_i_2/O
                         net (fo=3, routed)           0.324    10.897    Lab_1_adderSub_i/Full_Adder_Subtracto_0/U0/carry_27
    SLICE_X28Y102        LUT4 (Prop_lut4_I0_O)        0.124    11.021 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[28]_INST_0/O
                         net (fo=1, routed)           0.414    11.435    Lab_1_adderSub_i/axi_regmap_0/U0/REG0_IN[28]
    SLICE_X30Y102        LUT2 (Prop_lut2_I0_O)        0.124    11.559 r  Lab_1_adderSub_i/axi_regmap_0/U0/S_AXI_RDATA[28]_INST_0/O
                         net (fo=1, routed)           0.331    11.890    Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[28]
    SLICE_X30Y101        SRLC32E                                      r  Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_1_adderSub_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab_1_adderSub_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab_1_adderSub_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=682, routed)         1.700    12.879    Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y101        SRLC32E                                      r  Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
                         clock pessimism              0.129    13.008    
                         clock uncertainty           -0.154    12.854    
    SLICE_X30Y101        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.019    12.835    Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32
  -------------------------------------------------------------------
                         required time                         12.835    
                         arrival time                         -11.890    
  -------------------------------------------------------------------
                         slack                                  0.945    

Slack (MET) :             1.120ns  (required time - arrival time)
  Source:                 Lab_1_adderSub_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.493ns  (logic 2.351ns (27.683%)  route 6.142ns (72.317%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT6=11)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_1_adderSub_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_1_adderSub_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_1_adderSub_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=682, routed)         1.695     2.989    Lab_1_adderSub_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X26Y95         FDRE                                         r  Lab_1_adderSub_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y95         FDRE (Prop_fdre_C_Q)         0.518     3.507 r  Lab_1_adderSub_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][4]/Q
                         net (fo=5, routed)           0.763     4.270    Lab_1_adderSub_i/Full_Adder_Subtracto_0/B[4]
    SLICE_X28Y95         LUT3 (Prop_lut3_I0_O)        0.150     4.420 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[12]_INST_0_i_8/O
                         net (fo=1, routed)           0.808     5.228    Lab_1_adderSub_i/Full_Adder_Subtracto_0/U0/F_rest[4].F/w__0
    SLICE_X28Y96         LUT6 (Prop_lut6_I0_O)        0.326     5.554 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[12]_INST_0_i_5/O
                         net (fo=1, routed)           0.159     5.713    Lab_1_adderSub_i/Full_Adder_Subtracto_0/Cout0__3
    SLICE_X28Y96         LUT6 (Prop_lut6_I1_O)        0.124     5.837 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[12]_INST_0_i_3/O
                         net (fo=2, routed)           0.427     6.264    Lab_1_adderSub_i/Full_Adder_Subtracto_0/U0/carry_6
    SLICE_X28Y96         LUT6 (Prop_lut6_I5_O)        0.124     6.388 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[17]_INST_0_i_5/O
                         net (fo=1, routed)           0.495     6.883    Lab_1_adderSub_i/Full_Adder_Subtracto_0/Cout0__8
    SLICE_X29Y96         LUT6 (Prop_lut6_I1_O)        0.124     7.007 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[17]_INST_0_i_3/O
                         net (fo=2, routed)           0.412     7.419    Lab_1_adderSub_i/Full_Adder_Subtracto_0/U0/carry_11
    SLICE_X29Y97         LUT6 (Prop_lut6_I5_O)        0.124     7.543 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[22]_INST_0_i_5/O
                         net (fo=1, routed)           0.343     7.886    Lab_1_adderSub_i/Full_Adder_Subtracto_0/Cout0__13
    SLICE_X29Y98         LUT6 (Prop_lut6_I1_O)        0.124     8.010 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[22]_INST_0_i_3/O
                         net (fo=2, routed)           0.416     8.426    Lab_1_adderSub_i/Full_Adder_Subtracto_0/U0/carry_16
    SLICE_X29Y99         LUT6 (Prop_lut6_I0_O)        0.124     8.550 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[22]_INST_0_i_2/O
                         net (fo=1, routed)           0.303     8.853    Lab_1_adderSub_i/Full_Adder_Subtracto_0/U0/carry_18
    SLICE_X27Y99         LUT6 (Prop_lut6_I0_O)        0.124     8.977 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[22]_INST_0_i_1/O
                         net (fo=2, routed)           0.463     9.440    Lab_1_adderSub_i/Full_Adder_Subtracto_0/U0/carry_20
    SLICE_X26Y99         LUT6 (Prop_lut6_I0_O)        0.124     9.564 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[24]_INST_0_i_1/O
                         net (fo=3, routed)           0.336     9.899    Lab_1_adderSub_i/Full_Adder_Subtracto_0/U0/carry_22
    SLICE_X28Y100        LUT6 (Prop_lut6_I0_O)        0.124    10.023 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[26]_INST_0_i_1/O
                         net (fo=2, routed)           0.488    10.511    Lab_1_adderSub_i/Full_Adder_Subtracto_0/U0/carry_24
    SLICE_X29Y101        LUT6 (Prop_lut6_I2_O)        0.124    10.635 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[26]_INST_0/O
                         net (fo=1, routed)           0.402    11.037    Lab_1_adderSub_i/axi_regmap_0/U0/REG0_IN[26]
    SLICE_X29Y101        LUT2 (Prop_lut2_I0_O)        0.117    11.154 r  Lab_1_adderSub_i/axi_regmap_0/U0/S_AXI_RDATA[26]_INST_0/O
                         net (fo=1, routed)           0.327    11.482    Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[26]
    SLICE_X30Y101        SRLC32E                                      r  Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_1_adderSub_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab_1_adderSub_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab_1_adderSub_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=682, routed)         1.700    12.879    Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y101        SRLC32E                                      r  Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
                         clock pessimism              0.129    13.008    
                         clock uncertainty           -0.154    12.854    
    SLICE_X30Y101        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.252    12.602    Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32
  -------------------------------------------------------------------
                         required time                         12.602    
                         arrival time                         -11.482    
  -------------------------------------------------------------------
                         slack                                  1.120    

Slack (MET) :             1.268ns  (required time - arrival time)
  Source:                 Lab_1_adderSub_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.567ns  (logic 2.358ns (27.523%)  route 6.209ns (72.477%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT6=11)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_1_adderSub_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_1_adderSub_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_1_adderSub_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=682, routed)         1.695     2.989    Lab_1_adderSub_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X26Y95         FDRE                                         r  Lab_1_adderSub_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y95         FDRE (Prop_fdre_C_Q)         0.518     3.507 r  Lab_1_adderSub_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][4]/Q
                         net (fo=5, routed)           0.763     4.270    Lab_1_adderSub_i/Full_Adder_Subtracto_0/B[4]
    SLICE_X28Y95         LUT3 (Prop_lut3_I0_O)        0.150     4.420 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[12]_INST_0_i_8/O
                         net (fo=1, routed)           0.808     5.228    Lab_1_adderSub_i/Full_Adder_Subtracto_0/U0/F_rest[4].F/w__0
    SLICE_X28Y96         LUT6 (Prop_lut6_I0_O)        0.326     5.554 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[12]_INST_0_i_5/O
                         net (fo=1, routed)           0.159     5.713    Lab_1_adderSub_i/Full_Adder_Subtracto_0/Cout0__3
    SLICE_X28Y96         LUT6 (Prop_lut6_I1_O)        0.124     5.837 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[12]_INST_0_i_3/O
                         net (fo=2, routed)           0.427     6.264    Lab_1_adderSub_i/Full_Adder_Subtracto_0/U0/carry_6
    SLICE_X28Y96         LUT6 (Prop_lut6_I5_O)        0.124     6.388 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[17]_INST_0_i_5/O
                         net (fo=1, routed)           0.495     6.883    Lab_1_adderSub_i/Full_Adder_Subtracto_0/Cout0__8
    SLICE_X29Y96         LUT6 (Prop_lut6_I1_O)        0.124     7.007 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[17]_INST_0_i_3/O
                         net (fo=2, routed)           0.412     7.419    Lab_1_adderSub_i/Full_Adder_Subtracto_0/U0/carry_11
    SLICE_X29Y97         LUT6 (Prop_lut6_I5_O)        0.124     7.543 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[22]_INST_0_i_5/O
                         net (fo=1, routed)           0.343     7.886    Lab_1_adderSub_i/Full_Adder_Subtracto_0/Cout0__13
    SLICE_X29Y98         LUT6 (Prop_lut6_I1_O)        0.124     8.010 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[22]_INST_0_i_3/O
                         net (fo=2, routed)           0.314     8.324    Lab_1_adderSub_i/Full_Adder_Subtracto_0/U0/carry_16
    SLICE_X28Y99         LUT6 (Prop_lut6_I5_O)        0.124     8.448 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[27]_INST_0_i_5/O
                         net (fo=1, routed)           0.280     8.728    Lab_1_adderSub_i/Full_Adder_Subtracto_0/Cout0__18
    SLICE_X28Y99         LUT6 (Prop_lut6_I1_O)        0.124     8.852 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[27]_INST_0_i_3/O
                         net (fo=2, routed)           0.593     9.445    Lab_1_adderSub_i/Full_Adder_Subtracto_0/U0/carry_21
    SLICE_X28Y100        LUT6 (Prop_lut6_I0_O)        0.124     9.569 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[27]_INST_0_i_2/O
                         net (fo=1, routed)           0.443    10.012    Lab_1_adderSub_i/Full_Adder_Subtracto_0/U0/carry_23
    SLICE_X27Y101        LUT6 (Prop_lut6_I0_O)        0.124    10.136 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[27]_INST_0_i_1/O
                         net (fo=2, routed)           0.305    10.442    Lab_1_adderSub_i/Full_Adder_Subtracto_0/U0/carry_25
    SLICE_X29Y101        LUT6 (Prop_lut6_I2_O)        0.124    10.566 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[27]_INST_0/O
                         net (fo=1, routed)           0.535    11.100    Lab_1_adderSub_i/axi_regmap_0/U0/REG0_IN[27]
    SLICE_X31Y101        LUT2 (Prop_lut2_I0_O)        0.124    11.224 r  Lab_1_adderSub_i/axi_regmap_0/U0/S_AXI_RDATA[27]_INST_0/O
                         net (fo=1, routed)           0.332    11.556    Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[27]
    SLICE_X30Y101        SRLC32E                                      r  Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_1_adderSub_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab_1_adderSub_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab_1_adderSub_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=682, routed)         1.700    12.879    Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y101        SRLC32E                                      r  Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
                         clock pessimism              0.129    13.008    
                         clock uncertainty           -0.154    12.854    
    SLICE_X30Y101        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030    12.824    Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32
  -------------------------------------------------------------------
                         required time                         12.824    
                         arrival time                         -11.556    
  -------------------------------------------------------------------
                         slack                                  1.268    

Slack (MET) :             1.271ns  (required time - arrival time)
  Source:                 Lab_1_adderSub_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.368ns  (logic 2.263ns (27.045%)  route 6.105ns (72.955%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT6=10)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 12.875 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_1_adderSub_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_1_adderSub_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_1_adderSub_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=682, routed)         1.695     2.989    Lab_1_adderSub_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X26Y95         FDRE                                         r  Lab_1_adderSub_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y95         FDRE (Prop_fdre_C_Q)         0.518     3.507 r  Lab_1_adderSub_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][4]/Q
                         net (fo=5, routed)           0.763     4.270    Lab_1_adderSub_i/Full_Adder_Subtracto_0/B[4]
    SLICE_X28Y95         LUT3 (Prop_lut3_I0_O)        0.150     4.420 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[12]_INST_0_i_8/O
                         net (fo=1, routed)           0.808     5.228    Lab_1_adderSub_i/Full_Adder_Subtracto_0/U0/F_rest[4].F/w__0
    SLICE_X28Y96         LUT6 (Prop_lut6_I0_O)        0.326     5.554 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[12]_INST_0_i_5/O
                         net (fo=1, routed)           0.159     5.713    Lab_1_adderSub_i/Full_Adder_Subtracto_0/Cout0__3
    SLICE_X28Y96         LUT6 (Prop_lut6_I1_O)        0.124     5.837 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[12]_INST_0_i_3/O
                         net (fo=2, routed)           0.427     6.264    Lab_1_adderSub_i/Full_Adder_Subtracto_0/U0/carry_6
    SLICE_X28Y96         LUT6 (Prop_lut6_I5_O)        0.124     6.388 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[17]_INST_0_i_5/O
                         net (fo=1, routed)           0.495     6.883    Lab_1_adderSub_i/Full_Adder_Subtracto_0/Cout0__8
    SLICE_X29Y96         LUT6 (Prop_lut6_I1_O)        0.124     7.007 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[17]_INST_0_i_3/O
                         net (fo=2, routed)           0.412     7.419    Lab_1_adderSub_i/Full_Adder_Subtracto_0/U0/carry_11
    SLICE_X29Y97         LUT6 (Prop_lut6_I5_O)        0.124     7.543 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[22]_INST_0_i_5/O
                         net (fo=1, routed)           0.343     7.886    Lab_1_adderSub_i/Full_Adder_Subtracto_0/Cout0__13
    SLICE_X29Y98         LUT6 (Prop_lut6_I1_O)        0.124     8.010 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[22]_INST_0_i_3/O
                         net (fo=2, routed)           0.416     8.426    Lab_1_adderSub_i/Full_Adder_Subtracto_0/U0/carry_16
    SLICE_X29Y99         LUT6 (Prop_lut6_I0_O)        0.124     8.550 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[22]_INST_0_i_2/O
                         net (fo=1, routed)           0.303     8.853    Lab_1_adderSub_i/Full_Adder_Subtracto_0/U0/carry_18
    SLICE_X27Y99         LUT6 (Prop_lut6_I0_O)        0.124     8.977 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[22]_INST_0_i_1/O
                         net (fo=2, routed)           0.463     9.440    Lab_1_adderSub_i/Full_Adder_Subtracto_0/U0/carry_20
    SLICE_X26Y99         LUT6 (Prop_lut6_I0_O)        0.124     9.564 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[24]_INST_0_i_1/O
                         net (fo=3, routed)           0.469    10.033    Lab_1_adderSub_i/Full_Adder_Subtracto_0/U0/carry_22
    SLICE_X27Y100        LUT6 (Prop_lut6_I2_O)        0.124    10.157 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[24]_INST_0/O
                         net (fo=1, routed)           0.570    10.727    Lab_1_adderSub_i/axi_regmap_0/U0/REG0_IN[24]
    SLICE_X27Y100        LUT2 (Prop_lut2_I0_O)        0.153    10.880 r  Lab_1_adderSub_i/axi_regmap_0/U0/S_AXI_RDATA[24]_INST_0/O
                         net (fo=1, routed)           0.476    11.357    Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[24]
    SLICE_X26Y101        SRLC32E                                      r  Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_1_adderSub_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab_1_adderSub_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab_1_adderSub_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=682, routed)         1.696    12.875    Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y101        SRLC32E                                      r  Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
                         clock pessimism              0.129    13.004    
                         clock uncertainty           -0.154    12.850    
    SLICE_X26Y101        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.222    12.628    Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32
  -------------------------------------------------------------------
                         required time                         12.628    
                         arrival time                         -11.357    
  -------------------------------------------------------------------
                         slack                                  1.271    

Slack (MET) :             1.499ns  (required time - arrival time)
  Source:                 Lab_1_adderSub_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.521ns  (logic 2.358ns (27.672%)  route 6.163ns (72.328%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT4=1 LUT6=10)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 12.875 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_1_adderSub_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_1_adderSub_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_1_adderSub_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=682, routed)         1.695     2.989    Lab_1_adderSub_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X26Y95         FDRE                                         r  Lab_1_adderSub_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y95         FDRE (Prop_fdre_C_Q)         0.518     3.507 r  Lab_1_adderSub_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][4]/Q
                         net (fo=5, routed)           0.763     4.270    Lab_1_adderSub_i/Full_Adder_Subtracto_0/B[4]
    SLICE_X28Y95         LUT3 (Prop_lut3_I0_O)        0.150     4.420 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[12]_INST_0_i_8/O
                         net (fo=1, routed)           0.808     5.228    Lab_1_adderSub_i/Full_Adder_Subtracto_0/U0/F_rest[4].F/w__0
    SLICE_X28Y96         LUT6 (Prop_lut6_I0_O)        0.326     5.554 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[12]_INST_0_i_5/O
                         net (fo=1, routed)           0.159     5.713    Lab_1_adderSub_i/Full_Adder_Subtracto_0/Cout0__3
    SLICE_X28Y96         LUT6 (Prop_lut6_I1_O)        0.124     5.837 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[12]_INST_0_i_3/O
                         net (fo=2, routed)           0.427     6.264    Lab_1_adderSub_i/Full_Adder_Subtracto_0/U0/carry_6
    SLICE_X28Y96         LUT6 (Prop_lut6_I5_O)        0.124     6.388 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[17]_INST_0_i_5/O
                         net (fo=1, routed)           0.495     6.883    Lab_1_adderSub_i/Full_Adder_Subtracto_0/Cout0__8
    SLICE_X29Y96         LUT6 (Prop_lut6_I1_O)        0.124     7.007 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[17]_INST_0_i_3/O
                         net (fo=2, routed)           0.412     7.419    Lab_1_adderSub_i/Full_Adder_Subtracto_0/U0/carry_11
    SLICE_X29Y97         LUT6 (Prop_lut6_I5_O)        0.124     7.543 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[22]_INST_0_i_5/O
                         net (fo=1, routed)           0.343     7.886    Lab_1_adderSub_i/Full_Adder_Subtracto_0/Cout0__13
    SLICE_X29Y98         LUT6 (Prop_lut6_I1_O)        0.124     8.010 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[22]_INST_0_i_3/O
                         net (fo=2, routed)           0.416     8.426    Lab_1_adderSub_i/Full_Adder_Subtracto_0/U0/carry_16
    SLICE_X29Y99         LUT6 (Prop_lut6_I0_O)        0.124     8.550 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[22]_INST_0_i_2/O
                         net (fo=1, routed)           0.303     8.853    Lab_1_adderSub_i/Full_Adder_Subtracto_0/U0/carry_18
    SLICE_X27Y99         LUT6 (Prop_lut6_I0_O)        0.124     8.977 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[22]_INST_0_i_1/O
                         net (fo=2, routed)           0.463     9.440    Lab_1_adderSub_i/Full_Adder_Subtracto_0/U0/carry_20
    SLICE_X26Y99         LUT6 (Prop_lut6_I0_O)        0.124     9.564 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[24]_INST_0_i_1/O
                         net (fo=3, routed)           0.336     9.899    Lab_1_adderSub_i/Full_Adder_Subtracto_0/U0/carry_22
    SLICE_X28Y100        LUT6 (Prop_lut6_I0_O)        0.124    10.023 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[26]_INST_0_i_1/O
                         net (fo=2, routed)           0.300    10.323    Lab_1_adderSub_i/Full_Adder_Subtracto_0/U0/carry_24
    SLICE_X29Y101        LUT4 (Prop_lut4_I0_O)        0.124    10.447 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[25]_INST_0/O
                         net (fo=1, routed)           0.433    10.880    Lab_1_adderSub_i/axi_regmap_0/U0/REG0_IN[25]
    SLICE_X29Y101        LUT2 (Prop_lut2_I0_O)        0.124    11.004 r  Lab_1_adderSub_i/axi_regmap_0/U0/S_AXI_RDATA[25]_INST_0/O
                         net (fo=1, routed)           0.506    11.510    Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[25]
    SLICE_X26Y101        SRLC32E                                      r  Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_1_adderSub_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab_1_adderSub_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab_1_adderSub_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=682, routed)         1.696    12.875    Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y101        SRLC32E                                      r  Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
                         clock pessimism              0.129    13.004    
                         clock uncertainty           -0.154    12.850    
    SLICE_X26Y101        SRLC32E (Setup_srlc32e_CLK_D)
                                                      0.159    13.009    Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32
  -------------------------------------------------------------------
                         required time                         13.009    
                         arrival time                         -11.510    
  -------------------------------------------------------------------
                         slack                                  1.499    

Slack (MET) :             1.790ns  (required time - arrival time)
  Source:                 Lab_1_adderSub_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.041ns  (logic 2.234ns (27.781%)  route 5.807ns (72.219%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT4=1 LUT6=9)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 12.875 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_1_adderSub_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_1_adderSub_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_1_adderSub_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=682, routed)         1.695     2.989    Lab_1_adderSub_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X26Y95         FDRE                                         r  Lab_1_adderSub_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y95         FDRE (Prop_fdre_C_Q)         0.518     3.507 r  Lab_1_adderSub_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][4]/Q
                         net (fo=5, routed)           0.763     4.270    Lab_1_adderSub_i/Full_Adder_Subtracto_0/B[4]
    SLICE_X28Y95         LUT3 (Prop_lut3_I0_O)        0.150     4.420 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[12]_INST_0_i_8/O
                         net (fo=1, routed)           0.808     5.228    Lab_1_adderSub_i/Full_Adder_Subtracto_0/U0/F_rest[4].F/w__0
    SLICE_X28Y96         LUT6 (Prop_lut6_I0_O)        0.326     5.554 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[12]_INST_0_i_5/O
                         net (fo=1, routed)           0.159     5.713    Lab_1_adderSub_i/Full_Adder_Subtracto_0/Cout0__3
    SLICE_X28Y96         LUT6 (Prop_lut6_I1_O)        0.124     5.837 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[12]_INST_0_i_3/O
                         net (fo=2, routed)           0.427     6.264    Lab_1_adderSub_i/Full_Adder_Subtracto_0/U0/carry_6
    SLICE_X28Y96         LUT6 (Prop_lut6_I5_O)        0.124     6.388 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[17]_INST_0_i_5/O
                         net (fo=1, routed)           0.495     6.883    Lab_1_adderSub_i/Full_Adder_Subtracto_0/Cout0__8
    SLICE_X29Y96         LUT6 (Prop_lut6_I1_O)        0.124     7.007 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[17]_INST_0_i_3/O
                         net (fo=2, routed)           0.412     7.419    Lab_1_adderSub_i/Full_Adder_Subtracto_0/U0/carry_11
    SLICE_X29Y97         LUT6 (Prop_lut6_I5_O)        0.124     7.543 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[22]_INST_0_i_5/O
                         net (fo=1, routed)           0.343     7.886    Lab_1_adderSub_i/Full_Adder_Subtracto_0/Cout0__13
    SLICE_X29Y98         LUT6 (Prop_lut6_I1_O)        0.124     8.010 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[22]_INST_0_i_3/O
                         net (fo=2, routed)           0.416     8.426    Lab_1_adderSub_i/Full_Adder_Subtracto_0/U0/carry_16
    SLICE_X29Y99         LUT6 (Prop_lut6_I0_O)        0.124     8.550 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[22]_INST_0_i_2/O
                         net (fo=1, routed)           0.303     8.853    Lab_1_adderSub_i/Full_Adder_Subtracto_0/U0/carry_18
    SLICE_X27Y99         LUT6 (Prop_lut6_I0_O)        0.124     8.977 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[22]_INST_0_i_1/O
                         net (fo=2, routed)           0.463     9.440    Lab_1_adderSub_i/Full_Adder_Subtracto_0/U0/carry_20
    SLICE_X26Y99         LUT6 (Prop_lut6_I0_O)        0.124     9.564 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[24]_INST_0_i_1/O
                         net (fo=3, routed)           0.466    10.030    Lab_1_adderSub_i/Full_Adder_Subtracto_0/U0/carry_22
    SLICE_X27Y100        LUT4 (Prop_lut4_I0_O)        0.124    10.154 r  Lab_1_adderSub_i/Full_Adder_Subtracto_0/s[23]_INST_0/O
                         net (fo=1, routed)           0.154    10.308    Lab_1_adderSub_i/axi_regmap_0/U0/REG0_IN[23]
    SLICE_X27Y100        LUT2 (Prop_lut2_I0_O)        0.124    10.432 r  Lab_1_adderSub_i/axi_regmap_0/U0/S_AXI_RDATA[23]_INST_0/O
                         net (fo=1, routed)           0.599    11.030    Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[23]
    SLICE_X26Y101        SRLC32E                                      r  Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_1_adderSub_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab_1_adderSub_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab_1_adderSub_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=682, routed)         1.696    12.875    Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y101        SRLC32E                                      r  Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
                         clock pessimism              0.129    13.004    
                         clock uncertainty           -0.154    12.850    
    SLICE_X26Y101        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030    12.820    Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32
  -------------------------------------------------------------------
                         required time                         12.820    
                         arrival time                         -11.030    
  -------------------------------------------------------------------
                         slack                                  1.790    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.128ns (51.316%)  route 0.121ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_1_adderSub_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_1_adderSub_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_1_adderSub_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=682, routed)         0.656     0.992    Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y101        FDRE                                         r  Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/Q
                         net (fo=1, routed)           0.121     1.241    Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[25]
    SLICE_X27Y99         FDRE                                         r  Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_1_adderSub_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_1_adderSub_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_1_adderSub_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=682, routed)         0.844     1.210    Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y99         FDRE                                         r  Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.019     1.194    Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.070%)  route 0.152ns (44.930%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_1_adderSub_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_1_adderSub_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_1_adderSub_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=682, routed)         0.641     0.977    Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X33Y100        FDRE                                         r  Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.141     1.118 f  Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[35]/Q
                         net (fo=28, routed)          0.152     1.270    Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/Q[35]
    SLICE_X35Y99         LUT4 (Prop_lut4_I2_O)        0.045     1.315 r  Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_boundary_axaddr_r[6]_i_1/O
                         net (fo=1, routed)           0.000     1.315    Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]_0[6]
    SLICE_X35Y99         FDRE                                         r  Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_1_adderSub_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_1_adderSub_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_1_adderSub_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=682, routed)         0.826     1.192    Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X35Y99         FDRE                                         r  Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X35Y99         FDRE (Hold_fdre_C_D)         0.091     1.248    Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/srlopt_ff_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_1_adderSub_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_1_adderSub_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_1_adderSub_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=682, routed)         0.659     0.995    Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X31Y100        FDRE                                         r  Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/srlopt_ff_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/srlopt_ff_1/Q
                         net (fo=2, routed)           0.122     1.258    Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/srlopt_ff_n_1
    SLICE_X30Y100        SRLC32E                                      r  Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_1_adderSub_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_1_adderSub_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_1_adderSub_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=682, routed)         0.931     1.297    Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y100        SRLC32E                                      r  Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.289     1.008    
    SLICE_X30Y100        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.191    Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.964%)  route 0.203ns (59.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_1_adderSub_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_1_adderSub_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_1_adderSub_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=682, routed)         0.656     0.992    Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y101        FDRE                                         r  Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/Q
                         net (fo=1, routed)           0.203     1.336    Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[24]
    SLICE_X27Y99         FDRE                                         r  Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_1_adderSub_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_1_adderSub_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_1_adderSub_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=682, routed)         0.844     1.210    Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y99         FDRE                                         r  Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.070     1.245    Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.049%)  route 0.209ns (52.951%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_1_adderSub_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_1_adderSub_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_1_adderSub_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=682, routed)         0.639     0.975    Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X37Y101        FDRE                                         r  Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[1]/Q
                         net (fo=6, routed)           0.209     1.325    Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg_n_0_[1]
    SLICE_X38Y99         LUT6 (Prop_lut6_I2_O)        0.045     1.370 r  Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.370    Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[4]_i_1_n_0
    SLICE_X38Y99         FDRE                                         r  Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_1_adderSub_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_1_adderSub_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_1_adderSub_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=682, routed)         0.825     1.191    Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X38Y99         FDRE                                         r  Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[4]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y99         FDRE (Hold_fdre_C_D)         0.120     1.276    Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_1_adderSub_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_1_adderSub_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_1_adderSub_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=682, routed)         0.559     0.895    Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X35Y98         FDRE                                         r  Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[9]/Q
                         net (fo=1, routed)           0.052     1.088    Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[9]
    SLICE_X34Y98         LUT5 (Prop_lut5_I3_O)        0.045     1.133 r  Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[9]_i_1__0/O
                         net (fo=1, routed)           0.000     1.133    Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[9]_i_1__0_n_0
    SLICE_X34Y98         FDRE                                         r  Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_1_adderSub_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_1_adderSub_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_1_adderSub_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=682, routed)         0.826     1.192    Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X34Y98         FDRE                                         r  Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[9]/C
                         clock pessimism             -0.284     0.908    
    SLICE_X34Y98         FDRE (Hold_fdre_C_D)         0.121     1.029    Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_1_adderSub_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_1_adderSub_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_1_adderSub_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=682, routed)         0.559     0.895    Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X35Y99         FDRE                                         r  Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/Q
                         net (fo=1, routed)           0.054     1.090    Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[7]
    SLICE_X34Y99         LUT5 (Prop_lut5_I2_O)        0.045     1.135 r  Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.135    Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[7]_i_1__0_n_0
    SLICE_X34Y99         FDRE                                         r  Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_1_adderSub_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_1_adderSub_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_1_adderSub_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=682, routed)         0.826     1.192    Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X34Y99         FDRE                                         r  Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/C
                         clock pessimism             -0.284     0.908    
    SLICE_X34Y99         FDRE (Hold_fdre_C_D)         0.121     1.029    Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.135    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_1_adderSub_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_1_adderSub_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_1_adderSub_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=682, routed)         0.571     0.907    Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X31Y83         FDRE                                         r  Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y83         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/Q
                         net (fo=1, routed)           0.054     1.102    Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11][2]
    SLICE_X30Y83         LUT6 (Prop_lut6_I1_O)        0.045     1.147 r  Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[2]_i_1/O
                         net (fo=1, routed)           0.000     1.147    Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]_2[2]
    SLICE_X30Y83         FDRE                                         r  Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_1_adderSub_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_1_adderSub_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_1_adderSub_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=682, routed)         0.837     1.203    Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X30Y83         FDRE                                         r  Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/C
                         clock pessimism             -0.283     0.920    
    SLICE_X30Y83         FDRE (Hold_fdre_C_D)         0.121     1.041    Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Lab_1_adderSub_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_1_adderSub_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_1_adderSub_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_1_adderSub_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_1_adderSub_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=682, routed)         0.554     0.890    Lab_1_adderSub_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X33Y85         FDRE                                         r  Lab_1_adderSub_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  Lab_1_adderSub_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.086    Lab_1_adderSub_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X33Y85         FDRE                                         r  Lab_1_adderSub_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_1_adderSub_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_1_adderSub_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_1_adderSub_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=682, routed)         0.820     1.186    Lab_1_adderSub_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X33Y85         FDRE                                         r  Lab_1_adderSub_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.296     0.890    
    SLICE_X33Y85         FDRE (Hold_fdre_C_D)         0.075     0.965    Lab_1_adderSub_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.128ns (39.191%)  route 0.199ns (60.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_1_adderSub_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_1_adderSub_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_1_adderSub_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=682, routed)         0.656     0.992    Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y101        FDRE                                         r  Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/Q
                         net (fo=1, routed)           0.199     1.319    Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[27]
    SLICE_X27Y99         FDRE                                         r  Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_1_adderSub_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_1_adderSub_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_1_adderSub_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=682, routed)         0.844     1.210    Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y99         FDRE                                         r  Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.018     1.193    Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Lab_1_adderSub_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Lab_1_adderSub_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y97    Lab_1_adderSub_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y97    Lab_1_adderSub_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y99    Lab_1_adderSub_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y99    Lab_1_adderSub_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][17]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y99    Lab_1_adderSub_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][18]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y99    Lab_1_adderSub_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][19]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y94    Lab_1_adderSub_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y99    Lab_1_adderSub_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][20]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y99    Lab_1_adderSub_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][21]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y103   Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y103   Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y101   Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y101   Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y101   Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y101   Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y102   Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y100   Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y93    Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y94    Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y94    Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y94    Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y94    Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y100   Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y101   Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y101   Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y101   Lab_1_adderSub_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK



