# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 14:39:15 on Dec 26,2025
# vlog -reportprogress 300 half_top.sv "+acc" 
# -- Compiling module half_adder
# -- Compiling interface half_intf
# -- Compiling package half_top_sv_unit
# -- Compiling program half_tb
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 14:39:15 on Dec 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim top 
# Start time: 14:39:15 on Dec 26,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.half_top_sv_unit(fast)
# Loading work.top(fast)
# Loading work.half_intf(fast)
# Loading work.half_adder(fast)
# Loading work.half_tb(fast)
# Loading work.half_intf(fast)
# Name : From Genrator
# a = 1 
# b = 1 
# sum = 0 
# carry = 0 
# Name : From Genrator
# a = 0 
# b = 0 
# sum = 0 
# carry = 0 
# ** Note: implicit $finish from program    : half_packet.sv(19)
#    Time: 5 ns  Iteration: 0  Instance: /top/t
# 1
# Simulation stop requested.
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 14:43:10 on Dec 26,2025
# vlog -reportprogress 300 half_top.sv "+acc" 
# -- Compiling module half_adder
# -- Compiling interface half_intf
# -- Compiling package half_top_sv_unit
# -- Compiling program half_tb
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 14:43:10 on Dec 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:43:11 on Dec 26,2025, Elapsed time: 0:03:56
# Errors: 0, Warnings: 0
# vsim top 
# Start time: 14:43:11 on Dec 26,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.half_top_sv_unit(fast)
# Loading work.top(fast)
# Loading work.half_intf(fast)
# Loading work.half_adder(fast)
# Loading work.half_tb(fast)
# Loading work.half_intf(fast)
# Name : From Genrator
# a = 1 
# b = 1 
# sum = 0 
# carry = 0 
# Name : From Genrator
# a = 0 
# b = 0 
# sum = 0 
# carry = 0 
# ** Note: implicit $finish from program    : half_packet.sv(19)
#    Time: 5 ns  Iteration: 0  Instance: /top/t
# 1
# Simulation stop requested.
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 14:43:39 on Dec 26,2025
# vlog -reportprogress 300 half_top.sv "+acc" 
# -- Compiling module half_adder
# -- Compiling interface half_intf
# -- Compiling package half_top_sv_unit
# -- Compiling program half_tb
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 14:43:39 on Dec 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:43:40 on Dec 26,2025, Elapsed time: 0:00:29
# Errors: 0, Warnings: 0
# vsim top 
# Start time: 14:43:40 on Dec 26,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.half_top_sv_unit(fast)
# Loading work.top(fast)
# Loading work.half_intf(fast)
# Loading work.half_adder(fast)
# Loading work.half_tb(fast)
# Loading work.half_intf(fast)
# Name : From Genrator
# a = 1 
# b = 1 
# sum = 0 
# carry = 0 
# Name : From Genrator
# a = 0 
# b = 0 
# sum = 0 
# carry = 0 
# Name : From Driver
# a = 0 
# b = 0 
# sum = 0 
# carry = 0 
# Name : From Input Monitor With BFM
# a = 0 
# b = 0 
# sum = 0 
# carry = 0 
# Name : From Genrator
# a = 1 
# b = 1 
# sum = 0 
# carry = 0 
# Name : From Output Monitor
# a = 0 
# b = 0 
# sum = 0 
# carry = 0 
# ** Info: ============TEST PASSED====================
#    Time: 10 ns  Scope: half_top_sv_unit.half_sb.sb File: half_sb.sv Line: 30
# Name : Input Monitor BFM
# a = 0 
# b = 0 
# sum = 0 
# carry = 0 
# Name : Output Monitor From DUT
# a = 0 
# b = 0 
# sum = 0 
# carry = 0 
# Name : From Driver
# a = 1 
# b = 1 
# sum = 0 
# carry = 0 
# Name : From Input Monitor With BFM
# a = 1 
# b = 1 
# sum = 0 
# carry = 1 
# Name : From Genrator
# a = 0 
# b = 0 
# sum = 0 
# carry = 0 
# Name : From Output Monitor
# a = 0 
# b = 0 
# sum = 0 
# carry = 1 
# ** Info: ============TEST PASSED====================
#    Time: 15 ns  Scope: half_top_sv_unit.half_sb.sb File: half_sb.sv Line: 30
# Name : Input Monitor BFM
# a = 1 
# b = 1 
# sum = 0 
# carry = 1 
# Name : Output Monitor From DUT
# a = 0 
# b = 0 
# sum = 0 
# carry = 1 
# Name : From Driver
# a = 0 
# b = 0 
# sum = 0 
# carry = 0 
# Name : From Input Monitor With BFM
# a = 0 
# b = 0 
# sum = 0 
# carry = 0 
# Name : From Genrator
# a = 1 
# b = 1 
# sum = 0 
# carry = 0 
# Name : From Output Monitor
# a = 0 
# b = 0 
# sum = 0 
# carry = 0 
# ** Info: ============TEST PASSED====================
#    Time: 20 ns  Scope: half_top_sv_unit.half_sb.sb File: half_sb.sv Line: 30
# Name : Input Monitor BFM
# a = 0 
# b = 0 
# sum = 0 
# carry = 0 
# Name : Output Monitor From DUT
# a = 0 
# b = 0 
# sum = 0 
# carry = 0 
# Name : From Driver
# a = 1 
# b = 1 
# sum = 0 
# carry = 0 
# Name : From Input Monitor With BFM
# a = 1 
# b = 1 
# sum = 0 
# carry = 1 
# ** Note: implicit $finish from program    : half_packet.sv(19)
#    Time: 25 ns  Iteration: 0  Instance: /top/t
# 1
# Simulation stop requested.
