
G070_LowPower.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002e24  080000b8  080000b8  000010b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000094  08002edc  08002edc  00003edc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002f70  08002f70  0000400c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08002f70  08002f70  0000400c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08002f70  08002f70  0000400c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002f70  08002f70  00003f70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002f74  08002f74  00003f74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08002f78  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000bc  2000000c  08002f84  0000400c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000c8  08002f84  000040c8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000400c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000099c3  00000000  00000000  00004034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000019c7  00000000  00000000  0000d9f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000aa0  00000000  00000000  0000f3c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000834  00000000  00000000  0000fe60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00014879  00000000  00000000  00010694  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b395  00000000  00000000  00024f0d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00084e18  00000000  00000000  000302a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b50ba  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000025cc  00000000  00000000  000b5100  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007f  00000000  00000000  000b76cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	@ (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	@ (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	@ (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	2000000c 	.word	0x2000000c
 80000d8:	00000000 	.word	0x00000000
 80000dc:	08002ec4 	.word	0x08002ec4

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	@ (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	@ (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	@ (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			@ (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000010 	.word	0x20000010
 80000fc:	08002ec4 	.word	0x08002ec4

08000100 <__udivsi3>:
 8000100:	2200      	movs	r2, #0
 8000102:	0843      	lsrs	r3, r0, #1
 8000104:	428b      	cmp	r3, r1
 8000106:	d374      	bcc.n	80001f2 <__udivsi3+0xf2>
 8000108:	0903      	lsrs	r3, r0, #4
 800010a:	428b      	cmp	r3, r1
 800010c:	d35f      	bcc.n	80001ce <__udivsi3+0xce>
 800010e:	0a03      	lsrs	r3, r0, #8
 8000110:	428b      	cmp	r3, r1
 8000112:	d344      	bcc.n	800019e <__udivsi3+0x9e>
 8000114:	0b03      	lsrs	r3, r0, #12
 8000116:	428b      	cmp	r3, r1
 8000118:	d328      	bcc.n	800016c <__udivsi3+0x6c>
 800011a:	0c03      	lsrs	r3, r0, #16
 800011c:	428b      	cmp	r3, r1
 800011e:	d30d      	bcc.n	800013c <__udivsi3+0x3c>
 8000120:	22ff      	movs	r2, #255	@ 0xff
 8000122:	0209      	lsls	r1, r1, #8
 8000124:	ba12      	rev	r2, r2
 8000126:	0c03      	lsrs	r3, r0, #16
 8000128:	428b      	cmp	r3, r1
 800012a:	d302      	bcc.n	8000132 <__udivsi3+0x32>
 800012c:	1212      	asrs	r2, r2, #8
 800012e:	0209      	lsls	r1, r1, #8
 8000130:	d065      	beq.n	80001fe <__udivsi3+0xfe>
 8000132:	0b03      	lsrs	r3, r0, #12
 8000134:	428b      	cmp	r3, r1
 8000136:	d319      	bcc.n	800016c <__udivsi3+0x6c>
 8000138:	e000      	b.n	800013c <__udivsi3+0x3c>
 800013a:	0a09      	lsrs	r1, r1, #8
 800013c:	0bc3      	lsrs	r3, r0, #15
 800013e:	428b      	cmp	r3, r1
 8000140:	d301      	bcc.n	8000146 <__udivsi3+0x46>
 8000142:	03cb      	lsls	r3, r1, #15
 8000144:	1ac0      	subs	r0, r0, r3
 8000146:	4152      	adcs	r2, r2
 8000148:	0b83      	lsrs	r3, r0, #14
 800014a:	428b      	cmp	r3, r1
 800014c:	d301      	bcc.n	8000152 <__udivsi3+0x52>
 800014e:	038b      	lsls	r3, r1, #14
 8000150:	1ac0      	subs	r0, r0, r3
 8000152:	4152      	adcs	r2, r2
 8000154:	0b43      	lsrs	r3, r0, #13
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x5e>
 800015a:	034b      	lsls	r3, r1, #13
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b03      	lsrs	r3, r0, #12
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x6a>
 8000166:	030b      	lsls	r3, r1, #12
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0ac3      	lsrs	r3, r0, #11
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x76>
 8000172:	02cb      	lsls	r3, r1, #11
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0a83      	lsrs	r3, r0, #10
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x82>
 800017e:	028b      	lsls	r3, r1, #10
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0a43      	lsrs	r3, r0, #9
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x8e>
 800018a:	024b      	lsls	r3, r1, #9
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a03      	lsrs	r3, r0, #8
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x9a>
 8000196:	020b      	lsls	r3, r1, #8
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	d2cd      	bcs.n	800013a <__udivsi3+0x3a>
 800019e:	09c3      	lsrs	r3, r0, #7
 80001a0:	428b      	cmp	r3, r1
 80001a2:	d301      	bcc.n	80001a8 <__udivsi3+0xa8>
 80001a4:	01cb      	lsls	r3, r1, #7
 80001a6:	1ac0      	subs	r0, r0, r3
 80001a8:	4152      	adcs	r2, r2
 80001aa:	0983      	lsrs	r3, r0, #6
 80001ac:	428b      	cmp	r3, r1
 80001ae:	d301      	bcc.n	80001b4 <__udivsi3+0xb4>
 80001b0:	018b      	lsls	r3, r1, #6
 80001b2:	1ac0      	subs	r0, r0, r3
 80001b4:	4152      	adcs	r2, r2
 80001b6:	0943      	lsrs	r3, r0, #5
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xc0>
 80001bc:	014b      	lsls	r3, r1, #5
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0903      	lsrs	r3, r0, #4
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xcc>
 80001c8:	010b      	lsls	r3, r1, #4
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	08c3      	lsrs	r3, r0, #3
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xd8>
 80001d4:	00cb      	lsls	r3, r1, #3
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0883      	lsrs	r3, r0, #2
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xe4>
 80001e0:	008b      	lsls	r3, r1, #2
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0843      	lsrs	r3, r0, #1
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xf0>
 80001ec:	004b      	lsls	r3, r1, #1
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	1a41      	subs	r1, r0, r1
 80001f4:	d200      	bcs.n	80001f8 <__udivsi3+0xf8>
 80001f6:	4601      	mov	r1, r0
 80001f8:	4152      	adcs	r2, r2
 80001fa:	4610      	mov	r0, r2
 80001fc:	4770      	bx	lr
 80001fe:	e7ff      	b.n	8000200 <__udivsi3+0x100>
 8000200:	b501      	push	{r0, lr}
 8000202:	2000      	movs	r0, #0
 8000204:	f000 f806 	bl	8000214 <__aeabi_idiv0>
 8000208:	bd02      	pop	{r1, pc}
 800020a:	46c0      	nop			@ (mov r8, r8)

0800020c <__aeabi_uidivmod>:
 800020c:	2900      	cmp	r1, #0
 800020e:	d0f7      	beq.n	8000200 <__udivsi3+0x100>
 8000210:	e776      	b.n	8000100 <__udivsi3>
 8000212:	4770      	bx	lr

08000214 <__aeabi_idiv0>:
 8000214:	4770      	bx	lr
 8000216:	46c0      	nop			@ (mov r8, r8)

08000218 <HAL_TIM_PeriodElapsedCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000218:	b580      	push	{r7, lr}
 800021a:	b082      	sub	sp, #8
 800021c:	af00      	add	r7, sp, #0
 800021e:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM6)
 8000220:	687b      	ldr	r3, [r7, #4]
 8000222:	681b      	ldr	r3, [r3, #0]
 8000224:	4a32      	ldr	r2, [pc, #200]	@ (80002f0 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8000226:	4293      	cmp	r3, r2
 8000228:	d15d      	bne.n	80002e6 <HAL_TIM_PeriodElapsedCallback+0xce>
	{
		HAL_TIM_Base_Stop(&htim6);
 800022a:	4b32      	ldr	r3, [pc, #200]	@ (80002f4 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 800022c:	0018      	movs	r0, r3
 800022e:	f001 fc4b 	bl	8001ac8 <HAL_TIM_Base_Stop>
	    if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13)== GPIO_PIN_SET)
 8000232:	2380      	movs	r3, #128	@ 0x80
 8000234:	019b      	lsls	r3, r3, #6
 8000236:	4a30      	ldr	r2, [pc, #192]	@ (80002f8 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8000238:	0019      	movs	r1, r3
 800023a:	0010      	movs	r0, r2
 800023c:	f000 fe38 	bl	8000eb0 <HAL_GPIO_ReadPin>
 8000240:	0003      	movs	r3, r0
 8000242:	2b01      	cmp	r3, #1
 8000244:	d14f      	bne.n	80002e6 <HAL_TIM_PeriodElapsedCallback+0xce>
		{

			switch(mode)
 8000246:	4b2d      	ldr	r3, [pc, #180]	@ (80002fc <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8000248:	781b      	ldrb	r3, [r3, #0]
 800024a:	2b03      	cmp	r3, #3
 800024c:	d033      	beq.n	80002b6 <HAL_TIM_PeriodElapsedCallback+0x9e>
 800024e:	dc4a      	bgt.n	80002e6 <HAL_TIM_PeriodElapsedCallback+0xce>
 8000250:	2b02      	cmp	r3, #2
 8000252:	d01f      	beq.n	8000294 <HAL_TIM_PeriodElapsedCallback+0x7c>
 8000254:	dc47      	bgt.n	80002e6 <HAL_TIM_PeriodElapsedCallback+0xce>
 8000256:	2b00      	cmp	r3, #0
 8000258:	d002      	beq.n	8000260 <HAL_TIM_PeriodElapsedCallback+0x48>
 800025a:	2b01      	cmp	r3, #1
 800025c:	d009      	beq.n	8000272 <HAL_TIM_PeriodElapsedCallback+0x5a>
				mode =0;

			}
		}
	}
}
 800025e:	e042      	b.n	80002e6 <HAL_TIM_PeriodElapsedCallback+0xce>
				HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8000260:	4b27      	ldr	r3, [pc, #156]	@ (8000300 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8000262:	2100      	movs	r1, #0
 8000264:	0018      	movs	r0, r3
 8000266:	f001 fd0b 	bl	8001c80 <HAL_TIM_PWM_Start>
				mode= 1;
 800026a:	4b24      	ldr	r3, [pc, #144]	@ (80002fc <HAL_TIM_PeriodElapsedCallback+0xe4>)
 800026c:	2201      	movs	r2, #1
 800026e:	701a      	strb	r2, [r3, #0]
				break;
 8000270:	e039      	b.n	80002e6 <HAL_TIM_PeriodElapsedCallback+0xce>
				__HAL_TIM_SET_AUTORELOAD(&htim3, 999);
 8000272:	4b23      	ldr	r3, [pc, #140]	@ (8000300 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8000274:	681b      	ldr	r3, [r3, #0]
 8000276:	4a23      	ldr	r2, [pc, #140]	@ (8000304 <HAL_TIM_PeriodElapsedCallback+0xec>)
 8000278:	62da      	str	r2, [r3, #44]	@ 0x2c
 800027a:	4b21      	ldr	r3, [pc, #132]	@ (8000300 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 800027c:	4a21      	ldr	r2, [pc, #132]	@ (8000304 <HAL_TIM_PeriodElapsedCallback+0xec>)
 800027e:	60da      	str	r2, [r3, #12]
				TIM3->EGR |= TIM_EGR_UG;  // Triggering UPDATE EVENT, Gives clear feedback on button press
 8000280:	4b21      	ldr	r3, [pc, #132]	@ (8000308 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8000282:	695a      	ldr	r2, [r3, #20]
 8000284:	4b20      	ldr	r3, [pc, #128]	@ (8000308 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8000286:	2101      	movs	r1, #1
 8000288:	430a      	orrs	r2, r1
 800028a:	615a      	str	r2, [r3, #20]
				mode =2;
 800028c:	4b1b      	ldr	r3, [pc, #108]	@ (80002fc <HAL_TIM_PeriodElapsedCallback+0xe4>)
 800028e:	2202      	movs	r2, #2
 8000290:	701a      	strb	r2, [r3, #0]
				break;
 8000292:	e028      	b.n	80002e6 <HAL_TIM_PeriodElapsedCallback+0xce>
				__HAL_TIM_SET_AUTORELOAD(&htim3, 1999);
 8000294:	4b1a      	ldr	r3, [pc, #104]	@ (8000300 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8000296:	681b      	ldr	r3, [r3, #0]
 8000298:	4a1c      	ldr	r2, [pc, #112]	@ (800030c <HAL_TIM_PeriodElapsedCallback+0xf4>)
 800029a:	62da      	str	r2, [r3, #44]	@ 0x2c
 800029c:	4b18      	ldr	r3, [pc, #96]	@ (8000300 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 800029e:	4a1b      	ldr	r2, [pc, #108]	@ (800030c <HAL_TIM_PeriodElapsedCallback+0xf4>)
 80002a0:	60da      	str	r2, [r3, #12]
				TIM3->EGR |= TIM_EGR_UG;  // Triggering UPDATE EVENT, Gives clear feedback on button press
 80002a2:	4b19      	ldr	r3, [pc, #100]	@ (8000308 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 80002a4:	695a      	ldr	r2, [r3, #20]
 80002a6:	4b18      	ldr	r3, [pc, #96]	@ (8000308 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 80002a8:	2101      	movs	r1, #1
 80002aa:	430a      	orrs	r2, r1
 80002ac:	615a      	str	r2, [r3, #20]
				mode = 3;
 80002ae:	4b13      	ldr	r3, [pc, #76]	@ (80002fc <HAL_TIM_PeriodElapsedCallback+0xe4>)
 80002b0:	2203      	movs	r2, #3
 80002b2:	701a      	strb	r2, [r3, #0]
				break;
 80002b4:	e017      	b.n	80002e6 <HAL_TIM_PeriodElapsedCallback+0xce>
				__HAL_TIM_SET_AUTORELOAD(&htim3, 499);
 80002b6:	4b12      	ldr	r3, [pc, #72]	@ (8000300 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 80002b8:	681b      	ldr	r3, [r3, #0]
 80002ba:	22f4      	movs	r2, #244	@ 0xf4
 80002bc:	32ff      	adds	r2, #255	@ 0xff
 80002be:	62da      	str	r2, [r3, #44]	@ 0x2c
 80002c0:	4b0f      	ldr	r3, [pc, #60]	@ (8000300 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 80002c2:	22f4      	movs	r2, #244	@ 0xf4
 80002c4:	32ff      	adds	r2, #255	@ 0xff
 80002c6:	60da      	str	r2, [r3, #12]
				TIM3->EGR |= TIM_EGR_UG;  // Triggering UPDATE EVENT, Gives clear feedback on button press
 80002c8:	4b0f      	ldr	r3, [pc, #60]	@ (8000308 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 80002ca:	695a      	ldr	r2, [r3, #20]
 80002cc:	4b0e      	ldr	r3, [pc, #56]	@ (8000308 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 80002ce:	2101      	movs	r1, #1
 80002d0:	430a      	orrs	r2, r1
 80002d2:	615a      	str	r2, [r3, #20]
				HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_1);
 80002d4:	4b0a      	ldr	r3, [pc, #40]	@ (8000300 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 80002d6:	2100      	movs	r1, #0
 80002d8:	0018      	movs	r0, r3
 80002da:	f001 fdb5 	bl	8001e48 <HAL_TIM_PWM_Stop>
				mode =0;
 80002de:	4b07      	ldr	r3, [pc, #28]	@ (80002fc <HAL_TIM_PeriodElapsedCallback+0xe4>)
 80002e0:	2200      	movs	r2, #0
 80002e2:	701a      	strb	r2, [r3, #0]
}
 80002e4:	e7ff      	b.n	80002e6 <HAL_TIM_PeriodElapsedCallback+0xce>
 80002e6:	46c0      	nop			@ (mov r8, r8)
 80002e8:	46bd      	mov	sp, r7
 80002ea:	b002      	add	sp, #8
 80002ec:	bd80      	pop	{r7, pc}
 80002ee:	46c0      	nop			@ (mov r8, r8)
 80002f0:	40001000 	.word	0x40001000
 80002f4:	20000074 	.word	0x20000074
 80002f8:	50000800 	.word	0x50000800
 80002fc:	200000c0 	.word	0x200000c0
 8000300:	20000028 	.word	0x20000028
 8000304:	000003e7 	.word	0x000003e7
 8000308:	40000400 	.word	0x40000400
 800030c:	000007cf 	.word	0x000007cf

08000310 <HAL_GPIO_EXTI_Rising_Callback>:

void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8000310:	b580      	push	{r7, lr}
 8000312:	b082      	sub	sp, #8
 8000314:	af00      	add	r7, sp, #0
 8000316:	0002      	movs	r2, r0
 8000318:	1dbb      	adds	r3, r7, #6
 800031a:	801a      	strh	r2, [r3, #0]
	if(GPIO_Pin == GPIO_PIN_13)
 800031c:	1dbb      	adds	r3, r7, #6
 800031e:	881a      	ldrh	r2, [r3, #0]
 8000320:	2380      	movs	r3, #128	@ 0x80
 8000322:	019b      	lsls	r3, r3, #6
 8000324:	429a      	cmp	r2, r3
 8000326:	d103      	bne.n	8000330 <HAL_GPIO_EXTI_Rising_Callback+0x20>
	{
		//Start TIM 6 for Debouncing
		HAL_TIM_Base_Start_IT(&htim6);
 8000328:	4b03      	ldr	r3, [pc, #12]	@ (8000338 <HAL_GPIO_EXTI_Rising_Callback+0x28>)
 800032a:	0018      	movs	r0, r3
 800032c:	f001 fbf2 	bl	8001b14 <HAL_TIM_Base_Start_IT>
	}
}
 8000330:	46c0      	nop			@ (mov r8, r8)
 8000332:	46bd      	mov	sp, r7
 8000334:	b002      	add	sp, #8
 8000336:	bd80      	pop	{r7, pc}
 8000338:	20000074 	.word	0x20000074

0800033c <LOW_POWER_CLK_CONFIG>:

void LOW_POWER_CLK_CONFIG(void)
{
 800033c:	b590      	push	{r4, r7, lr}
 800033e:	b09f      	sub	sp, #124	@ 0x7c
 8000340:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_LSI_init_Struct = {0};
 8000342:	2444      	movs	r4, #68	@ 0x44
 8000344:	193b      	adds	r3, r7, r4
 8000346:	0018      	movs	r0, r3
 8000348:	2334      	movs	r3, #52	@ 0x34
 800034a:	001a      	movs	r2, r3
 800034c:	2100      	movs	r1, #0
 800034e:	f002 fd8d 	bl	8002e6c <memset>
  RCC_OscInitTypeDef RCC_HSI_delete_Struct = {0};
 8000352:	2310      	movs	r3, #16
 8000354:	18fb      	adds	r3, r7, r3
 8000356:	0018      	movs	r0, r3
 8000358:	2334      	movs	r3, #52	@ 0x34
 800035a:	001a      	movs	r2, r3
 800035c:	2100      	movs	r1, #0
 800035e:	f002 fd85 	bl	8002e6c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000362:	003b      	movs	r3, r7
 8000364:	0018      	movs	r0, r3
 8000366:	2310      	movs	r3, #16
 8000368:	001a      	movs	r2, r3
 800036a:	2100      	movs	r1, #0
 800036c:	f002 fd7e 	bl	8002e6c <memset>

  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000370:	2380      	movs	r3, #128	@ 0x80
 8000372:	00db      	lsls	r3, r3, #3
 8000374:	0018      	movs	r0, r3
 8000376:	f000 fe31 	bl	8000fdc <HAL_PWREx_ControlVoltageScaling>

   // Configure the LSI oscillator
  RCC_LSI_init_Struct.OscillatorType = RCC_OSCILLATORTYPE_LSI;
 800037a:	193b      	adds	r3, r7, r4
 800037c:	2208      	movs	r2, #8
 800037e:	601a      	str	r2, [r3, #0]
  RCC_LSI_init_Struct.LSIState = RCC_LSI_ON;  // Enable LSI
 8000380:	193b      	adds	r3, r7, r4
 8000382:	2201      	movs	r2, #1
 8000384:	619a      	str	r2, [r3, #24]
  RCC_LSI_init_Struct.PLL.PLLState = RCC_PLL_NONE;  // No PLL configuration
 8000386:	193b      	adds	r3, r7, r4
 8000388:	2200      	movs	r2, #0
 800038a:	61da      	str	r2, [r3, #28]

  if (HAL_RCC_OscConfig(&RCC_LSI_init_Struct) != HAL_OK)
 800038c:	193b      	adds	r3, r7, r4
 800038e:	0018      	movs	r0, r3
 8000390:	f000 fea8 	bl	80010e4 <HAL_RCC_OscConfig>
 8000394:	1e03      	subs	r3, r0, #0
 8000396:	d003      	beq.n	80003a0 <LOW_POWER_CLK_CONFIG+0x64>
  {
	  Error_Handler();
 8000398:	f000 f9b4 	bl	8000704 <Error_Handler>
  }

  // Wait until LSI is ready
  while (!(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY)))
 800039c:	e000      	b.n	80003a0 <LOW_POWER_CLK_CONFIG+0x64>
  {
      __NOP();  // Wait for LSI to stabilize
 800039e:	46c0      	nop			@ (mov r8, r8)
  while (!(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY)))
 80003a0:	4b1d      	ldr	r3, [pc, #116]	@ (8000418 <LOW_POWER_CLK_CONFIG+0xdc>)
 80003a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80003a4:	2202      	movs	r2, #2
 80003a6:	4013      	ands	r3, r2
 80003a8:	d0f9      	beq.n	800039e <LOW_POWER_CLK_CONFIG+0x62>
  }

  //Configue LSI as SYSCLK
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_SYSCLK;
 80003aa:	003b      	movs	r3, r7
 80003ac:	2201      	movs	r2, #1
 80003ae:	601a      	str	r2, [r3, #0]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_LSI;
 80003b0:	003b      	movs	r3, r7
 80003b2:	2203      	movs	r2, #3
 80003b4:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003b6:	003b      	movs	r3, r7
 80003b8:	2200      	movs	r2, #0
 80003ba:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80003bc:	003b      	movs	r3, r7
 80003be:	2200      	movs	r2, #0
 80003c0:	60da      	str	r2, [r3, #12]
  HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0);
 80003c2:	003b      	movs	r3, r7
 80003c4:	2100      	movs	r1, #0
 80003c6:	0018      	movs	r0, r3
 80003c8:	f001 f99c 	bl	8001704 <HAL_RCC_ClockConfig>


  //Disabling HSI
  RCC_HSI_delete_Struct.OscillatorType = RCC_OSCILLATORTYPE_NONE;
 80003cc:	2110      	movs	r1, #16
 80003ce:	187b      	adds	r3, r7, r1
 80003d0:	2200      	movs	r2, #0
 80003d2:	601a      	str	r2, [r3, #0]
  RCC_HSI_delete_Struct.HSIState = RCC_HSI_OFF;
 80003d4:	187b      	adds	r3, r7, r1
 80003d6:	2200      	movs	r2, #0
 80003d8:	60da      	str	r2, [r3, #12]
  HAL_RCC_OscConfig(&RCC_HSI_delete_Struct);
 80003da:	187b      	adds	r3, r7, r1
 80003dc:	0018      	movs	r0, r3
 80003de:	f000 fe81 	bl	80010e4 <HAL_RCC_OscConfig>

  // Wait until HSI is off
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY))
 80003e2:	e000      	b.n	80003e6 <LOW_POWER_CLK_CONFIG+0xaa>
  {
      __NOP();
 80003e4:	46c0      	nop			@ (mov r8, r8)
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY))
 80003e6:	4b0c      	ldr	r3, [pc, #48]	@ (8000418 <LOW_POWER_CLK_CONFIG+0xdc>)
 80003e8:	681a      	ldr	r2, [r3, #0]
 80003ea:	2380      	movs	r3, #128	@ 0x80
 80003ec:	00db      	lsls	r3, r3, #3
 80003ee:	4013      	ands	r3, r2
 80003f0:	d1f8      	bne.n	80003e4 <LOW_POWER_CLK_CONFIG+0xa8>
  }

  // MAKE sure PLL is disabled
  RCC->CR &= ~RCC_CR_PLLON;  // Disable PLL
 80003f2:	4b09      	ldr	r3, [pc, #36]	@ (8000418 <LOW_POWER_CLK_CONFIG+0xdc>)
 80003f4:	681a      	ldr	r2, [r3, #0]
 80003f6:	4b08      	ldr	r3, [pc, #32]	@ (8000418 <LOW_POWER_CLK_CONFIG+0xdc>)
 80003f8:	4908      	ldr	r1, [pc, #32]	@ (800041c <LOW_POWER_CLK_CONFIG+0xe0>)
 80003fa:	400a      	ands	r2, r1
 80003fc:	601a      	str	r2, [r3, #0]
  while((RCC->CR & RCC_CR_PLLRDY) != 0);  // Wait for PLL to stop
 80003fe:	46c0      	nop			@ (mov r8, r8)
 8000400:	4b05      	ldr	r3, [pc, #20]	@ (8000418 <LOW_POWER_CLK_CONFIG+0xdc>)
 8000402:	681a      	ldr	r2, [r3, #0]
 8000404:	2380      	movs	r3, #128	@ 0x80
 8000406:	049b      	lsls	r3, r3, #18
 8000408:	4013      	ands	r3, r2
 800040a:	d1f9      	bne.n	8000400 <LOW_POWER_CLK_CONFIG+0xc4>


}
 800040c:	46c0      	nop			@ (mov r8, r8)
 800040e:	46c0      	nop			@ (mov r8, r8)
 8000410:	46bd      	mov	sp, r7
 8000412:	b01f      	add	sp, #124	@ 0x7c
 8000414:	bd90      	pop	{r4, r7, pc}
 8000416:	46c0      	nop			@ (mov r8, r8)
 8000418:	40021000 	.word	0x40021000
 800041c:	feffffff 	.word	0xfeffffff

08000420 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000420:	b580      	push	{r7, lr}
 8000422:	b082      	sub	sp, #8
 8000424:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000426:	f000 fa6d 	bl	8000904 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800042a:	f000 f825 	bl	8000478 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800042e:	f000 f925 	bl	800067c <MX_GPIO_Init>
  MX_TIM3_Init();
 8000432:	f000 f869 	bl	8000508 <MX_TIM3_Init>
  MX_TIM6_Init();
 8000436:	f000 f8e7 	bl	8000608 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  __HAL_RCC_PWR_CLK_ENABLE();
 800043a:	4b0e      	ldr	r3, [pc, #56]	@ (8000474 <main+0x54>)
 800043c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800043e:	4b0d      	ldr	r3, [pc, #52]	@ (8000474 <main+0x54>)
 8000440:	2180      	movs	r1, #128	@ 0x80
 8000442:	0549      	lsls	r1, r1, #21
 8000444:	430a      	orrs	r2, r1
 8000446:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000448:	4b0a      	ldr	r3, [pc, #40]	@ (8000474 <main+0x54>)
 800044a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800044c:	2380      	movs	r3, #128	@ 0x80
 800044e:	055b      	lsls	r3, r3, #21
 8000450:	4013      	ands	r3, r2
 8000452:	607b      	str	r3, [r7, #4]
 8000454:	687b      	ldr	r3, [r7, #4]

  LOW_POWER_CLK_CONFIG();
 8000456:	f7ff ff71 	bl	800033c <LOW_POWER_CLK_CONFIG>

  // Suspend the Systick Interrupt
  HAL_SuspendTick();
 800045a:	f000 fad9 	bl	8000a10 <HAL_SuspendTick>

  //Enable the Sleep on Exit bit to make sure the processor goes back to SLEEP
  //after an interrupt has been serviced
  HAL_PWR_EnableSleepOnExit();
 800045e:	f000 fdaf 	bl	8000fc0 <HAL_PWR_EnableSleepOnExit>
   * Enter Sleep mode with the PWR_LOWPOWERREGULATOR_ON to make sure it
   * runs on Low-Power Run and Low-Power Sleep mode.
   * We also make sure to enable PWR_SLEEPENTRY_WFI so that the cpu wakes
   * up from Low-Power Sleep Mode when the button EXTI interrupt is triggered
   */
  HAL_PWR_EnterSLEEPMode(PWR_LOWPOWERREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 8000462:	2380      	movs	r3, #128	@ 0x80
 8000464:	01db      	lsls	r3, r3, #7
 8000466:	2101      	movs	r1, #1
 8000468:	0018      	movs	r0, r3
 800046a:	f000 fd73 	bl	8000f54 <HAL_PWR_EnterSLEEPMode>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800046e:	46c0      	nop			@ (mov r8, r8)
 8000470:	e7fd      	b.n	800046e <main+0x4e>
 8000472:	46c0      	nop			@ (mov r8, r8)
 8000474:	40021000 	.word	0x40021000

08000478 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000478:	b590      	push	{r4, r7, lr}
 800047a:	b093      	sub	sp, #76	@ 0x4c
 800047c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800047e:	2414      	movs	r4, #20
 8000480:	193b      	adds	r3, r7, r4
 8000482:	0018      	movs	r0, r3
 8000484:	2334      	movs	r3, #52	@ 0x34
 8000486:	001a      	movs	r2, r3
 8000488:	2100      	movs	r1, #0
 800048a:	f002 fcef 	bl	8002e6c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800048e:	1d3b      	adds	r3, r7, #4
 8000490:	0018      	movs	r0, r3
 8000492:	2310      	movs	r3, #16
 8000494:	001a      	movs	r2, r3
 8000496:	2100      	movs	r1, #0
 8000498:	f002 fce8 	bl	8002e6c <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800049c:	2380      	movs	r3, #128	@ 0x80
 800049e:	009b      	lsls	r3, r3, #2
 80004a0:	0018      	movs	r0, r3
 80004a2:	f000 fd9b 	bl	8000fdc <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80004a6:	193b      	adds	r3, r7, r4
 80004a8:	2202      	movs	r2, #2
 80004aa:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80004ac:	193b      	adds	r3, r7, r4
 80004ae:	2280      	movs	r2, #128	@ 0x80
 80004b0:	0052      	lsls	r2, r2, #1
 80004b2:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80004b4:	193b      	adds	r3, r7, r4
 80004b6:	2200      	movs	r2, #0
 80004b8:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80004ba:	193b      	adds	r3, r7, r4
 80004bc:	2240      	movs	r2, #64	@ 0x40
 80004be:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80004c0:	193b      	adds	r3, r7, r4
 80004c2:	2200      	movs	r2, #0
 80004c4:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80004c6:	193b      	adds	r3, r7, r4
 80004c8:	0018      	movs	r0, r3
 80004ca:	f000 fe0b 	bl	80010e4 <HAL_RCC_OscConfig>
 80004ce:	1e03      	subs	r3, r0, #0
 80004d0:	d001      	beq.n	80004d6 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 80004d2:	f000 f917 	bl	8000704 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80004d6:	1d3b      	adds	r3, r7, #4
 80004d8:	2207      	movs	r2, #7
 80004da:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80004dc:	1d3b      	adds	r3, r7, #4
 80004de:	2200      	movs	r2, #0
 80004e0:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80004e2:	1d3b      	adds	r3, r7, #4
 80004e4:	2200      	movs	r2, #0
 80004e6:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80004e8:	1d3b      	adds	r3, r7, #4
 80004ea:	2200      	movs	r2, #0
 80004ec:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80004ee:	1d3b      	adds	r3, r7, #4
 80004f0:	2100      	movs	r1, #0
 80004f2:	0018      	movs	r0, r3
 80004f4:	f001 f906 	bl	8001704 <HAL_RCC_ClockConfig>
 80004f8:	1e03      	subs	r3, r0, #0
 80004fa:	d001      	beq.n	8000500 <SystemClock_Config+0x88>
  {
    Error_Handler();
 80004fc:	f000 f902 	bl	8000704 <Error_Handler>
  }
}
 8000500:	46c0      	nop			@ (mov r8, r8)
 8000502:	46bd      	mov	sp, r7
 8000504:	b013      	add	sp, #76	@ 0x4c
 8000506:	bd90      	pop	{r4, r7, pc}

08000508 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000508:	b580      	push	{r7, lr}
 800050a:	b08e      	sub	sp, #56	@ 0x38
 800050c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800050e:	2328      	movs	r3, #40	@ 0x28
 8000510:	18fb      	adds	r3, r7, r3
 8000512:	0018      	movs	r0, r3
 8000514:	2310      	movs	r3, #16
 8000516:	001a      	movs	r2, r3
 8000518:	2100      	movs	r1, #0
 800051a:	f002 fca7 	bl	8002e6c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800051e:	231c      	movs	r3, #28
 8000520:	18fb      	adds	r3, r7, r3
 8000522:	0018      	movs	r0, r3
 8000524:	230c      	movs	r3, #12
 8000526:	001a      	movs	r2, r3
 8000528:	2100      	movs	r1, #0
 800052a:	f002 fc9f 	bl	8002e6c <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800052e:	003b      	movs	r3, r7
 8000530:	0018      	movs	r0, r3
 8000532:	231c      	movs	r3, #28
 8000534:	001a      	movs	r2, r3
 8000536:	2100      	movs	r1, #0
 8000538:	f002 fc98 	bl	8002e6c <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800053c:	4b30      	ldr	r3, [pc, #192]	@ (8000600 <MX_TIM3_Init+0xf8>)
 800053e:	4a31      	ldr	r2, [pc, #196]	@ (8000604 <MX_TIM3_Init+0xfc>)
 8000540:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 31;
 8000542:	4b2f      	ldr	r3, [pc, #188]	@ (8000600 <MX_TIM3_Init+0xf8>)
 8000544:	221f      	movs	r2, #31
 8000546:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000548:	4b2d      	ldr	r3, [pc, #180]	@ (8000600 <MX_TIM3_Init+0xf8>)
 800054a:	2200      	movs	r2, #0
 800054c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 499;
 800054e:	4b2c      	ldr	r3, [pc, #176]	@ (8000600 <MX_TIM3_Init+0xf8>)
 8000550:	22f4      	movs	r2, #244	@ 0xf4
 8000552:	32ff      	adds	r2, #255	@ 0xff
 8000554:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000556:	4b2a      	ldr	r3, [pc, #168]	@ (8000600 <MX_TIM3_Init+0xf8>)
 8000558:	2200      	movs	r2, #0
 800055a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800055c:	4b28      	ldr	r3, [pc, #160]	@ (8000600 <MX_TIM3_Init+0xf8>)
 800055e:	2280      	movs	r2, #128	@ 0x80
 8000560:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000562:	4b27      	ldr	r3, [pc, #156]	@ (8000600 <MX_TIM3_Init+0xf8>)
 8000564:	0018      	movs	r0, r3
 8000566:	f001 fa57 	bl	8001a18 <HAL_TIM_Base_Init>
 800056a:	1e03      	subs	r3, r0, #0
 800056c:	d001      	beq.n	8000572 <MX_TIM3_Init+0x6a>
  {
    Error_Handler();
 800056e:	f000 f8c9 	bl	8000704 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000572:	2128      	movs	r1, #40	@ 0x28
 8000574:	187b      	adds	r3, r7, r1
 8000576:	2280      	movs	r2, #128	@ 0x80
 8000578:	0152      	lsls	r2, r2, #5
 800057a:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800057c:	187a      	adds	r2, r7, r1
 800057e:	4b20      	ldr	r3, [pc, #128]	@ (8000600 <MX_TIM3_Init+0xf8>)
 8000580:	0011      	movs	r1, r2
 8000582:	0018      	movs	r0, r3
 8000584:	f001 fef4 	bl	8002370 <HAL_TIM_ConfigClockSource>
 8000588:	1e03      	subs	r3, r0, #0
 800058a:	d001      	beq.n	8000590 <MX_TIM3_Init+0x88>
  {
    Error_Handler();
 800058c:	f000 f8ba 	bl	8000704 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000590:	4b1b      	ldr	r3, [pc, #108]	@ (8000600 <MX_TIM3_Init+0xf8>)
 8000592:	0018      	movs	r0, r3
 8000594:	f001 fb14 	bl	8001bc0 <HAL_TIM_PWM_Init>
 8000598:	1e03      	subs	r3, r0, #0
 800059a:	d001      	beq.n	80005a0 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 800059c:	f000 f8b2 	bl	8000704 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80005a0:	211c      	movs	r1, #28
 80005a2:	187b      	adds	r3, r7, r1
 80005a4:	2200      	movs	r2, #0
 80005a6:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80005a8:	187b      	adds	r3, r7, r1
 80005aa:	2200      	movs	r2, #0
 80005ac:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80005ae:	187a      	adds	r2, r7, r1
 80005b0:	4b13      	ldr	r3, [pc, #76]	@ (8000600 <MX_TIM3_Init+0xf8>)
 80005b2:	0011      	movs	r1, r2
 80005b4:	0018      	movs	r0, r3
 80005b6:	f002 fbd9 	bl	8002d6c <HAL_TIMEx_MasterConfigSynchronization>
 80005ba:	1e03      	subs	r3, r0, #0
 80005bc:	d001      	beq.n	80005c2 <MX_TIM3_Init+0xba>
  {
    Error_Handler();
 80005be:	f000 f8a1 	bl	8000704 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80005c2:	003b      	movs	r3, r7
 80005c4:	2260      	movs	r2, #96	@ 0x60
 80005c6:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 249;
 80005c8:	003b      	movs	r3, r7
 80005ca:	22f9      	movs	r2, #249	@ 0xf9
 80005cc:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80005ce:	003b      	movs	r3, r7
 80005d0:	2200      	movs	r2, #0
 80005d2:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80005d4:	003b      	movs	r3, r7
 80005d6:	2200      	movs	r2, #0
 80005d8:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80005da:	0039      	movs	r1, r7
 80005dc:	4b08      	ldr	r3, [pc, #32]	@ (8000600 <MX_TIM3_Init+0xf8>)
 80005de:	2200      	movs	r2, #0
 80005e0:	0018      	movs	r0, r3
 80005e2:	f001 fdc5 	bl	8002170 <HAL_TIM_PWM_ConfigChannel>
 80005e6:	1e03      	subs	r3, r0, #0
 80005e8:	d001      	beq.n	80005ee <MX_TIM3_Init+0xe6>
  {
    Error_Handler();
 80005ea:	f000 f88b 	bl	8000704 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80005ee:	4b04      	ldr	r3, [pc, #16]	@ (8000600 <MX_TIM3_Init+0xf8>)
 80005f0:	0018      	movs	r0, r3
 80005f2:	f000 f8eb 	bl	80007cc <HAL_TIM_MspPostInit>

}
 80005f6:	46c0      	nop			@ (mov r8, r8)
 80005f8:	46bd      	mov	sp, r7
 80005fa:	b00e      	add	sp, #56	@ 0x38
 80005fc:	bd80      	pop	{r7, pc}
 80005fe:	46c0      	nop			@ (mov r8, r8)
 8000600:	20000028 	.word	0x20000028
 8000604:	40000400 	.word	0x40000400

08000608 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	b084      	sub	sp, #16
 800060c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800060e:	1d3b      	adds	r3, r7, #4
 8000610:	0018      	movs	r0, r3
 8000612:	230c      	movs	r3, #12
 8000614:	001a      	movs	r2, r3
 8000616:	2100      	movs	r1, #0
 8000618:	f002 fc28 	bl	8002e6c <memset>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800061c:	4b15      	ldr	r3, [pc, #84]	@ (8000674 <MX_TIM6_Init+0x6c>)
 800061e:	4a16      	ldr	r2, [pc, #88]	@ (8000678 <MX_TIM6_Init+0x70>)
 8000620:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 31;
 8000622:	4b14      	ldr	r3, [pc, #80]	@ (8000674 <MX_TIM6_Init+0x6c>)
 8000624:	221f      	movs	r2, #31
 8000626:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000628:	4b12      	ldr	r3, [pc, #72]	@ (8000674 <MX_TIM6_Init+0x6c>)
 800062a:	2200      	movs	r2, #0
 800062c:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 199;
 800062e:	4b11      	ldr	r3, [pc, #68]	@ (8000674 <MX_TIM6_Init+0x6c>)
 8000630:	22c7      	movs	r2, #199	@ 0xc7
 8000632:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000634:	4b0f      	ldr	r3, [pc, #60]	@ (8000674 <MX_TIM6_Init+0x6c>)
 8000636:	2200      	movs	r2, #0
 8000638:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800063a:	4b0e      	ldr	r3, [pc, #56]	@ (8000674 <MX_TIM6_Init+0x6c>)
 800063c:	0018      	movs	r0, r3
 800063e:	f001 f9eb 	bl	8001a18 <HAL_TIM_Base_Init>
 8000642:	1e03      	subs	r3, r0, #0
 8000644:	d001      	beq.n	800064a <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8000646:	f000 f85d 	bl	8000704 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800064a:	1d3b      	adds	r3, r7, #4
 800064c:	2200      	movs	r2, #0
 800064e:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000650:	1d3b      	adds	r3, r7, #4
 8000652:	2200      	movs	r2, #0
 8000654:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000656:	1d3a      	adds	r2, r7, #4
 8000658:	4b06      	ldr	r3, [pc, #24]	@ (8000674 <MX_TIM6_Init+0x6c>)
 800065a:	0011      	movs	r1, r2
 800065c:	0018      	movs	r0, r3
 800065e:	f002 fb85 	bl	8002d6c <HAL_TIMEx_MasterConfigSynchronization>
 8000662:	1e03      	subs	r3, r0, #0
 8000664:	d001      	beq.n	800066a <MX_TIM6_Init+0x62>
  {
    Error_Handler();
 8000666:	f000 f84d 	bl	8000704 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800066a:	46c0      	nop			@ (mov r8, r8)
 800066c:	46bd      	mov	sp, r7
 800066e:	b004      	add	sp, #16
 8000670:	bd80      	pop	{r7, pc}
 8000672:	46c0      	nop			@ (mov r8, r8)
 8000674:	20000074 	.word	0x20000074
 8000678:	40001000 	.word	0x40001000

0800067c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800067c:	b590      	push	{r4, r7, lr}
 800067e:	b089      	sub	sp, #36	@ 0x24
 8000680:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000682:	240c      	movs	r4, #12
 8000684:	193b      	adds	r3, r7, r4
 8000686:	0018      	movs	r0, r3
 8000688:	2314      	movs	r3, #20
 800068a:	001a      	movs	r2, r3
 800068c:	2100      	movs	r1, #0
 800068e:	f002 fbed 	bl	8002e6c <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000692:	4b1a      	ldr	r3, [pc, #104]	@ (80006fc <MX_GPIO_Init+0x80>)
 8000694:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000696:	4b19      	ldr	r3, [pc, #100]	@ (80006fc <MX_GPIO_Init+0x80>)
 8000698:	2104      	movs	r1, #4
 800069a:	430a      	orrs	r2, r1
 800069c:	635a      	str	r2, [r3, #52]	@ 0x34
 800069e:	4b17      	ldr	r3, [pc, #92]	@ (80006fc <MX_GPIO_Init+0x80>)
 80006a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80006a2:	2204      	movs	r2, #4
 80006a4:	4013      	ands	r3, r2
 80006a6:	60bb      	str	r3, [r7, #8]
 80006a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006aa:	4b14      	ldr	r3, [pc, #80]	@ (80006fc <MX_GPIO_Init+0x80>)
 80006ac:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80006ae:	4b13      	ldr	r3, [pc, #76]	@ (80006fc <MX_GPIO_Init+0x80>)
 80006b0:	2101      	movs	r1, #1
 80006b2:	430a      	orrs	r2, r1
 80006b4:	635a      	str	r2, [r3, #52]	@ 0x34
 80006b6:	4b11      	ldr	r3, [pc, #68]	@ (80006fc <MX_GPIO_Init+0x80>)
 80006b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80006ba:	2201      	movs	r2, #1
 80006bc:	4013      	ands	r3, r2
 80006be:	607b      	str	r3, [r7, #4]
 80006c0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80006c2:	193b      	adds	r3, r7, r4
 80006c4:	2280      	movs	r2, #128	@ 0x80
 80006c6:	0192      	lsls	r2, r2, #6
 80006c8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80006ca:	193b      	adds	r3, r7, r4
 80006cc:	2288      	movs	r2, #136	@ 0x88
 80006ce:	0352      	lsls	r2, r2, #13
 80006d0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006d2:	193b      	adds	r3, r7, r4
 80006d4:	2200      	movs	r2, #0
 80006d6:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80006d8:	193b      	adds	r3, r7, r4
 80006da:	4a09      	ldr	r2, [pc, #36]	@ (8000700 <MX_GPIO_Init+0x84>)
 80006dc:	0019      	movs	r1, r3
 80006de:	0010      	movs	r0, r2
 80006e0:	f000 fa82 	bl	8000be8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 80006e4:	2200      	movs	r2, #0
 80006e6:	2100      	movs	r1, #0
 80006e8:	2007      	movs	r0, #7
 80006ea:	f000 fa4b 	bl	8000b84 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 80006ee:	2007      	movs	r0, #7
 80006f0:	f000 fa5d 	bl	8000bae <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80006f4:	46c0      	nop			@ (mov r8, r8)
 80006f6:	46bd      	mov	sp, r7
 80006f8:	b009      	add	sp, #36	@ 0x24
 80006fa:	bd90      	pop	{r4, r7, pc}
 80006fc:	40021000 	.word	0x40021000
 8000700:	50000800 	.word	0x50000800

08000704 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000708:	b672      	cpsid	i
}
 800070a:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800070c:	46c0      	nop			@ (mov r8, r8)
 800070e:	e7fd      	b.n	800070c <Error_Handler+0x8>

08000710 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	b082      	sub	sp, #8
 8000714:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000716:	4b0f      	ldr	r3, [pc, #60]	@ (8000754 <HAL_MspInit+0x44>)
 8000718:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800071a:	4b0e      	ldr	r3, [pc, #56]	@ (8000754 <HAL_MspInit+0x44>)
 800071c:	2101      	movs	r1, #1
 800071e:	430a      	orrs	r2, r1
 8000720:	641a      	str	r2, [r3, #64]	@ 0x40
 8000722:	4b0c      	ldr	r3, [pc, #48]	@ (8000754 <HAL_MspInit+0x44>)
 8000724:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000726:	2201      	movs	r2, #1
 8000728:	4013      	ands	r3, r2
 800072a:	607b      	str	r3, [r7, #4]
 800072c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800072e:	4b09      	ldr	r3, [pc, #36]	@ (8000754 <HAL_MspInit+0x44>)
 8000730:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000732:	4b08      	ldr	r3, [pc, #32]	@ (8000754 <HAL_MspInit+0x44>)
 8000734:	2180      	movs	r1, #128	@ 0x80
 8000736:	0549      	lsls	r1, r1, #21
 8000738:	430a      	orrs	r2, r1
 800073a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800073c:	4b05      	ldr	r3, [pc, #20]	@ (8000754 <HAL_MspInit+0x44>)
 800073e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000740:	2380      	movs	r3, #128	@ 0x80
 8000742:	055b      	lsls	r3, r3, #21
 8000744:	4013      	ands	r3, r2
 8000746:	603b      	str	r3, [r7, #0]
 8000748:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800074a:	46c0      	nop			@ (mov r8, r8)
 800074c:	46bd      	mov	sp, r7
 800074e:	b002      	add	sp, #8
 8000750:	bd80      	pop	{r7, pc}
 8000752:	46c0      	nop			@ (mov r8, r8)
 8000754:	40021000 	.word	0x40021000

08000758 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000758:	b580      	push	{r7, lr}
 800075a:	b084      	sub	sp, #16
 800075c:	af00      	add	r7, sp, #0
 800075e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	4a16      	ldr	r2, [pc, #88]	@ (80007c0 <HAL_TIM_Base_MspInit+0x68>)
 8000766:	4293      	cmp	r3, r2
 8000768:	d10c      	bne.n	8000784 <HAL_TIM_Base_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800076a:	4b16      	ldr	r3, [pc, #88]	@ (80007c4 <HAL_TIM_Base_MspInit+0x6c>)
 800076c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800076e:	4b15      	ldr	r3, [pc, #84]	@ (80007c4 <HAL_TIM_Base_MspInit+0x6c>)
 8000770:	2102      	movs	r1, #2
 8000772:	430a      	orrs	r2, r1
 8000774:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000776:	4b13      	ldr	r3, [pc, #76]	@ (80007c4 <HAL_TIM_Base_MspInit+0x6c>)
 8000778:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800077a:	2202      	movs	r2, #2
 800077c:	4013      	ands	r3, r2
 800077e:	60fb      	str	r3, [r7, #12]
 8000780:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM6_MspInit 1 */

    /* USER CODE END TIM6_MspInit 1 */
  }

}
 8000782:	e018      	b.n	80007b6 <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM6)
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	681b      	ldr	r3, [r3, #0]
 8000788:	4a0f      	ldr	r2, [pc, #60]	@ (80007c8 <HAL_TIM_Base_MspInit+0x70>)
 800078a:	4293      	cmp	r3, r2
 800078c:	d113      	bne.n	80007b6 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM6_CLK_ENABLE();
 800078e:	4b0d      	ldr	r3, [pc, #52]	@ (80007c4 <HAL_TIM_Base_MspInit+0x6c>)
 8000790:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000792:	4b0c      	ldr	r3, [pc, #48]	@ (80007c4 <HAL_TIM_Base_MspInit+0x6c>)
 8000794:	2110      	movs	r1, #16
 8000796:	430a      	orrs	r2, r1
 8000798:	63da      	str	r2, [r3, #60]	@ 0x3c
 800079a:	4b0a      	ldr	r3, [pc, #40]	@ (80007c4 <HAL_TIM_Base_MspInit+0x6c>)
 800079c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800079e:	2210      	movs	r2, #16
 80007a0:	4013      	ands	r3, r2
 80007a2:	60bb      	str	r3, [r7, #8]
 80007a4:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 80007a6:	2200      	movs	r2, #0
 80007a8:	2100      	movs	r1, #0
 80007aa:	2011      	movs	r0, #17
 80007ac:	f000 f9ea 	bl	8000b84 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 80007b0:	2011      	movs	r0, #17
 80007b2:	f000 f9fc 	bl	8000bae <HAL_NVIC_EnableIRQ>
}
 80007b6:	46c0      	nop			@ (mov r8, r8)
 80007b8:	46bd      	mov	sp, r7
 80007ba:	b004      	add	sp, #16
 80007bc:	bd80      	pop	{r7, pc}
 80007be:	46c0      	nop			@ (mov r8, r8)
 80007c0:	40000400 	.word	0x40000400
 80007c4:	40021000 	.word	0x40021000
 80007c8:	40001000 	.word	0x40001000

080007cc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80007cc:	b590      	push	{r4, r7, lr}
 80007ce:	b089      	sub	sp, #36	@ 0x24
 80007d0:	af00      	add	r7, sp, #0
 80007d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007d4:	240c      	movs	r4, #12
 80007d6:	193b      	adds	r3, r7, r4
 80007d8:	0018      	movs	r0, r3
 80007da:	2314      	movs	r3, #20
 80007dc:	001a      	movs	r2, r3
 80007de:	2100      	movs	r1, #0
 80007e0:	f002 fb44 	bl	8002e6c <memset>
  if(htim->Instance==TIM3)
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	4a14      	ldr	r2, [pc, #80]	@ (800083c <HAL_TIM_MspPostInit+0x70>)
 80007ea:	4293      	cmp	r3, r2
 80007ec:	d122      	bne.n	8000834 <HAL_TIM_MspPostInit+0x68>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007ee:	4b14      	ldr	r3, [pc, #80]	@ (8000840 <HAL_TIM_MspPostInit+0x74>)
 80007f0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80007f2:	4b13      	ldr	r3, [pc, #76]	@ (8000840 <HAL_TIM_MspPostInit+0x74>)
 80007f4:	2101      	movs	r1, #1
 80007f6:	430a      	orrs	r2, r1
 80007f8:	635a      	str	r2, [r3, #52]	@ 0x34
 80007fa:	4b11      	ldr	r3, [pc, #68]	@ (8000840 <HAL_TIM_MspPostInit+0x74>)
 80007fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80007fe:	2201      	movs	r2, #1
 8000800:	4013      	ands	r3, r2
 8000802:	60bb      	str	r3, [r7, #8]
 8000804:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000806:	0021      	movs	r1, r4
 8000808:	187b      	adds	r3, r7, r1
 800080a:	2240      	movs	r2, #64	@ 0x40
 800080c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800080e:	187b      	adds	r3, r7, r1
 8000810:	2202      	movs	r2, #2
 8000812:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000814:	187b      	adds	r3, r7, r1
 8000816:	2200      	movs	r2, #0
 8000818:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800081a:	187b      	adds	r3, r7, r1
 800081c:	2200      	movs	r2, #0
 800081e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8000820:	187b      	adds	r3, r7, r1
 8000822:	2201      	movs	r2, #1
 8000824:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000826:	187a      	adds	r2, r7, r1
 8000828:	23a0      	movs	r3, #160	@ 0xa0
 800082a:	05db      	lsls	r3, r3, #23
 800082c:	0011      	movs	r1, r2
 800082e:	0018      	movs	r0, r3
 8000830:	f000 f9da 	bl	8000be8 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000834:	46c0      	nop			@ (mov r8, r8)
 8000836:	46bd      	mov	sp, r7
 8000838:	b009      	add	sp, #36	@ 0x24
 800083a:	bd90      	pop	{r4, r7, pc}
 800083c:	40000400 	.word	0x40000400
 8000840:	40021000 	.word	0x40021000

08000844 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000848:	46c0      	nop			@ (mov r8, r8)
 800084a:	e7fd      	b.n	8000848 <NMI_Handler+0x4>

0800084c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000850:	46c0      	nop			@ (mov r8, r8)
 8000852:	e7fd      	b.n	8000850 <HardFault_Handler+0x4>

08000854 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000858:	46c0      	nop			@ (mov r8, r8)
 800085a:	46bd      	mov	sp, r7
 800085c:	bd80      	pop	{r7, pc}

0800085e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800085e:	b580      	push	{r7, lr}
 8000860:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000862:	46c0      	nop			@ (mov r8, r8)
 8000864:	46bd      	mov	sp, r7
 8000866:	bd80      	pop	{r7, pc}

08000868 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800086c:	f000 f8b4 	bl	80009d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000870:	46c0      	nop			@ (mov r8, r8)
 8000872:	46bd      	mov	sp, r7
 8000874:	bd80      	pop	{r7, pc}

08000876 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8000876:	b580      	push	{r7, lr}
 8000878:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 800087a:	2380      	movs	r3, #128	@ 0x80
 800087c:	019b      	lsls	r3, r3, #6
 800087e:	0018      	movs	r0, r3
 8000880:	f000 fb34 	bl	8000eec <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8000884:	46c0      	nop			@ (mov r8, r8)
 8000886:	46bd      	mov	sp, r7
 8000888:	bd80      	pop	{r7, pc}
	...

0800088c <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000890:	4b03      	ldr	r3, [pc, #12]	@ (80008a0 <TIM6_IRQHandler+0x14>)
 8000892:	0018      	movs	r0, r3
 8000894:	f001 fb64 	bl	8001f60 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 8000898:	46c0      	nop			@ (mov r8, r8)
 800089a:	46bd      	mov	sp, r7
 800089c:	bd80      	pop	{r7, pc}
 800089e:	46c0      	nop			@ (mov r8, r8)
 80008a0:	20000074 	.word	0x20000074

080008a4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80008a8:	46c0      	nop			@ (mov r8, r8)
 80008aa:	46bd      	mov	sp, r7
 80008ac:	bd80      	pop	{r7, pc}
	...

080008b0 <Reset_Handler>:
 80008b0:	480d      	ldr	r0, [pc, #52]	@ (80008e8 <LoopForever+0x2>)
 80008b2:	4685      	mov	sp, r0
 80008b4:	f7ff fff6 	bl	80008a4 <SystemInit>
 80008b8:	480c      	ldr	r0, [pc, #48]	@ (80008ec <LoopForever+0x6>)
 80008ba:	490d      	ldr	r1, [pc, #52]	@ (80008f0 <LoopForever+0xa>)
 80008bc:	4a0d      	ldr	r2, [pc, #52]	@ (80008f4 <LoopForever+0xe>)
 80008be:	2300      	movs	r3, #0
 80008c0:	e002      	b.n	80008c8 <LoopCopyDataInit>

080008c2 <CopyDataInit>:
 80008c2:	58d4      	ldr	r4, [r2, r3]
 80008c4:	50c4      	str	r4, [r0, r3]
 80008c6:	3304      	adds	r3, #4

080008c8 <LoopCopyDataInit>:
 80008c8:	18c4      	adds	r4, r0, r3
 80008ca:	428c      	cmp	r4, r1
 80008cc:	d3f9      	bcc.n	80008c2 <CopyDataInit>
 80008ce:	4a0a      	ldr	r2, [pc, #40]	@ (80008f8 <LoopForever+0x12>)
 80008d0:	4c0a      	ldr	r4, [pc, #40]	@ (80008fc <LoopForever+0x16>)
 80008d2:	2300      	movs	r3, #0
 80008d4:	e001      	b.n	80008da <LoopFillZerobss>

080008d6 <FillZerobss>:
 80008d6:	6013      	str	r3, [r2, #0]
 80008d8:	3204      	adds	r2, #4

080008da <LoopFillZerobss>:
 80008da:	42a2      	cmp	r2, r4
 80008dc:	d3fb      	bcc.n	80008d6 <FillZerobss>
 80008de:	f002 facd 	bl	8002e7c <__libc_init_array>
 80008e2:	f7ff fd9d 	bl	8000420 <main>

080008e6 <LoopForever>:
 80008e6:	e7fe      	b.n	80008e6 <LoopForever>
 80008e8:	20009000 	.word	0x20009000
 80008ec:	20000000 	.word	0x20000000
 80008f0:	2000000c 	.word	0x2000000c
 80008f4:	08002f78 	.word	0x08002f78
 80008f8:	2000000c 	.word	0x2000000c
 80008fc:	200000c8 	.word	0x200000c8

08000900 <ADC1_IRQHandler>:
 8000900:	e7fe      	b.n	8000900 <ADC1_IRQHandler>
	...

08000904 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	b082      	sub	sp, #8
 8000908:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800090a:	1dfb      	adds	r3, r7, #7
 800090c:	2200      	movs	r2, #0
 800090e:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000910:	4b0b      	ldr	r3, [pc, #44]	@ (8000940 <HAL_Init+0x3c>)
 8000912:	681a      	ldr	r2, [r3, #0]
 8000914:	4b0a      	ldr	r3, [pc, #40]	@ (8000940 <HAL_Init+0x3c>)
 8000916:	2180      	movs	r1, #128	@ 0x80
 8000918:	0049      	lsls	r1, r1, #1
 800091a:	430a      	orrs	r2, r1
 800091c:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800091e:	2003      	movs	r0, #3
 8000920:	f000 f810 	bl	8000944 <HAL_InitTick>
 8000924:	1e03      	subs	r3, r0, #0
 8000926:	d003      	beq.n	8000930 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000928:	1dfb      	adds	r3, r7, #7
 800092a:	2201      	movs	r2, #1
 800092c:	701a      	strb	r2, [r3, #0]
 800092e:	e001      	b.n	8000934 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000930:	f7ff feee 	bl	8000710 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000934:	1dfb      	adds	r3, r7, #7
 8000936:	781b      	ldrb	r3, [r3, #0]
}
 8000938:	0018      	movs	r0, r3
 800093a:	46bd      	mov	sp, r7
 800093c:	b002      	add	sp, #8
 800093e:	bd80      	pop	{r7, pc}
 8000940:	40022000 	.word	0x40022000

08000944 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000944:	b590      	push	{r4, r7, lr}
 8000946:	b085      	sub	sp, #20
 8000948:	af00      	add	r7, sp, #0
 800094a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800094c:	230f      	movs	r3, #15
 800094e:	18fb      	adds	r3, r7, r3
 8000950:	2200      	movs	r2, #0
 8000952:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000954:	4b1d      	ldr	r3, [pc, #116]	@ (80009cc <HAL_InitTick+0x88>)
 8000956:	781b      	ldrb	r3, [r3, #0]
 8000958:	2b00      	cmp	r3, #0
 800095a:	d02b      	beq.n	80009b4 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 800095c:	4b1c      	ldr	r3, [pc, #112]	@ (80009d0 <HAL_InitTick+0x8c>)
 800095e:	681c      	ldr	r4, [r3, #0]
 8000960:	4b1a      	ldr	r3, [pc, #104]	@ (80009cc <HAL_InitTick+0x88>)
 8000962:	781b      	ldrb	r3, [r3, #0]
 8000964:	0019      	movs	r1, r3
 8000966:	23fa      	movs	r3, #250	@ 0xfa
 8000968:	0098      	lsls	r0, r3, #2
 800096a:	f7ff fbc9 	bl	8000100 <__udivsi3>
 800096e:	0003      	movs	r3, r0
 8000970:	0019      	movs	r1, r3
 8000972:	0020      	movs	r0, r4
 8000974:	f7ff fbc4 	bl	8000100 <__udivsi3>
 8000978:	0003      	movs	r3, r0
 800097a:	0018      	movs	r0, r3
 800097c:	f000 f927 	bl	8000bce <HAL_SYSTICK_Config>
 8000980:	1e03      	subs	r3, r0, #0
 8000982:	d112      	bne.n	80009aa <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	2b03      	cmp	r3, #3
 8000988:	d80a      	bhi.n	80009a0 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800098a:	6879      	ldr	r1, [r7, #4]
 800098c:	2301      	movs	r3, #1
 800098e:	425b      	negs	r3, r3
 8000990:	2200      	movs	r2, #0
 8000992:	0018      	movs	r0, r3
 8000994:	f000 f8f6 	bl	8000b84 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000998:	4b0e      	ldr	r3, [pc, #56]	@ (80009d4 <HAL_InitTick+0x90>)
 800099a:	687a      	ldr	r2, [r7, #4]
 800099c:	601a      	str	r2, [r3, #0]
 800099e:	e00d      	b.n	80009bc <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80009a0:	230f      	movs	r3, #15
 80009a2:	18fb      	adds	r3, r7, r3
 80009a4:	2201      	movs	r2, #1
 80009a6:	701a      	strb	r2, [r3, #0]
 80009a8:	e008      	b.n	80009bc <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 80009aa:	230f      	movs	r3, #15
 80009ac:	18fb      	adds	r3, r7, r3
 80009ae:	2201      	movs	r2, #1
 80009b0:	701a      	strb	r2, [r3, #0]
 80009b2:	e003      	b.n	80009bc <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80009b4:	230f      	movs	r3, #15
 80009b6:	18fb      	adds	r3, r7, r3
 80009b8:	2201      	movs	r2, #1
 80009ba:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80009bc:	230f      	movs	r3, #15
 80009be:	18fb      	adds	r3, r7, r3
 80009c0:	781b      	ldrb	r3, [r3, #0]
}
 80009c2:	0018      	movs	r0, r3
 80009c4:	46bd      	mov	sp, r7
 80009c6:	b005      	add	sp, #20
 80009c8:	bd90      	pop	{r4, r7, pc}
 80009ca:	46c0      	nop			@ (mov r8, r8)
 80009cc:	20000008 	.word	0x20000008
 80009d0:	20000000 	.word	0x20000000
 80009d4:	20000004 	.word	0x20000004

080009d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80009dc:	4b05      	ldr	r3, [pc, #20]	@ (80009f4 <HAL_IncTick+0x1c>)
 80009de:	781b      	ldrb	r3, [r3, #0]
 80009e0:	001a      	movs	r2, r3
 80009e2:	4b05      	ldr	r3, [pc, #20]	@ (80009f8 <HAL_IncTick+0x20>)
 80009e4:	681b      	ldr	r3, [r3, #0]
 80009e6:	18d2      	adds	r2, r2, r3
 80009e8:	4b03      	ldr	r3, [pc, #12]	@ (80009f8 <HAL_IncTick+0x20>)
 80009ea:	601a      	str	r2, [r3, #0]
}
 80009ec:	46c0      	nop			@ (mov r8, r8)
 80009ee:	46bd      	mov	sp, r7
 80009f0:	bd80      	pop	{r7, pc}
 80009f2:	46c0      	nop			@ (mov r8, r8)
 80009f4:	20000008 	.word	0x20000008
 80009f8:	200000c4 	.word	0x200000c4

080009fc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	af00      	add	r7, sp, #0
  return uwTick;
 8000a00:	4b02      	ldr	r3, [pc, #8]	@ (8000a0c <HAL_GetTick+0x10>)
 8000a02:	681b      	ldr	r3, [r3, #0]
}
 8000a04:	0018      	movs	r0, r3
 8000a06:	46bd      	mov	sp, r7
 8000a08:	bd80      	pop	{r7, pc}
 8000a0a:	46c0      	nop			@ (mov r8, r8)
 8000a0c:	200000c4 	.word	0x200000c4

08000a10 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL,SysTick_CTRL_TICKINT_Msk);
 8000a14:	4b04      	ldr	r3, [pc, #16]	@ (8000a28 <HAL_SuspendTick+0x18>)
 8000a16:	681a      	ldr	r2, [r3, #0]
 8000a18:	4b03      	ldr	r3, [pc, #12]	@ (8000a28 <HAL_SuspendTick+0x18>)
 8000a1a:	2102      	movs	r1, #2
 8000a1c:	438a      	bics	r2, r1
 8000a1e:	601a      	str	r2, [r3, #0]
}
 8000a20:	46c0      	nop			@ (mov r8, r8)
 8000a22:	46bd      	mov	sp, r7
 8000a24:	bd80      	pop	{r7, pc}
 8000a26:	46c0      	nop			@ (mov r8, r8)
 8000a28:	e000e010 	.word	0xe000e010

08000a2c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	b082      	sub	sp, #8
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	0002      	movs	r2, r0
 8000a34:	1dfb      	adds	r3, r7, #7
 8000a36:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000a38:	1dfb      	adds	r3, r7, #7
 8000a3a:	781b      	ldrb	r3, [r3, #0]
 8000a3c:	2b7f      	cmp	r3, #127	@ 0x7f
 8000a3e:	d809      	bhi.n	8000a54 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000a40:	1dfb      	adds	r3, r7, #7
 8000a42:	781b      	ldrb	r3, [r3, #0]
 8000a44:	001a      	movs	r2, r3
 8000a46:	231f      	movs	r3, #31
 8000a48:	401a      	ands	r2, r3
 8000a4a:	4b04      	ldr	r3, [pc, #16]	@ (8000a5c <__NVIC_EnableIRQ+0x30>)
 8000a4c:	2101      	movs	r1, #1
 8000a4e:	4091      	lsls	r1, r2
 8000a50:	000a      	movs	r2, r1
 8000a52:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8000a54:	46c0      	nop			@ (mov r8, r8)
 8000a56:	46bd      	mov	sp, r7
 8000a58:	b002      	add	sp, #8
 8000a5a:	bd80      	pop	{r7, pc}
 8000a5c:	e000e100 	.word	0xe000e100

08000a60 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a60:	b590      	push	{r4, r7, lr}
 8000a62:	b083      	sub	sp, #12
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	0002      	movs	r2, r0
 8000a68:	6039      	str	r1, [r7, #0]
 8000a6a:	1dfb      	adds	r3, r7, #7
 8000a6c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000a6e:	1dfb      	adds	r3, r7, #7
 8000a70:	781b      	ldrb	r3, [r3, #0]
 8000a72:	2b7f      	cmp	r3, #127	@ 0x7f
 8000a74:	d828      	bhi.n	8000ac8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a76:	4a2f      	ldr	r2, [pc, #188]	@ (8000b34 <__NVIC_SetPriority+0xd4>)
 8000a78:	1dfb      	adds	r3, r7, #7
 8000a7a:	781b      	ldrb	r3, [r3, #0]
 8000a7c:	b25b      	sxtb	r3, r3
 8000a7e:	089b      	lsrs	r3, r3, #2
 8000a80:	33c0      	adds	r3, #192	@ 0xc0
 8000a82:	009b      	lsls	r3, r3, #2
 8000a84:	589b      	ldr	r3, [r3, r2]
 8000a86:	1dfa      	adds	r2, r7, #7
 8000a88:	7812      	ldrb	r2, [r2, #0]
 8000a8a:	0011      	movs	r1, r2
 8000a8c:	2203      	movs	r2, #3
 8000a8e:	400a      	ands	r2, r1
 8000a90:	00d2      	lsls	r2, r2, #3
 8000a92:	21ff      	movs	r1, #255	@ 0xff
 8000a94:	4091      	lsls	r1, r2
 8000a96:	000a      	movs	r2, r1
 8000a98:	43d2      	mvns	r2, r2
 8000a9a:	401a      	ands	r2, r3
 8000a9c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000a9e:	683b      	ldr	r3, [r7, #0]
 8000aa0:	019b      	lsls	r3, r3, #6
 8000aa2:	22ff      	movs	r2, #255	@ 0xff
 8000aa4:	401a      	ands	r2, r3
 8000aa6:	1dfb      	adds	r3, r7, #7
 8000aa8:	781b      	ldrb	r3, [r3, #0]
 8000aaa:	0018      	movs	r0, r3
 8000aac:	2303      	movs	r3, #3
 8000aae:	4003      	ands	r3, r0
 8000ab0:	00db      	lsls	r3, r3, #3
 8000ab2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ab4:	481f      	ldr	r0, [pc, #124]	@ (8000b34 <__NVIC_SetPriority+0xd4>)
 8000ab6:	1dfb      	adds	r3, r7, #7
 8000ab8:	781b      	ldrb	r3, [r3, #0]
 8000aba:	b25b      	sxtb	r3, r3
 8000abc:	089b      	lsrs	r3, r3, #2
 8000abe:	430a      	orrs	r2, r1
 8000ac0:	33c0      	adds	r3, #192	@ 0xc0
 8000ac2:	009b      	lsls	r3, r3, #2
 8000ac4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000ac6:	e031      	b.n	8000b2c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ac8:	4a1b      	ldr	r2, [pc, #108]	@ (8000b38 <__NVIC_SetPriority+0xd8>)
 8000aca:	1dfb      	adds	r3, r7, #7
 8000acc:	781b      	ldrb	r3, [r3, #0]
 8000ace:	0019      	movs	r1, r3
 8000ad0:	230f      	movs	r3, #15
 8000ad2:	400b      	ands	r3, r1
 8000ad4:	3b08      	subs	r3, #8
 8000ad6:	089b      	lsrs	r3, r3, #2
 8000ad8:	3306      	adds	r3, #6
 8000ada:	009b      	lsls	r3, r3, #2
 8000adc:	18d3      	adds	r3, r2, r3
 8000ade:	3304      	adds	r3, #4
 8000ae0:	681b      	ldr	r3, [r3, #0]
 8000ae2:	1dfa      	adds	r2, r7, #7
 8000ae4:	7812      	ldrb	r2, [r2, #0]
 8000ae6:	0011      	movs	r1, r2
 8000ae8:	2203      	movs	r2, #3
 8000aea:	400a      	ands	r2, r1
 8000aec:	00d2      	lsls	r2, r2, #3
 8000aee:	21ff      	movs	r1, #255	@ 0xff
 8000af0:	4091      	lsls	r1, r2
 8000af2:	000a      	movs	r2, r1
 8000af4:	43d2      	mvns	r2, r2
 8000af6:	401a      	ands	r2, r3
 8000af8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000afa:	683b      	ldr	r3, [r7, #0]
 8000afc:	019b      	lsls	r3, r3, #6
 8000afe:	22ff      	movs	r2, #255	@ 0xff
 8000b00:	401a      	ands	r2, r3
 8000b02:	1dfb      	adds	r3, r7, #7
 8000b04:	781b      	ldrb	r3, [r3, #0]
 8000b06:	0018      	movs	r0, r3
 8000b08:	2303      	movs	r3, #3
 8000b0a:	4003      	ands	r3, r0
 8000b0c:	00db      	lsls	r3, r3, #3
 8000b0e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b10:	4809      	ldr	r0, [pc, #36]	@ (8000b38 <__NVIC_SetPriority+0xd8>)
 8000b12:	1dfb      	adds	r3, r7, #7
 8000b14:	781b      	ldrb	r3, [r3, #0]
 8000b16:	001c      	movs	r4, r3
 8000b18:	230f      	movs	r3, #15
 8000b1a:	4023      	ands	r3, r4
 8000b1c:	3b08      	subs	r3, #8
 8000b1e:	089b      	lsrs	r3, r3, #2
 8000b20:	430a      	orrs	r2, r1
 8000b22:	3306      	adds	r3, #6
 8000b24:	009b      	lsls	r3, r3, #2
 8000b26:	18c3      	adds	r3, r0, r3
 8000b28:	3304      	adds	r3, #4
 8000b2a:	601a      	str	r2, [r3, #0]
}
 8000b2c:	46c0      	nop			@ (mov r8, r8)
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	b003      	add	sp, #12
 8000b32:	bd90      	pop	{r4, r7, pc}
 8000b34:	e000e100 	.word	0xe000e100
 8000b38:	e000ed00 	.word	0xe000ed00

08000b3c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b082      	sub	sp, #8
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	1e5a      	subs	r2, r3, #1
 8000b48:	2380      	movs	r3, #128	@ 0x80
 8000b4a:	045b      	lsls	r3, r3, #17
 8000b4c:	429a      	cmp	r2, r3
 8000b4e:	d301      	bcc.n	8000b54 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000b50:	2301      	movs	r3, #1
 8000b52:	e010      	b.n	8000b76 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b54:	4b0a      	ldr	r3, [pc, #40]	@ (8000b80 <SysTick_Config+0x44>)
 8000b56:	687a      	ldr	r2, [r7, #4]
 8000b58:	3a01      	subs	r2, #1
 8000b5a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000b5c:	2301      	movs	r3, #1
 8000b5e:	425b      	negs	r3, r3
 8000b60:	2103      	movs	r1, #3
 8000b62:	0018      	movs	r0, r3
 8000b64:	f7ff ff7c 	bl	8000a60 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b68:	4b05      	ldr	r3, [pc, #20]	@ (8000b80 <SysTick_Config+0x44>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b6e:	4b04      	ldr	r3, [pc, #16]	@ (8000b80 <SysTick_Config+0x44>)
 8000b70:	2207      	movs	r2, #7
 8000b72:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000b74:	2300      	movs	r3, #0
}
 8000b76:	0018      	movs	r0, r3
 8000b78:	46bd      	mov	sp, r7
 8000b7a:	b002      	add	sp, #8
 8000b7c:	bd80      	pop	{r7, pc}
 8000b7e:	46c0      	nop			@ (mov r8, r8)
 8000b80:	e000e010 	.word	0xe000e010

08000b84 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b084      	sub	sp, #16
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	60b9      	str	r1, [r7, #8]
 8000b8c:	607a      	str	r2, [r7, #4]
 8000b8e:	210f      	movs	r1, #15
 8000b90:	187b      	adds	r3, r7, r1
 8000b92:	1c02      	adds	r2, r0, #0
 8000b94:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8000b96:	68ba      	ldr	r2, [r7, #8]
 8000b98:	187b      	adds	r3, r7, r1
 8000b9a:	781b      	ldrb	r3, [r3, #0]
 8000b9c:	b25b      	sxtb	r3, r3
 8000b9e:	0011      	movs	r1, r2
 8000ba0:	0018      	movs	r0, r3
 8000ba2:	f7ff ff5d 	bl	8000a60 <__NVIC_SetPriority>
}
 8000ba6:	46c0      	nop			@ (mov r8, r8)
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	b004      	add	sp, #16
 8000bac:	bd80      	pop	{r7, pc}

08000bae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000bae:	b580      	push	{r7, lr}
 8000bb0:	b082      	sub	sp, #8
 8000bb2:	af00      	add	r7, sp, #0
 8000bb4:	0002      	movs	r2, r0
 8000bb6:	1dfb      	adds	r3, r7, #7
 8000bb8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000bba:	1dfb      	adds	r3, r7, #7
 8000bbc:	781b      	ldrb	r3, [r3, #0]
 8000bbe:	b25b      	sxtb	r3, r3
 8000bc0:	0018      	movs	r0, r3
 8000bc2:	f7ff ff33 	bl	8000a2c <__NVIC_EnableIRQ>
}
 8000bc6:	46c0      	nop			@ (mov r8, r8)
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	b002      	add	sp, #8
 8000bcc:	bd80      	pop	{r7, pc}

08000bce <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000bce:	b580      	push	{r7, lr}
 8000bd0:	b082      	sub	sp, #8
 8000bd2:	af00      	add	r7, sp, #0
 8000bd4:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	0018      	movs	r0, r3
 8000bda:	f7ff ffaf 	bl	8000b3c <SysTick_Config>
 8000bde:	0003      	movs	r3, r0
}
 8000be0:	0018      	movs	r0, r3
 8000be2:	46bd      	mov	sp, r7
 8000be4:	b002      	add	sp, #8
 8000be6:	bd80      	pop	{r7, pc}

08000be8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b086      	sub	sp, #24
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]
 8000bf0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000bf6:	e147      	b.n	8000e88 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000bf8:	683b      	ldr	r3, [r7, #0]
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	2101      	movs	r1, #1
 8000bfe:	697a      	ldr	r2, [r7, #20]
 8000c00:	4091      	lsls	r1, r2
 8000c02:	000a      	movs	r2, r1
 8000c04:	4013      	ands	r3, r2
 8000c06:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000c08:	68fb      	ldr	r3, [r7, #12]
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d100      	bne.n	8000c10 <HAL_GPIO_Init+0x28>
 8000c0e:	e138      	b.n	8000e82 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000c10:	683b      	ldr	r3, [r7, #0]
 8000c12:	685b      	ldr	r3, [r3, #4]
 8000c14:	2203      	movs	r2, #3
 8000c16:	4013      	ands	r3, r2
 8000c18:	2b01      	cmp	r3, #1
 8000c1a:	d005      	beq.n	8000c28 <HAL_GPIO_Init+0x40>
 8000c1c:	683b      	ldr	r3, [r7, #0]
 8000c1e:	685b      	ldr	r3, [r3, #4]
 8000c20:	2203      	movs	r2, #3
 8000c22:	4013      	ands	r3, r2
 8000c24:	2b02      	cmp	r3, #2
 8000c26:	d130      	bne.n	8000c8a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	689b      	ldr	r3, [r3, #8]
 8000c2c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000c2e:	697b      	ldr	r3, [r7, #20]
 8000c30:	005b      	lsls	r3, r3, #1
 8000c32:	2203      	movs	r2, #3
 8000c34:	409a      	lsls	r2, r3
 8000c36:	0013      	movs	r3, r2
 8000c38:	43da      	mvns	r2, r3
 8000c3a:	693b      	ldr	r3, [r7, #16]
 8000c3c:	4013      	ands	r3, r2
 8000c3e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000c40:	683b      	ldr	r3, [r7, #0]
 8000c42:	68da      	ldr	r2, [r3, #12]
 8000c44:	697b      	ldr	r3, [r7, #20]
 8000c46:	005b      	lsls	r3, r3, #1
 8000c48:	409a      	lsls	r2, r3
 8000c4a:	0013      	movs	r3, r2
 8000c4c:	693a      	ldr	r2, [r7, #16]
 8000c4e:	4313      	orrs	r3, r2
 8000c50:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	693a      	ldr	r2, [r7, #16]
 8000c56:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	685b      	ldr	r3, [r3, #4]
 8000c5c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000c5e:	2201      	movs	r2, #1
 8000c60:	697b      	ldr	r3, [r7, #20]
 8000c62:	409a      	lsls	r2, r3
 8000c64:	0013      	movs	r3, r2
 8000c66:	43da      	mvns	r2, r3
 8000c68:	693b      	ldr	r3, [r7, #16]
 8000c6a:	4013      	ands	r3, r2
 8000c6c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000c6e:	683b      	ldr	r3, [r7, #0]
 8000c70:	685b      	ldr	r3, [r3, #4]
 8000c72:	091b      	lsrs	r3, r3, #4
 8000c74:	2201      	movs	r2, #1
 8000c76:	401a      	ands	r2, r3
 8000c78:	697b      	ldr	r3, [r7, #20]
 8000c7a:	409a      	lsls	r2, r3
 8000c7c:	0013      	movs	r3, r2
 8000c7e:	693a      	ldr	r2, [r7, #16]
 8000c80:	4313      	orrs	r3, r2
 8000c82:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	693a      	ldr	r2, [r7, #16]
 8000c88:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000c8a:	683b      	ldr	r3, [r7, #0]
 8000c8c:	685b      	ldr	r3, [r3, #4]
 8000c8e:	2203      	movs	r2, #3
 8000c90:	4013      	ands	r3, r2
 8000c92:	2b03      	cmp	r3, #3
 8000c94:	d017      	beq.n	8000cc6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	68db      	ldr	r3, [r3, #12]
 8000c9a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000c9c:	697b      	ldr	r3, [r7, #20]
 8000c9e:	005b      	lsls	r3, r3, #1
 8000ca0:	2203      	movs	r2, #3
 8000ca2:	409a      	lsls	r2, r3
 8000ca4:	0013      	movs	r3, r2
 8000ca6:	43da      	mvns	r2, r3
 8000ca8:	693b      	ldr	r3, [r7, #16]
 8000caa:	4013      	ands	r3, r2
 8000cac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000cae:	683b      	ldr	r3, [r7, #0]
 8000cb0:	689a      	ldr	r2, [r3, #8]
 8000cb2:	697b      	ldr	r3, [r7, #20]
 8000cb4:	005b      	lsls	r3, r3, #1
 8000cb6:	409a      	lsls	r2, r3
 8000cb8:	0013      	movs	r3, r2
 8000cba:	693a      	ldr	r2, [r7, #16]
 8000cbc:	4313      	orrs	r3, r2
 8000cbe:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	693a      	ldr	r2, [r7, #16]
 8000cc4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000cc6:	683b      	ldr	r3, [r7, #0]
 8000cc8:	685b      	ldr	r3, [r3, #4]
 8000cca:	2203      	movs	r2, #3
 8000ccc:	4013      	ands	r3, r2
 8000cce:	2b02      	cmp	r3, #2
 8000cd0:	d123      	bne.n	8000d1a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000cd2:	697b      	ldr	r3, [r7, #20]
 8000cd4:	08da      	lsrs	r2, r3, #3
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	3208      	adds	r2, #8
 8000cda:	0092      	lsls	r2, r2, #2
 8000cdc:	58d3      	ldr	r3, [r2, r3]
 8000cde:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000ce0:	697b      	ldr	r3, [r7, #20]
 8000ce2:	2207      	movs	r2, #7
 8000ce4:	4013      	ands	r3, r2
 8000ce6:	009b      	lsls	r3, r3, #2
 8000ce8:	220f      	movs	r2, #15
 8000cea:	409a      	lsls	r2, r3
 8000cec:	0013      	movs	r3, r2
 8000cee:	43da      	mvns	r2, r3
 8000cf0:	693b      	ldr	r3, [r7, #16]
 8000cf2:	4013      	ands	r3, r2
 8000cf4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000cf6:	683b      	ldr	r3, [r7, #0]
 8000cf8:	691a      	ldr	r2, [r3, #16]
 8000cfa:	697b      	ldr	r3, [r7, #20]
 8000cfc:	2107      	movs	r1, #7
 8000cfe:	400b      	ands	r3, r1
 8000d00:	009b      	lsls	r3, r3, #2
 8000d02:	409a      	lsls	r2, r3
 8000d04:	0013      	movs	r3, r2
 8000d06:	693a      	ldr	r2, [r7, #16]
 8000d08:	4313      	orrs	r3, r2
 8000d0a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000d0c:	697b      	ldr	r3, [r7, #20]
 8000d0e:	08da      	lsrs	r2, r3, #3
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	3208      	adds	r2, #8
 8000d14:	0092      	lsls	r2, r2, #2
 8000d16:	6939      	ldr	r1, [r7, #16]
 8000d18:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000d20:	697b      	ldr	r3, [r7, #20]
 8000d22:	005b      	lsls	r3, r3, #1
 8000d24:	2203      	movs	r2, #3
 8000d26:	409a      	lsls	r2, r3
 8000d28:	0013      	movs	r3, r2
 8000d2a:	43da      	mvns	r2, r3
 8000d2c:	693b      	ldr	r3, [r7, #16]
 8000d2e:	4013      	ands	r3, r2
 8000d30:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000d32:	683b      	ldr	r3, [r7, #0]
 8000d34:	685b      	ldr	r3, [r3, #4]
 8000d36:	2203      	movs	r2, #3
 8000d38:	401a      	ands	r2, r3
 8000d3a:	697b      	ldr	r3, [r7, #20]
 8000d3c:	005b      	lsls	r3, r3, #1
 8000d3e:	409a      	lsls	r2, r3
 8000d40:	0013      	movs	r3, r2
 8000d42:	693a      	ldr	r2, [r7, #16]
 8000d44:	4313      	orrs	r3, r2
 8000d46:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	693a      	ldr	r2, [r7, #16]
 8000d4c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000d4e:	683b      	ldr	r3, [r7, #0]
 8000d50:	685a      	ldr	r2, [r3, #4]
 8000d52:	23c0      	movs	r3, #192	@ 0xc0
 8000d54:	029b      	lsls	r3, r3, #10
 8000d56:	4013      	ands	r3, r2
 8000d58:	d100      	bne.n	8000d5c <HAL_GPIO_Init+0x174>
 8000d5a:	e092      	b.n	8000e82 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8000d5c:	4a50      	ldr	r2, [pc, #320]	@ (8000ea0 <HAL_GPIO_Init+0x2b8>)
 8000d5e:	697b      	ldr	r3, [r7, #20]
 8000d60:	089b      	lsrs	r3, r3, #2
 8000d62:	3318      	adds	r3, #24
 8000d64:	009b      	lsls	r3, r3, #2
 8000d66:	589b      	ldr	r3, [r3, r2]
 8000d68:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8000d6a:	697b      	ldr	r3, [r7, #20]
 8000d6c:	2203      	movs	r2, #3
 8000d6e:	4013      	ands	r3, r2
 8000d70:	00db      	lsls	r3, r3, #3
 8000d72:	220f      	movs	r2, #15
 8000d74:	409a      	lsls	r2, r3
 8000d76:	0013      	movs	r3, r2
 8000d78:	43da      	mvns	r2, r3
 8000d7a:	693b      	ldr	r3, [r7, #16]
 8000d7c:	4013      	ands	r3, r2
 8000d7e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8000d80:	687a      	ldr	r2, [r7, #4]
 8000d82:	23a0      	movs	r3, #160	@ 0xa0
 8000d84:	05db      	lsls	r3, r3, #23
 8000d86:	429a      	cmp	r2, r3
 8000d88:	d013      	beq.n	8000db2 <HAL_GPIO_Init+0x1ca>
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	4a45      	ldr	r2, [pc, #276]	@ (8000ea4 <HAL_GPIO_Init+0x2bc>)
 8000d8e:	4293      	cmp	r3, r2
 8000d90:	d00d      	beq.n	8000dae <HAL_GPIO_Init+0x1c6>
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	4a44      	ldr	r2, [pc, #272]	@ (8000ea8 <HAL_GPIO_Init+0x2c0>)
 8000d96:	4293      	cmp	r3, r2
 8000d98:	d007      	beq.n	8000daa <HAL_GPIO_Init+0x1c2>
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	4a43      	ldr	r2, [pc, #268]	@ (8000eac <HAL_GPIO_Init+0x2c4>)
 8000d9e:	4293      	cmp	r3, r2
 8000da0:	d101      	bne.n	8000da6 <HAL_GPIO_Init+0x1be>
 8000da2:	2303      	movs	r3, #3
 8000da4:	e006      	b.n	8000db4 <HAL_GPIO_Init+0x1cc>
 8000da6:	2305      	movs	r3, #5
 8000da8:	e004      	b.n	8000db4 <HAL_GPIO_Init+0x1cc>
 8000daa:	2302      	movs	r3, #2
 8000dac:	e002      	b.n	8000db4 <HAL_GPIO_Init+0x1cc>
 8000dae:	2301      	movs	r3, #1
 8000db0:	e000      	b.n	8000db4 <HAL_GPIO_Init+0x1cc>
 8000db2:	2300      	movs	r3, #0
 8000db4:	697a      	ldr	r2, [r7, #20]
 8000db6:	2103      	movs	r1, #3
 8000db8:	400a      	ands	r2, r1
 8000dba:	00d2      	lsls	r2, r2, #3
 8000dbc:	4093      	lsls	r3, r2
 8000dbe:	693a      	ldr	r2, [r7, #16]
 8000dc0:	4313      	orrs	r3, r2
 8000dc2:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8000dc4:	4936      	ldr	r1, [pc, #216]	@ (8000ea0 <HAL_GPIO_Init+0x2b8>)
 8000dc6:	697b      	ldr	r3, [r7, #20]
 8000dc8:	089b      	lsrs	r3, r3, #2
 8000dca:	3318      	adds	r3, #24
 8000dcc:	009b      	lsls	r3, r3, #2
 8000dce:	693a      	ldr	r2, [r7, #16]
 8000dd0:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000dd2:	4b33      	ldr	r3, [pc, #204]	@ (8000ea0 <HAL_GPIO_Init+0x2b8>)
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000dd8:	68fb      	ldr	r3, [r7, #12]
 8000dda:	43da      	mvns	r2, r3
 8000ddc:	693b      	ldr	r3, [r7, #16]
 8000dde:	4013      	ands	r3, r2
 8000de0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000de2:	683b      	ldr	r3, [r7, #0]
 8000de4:	685a      	ldr	r2, [r3, #4]
 8000de6:	2380      	movs	r3, #128	@ 0x80
 8000de8:	035b      	lsls	r3, r3, #13
 8000dea:	4013      	ands	r3, r2
 8000dec:	d003      	beq.n	8000df6 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8000dee:	693a      	ldr	r2, [r7, #16]
 8000df0:	68fb      	ldr	r3, [r7, #12]
 8000df2:	4313      	orrs	r3, r2
 8000df4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000df6:	4b2a      	ldr	r3, [pc, #168]	@ (8000ea0 <HAL_GPIO_Init+0x2b8>)
 8000df8:	693a      	ldr	r2, [r7, #16]
 8000dfa:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8000dfc:	4b28      	ldr	r3, [pc, #160]	@ (8000ea0 <HAL_GPIO_Init+0x2b8>)
 8000dfe:	685b      	ldr	r3, [r3, #4]
 8000e00:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e02:	68fb      	ldr	r3, [r7, #12]
 8000e04:	43da      	mvns	r2, r3
 8000e06:	693b      	ldr	r3, [r7, #16]
 8000e08:	4013      	ands	r3, r2
 8000e0a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000e0c:	683b      	ldr	r3, [r7, #0]
 8000e0e:	685a      	ldr	r2, [r3, #4]
 8000e10:	2380      	movs	r3, #128	@ 0x80
 8000e12:	039b      	lsls	r3, r3, #14
 8000e14:	4013      	ands	r3, r2
 8000e16:	d003      	beq.n	8000e20 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8000e18:	693a      	ldr	r2, [r7, #16]
 8000e1a:	68fb      	ldr	r3, [r7, #12]
 8000e1c:	4313      	orrs	r3, r2
 8000e1e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000e20:	4b1f      	ldr	r3, [pc, #124]	@ (8000ea0 <HAL_GPIO_Init+0x2b8>)
 8000e22:	693a      	ldr	r2, [r7, #16]
 8000e24:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000e26:	4a1e      	ldr	r2, [pc, #120]	@ (8000ea0 <HAL_GPIO_Init+0x2b8>)
 8000e28:	2384      	movs	r3, #132	@ 0x84
 8000e2a:	58d3      	ldr	r3, [r2, r3]
 8000e2c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e2e:	68fb      	ldr	r3, [r7, #12]
 8000e30:	43da      	mvns	r2, r3
 8000e32:	693b      	ldr	r3, [r7, #16]
 8000e34:	4013      	ands	r3, r2
 8000e36:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000e38:	683b      	ldr	r3, [r7, #0]
 8000e3a:	685a      	ldr	r2, [r3, #4]
 8000e3c:	2380      	movs	r3, #128	@ 0x80
 8000e3e:	029b      	lsls	r3, r3, #10
 8000e40:	4013      	ands	r3, r2
 8000e42:	d003      	beq.n	8000e4c <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8000e44:	693a      	ldr	r2, [r7, #16]
 8000e46:	68fb      	ldr	r3, [r7, #12]
 8000e48:	4313      	orrs	r3, r2
 8000e4a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000e4c:	4914      	ldr	r1, [pc, #80]	@ (8000ea0 <HAL_GPIO_Init+0x2b8>)
 8000e4e:	2284      	movs	r2, #132	@ 0x84
 8000e50:	693b      	ldr	r3, [r7, #16]
 8000e52:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8000e54:	4a12      	ldr	r2, [pc, #72]	@ (8000ea0 <HAL_GPIO_Init+0x2b8>)
 8000e56:	2380      	movs	r3, #128	@ 0x80
 8000e58:	58d3      	ldr	r3, [r2, r3]
 8000e5a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e5c:	68fb      	ldr	r3, [r7, #12]
 8000e5e:	43da      	mvns	r2, r3
 8000e60:	693b      	ldr	r3, [r7, #16]
 8000e62:	4013      	ands	r3, r2
 8000e64:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000e66:	683b      	ldr	r3, [r7, #0]
 8000e68:	685a      	ldr	r2, [r3, #4]
 8000e6a:	2380      	movs	r3, #128	@ 0x80
 8000e6c:	025b      	lsls	r3, r3, #9
 8000e6e:	4013      	ands	r3, r2
 8000e70:	d003      	beq.n	8000e7a <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8000e72:	693a      	ldr	r2, [r7, #16]
 8000e74:	68fb      	ldr	r3, [r7, #12]
 8000e76:	4313      	orrs	r3, r2
 8000e78:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000e7a:	4909      	ldr	r1, [pc, #36]	@ (8000ea0 <HAL_GPIO_Init+0x2b8>)
 8000e7c:	2280      	movs	r2, #128	@ 0x80
 8000e7e:	693b      	ldr	r3, [r7, #16]
 8000e80:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8000e82:	697b      	ldr	r3, [r7, #20]
 8000e84:	3301      	adds	r3, #1
 8000e86:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e88:	683b      	ldr	r3, [r7, #0]
 8000e8a:	681a      	ldr	r2, [r3, #0]
 8000e8c:	697b      	ldr	r3, [r7, #20]
 8000e8e:	40da      	lsrs	r2, r3
 8000e90:	1e13      	subs	r3, r2, #0
 8000e92:	d000      	beq.n	8000e96 <HAL_GPIO_Init+0x2ae>
 8000e94:	e6b0      	b.n	8000bf8 <HAL_GPIO_Init+0x10>
  }
}
 8000e96:	46c0      	nop			@ (mov r8, r8)
 8000e98:	46c0      	nop			@ (mov r8, r8)
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	b006      	add	sp, #24
 8000e9e:	bd80      	pop	{r7, pc}
 8000ea0:	40021800 	.word	0x40021800
 8000ea4:	50000400 	.word	0x50000400
 8000ea8:	50000800 	.word	0x50000800
 8000eac:	50000c00 	.word	0x50000c00

08000eb0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b084      	sub	sp, #16
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
 8000eb8:	000a      	movs	r2, r1
 8000eba:	1cbb      	adds	r3, r7, #2
 8000ebc:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	691b      	ldr	r3, [r3, #16]
 8000ec2:	1cba      	adds	r2, r7, #2
 8000ec4:	8812      	ldrh	r2, [r2, #0]
 8000ec6:	4013      	ands	r3, r2
 8000ec8:	d004      	beq.n	8000ed4 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8000eca:	230f      	movs	r3, #15
 8000ecc:	18fb      	adds	r3, r7, r3
 8000ece:	2201      	movs	r2, #1
 8000ed0:	701a      	strb	r2, [r3, #0]
 8000ed2:	e003      	b.n	8000edc <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000ed4:	230f      	movs	r3, #15
 8000ed6:	18fb      	adds	r3, r7, r3
 8000ed8:	2200      	movs	r2, #0
 8000eda:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8000edc:	230f      	movs	r3, #15
 8000ede:	18fb      	adds	r3, r7, r3
 8000ee0:	781b      	ldrb	r3, [r3, #0]
}
 8000ee2:	0018      	movs	r0, r3
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	b004      	add	sp, #16
 8000ee8:	bd80      	pop	{r7, pc}
	...

08000eec <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b082      	sub	sp, #8
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	0002      	movs	r2, r0
 8000ef4:	1dbb      	adds	r3, r7, #6
 8000ef6:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 8000ef8:	4b10      	ldr	r3, [pc, #64]	@ (8000f3c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8000efa:	68db      	ldr	r3, [r3, #12]
 8000efc:	1dba      	adds	r2, r7, #6
 8000efe:	8812      	ldrh	r2, [r2, #0]
 8000f00:	4013      	ands	r3, r2
 8000f02:	d008      	beq.n	8000f16 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8000f04:	4b0d      	ldr	r3, [pc, #52]	@ (8000f3c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8000f06:	1dba      	adds	r2, r7, #6
 8000f08:	8812      	ldrh	r2, [r2, #0]
 8000f0a:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8000f0c:	1dbb      	adds	r3, r7, #6
 8000f0e:	881b      	ldrh	r3, [r3, #0]
 8000f10:	0018      	movs	r0, r3
 8000f12:	f7ff f9fd 	bl	8000310 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 8000f16:	4b09      	ldr	r3, [pc, #36]	@ (8000f3c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8000f18:	691b      	ldr	r3, [r3, #16]
 8000f1a:	1dba      	adds	r2, r7, #6
 8000f1c:	8812      	ldrh	r2, [r2, #0]
 8000f1e:	4013      	ands	r3, r2
 8000f20:	d008      	beq.n	8000f34 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8000f22:	4b06      	ldr	r3, [pc, #24]	@ (8000f3c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8000f24:	1dba      	adds	r2, r7, #6
 8000f26:	8812      	ldrh	r2, [r2, #0]
 8000f28:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8000f2a:	1dbb      	adds	r3, r7, #6
 8000f2c:	881b      	ldrh	r3, [r3, #0]
 8000f2e:	0018      	movs	r0, r3
 8000f30:	f000 f806 	bl	8000f40 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8000f34:	46c0      	nop			@ (mov r8, r8)
 8000f36:	46bd      	mov	sp, r7
 8000f38:	b002      	add	sp, #8
 8000f3a:	bd80      	pop	{r7, pc}
 8000f3c:	40021800 	.word	0x40021800

08000f40 <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b082      	sub	sp, #8
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	0002      	movs	r2, r0
 8000f48:	1dbb      	adds	r3, r7, #6
 8000f4a:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
   */
}
 8000f4c:	46c0      	nop			@ (mov r8, r8)
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	b002      	add	sp, #8
 8000f52:	bd80      	pop	{r7, pc}

08000f54 <HAL_PWR_EnterSLEEPMode>:
  * @note   When WFI entry is used, tick interrupt have to be disabled if not
  *         desired as the interrupt wake up source.
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b082      	sub	sp, #8
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
 8000f5c:	000a      	movs	r2, r1
 8000f5e:	1cfb      	adds	r3, r7, #3
 8000f60:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Set Regulator parameter */
  if (Regulator != PWR_MAINREGULATOR_ON)
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d008      	beq.n	8000f7a <HAL_PWR_EnterSLEEPMode+0x26>
  {
    /* If in run mode, first move to low-power run mode.
       The system clock frequency must be below 2 MHz at this point. */
    if ((PWR->SR2 & PWR_SR2_REGLPF) == 0x00u)
 8000f68:	4b13      	ldr	r3, [pc, #76]	@ (8000fb8 <HAL_PWR_EnterSLEEPMode+0x64>)
 8000f6a:	695a      	ldr	r2, [r3, #20]
 8000f6c:	2380      	movs	r3, #128	@ 0x80
 8000f6e:	009b      	lsls	r3, r3, #2
 8000f70:	4013      	ands	r3, r2
 8000f72:	d10c      	bne.n	8000f8e <HAL_PWR_EnterSLEEPMode+0x3a>
    {
      HAL_PWREx_EnableLowPowerRunMode();
 8000f74:	f000 f872 	bl	800105c <HAL_PWREx_EnableLowPowerRunMode>
 8000f78:	e009      	b.n	8000f8e <HAL_PWR_EnterSLEEPMode+0x3a>
    }
  }
  else
  {
    /* If in low-power run mode at this point, exit it */
    if ((PWR->SR2 & PWR_SR2_REGLPF) != 0x00u)
 8000f7a:	4b0f      	ldr	r3, [pc, #60]	@ (8000fb8 <HAL_PWR_EnterSLEEPMode+0x64>)
 8000f7c:	695a      	ldr	r2, [r3, #20]
 8000f7e:	2380      	movs	r3, #128	@ 0x80
 8000f80:	009b      	lsls	r3, r3, #2
 8000f82:	4013      	ands	r3, r2
 8000f84:	d003      	beq.n	8000f8e <HAL_PWR_EnterSLEEPMode+0x3a>
    {
      if (HAL_PWREx_DisableLowPowerRunMode() != HAL_OK)
 8000f86:	f000 f877 	bl	8001078 <HAL_PWREx_DisableLowPowerRunMode>
 8000f8a:	1e03      	subs	r3, r0, #0
 8000f8c:	d10f      	bne.n	8000fae <HAL_PWR_EnterSLEEPMode+0x5a>
      }
    }
  }

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8000f8e:	4b0b      	ldr	r3, [pc, #44]	@ (8000fbc <HAL_PWR_EnterSLEEPMode+0x68>)
 8000f90:	691a      	ldr	r2, [r3, #16]
 8000f92:	4b0a      	ldr	r3, [pc, #40]	@ (8000fbc <HAL_PWR_EnterSLEEPMode+0x68>)
 8000f94:	2104      	movs	r1, #4
 8000f96:	438a      	bics	r2, r1
 8000f98:	611a      	str	r2, [r3, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if (SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8000f9a:	1cfb      	adds	r3, r7, #3
 8000f9c:	781b      	ldrb	r3, [r3, #0]
 8000f9e:	2b01      	cmp	r3, #1
 8000fa0:	d101      	bne.n	8000fa6 <HAL_PWR_EnterSLEEPMode+0x52>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8000fa2:	bf30      	wfi
 8000fa4:	e004      	b.n	8000fb0 <HAL_PWR_EnterSLEEPMode+0x5c>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8000fa6:	bf40      	sev
    __WFE();
 8000fa8:	bf20      	wfe
    __WFE();
 8000faa:	bf20      	wfe
 8000fac:	e000      	b.n	8000fb0 <HAL_PWR_EnterSLEEPMode+0x5c>
        return ;
 8000fae:	46c0      	nop			@ (mov r8, r8)
  }
}
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	b002      	add	sp, #8
 8000fb4:	bd80      	pop	{r7, pc}
 8000fb6:	46c0      	nop			@ (mov r8, r8)
 8000fb8:	40007000 	.word	0x40007000
 8000fbc:	e000ed00 	.word	0xe000ed00

08000fc0 <HAL_PWR_EnableSleepOnExit>:
  *         useful when the processor is expected to run only on interruptions
  *         handling.
  * @retval None
  */
void HAL_PWR_EnableSleepOnExit(void)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	af00      	add	r7, sp, #0
  /* Set SLEEPONEXIT bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPONEXIT_Msk));
 8000fc4:	4b04      	ldr	r3, [pc, #16]	@ (8000fd8 <HAL_PWR_EnableSleepOnExit+0x18>)
 8000fc6:	691a      	ldr	r2, [r3, #16]
 8000fc8:	4b03      	ldr	r3, [pc, #12]	@ (8000fd8 <HAL_PWR_EnableSleepOnExit+0x18>)
 8000fca:	2102      	movs	r1, #2
 8000fcc:	430a      	orrs	r2, r1
 8000fce:	611a      	str	r2, [r3, #16]
}
 8000fd0:	46c0      	nop			@ (mov r8, r8)
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	46c0      	nop			@ (mov r8, r8)
 8000fd8:	e000ed00 	.word	0xe000ed00

08000fdc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b084      	sub	sp, #16
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8000fe4:	4b19      	ldr	r3, [pc, #100]	@ (800104c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	4a19      	ldr	r2, [pc, #100]	@ (8001050 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8000fea:	4013      	ands	r3, r2
 8000fec:	0019      	movs	r1, r3
 8000fee:	4b17      	ldr	r3, [pc, #92]	@ (800104c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000ff0:	687a      	ldr	r2, [r7, #4]
 8000ff2:	430a      	orrs	r2, r1
 8000ff4:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000ff6:	687a      	ldr	r2, [r7, #4]
 8000ff8:	2380      	movs	r3, #128	@ 0x80
 8000ffa:	009b      	lsls	r3, r3, #2
 8000ffc:	429a      	cmp	r2, r3
 8000ffe:	d11f      	bne.n	8001040 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8001000:	4b14      	ldr	r3, [pc, #80]	@ (8001054 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8001002:	681a      	ldr	r2, [r3, #0]
 8001004:	0013      	movs	r3, r2
 8001006:	005b      	lsls	r3, r3, #1
 8001008:	189b      	adds	r3, r3, r2
 800100a:	005b      	lsls	r3, r3, #1
 800100c:	4912      	ldr	r1, [pc, #72]	@ (8001058 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800100e:	0018      	movs	r0, r3
 8001010:	f7ff f876 	bl	8000100 <__udivsi3>
 8001014:	0003      	movs	r3, r0
 8001016:	3301      	adds	r3, #1
 8001018:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800101a:	e008      	b.n	800102e <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 800101c:	68fb      	ldr	r3, [r7, #12]
 800101e:	2b00      	cmp	r3, #0
 8001020:	d003      	beq.n	800102a <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8001022:	68fb      	ldr	r3, [r7, #12]
 8001024:	3b01      	subs	r3, #1
 8001026:	60fb      	str	r3, [r7, #12]
 8001028:	e001      	b.n	800102e <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800102a:	2303      	movs	r3, #3
 800102c:	e009      	b.n	8001042 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800102e:	4b07      	ldr	r3, [pc, #28]	@ (800104c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001030:	695a      	ldr	r2, [r3, #20]
 8001032:	2380      	movs	r3, #128	@ 0x80
 8001034:	00db      	lsls	r3, r3, #3
 8001036:	401a      	ands	r2, r3
 8001038:	2380      	movs	r3, #128	@ 0x80
 800103a:	00db      	lsls	r3, r3, #3
 800103c:	429a      	cmp	r2, r3
 800103e:	d0ed      	beq.n	800101c <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8001040:	2300      	movs	r3, #0
}
 8001042:	0018      	movs	r0, r3
 8001044:	46bd      	mov	sp, r7
 8001046:	b004      	add	sp, #16
 8001048:	bd80      	pop	{r7, pc}
 800104a:	46c0      	nop			@ (mov r8, r8)
 800104c:	40007000 	.word	0x40007000
 8001050:	fffff9ff 	.word	0xfffff9ff
 8001054:	20000000 	.word	0x20000000
 8001058:	000f4240 	.word	0x000f4240

0800105c <HAL_PWREx_EnableLowPowerRunMode>:
  *        low power run mode
  * @note  In Low-power Run mode, all I/O pins keep the same state as in Run mode.
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	af00      	add	r7, sp, #0
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 8001060:	4b04      	ldr	r3, [pc, #16]	@ (8001074 <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 8001062:	681a      	ldr	r2, [r3, #0]
 8001064:	4b03      	ldr	r3, [pc, #12]	@ (8001074 <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 8001066:	2180      	movs	r1, #128	@ 0x80
 8001068:	01c9      	lsls	r1, r1, #7
 800106a:	430a      	orrs	r2, r1
 800106c:	601a      	str	r2, [r3, #0]
}
 800106e:	46c0      	nop			@ (mov r8, r8)
 8001070:	46bd      	mov	sp, r7
 8001072:	bd80      	pop	{r7, pc}
 8001074:	40007000 	.word	0x40007000

08001078 <HAL_PWREx_DisableLowPowerRunMode>:
  *        returns HAL_TIMEOUT status). The system clock frequency can then be
  *        increased above 2 MHz.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b082      	sub	sp, #8
 800107c:	af00      	add	r7, sp, #0
  uint32_t wait_loop_index = ((PWR_REGLPF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 800107e:	4b15      	ldr	r3, [pc, #84]	@ (80010d4 <HAL_PWREx_DisableLowPowerRunMode+0x5c>)
 8001080:	681a      	ldr	r2, [r3, #0]
 8001082:	0013      	movs	r3, r2
 8001084:	005b      	lsls	r3, r3, #1
 8001086:	189b      	adds	r3, r3, r2
 8001088:	005b      	lsls	r3, r3, #1
 800108a:	4913      	ldr	r1, [pc, #76]	@ (80010d8 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 800108c:	0018      	movs	r0, r3
 800108e:	f7ff f837 	bl	8000100 <__udivsi3>
 8001092:	0003      	movs	r3, r0
 8001094:	3301      	adds	r3, #1
 8001096:	607b      	str	r3, [r7, #4]

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 8001098:	4b10      	ldr	r3, [pc, #64]	@ (80010dc <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 800109a:	681a      	ldr	r2, [r3, #0]
 800109c:	4b0f      	ldr	r3, [pc, #60]	@ (80010dc <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 800109e:	4910      	ldr	r1, [pc, #64]	@ (80010e0 <HAL_PWREx_DisableLowPowerRunMode+0x68>)
 80010a0:	400a      	ands	r2, r1
 80010a2:	601a      	str	r2, [r3, #0]

  /* Wait until REGLPF is reset */
  while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 80010a4:	e008      	b.n	80010b8 <HAL_PWREx_DisableLowPowerRunMode+0x40>
  {
    if (wait_loop_index != 0U)
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d003      	beq.n	80010b4 <HAL_PWREx_DisableLowPowerRunMode+0x3c>
    {
      wait_loop_index--;
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	3b01      	subs	r3, #1
 80010b0:	607b      	str	r3, [r7, #4]
 80010b2:	e001      	b.n	80010b8 <HAL_PWREx_DisableLowPowerRunMode+0x40>
    }
    else
    {
      return HAL_TIMEOUT;
 80010b4:	2303      	movs	r3, #3
 80010b6:	e009      	b.n	80010cc <HAL_PWREx_DisableLowPowerRunMode+0x54>
  while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 80010b8:	4b08      	ldr	r3, [pc, #32]	@ (80010dc <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 80010ba:	695a      	ldr	r2, [r3, #20]
 80010bc:	2380      	movs	r3, #128	@ 0x80
 80010be:	009b      	lsls	r3, r3, #2
 80010c0:	401a      	ands	r2, r3
 80010c2:	2380      	movs	r3, #128	@ 0x80
 80010c4:	009b      	lsls	r3, r3, #2
 80010c6:	429a      	cmp	r2, r3
 80010c8:	d0ed      	beq.n	80010a6 <HAL_PWREx_DisableLowPowerRunMode+0x2e>
    }
  }

  return HAL_OK;
 80010ca:	2300      	movs	r3, #0
}
 80010cc:	0018      	movs	r0, r3
 80010ce:	46bd      	mov	sp, r7
 80010d0:	b002      	add	sp, #8
 80010d2:	bd80      	pop	{r7, pc}
 80010d4:	20000000 	.word	0x20000000
 80010d8:	000f4240 	.word	0x000f4240
 80010dc:	40007000 	.word	0x40007000
 80010e0:	ffffbfff 	.word	0xffffbfff

080010e4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b088      	sub	sp, #32
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d101      	bne.n	80010f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80010f2:	2301      	movs	r3, #1
 80010f4:	e2f3      	b.n	80016de <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	2201      	movs	r2, #1
 80010fc:	4013      	ands	r3, r2
 80010fe:	d100      	bne.n	8001102 <HAL_RCC_OscConfig+0x1e>
 8001100:	e07c      	b.n	80011fc <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001102:	4bc3      	ldr	r3, [pc, #780]	@ (8001410 <HAL_RCC_OscConfig+0x32c>)
 8001104:	689b      	ldr	r3, [r3, #8]
 8001106:	2238      	movs	r2, #56	@ 0x38
 8001108:	4013      	ands	r3, r2
 800110a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800110c:	4bc0      	ldr	r3, [pc, #768]	@ (8001410 <HAL_RCC_OscConfig+0x32c>)
 800110e:	68db      	ldr	r3, [r3, #12]
 8001110:	2203      	movs	r2, #3
 8001112:	4013      	ands	r3, r2
 8001114:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8001116:	69bb      	ldr	r3, [r7, #24]
 8001118:	2b10      	cmp	r3, #16
 800111a:	d102      	bne.n	8001122 <HAL_RCC_OscConfig+0x3e>
 800111c:	697b      	ldr	r3, [r7, #20]
 800111e:	2b03      	cmp	r3, #3
 8001120:	d002      	beq.n	8001128 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8001122:	69bb      	ldr	r3, [r7, #24]
 8001124:	2b08      	cmp	r3, #8
 8001126:	d10b      	bne.n	8001140 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001128:	4bb9      	ldr	r3, [pc, #740]	@ (8001410 <HAL_RCC_OscConfig+0x32c>)
 800112a:	681a      	ldr	r2, [r3, #0]
 800112c:	2380      	movs	r3, #128	@ 0x80
 800112e:	029b      	lsls	r3, r3, #10
 8001130:	4013      	ands	r3, r2
 8001132:	d062      	beq.n	80011fa <HAL_RCC_OscConfig+0x116>
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	685b      	ldr	r3, [r3, #4]
 8001138:	2b00      	cmp	r3, #0
 800113a:	d15e      	bne.n	80011fa <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 800113c:	2301      	movs	r3, #1
 800113e:	e2ce      	b.n	80016de <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	685a      	ldr	r2, [r3, #4]
 8001144:	2380      	movs	r3, #128	@ 0x80
 8001146:	025b      	lsls	r3, r3, #9
 8001148:	429a      	cmp	r2, r3
 800114a:	d107      	bne.n	800115c <HAL_RCC_OscConfig+0x78>
 800114c:	4bb0      	ldr	r3, [pc, #704]	@ (8001410 <HAL_RCC_OscConfig+0x32c>)
 800114e:	681a      	ldr	r2, [r3, #0]
 8001150:	4baf      	ldr	r3, [pc, #700]	@ (8001410 <HAL_RCC_OscConfig+0x32c>)
 8001152:	2180      	movs	r1, #128	@ 0x80
 8001154:	0249      	lsls	r1, r1, #9
 8001156:	430a      	orrs	r2, r1
 8001158:	601a      	str	r2, [r3, #0]
 800115a:	e020      	b.n	800119e <HAL_RCC_OscConfig+0xba>
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	685a      	ldr	r2, [r3, #4]
 8001160:	23a0      	movs	r3, #160	@ 0xa0
 8001162:	02db      	lsls	r3, r3, #11
 8001164:	429a      	cmp	r2, r3
 8001166:	d10e      	bne.n	8001186 <HAL_RCC_OscConfig+0xa2>
 8001168:	4ba9      	ldr	r3, [pc, #676]	@ (8001410 <HAL_RCC_OscConfig+0x32c>)
 800116a:	681a      	ldr	r2, [r3, #0]
 800116c:	4ba8      	ldr	r3, [pc, #672]	@ (8001410 <HAL_RCC_OscConfig+0x32c>)
 800116e:	2180      	movs	r1, #128	@ 0x80
 8001170:	02c9      	lsls	r1, r1, #11
 8001172:	430a      	orrs	r2, r1
 8001174:	601a      	str	r2, [r3, #0]
 8001176:	4ba6      	ldr	r3, [pc, #664]	@ (8001410 <HAL_RCC_OscConfig+0x32c>)
 8001178:	681a      	ldr	r2, [r3, #0]
 800117a:	4ba5      	ldr	r3, [pc, #660]	@ (8001410 <HAL_RCC_OscConfig+0x32c>)
 800117c:	2180      	movs	r1, #128	@ 0x80
 800117e:	0249      	lsls	r1, r1, #9
 8001180:	430a      	orrs	r2, r1
 8001182:	601a      	str	r2, [r3, #0]
 8001184:	e00b      	b.n	800119e <HAL_RCC_OscConfig+0xba>
 8001186:	4ba2      	ldr	r3, [pc, #648]	@ (8001410 <HAL_RCC_OscConfig+0x32c>)
 8001188:	681a      	ldr	r2, [r3, #0]
 800118a:	4ba1      	ldr	r3, [pc, #644]	@ (8001410 <HAL_RCC_OscConfig+0x32c>)
 800118c:	49a1      	ldr	r1, [pc, #644]	@ (8001414 <HAL_RCC_OscConfig+0x330>)
 800118e:	400a      	ands	r2, r1
 8001190:	601a      	str	r2, [r3, #0]
 8001192:	4b9f      	ldr	r3, [pc, #636]	@ (8001410 <HAL_RCC_OscConfig+0x32c>)
 8001194:	681a      	ldr	r2, [r3, #0]
 8001196:	4b9e      	ldr	r3, [pc, #632]	@ (8001410 <HAL_RCC_OscConfig+0x32c>)
 8001198:	499f      	ldr	r1, [pc, #636]	@ (8001418 <HAL_RCC_OscConfig+0x334>)
 800119a:	400a      	ands	r2, r1
 800119c:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	685b      	ldr	r3, [r3, #4]
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d014      	beq.n	80011d0 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011a6:	f7ff fc29 	bl	80009fc <HAL_GetTick>
 80011aa:	0003      	movs	r3, r0
 80011ac:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80011ae:	e008      	b.n	80011c2 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80011b0:	f7ff fc24 	bl	80009fc <HAL_GetTick>
 80011b4:	0002      	movs	r2, r0
 80011b6:	693b      	ldr	r3, [r7, #16]
 80011b8:	1ad3      	subs	r3, r2, r3
 80011ba:	2b64      	cmp	r3, #100	@ 0x64
 80011bc:	d901      	bls.n	80011c2 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 80011be:	2303      	movs	r3, #3
 80011c0:	e28d      	b.n	80016de <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80011c2:	4b93      	ldr	r3, [pc, #588]	@ (8001410 <HAL_RCC_OscConfig+0x32c>)
 80011c4:	681a      	ldr	r2, [r3, #0]
 80011c6:	2380      	movs	r3, #128	@ 0x80
 80011c8:	029b      	lsls	r3, r3, #10
 80011ca:	4013      	ands	r3, r2
 80011cc:	d0f0      	beq.n	80011b0 <HAL_RCC_OscConfig+0xcc>
 80011ce:	e015      	b.n	80011fc <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011d0:	f7ff fc14 	bl	80009fc <HAL_GetTick>
 80011d4:	0003      	movs	r3, r0
 80011d6:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80011d8:	e008      	b.n	80011ec <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80011da:	f7ff fc0f 	bl	80009fc <HAL_GetTick>
 80011de:	0002      	movs	r2, r0
 80011e0:	693b      	ldr	r3, [r7, #16]
 80011e2:	1ad3      	subs	r3, r2, r3
 80011e4:	2b64      	cmp	r3, #100	@ 0x64
 80011e6:	d901      	bls.n	80011ec <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 80011e8:	2303      	movs	r3, #3
 80011ea:	e278      	b.n	80016de <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80011ec:	4b88      	ldr	r3, [pc, #544]	@ (8001410 <HAL_RCC_OscConfig+0x32c>)
 80011ee:	681a      	ldr	r2, [r3, #0]
 80011f0:	2380      	movs	r3, #128	@ 0x80
 80011f2:	029b      	lsls	r3, r3, #10
 80011f4:	4013      	ands	r3, r2
 80011f6:	d1f0      	bne.n	80011da <HAL_RCC_OscConfig+0xf6>
 80011f8:	e000      	b.n	80011fc <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011fa:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	2202      	movs	r2, #2
 8001202:	4013      	ands	r3, r2
 8001204:	d100      	bne.n	8001208 <HAL_RCC_OscConfig+0x124>
 8001206:	e099      	b.n	800133c <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001208:	4b81      	ldr	r3, [pc, #516]	@ (8001410 <HAL_RCC_OscConfig+0x32c>)
 800120a:	689b      	ldr	r3, [r3, #8]
 800120c:	2238      	movs	r2, #56	@ 0x38
 800120e:	4013      	ands	r3, r2
 8001210:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001212:	4b7f      	ldr	r3, [pc, #508]	@ (8001410 <HAL_RCC_OscConfig+0x32c>)
 8001214:	68db      	ldr	r3, [r3, #12]
 8001216:	2203      	movs	r2, #3
 8001218:	4013      	ands	r3, r2
 800121a:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 800121c:	69bb      	ldr	r3, [r7, #24]
 800121e:	2b10      	cmp	r3, #16
 8001220:	d102      	bne.n	8001228 <HAL_RCC_OscConfig+0x144>
 8001222:	697b      	ldr	r3, [r7, #20]
 8001224:	2b02      	cmp	r3, #2
 8001226:	d002      	beq.n	800122e <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8001228:	69bb      	ldr	r3, [r7, #24]
 800122a:	2b00      	cmp	r3, #0
 800122c:	d135      	bne.n	800129a <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800122e:	4b78      	ldr	r3, [pc, #480]	@ (8001410 <HAL_RCC_OscConfig+0x32c>)
 8001230:	681a      	ldr	r2, [r3, #0]
 8001232:	2380      	movs	r3, #128	@ 0x80
 8001234:	00db      	lsls	r3, r3, #3
 8001236:	4013      	ands	r3, r2
 8001238:	d005      	beq.n	8001246 <HAL_RCC_OscConfig+0x162>
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	68db      	ldr	r3, [r3, #12]
 800123e:	2b00      	cmp	r3, #0
 8001240:	d101      	bne.n	8001246 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8001242:	2301      	movs	r3, #1
 8001244:	e24b      	b.n	80016de <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001246:	4b72      	ldr	r3, [pc, #456]	@ (8001410 <HAL_RCC_OscConfig+0x32c>)
 8001248:	685b      	ldr	r3, [r3, #4]
 800124a:	4a74      	ldr	r2, [pc, #464]	@ (800141c <HAL_RCC_OscConfig+0x338>)
 800124c:	4013      	ands	r3, r2
 800124e:	0019      	movs	r1, r3
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	695b      	ldr	r3, [r3, #20]
 8001254:	021a      	lsls	r2, r3, #8
 8001256:	4b6e      	ldr	r3, [pc, #440]	@ (8001410 <HAL_RCC_OscConfig+0x32c>)
 8001258:	430a      	orrs	r2, r1
 800125a:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800125c:	69bb      	ldr	r3, [r7, #24]
 800125e:	2b00      	cmp	r3, #0
 8001260:	d112      	bne.n	8001288 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001262:	4b6b      	ldr	r3, [pc, #428]	@ (8001410 <HAL_RCC_OscConfig+0x32c>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	4a6e      	ldr	r2, [pc, #440]	@ (8001420 <HAL_RCC_OscConfig+0x33c>)
 8001268:	4013      	ands	r3, r2
 800126a:	0019      	movs	r1, r3
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	691a      	ldr	r2, [r3, #16]
 8001270:	4b67      	ldr	r3, [pc, #412]	@ (8001410 <HAL_RCC_OscConfig+0x32c>)
 8001272:	430a      	orrs	r2, r1
 8001274:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8001276:	4b66      	ldr	r3, [pc, #408]	@ (8001410 <HAL_RCC_OscConfig+0x32c>)
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	0adb      	lsrs	r3, r3, #11
 800127c:	2207      	movs	r2, #7
 800127e:	4013      	ands	r3, r2
 8001280:	4a68      	ldr	r2, [pc, #416]	@ (8001424 <HAL_RCC_OscConfig+0x340>)
 8001282:	40da      	lsrs	r2, r3
 8001284:	4b68      	ldr	r3, [pc, #416]	@ (8001428 <HAL_RCC_OscConfig+0x344>)
 8001286:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001288:	4b68      	ldr	r3, [pc, #416]	@ (800142c <HAL_RCC_OscConfig+0x348>)
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	0018      	movs	r0, r3
 800128e:	f7ff fb59 	bl	8000944 <HAL_InitTick>
 8001292:	1e03      	subs	r3, r0, #0
 8001294:	d051      	beq.n	800133a <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8001296:	2301      	movs	r3, #1
 8001298:	e221      	b.n	80016de <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	68db      	ldr	r3, [r3, #12]
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d030      	beq.n	8001304 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80012a2:	4b5b      	ldr	r3, [pc, #364]	@ (8001410 <HAL_RCC_OscConfig+0x32c>)
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	4a5e      	ldr	r2, [pc, #376]	@ (8001420 <HAL_RCC_OscConfig+0x33c>)
 80012a8:	4013      	ands	r3, r2
 80012aa:	0019      	movs	r1, r3
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	691a      	ldr	r2, [r3, #16]
 80012b0:	4b57      	ldr	r3, [pc, #348]	@ (8001410 <HAL_RCC_OscConfig+0x32c>)
 80012b2:	430a      	orrs	r2, r1
 80012b4:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80012b6:	4b56      	ldr	r3, [pc, #344]	@ (8001410 <HAL_RCC_OscConfig+0x32c>)
 80012b8:	681a      	ldr	r2, [r3, #0]
 80012ba:	4b55      	ldr	r3, [pc, #340]	@ (8001410 <HAL_RCC_OscConfig+0x32c>)
 80012bc:	2180      	movs	r1, #128	@ 0x80
 80012be:	0049      	lsls	r1, r1, #1
 80012c0:	430a      	orrs	r2, r1
 80012c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012c4:	f7ff fb9a 	bl	80009fc <HAL_GetTick>
 80012c8:	0003      	movs	r3, r0
 80012ca:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80012cc:	e008      	b.n	80012e0 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80012ce:	f7ff fb95 	bl	80009fc <HAL_GetTick>
 80012d2:	0002      	movs	r2, r0
 80012d4:	693b      	ldr	r3, [r7, #16]
 80012d6:	1ad3      	subs	r3, r2, r3
 80012d8:	2b02      	cmp	r3, #2
 80012da:	d901      	bls.n	80012e0 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80012dc:	2303      	movs	r3, #3
 80012de:	e1fe      	b.n	80016de <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80012e0:	4b4b      	ldr	r3, [pc, #300]	@ (8001410 <HAL_RCC_OscConfig+0x32c>)
 80012e2:	681a      	ldr	r2, [r3, #0]
 80012e4:	2380      	movs	r3, #128	@ 0x80
 80012e6:	00db      	lsls	r3, r3, #3
 80012e8:	4013      	ands	r3, r2
 80012ea:	d0f0      	beq.n	80012ce <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012ec:	4b48      	ldr	r3, [pc, #288]	@ (8001410 <HAL_RCC_OscConfig+0x32c>)
 80012ee:	685b      	ldr	r3, [r3, #4]
 80012f0:	4a4a      	ldr	r2, [pc, #296]	@ (800141c <HAL_RCC_OscConfig+0x338>)
 80012f2:	4013      	ands	r3, r2
 80012f4:	0019      	movs	r1, r3
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	695b      	ldr	r3, [r3, #20]
 80012fa:	021a      	lsls	r2, r3, #8
 80012fc:	4b44      	ldr	r3, [pc, #272]	@ (8001410 <HAL_RCC_OscConfig+0x32c>)
 80012fe:	430a      	orrs	r2, r1
 8001300:	605a      	str	r2, [r3, #4]
 8001302:	e01b      	b.n	800133c <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8001304:	4b42      	ldr	r3, [pc, #264]	@ (8001410 <HAL_RCC_OscConfig+0x32c>)
 8001306:	681a      	ldr	r2, [r3, #0]
 8001308:	4b41      	ldr	r3, [pc, #260]	@ (8001410 <HAL_RCC_OscConfig+0x32c>)
 800130a:	4949      	ldr	r1, [pc, #292]	@ (8001430 <HAL_RCC_OscConfig+0x34c>)
 800130c:	400a      	ands	r2, r1
 800130e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001310:	f7ff fb74 	bl	80009fc <HAL_GetTick>
 8001314:	0003      	movs	r3, r0
 8001316:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001318:	e008      	b.n	800132c <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800131a:	f7ff fb6f 	bl	80009fc <HAL_GetTick>
 800131e:	0002      	movs	r2, r0
 8001320:	693b      	ldr	r3, [r7, #16]
 8001322:	1ad3      	subs	r3, r2, r3
 8001324:	2b02      	cmp	r3, #2
 8001326:	d901      	bls.n	800132c <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8001328:	2303      	movs	r3, #3
 800132a:	e1d8      	b.n	80016de <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800132c:	4b38      	ldr	r3, [pc, #224]	@ (8001410 <HAL_RCC_OscConfig+0x32c>)
 800132e:	681a      	ldr	r2, [r3, #0]
 8001330:	2380      	movs	r3, #128	@ 0x80
 8001332:	00db      	lsls	r3, r3, #3
 8001334:	4013      	ands	r3, r2
 8001336:	d1f0      	bne.n	800131a <HAL_RCC_OscConfig+0x236>
 8001338:	e000      	b.n	800133c <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800133a:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	2208      	movs	r2, #8
 8001342:	4013      	ands	r3, r2
 8001344:	d047      	beq.n	80013d6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001346:	4b32      	ldr	r3, [pc, #200]	@ (8001410 <HAL_RCC_OscConfig+0x32c>)
 8001348:	689b      	ldr	r3, [r3, #8]
 800134a:	2238      	movs	r2, #56	@ 0x38
 800134c:	4013      	ands	r3, r2
 800134e:	2b18      	cmp	r3, #24
 8001350:	d10a      	bne.n	8001368 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8001352:	4b2f      	ldr	r3, [pc, #188]	@ (8001410 <HAL_RCC_OscConfig+0x32c>)
 8001354:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001356:	2202      	movs	r2, #2
 8001358:	4013      	ands	r3, r2
 800135a:	d03c      	beq.n	80013d6 <HAL_RCC_OscConfig+0x2f2>
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	699b      	ldr	r3, [r3, #24]
 8001360:	2b00      	cmp	r3, #0
 8001362:	d138      	bne.n	80013d6 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8001364:	2301      	movs	r3, #1
 8001366:	e1ba      	b.n	80016de <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	699b      	ldr	r3, [r3, #24]
 800136c:	2b00      	cmp	r3, #0
 800136e:	d019      	beq.n	80013a4 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8001370:	4b27      	ldr	r3, [pc, #156]	@ (8001410 <HAL_RCC_OscConfig+0x32c>)
 8001372:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001374:	4b26      	ldr	r3, [pc, #152]	@ (8001410 <HAL_RCC_OscConfig+0x32c>)
 8001376:	2101      	movs	r1, #1
 8001378:	430a      	orrs	r2, r1
 800137a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800137c:	f7ff fb3e 	bl	80009fc <HAL_GetTick>
 8001380:	0003      	movs	r3, r0
 8001382:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001384:	e008      	b.n	8001398 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001386:	f7ff fb39 	bl	80009fc <HAL_GetTick>
 800138a:	0002      	movs	r2, r0
 800138c:	693b      	ldr	r3, [r7, #16]
 800138e:	1ad3      	subs	r3, r2, r3
 8001390:	2b02      	cmp	r3, #2
 8001392:	d901      	bls.n	8001398 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8001394:	2303      	movs	r3, #3
 8001396:	e1a2      	b.n	80016de <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001398:	4b1d      	ldr	r3, [pc, #116]	@ (8001410 <HAL_RCC_OscConfig+0x32c>)
 800139a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800139c:	2202      	movs	r2, #2
 800139e:	4013      	ands	r3, r2
 80013a0:	d0f1      	beq.n	8001386 <HAL_RCC_OscConfig+0x2a2>
 80013a2:	e018      	b.n	80013d6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80013a4:	4b1a      	ldr	r3, [pc, #104]	@ (8001410 <HAL_RCC_OscConfig+0x32c>)
 80013a6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80013a8:	4b19      	ldr	r3, [pc, #100]	@ (8001410 <HAL_RCC_OscConfig+0x32c>)
 80013aa:	2101      	movs	r1, #1
 80013ac:	438a      	bics	r2, r1
 80013ae:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013b0:	f7ff fb24 	bl	80009fc <HAL_GetTick>
 80013b4:	0003      	movs	r3, r0
 80013b6:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80013b8:	e008      	b.n	80013cc <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80013ba:	f7ff fb1f 	bl	80009fc <HAL_GetTick>
 80013be:	0002      	movs	r2, r0
 80013c0:	693b      	ldr	r3, [r7, #16]
 80013c2:	1ad3      	subs	r3, r2, r3
 80013c4:	2b02      	cmp	r3, #2
 80013c6:	d901      	bls.n	80013cc <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 80013c8:	2303      	movs	r3, #3
 80013ca:	e188      	b.n	80016de <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80013cc:	4b10      	ldr	r3, [pc, #64]	@ (8001410 <HAL_RCC_OscConfig+0x32c>)
 80013ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80013d0:	2202      	movs	r2, #2
 80013d2:	4013      	ands	r3, r2
 80013d4:	d1f1      	bne.n	80013ba <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	2204      	movs	r2, #4
 80013dc:	4013      	ands	r3, r2
 80013de:	d100      	bne.n	80013e2 <HAL_RCC_OscConfig+0x2fe>
 80013e0:	e0c6      	b.n	8001570 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80013e2:	231f      	movs	r3, #31
 80013e4:	18fb      	adds	r3, r7, r3
 80013e6:	2200      	movs	r2, #0
 80013e8:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80013ea:	4b09      	ldr	r3, [pc, #36]	@ (8001410 <HAL_RCC_OscConfig+0x32c>)
 80013ec:	689b      	ldr	r3, [r3, #8]
 80013ee:	2238      	movs	r2, #56	@ 0x38
 80013f0:	4013      	ands	r3, r2
 80013f2:	2b20      	cmp	r3, #32
 80013f4:	d11e      	bne.n	8001434 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80013f6:	4b06      	ldr	r3, [pc, #24]	@ (8001410 <HAL_RCC_OscConfig+0x32c>)
 80013f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80013fa:	2202      	movs	r2, #2
 80013fc:	4013      	ands	r3, r2
 80013fe:	d100      	bne.n	8001402 <HAL_RCC_OscConfig+0x31e>
 8001400:	e0b6      	b.n	8001570 <HAL_RCC_OscConfig+0x48c>
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	689b      	ldr	r3, [r3, #8]
 8001406:	2b00      	cmp	r3, #0
 8001408:	d000      	beq.n	800140c <HAL_RCC_OscConfig+0x328>
 800140a:	e0b1      	b.n	8001570 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 800140c:	2301      	movs	r3, #1
 800140e:	e166      	b.n	80016de <HAL_RCC_OscConfig+0x5fa>
 8001410:	40021000 	.word	0x40021000
 8001414:	fffeffff 	.word	0xfffeffff
 8001418:	fffbffff 	.word	0xfffbffff
 800141c:	ffff80ff 	.word	0xffff80ff
 8001420:	ffffc7ff 	.word	0xffffc7ff
 8001424:	00f42400 	.word	0x00f42400
 8001428:	20000000 	.word	0x20000000
 800142c:	20000004 	.word	0x20000004
 8001430:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001434:	4bac      	ldr	r3, [pc, #688]	@ (80016e8 <HAL_RCC_OscConfig+0x604>)
 8001436:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001438:	2380      	movs	r3, #128	@ 0x80
 800143a:	055b      	lsls	r3, r3, #21
 800143c:	4013      	ands	r3, r2
 800143e:	d101      	bne.n	8001444 <HAL_RCC_OscConfig+0x360>
 8001440:	2301      	movs	r3, #1
 8001442:	e000      	b.n	8001446 <HAL_RCC_OscConfig+0x362>
 8001444:	2300      	movs	r3, #0
 8001446:	2b00      	cmp	r3, #0
 8001448:	d011      	beq.n	800146e <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 800144a:	4ba7      	ldr	r3, [pc, #668]	@ (80016e8 <HAL_RCC_OscConfig+0x604>)
 800144c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800144e:	4ba6      	ldr	r3, [pc, #664]	@ (80016e8 <HAL_RCC_OscConfig+0x604>)
 8001450:	2180      	movs	r1, #128	@ 0x80
 8001452:	0549      	lsls	r1, r1, #21
 8001454:	430a      	orrs	r2, r1
 8001456:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001458:	4ba3      	ldr	r3, [pc, #652]	@ (80016e8 <HAL_RCC_OscConfig+0x604>)
 800145a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800145c:	2380      	movs	r3, #128	@ 0x80
 800145e:	055b      	lsls	r3, r3, #21
 8001460:	4013      	ands	r3, r2
 8001462:	60fb      	str	r3, [r7, #12]
 8001464:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8001466:	231f      	movs	r3, #31
 8001468:	18fb      	adds	r3, r7, r3
 800146a:	2201      	movs	r2, #1
 800146c:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800146e:	4b9f      	ldr	r3, [pc, #636]	@ (80016ec <HAL_RCC_OscConfig+0x608>)
 8001470:	681a      	ldr	r2, [r3, #0]
 8001472:	2380      	movs	r3, #128	@ 0x80
 8001474:	005b      	lsls	r3, r3, #1
 8001476:	4013      	ands	r3, r2
 8001478:	d11a      	bne.n	80014b0 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800147a:	4b9c      	ldr	r3, [pc, #624]	@ (80016ec <HAL_RCC_OscConfig+0x608>)
 800147c:	681a      	ldr	r2, [r3, #0]
 800147e:	4b9b      	ldr	r3, [pc, #620]	@ (80016ec <HAL_RCC_OscConfig+0x608>)
 8001480:	2180      	movs	r1, #128	@ 0x80
 8001482:	0049      	lsls	r1, r1, #1
 8001484:	430a      	orrs	r2, r1
 8001486:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8001488:	f7ff fab8 	bl	80009fc <HAL_GetTick>
 800148c:	0003      	movs	r3, r0
 800148e:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001490:	e008      	b.n	80014a4 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001492:	f7ff fab3 	bl	80009fc <HAL_GetTick>
 8001496:	0002      	movs	r2, r0
 8001498:	693b      	ldr	r3, [r7, #16]
 800149a:	1ad3      	subs	r3, r2, r3
 800149c:	2b02      	cmp	r3, #2
 800149e:	d901      	bls.n	80014a4 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 80014a0:	2303      	movs	r3, #3
 80014a2:	e11c      	b.n	80016de <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80014a4:	4b91      	ldr	r3, [pc, #580]	@ (80016ec <HAL_RCC_OscConfig+0x608>)
 80014a6:	681a      	ldr	r2, [r3, #0]
 80014a8:	2380      	movs	r3, #128	@ 0x80
 80014aa:	005b      	lsls	r3, r3, #1
 80014ac:	4013      	ands	r3, r2
 80014ae:	d0f0      	beq.n	8001492 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	689b      	ldr	r3, [r3, #8]
 80014b4:	2b01      	cmp	r3, #1
 80014b6:	d106      	bne.n	80014c6 <HAL_RCC_OscConfig+0x3e2>
 80014b8:	4b8b      	ldr	r3, [pc, #556]	@ (80016e8 <HAL_RCC_OscConfig+0x604>)
 80014ba:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80014bc:	4b8a      	ldr	r3, [pc, #552]	@ (80016e8 <HAL_RCC_OscConfig+0x604>)
 80014be:	2101      	movs	r1, #1
 80014c0:	430a      	orrs	r2, r1
 80014c2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80014c4:	e01c      	b.n	8001500 <HAL_RCC_OscConfig+0x41c>
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	689b      	ldr	r3, [r3, #8]
 80014ca:	2b05      	cmp	r3, #5
 80014cc:	d10c      	bne.n	80014e8 <HAL_RCC_OscConfig+0x404>
 80014ce:	4b86      	ldr	r3, [pc, #536]	@ (80016e8 <HAL_RCC_OscConfig+0x604>)
 80014d0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80014d2:	4b85      	ldr	r3, [pc, #532]	@ (80016e8 <HAL_RCC_OscConfig+0x604>)
 80014d4:	2104      	movs	r1, #4
 80014d6:	430a      	orrs	r2, r1
 80014d8:	65da      	str	r2, [r3, #92]	@ 0x5c
 80014da:	4b83      	ldr	r3, [pc, #524]	@ (80016e8 <HAL_RCC_OscConfig+0x604>)
 80014dc:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80014de:	4b82      	ldr	r3, [pc, #520]	@ (80016e8 <HAL_RCC_OscConfig+0x604>)
 80014e0:	2101      	movs	r1, #1
 80014e2:	430a      	orrs	r2, r1
 80014e4:	65da      	str	r2, [r3, #92]	@ 0x5c
 80014e6:	e00b      	b.n	8001500 <HAL_RCC_OscConfig+0x41c>
 80014e8:	4b7f      	ldr	r3, [pc, #508]	@ (80016e8 <HAL_RCC_OscConfig+0x604>)
 80014ea:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80014ec:	4b7e      	ldr	r3, [pc, #504]	@ (80016e8 <HAL_RCC_OscConfig+0x604>)
 80014ee:	2101      	movs	r1, #1
 80014f0:	438a      	bics	r2, r1
 80014f2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80014f4:	4b7c      	ldr	r3, [pc, #496]	@ (80016e8 <HAL_RCC_OscConfig+0x604>)
 80014f6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80014f8:	4b7b      	ldr	r3, [pc, #492]	@ (80016e8 <HAL_RCC_OscConfig+0x604>)
 80014fa:	2104      	movs	r1, #4
 80014fc:	438a      	bics	r2, r1
 80014fe:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	689b      	ldr	r3, [r3, #8]
 8001504:	2b00      	cmp	r3, #0
 8001506:	d014      	beq.n	8001532 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001508:	f7ff fa78 	bl	80009fc <HAL_GetTick>
 800150c:	0003      	movs	r3, r0
 800150e:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001510:	e009      	b.n	8001526 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001512:	f7ff fa73 	bl	80009fc <HAL_GetTick>
 8001516:	0002      	movs	r2, r0
 8001518:	693b      	ldr	r3, [r7, #16]
 800151a:	1ad3      	subs	r3, r2, r3
 800151c:	4a74      	ldr	r2, [pc, #464]	@ (80016f0 <HAL_RCC_OscConfig+0x60c>)
 800151e:	4293      	cmp	r3, r2
 8001520:	d901      	bls.n	8001526 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8001522:	2303      	movs	r3, #3
 8001524:	e0db      	b.n	80016de <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001526:	4b70      	ldr	r3, [pc, #448]	@ (80016e8 <HAL_RCC_OscConfig+0x604>)
 8001528:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800152a:	2202      	movs	r2, #2
 800152c:	4013      	ands	r3, r2
 800152e:	d0f0      	beq.n	8001512 <HAL_RCC_OscConfig+0x42e>
 8001530:	e013      	b.n	800155a <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001532:	f7ff fa63 	bl	80009fc <HAL_GetTick>
 8001536:	0003      	movs	r3, r0
 8001538:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800153a:	e009      	b.n	8001550 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800153c:	f7ff fa5e 	bl	80009fc <HAL_GetTick>
 8001540:	0002      	movs	r2, r0
 8001542:	693b      	ldr	r3, [r7, #16]
 8001544:	1ad3      	subs	r3, r2, r3
 8001546:	4a6a      	ldr	r2, [pc, #424]	@ (80016f0 <HAL_RCC_OscConfig+0x60c>)
 8001548:	4293      	cmp	r3, r2
 800154a:	d901      	bls.n	8001550 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 800154c:	2303      	movs	r3, #3
 800154e:	e0c6      	b.n	80016de <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001550:	4b65      	ldr	r3, [pc, #404]	@ (80016e8 <HAL_RCC_OscConfig+0x604>)
 8001552:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001554:	2202      	movs	r2, #2
 8001556:	4013      	ands	r3, r2
 8001558:	d1f0      	bne.n	800153c <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800155a:	231f      	movs	r3, #31
 800155c:	18fb      	adds	r3, r7, r3
 800155e:	781b      	ldrb	r3, [r3, #0]
 8001560:	2b01      	cmp	r3, #1
 8001562:	d105      	bne.n	8001570 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8001564:	4b60      	ldr	r3, [pc, #384]	@ (80016e8 <HAL_RCC_OscConfig+0x604>)
 8001566:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001568:	4b5f      	ldr	r3, [pc, #380]	@ (80016e8 <HAL_RCC_OscConfig+0x604>)
 800156a:	4962      	ldr	r1, [pc, #392]	@ (80016f4 <HAL_RCC_OscConfig+0x610>)
 800156c:	400a      	ands	r2, r1
 800156e:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	69db      	ldr	r3, [r3, #28]
 8001574:	2b00      	cmp	r3, #0
 8001576:	d100      	bne.n	800157a <HAL_RCC_OscConfig+0x496>
 8001578:	e0b0      	b.n	80016dc <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800157a:	4b5b      	ldr	r3, [pc, #364]	@ (80016e8 <HAL_RCC_OscConfig+0x604>)
 800157c:	689b      	ldr	r3, [r3, #8]
 800157e:	2238      	movs	r2, #56	@ 0x38
 8001580:	4013      	ands	r3, r2
 8001582:	2b10      	cmp	r3, #16
 8001584:	d100      	bne.n	8001588 <HAL_RCC_OscConfig+0x4a4>
 8001586:	e078      	b.n	800167a <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	69db      	ldr	r3, [r3, #28]
 800158c:	2b02      	cmp	r3, #2
 800158e:	d153      	bne.n	8001638 <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001590:	4b55      	ldr	r3, [pc, #340]	@ (80016e8 <HAL_RCC_OscConfig+0x604>)
 8001592:	681a      	ldr	r2, [r3, #0]
 8001594:	4b54      	ldr	r3, [pc, #336]	@ (80016e8 <HAL_RCC_OscConfig+0x604>)
 8001596:	4958      	ldr	r1, [pc, #352]	@ (80016f8 <HAL_RCC_OscConfig+0x614>)
 8001598:	400a      	ands	r2, r1
 800159a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800159c:	f7ff fa2e 	bl	80009fc <HAL_GetTick>
 80015a0:	0003      	movs	r3, r0
 80015a2:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80015a4:	e008      	b.n	80015b8 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015a6:	f7ff fa29 	bl	80009fc <HAL_GetTick>
 80015aa:	0002      	movs	r2, r0
 80015ac:	693b      	ldr	r3, [r7, #16]
 80015ae:	1ad3      	subs	r3, r2, r3
 80015b0:	2b02      	cmp	r3, #2
 80015b2:	d901      	bls.n	80015b8 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 80015b4:	2303      	movs	r3, #3
 80015b6:	e092      	b.n	80016de <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80015b8:	4b4b      	ldr	r3, [pc, #300]	@ (80016e8 <HAL_RCC_OscConfig+0x604>)
 80015ba:	681a      	ldr	r2, [r3, #0]
 80015bc:	2380      	movs	r3, #128	@ 0x80
 80015be:	049b      	lsls	r3, r3, #18
 80015c0:	4013      	ands	r3, r2
 80015c2:	d1f0      	bne.n	80015a6 <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80015c4:	4b48      	ldr	r3, [pc, #288]	@ (80016e8 <HAL_RCC_OscConfig+0x604>)
 80015c6:	68db      	ldr	r3, [r3, #12]
 80015c8:	4a4c      	ldr	r2, [pc, #304]	@ (80016fc <HAL_RCC_OscConfig+0x618>)
 80015ca:	4013      	ands	r3, r2
 80015cc:	0019      	movs	r1, r3
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	6a1a      	ldr	r2, [r3, #32]
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015d6:	431a      	orrs	r2, r3
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015dc:	021b      	lsls	r3, r3, #8
 80015de:	431a      	orrs	r2, r3
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80015e4:	431a      	orrs	r2, r3
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ea:	431a      	orrs	r2, r3
 80015ec:	4b3e      	ldr	r3, [pc, #248]	@ (80016e8 <HAL_RCC_OscConfig+0x604>)
 80015ee:	430a      	orrs	r2, r1
 80015f0:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80015f2:	4b3d      	ldr	r3, [pc, #244]	@ (80016e8 <HAL_RCC_OscConfig+0x604>)
 80015f4:	681a      	ldr	r2, [r3, #0]
 80015f6:	4b3c      	ldr	r3, [pc, #240]	@ (80016e8 <HAL_RCC_OscConfig+0x604>)
 80015f8:	2180      	movs	r1, #128	@ 0x80
 80015fa:	0449      	lsls	r1, r1, #17
 80015fc:	430a      	orrs	r2, r1
 80015fe:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8001600:	4b39      	ldr	r3, [pc, #228]	@ (80016e8 <HAL_RCC_OscConfig+0x604>)
 8001602:	68da      	ldr	r2, [r3, #12]
 8001604:	4b38      	ldr	r3, [pc, #224]	@ (80016e8 <HAL_RCC_OscConfig+0x604>)
 8001606:	2180      	movs	r1, #128	@ 0x80
 8001608:	0549      	lsls	r1, r1, #21
 800160a:	430a      	orrs	r2, r1
 800160c:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800160e:	f7ff f9f5 	bl	80009fc <HAL_GetTick>
 8001612:	0003      	movs	r3, r0
 8001614:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001616:	e008      	b.n	800162a <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001618:	f7ff f9f0 	bl	80009fc <HAL_GetTick>
 800161c:	0002      	movs	r2, r0
 800161e:	693b      	ldr	r3, [r7, #16]
 8001620:	1ad3      	subs	r3, r2, r3
 8001622:	2b02      	cmp	r3, #2
 8001624:	d901      	bls.n	800162a <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 8001626:	2303      	movs	r3, #3
 8001628:	e059      	b.n	80016de <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800162a:	4b2f      	ldr	r3, [pc, #188]	@ (80016e8 <HAL_RCC_OscConfig+0x604>)
 800162c:	681a      	ldr	r2, [r3, #0]
 800162e:	2380      	movs	r3, #128	@ 0x80
 8001630:	049b      	lsls	r3, r3, #18
 8001632:	4013      	ands	r3, r2
 8001634:	d0f0      	beq.n	8001618 <HAL_RCC_OscConfig+0x534>
 8001636:	e051      	b.n	80016dc <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001638:	4b2b      	ldr	r3, [pc, #172]	@ (80016e8 <HAL_RCC_OscConfig+0x604>)
 800163a:	681a      	ldr	r2, [r3, #0]
 800163c:	4b2a      	ldr	r3, [pc, #168]	@ (80016e8 <HAL_RCC_OscConfig+0x604>)
 800163e:	492e      	ldr	r1, [pc, #184]	@ (80016f8 <HAL_RCC_OscConfig+0x614>)
 8001640:	400a      	ands	r2, r1
 8001642:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001644:	f7ff f9da 	bl	80009fc <HAL_GetTick>
 8001648:	0003      	movs	r3, r0
 800164a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800164c:	e008      	b.n	8001660 <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800164e:	f7ff f9d5 	bl	80009fc <HAL_GetTick>
 8001652:	0002      	movs	r2, r0
 8001654:	693b      	ldr	r3, [r7, #16]
 8001656:	1ad3      	subs	r3, r2, r3
 8001658:	2b02      	cmp	r3, #2
 800165a:	d901      	bls.n	8001660 <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 800165c:	2303      	movs	r3, #3
 800165e:	e03e      	b.n	80016de <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001660:	4b21      	ldr	r3, [pc, #132]	@ (80016e8 <HAL_RCC_OscConfig+0x604>)
 8001662:	681a      	ldr	r2, [r3, #0]
 8001664:	2380      	movs	r3, #128	@ 0x80
 8001666:	049b      	lsls	r3, r3, #18
 8001668:	4013      	ands	r3, r2
 800166a:	d1f0      	bne.n	800164e <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 800166c:	4b1e      	ldr	r3, [pc, #120]	@ (80016e8 <HAL_RCC_OscConfig+0x604>)
 800166e:	68da      	ldr	r2, [r3, #12]
 8001670:	4b1d      	ldr	r3, [pc, #116]	@ (80016e8 <HAL_RCC_OscConfig+0x604>)
 8001672:	4923      	ldr	r1, [pc, #140]	@ (8001700 <HAL_RCC_OscConfig+0x61c>)
 8001674:	400a      	ands	r2, r1
 8001676:	60da      	str	r2, [r3, #12]
 8001678:	e030      	b.n	80016dc <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	69db      	ldr	r3, [r3, #28]
 800167e:	2b01      	cmp	r3, #1
 8001680:	d101      	bne.n	8001686 <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 8001682:	2301      	movs	r3, #1
 8001684:	e02b      	b.n	80016de <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8001686:	4b18      	ldr	r3, [pc, #96]	@ (80016e8 <HAL_RCC_OscConfig+0x604>)
 8001688:	68db      	ldr	r3, [r3, #12]
 800168a:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800168c:	697b      	ldr	r3, [r7, #20]
 800168e:	2203      	movs	r2, #3
 8001690:	401a      	ands	r2, r3
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	6a1b      	ldr	r3, [r3, #32]
 8001696:	429a      	cmp	r2, r3
 8001698:	d11e      	bne.n	80016d8 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800169a:	697b      	ldr	r3, [r7, #20]
 800169c:	2270      	movs	r2, #112	@ 0x70
 800169e:	401a      	ands	r2, r3
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80016a4:	429a      	cmp	r2, r3
 80016a6:	d117      	bne.n	80016d8 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80016a8:	697a      	ldr	r2, [r7, #20]
 80016aa:	23fe      	movs	r3, #254	@ 0xfe
 80016ac:	01db      	lsls	r3, r3, #7
 80016ae:	401a      	ands	r2, r3
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016b4:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80016b6:	429a      	cmp	r2, r3
 80016b8:	d10e      	bne.n	80016d8 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80016ba:	697a      	ldr	r2, [r7, #20]
 80016bc:	23f8      	movs	r3, #248	@ 0xf8
 80016be:	039b      	lsls	r3, r3, #14
 80016c0:	401a      	ands	r2, r3
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80016c6:	429a      	cmp	r2, r3
 80016c8:	d106      	bne.n	80016d8 <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80016ca:	697b      	ldr	r3, [r7, #20]
 80016cc:	0f5b      	lsrs	r3, r3, #29
 80016ce:	075a      	lsls	r2, r3, #29
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80016d4:	429a      	cmp	r2, r3
 80016d6:	d001      	beq.n	80016dc <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 80016d8:	2301      	movs	r3, #1
 80016da:	e000      	b.n	80016de <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 80016dc:	2300      	movs	r3, #0
}
 80016de:	0018      	movs	r0, r3
 80016e0:	46bd      	mov	sp, r7
 80016e2:	b008      	add	sp, #32
 80016e4:	bd80      	pop	{r7, pc}
 80016e6:	46c0      	nop			@ (mov r8, r8)
 80016e8:	40021000 	.word	0x40021000
 80016ec:	40007000 	.word	0x40007000
 80016f0:	00001388 	.word	0x00001388
 80016f4:	efffffff 	.word	0xefffffff
 80016f8:	feffffff 	.word	0xfeffffff
 80016fc:	1fc1808c 	.word	0x1fc1808c
 8001700:	effefffc 	.word	0xeffefffc

08001704 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b084      	sub	sp, #16
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
 800170c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	2b00      	cmp	r3, #0
 8001712:	d101      	bne.n	8001718 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001714:	2301      	movs	r3, #1
 8001716:	e0e9      	b.n	80018ec <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001718:	4b76      	ldr	r3, [pc, #472]	@ (80018f4 <HAL_RCC_ClockConfig+0x1f0>)
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	2207      	movs	r2, #7
 800171e:	4013      	ands	r3, r2
 8001720:	683a      	ldr	r2, [r7, #0]
 8001722:	429a      	cmp	r2, r3
 8001724:	d91e      	bls.n	8001764 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001726:	4b73      	ldr	r3, [pc, #460]	@ (80018f4 <HAL_RCC_ClockConfig+0x1f0>)
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	2207      	movs	r2, #7
 800172c:	4393      	bics	r3, r2
 800172e:	0019      	movs	r1, r3
 8001730:	4b70      	ldr	r3, [pc, #448]	@ (80018f4 <HAL_RCC_ClockConfig+0x1f0>)
 8001732:	683a      	ldr	r2, [r7, #0]
 8001734:	430a      	orrs	r2, r1
 8001736:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001738:	f7ff f960 	bl	80009fc <HAL_GetTick>
 800173c:	0003      	movs	r3, r0
 800173e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001740:	e009      	b.n	8001756 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001742:	f7ff f95b 	bl	80009fc <HAL_GetTick>
 8001746:	0002      	movs	r2, r0
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	1ad3      	subs	r3, r2, r3
 800174c:	4a6a      	ldr	r2, [pc, #424]	@ (80018f8 <HAL_RCC_ClockConfig+0x1f4>)
 800174e:	4293      	cmp	r3, r2
 8001750:	d901      	bls.n	8001756 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001752:	2303      	movs	r3, #3
 8001754:	e0ca      	b.n	80018ec <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001756:	4b67      	ldr	r3, [pc, #412]	@ (80018f4 <HAL_RCC_ClockConfig+0x1f0>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	2207      	movs	r2, #7
 800175c:	4013      	ands	r3, r2
 800175e:	683a      	ldr	r2, [r7, #0]
 8001760:	429a      	cmp	r2, r3
 8001762:	d1ee      	bne.n	8001742 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	2202      	movs	r2, #2
 800176a:	4013      	ands	r3, r2
 800176c:	d015      	beq.n	800179a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	2204      	movs	r2, #4
 8001774:	4013      	ands	r3, r2
 8001776:	d006      	beq.n	8001786 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001778:	4b60      	ldr	r3, [pc, #384]	@ (80018fc <HAL_RCC_ClockConfig+0x1f8>)
 800177a:	689a      	ldr	r2, [r3, #8]
 800177c:	4b5f      	ldr	r3, [pc, #380]	@ (80018fc <HAL_RCC_ClockConfig+0x1f8>)
 800177e:	21e0      	movs	r1, #224	@ 0xe0
 8001780:	01c9      	lsls	r1, r1, #7
 8001782:	430a      	orrs	r2, r1
 8001784:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001786:	4b5d      	ldr	r3, [pc, #372]	@ (80018fc <HAL_RCC_ClockConfig+0x1f8>)
 8001788:	689b      	ldr	r3, [r3, #8]
 800178a:	4a5d      	ldr	r2, [pc, #372]	@ (8001900 <HAL_RCC_ClockConfig+0x1fc>)
 800178c:	4013      	ands	r3, r2
 800178e:	0019      	movs	r1, r3
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	689a      	ldr	r2, [r3, #8]
 8001794:	4b59      	ldr	r3, [pc, #356]	@ (80018fc <HAL_RCC_ClockConfig+0x1f8>)
 8001796:	430a      	orrs	r2, r1
 8001798:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	2201      	movs	r2, #1
 80017a0:	4013      	ands	r3, r2
 80017a2:	d057      	beq.n	8001854 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	685b      	ldr	r3, [r3, #4]
 80017a8:	2b01      	cmp	r3, #1
 80017aa:	d107      	bne.n	80017bc <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80017ac:	4b53      	ldr	r3, [pc, #332]	@ (80018fc <HAL_RCC_ClockConfig+0x1f8>)
 80017ae:	681a      	ldr	r2, [r3, #0]
 80017b0:	2380      	movs	r3, #128	@ 0x80
 80017b2:	029b      	lsls	r3, r3, #10
 80017b4:	4013      	ands	r3, r2
 80017b6:	d12b      	bne.n	8001810 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80017b8:	2301      	movs	r3, #1
 80017ba:	e097      	b.n	80018ec <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	685b      	ldr	r3, [r3, #4]
 80017c0:	2b02      	cmp	r3, #2
 80017c2:	d107      	bne.n	80017d4 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80017c4:	4b4d      	ldr	r3, [pc, #308]	@ (80018fc <HAL_RCC_ClockConfig+0x1f8>)
 80017c6:	681a      	ldr	r2, [r3, #0]
 80017c8:	2380      	movs	r3, #128	@ 0x80
 80017ca:	049b      	lsls	r3, r3, #18
 80017cc:	4013      	ands	r3, r2
 80017ce:	d11f      	bne.n	8001810 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80017d0:	2301      	movs	r3, #1
 80017d2:	e08b      	b.n	80018ec <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	685b      	ldr	r3, [r3, #4]
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d107      	bne.n	80017ec <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80017dc:	4b47      	ldr	r3, [pc, #284]	@ (80018fc <HAL_RCC_ClockConfig+0x1f8>)
 80017de:	681a      	ldr	r2, [r3, #0]
 80017e0:	2380      	movs	r3, #128	@ 0x80
 80017e2:	00db      	lsls	r3, r3, #3
 80017e4:	4013      	ands	r3, r2
 80017e6:	d113      	bne.n	8001810 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80017e8:	2301      	movs	r3, #1
 80017ea:	e07f      	b.n	80018ec <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	685b      	ldr	r3, [r3, #4]
 80017f0:	2b03      	cmp	r3, #3
 80017f2:	d106      	bne.n	8001802 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80017f4:	4b41      	ldr	r3, [pc, #260]	@ (80018fc <HAL_RCC_ClockConfig+0x1f8>)
 80017f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017f8:	2202      	movs	r2, #2
 80017fa:	4013      	ands	r3, r2
 80017fc:	d108      	bne.n	8001810 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80017fe:	2301      	movs	r3, #1
 8001800:	e074      	b.n	80018ec <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001802:	4b3e      	ldr	r3, [pc, #248]	@ (80018fc <HAL_RCC_ClockConfig+0x1f8>)
 8001804:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001806:	2202      	movs	r2, #2
 8001808:	4013      	ands	r3, r2
 800180a:	d101      	bne.n	8001810 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800180c:	2301      	movs	r3, #1
 800180e:	e06d      	b.n	80018ec <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001810:	4b3a      	ldr	r3, [pc, #232]	@ (80018fc <HAL_RCC_ClockConfig+0x1f8>)
 8001812:	689b      	ldr	r3, [r3, #8]
 8001814:	2207      	movs	r2, #7
 8001816:	4393      	bics	r3, r2
 8001818:	0019      	movs	r1, r3
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	685a      	ldr	r2, [r3, #4]
 800181e:	4b37      	ldr	r3, [pc, #220]	@ (80018fc <HAL_RCC_ClockConfig+0x1f8>)
 8001820:	430a      	orrs	r2, r1
 8001822:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001824:	f7ff f8ea 	bl	80009fc <HAL_GetTick>
 8001828:	0003      	movs	r3, r0
 800182a:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800182c:	e009      	b.n	8001842 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800182e:	f7ff f8e5 	bl	80009fc <HAL_GetTick>
 8001832:	0002      	movs	r2, r0
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	1ad3      	subs	r3, r2, r3
 8001838:	4a2f      	ldr	r2, [pc, #188]	@ (80018f8 <HAL_RCC_ClockConfig+0x1f4>)
 800183a:	4293      	cmp	r3, r2
 800183c:	d901      	bls.n	8001842 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800183e:	2303      	movs	r3, #3
 8001840:	e054      	b.n	80018ec <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001842:	4b2e      	ldr	r3, [pc, #184]	@ (80018fc <HAL_RCC_ClockConfig+0x1f8>)
 8001844:	689b      	ldr	r3, [r3, #8]
 8001846:	2238      	movs	r2, #56	@ 0x38
 8001848:	401a      	ands	r2, r3
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	685b      	ldr	r3, [r3, #4]
 800184e:	00db      	lsls	r3, r3, #3
 8001850:	429a      	cmp	r2, r3
 8001852:	d1ec      	bne.n	800182e <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001854:	4b27      	ldr	r3, [pc, #156]	@ (80018f4 <HAL_RCC_ClockConfig+0x1f0>)
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	2207      	movs	r2, #7
 800185a:	4013      	ands	r3, r2
 800185c:	683a      	ldr	r2, [r7, #0]
 800185e:	429a      	cmp	r2, r3
 8001860:	d21e      	bcs.n	80018a0 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001862:	4b24      	ldr	r3, [pc, #144]	@ (80018f4 <HAL_RCC_ClockConfig+0x1f0>)
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	2207      	movs	r2, #7
 8001868:	4393      	bics	r3, r2
 800186a:	0019      	movs	r1, r3
 800186c:	4b21      	ldr	r3, [pc, #132]	@ (80018f4 <HAL_RCC_ClockConfig+0x1f0>)
 800186e:	683a      	ldr	r2, [r7, #0]
 8001870:	430a      	orrs	r2, r1
 8001872:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001874:	f7ff f8c2 	bl	80009fc <HAL_GetTick>
 8001878:	0003      	movs	r3, r0
 800187a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800187c:	e009      	b.n	8001892 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800187e:	f7ff f8bd 	bl	80009fc <HAL_GetTick>
 8001882:	0002      	movs	r2, r0
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	1ad3      	subs	r3, r2, r3
 8001888:	4a1b      	ldr	r2, [pc, #108]	@ (80018f8 <HAL_RCC_ClockConfig+0x1f4>)
 800188a:	4293      	cmp	r3, r2
 800188c:	d901      	bls.n	8001892 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800188e:	2303      	movs	r3, #3
 8001890:	e02c      	b.n	80018ec <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001892:	4b18      	ldr	r3, [pc, #96]	@ (80018f4 <HAL_RCC_ClockConfig+0x1f0>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	2207      	movs	r2, #7
 8001898:	4013      	ands	r3, r2
 800189a:	683a      	ldr	r2, [r7, #0]
 800189c:	429a      	cmp	r2, r3
 800189e:	d1ee      	bne.n	800187e <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	2204      	movs	r2, #4
 80018a6:	4013      	ands	r3, r2
 80018a8:	d009      	beq.n	80018be <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80018aa:	4b14      	ldr	r3, [pc, #80]	@ (80018fc <HAL_RCC_ClockConfig+0x1f8>)
 80018ac:	689b      	ldr	r3, [r3, #8]
 80018ae:	4a15      	ldr	r2, [pc, #84]	@ (8001904 <HAL_RCC_ClockConfig+0x200>)
 80018b0:	4013      	ands	r3, r2
 80018b2:	0019      	movs	r1, r3
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	68da      	ldr	r2, [r3, #12]
 80018b8:	4b10      	ldr	r3, [pc, #64]	@ (80018fc <HAL_RCC_ClockConfig+0x1f8>)
 80018ba:	430a      	orrs	r2, r1
 80018bc:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80018be:	f000 f829 	bl	8001914 <HAL_RCC_GetSysClockFreq>
 80018c2:	0001      	movs	r1, r0
 80018c4:	4b0d      	ldr	r3, [pc, #52]	@ (80018fc <HAL_RCC_ClockConfig+0x1f8>)
 80018c6:	689b      	ldr	r3, [r3, #8]
 80018c8:	0a1b      	lsrs	r3, r3, #8
 80018ca:	220f      	movs	r2, #15
 80018cc:	401a      	ands	r2, r3
 80018ce:	4b0e      	ldr	r3, [pc, #56]	@ (8001908 <HAL_RCC_ClockConfig+0x204>)
 80018d0:	0092      	lsls	r2, r2, #2
 80018d2:	58d3      	ldr	r3, [r2, r3]
 80018d4:	221f      	movs	r2, #31
 80018d6:	4013      	ands	r3, r2
 80018d8:	000a      	movs	r2, r1
 80018da:	40da      	lsrs	r2, r3
 80018dc:	4b0b      	ldr	r3, [pc, #44]	@ (800190c <HAL_RCC_ClockConfig+0x208>)
 80018de:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80018e0:	4b0b      	ldr	r3, [pc, #44]	@ (8001910 <HAL_RCC_ClockConfig+0x20c>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	0018      	movs	r0, r3
 80018e6:	f7ff f82d 	bl	8000944 <HAL_InitTick>
 80018ea:	0003      	movs	r3, r0
}
 80018ec:	0018      	movs	r0, r3
 80018ee:	46bd      	mov	sp, r7
 80018f0:	b004      	add	sp, #16
 80018f2:	bd80      	pop	{r7, pc}
 80018f4:	40022000 	.word	0x40022000
 80018f8:	00001388 	.word	0x00001388
 80018fc:	40021000 	.word	0x40021000
 8001900:	fffff0ff 	.word	0xfffff0ff
 8001904:	ffff8fff 	.word	0xffff8fff
 8001908:	08002edc 	.word	0x08002edc
 800190c:	20000000 	.word	0x20000000
 8001910:	20000004 	.word	0x20000004

08001914 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	b086      	sub	sp, #24
 8001918:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800191a:	4b3c      	ldr	r3, [pc, #240]	@ (8001a0c <HAL_RCC_GetSysClockFreq+0xf8>)
 800191c:	689b      	ldr	r3, [r3, #8]
 800191e:	2238      	movs	r2, #56	@ 0x38
 8001920:	4013      	ands	r3, r2
 8001922:	d10f      	bne.n	8001944 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001924:	4b39      	ldr	r3, [pc, #228]	@ (8001a0c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	0adb      	lsrs	r3, r3, #11
 800192a:	2207      	movs	r2, #7
 800192c:	4013      	ands	r3, r2
 800192e:	2201      	movs	r2, #1
 8001930:	409a      	lsls	r2, r3
 8001932:	0013      	movs	r3, r2
 8001934:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001936:	6839      	ldr	r1, [r7, #0]
 8001938:	4835      	ldr	r0, [pc, #212]	@ (8001a10 <HAL_RCC_GetSysClockFreq+0xfc>)
 800193a:	f7fe fbe1 	bl	8000100 <__udivsi3>
 800193e:	0003      	movs	r3, r0
 8001940:	613b      	str	r3, [r7, #16]
 8001942:	e05d      	b.n	8001a00 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001944:	4b31      	ldr	r3, [pc, #196]	@ (8001a0c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001946:	689b      	ldr	r3, [r3, #8]
 8001948:	2238      	movs	r2, #56	@ 0x38
 800194a:	4013      	ands	r3, r2
 800194c:	2b08      	cmp	r3, #8
 800194e:	d102      	bne.n	8001956 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001950:	4b30      	ldr	r3, [pc, #192]	@ (8001a14 <HAL_RCC_GetSysClockFreq+0x100>)
 8001952:	613b      	str	r3, [r7, #16]
 8001954:	e054      	b.n	8001a00 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001956:	4b2d      	ldr	r3, [pc, #180]	@ (8001a0c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001958:	689b      	ldr	r3, [r3, #8]
 800195a:	2238      	movs	r2, #56	@ 0x38
 800195c:	4013      	ands	r3, r2
 800195e:	2b10      	cmp	r3, #16
 8001960:	d138      	bne.n	80019d4 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8001962:	4b2a      	ldr	r3, [pc, #168]	@ (8001a0c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001964:	68db      	ldr	r3, [r3, #12]
 8001966:	2203      	movs	r2, #3
 8001968:	4013      	ands	r3, r2
 800196a:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800196c:	4b27      	ldr	r3, [pc, #156]	@ (8001a0c <HAL_RCC_GetSysClockFreq+0xf8>)
 800196e:	68db      	ldr	r3, [r3, #12]
 8001970:	091b      	lsrs	r3, r3, #4
 8001972:	2207      	movs	r2, #7
 8001974:	4013      	ands	r3, r2
 8001976:	3301      	adds	r3, #1
 8001978:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	2b03      	cmp	r3, #3
 800197e:	d10d      	bne.n	800199c <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001980:	68b9      	ldr	r1, [r7, #8]
 8001982:	4824      	ldr	r0, [pc, #144]	@ (8001a14 <HAL_RCC_GetSysClockFreq+0x100>)
 8001984:	f7fe fbbc 	bl	8000100 <__udivsi3>
 8001988:	0003      	movs	r3, r0
 800198a:	0019      	movs	r1, r3
 800198c:	4b1f      	ldr	r3, [pc, #124]	@ (8001a0c <HAL_RCC_GetSysClockFreq+0xf8>)
 800198e:	68db      	ldr	r3, [r3, #12]
 8001990:	0a1b      	lsrs	r3, r3, #8
 8001992:	227f      	movs	r2, #127	@ 0x7f
 8001994:	4013      	ands	r3, r2
 8001996:	434b      	muls	r3, r1
 8001998:	617b      	str	r3, [r7, #20]
        break;
 800199a:	e00d      	b.n	80019b8 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 800199c:	68b9      	ldr	r1, [r7, #8]
 800199e:	481c      	ldr	r0, [pc, #112]	@ (8001a10 <HAL_RCC_GetSysClockFreq+0xfc>)
 80019a0:	f7fe fbae 	bl	8000100 <__udivsi3>
 80019a4:	0003      	movs	r3, r0
 80019a6:	0019      	movs	r1, r3
 80019a8:	4b18      	ldr	r3, [pc, #96]	@ (8001a0c <HAL_RCC_GetSysClockFreq+0xf8>)
 80019aa:	68db      	ldr	r3, [r3, #12]
 80019ac:	0a1b      	lsrs	r3, r3, #8
 80019ae:	227f      	movs	r2, #127	@ 0x7f
 80019b0:	4013      	ands	r3, r2
 80019b2:	434b      	muls	r3, r1
 80019b4:	617b      	str	r3, [r7, #20]
        break;
 80019b6:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80019b8:	4b14      	ldr	r3, [pc, #80]	@ (8001a0c <HAL_RCC_GetSysClockFreq+0xf8>)
 80019ba:	68db      	ldr	r3, [r3, #12]
 80019bc:	0f5b      	lsrs	r3, r3, #29
 80019be:	2207      	movs	r2, #7
 80019c0:	4013      	ands	r3, r2
 80019c2:	3301      	adds	r3, #1
 80019c4:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80019c6:	6879      	ldr	r1, [r7, #4]
 80019c8:	6978      	ldr	r0, [r7, #20]
 80019ca:	f7fe fb99 	bl	8000100 <__udivsi3>
 80019ce:	0003      	movs	r3, r0
 80019d0:	613b      	str	r3, [r7, #16]
 80019d2:	e015      	b.n	8001a00 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80019d4:	4b0d      	ldr	r3, [pc, #52]	@ (8001a0c <HAL_RCC_GetSysClockFreq+0xf8>)
 80019d6:	689b      	ldr	r3, [r3, #8]
 80019d8:	2238      	movs	r2, #56	@ 0x38
 80019da:	4013      	ands	r3, r2
 80019dc:	2b20      	cmp	r3, #32
 80019de:	d103      	bne.n	80019e8 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80019e0:	2380      	movs	r3, #128	@ 0x80
 80019e2:	021b      	lsls	r3, r3, #8
 80019e4:	613b      	str	r3, [r7, #16]
 80019e6:	e00b      	b.n	8001a00 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80019e8:	4b08      	ldr	r3, [pc, #32]	@ (8001a0c <HAL_RCC_GetSysClockFreq+0xf8>)
 80019ea:	689b      	ldr	r3, [r3, #8]
 80019ec:	2238      	movs	r2, #56	@ 0x38
 80019ee:	4013      	ands	r3, r2
 80019f0:	2b18      	cmp	r3, #24
 80019f2:	d103      	bne.n	80019fc <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80019f4:	23fa      	movs	r3, #250	@ 0xfa
 80019f6:	01db      	lsls	r3, r3, #7
 80019f8:	613b      	str	r3, [r7, #16]
 80019fa:	e001      	b.n	8001a00 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 80019fc:	2300      	movs	r3, #0
 80019fe:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001a00:	693b      	ldr	r3, [r7, #16]
}
 8001a02:	0018      	movs	r0, r3
 8001a04:	46bd      	mov	sp, r7
 8001a06:	b006      	add	sp, #24
 8001a08:	bd80      	pop	{r7, pc}
 8001a0a:	46c0      	nop			@ (mov r8, r8)
 8001a0c:	40021000 	.word	0x40021000
 8001a10:	00f42400 	.word	0x00f42400
 8001a14:	007a1200 	.word	0x007a1200

08001a18 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b082      	sub	sp, #8
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d101      	bne.n	8001a2a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001a26:	2301      	movs	r3, #1
 8001a28:	e04a      	b.n	8001ac0 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	223d      	movs	r2, #61	@ 0x3d
 8001a2e:	5c9b      	ldrb	r3, [r3, r2]
 8001a30:	b2db      	uxtb	r3, r3
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d107      	bne.n	8001a46 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	223c      	movs	r2, #60	@ 0x3c
 8001a3a:	2100      	movs	r1, #0
 8001a3c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	0018      	movs	r0, r3
 8001a42:	f7fe fe89 	bl	8000758 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	223d      	movs	r2, #61	@ 0x3d
 8001a4a:	2102      	movs	r1, #2
 8001a4c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681a      	ldr	r2, [r3, #0]
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	3304      	adds	r3, #4
 8001a56:	0019      	movs	r1, r3
 8001a58:	0010      	movs	r0, r2
 8001a5a:	f000 fd7f 	bl	800255c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	2248      	movs	r2, #72	@ 0x48
 8001a62:	2101      	movs	r1, #1
 8001a64:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	223e      	movs	r2, #62	@ 0x3e
 8001a6a:	2101      	movs	r1, #1
 8001a6c:	5499      	strb	r1, [r3, r2]
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	223f      	movs	r2, #63	@ 0x3f
 8001a72:	2101      	movs	r1, #1
 8001a74:	5499      	strb	r1, [r3, r2]
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	2240      	movs	r2, #64	@ 0x40
 8001a7a:	2101      	movs	r1, #1
 8001a7c:	5499      	strb	r1, [r3, r2]
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	2241      	movs	r2, #65	@ 0x41
 8001a82:	2101      	movs	r1, #1
 8001a84:	5499      	strb	r1, [r3, r2]
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	2242      	movs	r2, #66	@ 0x42
 8001a8a:	2101      	movs	r1, #1
 8001a8c:	5499      	strb	r1, [r3, r2]
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	2243      	movs	r2, #67	@ 0x43
 8001a92:	2101      	movs	r1, #1
 8001a94:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	2244      	movs	r2, #68	@ 0x44
 8001a9a:	2101      	movs	r1, #1
 8001a9c:	5499      	strb	r1, [r3, r2]
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	2245      	movs	r2, #69	@ 0x45
 8001aa2:	2101      	movs	r1, #1
 8001aa4:	5499      	strb	r1, [r3, r2]
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	2246      	movs	r2, #70	@ 0x46
 8001aaa:	2101      	movs	r1, #1
 8001aac:	5499      	strb	r1, [r3, r2]
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	2247      	movs	r2, #71	@ 0x47
 8001ab2:	2101      	movs	r1, #1
 8001ab4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	223d      	movs	r2, #61	@ 0x3d
 8001aba:	2101      	movs	r1, #1
 8001abc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001abe:	2300      	movs	r3, #0
}
 8001ac0:	0018      	movs	r0, r3
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	b002      	add	sp, #8
 8001ac6:	bd80      	pop	{r7, pc}

08001ac8 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b082      	sub	sp, #8
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	6a1b      	ldr	r3, [r3, #32]
 8001ad6:	4a0d      	ldr	r2, [pc, #52]	@ (8001b0c <HAL_TIM_Base_Stop+0x44>)
 8001ad8:	4013      	ands	r3, r2
 8001ada:	d10d      	bne.n	8001af8 <HAL_TIM_Base_Stop+0x30>
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	6a1b      	ldr	r3, [r3, #32]
 8001ae2:	4a0b      	ldr	r2, [pc, #44]	@ (8001b10 <HAL_TIM_Base_Stop+0x48>)
 8001ae4:	4013      	ands	r3, r2
 8001ae6:	d107      	bne.n	8001af8 <HAL_TIM_Base_Stop+0x30>
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	681a      	ldr	r2, [r3, #0]
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	2101      	movs	r1, #1
 8001af4:	438a      	bics	r2, r1
 8001af6:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	223d      	movs	r2, #61	@ 0x3d
 8001afc:	2101      	movs	r1, #1
 8001afe:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8001b00:	2300      	movs	r3, #0
}
 8001b02:	0018      	movs	r0, r3
 8001b04:	46bd      	mov	sp, r7
 8001b06:	b002      	add	sp, #8
 8001b08:	bd80      	pop	{r7, pc}
 8001b0a:	46c0      	nop			@ (mov r8, r8)
 8001b0c:	00001111 	.word	0x00001111
 8001b10:	00000444 	.word	0x00000444

08001b14 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b084      	sub	sp, #16
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	223d      	movs	r2, #61	@ 0x3d
 8001b20:	5c9b      	ldrb	r3, [r3, r2]
 8001b22:	b2db      	uxtb	r3, r3
 8001b24:	2b01      	cmp	r3, #1
 8001b26:	d001      	beq.n	8001b2c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001b28:	2301      	movs	r3, #1
 8001b2a:	e03c      	b.n	8001ba6 <HAL_TIM_Base_Start_IT+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	223d      	movs	r2, #61	@ 0x3d
 8001b30:	2102      	movs	r1, #2
 8001b32:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	68da      	ldr	r2, [r3, #12]
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	2101      	movs	r1, #1
 8001b40:	430a      	orrs	r2, r1
 8001b42:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	4a19      	ldr	r2, [pc, #100]	@ (8001bb0 <HAL_TIM_Base_Start_IT+0x9c>)
 8001b4a:	4293      	cmp	r3, r2
 8001b4c:	d009      	beq.n	8001b62 <HAL_TIM_Base_Start_IT+0x4e>
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	4a18      	ldr	r2, [pc, #96]	@ (8001bb4 <HAL_TIM_Base_Start_IT+0xa0>)
 8001b54:	4293      	cmp	r3, r2
 8001b56:	d004      	beq.n	8001b62 <HAL_TIM_Base_Start_IT+0x4e>
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	4a16      	ldr	r2, [pc, #88]	@ (8001bb8 <HAL_TIM_Base_Start_IT+0xa4>)
 8001b5e:	4293      	cmp	r3, r2
 8001b60:	d116      	bne.n	8001b90 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	689b      	ldr	r3, [r3, #8]
 8001b68:	4a14      	ldr	r2, [pc, #80]	@ (8001bbc <HAL_TIM_Base_Start_IT+0xa8>)
 8001b6a:	4013      	ands	r3, r2
 8001b6c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	2b06      	cmp	r3, #6
 8001b72:	d016      	beq.n	8001ba2 <HAL_TIM_Base_Start_IT+0x8e>
 8001b74:	68fa      	ldr	r2, [r7, #12]
 8001b76:	2380      	movs	r3, #128	@ 0x80
 8001b78:	025b      	lsls	r3, r3, #9
 8001b7a:	429a      	cmp	r2, r3
 8001b7c:	d011      	beq.n	8001ba2 <HAL_TIM_Base_Start_IT+0x8e>
    {
      __HAL_TIM_ENABLE(htim);
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	681a      	ldr	r2, [r3, #0]
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	2101      	movs	r1, #1
 8001b8a:	430a      	orrs	r2, r1
 8001b8c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001b8e:	e008      	b.n	8001ba2 <HAL_TIM_Base_Start_IT+0x8e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	681a      	ldr	r2, [r3, #0]
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	2101      	movs	r1, #1
 8001b9c:	430a      	orrs	r2, r1
 8001b9e:	601a      	str	r2, [r3, #0]
 8001ba0:	e000      	b.n	8001ba4 <HAL_TIM_Base_Start_IT+0x90>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001ba2:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8001ba4:	2300      	movs	r3, #0
}
 8001ba6:	0018      	movs	r0, r3
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	b004      	add	sp, #16
 8001bac:	bd80      	pop	{r7, pc}
 8001bae:	46c0      	nop			@ (mov r8, r8)
 8001bb0:	40012c00 	.word	0x40012c00
 8001bb4:	40000400 	.word	0x40000400
 8001bb8:	40014000 	.word	0x40014000
 8001bbc:	00010007 	.word	0x00010007

08001bc0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b082      	sub	sp, #8
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d101      	bne.n	8001bd2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8001bce:	2301      	movs	r3, #1
 8001bd0:	e04a      	b.n	8001c68 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	223d      	movs	r2, #61	@ 0x3d
 8001bd6:	5c9b      	ldrb	r3, [r3, r2]
 8001bd8:	b2db      	uxtb	r3, r3
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d107      	bne.n	8001bee <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	223c      	movs	r2, #60	@ 0x3c
 8001be2:	2100      	movs	r1, #0
 8001be4:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	0018      	movs	r0, r3
 8001bea:	f000 f841 	bl	8001c70 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	223d      	movs	r2, #61	@ 0x3d
 8001bf2:	2102      	movs	r1, #2
 8001bf4:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681a      	ldr	r2, [r3, #0]
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	3304      	adds	r3, #4
 8001bfe:	0019      	movs	r1, r3
 8001c00:	0010      	movs	r0, r2
 8001c02:	f000 fcab 	bl	800255c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	2248      	movs	r2, #72	@ 0x48
 8001c0a:	2101      	movs	r1, #1
 8001c0c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	223e      	movs	r2, #62	@ 0x3e
 8001c12:	2101      	movs	r1, #1
 8001c14:	5499      	strb	r1, [r3, r2]
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	223f      	movs	r2, #63	@ 0x3f
 8001c1a:	2101      	movs	r1, #1
 8001c1c:	5499      	strb	r1, [r3, r2]
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	2240      	movs	r2, #64	@ 0x40
 8001c22:	2101      	movs	r1, #1
 8001c24:	5499      	strb	r1, [r3, r2]
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	2241      	movs	r2, #65	@ 0x41
 8001c2a:	2101      	movs	r1, #1
 8001c2c:	5499      	strb	r1, [r3, r2]
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	2242      	movs	r2, #66	@ 0x42
 8001c32:	2101      	movs	r1, #1
 8001c34:	5499      	strb	r1, [r3, r2]
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	2243      	movs	r2, #67	@ 0x43
 8001c3a:	2101      	movs	r1, #1
 8001c3c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	2244      	movs	r2, #68	@ 0x44
 8001c42:	2101      	movs	r1, #1
 8001c44:	5499      	strb	r1, [r3, r2]
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	2245      	movs	r2, #69	@ 0x45
 8001c4a:	2101      	movs	r1, #1
 8001c4c:	5499      	strb	r1, [r3, r2]
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	2246      	movs	r2, #70	@ 0x46
 8001c52:	2101      	movs	r1, #1
 8001c54:	5499      	strb	r1, [r3, r2]
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	2247      	movs	r2, #71	@ 0x47
 8001c5a:	2101      	movs	r1, #1
 8001c5c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	223d      	movs	r2, #61	@ 0x3d
 8001c62:	2101      	movs	r1, #1
 8001c64:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001c66:	2300      	movs	r3, #0
}
 8001c68:	0018      	movs	r0, r3
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	b002      	add	sp, #8
 8001c6e:	bd80      	pop	{r7, pc}

08001c70 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b082      	sub	sp, #8
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8001c78:	46c0      	nop			@ (mov r8, r8)
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	b002      	add	sp, #8
 8001c7e:	bd80      	pop	{r7, pc}

08001c80 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b084      	sub	sp, #16
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
 8001c88:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d108      	bne.n	8001ca2 <HAL_TIM_PWM_Start+0x22>
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	223e      	movs	r2, #62	@ 0x3e
 8001c94:	5c9b      	ldrb	r3, [r3, r2]
 8001c96:	b2db      	uxtb	r3, r3
 8001c98:	3b01      	subs	r3, #1
 8001c9a:	1e5a      	subs	r2, r3, #1
 8001c9c:	4193      	sbcs	r3, r2
 8001c9e:	b2db      	uxtb	r3, r3
 8001ca0:	e037      	b.n	8001d12 <HAL_TIM_PWM_Start+0x92>
 8001ca2:	683b      	ldr	r3, [r7, #0]
 8001ca4:	2b04      	cmp	r3, #4
 8001ca6:	d108      	bne.n	8001cba <HAL_TIM_PWM_Start+0x3a>
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	223f      	movs	r2, #63	@ 0x3f
 8001cac:	5c9b      	ldrb	r3, [r3, r2]
 8001cae:	b2db      	uxtb	r3, r3
 8001cb0:	3b01      	subs	r3, #1
 8001cb2:	1e5a      	subs	r2, r3, #1
 8001cb4:	4193      	sbcs	r3, r2
 8001cb6:	b2db      	uxtb	r3, r3
 8001cb8:	e02b      	b.n	8001d12 <HAL_TIM_PWM_Start+0x92>
 8001cba:	683b      	ldr	r3, [r7, #0]
 8001cbc:	2b08      	cmp	r3, #8
 8001cbe:	d108      	bne.n	8001cd2 <HAL_TIM_PWM_Start+0x52>
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	2240      	movs	r2, #64	@ 0x40
 8001cc4:	5c9b      	ldrb	r3, [r3, r2]
 8001cc6:	b2db      	uxtb	r3, r3
 8001cc8:	3b01      	subs	r3, #1
 8001cca:	1e5a      	subs	r2, r3, #1
 8001ccc:	4193      	sbcs	r3, r2
 8001cce:	b2db      	uxtb	r3, r3
 8001cd0:	e01f      	b.n	8001d12 <HAL_TIM_PWM_Start+0x92>
 8001cd2:	683b      	ldr	r3, [r7, #0]
 8001cd4:	2b0c      	cmp	r3, #12
 8001cd6:	d108      	bne.n	8001cea <HAL_TIM_PWM_Start+0x6a>
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	2241      	movs	r2, #65	@ 0x41
 8001cdc:	5c9b      	ldrb	r3, [r3, r2]
 8001cde:	b2db      	uxtb	r3, r3
 8001ce0:	3b01      	subs	r3, #1
 8001ce2:	1e5a      	subs	r2, r3, #1
 8001ce4:	4193      	sbcs	r3, r2
 8001ce6:	b2db      	uxtb	r3, r3
 8001ce8:	e013      	b.n	8001d12 <HAL_TIM_PWM_Start+0x92>
 8001cea:	683b      	ldr	r3, [r7, #0]
 8001cec:	2b10      	cmp	r3, #16
 8001cee:	d108      	bne.n	8001d02 <HAL_TIM_PWM_Start+0x82>
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	2242      	movs	r2, #66	@ 0x42
 8001cf4:	5c9b      	ldrb	r3, [r3, r2]
 8001cf6:	b2db      	uxtb	r3, r3
 8001cf8:	3b01      	subs	r3, #1
 8001cfa:	1e5a      	subs	r2, r3, #1
 8001cfc:	4193      	sbcs	r3, r2
 8001cfe:	b2db      	uxtb	r3, r3
 8001d00:	e007      	b.n	8001d12 <HAL_TIM_PWM_Start+0x92>
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	2243      	movs	r2, #67	@ 0x43
 8001d06:	5c9b      	ldrb	r3, [r3, r2]
 8001d08:	b2db      	uxtb	r3, r3
 8001d0a:	3b01      	subs	r3, #1
 8001d0c:	1e5a      	subs	r2, r3, #1
 8001d0e:	4193      	sbcs	r3, r2
 8001d10:	b2db      	uxtb	r3, r3
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d001      	beq.n	8001d1a <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 8001d16:	2301      	movs	r3, #1
 8001d18:	e085      	b.n	8001e26 <HAL_TIM_PWM_Start+0x1a6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001d1a:	683b      	ldr	r3, [r7, #0]
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d104      	bne.n	8001d2a <HAL_TIM_PWM_Start+0xaa>
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	223e      	movs	r2, #62	@ 0x3e
 8001d24:	2102      	movs	r1, #2
 8001d26:	5499      	strb	r1, [r3, r2]
 8001d28:	e023      	b.n	8001d72 <HAL_TIM_PWM_Start+0xf2>
 8001d2a:	683b      	ldr	r3, [r7, #0]
 8001d2c:	2b04      	cmp	r3, #4
 8001d2e:	d104      	bne.n	8001d3a <HAL_TIM_PWM_Start+0xba>
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	223f      	movs	r2, #63	@ 0x3f
 8001d34:	2102      	movs	r1, #2
 8001d36:	5499      	strb	r1, [r3, r2]
 8001d38:	e01b      	b.n	8001d72 <HAL_TIM_PWM_Start+0xf2>
 8001d3a:	683b      	ldr	r3, [r7, #0]
 8001d3c:	2b08      	cmp	r3, #8
 8001d3e:	d104      	bne.n	8001d4a <HAL_TIM_PWM_Start+0xca>
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	2240      	movs	r2, #64	@ 0x40
 8001d44:	2102      	movs	r1, #2
 8001d46:	5499      	strb	r1, [r3, r2]
 8001d48:	e013      	b.n	8001d72 <HAL_TIM_PWM_Start+0xf2>
 8001d4a:	683b      	ldr	r3, [r7, #0]
 8001d4c:	2b0c      	cmp	r3, #12
 8001d4e:	d104      	bne.n	8001d5a <HAL_TIM_PWM_Start+0xda>
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	2241      	movs	r2, #65	@ 0x41
 8001d54:	2102      	movs	r1, #2
 8001d56:	5499      	strb	r1, [r3, r2]
 8001d58:	e00b      	b.n	8001d72 <HAL_TIM_PWM_Start+0xf2>
 8001d5a:	683b      	ldr	r3, [r7, #0]
 8001d5c:	2b10      	cmp	r3, #16
 8001d5e:	d104      	bne.n	8001d6a <HAL_TIM_PWM_Start+0xea>
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	2242      	movs	r2, #66	@ 0x42
 8001d64:	2102      	movs	r1, #2
 8001d66:	5499      	strb	r1, [r3, r2]
 8001d68:	e003      	b.n	8001d72 <HAL_TIM_PWM_Start+0xf2>
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	2243      	movs	r2, #67	@ 0x43
 8001d6e:	2102      	movs	r1, #2
 8001d70:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	6839      	ldr	r1, [r7, #0]
 8001d78:	2201      	movs	r2, #1
 8001d7a:	0018      	movs	r0, r3
 8001d7c:	f000 ffd2 	bl	8002d24 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	4a2a      	ldr	r2, [pc, #168]	@ (8001e30 <HAL_TIM_PWM_Start+0x1b0>)
 8001d86:	4293      	cmp	r3, r2
 8001d88:	d00e      	beq.n	8001da8 <HAL_TIM_PWM_Start+0x128>
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	4a29      	ldr	r2, [pc, #164]	@ (8001e34 <HAL_TIM_PWM_Start+0x1b4>)
 8001d90:	4293      	cmp	r3, r2
 8001d92:	d009      	beq.n	8001da8 <HAL_TIM_PWM_Start+0x128>
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	4a27      	ldr	r2, [pc, #156]	@ (8001e38 <HAL_TIM_PWM_Start+0x1b8>)
 8001d9a:	4293      	cmp	r3, r2
 8001d9c:	d004      	beq.n	8001da8 <HAL_TIM_PWM_Start+0x128>
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	4a26      	ldr	r2, [pc, #152]	@ (8001e3c <HAL_TIM_PWM_Start+0x1bc>)
 8001da4:	4293      	cmp	r3, r2
 8001da6:	d101      	bne.n	8001dac <HAL_TIM_PWM_Start+0x12c>
 8001da8:	2301      	movs	r3, #1
 8001daa:	e000      	b.n	8001dae <HAL_TIM_PWM_Start+0x12e>
 8001dac:	2300      	movs	r3, #0
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d008      	beq.n	8001dc4 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	2180      	movs	r1, #128	@ 0x80
 8001dbe:	0209      	lsls	r1, r1, #8
 8001dc0:	430a      	orrs	r2, r1
 8001dc2:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	4a19      	ldr	r2, [pc, #100]	@ (8001e30 <HAL_TIM_PWM_Start+0x1b0>)
 8001dca:	4293      	cmp	r3, r2
 8001dcc:	d009      	beq.n	8001de2 <HAL_TIM_PWM_Start+0x162>
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	4a1b      	ldr	r2, [pc, #108]	@ (8001e40 <HAL_TIM_PWM_Start+0x1c0>)
 8001dd4:	4293      	cmp	r3, r2
 8001dd6:	d004      	beq.n	8001de2 <HAL_TIM_PWM_Start+0x162>
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	4a15      	ldr	r2, [pc, #84]	@ (8001e34 <HAL_TIM_PWM_Start+0x1b4>)
 8001dde:	4293      	cmp	r3, r2
 8001de0:	d116      	bne.n	8001e10 <HAL_TIM_PWM_Start+0x190>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	689b      	ldr	r3, [r3, #8]
 8001de8:	4a16      	ldr	r2, [pc, #88]	@ (8001e44 <HAL_TIM_PWM_Start+0x1c4>)
 8001dea:	4013      	ands	r3, r2
 8001dec:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	2b06      	cmp	r3, #6
 8001df2:	d016      	beq.n	8001e22 <HAL_TIM_PWM_Start+0x1a2>
 8001df4:	68fa      	ldr	r2, [r7, #12]
 8001df6:	2380      	movs	r3, #128	@ 0x80
 8001df8:	025b      	lsls	r3, r3, #9
 8001dfa:	429a      	cmp	r2, r3
 8001dfc:	d011      	beq.n	8001e22 <HAL_TIM_PWM_Start+0x1a2>
    {
      __HAL_TIM_ENABLE(htim);
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	681a      	ldr	r2, [r3, #0]
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	2101      	movs	r1, #1
 8001e0a:	430a      	orrs	r2, r1
 8001e0c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001e0e:	e008      	b.n	8001e22 <HAL_TIM_PWM_Start+0x1a2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	681a      	ldr	r2, [r3, #0]
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	2101      	movs	r1, #1
 8001e1c:	430a      	orrs	r2, r1
 8001e1e:	601a      	str	r2, [r3, #0]
 8001e20:	e000      	b.n	8001e24 <HAL_TIM_PWM_Start+0x1a4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001e22:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8001e24:	2300      	movs	r3, #0
}
 8001e26:	0018      	movs	r0, r3
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	b004      	add	sp, #16
 8001e2c:	bd80      	pop	{r7, pc}
 8001e2e:	46c0      	nop			@ (mov r8, r8)
 8001e30:	40012c00 	.word	0x40012c00
 8001e34:	40014000 	.word	0x40014000
 8001e38:	40014400 	.word	0x40014400
 8001e3c:	40014800 	.word	0x40014800
 8001e40:	40000400 	.word	0x40000400
 8001e44:	00010007 	.word	0x00010007

08001e48 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b082      	sub	sp, #8
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
 8001e50:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	6839      	ldr	r1, [r7, #0]
 8001e58:	2200      	movs	r2, #0
 8001e5a:	0018      	movs	r0, r3
 8001e5c:	f000 ff62 	bl	8002d24 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	4a37      	ldr	r2, [pc, #220]	@ (8001f44 <HAL_TIM_PWM_Stop+0xfc>)
 8001e66:	4293      	cmp	r3, r2
 8001e68:	d00e      	beq.n	8001e88 <HAL_TIM_PWM_Stop+0x40>
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	4a36      	ldr	r2, [pc, #216]	@ (8001f48 <HAL_TIM_PWM_Stop+0x100>)
 8001e70:	4293      	cmp	r3, r2
 8001e72:	d009      	beq.n	8001e88 <HAL_TIM_PWM_Stop+0x40>
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	4a34      	ldr	r2, [pc, #208]	@ (8001f4c <HAL_TIM_PWM_Stop+0x104>)
 8001e7a:	4293      	cmp	r3, r2
 8001e7c:	d004      	beq.n	8001e88 <HAL_TIM_PWM_Stop+0x40>
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	4a33      	ldr	r2, [pc, #204]	@ (8001f50 <HAL_TIM_PWM_Stop+0x108>)
 8001e84:	4293      	cmp	r3, r2
 8001e86:	d101      	bne.n	8001e8c <HAL_TIM_PWM_Stop+0x44>
 8001e88:	2301      	movs	r3, #1
 8001e8a:	e000      	b.n	8001e8e <HAL_TIM_PWM_Stop+0x46>
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d013      	beq.n	8001eba <HAL_TIM_PWM_Stop+0x72>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	6a1b      	ldr	r3, [r3, #32]
 8001e98:	4a2e      	ldr	r2, [pc, #184]	@ (8001f54 <HAL_TIM_PWM_Stop+0x10c>)
 8001e9a:	4013      	ands	r3, r2
 8001e9c:	d10d      	bne.n	8001eba <HAL_TIM_PWM_Stop+0x72>
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	6a1b      	ldr	r3, [r3, #32]
 8001ea4:	4a2c      	ldr	r2, [pc, #176]	@ (8001f58 <HAL_TIM_PWM_Stop+0x110>)
 8001ea6:	4013      	ands	r3, r2
 8001ea8:	d107      	bne.n	8001eba <HAL_TIM_PWM_Stop+0x72>
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	4929      	ldr	r1, [pc, #164]	@ (8001f5c <HAL_TIM_PWM_Stop+0x114>)
 8001eb6:	400a      	ands	r2, r1
 8001eb8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	6a1b      	ldr	r3, [r3, #32]
 8001ec0:	4a24      	ldr	r2, [pc, #144]	@ (8001f54 <HAL_TIM_PWM_Stop+0x10c>)
 8001ec2:	4013      	ands	r3, r2
 8001ec4:	d10d      	bne.n	8001ee2 <HAL_TIM_PWM_Stop+0x9a>
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	6a1b      	ldr	r3, [r3, #32]
 8001ecc:	4a22      	ldr	r2, [pc, #136]	@ (8001f58 <HAL_TIM_PWM_Stop+0x110>)
 8001ece:	4013      	ands	r3, r2
 8001ed0:	d107      	bne.n	8001ee2 <HAL_TIM_PWM_Stop+0x9a>
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	681a      	ldr	r2, [r3, #0]
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	2101      	movs	r1, #1
 8001ede:	438a      	bics	r2, r1
 8001ee0:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d104      	bne.n	8001ef2 <HAL_TIM_PWM_Stop+0xaa>
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	223e      	movs	r2, #62	@ 0x3e
 8001eec:	2101      	movs	r1, #1
 8001eee:	5499      	strb	r1, [r3, r2]
 8001ef0:	e023      	b.n	8001f3a <HAL_TIM_PWM_Stop+0xf2>
 8001ef2:	683b      	ldr	r3, [r7, #0]
 8001ef4:	2b04      	cmp	r3, #4
 8001ef6:	d104      	bne.n	8001f02 <HAL_TIM_PWM_Stop+0xba>
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	223f      	movs	r2, #63	@ 0x3f
 8001efc:	2101      	movs	r1, #1
 8001efe:	5499      	strb	r1, [r3, r2]
 8001f00:	e01b      	b.n	8001f3a <HAL_TIM_PWM_Stop+0xf2>
 8001f02:	683b      	ldr	r3, [r7, #0]
 8001f04:	2b08      	cmp	r3, #8
 8001f06:	d104      	bne.n	8001f12 <HAL_TIM_PWM_Stop+0xca>
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	2240      	movs	r2, #64	@ 0x40
 8001f0c:	2101      	movs	r1, #1
 8001f0e:	5499      	strb	r1, [r3, r2]
 8001f10:	e013      	b.n	8001f3a <HAL_TIM_PWM_Stop+0xf2>
 8001f12:	683b      	ldr	r3, [r7, #0]
 8001f14:	2b0c      	cmp	r3, #12
 8001f16:	d104      	bne.n	8001f22 <HAL_TIM_PWM_Stop+0xda>
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	2241      	movs	r2, #65	@ 0x41
 8001f1c:	2101      	movs	r1, #1
 8001f1e:	5499      	strb	r1, [r3, r2]
 8001f20:	e00b      	b.n	8001f3a <HAL_TIM_PWM_Stop+0xf2>
 8001f22:	683b      	ldr	r3, [r7, #0]
 8001f24:	2b10      	cmp	r3, #16
 8001f26:	d104      	bne.n	8001f32 <HAL_TIM_PWM_Stop+0xea>
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	2242      	movs	r2, #66	@ 0x42
 8001f2c:	2101      	movs	r1, #1
 8001f2e:	5499      	strb	r1, [r3, r2]
 8001f30:	e003      	b.n	8001f3a <HAL_TIM_PWM_Stop+0xf2>
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	2243      	movs	r2, #67	@ 0x43
 8001f36:	2101      	movs	r1, #1
 8001f38:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8001f3a:	2300      	movs	r3, #0
}
 8001f3c:	0018      	movs	r0, r3
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	b002      	add	sp, #8
 8001f42:	bd80      	pop	{r7, pc}
 8001f44:	40012c00 	.word	0x40012c00
 8001f48:	40014000 	.word	0x40014000
 8001f4c:	40014400 	.word	0x40014400
 8001f50:	40014800 	.word	0x40014800
 8001f54:	00001111 	.word	0x00001111
 8001f58:	00000444 	.word	0x00000444
 8001f5c:	ffff7fff 	.word	0xffff7fff

08001f60 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b084      	sub	sp, #16
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	68db      	ldr	r3, [r3, #12]
 8001f6e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	691b      	ldr	r3, [r3, #16]
 8001f76:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001f78:	68bb      	ldr	r3, [r7, #8]
 8001f7a:	2202      	movs	r2, #2
 8001f7c:	4013      	ands	r3, r2
 8001f7e:	d021      	beq.n	8001fc4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	2202      	movs	r2, #2
 8001f84:	4013      	ands	r3, r2
 8001f86:	d01d      	beq.n	8001fc4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	2203      	movs	r2, #3
 8001f8e:	4252      	negs	r2, r2
 8001f90:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	2201      	movs	r2, #1
 8001f96:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	699b      	ldr	r3, [r3, #24]
 8001f9e:	2203      	movs	r2, #3
 8001fa0:	4013      	ands	r3, r2
 8001fa2:	d004      	beq.n	8001fae <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	0018      	movs	r0, r3
 8001fa8:	f000 fac0 	bl	800252c <HAL_TIM_IC_CaptureCallback>
 8001fac:	e007      	b.n	8001fbe <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	0018      	movs	r0, r3
 8001fb2:	f000 fab3 	bl	800251c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	0018      	movs	r0, r3
 8001fba:	f000 fabf 	bl	800253c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001fc4:	68bb      	ldr	r3, [r7, #8]
 8001fc6:	2204      	movs	r2, #4
 8001fc8:	4013      	ands	r3, r2
 8001fca:	d022      	beq.n	8002012 <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	2204      	movs	r2, #4
 8001fd0:	4013      	ands	r3, r2
 8001fd2:	d01e      	beq.n	8002012 <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	2205      	movs	r2, #5
 8001fda:	4252      	negs	r2, r2
 8001fdc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	2202      	movs	r2, #2
 8001fe2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	699a      	ldr	r2, [r3, #24]
 8001fea:	23c0      	movs	r3, #192	@ 0xc0
 8001fec:	009b      	lsls	r3, r3, #2
 8001fee:	4013      	ands	r3, r2
 8001ff0:	d004      	beq.n	8001ffc <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	0018      	movs	r0, r3
 8001ff6:	f000 fa99 	bl	800252c <HAL_TIM_IC_CaptureCallback>
 8001ffa:	e007      	b.n	800200c <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	0018      	movs	r0, r3
 8002000:	f000 fa8c 	bl	800251c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	0018      	movs	r0, r3
 8002008:	f000 fa98 	bl	800253c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	2200      	movs	r2, #0
 8002010:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002012:	68bb      	ldr	r3, [r7, #8]
 8002014:	2208      	movs	r2, #8
 8002016:	4013      	ands	r3, r2
 8002018:	d021      	beq.n	800205e <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	2208      	movs	r2, #8
 800201e:	4013      	ands	r3, r2
 8002020:	d01d      	beq.n	800205e <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	2209      	movs	r2, #9
 8002028:	4252      	negs	r2, r2
 800202a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	2204      	movs	r2, #4
 8002030:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	69db      	ldr	r3, [r3, #28]
 8002038:	2203      	movs	r2, #3
 800203a:	4013      	ands	r3, r2
 800203c:	d004      	beq.n	8002048 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	0018      	movs	r0, r3
 8002042:	f000 fa73 	bl	800252c <HAL_TIM_IC_CaptureCallback>
 8002046:	e007      	b.n	8002058 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	0018      	movs	r0, r3
 800204c:	f000 fa66 	bl	800251c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	0018      	movs	r0, r3
 8002054:	f000 fa72 	bl	800253c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	2200      	movs	r2, #0
 800205c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800205e:	68bb      	ldr	r3, [r7, #8]
 8002060:	2210      	movs	r2, #16
 8002062:	4013      	ands	r3, r2
 8002064:	d022      	beq.n	80020ac <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	2210      	movs	r2, #16
 800206a:	4013      	ands	r3, r2
 800206c:	d01e      	beq.n	80020ac <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	2211      	movs	r2, #17
 8002074:	4252      	negs	r2, r2
 8002076:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	2208      	movs	r2, #8
 800207c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	69da      	ldr	r2, [r3, #28]
 8002084:	23c0      	movs	r3, #192	@ 0xc0
 8002086:	009b      	lsls	r3, r3, #2
 8002088:	4013      	ands	r3, r2
 800208a:	d004      	beq.n	8002096 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	0018      	movs	r0, r3
 8002090:	f000 fa4c 	bl	800252c <HAL_TIM_IC_CaptureCallback>
 8002094:	e007      	b.n	80020a6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	0018      	movs	r0, r3
 800209a:	f000 fa3f 	bl	800251c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	0018      	movs	r0, r3
 80020a2:	f000 fa4b 	bl	800253c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	2200      	movs	r2, #0
 80020aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80020ac:	68bb      	ldr	r3, [r7, #8]
 80020ae:	2201      	movs	r2, #1
 80020b0:	4013      	ands	r3, r2
 80020b2:	d00c      	beq.n	80020ce <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	2201      	movs	r2, #1
 80020b8:	4013      	ands	r3, r2
 80020ba:	d008      	beq.n	80020ce <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	2202      	movs	r2, #2
 80020c2:	4252      	negs	r2, r2
 80020c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	0018      	movs	r0, r3
 80020ca:	f7fe f8a5 	bl	8000218 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80020ce:	68bb      	ldr	r3, [r7, #8]
 80020d0:	2280      	movs	r2, #128	@ 0x80
 80020d2:	4013      	ands	r3, r2
 80020d4:	d104      	bne.n	80020e0 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80020d6:	68ba      	ldr	r2, [r7, #8]
 80020d8:	2380      	movs	r3, #128	@ 0x80
 80020da:	019b      	lsls	r3, r3, #6
 80020dc:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80020de:	d00b      	beq.n	80020f8 <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	2280      	movs	r2, #128	@ 0x80
 80020e4:	4013      	ands	r3, r2
 80020e6:	d007      	beq.n	80020f8 <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	4a1e      	ldr	r2, [pc, #120]	@ (8002168 <HAL_TIM_IRQHandler+0x208>)
 80020ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	0018      	movs	r0, r3
 80020f4:	f000 feaa 	bl	8002e4c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80020f8:	68ba      	ldr	r2, [r7, #8]
 80020fa:	2380      	movs	r3, #128	@ 0x80
 80020fc:	005b      	lsls	r3, r3, #1
 80020fe:	4013      	ands	r3, r2
 8002100:	d00b      	beq.n	800211a <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	2280      	movs	r2, #128	@ 0x80
 8002106:	4013      	ands	r3, r2
 8002108:	d007      	beq.n	800211a <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	4a17      	ldr	r2, [pc, #92]	@ (800216c <HAL_TIM_IRQHandler+0x20c>)
 8002110:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	0018      	movs	r0, r3
 8002116:	f000 fea1 	bl	8002e5c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800211a:	68bb      	ldr	r3, [r7, #8]
 800211c:	2240      	movs	r2, #64	@ 0x40
 800211e:	4013      	ands	r3, r2
 8002120:	d00c      	beq.n	800213c <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	2240      	movs	r2, #64	@ 0x40
 8002126:	4013      	ands	r3, r2
 8002128:	d008      	beq.n	800213c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	2241      	movs	r2, #65	@ 0x41
 8002130:	4252      	negs	r2, r2
 8002132:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	0018      	movs	r0, r3
 8002138:	f000 fa08 	bl	800254c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800213c:	68bb      	ldr	r3, [r7, #8]
 800213e:	2220      	movs	r2, #32
 8002140:	4013      	ands	r3, r2
 8002142:	d00c      	beq.n	800215e <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	2220      	movs	r2, #32
 8002148:	4013      	ands	r3, r2
 800214a:	d008      	beq.n	800215e <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	2221      	movs	r2, #33	@ 0x21
 8002152:	4252      	negs	r2, r2
 8002154:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	0018      	movs	r0, r3
 800215a:	f000 fe6f 	bl	8002e3c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800215e:	46c0      	nop			@ (mov r8, r8)
 8002160:	46bd      	mov	sp, r7
 8002162:	b004      	add	sp, #16
 8002164:	bd80      	pop	{r7, pc}
 8002166:	46c0      	nop			@ (mov r8, r8)
 8002168:	ffffdf7f 	.word	0xffffdf7f
 800216c:	fffffeff 	.word	0xfffffeff

08002170 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b086      	sub	sp, #24
 8002174:	af00      	add	r7, sp, #0
 8002176:	60f8      	str	r0, [r7, #12]
 8002178:	60b9      	str	r1, [r7, #8]
 800217a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800217c:	2317      	movs	r3, #23
 800217e:	18fb      	adds	r3, r7, r3
 8002180:	2200      	movs	r2, #0
 8002182:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	223c      	movs	r2, #60	@ 0x3c
 8002188:	5c9b      	ldrb	r3, [r3, r2]
 800218a:	2b01      	cmp	r3, #1
 800218c:	d101      	bne.n	8002192 <HAL_TIM_PWM_ConfigChannel+0x22>
 800218e:	2302      	movs	r3, #2
 8002190:	e0e5      	b.n	800235e <HAL_TIM_PWM_ConfigChannel+0x1ee>
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	223c      	movs	r2, #60	@ 0x3c
 8002196:	2101      	movs	r1, #1
 8002198:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	2b14      	cmp	r3, #20
 800219e:	d900      	bls.n	80021a2 <HAL_TIM_PWM_ConfigChannel+0x32>
 80021a0:	e0d1      	b.n	8002346 <HAL_TIM_PWM_ConfigChannel+0x1d6>
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	009a      	lsls	r2, r3, #2
 80021a6:	4b70      	ldr	r3, [pc, #448]	@ (8002368 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 80021a8:	18d3      	adds	r3, r2, r3
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	68ba      	ldr	r2, [r7, #8]
 80021b4:	0011      	movs	r1, r2
 80021b6:	0018      	movs	r0, r3
 80021b8:	f000 fa54 	bl	8002664 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	699a      	ldr	r2, [r3, #24]
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	2108      	movs	r1, #8
 80021c8:	430a      	orrs	r2, r1
 80021ca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	699a      	ldr	r2, [r3, #24]
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	2104      	movs	r1, #4
 80021d8:	438a      	bics	r2, r1
 80021da:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	6999      	ldr	r1, [r3, #24]
 80021e2:	68bb      	ldr	r3, [r7, #8]
 80021e4:	691a      	ldr	r2, [r3, #16]
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	430a      	orrs	r2, r1
 80021ec:	619a      	str	r2, [r3, #24]
      break;
 80021ee:	e0af      	b.n	8002350 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	68ba      	ldr	r2, [r7, #8]
 80021f6:	0011      	movs	r1, r2
 80021f8:	0018      	movs	r0, r3
 80021fa:	f000 fabd 	bl	8002778 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	699a      	ldr	r2, [r3, #24]
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	2180      	movs	r1, #128	@ 0x80
 800220a:	0109      	lsls	r1, r1, #4
 800220c:	430a      	orrs	r2, r1
 800220e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	699a      	ldr	r2, [r3, #24]
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	4954      	ldr	r1, [pc, #336]	@ (800236c <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 800221c:	400a      	ands	r2, r1
 800221e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	6999      	ldr	r1, [r3, #24]
 8002226:	68bb      	ldr	r3, [r7, #8]
 8002228:	691b      	ldr	r3, [r3, #16]
 800222a:	021a      	lsls	r2, r3, #8
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	430a      	orrs	r2, r1
 8002232:	619a      	str	r2, [r3, #24]
      break;
 8002234:	e08c      	b.n	8002350 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	68ba      	ldr	r2, [r7, #8]
 800223c:	0011      	movs	r1, r2
 800223e:	0018      	movs	r0, r3
 8002240:	f000 fb1e 	bl	8002880 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	69da      	ldr	r2, [r3, #28]
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	2108      	movs	r1, #8
 8002250:	430a      	orrs	r2, r1
 8002252:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	69da      	ldr	r2, [r3, #28]
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	2104      	movs	r1, #4
 8002260:	438a      	bics	r2, r1
 8002262:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	69d9      	ldr	r1, [r3, #28]
 800226a:	68bb      	ldr	r3, [r7, #8]
 800226c:	691a      	ldr	r2, [r3, #16]
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	430a      	orrs	r2, r1
 8002274:	61da      	str	r2, [r3, #28]
      break;
 8002276:	e06b      	b.n	8002350 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	68ba      	ldr	r2, [r7, #8]
 800227e:	0011      	movs	r1, r2
 8002280:	0018      	movs	r0, r3
 8002282:	f000 fb85 	bl	8002990 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	69da      	ldr	r2, [r3, #28]
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	2180      	movs	r1, #128	@ 0x80
 8002292:	0109      	lsls	r1, r1, #4
 8002294:	430a      	orrs	r2, r1
 8002296:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	69da      	ldr	r2, [r3, #28]
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	4932      	ldr	r1, [pc, #200]	@ (800236c <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80022a4:	400a      	ands	r2, r1
 80022a6:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	69d9      	ldr	r1, [r3, #28]
 80022ae:	68bb      	ldr	r3, [r7, #8]
 80022b0:	691b      	ldr	r3, [r3, #16]
 80022b2:	021a      	lsls	r2, r3, #8
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	430a      	orrs	r2, r1
 80022ba:	61da      	str	r2, [r3, #28]
      break;
 80022bc:	e048      	b.n	8002350 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	68ba      	ldr	r2, [r7, #8]
 80022c4:	0011      	movs	r1, r2
 80022c6:	0018      	movs	r0, r3
 80022c8:	f000 fbcc 	bl	8002a64 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	2108      	movs	r1, #8
 80022d8:	430a      	orrs	r2, r1
 80022da:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	2104      	movs	r1, #4
 80022e8:	438a      	bics	r2, r1
 80022ea:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80022f2:	68bb      	ldr	r3, [r7, #8]
 80022f4:	691a      	ldr	r2, [r3, #16]
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	430a      	orrs	r2, r1
 80022fc:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80022fe:	e027      	b.n	8002350 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	68ba      	ldr	r2, [r7, #8]
 8002306:	0011      	movs	r1, r2
 8002308:	0018      	movs	r0, r3
 800230a:	f000 fc0b 	bl	8002b24 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	2180      	movs	r1, #128	@ 0x80
 800231a:	0109      	lsls	r1, r1, #4
 800231c:	430a      	orrs	r2, r1
 800231e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	4910      	ldr	r1, [pc, #64]	@ (800236c <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 800232c:	400a      	ands	r2, r1
 800232e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8002336:	68bb      	ldr	r3, [r7, #8]
 8002338:	691b      	ldr	r3, [r3, #16]
 800233a:	021a      	lsls	r2, r3, #8
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	430a      	orrs	r2, r1
 8002342:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8002344:	e004      	b.n	8002350 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 8002346:	2317      	movs	r3, #23
 8002348:	18fb      	adds	r3, r7, r3
 800234a:	2201      	movs	r2, #1
 800234c:	701a      	strb	r2, [r3, #0]
      break;
 800234e:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	223c      	movs	r2, #60	@ 0x3c
 8002354:	2100      	movs	r1, #0
 8002356:	5499      	strb	r1, [r3, r2]

  return status;
 8002358:	2317      	movs	r3, #23
 800235a:	18fb      	adds	r3, r7, r3
 800235c:	781b      	ldrb	r3, [r3, #0]
}
 800235e:	0018      	movs	r0, r3
 8002360:	46bd      	mov	sp, r7
 8002362:	b006      	add	sp, #24
 8002364:	bd80      	pop	{r7, pc}
 8002366:	46c0      	nop			@ (mov r8, r8)
 8002368:	08002f1c 	.word	0x08002f1c
 800236c:	fffffbff 	.word	0xfffffbff

08002370 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b084      	sub	sp, #16
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
 8002378:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800237a:	230f      	movs	r3, #15
 800237c:	18fb      	adds	r3, r7, r3
 800237e:	2200      	movs	r2, #0
 8002380:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	223c      	movs	r2, #60	@ 0x3c
 8002386:	5c9b      	ldrb	r3, [r3, r2]
 8002388:	2b01      	cmp	r3, #1
 800238a:	d101      	bne.n	8002390 <HAL_TIM_ConfigClockSource+0x20>
 800238c:	2302      	movs	r3, #2
 800238e:	e0bc      	b.n	800250a <HAL_TIM_ConfigClockSource+0x19a>
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	223c      	movs	r2, #60	@ 0x3c
 8002394:	2101      	movs	r1, #1
 8002396:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	223d      	movs	r2, #61	@ 0x3d
 800239c:	2102      	movs	r1, #2
 800239e:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	689b      	ldr	r3, [r3, #8]
 80023a6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80023a8:	68bb      	ldr	r3, [r7, #8]
 80023aa:	4a5a      	ldr	r2, [pc, #360]	@ (8002514 <HAL_TIM_ConfigClockSource+0x1a4>)
 80023ac:	4013      	ands	r3, r2
 80023ae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80023b0:	68bb      	ldr	r3, [r7, #8]
 80023b2:	4a59      	ldr	r2, [pc, #356]	@ (8002518 <HAL_TIM_ConfigClockSource+0x1a8>)
 80023b4:	4013      	ands	r3, r2
 80023b6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	68ba      	ldr	r2, [r7, #8]
 80023be:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80023c0:	683b      	ldr	r3, [r7, #0]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	2280      	movs	r2, #128	@ 0x80
 80023c6:	0192      	lsls	r2, r2, #6
 80023c8:	4293      	cmp	r3, r2
 80023ca:	d040      	beq.n	800244e <HAL_TIM_ConfigClockSource+0xde>
 80023cc:	2280      	movs	r2, #128	@ 0x80
 80023ce:	0192      	lsls	r2, r2, #6
 80023d0:	4293      	cmp	r3, r2
 80023d2:	d900      	bls.n	80023d6 <HAL_TIM_ConfigClockSource+0x66>
 80023d4:	e088      	b.n	80024e8 <HAL_TIM_ConfigClockSource+0x178>
 80023d6:	2280      	movs	r2, #128	@ 0x80
 80023d8:	0152      	lsls	r2, r2, #5
 80023da:	4293      	cmp	r3, r2
 80023dc:	d100      	bne.n	80023e0 <HAL_TIM_ConfigClockSource+0x70>
 80023de:	e088      	b.n	80024f2 <HAL_TIM_ConfigClockSource+0x182>
 80023e0:	2280      	movs	r2, #128	@ 0x80
 80023e2:	0152      	lsls	r2, r2, #5
 80023e4:	4293      	cmp	r3, r2
 80023e6:	d900      	bls.n	80023ea <HAL_TIM_ConfigClockSource+0x7a>
 80023e8:	e07e      	b.n	80024e8 <HAL_TIM_ConfigClockSource+0x178>
 80023ea:	2b70      	cmp	r3, #112	@ 0x70
 80023ec:	d018      	beq.n	8002420 <HAL_TIM_ConfigClockSource+0xb0>
 80023ee:	d900      	bls.n	80023f2 <HAL_TIM_ConfigClockSource+0x82>
 80023f0:	e07a      	b.n	80024e8 <HAL_TIM_ConfigClockSource+0x178>
 80023f2:	2b60      	cmp	r3, #96	@ 0x60
 80023f4:	d04f      	beq.n	8002496 <HAL_TIM_ConfigClockSource+0x126>
 80023f6:	d900      	bls.n	80023fa <HAL_TIM_ConfigClockSource+0x8a>
 80023f8:	e076      	b.n	80024e8 <HAL_TIM_ConfigClockSource+0x178>
 80023fa:	2b50      	cmp	r3, #80	@ 0x50
 80023fc:	d03b      	beq.n	8002476 <HAL_TIM_ConfigClockSource+0x106>
 80023fe:	d900      	bls.n	8002402 <HAL_TIM_ConfigClockSource+0x92>
 8002400:	e072      	b.n	80024e8 <HAL_TIM_ConfigClockSource+0x178>
 8002402:	2b40      	cmp	r3, #64	@ 0x40
 8002404:	d057      	beq.n	80024b6 <HAL_TIM_ConfigClockSource+0x146>
 8002406:	d900      	bls.n	800240a <HAL_TIM_ConfigClockSource+0x9a>
 8002408:	e06e      	b.n	80024e8 <HAL_TIM_ConfigClockSource+0x178>
 800240a:	2b30      	cmp	r3, #48	@ 0x30
 800240c:	d063      	beq.n	80024d6 <HAL_TIM_ConfigClockSource+0x166>
 800240e:	d86b      	bhi.n	80024e8 <HAL_TIM_ConfigClockSource+0x178>
 8002410:	2b20      	cmp	r3, #32
 8002412:	d060      	beq.n	80024d6 <HAL_TIM_ConfigClockSource+0x166>
 8002414:	d868      	bhi.n	80024e8 <HAL_TIM_ConfigClockSource+0x178>
 8002416:	2b00      	cmp	r3, #0
 8002418:	d05d      	beq.n	80024d6 <HAL_TIM_ConfigClockSource+0x166>
 800241a:	2b10      	cmp	r3, #16
 800241c:	d05b      	beq.n	80024d6 <HAL_TIM_ConfigClockSource+0x166>
 800241e:	e063      	b.n	80024e8 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002424:	683b      	ldr	r3, [r7, #0]
 8002426:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002428:	683b      	ldr	r3, [r7, #0]
 800242a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002430:	f000 fc58 	bl	8002ce4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	689b      	ldr	r3, [r3, #8]
 800243a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800243c:	68bb      	ldr	r3, [r7, #8]
 800243e:	2277      	movs	r2, #119	@ 0x77
 8002440:	4313      	orrs	r3, r2
 8002442:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	68ba      	ldr	r2, [r7, #8]
 800244a:	609a      	str	r2, [r3, #8]
      break;
 800244c:	e052      	b.n	80024f4 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002452:	683b      	ldr	r3, [r7, #0]
 8002454:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002456:	683b      	ldr	r3, [r7, #0]
 8002458:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800245a:	683b      	ldr	r3, [r7, #0]
 800245c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800245e:	f000 fc41 	bl	8002ce4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	689a      	ldr	r2, [r3, #8]
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	2180      	movs	r1, #128	@ 0x80
 800246e:	01c9      	lsls	r1, r1, #7
 8002470:	430a      	orrs	r2, r1
 8002472:	609a      	str	r2, [r3, #8]
      break;
 8002474:	e03e      	b.n	80024f4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800247a:	683b      	ldr	r3, [r7, #0]
 800247c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002482:	001a      	movs	r2, r3
 8002484:	f000 fbb2 	bl	8002bec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	2150      	movs	r1, #80	@ 0x50
 800248e:	0018      	movs	r0, r3
 8002490:	f000 fc0c 	bl	8002cac <TIM_ITRx_SetConfig>
      break;
 8002494:	e02e      	b.n	80024f4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800249a:	683b      	ldr	r3, [r7, #0]
 800249c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800249e:	683b      	ldr	r3, [r7, #0]
 80024a0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80024a2:	001a      	movs	r2, r3
 80024a4:	f000 fbd0 	bl	8002c48 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	2160      	movs	r1, #96	@ 0x60
 80024ae:	0018      	movs	r0, r3
 80024b0:	f000 fbfc 	bl	8002cac <TIM_ITRx_SetConfig>
      break;
 80024b4:	e01e      	b.n	80024f4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80024ba:	683b      	ldr	r3, [r7, #0]
 80024bc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80024be:	683b      	ldr	r3, [r7, #0]
 80024c0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80024c2:	001a      	movs	r2, r3
 80024c4:	f000 fb92 	bl	8002bec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	2140      	movs	r1, #64	@ 0x40
 80024ce:	0018      	movs	r0, r3
 80024d0:	f000 fbec 	bl	8002cac <TIM_ITRx_SetConfig>
      break;
 80024d4:	e00e      	b.n	80024f4 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681a      	ldr	r2, [r3, #0]
 80024da:	683b      	ldr	r3, [r7, #0]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	0019      	movs	r1, r3
 80024e0:	0010      	movs	r0, r2
 80024e2:	f000 fbe3 	bl	8002cac <TIM_ITRx_SetConfig>
      break;
 80024e6:	e005      	b.n	80024f4 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 80024e8:	230f      	movs	r3, #15
 80024ea:	18fb      	adds	r3, r7, r3
 80024ec:	2201      	movs	r2, #1
 80024ee:	701a      	strb	r2, [r3, #0]
      break;
 80024f0:	e000      	b.n	80024f4 <HAL_TIM_ConfigClockSource+0x184>
      break;
 80024f2:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	223d      	movs	r2, #61	@ 0x3d
 80024f8:	2101      	movs	r1, #1
 80024fa:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	223c      	movs	r2, #60	@ 0x3c
 8002500:	2100      	movs	r1, #0
 8002502:	5499      	strb	r1, [r3, r2]

  return status;
 8002504:	230f      	movs	r3, #15
 8002506:	18fb      	adds	r3, r7, r3
 8002508:	781b      	ldrb	r3, [r3, #0]
}
 800250a:	0018      	movs	r0, r3
 800250c:	46bd      	mov	sp, r7
 800250e:	b004      	add	sp, #16
 8002510:	bd80      	pop	{r7, pc}
 8002512:	46c0      	nop			@ (mov r8, r8)
 8002514:	ffceff88 	.word	0xffceff88
 8002518:	ffff00ff 	.word	0xffff00ff

0800251c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b082      	sub	sp, #8
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002524:	46c0      	nop			@ (mov r8, r8)
 8002526:	46bd      	mov	sp, r7
 8002528:	b002      	add	sp, #8
 800252a:	bd80      	pop	{r7, pc}

0800252c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	b082      	sub	sp, #8
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002534:	46c0      	nop			@ (mov r8, r8)
 8002536:	46bd      	mov	sp, r7
 8002538:	b002      	add	sp, #8
 800253a:	bd80      	pop	{r7, pc}

0800253c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b082      	sub	sp, #8
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002544:	46c0      	nop			@ (mov r8, r8)
 8002546:	46bd      	mov	sp, r7
 8002548:	b002      	add	sp, #8
 800254a:	bd80      	pop	{r7, pc}

0800254c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	b082      	sub	sp, #8
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002554:	46c0      	nop			@ (mov r8, r8)
 8002556:	46bd      	mov	sp, r7
 8002558:	b002      	add	sp, #8
 800255a:	bd80      	pop	{r7, pc}

0800255c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b084      	sub	sp, #16
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
 8002564:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	4a36      	ldr	r2, [pc, #216]	@ (8002648 <TIM_Base_SetConfig+0xec>)
 8002570:	4293      	cmp	r3, r2
 8002572:	d003      	beq.n	800257c <TIM_Base_SetConfig+0x20>
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	4a35      	ldr	r2, [pc, #212]	@ (800264c <TIM_Base_SetConfig+0xf0>)
 8002578:	4293      	cmp	r3, r2
 800257a:	d108      	bne.n	800258e <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	2270      	movs	r2, #112	@ 0x70
 8002580:	4393      	bics	r3, r2
 8002582:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002584:	683b      	ldr	r3, [r7, #0]
 8002586:	685b      	ldr	r3, [r3, #4]
 8002588:	68fa      	ldr	r2, [r7, #12]
 800258a:	4313      	orrs	r3, r2
 800258c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	4a2d      	ldr	r2, [pc, #180]	@ (8002648 <TIM_Base_SetConfig+0xec>)
 8002592:	4293      	cmp	r3, r2
 8002594:	d013      	beq.n	80025be <TIM_Base_SetConfig+0x62>
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	4a2c      	ldr	r2, [pc, #176]	@ (800264c <TIM_Base_SetConfig+0xf0>)
 800259a:	4293      	cmp	r3, r2
 800259c:	d00f      	beq.n	80025be <TIM_Base_SetConfig+0x62>
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	4a2b      	ldr	r2, [pc, #172]	@ (8002650 <TIM_Base_SetConfig+0xf4>)
 80025a2:	4293      	cmp	r3, r2
 80025a4:	d00b      	beq.n	80025be <TIM_Base_SetConfig+0x62>
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	4a2a      	ldr	r2, [pc, #168]	@ (8002654 <TIM_Base_SetConfig+0xf8>)
 80025aa:	4293      	cmp	r3, r2
 80025ac:	d007      	beq.n	80025be <TIM_Base_SetConfig+0x62>
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	4a29      	ldr	r2, [pc, #164]	@ (8002658 <TIM_Base_SetConfig+0xfc>)
 80025b2:	4293      	cmp	r3, r2
 80025b4:	d003      	beq.n	80025be <TIM_Base_SetConfig+0x62>
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	4a28      	ldr	r2, [pc, #160]	@ (800265c <TIM_Base_SetConfig+0x100>)
 80025ba:	4293      	cmp	r3, r2
 80025bc:	d108      	bne.n	80025d0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	4a27      	ldr	r2, [pc, #156]	@ (8002660 <TIM_Base_SetConfig+0x104>)
 80025c2:	4013      	ands	r3, r2
 80025c4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	68db      	ldr	r3, [r3, #12]
 80025ca:	68fa      	ldr	r2, [r7, #12]
 80025cc:	4313      	orrs	r3, r2
 80025ce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	2280      	movs	r2, #128	@ 0x80
 80025d4:	4393      	bics	r3, r2
 80025d6:	001a      	movs	r2, r3
 80025d8:	683b      	ldr	r3, [r7, #0]
 80025da:	695b      	ldr	r3, [r3, #20]
 80025dc:	4313      	orrs	r3, r2
 80025de:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	68fa      	ldr	r2, [r7, #12]
 80025e4:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80025e6:	683b      	ldr	r3, [r7, #0]
 80025e8:	689a      	ldr	r2, [r3, #8]
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	681a      	ldr	r2, [r3, #0]
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	4a13      	ldr	r2, [pc, #76]	@ (8002648 <TIM_Base_SetConfig+0xec>)
 80025fa:	4293      	cmp	r3, r2
 80025fc:	d00b      	beq.n	8002616 <TIM_Base_SetConfig+0xba>
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	4a14      	ldr	r2, [pc, #80]	@ (8002654 <TIM_Base_SetConfig+0xf8>)
 8002602:	4293      	cmp	r3, r2
 8002604:	d007      	beq.n	8002616 <TIM_Base_SetConfig+0xba>
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	4a13      	ldr	r2, [pc, #76]	@ (8002658 <TIM_Base_SetConfig+0xfc>)
 800260a:	4293      	cmp	r3, r2
 800260c:	d003      	beq.n	8002616 <TIM_Base_SetConfig+0xba>
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	4a12      	ldr	r2, [pc, #72]	@ (800265c <TIM_Base_SetConfig+0x100>)
 8002612:	4293      	cmp	r3, r2
 8002614:	d103      	bne.n	800261e <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	691a      	ldr	r2, [r3, #16]
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	2201      	movs	r2, #1
 8002622:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	691b      	ldr	r3, [r3, #16]
 8002628:	2201      	movs	r2, #1
 800262a:	4013      	ands	r3, r2
 800262c:	2b01      	cmp	r3, #1
 800262e:	d106      	bne.n	800263e <TIM_Base_SetConfig+0xe2>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	691b      	ldr	r3, [r3, #16]
 8002634:	2201      	movs	r2, #1
 8002636:	4393      	bics	r3, r2
 8002638:	001a      	movs	r2, r3
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	611a      	str	r2, [r3, #16]
  }
}
 800263e:	46c0      	nop			@ (mov r8, r8)
 8002640:	46bd      	mov	sp, r7
 8002642:	b004      	add	sp, #16
 8002644:	bd80      	pop	{r7, pc}
 8002646:	46c0      	nop			@ (mov r8, r8)
 8002648:	40012c00 	.word	0x40012c00
 800264c:	40000400 	.word	0x40000400
 8002650:	40002000 	.word	0x40002000
 8002654:	40014000 	.word	0x40014000
 8002658:	40014400 	.word	0x40014400
 800265c:	40014800 	.word	0x40014800
 8002660:	fffffcff 	.word	0xfffffcff

08002664 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	b086      	sub	sp, #24
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
 800266c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6a1b      	ldr	r3, [r3, #32]
 8002672:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	6a1b      	ldr	r3, [r3, #32]
 8002678:	2201      	movs	r2, #1
 800267a:	4393      	bics	r3, r2
 800267c:	001a      	movs	r2, r3
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	685b      	ldr	r3, [r3, #4]
 8002686:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	699b      	ldr	r3, [r3, #24]
 800268c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	4a32      	ldr	r2, [pc, #200]	@ (800275c <TIM_OC1_SetConfig+0xf8>)
 8002692:	4013      	ands	r3, r2
 8002694:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	2203      	movs	r2, #3
 800269a:	4393      	bics	r3, r2
 800269c:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800269e:	683b      	ldr	r3, [r7, #0]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	68fa      	ldr	r2, [r7, #12]
 80026a4:	4313      	orrs	r3, r2
 80026a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80026a8:	697b      	ldr	r3, [r7, #20]
 80026aa:	2202      	movs	r2, #2
 80026ac:	4393      	bics	r3, r2
 80026ae:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80026b0:	683b      	ldr	r3, [r7, #0]
 80026b2:	689b      	ldr	r3, [r3, #8]
 80026b4:	697a      	ldr	r2, [r7, #20]
 80026b6:	4313      	orrs	r3, r2
 80026b8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	4a28      	ldr	r2, [pc, #160]	@ (8002760 <TIM_OC1_SetConfig+0xfc>)
 80026be:	4293      	cmp	r3, r2
 80026c0:	d00b      	beq.n	80026da <TIM_OC1_SetConfig+0x76>
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	4a27      	ldr	r2, [pc, #156]	@ (8002764 <TIM_OC1_SetConfig+0x100>)
 80026c6:	4293      	cmp	r3, r2
 80026c8:	d007      	beq.n	80026da <TIM_OC1_SetConfig+0x76>
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	4a26      	ldr	r2, [pc, #152]	@ (8002768 <TIM_OC1_SetConfig+0x104>)
 80026ce:	4293      	cmp	r3, r2
 80026d0:	d003      	beq.n	80026da <TIM_OC1_SetConfig+0x76>
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	4a25      	ldr	r2, [pc, #148]	@ (800276c <TIM_OC1_SetConfig+0x108>)
 80026d6:	4293      	cmp	r3, r2
 80026d8:	d10c      	bne.n	80026f4 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80026da:	697b      	ldr	r3, [r7, #20]
 80026dc:	2208      	movs	r2, #8
 80026de:	4393      	bics	r3, r2
 80026e0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80026e2:	683b      	ldr	r3, [r7, #0]
 80026e4:	68db      	ldr	r3, [r3, #12]
 80026e6:	697a      	ldr	r2, [r7, #20]
 80026e8:	4313      	orrs	r3, r2
 80026ea:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80026ec:	697b      	ldr	r3, [r7, #20]
 80026ee:	2204      	movs	r2, #4
 80026f0:	4393      	bics	r3, r2
 80026f2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	4a1a      	ldr	r2, [pc, #104]	@ (8002760 <TIM_OC1_SetConfig+0xfc>)
 80026f8:	4293      	cmp	r3, r2
 80026fa:	d00b      	beq.n	8002714 <TIM_OC1_SetConfig+0xb0>
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	4a19      	ldr	r2, [pc, #100]	@ (8002764 <TIM_OC1_SetConfig+0x100>)
 8002700:	4293      	cmp	r3, r2
 8002702:	d007      	beq.n	8002714 <TIM_OC1_SetConfig+0xb0>
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	4a18      	ldr	r2, [pc, #96]	@ (8002768 <TIM_OC1_SetConfig+0x104>)
 8002708:	4293      	cmp	r3, r2
 800270a:	d003      	beq.n	8002714 <TIM_OC1_SetConfig+0xb0>
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	4a17      	ldr	r2, [pc, #92]	@ (800276c <TIM_OC1_SetConfig+0x108>)
 8002710:	4293      	cmp	r3, r2
 8002712:	d111      	bne.n	8002738 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002714:	693b      	ldr	r3, [r7, #16]
 8002716:	4a16      	ldr	r2, [pc, #88]	@ (8002770 <TIM_OC1_SetConfig+0x10c>)
 8002718:	4013      	ands	r3, r2
 800271a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800271c:	693b      	ldr	r3, [r7, #16]
 800271e:	4a15      	ldr	r2, [pc, #84]	@ (8002774 <TIM_OC1_SetConfig+0x110>)
 8002720:	4013      	ands	r3, r2
 8002722:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	695b      	ldr	r3, [r3, #20]
 8002728:	693a      	ldr	r2, [r7, #16]
 800272a:	4313      	orrs	r3, r2
 800272c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	699b      	ldr	r3, [r3, #24]
 8002732:	693a      	ldr	r2, [r7, #16]
 8002734:	4313      	orrs	r3, r2
 8002736:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	693a      	ldr	r2, [r7, #16]
 800273c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	68fa      	ldr	r2, [r7, #12]
 8002742:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002744:	683b      	ldr	r3, [r7, #0]
 8002746:	685a      	ldr	r2, [r3, #4]
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	697a      	ldr	r2, [r7, #20]
 8002750:	621a      	str	r2, [r3, #32]
}
 8002752:	46c0      	nop			@ (mov r8, r8)
 8002754:	46bd      	mov	sp, r7
 8002756:	b006      	add	sp, #24
 8002758:	bd80      	pop	{r7, pc}
 800275a:	46c0      	nop			@ (mov r8, r8)
 800275c:	fffeff8f 	.word	0xfffeff8f
 8002760:	40012c00 	.word	0x40012c00
 8002764:	40014000 	.word	0x40014000
 8002768:	40014400 	.word	0x40014400
 800276c:	40014800 	.word	0x40014800
 8002770:	fffffeff 	.word	0xfffffeff
 8002774:	fffffdff 	.word	0xfffffdff

08002778 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b086      	sub	sp, #24
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
 8002780:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6a1b      	ldr	r3, [r3, #32]
 8002786:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	6a1b      	ldr	r3, [r3, #32]
 800278c:	2210      	movs	r2, #16
 800278e:	4393      	bics	r3, r2
 8002790:	001a      	movs	r2, r3
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	685b      	ldr	r3, [r3, #4]
 800279a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	699b      	ldr	r3, [r3, #24]
 80027a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	4a2e      	ldr	r2, [pc, #184]	@ (8002860 <TIM_OC2_SetConfig+0xe8>)
 80027a6:	4013      	ands	r3, r2
 80027a8:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	4a2d      	ldr	r2, [pc, #180]	@ (8002864 <TIM_OC2_SetConfig+0xec>)
 80027ae:	4013      	ands	r3, r2
 80027b0:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80027b2:	683b      	ldr	r3, [r7, #0]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	021b      	lsls	r3, r3, #8
 80027b8:	68fa      	ldr	r2, [r7, #12]
 80027ba:	4313      	orrs	r3, r2
 80027bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80027be:	697b      	ldr	r3, [r7, #20]
 80027c0:	2220      	movs	r2, #32
 80027c2:	4393      	bics	r3, r2
 80027c4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80027c6:	683b      	ldr	r3, [r7, #0]
 80027c8:	689b      	ldr	r3, [r3, #8]
 80027ca:	011b      	lsls	r3, r3, #4
 80027cc:	697a      	ldr	r2, [r7, #20]
 80027ce:	4313      	orrs	r3, r2
 80027d0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	4a24      	ldr	r2, [pc, #144]	@ (8002868 <TIM_OC2_SetConfig+0xf0>)
 80027d6:	4293      	cmp	r3, r2
 80027d8:	d10d      	bne.n	80027f6 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80027da:	697b      	ldr	r3, [r7, #20]
 80027dc:	2280      	movs	r2, #128	@ 0x80
 80027de:	4393      	bics	r3, r2
 80027e0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80027e2:	683b      	ldr	r3, [r7, #0]
 80027e4:	68db      	ldr	r3, [r3, #12]
 80027e6:	011b      	lsls	r3, r3, #4
 80027e8:	697a      	ldr	r2, [r7, #20]
 80027ea:	4313      	orrs	r3, r2
 80027ec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80027ee:	697b      	ldr	r3, [r7, #20]
 80027f0:	2240      	movs	r2, #64	@ 0x40
 80027f2:	4393      	bics	r3, r2
 80027f4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	4a1b      	ldr	r2, [pc, #108]	@ (8002868 <TIM_OC2_SetConfig+0xf0>)
 80027fa:	4293      	cmp	r3, r2
 80027fc:	d00b      	beq.n	8002816 <TIM_OC2_SetConfig+0x9e>
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	4a1a      	ldr	r2, [pc, #104]	@ (800286c <TIM_OC2_SetConfig+0xf4>)
 8002802:	4293      	cmp	r3, r2
 8002804:	d007      	beq.n	8002816 <TIM_OC2_SetConfig+0x9e>
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	4a19      	ldr	r2, [pc, #100]	@ (8002870 <TIM_OC2_SetConfig+0xf8>)
 800280a:	4293      	cmp	r3, r2
 800280c:	d003      	beq.n	8002816 <TIM_OC2_SetConfig+0x9e>
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	4a18      	ldr	r2, [pc, #96]	@ (8002874 <TIM_OC2_SetConfig+0xfc>)
 8002812:	4293      	cmp	r3, r2
 8002814:	d113      	bne.n	800283e <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002816:	693b      	ldr	r3, [r7, #16]
 8002818:	4a17      	ldr	r2, [pc, #92]	@ (8002878 <TIM_OC2_SetConfig+0x100>)
 800281a:	4013      	ands	r3, r2
 800281c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800281e:	693b      	ldr	r3, [r7, #16]
 8002820:	4a16      	ldr	r2, [pc, #88]	@ (800287c <TIM_OC2_SetConfig+0x104>)
 8002822:	4013      	ands	r3, r2
 8002824:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002826:	683b      	ldr	r3, [r7, #0]
 8002828:	695b      	ldr	r3, [r3, #20]
 800282a:	009b      	lsls	r3, r3, #2
 800282c:	693a      	ldr	r2, [r7, #16]
 800282e:	4313      	orrs	r3, r2
 8002830:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002832:	683b      	ldr	r3, [r7, #0]
 8002834:	699b      	ldr	r3, [r3, #24]
 8002836:	009b      	lsls	r3, r3, #2
 8002838:	693a      	ldr	r2, [r7, #16]
 800283a:	4313      	orrs	r3, r2
 800283c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	693a      	ldr	r2, [r7, #16]
 8002842:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	68fa      	ldr	r2, [r7, #12]
 8002848:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800284a:	683b      	ldr	r3, [r7, #0]
 800284c:	685a      	ldr	r2, [r3, #4]
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	697a      	ldr	r2, [r7, #20]
 8002856:	621a      	str	r2, [r3, #32]
}
 8002858:	46c0      	nop			@ (mov r8, r8)
 800285a:	46bd      	mov	sp, r7
 800285c:	b006      	add	sp, #24
 800285e:	bd80      	pop	{r7, pc}
 8002860:	feff8fff 	.word	0xfeff8fff
 8002864:	fffffcff 	.word	0xfffffcff
 8002868:	40012c00 	.word	0x40012c00
 800286c:	40014000 	.word	0x40014000
 8002870:	40014400 	.word	0x40014400
 8002874:	40014800 	.word	0x40014800
 8002878:	fffffbff 	.word	0xfffffbff
 800287c:	fffff7ff 	.word	0xfffff7ff

08002880 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	b086      	sub	sp, #24
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]
 8002888:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	6a1b      	ldr	r3, [r3, #32]
 800288e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	6a1b      	ldr	r3, [r3, #32]
 8002894:	4a33      	ldr	r2, [pc, #204]	@ (8002964 <TIM_OC3_SetConfig+0xe4>)
 8002896:	401a      	ands	r2, r3
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	685b      	ldr	r3, [r3, #4]
 80028a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	69db      	ldr	r3, [r3, #28]
 80028a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	4a2f      	ldr	r2, [pc, #188]	@ (8002968 <TIM_OC3_SetConfig+0xe8>)
 80028ac:	4013      	ands	r3, r2
 80028ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	2203      	movs	r2, #3
 80028b4:	4393      	bics	r3, r2
 80028b6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80028b8:	683b      	ldr	r3, [r7, #0]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	68fa      	ldr	r2, [r7, #12]
 80028be:	4313      	orrs	r3, r2
 80028c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80028c2:	697b      	ldr	r3, [r7, #20]
 80028c4:	4a29      	ldr	r2, [pc, #164]	@ (800296c <TIM_OC3_SetConfig+0xec>)
 80028c6:	4013      	ands	r3, r2
 80028c8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80028ca:	683b      	ldr	r3, [r7, #0]
 80028cc:	689b      	ldr	r3, [r3, #8]
 80028ce:	021b      	lsls	r3, r3, #8
 80028d0:	697a      	ldr	r2, [r7, #20]
 80028d2:	4313      	orrs	r3, r2
 80028d4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	4a25      	ldr	r2, [pc, #148]	@ (8002970 <TIM_OC3_SetConfig+0xf0>)
 80028da:	4293      	cmp	r3, r2
 80028dc:	d10d      	bne.n	80028fa <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80028de:	697b      	ldr	r3, [r7, #20]
 80028e0:	4a24      	ldr	r2, [pc, #144]	@ (8002974 <TIM_OC3_SetConfig+0xf4>)
 80028e2:	4013      	ands	r3, r2
 80028e4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	68db      	ldr	r3, [r3, #12]
 80028ea:	021b      	lsls	r3, r3, #8
 80028ec:	697a      	ldr	r2, [r7, #20]
 80028ee:	4313      	orrs	r3, r2
 80028f0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80028f2:	697b      	ldr	r3, [r7, #20]
 80028f4:	4a20      	ldr	r2, [pc, #128]	@ (8002978 <TIM_OC3_SetConfig+0xf8>)
 80028f6:	4013      	ands	r3, r2
 80028f8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	4a1c      	ldr	r2, [pc, #112]	@ (8002970 <TIM_OC3_SetConfig+0xf0>)
 80028fe:	4293      	cmp	r3, r2
 8002900:	d00b      	beq.n	800291a <TIM_OC3_SetConfig+0x9a>
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	4a1d      	ldr	r2, [pc, #116]	@ (800297c <TIM_OC3_SetConfig+0xfc>)
 8002906:	4293      	cmp	r3, r2
 8002908:	d007      	beq.n	800291a <TIM_OC3_SetConfig+0x9a>
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	4a1c      	ldr	r2, [pc, #112]	@ (8002980 <TIM_OC3_SetConfig+0x100>)
 800290e:	4293      	cmp	r3, r2
 8002910:	d003      	beq.n	800291a <TIM_OC3_SetConfig+0x9a>
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	4a1b      	ldr	r2, [pc, #108]	@ (8002984 <TIM_OC3_SetConfig+0x104>)
 8002916:	4293      	cmp	r3, r2
 8002918:	d113      	bne.n	8002942 <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800291a:	693b      	ldr	r3, [r7, #16]
 800291c:	4a1a      	ldr	r2, [pc, #104]	@ (8002988 <TIM_OC3_SetConfig+0x108>)
 800291e:	4013      	ands	r3, r2
 8002920:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002922:	693b      	ldr	r3, [r7, #16]
 8002924:	4a19      	ldr	r2, [pc, #100]	@ (800298c <TIM_OC3_SetConfig+0x10c>)
 8002926:	4013      	ands	r3, r2
 8002928:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800292a:	683b      	ldr	r3, [r7, #0]
 800292c:	695b      	ldr	r3, [r3, #20]
 800292e:	011b      	lsls	r3, r3, #4
 8002930:	693a      	ldr	r2, [r7, #16]
 8002932:	4313      	orrs	r3, r2
 8002934:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002936:	683b      	ldr	r3, [r7, #0]
 8002938:	699b      	ldr	r3, [r3, #24]
 800293a:	011b      	lsls	r3, r3, #4
 800293c:	693a      	ldr	r2, [r7, #16]
 800293e:	4313      	orrs	r3, r2
 8002940:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	693a      	ldr	r2, [r7, #16]
 8002946:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	68fa      	ldr	r2, [r7, #12]
 800294c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800294e:	683b      	ldr	r3, [r7, #0]
 8002950:	685a      	ldr	r2, [r3, #4]
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	697a      	ldr	r2, [r7, #20]
 800295a:	621a      	str	r2, [r3, #32]
}
 800295c:	46c0      	nop			@ (mov r8, r8)
 800295e:	46bd      	mov	sp, r7
 8002960:	b006      	add	sp, #24
 8002962:	bd80      	pop	{r7, pc}
 8002964:	fffffeff 	.word	0xfffffeff
 8002968:	fffeff8f 	.word	0xfffeff8f
 800296c:	fffffdff 	.word	0xfffffdff
 8002970:	40012c00 	.word	0x40012c00
 8002974:	fffff7ff 	.word	0xfffff7ff
 8002978:	fffffbff 	.word	0xfffffbff
 800297c:	40014000 	.word	0x40014000
 8002980:	40014400 	.word	0x40014400
 8002984:	40014800 	.word	0x40014800
 8002988:	ffffefff 	.word	0xffffefff
 800298c:	ffffdfff 	.word	0xffffdfff

08002990 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	b086      	sub	sp, #24
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
 8002998:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	6a1b      	ldr	r3, [r3, #32]
 800299e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	6a1b      	ldr	r3, [r3, #32]
 80029a4:	4a26      	ldr	r2, [pc, #152]	@ (8002a40 <TIM_OC4_SetConfig+0xb0>)
 80029a6:	401a      	ands	r2, r3
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	685b      	ldr	r3, [r3, #4]
 80029b0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	69db      	ldr	r3, [r3, #28]
 80029b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	4a22      	ldr	r2, [pc, #136]	@ (8002a44 <TIM_OC4_SetConfig+0xb4>)
 80029bc:	4013      	ands	r3, r2
 80029be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	4a21      	ldr	r2, [pc, #132]	@ (8002a48 <TIM_OC4_SetConfig+0xb8>)
 80029c4:	4013      	ands	r3, r2
 80029c6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	021b      	lsls	r3, r3, #8
 80029ce:	68fa      	ldr	r2, [r7, #12]
 80029d0:	4313      	orrs	r3, r2
 80029d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80029d4:	693b      	ldr	r3, [r7, #16]
 80029d6:	4a1d      	ldr	r2, [pc, #116]	@ (8002a4c <TIM_OC4_SetConfig+0xbc>)
 80029d8:	4013      	ands	r3, r2
 80029da:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80029dc:	683b      	ldr	r3, [r7, #0]
 80029de:	689b      	ldr	r3, [r3, #8]
 80029e0:	031b      	lsls	r3, r3, #12
 80029e2:	693a      	ldr	r2, [r7, #16]
 80029e4:	4313      	orrs	r3, r2
 80029e6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	4a19      	ldr	r2, [pc, #100]	@ (8002a50 <TIM_OC4_SetConfig+0xc0>)
 80029ec:	4293      	cmp	r3, r2
 80029ee:	d00b      	beq.n	8002a08 <TIM_OC4_SetConfig+0x78>
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	4a18      	ldr	r2, [pc, #96]	@ (8002a54 <TIM_OC4_SetConfig+0xc4>)
 80029f4:	4293      	cmp	r3, r2
 80029f6:	d007      	beq.n	8002a08 <TIM_OC4_SetConfig+0x78>
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	4a17      	ldr	r2, [pc, #92]	@ (8002a58 <TIM_OC4_SetConfig+0xc8>)
 80029fc:	4293      	cmp	r3, r2
 80029fe:	d003      	beq.n	8002a08 <TIM_OC4_SetConfig+0x78>
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	4a16      	ldr	r2, [pc, #88]	@ (8002a5c <TIM_OC4_SetConfig+0xcc>)
 8002a04:	4293      	cmp	r3, r2
 8002a06:	d109      	bne.n	8002a1c <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002a08:	697b      	ldr	r3, [r7, #20]
 8002a0a:	4a15      	ldr	r2, [pc, #84]	@ (8002a60 <TIM_OC4_SetConfig+0xd0>)
 8002a0c:	4013      	ands	r3, r2
 8002a0e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	695b      	ldr	r3, [r3, #20]
 8002a14:	019b      	lsls	r3, r3, #6
 8002a16:	697a      	ldr	r2, [r7, #20]
 8002a18:	4313      	orrs	r3, r2
 8002a1a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	697a      	ldr	r2, [r7, #20]
 8002a20:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	68fa      	ldr	r2, [r7, #12]
 8002a26:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002a28:	683b      	ldr	r3, [r7, #0]
 8002a2a:	685a      	ldr	r2, [r3, #4]
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	693a      	ldr	r2, [r7, #16]
 8002a34:	621a      	str	r2, [r3, #32]
}
 8002a36:	46c0      	nop			@ (mov r8, r8)
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	b006      	add	sp, #24
 8002a3c:	bd80      	pop	{r7, pc}
 8002a3e:	46c0      	nop			@ (mov r8, r8)
 8002a40:	ffffefff 	.word	0xffffefff
 8002a44:	feff8fff 	.word	0xfeff8fff
 8002a48:	fffffcff 	.word	0xfffffcff
 8002a4c:	ffffdfff 	.word	0xffffdfff
 8002a50:	40012c00 	.word	0x40012c00
 8002a54:	40014000 	.word	0x40014000
 8002a58:	40014400 	.word	0x40014400
 8002a5c:	40014800 	.word	0x40014800
 8002a60:	ffffbfff 	.word	0xffffbfff

08002a64 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b086      	sub	sp, #24
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
 8002a6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	6a1b      	ldr	r3, [r3, #32]
 8002a72:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	6a1b      	ldr	r3, [r3, #32]
 8002a78:	4a23      	ldr	r2, [pc, #140]	@ (8002b08 <TIM_OC5_SetConfig+0xa4>)
 8002a7a:	401a      	ands	r2, r3
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	685b      	ldr	r3, [r3, #4]
 8002a84:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	4a1f      	ldr	r2, [pc, #124]	@ (8002b0c <TIM_OC5_SetConfig+0xa8>)
 8002a90:	4013      	ands	r3, r2
 8002a92:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002a94:	683b      	ldr	r3, [r7, #0]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	68fa      	ldr	r2, [r7, #12]
 8002a9a:	4313      	orrs	r3, r2
 8002a9c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8002a9e:	693b      	ldr	r3, [r7, #16]
 8002aa0:	4a1b      	ldr	r2, [pc, #108]	@ (8002b10 <TIM_OC5_SetConfig+0xac>)
 8002aa2:	4013      	ands	r3, r2
 8002aa4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8002aa6:	683b      	ldr	r3, [r7, #0]
 8002aa8:	689b      	ldr	r3, [r3, #8]
 8002aaa:	041b      	lsls	r3, r3, #16
 8002aac:	693a      	ldr	r2, [r7, #16]
 8002aae:	4313      	orrs	r3, r2
 8002ab0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	4a17      	ldr	r2, [pc, #92]	@ (8002b14 <TIM_OC5_SetConfig+0xb0>)
 8002ab6:	4293      	cmp	r3, r2
 8002ab8:	d00b      	beq.n	8002ad2 <TIM_OC5_SetConfig+0x6e>
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	4a16      	ldr	r2, [pc, #88]	@ (8002b18 <TIM_OC5_SetConfig+0xb4>)
 8002abe:	4293      	cmp	r3, r2
 8002ac0:	d007      	beq.n	8002ad2 <TIM_OC5_SetConfig+0x6e>
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	4a15      	ldr	r2, [pc, #84]	@ (8002b1c <TIM_OC5_SetConfig+0xb8>)
 8002ac6:	4293      	cmp	r3, r2
 8002ac8:	d003      	beq.n	8002ad2 <TIM_OC5_SetConfig+0x6e>
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	4a14      	ldr	r2, [pc, #80]	@ (8002b20 <TIM_OC5_SetConfig+0xbc>)
 8002ace:	4293      	cmp	r3, r2
 8002ad0:	d109      	bne.n	8002ae6 <TIM_OC5_SetConfig+0x82>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8002ad2:	697b      	ldr	r3, [r7, #20]
 8002ad4:	4a0c      	ldr	r2, [pc, #48]	@ (8002b08 <TIM_OC5_SetConfig+0xa4>)
 8002ad6:	4013      	ands	r3, r2
 8002ad8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	695b      	ldr	r3, [r3, #20]
 8002ade:	021b      	lsls	r3, r3, #8
 8002ae0:	697a      	ldr	r2, [r7, #20]
 8002ae2:	4313      	orrs	r3, r2
 8002ae4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	697a      	ldr	r2, [r7, #20]
 8002aea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	68fa      	ldr	r2, [r7, #12]
 8002af0:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8002af2:	683b      	ldr	r3, [r7, #0]
 8002af4:	685a      	ldr	r2, [r3, #4]
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	693a      	ldr	r2, [r7, #16]
 8002afe:	621a      	str	r2, [r3, #32]
}
 8002b00:	46c0      	nop			@ (mov r8, r8)
 8002b02:	46bd      	mov	sp, r7
 8002b04:	b006      	add	sp, #24
 8002b06:	bd80      	pop	{r7, pc}
 8002b08:	fffeffff 	.word	0xfffeffff
 8002b0c:	fffeff8f 	.word	0xfffeff8f
 8002b10:	fffdffff 	.word	0xfffdffff
 8002b14:	40012c00 	.word	0x40012c00
 8002b18:	40014000 	.word	0x40014000
 8002b1c:	40014400 	.word	0x40014400
 8002b20:	40014800 	.word	0x40014800

08002b24 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b086      	sub	sp, #24
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
 8002b2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	6a1b      	ldr	r3, [r3, #32]
 8002b32:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	6a1b      	ldr	r3, [r3, #32]
 8002b38:	4a24      	ldr	r2, [pc, #144]	@ (8002bcc <TIM_OC6_SetConfig+0xa8>)
 8002b3a:	401a      	ands	r2, r3
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	685b      	ldr	r3, [r3, #4]
 8002b44:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	4a20      	ldr	r2, [pc, #128]	@ (8002bd0 <TIM_OC6_SetConfig+0xac>)
 8002b50:	4013      	ands	r3, r2
 8002b52:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002b54:	683b      	ldr	r3, [r7, #0]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	021b      	lsls	r3, r3, #8
 8002b5a:	68fa      	ldr	r2, [r7, #12]
 8002b5c:	4313      	orrs	r3, r2
 8002b5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8002b60:	693b      	ldr	r3, [r7, #16]
 8002b62:	4a1c      	ldr	r2, [pc, #112]	@ (8002bd4 <TIM_OC6_SetConfig+0xb0>)
 8002b64:	4013      	ands	r3, r2
 8002b66:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8002b68:	683b      	ldr	r3, [r7, #0]
 8002b6a:	689b      	ldr	r3, [r3, #8]
 8002b6c:	051b      	lsls	r3, r3, #20
 8002b6e:	693a      	ldr	r2, [r7, #16]
 8002b70:	4313      	orrs	r3, r2
 8002b72:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	4a18      	ldr	r2, [pc, #96]	@ (8002bd8 <TIM_OC6_SetConfig+0xb4>)
 8002b78:	4293      	cmp	r3, r2
 8002b7a:	d00b      	beq.n	8002b94 <TIM_OC6_SetConfig+0x70>
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	4a17      	ldr	r2, [pc, #92]	@ (8002bdc <TIM_OC6_SetConfig+0xb8>)
 8002b80:	4293      	cmp	r3, r2
 8002b82:	d007      	beq.n	8002b94 <TIM_OC6_SetConfig+0x70>
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	4a16      	ldr	r2, [pc, #88]	@ (8002be0 <TIM_OC6_SetConfig+0xbc>)
 8002b88:	4293      	cmp	r3, r2
 8002b8a:	d003      	beq.n	8002b94 <TIM_OC6_SetConfig+0x70>
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	4a15      	ldr	r2, [pc, #84]	@ (8002be4 <TIM_OC6_SetConfig+0xc0>)
 8002b90:	4293      	cmp	r3, r2
 8002b92:	d109      	bne.n	8002ba8 <TIM_OC6_SetConfig+0x84>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8002b94:	697b      	ldr	r3, [r7, #20]
 8002b96:	4a14      	ldr	r2, [pc, #80]	@ (8002be8 <TIM_OC6_SetConfig+0xc4>)
 8002b98:	4013      	ands	r3, r2
 8002b9a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	695b      	ldr	r3, [r3, #20]
 8002ba0:	029b      	lsls	r3, r3, #10
 8002ba2:	697a      	ldr	r2, [r7, #20]
 8002ba4:	4313      	orrs	r3, r2
 8002ba6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	697a      	ldr	r2, [r7, #20]
 8002bac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	68fa      	ldr	r2, [r7, #12]
 8002bb2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8002bb4:	683b      	ldr	r3, [r7, #0]
 8002bb6:	685a      	ldr	r2, [r3, #4]
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	693a      	ldr	r2, [r7, #16]
 8002bc0:	621a      	str	r2, [r3, #32]
}
 8002bc2:	46c0      	nop			@ (mov r8, r8)
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	b006      	add	sp, #24
 8002bc8:	bd80      	pop	{r7, pc}
 8002bca:	46c0      	nop			@ (mov r8, r8)
 8002bcc:	ffefffff 	.word	0xffefffff
 8002bd0:	feff8fff 	.word	0xfeff8fff
 8002bd4:	ffdfffff 	.word	0xffdfffff
 8002bd8:	40012c00 	.word	0x40012c00
 8002bdc:	40014000 	.word	0x40014000
 8002be0:	40014400 	.word	0x40014400
 8002be4:	40014800 	.word	0x40014800
 8002be8:	fffbffff 	.word	0xfffbffff

08002bec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002bec:	b580      	push	{r7, lr}
 8002bee:	b086      	sub	sp, #24
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	60f8      	str	r0, [r7, #12]
 8002bf4:	60b9      	str	r1, [r7, #8]
 8002bf6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	6a1b      	ldr	r3, [r3, #32]
 8002bfc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	6a1b      	ldr	r3, [r3, #32]
 8002c02:	2201      	movs	r2, #1
 8002c04:	4393      	bics	r3, r2
 8002c06:	001a      	movs	r2, r3
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	699b      	ldr	r3, [r3, #24]
 8002c10:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002c12:	693b      	ldr	r3, [r7, #16]
 8002c14:	22f0      	movs	r2, #240	@ 0xf0
 8002c16:	4393      	bics	r3, r2
 8002c18:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	011b      	lsls	r3, r3, #4
 8002c1e:	693a      	ldr	r2, [r7, #16]
 8002c20:	4313      	orrs	r3, r2
 8002c22:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002c24:	697b      	ldr	r3, [r7, #20]
 8002c26:	220a      	movs	r2, #10
 8002c28:	4393      	bics	r3, r2
 8002c2a:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002c2c:	697a      	ldr	r2, [r7, #20]
 8002c2e:	68bb      	ldr	r3, [r7, #8]
 8002c30:	4313      	orrs	r3, r2
 8002c32:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	693a      	ldr	r2, [r7, #16]
 8002c38:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	697a      	ldr	r2, [r7, #20]
 8002c3e:	621a      	str	r2, [r3, #32]
}
 8002c40:	46c0      	nop			@ (mov r8, r8)
 8002c42:	46bd      	mov	sp, r7
 8002c44:	b006      	add	sp, #24
 8002c46:	bd80      	pop	{r7, pc}

08002c48 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	b086      	sub	sp, #24
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	60f8      	str	r0, [r7, #12]
 8002c50:	60b9      	str	r1, [r7, #8]
 8002c52:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	6a1b      	ldr	r3, [r3, #32]
 8002c58:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	6a1b      	ldr	r3, [r3, #32]
 8002c5e:	2210      	movs	r2, #16
 8002c60:	4393      	bics	r3, r2
 8002c62:	001a      	movs	r2, r3
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	699b      	ldr	r3, [r3, #24]
 8002c6c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002c6e:	693b      	ldr	r3, [r7, #16]
 8002c70:	4a0d      	ldr	r2, [pc, #52]	@ (8002ca8 <TIM_TI2_ConfigInputStage+0x60>)
 8002c72:	4013      	ands	r3, r2
 8002c74:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	031b      	lsls	r3, r3, #12
 8002c7a:	693a      	ldr	r2, [r7, #16]
 8002c7c:	4313      	orrs	r3, r2
 8002c7e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002c80:	697b      	ldr	r3, [r7, #20]
 8002c82:	22a0      	movs	r2, #160	@ 0xa0
 8002c84:	4393      	bics	r3, r2
 8002c86:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002c88:	68bb      	ldr	r3, [r7, #8]
 8002c8a:	011b      	lsls	r3, r3, #4
 8002c8c:	697a      	ldr	r2, [r7, #20]
 8002c8e:	4313      	orrs	r3, r2
 8002c90:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	693a      	ldr	r2, [r7, #16]
 8002c96:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	697a      	ldr	r2, [r7, #20]
 8002c9c:	621a      	str	r2, [r3, #32]
}
 8002c9e:	46c0      	nop			@ (mov r8, r8)
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	b006      	add	sp, #24
 8002ca4:	bd80      	pop	{r7, pc}
 8002ca6:	46c0      	nop			@ (mov r8, r8)
 8002ca8:	ffff0fff 	.word	0xffff0fff

08002cac <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	b084      	sub	sp, #16
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	6078      	str	r0, [r7, #4]
 8002cb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	689b      	ldr	r3, [r3, #8]
 8002cba:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	4a08      	ldr	r2, [pc, #32]	@ (8002ce0 <TIM_ITRx_SetConfig+0x34>)
 8002cc0:	4013      	ands	r3, r2
 8002cc2:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002cc4:	683a      	ldr	r2, [r7, #0]
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	4313      	orrs	r3, r2
 8002cca:	2207      	movs	r2, #7
 8002ccc:	4313      	orrs	r3, r2
 8002cce:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	68fa      	ldr	r2, [r7, #12]
 8002cd4:	609a      	str	r2, [r3, #8]
}
 8002cd6:	46c0      	nop			@ (mov r8, r8)
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	b004      	add	sp, #16
 8002cdc:	bd80      	pop	{r7, pc}
 8002cde:	46c0      	nop			@ (mov r8, r8)
 8002ce0:	ffcfff8f 	.word	0xffcfff8f

08002ce4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b086      	sub	sp, #24
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	60f8      	str	r0, [r7, #12]
 8002cec:	60b9      	str	r1, [r7, #8]
 8002cee:	607a      	str	r2, [r7, #4]
 8002cf0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	689b      	ldr	r3, [r3, #8]
 8002cf6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002cf8:	697b      	ldr	r3, [r7, #20]
 8002cfa:	4a09      	ldr	r2, [pc, #36]	@ (8002d20 <TIM_ETR_SetConfig+0x3c>)
 8002cfc:	4013      	ands	r3, r2
 8002cfe:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002d00:	683b      	ldr	r3, [r7, #0]
 8002d02:	021a      	lsls	r2, r3, #8
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	431a      	orrs	r2, r3
 8002d08:	68bb      	ldr	r3, [r7, #8]
 8002d0a:	4313      	orrs	r3, r2
 8002d0c:	697a      	ldr	r2, [r7, #20]
 8002d0e:	4313      	orrs	r3, r2
 8002d10:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	697a      	ldr	r2, [r7, #20]
 8002d16:	609a      	str	r2, [r3, #8]
}
 8002d18:	46c0      	nop			@ (mov r8, r8)
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	b006      	add	sp, #24
 8002d1e:	bd80      	pop	{r7, pc}
 8002d20:	ffff00ff 	.word	0xffff00ff

08002d24 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b086      	sub	sp, #24
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	60f8      	str	r0, [r7, #12]
 8002d2c:	60b9      	str	r1, [r7, #8]
 8002d2e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002d30:	68bb      	ldr	r3, [r7, #8]
 8002d32:	221f      	movs	r2, #31
 8002d34:	4013      	ands	r3, r2
 8002d36:	2201      	movs	r2, #1
 8002d38:	409a      	lsls	r2, r3
 8002d3a:	0013      	movs	r3, r2
 8002d3c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	6a1b      	ldr	r3, [r3, #32]
 8002d42:	697a      	ldr	r2, [r7, #20]
 8002d44:	43d2      	mvns	r2, r2
 8002d46:	401a      	ands	r2, r3
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	6a1a      	ldr	r2, [r3, #32]
 8002d50:	68bb      	ldr	r3, [r7, #8]
 8002d52:	211f      	movs	r1, #31
 8002d54:	400b      	ands	r3, r1
 8002d56:	6879      	ldr	r1, [r7, #4]
 8002d58:	4099      	lsls	r1, r3
 8002d5a:	000b      	movs	r3, r1
 8002d5c:	431a      	orrs	r2, r3
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	621a      	str	r2, [r3, #32]
}
 8002d62:	46c0      	nop			@ (mov r8, r8)
 8002d64:	46bd      	mov	sp, r7
 8002d66:	b006      	add	sp, #24
 8002d68:	bd80      	pop	{r7, pc}
	...

08002d6c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	b084      	sub	sp, #16
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	6078      	str	r0, [r7, #4]
 8002d74:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	223c      	movs	r2, #60	@ 0x3c
 8002d7a:	5c9b      	ldrb	r3, [r3, r2]
 8002d7c:	2b01      	cmp	r3, #1
 8002d7e:	d101      	bne.n	8002d84 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002d80:	2302      	movs	r3, #2
 8002d82:	e04f      	b.n	8002e24 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	223c      	movs	r2, #60	@ 0x3c
 8002d88:	2101      	movs	r1, #1
 8002d8a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	223d      	movs	r2, #61	@ 0x3d
 8002d90:	2102      	movs	r1, #2
 8002d92:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	685b      	ldr	r3, [r3, #4]
 8002d9a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	689b      	ldr	r3, [r3, #8]
 8002da2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	4a20      	ldr	r2, [pc, #128]	@ (8002e2c <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 8002daa:	4293      	cmp	r3, r2
 8002dac:	d108      	bne.n	8002dc0 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	4a1f      	ldr	r2, [pc, #124]	@ (8002e30 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8002db2:	4013      	ands	r3, r2
 8002db4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002db6:	683b      	ldr	r3, [r7, #0]
 8002db8:	685b      	ldr	r3, [r3, #4]
 8002dba:	68fa      	ldr	r2, [r7, #12]
 8002dbc:	4313      	orrs	r3, r2
 8002dbe:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	2270      	movs	r2, #112	@ 0x70
 8002dc4:	4393      	bics	r3, r2
 8002dc6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002dc8:	683b      	ldr	r3, [r7, #0]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	68fa      	ldr	r2, [r7, #12]
 8002dce:	4313      	orrs	r3, r2
 8002dd0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	68fa      	ldr	r2, [r7, #12]
 8002dd8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	4a13      	ldr	r2, [pc, #76]	@ (8002e2c <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 8002de0:	4293      	cmp	r3, r2
 8002de2:	d009      	beq.n	8002df8 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	4a12      	ldr	r2, [pc, #72]	@ (8002e34 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8002dea:	4293      	cmp	r3, r2
 8002dec:	d004      	beq.n	8002df8 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	4a11      	ldr	r2, [pc, #68]	@ (8002e38 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8002df4:	4293      	cmp	r3, r2
 8002df6:	d10c      	bne.n	8002e12 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002df8:	68bb      	ldr	r3, [r7, #8]
 8002dfa:	2280      	movs	r2, #128	@ 0x80
 8002dfc:	4393      	bics	r3, r2
 8002dfe:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002e00:	683b      	ldr	r3, [r7, #0]
 8002e02:	689b      	ldr	r3, [r3, #8]
 8002e04:	68ba      	ldr	r2, [r7, #8]
 8002e06:	4313      	orrs	r3, r2
 8002e08:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	68ba      	ldr	r2, [r7, #8]
 8002e10:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	223d      	movs	r2, #61	@ 0x3d
 8002e16:	2101      	movs	r1, #1
 8002e18:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	223c      	movs	r2, #60	@ 0x3c
 8002e1e:	2100      	movs	r1, #0
 8002e20:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002e22:	2300      	movs	r3, #0
}
 8002e24:	0018      	movs	r0, r3
 8002e26:	46bd      	mov	sp, r7
 8002e28:	b004      	add	sp, #16
 8002e2a:	bd80      	pop	{r7, pc}
 8002e2c:	40012c00 	.word	0x40012c00
 8002e30:	ff0fffff 	.word	0xff0fffff
 8002e34:	40000400 	.word	0x40000400
 8002e38:	40014000 	.word	0x40014000

08002e3c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b082      	sub	sp, #8
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002e44:	46c0      	nop			@ (mov r8, r8)
 8002e46:	46bd      	mov	sp, r7
 8002e48:	b002      	add	sp, #8
 8002e4a:	bd80      	pop	{r7, pc}

08002e4c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b082      	sub	sp, #8
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002e54:	46c0      	nop			@ (mov r8, r8)
 8002e56:	46bd      	mov	sp, r7
 8002e58:	b002      	add	sp, #8
 8002e5a:	bd80      	pop	{r7, pc}

08002e5c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	b082      	sub	sp, #8
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8002e64:	46c0      	nop			@ (mov r8, r8)
 8002e66:	46bd      	mov	sp, r7
 8002e68:	b002      	add	sp, #8
 8002e6a:	bd80      	pop	{r7, pc}

08002e6c <memset>:
 8002e6c:	0003      	movs	r3, r0
 8002e6e:	1882      	adds	r2, r0, r2
 8002e70:	4293      	cmp	r3, r2
 8002e72:	d100      	bne.n	8002e76 <memset+0xa>
 8002e74:	4770      	bx	lr
 8002e76:	7019      	strb	r1, [r3, #0]
 8002e78:	3301      	adds	r3, #1
 8002e7a:	e7f9      	b.n	8002e70 <memset+0x4>

08002e7c <__libc_init_array>:
 8002e7c:	b570      	push	{r4, r5, r6, lr}
 8002e7e:	2600      	movs	r6, #0
 8002e80:	4c0c      	ldr	r4, [pc, #48]	@ (8002eb4 <__libc_init_array+0x38>)
 8002e82:	4d0d      	ldr	r5, [pc, #52]	@ (8002eb8 <__libc_init_array+0x3c>)
 8002e84:	1b64      	subs	r4, r4, r5
 8002e86:	10a4      	asrs	r4, r4, #2
 8002e88:	42a6      	cmp	r6, r4
 8002e8a:	d109      	bne.n	8002ea0 <__libc_init_array+0x24>
 8002e8c:	2600      	movs	r6, #0
 8002e8e:	f000 f819 	bl	8002ec4 <_init>
 8002e92:	4c0a      	ldr	r4, [pc, #40]	@ (8002ebc <__libc_init_array+0x40>)
 8002e94:	4d0a      	ldr	r5, [pc, #40]	@ (8002ec0 <__libc_init_array+0x44>)
 8002e96:	1b64      	subs	r4, r4, r5
 8002e98:	10a4      	asrs	r4, r4, #2
 8002e9a:	42a6      	cmp	r6, r4
 8002e9c:	d105      	bne.n	8002eaa <__libc_init_array+0x2e>
 8002e9e:	bd70      	pop	{r4, r5, r6, pc}
 8002ea0:	00b3      	lsls	r3, r6, #2
 8002ea2:	58eb      	ldr	r3, [r5, r3]
 8002ea4:	4798      	blx	r3
 8002ea6:	3601      	adds	r6, #1
 8002ea8:	e7ee      	b.n	8002e88 <__libc_init_array+0xc>
 8002eaa:	00b3      	lsls	r3, r6, #2
 8002eac:	58eb      	ldr	r3, [r5, r3]
 8002eae:	4798      	blx	r3
 8002eb0:	3601      	adds	r6, #1
 8002eb2:	e7f2      	b.n	8002e9a <__libc_init_array+0x1e>
 8002eb4:	08002f70 	.word	0x08002f70
 8002eb8:	08002f70 	.word	0x08002f70
 8002ebc:	08002f74 	.word	0x08002f74
 8002ec0:	08002f70 	.word	0x08002f70

08002ec4 <_init>:
 8002ec4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ec6:	46c0      	nop			@ (mov r8, r8)
 8002ec8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002eca:	bc08      	pop	{r3}
 8002ecc:	469e      	mov	lr, r3
 8002ece:	4770      	bx	lr

08002ed0 <_fini>:
 8002ed0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ed2:	46c0      	nop			@ (mov r8, r8)
 8002ed4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002ed6:	bc08      	pop	{r3}
 8002ed8:	469e      	mov	lr, r3
 8002eda:	4770      	bx	lr
