<stg><name>readVec2Stream<float, 4u>.2</name>


<trans_list>

<trans id="312" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="18" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:2 %p_in_offset_read = read i4 @_ssdm_op_Read.ap_fifo.i4P0A, i4 %p_in_offset

]]></Node>
<StgValue><ssdm name="p_in_offset_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="4">
<![CDATA[
entry:3 %p_in_offset_cast_i = zext i4 %p_in_offset_read

]]></Node>
<StgValue><ssdm name="p_in_offset_cast_i"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:5 %W_0_addr = getelementptr i32 %W_0, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_0_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="4">
<![CDATA[
entry:6 %W_0_load = load i4 %W_0_addr

]]></Node>
<StgValue><ssdm name="W_0_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:7 %W_1_addr = getelementptr i32 %W_1, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_1_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="4">
<![CDATA[
entry:8 %W_1_load = load i4 %W_1_addr

]]></Node>
<StgValue><ssdm name="W_1_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:9 %W_2_addr = getelementptr i32 %W_2, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_2_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="4">
<![CDATA[
entry:10 %W_2_load = load i4 %W_2_addr

]]></Node>
<StgValue><ssdm name="W_2_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:11 %W_3_addr = getelementptr i32 %W_3, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_3_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="4">
<![CDATA[
entry:12 %W_3_load = load i4 %W_3_addr

]]></Node>
<StgValue><ssdm name="W_3_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="28" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="4">
<![CDATA[
entry:6 %W_0_load = load i4 %W_0_addr

]]></Node>
<StgValue><ssdm name="W_0_load"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="4">
<![CDATA[
entry:8 %W_1_load = load i4 %W_1_addr

]]></Node>
<StgValue><ssdm name="W_1_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="4">
<![CDATA[
entry:10 %W_2_load = load i4 %W_2_addr

]]></Node>
<StgValue><ssdm name="W_2_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="4">
<![CDATA[
entry:12 %W_3_load = load i4 %W_3_addr

]]></Node>
<StgValue><ssdm name="W_3_load"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32">
<![CDATA[
entry:13 %bitcast_ln123 = bitcast i32 %W_0_load

]]></Node>
<StgValue><ssdm name="bitcast_ln123"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32">
<![CDATA[
entry:14 %bitcast_ln123_253 = bitcast i32 %W_1_load

]]></Node>
<StgValue><ssdm name="bitcast_ln123_253"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32">
<![CDATA[
entry:15 %bitcast_ln123_254 = bitcast i32 %W_2_load

]]></Node>
<StgValue><ssdm name="bitcast_ln123_254"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32">
<![CDATA[
entry:16 %bitcast_ln123_255 = bitcast i32 %W_3_load

]]></Node>
<StgValue><ssdm name="bitcast_ln123_255"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
entry:17 %p_Result_3_i = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln123_255, i32 %bitcast_ln123_254, i32 %bitcast_ln123_253, i32 %bitcast_ln123

]]></Node>
<StgValue><ssdm name="p_Result_3_i"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:18 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %str_in12, i128 %p_Result_3_i

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:19 %W_4_addr = getelementptr i32 %W_4, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_4_addr"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="4">
<![CDATA[
entry:20 %W_4_load = load i4 %W_4_addr

]]></Node>
<StgValue><ssdm name="W_4_load"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:21 %W_5_addr = getelementptr i32 %W_5, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_5_addr"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="4">
<![CDATA[
entry:22 %W_5_load = load i4 %W_5_addr

]]></Node>
<StgValue><ssdm name="W_5_load"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:23 %W_6_addr = getelementptr i32 %W_6, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_6_addr"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="4">
<![CDATA[
entry:24 %W_6_load = load i4 %W_6_addr

]]></Node>
<StgValue><ssdm name="W_6_load"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:25 %W_7_addr = getelementptr i32 %W_7, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_7_addr"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="4">
<![CDATA[
entry:26 %W_7_load = load i4 %W_7_addr

]]></Node>
<StgValue><ssdm name="W_7_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="46" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="4">
<![CDATA[
entry:20 %W_4_load = load i4 %W_4_addr

]]></Node>
<StgValue><ssdm name="W_4_load"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="4">
<![CDATA[
entry:22 %W_5_load = load i4 %W_5_addr

]]></Node>
<StgValue><ssdm name="W_5_load"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="4">
<![CDATA[
entry:24 %W_6_load = load i4 %W_6_addr

]]></Node>
<StgValue><ssdm name="W_6_load"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="4">
<![CDATA[
entry:26 %W_7_load = load i4 %W_7_addr

]]></Node>
<StgValue><ssdm name="W_7_load"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32">
<![CDATA[
entry:27 %bitcast_ln123_256 = bitcast i32 %W_4_load

]]></Node>
<StgValue><ssdm name="bitcast_ln123_256"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32">
<![CDATA[
entry:28 %bitcast_ln123_257 = bitcast i32 %W_5_load

]]></Node>
<StgValue><ssdm name="bitcast_ln123_257"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32">
<![CDATA[
entry:29 %bitcast_ln123_258 = bitcast i32 %W_6_load

]]></Node>
<StgValue><ssdm name="bitcast_ln123_258"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32">
<![CDATA[
entry:30 %bitcast_ln123_259 = bitcast i32 %W_7_load

]]></Node>
<StgValue><ssdm name="bitcast_ln123_259"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
entry:31 %p_Result_3_1_i = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln123_259, i32 %bitcast_ln123_258, i32 %bitcast_ln123_257, i32 %bitcast_ln123_256

]]></Node>
<StgValue><ssdm name="p_Result_3_1_i"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="0">
<![CDATA[
entry:32 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %str_in12, i128 %p_Result_3_1_i

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:33 %W_8_addr = getelementptr i32 %W_8, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_8_addr"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="4">
<![CDATA[
entry:34 %W_8_load = load i4 %W_8_addr

]]></Node>
<StgValue><ssdm name="W_8_load"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:35 %W_9_addr = getelementptr i32 %W_9, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_9_addr"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="4">
<![CDATA[
entry:36 %W_9_load = load i4 %W_9_addr

]]></Node>
<StgValue><ssdm name="W_9_load"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:37 %W_10_addr = getelementptr i32 %W_10, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_10_addr"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="4">
<![CDATA[
entry:38 %W_10_load = load i4 %W_10_addr

]]></Node>
<StgValue><ssdm name="W_10_load"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:39 %W_11_addr = getelementptr i32 %W_11, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_11_addr"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="4">
<![CDATA[
entry:40 %W_11_load = load i4 %W_11_addr

]]></Node>
<StgValue><ssdm name="W_11_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="64" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="4">
<![CDATA[
entry:34 %W_8_load = load i4 %W_8_addr

]]></Node>
<StgValue><ssdm name="W_8_load"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="4">
<![CDATA[
entry:36 %W_9_load = load i4 %W_9_addr

]]></Node>
<StgValue><ssdm name="W_9_load"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="4">
<![CDATA[
entry:38 %W_10_load = load i4 %W_10_addr

]]></Node>
<StgValue><ssdm name="W_10_load"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="4">
<![CDATA[
entry:40 %W_11_load = load i4 %W_11_addr

]]></Node>
<StgValue><ssdm name="W_11_load"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32">
<![CDATA[
entry:41 %bitcast_ln123_260 = bitcast i32 %W_8_load

]]></Node>
<StgValue><ssdm name="bitcast_ln123_260"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32">
<![CDATA[
entry:42 %bitcast_ln123_261 = bitcast i32 %W_9_load

]]></Node>
<StgValue><ssdm name="bitcast_ln123_261"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32">
<![CDATA[
entry:43 %bitcast_ln123_262 = bitcast i32 %W_10_load

]]></Node>
<StgValue><ssdm name="bitcast_ln123_262"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32">
<![CDATA[
entry:44 %bitcast_ln123_263 = bitcast i32 %W_11_load

]]></Node>
<StgValue><ssdm name="bitcast_ln123_263"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
entry:45 %p_Result_3_2_i = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln123_263, i32 %bitcast_ln123_262, i32 %bitcast_ln123_261, i32 %bitcast_ln123_260

]]></Node>
<StgValue><ssdm name="p_Result_3_2_i"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="0">
<![CDATA[
entry:46 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %str_in12, i128 %p_Result_3_2_i

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:47 %W_12_addr = getelementptr i32 %W_12, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_12_addr"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="4">
<![CDATA[
entry:48 %W_12_load = load i4 %W_12_addr

]]></Node>
<StgValue><ssdm name="W_12_load"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:49 %W_13_addr = getelementptr i32 %W_13, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_13_addr"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="4">
<![CDATA[
entry:50 %W_13_load = load i4 %W_13_addr

]]></Node>
<StgValue><ssdm name="W_13_load"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:51 %W_14_addr = getelementptr i32 %W_14, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_14_addr"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="4">
<![CDATA[
entry:52 %W_14_load = load i4 %W_14_addr

]]></Node>
<StgValue><ssdm name="W_14_load"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:53 %W_15_addr = getelementptr i32 %W_15, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_15_addr"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="4">
<![CDATA[
entry:54 %W_15_load = load i4 %W_15_addr

]]></Node>
<StgValue><ssdm name="W_15_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="82" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="4">
<![CDATA[
entry:48 %W_12_load = load i4 %W_12_addr

]]></Node>
<StgValue><ssdm name="W_12_load"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="4">
<![CDATA[
entry:50 %W_13_load = load i4 %W_13_addr

]]></Node>
<StgValue><ssdm name="W_13_load"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="4">
<![CDATA[
entry:52 %W_14_load = load i4 %W_14_addr

]]></Node>
<StgValue><ssdm name="W_14_load"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="4">
<![CDATA[
entry:54 %W_15_load = load i4 %W_15_addr

]]></Node>
<StgValue><ssdm name="W_15_load"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32">
<![CDATA[
entry:55 %bitcast_ln123_264 = bitcast i32 %W_12_load

]]></Node>
<StgValue><ssdm name="bitcast_ln123_264"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32">
<![CDATA[
entry:56 %bitcast_ln123_265 = bitcast i32 %W_13_load

]]></Node>
<StgValue><ssdm name="bitcast_ln123_265"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32">
<![CDATA[
entry:57 %bitcast_ln123_266 = bitcast i32 %W_14_load

]]></Node>
<StgValue><ssdm name="bitcast_ln123_266"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32">
<![CDATA[
entry:58 %bitcast_ln123_267 = bitcast i32 %W_15_load

]]></Node>
<StgValue><ssdm name="bitcast_ln123_267"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
entry:59 %p_Result_3_3_i = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln123_267, i32 %bitcast_ln123_266, i32 %bitcast_ln123_265, i32 %bitcast_ln123_264

]]></Node>
<StgValue><ssdm name="p_Result_3_3_i"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="0">
<![CDATA[
entry:60 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %str_in12, i128 %p_Result_3_3_i

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:61 %W_16_addr = getelementptr i32 %W_16, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_16_addr"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="4">
<![CDATA[
entry:62 %W_16_load = load i4 %W_16_addr

]]></Node>
<StgValue><ssdm name="W_16_load"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:63 %W_17_addr = getelementptr i32 %W_17, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_17_addr"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="4">
<![CDATA[
entry:64 %W_17_load = load i4 %W_17_addr

]]></Node>
<StgValue><ssdm name="W_17_load"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:65 %W_18_addr = getelementptr i32 %W_18, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_18_addr"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="4">
<![CDATA[
entry:66 %W_18_load = load i4 %W_18_addr

]]></Node>
<StgValue><ssdm name="W_18_load"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:67 %W_19_addr = getelementptr i32 %W_19, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_19_addr"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="4">
<![CDATA[
entry:68 %W_19_load = load i4 %W_19_addr

]]></Node>
<StgValue><ssdm name="W_19_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="100" st_id="6" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="4">
<![CDATA[
entry:62 %W_16_load = load i4 %W_16_addr

]]></Node>
<StgValue><ssdm name="W_16_load"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="4">
<![CDATA[
entry:64 %W_17_load = load i4 %W_17_addr

]]></Node>
<StgValue><ssdm name="W_17_load"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="4">
<![CDATA[
entry:66 %W_18_load = load i4 %W_18_addr

]]></Node>
<StgValue><ssdm name="W_18_load"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="4">
<![CDATA[
entry:68 %W_19_load = load i4 %W_19_addr

]]></Node>
<StgValue><ssdm name="W_19_load"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32">
<![CDATA[
entry:69 %bitcast_ln123_268 = bitcast i32 %W_16_load

]]></Node>
<StgValue><ssdm name="bitcast_ln123_268"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32">
<![CDATA[
entry:70 %bitcast_ln123_269 = bitcast i32 %W_17_load

]]></Node>
<StgValue><ssdm name="bitcast_ln123_269"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32">
<![CDATA[
entry:71 %bitcast_ln123_270 = bitcast i32 %W_18_load

]]></Node>
<StgValue><ssdm name="bitcast_ln123_270"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32">
<![CDATA[
entry:72 %bitcast_ln123_271 = bitcast i32 %W_19_load

]]></Node>
<StgValue><ssdm name="bitcast_ln123_271"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
entry:73 %p_Result_3_4_i = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln123_271, i32 %bitcast_ln123_270, i32 %bitcast_ln123_269, i32 %bitcast_ln123_268

]]></Node>
<StgValue><ssdm name="p_Result_3_4_i"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="0">
<![CDATA[
entry:74 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %str_in12, i128 %p_Result_3_4_i

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:75 %W_20_addr = getelementptr i32 %W_20, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_20_addr"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="4">
<![CDATA[
entry:76 %W_20_load = load i4 %W_20_addr

]]></Node>
<StgValue><ssdm name="W_20_load"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:77 %W_21_addr = getelementptr i32 %W_21, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_21_addr"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="4">
<![CDATA[
entry:78 %W_21_load = load i4 %W_21_addr

]]></Node>
<StgValue><ssdm name="W_21_load"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:79 %W_22_addr = getelementptr i32 %W_22, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_22_addr"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="4">
<![CDATA[
entry:80 %W_22_load = load i4 %W_22_addr

]]></Node>
<StgValue><ssdm name="W_22_load"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:81 %W_23_addr = getelementptr i32 %W_23, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_23_addr"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="4">
<![CDATA[
entry:82 %W_23_load = load i4 %W_23_addr

]]></Node>
<StgValue><ssdm name="W_23_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="118" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="4">
<![CDATA[
entry:76 %W_20_load = load i4 %W_20_addr

]]></Node>
<StgValue><ssdm name="W_20_load"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="4">
<![CDATA[
entry:78 %W_21_load = load i4 %W_21_addr

]]></Node>
<StgValue><ssdm name="W_21_load"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="4">
<![CDATA[
entry:80 %W_22_load = load i4 %W_22_addr

]]></Node>
<StgValue><ssdm name="W_22_load"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="4">
<![CDATA[
entry:82 %W_23_load = load i4 %W_23_addr

]]></Node>
<StgValue><ssdm name="W_23_load"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32">
<![CDATA[
entry:83 %bitcast_ln123_272 = bitcast i32 %W_20_load

]]></Node>
<StgValue><ssdm name="bitcast_ln123_272"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32">
<![CDATA[
entry:84 %bitcast_ln123_273 = bitcast i32 %W_21_load

]]></Node>
<StgValue><ssdm name="bitcast_ln123_273"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32">
<![CDATA[
entry:85 %bitcast_ln123_274 = bitcast i32 %W_22_load

]]></Node>
<StgValue><ssdm name="bitcast_ln123_274"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32">
<![CDATA[
entry:86 %bitcast_ln123_275 = bitcast i32 %W_23_load

]]></Node>
<StgValue><ssdm name="bitcast_ln123_275"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
entry:87 %p_Result_3_5_i = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln123_275, i32 %bitcast_ln123_274, i32 %bitcast_ln123_273, i32 %bitcast_ln123_272

]]></Node>
<StgValue><ssdm name="p_Result_3_5_i"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="0">
<![CDATA[
entry:88 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %str_in12, i128 %p_Result_3_5_i

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:89 %W_24_addr = getelementptr i32 %W_24, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_24_addr"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="4">
<![CDATA[
entry:90 %W_24_load = load i4 %W_24_addr

]]></Node>
<StgValue><ssdm name="W_24_load"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:91 %W_25_addr = getelementptr i32 %W_25, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_25_addr"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="4">
<![CDATA[
entry:92 %W_25_load = load i4 %W_25_addr

]]></Node>
<StgValue><ssdm name="W_25_load"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:93 %W_26_addr = getelementptr i32 %W_26, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_26_addr"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="4">
<![CDATA[
entry:94 %W_26_load = load i4 %W_26_addr

]]></Node>
<StgValue><ssdm name="W_26_load"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:95 %W_27_addr = getelementptr i32 %W_27, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_27_addr"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="4">
<![CDATA[
entry:96 %W_27_load = load i4 %W_27_addr

]]></Node>
<StgValue><ssdm name="W_27_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="136" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="4">
<![CDATA[
entry:90 %W_24_load = load i4 %W_24_addr

]]></Node>
<StgValue><ssdm name="W_24_load"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="4">
<![CDATA[
entry:92 %W_25_load = load i4 %W_25_addr

]]></Node>
<StgValue><ssdm name="W_25_load"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="4">
<![CDATA[
entry:94 %W_26_load = load i4 %W_26_addr

]]></Node>
<StgValue><ssdm name="W_26_load"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="4">
<![CDATA[
entry:96 %W_27_load = load i4 %W_27_addr

]]></Node>
<StgValue><ssdm name="W_27_load"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32">
<![CDATA[
entry:97 %bitcast_ln123_276 = bitcast i32 %W_24_load

]]></Node>
<StgValue><ssdm name="bitcast_ln123_276"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32">
<![CDATA[
entry:98 %bitcast_ln123_277 = bitcast i32 %W_25_load

]]></Node>
<StgValue><ssdm name="bitcast_ln123_277"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32">
<![CDATA[
entry:99 %bitcast_ln123_278 = bitcast i32 %W_26_load

]]></Node>
<StgValue><ssdm name="bitcast_ln123_278"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32">
<![CDATA[
entry:100 %bitcast_ln123_279 = bitcast i32 %W_27_load

]]></Node>
<StgValue><ssdm name="bitcast_ln123_279"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
entry:101 %p_Result_3_6_i = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln123_279, i32 %bitcast_ln123_278, i32 %bitcast_ln123_277, i32 %bitcast_ln123_276

]]></Node>
<StgValue><ssdm name="p_Result_3_6_i"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="0">
<![CDATA[
entry:102 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %str_in12, i128 %p_Result_3_6_i

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:103 %W_28_addr = getelementptr i32 %W_28, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_28_addr"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="4">
<![CDATA[
entry:104 %W_28_load = load i4 %W_28_addr

]]></Node>
<StgValue><ssdm name="W_28_load"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:105 %W_29_addr = getelementptr i32 %W_29, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_29_addr"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="4">
<![CDATA[
entry:106 %W_29_load = load i4 %W_29_addr

]]></Node>
<StgValue><ssdm name="W_29_load"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:107 %W_30_addr = getelementptr i32 %W_30, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_30_addr"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="4">
<![CDATA[
entry:108 %W_30_load = load i4 %W_30_addr

]]></Node>
<StgValue><ssdm name="W_30_load"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:109 %W_31_addr = getelementptr i32 %W_31, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_31_addr"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="4">
<![CDATA[
entry:110 %W_31_load = load i4 %W_31_addr

]]></Node>
<StgValue><ssdm name="W_31_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="154" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="4">
<![CDATA[
entry:104 %W_28_load = load i4 %W_28_addr

]]></Node>
<StgValue><ssdm name="W_28_load"/></StgValue>
</operation>

<operation id="155" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="4">
<![CDATA[
entry:106 %W_29_load = load i4 %W_29_addr

]]></Node>
<StgValue><ssdm name="W_29_load"/></StgValue>
</operation>

<operation id="156" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="4">
<![CDATA[
entry:108 %W_30_load = load i4 %W_30_addr

]]></Node>
<StgValue><ssdm name="W_30_load"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="4">
<![CDATA[
entry:110 %W_31_load = load i4 %W_31_addr

]]></Node>
<StgValue><ssdm name="W_31_load"/></StgValue>
</operation>

<operation id="158" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32">
<![CDATA[
entry:111 %bitcast_ln123_280 = bitcast i32 %W_28_load

]]></Node>
<StgValue><ssdm name="bitcast_ln123_280"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32">
<![CDATA[
entry:112 %bitcast_ln123_281 = bitcast i32 %W_29_load

]]></Node>
<StgValue><ssdm name="bitcast_ln123_281"/></StgValue>
</operation>

<operation id="160" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32">
<![CDATA[
entry:113 %bitcast_ln123_282 = bitcast i32 %W_30_load

]]></Node>
<StgValue><ssdm name="bitcast_ln123_282"/></StgValue>
</operation>

<operation id="161" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32">
<![CDATA[
entry:114 %bitcast_ln123_283 = bitcast i32 %W_31_load

]]></Node>
<StgValue><ssdm name="bitcast_ln123_283"/></StgValue>
</operation>

<operation id="162" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
entry:115 %p_Result_3_7_i = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln123_283, i32 %bitcast_ln123_282, i32 %bitcast_ln123_281, i32 %bitcast_ln123_280

]]></Node>
<StgValue><ssdm name="p_Result_3_7_i"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="0">
<![CDATA[
entry:116 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %str_in12, i128 %p_Result_3_7_i

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="164" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:117 %W_32_addr = getelementptr i32 %W_32, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_32_addr"/></StgValue>
</operation>

<operation id="165" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="4">
<![CDATA[
entry:118 %W_32_load = load i4 %W_32_addr

]]></Node>
<StgValue><ssdm name="W_32_load"/></StgValue>
</operation>

<operation id="166" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:119 %W_33_addr = getelementptr i32 %W_33, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_33_addr"/></StgValue>
</operation>

<operation id="167" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="4">
<![CDATA[
entry:120 %W_33_load = load i4 %W_33_addr

]]></Node>
<StgValue><ssdm name="W_33_load"/></StgValue>
</operation>

<operation id="168" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:121 %W_34_addr = getelementptr i32 %W_34, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_34_addr"/></StgValue>
</operation>

<operation id="169" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="4">
<![CDATA[
entry:122 %W_34_load = load i4 %W_34_addr

]]></Node>
<StgValue><ssdm name="W_34_load"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:123 %W_35_addr = getelementptr i32 %W_35, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_35_addr"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="4">
<![CDATA[
entry:124 %W_35_load = load i4 %W_35_addr

]]></Node>
<StgValue><ssdm name="W_35_load"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="172" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="4">
<![CDATA[
entry:118 %W_32_load = load i4 %W_32_addr

]]></Node>
<StgValue><ssdm name="W_32_load"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="4">
<![CDATA[
entry:120 %W_33_load = load i4 %W_33_addr

]]></Node>
<StgValue><ssdm name="W_33_load"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="4">
<![CDATA[
entry:122 %W_34_load = load i4 %W_34_addr

]]></Node>
<StgValue><ssdm name="W_34_load"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="4">
<![CDATA[
entry:124 %W_35_load = load i4 %W_35_addr

]]></Node>
<StgValue><ssdm name="W_35_load"/></StgValue>
</operation>

<operation id="176" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32">
<![CDATA[
entry:125 %bitcast_ln123_284 = bitcast i32 %W_32_load

]]></Node>
<StgValue><ssdm name="bitcast_ln123_284"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32">
<![CDATA[
entry:126 %bitcast_ln123_285 = bitcast i32 %W_33_load

]]></Node>
<StgValue><ssdm name="bitcast_ln123_285"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32">
<![CDATA[
entry:127 %bitcast_ln123_286 = bitcast i32 %W_34_load

]]></Node>
<StgValue><ssdm name="bitcast_ln123_286"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32">
<![CDATA[
entry:128 %bitcast_ln123_287 = bitcast i32 %W_35_load

]]></Node>
<StgValue><ssdm name="bitcast_ln123_287"/></StgValue>
</operation>

<operation id="180" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
entry:129 %p_Result_3_8_i = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln123_287, i32 %bitcast_ln123_286, i32 %bitcast_ln123_285, i32 %bitcast_ln123_284

]]></Node>
<StgValue><ssdm name="p_Result_3_8_i"/></StgValue>
</operation>

<operation id="181" st_id="10" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="0">
<![CDATA[
entry:130 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %str_in12, i128 %p_Result_3_8_i

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="182" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:131 %W_36_addr = getelementptr i32 %W_36, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_36_addr"/></StgValue>
</operation>

<operation id="183" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="4">
<![CDATA[
entry:132 %W_36_load = load i4 %W_36_addr

]]></Node>
<StgValue><ssdm name="W_36_load"/></StgValue>
</operation>

<operation id="184" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:133 %W_37_addr = getelementptr i32 %W_37, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_37_addr"/></StgValue>
</operation>

<operation id="185" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="4">
<![CDATA[
entry:134 %W_37_load = load i4 %W_37_addr

]]></Node>
<StgValue><ssdm name="W_37_load"/></StgValue>
</operation>

<operation id="186" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:135 %W_38_addr = getelementptr i32 %W_38, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_38_addr"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="4">
<![CDATA[
entry:136 %W_38_load = load i4 %W_38_addr

]]></Node>
<StgValue><ssdm name="W_38_load"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:137 %W_39_addr = getelementptr i32 %W_39, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_39_addr"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="4">
<![CDATA[
entry:138 %W_39_load = load i4 %W_39_addr

]]></Node>
<StgValue><ssdm name="W_39_load"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="190" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="4">
<![CDATA[
entry:132 %W_36_load = load i4 %W_36_addr

]]></Node>
<StgValue><ssdm name="W_36_load"/></StgValue>
</operation>

<operation id="191" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="4">
<![CDATA[
entry:134 %W_37_load = load i4 %W_37_addr

]]></Node>
<StgValue><ssdm name="W_37_load"/></StgValue>
</operation>

<operation id="192" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="4">
<![CDATA[
entry:136 %W_38_load = load i4 %W_38_addr

]]></Node>
<StgValue><ssdm name="W_38_load"/></StgValue>
</operation>

<operation id="193" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="4">
<![CDATA[
entry:138 %W_39_load = load i4 %W_39_addr

]]></Node>
<StgValue><ssdm name="W_39_load"/></StgValue>
</operation>

<operation id="194" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32">
<![CDATA[
entry:139 %bitcast_ln123_288 = bitcast i32 %W_36_load

]]></Node>
<StgValue><ssdm name="bitcast_ln123_288"/></StgValue>
</operation>

<operation id="195" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32">
<![CDATA[
entry:140 %bitcast_ln123_289 = bitcast i32 %W_37_load

]]></Node>
<StgValue><ssdm name="bitcast_ln123_289"/></StgValue>
</operation>

<operation id="196" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32">
<![CDATA[
entry:141 %bitcast_ln123_290 = bitcast i32 %W_38_load

]]></Node>
<StgValue><ssdm name="bitcast_ln123_290"/></StgValue>
</operation>

<operation id="197" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32">
<![CDATA[
entry:142 %bitcast_ln123_291 = bitcast i32 %W_39_load

]]></Node>
<StgValue><ssdm name="bitcast_ln123_291"/></StgValue>
</operation>

<operation id="198" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
entry:143 %p_Result_3_9_i = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln123_291, i32 %bitcast_ln123_290, i32 %bitcast_ln123_289, i32 %bitcast_ln123_288

]]></Node>
<StgValue><ssdm name="p_Result_3_9_i"/></StgValue>
</operation>

<operation id="199" st_id="11" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="0">
<![CDATA[
entry:144 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %str_in12, i128 %p_Result_3_9_i

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="200" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:145 %W_40_addr = getelementptr i32 %W_40, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_40_addr"/></StgValue>
</operation>

<operation id="201" st_id="11" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="4">
<![CDATA[
entry:146 %W_40_load = load i4 %W_40_addr

]]></Node>
<StgValue><ssdm name="W_40_load"/></StgValue>
</operation>

<operation id="202" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:147 %W_41_addr = getelementptr i32 %W_41, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_41_addr"/></StgValue>
</operation>

<operation id="203" st_id="11" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="4">
<![CDATA[
entry:148 %W_41_load = load i4 %W_41_addr

]]></Node>
<StgValue><ssdm name="W_41_load"/></StgValue>
</operation>

<operation id="204" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:149 %W_42_addr = getelementptr i32 %W_42, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_42_addr"/></StgValue>
</operation>

<operation id="205" st_id="11" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="4">
<![CDATA[
entry:150 %W_42_load = load i4 %W_42_addr

]]></Node>
<StgValue><ssdm name="W_42_load"/></StgValue>
</operation>

<operation id="206" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:151 %W_43_addr = getelementptr i32 %W_43, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_43_addr"/></StgValue>
</operation>

<operation id="207" st_id="11" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="4">
<![CDATA[
entry:152 %W_43_load = load i4 %W_43_addr

]]></Node>
<StgValue><ssdm name="W_43_load"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="208" st_id="12" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="4">
<![CDATA[
entry:146 %W_40_load = load i4 %W_40_addr

]]></Node>
<StgValue><ssdm name="W_40_load"/></StgValue>
</operation>

<operation id="209" st_id="12" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="4">
<![CDATA[
entry:148 %W_41_load = load i4 %W_41_addr

]]></Node>
<StgValue><ssdm name="W_41_load"/></StgValue>
</operation>

<operation id="210" st_id="12" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="4">
<![CDATA[
entry:150 %W_42_load = load i4 %W_42_addr

]]></Node>
<StgValue><ssdm name="W_42_load"/></StgValue>
</operation>

<operation id="211" st_id="12" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="4">
<![CDATA[
entry:152 %W_43_load = load i4 %W_43_addr

]]></Node>
<StgValue><ssdm name="W_43_load"/></StgValue>
</operation>

<operation id="212" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32">
<![CDATA[
entry:153 %bitcast_ln123_292 = bitcast i32 %W_40_load

]]></Node>
<StgValue><ssdm name="bitcast_ln123_292"/></StgValue>
</operation>

<operation id="213" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32">
<![CDATA[
entry:154 %bitcast_ln123_293 = bitcast i32 %W_41_load

]]></Node>
<StgValue><ssdm name="bitcast_ln123_293"/></StgValue>
</operation>

<operation id="214" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32">
<![CDATA[
entry:155 %bitcast_ln123_294 = bitcast i32 %W_42_load

]]></Node>
<StgValue><ssdm name="bitcast_ln123_294"/></StgValue>
</operation>

<operation id="215" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32">
<![CDATA[
entry:156 %bitcast_ln123_295 = bitcast i32 %W_43_load

]]></Node>
<StgValue><ssdm name="bitcast_ln123_295"/></StgValue>
</operation>

<operation id="216" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
entry:157 %p_Result_3_10_i = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln123_295, i32 %bitcast_ln123_294, i32 %bitcast_ln123_293, i32 %bitcast_ln123_292

]]></Node>
<StgValue><ssdm name="p_Result_3_10_i"/></StgValue>
</operation>

<operation id="217" st_id="12" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="0">
<![CDATA[
entry:158 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %str_in12, i128 %p_Result_3_10_i

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="218" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:159 %W_44_addr = getelementptr i32 %W_44, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_44_addr"/></StgValue>
</operation>

<operation id="219" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="4">
<![CDATA[
entry:160 %W_44_load = load i4 %W_44_addr

]]></Node>
<StgValue><ssdm name="W_44_load"/></StgValue>
</operation>

<operation id="220" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:161 %W_45_addr = getelementptr i32 %W_45, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_45_addr"/></StgValue>
</operation>

<operation id="221" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="4">
<![CDATA[
entry:162 %W_45_load = load i4 %W_45_addr

]]></Node>
<StgValue><ssdm name="W_45_load"/></StgValue>
</operation>

<operation id="222" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:163 %W_46_addr = getelementptr i32 %W_46, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_46_addr"/></StgValue>
</operation>

<operation id="223" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="4">
<![CDATA[
entry:164 %W_46_load = load i4 %W_46_addr

]]></Node>
<StgValue><ssdm name="W_46_load"/></StgValue>
</operation>

<operation id="224" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:165 %W_47_addr = getelementptr i32 %W_47, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_47_addr"/></StgValue>
</operation>

<operation id="225" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="4">
<![CDATA[
entry:166 %W_47_load = load i4 %W_47_addr

]]></Node>
<StgValue><ssdm name="W_47_load"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="226" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="4">
<![CDATA[
entry:160 %W_44_load = load i4 %W_44_addr

]]></Node>
<StgValue><ssdm name="W_44_load"/></StgValue>
</operation>

<operation id="227" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="4">
<![CDATA[
entry:162 %W_45_load = load i4 %W_45_addr

]]></Node>
<StgValue><ssdm name="W_45_load"/></StgValue>
</operation>

<operation id="228" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="4">
<![CDATA[
entry:164 %W_46_load = load i4 %W_46_addr

]]></Node>
<StgValue><ssdm name="W_46_load"/></StgValue>
</operation>

<operation id="229" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="4">
<![CDATA[
entry:166 %W_47_load = load i4 %W_47_addr

]]></Node>
<StgValue><ssdm name="W_47_load"/></StgValue>
</operation>

<operation id="230" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32">
<![CDATA[
entry:167 %bitcast_ln123_296 = bitcast i32 %W_44_load

]]></Node>
<StgValue><ssdm name="bitcast_ln123_296"/></StgValue>
</operation>

<operation id="231" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32">
<![CDATA[
entry:168 %bitcast_ln123_297 = bitcast i32 %W_45_load

]]></Node>
<StgValue><ssdm name="bitcast_ln123_297"/></StgValue>
</operation>

<operation id="232" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32">
<![CDATA[
entry:169 %bitcast_ln123_298 = bitcast i32 %W_46_load

]]></Node>
<StgValue><ssdm name="bitcast_ln123_298"/></StgValue>
</operation>

<operation id="233" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32">
<![CDATA[
entry:170 %bitcast_ln123_299 = bitcast i32 %W_47_load

]]></Node>
<StgValue><ssdm name="bitcast_ln123_299"/></StgValue>
</operation>

<operation id="234" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
entry:171 %p_Result_3_11_i = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln123_299, i32 %bitcast_ln123_298, i32 %bitcast_ln123_297, i32 %bitcast_ln123_296

]]></Node>
<StgValue><ssdm name="p_Result_3_11_i"/></StgValue>
</operation>

<operation id="235" st_id="13" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="0">
<![CDATA[
entry:172 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %str_in12, i128 %p_Result_3_11_i

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="236" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:173 %W_48_addr = getelementptr i32 %W_48, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_48_addr"/></StgValue>
</operation>

<operation id="237" st_id="13" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="4">
<![CDATA[
entry:174 %W_48_load = load i4 %W_48_addr

]]></Node>
<StgValue><ssdm name="W_48_load"/></StgValue>
</operation>

<operation id="238" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:175 %W_49_addr = getelementptr i32 %W_49, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_49_addr"/></StgValue>
</operation>

<operation id="239" st_id="13" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="4">
<![CDATA[
entry:176 %W_49_load = load i4 %W_49_addr

]]></Node>
<StgValue><ssdm name="W_49_load"/></StgValue>
</operation>

<operation id="240" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:177 %W_50_addr = getelementptr i32 %W_50, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_50_addr"/></StgValue>
</operation>

<operation id="241" st_id="13" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="4">
<![CDATA[
entry:178 %W_50_load = load i4 %W_50_addr

]]></Node>
<StgValue><ssdm name="W_50_load"/></StgValue>
</operation>

<operation id="242" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:179 %W_51_addr = getelementptr i32 %W_51, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_51_addr"/></StgValue>
</operation>

<operation id="243" st_id="13" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="4">
<![CDATA[
entry:180 %W_51_load = load i4 %W_51_addr

]]></Node>
<StgValue><ssdm name="W_51_load"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="244" st_id="14" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="4">
<![CDATA[
entry:174 %W_48_load = load i4 %W_48_addr

]]></Node>
<StgValue><ssdm name="W_48_load"/></StgValue>
</operation>

<operation id="245" st_id="14" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="4">
<![CDATA[
entry:176 %W_49_load = load i4 %W_49_addr

]]></Node>
<StgValue><ssdm name="W_49_load"/></StgValue>
</operation>

<operation id="246" st_id="14" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="4">
<![CDATA[
entry:178 %W_50_load = load i4 %W_50_addr

]]></Node>
<StgValue><ssdm name="W_50_load"/></StgValue>
</operation>

<operation id="247" st_id="14" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="4">
<![CDATA[
entry:180 %W_51_load = load i4 %W_51_addr

]]></Node>
<StgValue><ssdm name="W_51_load"/></StgValue>
</operation>

<operation id="248" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32">
<![CDATA[
entry:181 %bitcast_ln123_300 = bitcast i32 %W_48_load

]]></Node>
<StgValue><ssdm name="bitcast_ln123_300"/></StgValue>
</operation>

<operation id="249" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32">
<![CDATA[
entry:182 %bitcast_ln123_301 = bitcast i32 %W_49_load

]]></Node>
<StgValue><ssdm name="bitcast_ln123_301"/></StgValue>
</operation>

<operation id="250" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32">
<![CDATA[
entry:183 %bitcast_ln123_302 = bitcast i32 %W_50_load

]]></Node>
<StgValue><ssdm name="bitcast_ln123_302"/></StgValue>
</operation>

<operation id="251" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32">
<![CDATA[
entry:184 %bitcast_ln123_303 = bitcast i32 %W_51_load

]]></Node>
<StgValue><ssdm name="bitcast_ln123_303"/></StgValue>
</operation>

<operation id="252" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
entry:185 %p_Result_3_12_i = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln123_303, i32 %bitcast_ln123_302, i32 %bitcast_ln123_301, i32 %bitcast_ln123_300

]]></Node>
<StgValue><ssdm name="p_Result_3_12_i"/></StgValue>
</operation>

<operation id="253" st_id="14" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="0">
<![CDATA[
entry:186 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %str_in12, i128 %p_Result_3_12_i

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="254" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:187 %W_52_addr = getelementptr i32 %W_52, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_52_addr"/></StgValue>
</operation>

<operation id="255" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="4">
<![CDATA[
entry:188 %W_52_load = load i4 %W_52_addr

]]></Node>
<StgValue><ssdm name="W_52_load"/></StgValue>
</operation>

<operation id="256" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:189 %W_53_addr = getelementptr i32 %W_53, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_53_addr"/></StgValue>
</operation>

<operation id="257" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="4">
<![CDATA[
entry:190 %W_53_load = load i4 %W_53_addr

]]></Node>
<StgValue><ssdm name="W_53_load"/></StgValue>
</operation>

<operation id="258" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:191 %W_54_addr = getelementptr i32 %W_54, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_54_addr"/></StgValue>
</operation>

<operation id="259" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="4">
<![CDATA[
entry:192 %W_54_load = load i4 %W_54_addr

]]></Node>
<StgValue><ssdm name="W_54_load"/></StgValue>
</operation>

<operation id="260" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:193 %W_55_addr = getelementptr i32 %W_55, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_55_addr"/></StgValue>
</operation>

<operation id="261" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="4">
<![CDATA[
entry:194 %W_55_load = load i4 %W_55_addr

]]></Node>
<StgValue><ssdm name="W_55_load"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="262" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="4">
<![CDATA[
entry:188 %W_52_load = load i4 %W_52_addr

]]></Node>
<StgValue><ssdm name="W_52_load"/></StgValue>
</operation>

<operation id="263" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="4">
<![CDATA[
entry:190 %W_53_load = load i4 %W_53_addr

]]></Node>
<StgValue><ssdm name="W_53_load"/></StgValue>
</operation>

<operation id="264" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="4">
<![CDATA[
entry:192 %W_54_load = load i4 %W_54_addr

]]></Node>
<StgValue><ssdm name="W_54_load"/></StgValue>
</operation>

<operation id="265" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="4">
<![CDATA[
entry:194 %W_55_load = load i4 %W_55_addr

]]></Node>
<StgValue><ssdm name="W_55_load"/></StgValue>
</operation>

<operation id="266" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32">
<![CDATA[
entry:195 %bitcast_ln123_304 = bitcast i32 %W_52_load

]]></Node>
<StgValue><ssdm name="bitcast_ln123_304"/></StgValue>
</operation>

<operation id="267" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32">
<![CDATA[
entry:196 %bitcast_ln123_305 = bitcast i32 %W_53_load

]]></Node>
<StgValue><ssdm name="bitcast_ln123_305"/></StgValue>
</operation>

<operation id="268" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32">
<![CDATA[
entry:197 %bitcast_ln123_306 = bitcast i32 %W_54_load

]]></Node>
<StgValue><ssdm name="bitcast_ln123_306"/></StgValue>
</operation>

<operation id="269" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32">
<![CDATA[
entry:198 %bitcast_ln123_307 = bitcast i32 %W_55_load

]]></Node>
<StgValue><ssdm name="bitcast_ln123_307"/></StgValue>
</operation>

<operation id="270" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
entry:199 %p_Result_3_13_i = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln123_307, i32 %bitcast_ln123_306, i32 %bitcast_ln123_305, i32 %bitcast_ln123_304

]]></Node>
<StgValue><ssdm name="p_Result_3_13_i"/></StgValue>
</operation>

<operation id="271" st_id="15" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="0">
<![CDATA[
entry:200 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %str_in12, i128 %p_Result_3_13_i

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="272" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:201 %W_56_addr = getelementptr i32 %W_56, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_56_addr"/></StgValue>
</operation>

<operation id="273" st_id="15" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="4">
<![CDATA[
entry:202 %W_56_load = load i4 %W_56_addr

]]></Node>
<StgValue><ssdm name="W_56_load"/></StgValue>
</operation>

<operation id="274" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:203 %W_57_addr = getelementptr i32 %W_57, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_57_addr"/></StgValue>
</operation>

<operation id="275" st_id="15" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="4">
<![CDATA[
entry:204 %W_57_load = load i4 %W_57_addr

]]></Node>
<StgValue><ssdm name="W_57_load"/></StgValue>
</operation>

<operation id="276" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:205 %W_58_addr = getelementptr i32 %W_58, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_58_addr"/></StgValue>
</operation>

<operation id="277" st_id="15" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="4">
<![CDATA[
entry:206 %W_58_load = load i4 %W_58_addr

]]></Node>
<StgValue><ssdm name="W_58_load"/></StgValue>
</operation>

<operation id="278" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:207 %W_59_addr = getelementptr i32 %W_59, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_59_addr"/></StgValue>
</operation>

<operation id="279" st_id="15" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="4">
<![CDATA[
entry:208 %W_59_load = load i4 %W_59_addr

]]></Node>
<StgValue><ssdm name="W_59_load"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="280" st_id="16" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="4">
<![CDATA[
entry:202 %W_56_load = load i4 %W_56_addr

]]></Node>
<StgValue><ssdm name="W_56_load"/></StgValue>
</operation>

<operation id="281" st_id="16" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="4">
<![CDATA[
entry:204 %W_57_load = load i4 %W_57_addr

]]></Node>
<StgValue><ssdm name="W_57_load"/></StgValue>
</operation>

<operation id="282" st_id="16" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="4">
<![CDATA[
entry:206 %W_58_load = load i4 %W_58_addr

]]></Node>
<StgValue><ssdm name="W_58_load"/></StgValue>
</operation>

<operation id="283" st_id="16" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="4">
<![CDATA[
entry:208 %W_59_load = load i4 %W_59_addr

]]></Node>
<StgValue><ssdm name="W_59_load"/></StgValue>
</operation>

<operation id="284" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32">
<![CDATA[
entry:209 %bitcast_ln123_308 = bitcast i32 %W_56_load

]]></Node>
<StgValue><ssdm name="bitcast_ln123_308"/></StgValue>
</operation>

<operation id="285" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32">
<![CDATA[
entry:210 %bitcast_ln123_309 = bitcast i32 %W_57_load

]]></Node>
<StgValue><ssdm name="bitcast_ln123_309"/></StgValue>
</operation>

<operation id="286" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32">
<![CDATA[
entry:211 %bitcast_ln123_310 = bitcast i32 %W_58_load

]]></Node>
<StgValue><ssdm name="bitcast_ln123_310"/></StgValue>
</operation>

<operation id="287" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32">
<![CDATA[
entry:212 %bitcast_ln123_311 = bitcast i32 %W_59_load

]]></Node>
<StgValue><ssdm name="bitcast_ln123_311"/></StgValue>
</operation>

<operation id="288" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
entry:213 %p_Result_3_14_i = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln123_311, i32 %bitcast_ln123_310, i32 %bitcast_ln123_309, i32 %bitcast_ln123_308

]]></Node>
<StgValue><ssdm name="p_Result_3_14_i"/></StgValue>
</operation>

<operation id="289" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="0">
<![CDATA[
entry:214 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %str_in12, i128 %p_Result_3_14_i

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="290" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:215 %W_60_addr = getelementptr i32 %W_60, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_60_addr"/></StgValue>
</operation>

<operation id="291" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="4">
<![CDATA[
entry:216 %W_60_load = load i4 %W_60_addr

]]></Node>
<StgValue><ssdm name="W_60_load"/></StgValue>
</operation>

<operation id="292" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:217 %W_61_addr = getelementptr i32 %W_61, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_61_addr"/></StgValue>
</operation>

<operation id="293" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="4">
<![CDATA[
entry:218 %W_61_load = load i4 %W_61_addr

]]></Node>
<StgValue><ssdm name="W_61_load"/></StgValue>
</operation>

<operation id="294" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:219 %W_62_addr = getelementptr i32 %W_62, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_62_addr"/></StgValue>
</operation>

<operation id="295" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="4">
<![CDATA[
entry:220 %W_62_load = load i4 %W_62_addr

]]></Node>
<StgValue><ssdm name="W_62_load"/></StgValue>
</operation>

<operation id="296" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:221 %W_63_addr = getelementptr i32 %W_63, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_63_addr"/></StgValue>
</operation>

<operation id="297" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="4">
<![CDATA[
entry:222 %W_63_load = load i4 %W_63_addr

]]></Node>
<StgValue><ssdm name="W_63_load"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="298" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %str_in12, void @empty_7, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="299" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %p_in_offset, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="300" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %str_in12, void @empty_7, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="301" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="4">
<![CDATA[
entry:216 %W_60_load = load i4 %W_60_addr

]]></Node>
<StgValue><ssdm name="W_60_load"/></StgValue>
</operation>

<operation id="302" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="4">
<![CDATA[
entry:218 %W_61_load = load i4 %W_61_addr

]]></Node>
<StgValue><ssdm name="W_61_load"/></StgValue>
</operation>

<operation id="303" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="4">
<![CDATA[
entry:220 %W_62_load = load i4 %W_62_addr

]]></Node>
<StgValue><ssdm name="W_62_load"/></StgValue>
</operation>

<operation id="304" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="4">
<![CDATA[
entry:222 %W_63_load = load i4 %W_63_addr

]]></Node>
<StgValue><ssdm name="W_63_load"/></StgValue>
</operation>

<operation id="305" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32">
<![CDATA[
entry:223 %bitcast_ln123_312 = bitcast i32 %W_60_load

]]></Node>
<StgValue><ssdm name="bitcast_ln123_312"/></StgValue>
</operation>

<operation id="306" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32">
<![CDATA[
entry:224 %bitcast_ln123_313 = bitcast i32 %W_61_load

]]></Node>
<StgValue><ssdm name="bitcast_ln123_313"/></StgValue>
</operation>

<operation id="307" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32">
<![CDATA[
entry:225 %bitcast_ln123_314 = bitcast i32 %W_62_load

]]></Node>
<StgValue><ssdm name="bitcast_ln123_314"/></StgValue>
</operation>

<operation id="308" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32">
<![CDATA[
entry:226 %bitcast_ln123_315 = bitcast i32 %W_63_load

]]></Node>
<StgValue><ssdm name="bitcast_ln123_315"/></StgValue>
</operation>

<operation id="309" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
entry:227 %p_Result_3_i_45 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln123_315, i32 %bitcast_ln123_314, i32 %bitcast_ln123_313, i32 %bitcast_ln123_312

]]></Node>
<StgValue><ssdm name="p_Result_3_i_45"/></StgValue>
</operation>

<operation id="310" st_id="17" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="0">
<![CDATA[
entry:228 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %str_in12, i128 %p_Result_3_i_45

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="311" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="0">
<![CDATA[
entry:229 %ret_ln235 = ret

]]></Node>
<StgValue><ssdm name="ret_ln235"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
