# Reading pref.tcl
# do Part1_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {H:/ECE2173/Lab3/Part1/Lab3P1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:54:10 on Feb 25,2025
# vcom -reportprogress 300 -93 -work work H:/ECE2173/Lab3/Part1/Lab3P1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Lab3P1
# -- Compiling architecture Behav of Lab3P1
# End time: 09:54:10 on Feb 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim -gui -l msim_transcript work.lab3p1
# vsim -gui -l msim_transcript work.lab3p1 
# Start time: 09:54:47 on Feb 25,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.lab3p1(behav)
add wave -position insertpoint  \
sim:/lab3p1/INP
add wave -position insertpoint  \
sim:/lab3p1/CNTL \
sim:/lab3p1/OUTP
do ../../Lab3P1.do
# End time: 10:48:06 on Feb 25,2025, Elapsed time: 0:53:19
# Errors: 0, Warnings: 0
