

================================================================
== Vitis HLS Report for 'hdc_maxi_Pipeline_VITIS_LOOP_51_8'
================================================================
* Date:           Thu Jan  5 05:21:19 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        AAHLS_Final_Project_deploy
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.500 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       37|       37|  0.370 us|  0.370 us|   37|   37|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_51_8  |       35|       35|         5|          1|          1|    32|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.45>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp = alloca i32 1"   --->   Operation 8 'alloca' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%e = alloca i32 1"   --->   Operation 9 'alloca' 'e' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i512 %test_data_d"   --->   Operation 10 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%select_ln46_1_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %select_ln46_1"   --->   Operation 11 'read' 'select_ln46_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%new_IM_0_01_reload_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %new_IM_0_01_reload"   --->   Operation 12 'read' 'new_IM_0_01_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%new_IM_1_02_reload_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %new_IM_1_02_reload"   --->   Operation 13 'read' 'new_IM_1_02_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%add_ln55_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %add_ln55"   --->   Operation 14 'read' 'add_ln55_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %e"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %tmp"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body65"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%e_1 = load i7 %e" [AAHLS_Final_Project_deploy/HDC.cpp:56]   --->   Operation 18 'load' 'e_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 19 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %e_1, i32 6" [AAHLS_Final_Project_deploy/HDC.cpp:51]   --->   Operation 20 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %tmp_1, void %for.body65.split, void %for.end80.exitStub" [AAHLS_Final_Project_deploy/HDC.cpp:51]   --->   Operation 22 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node add_ln55_3)   --->   "%empty_31 = trunc i7 %e_1" [AAHLS_Final_Project_deploy/HDC.cpp:56]   --->   Operation 23 'trunc' 'empty_31' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%e_cast6 = zext i7 %e_1" [AAHLS_Final_Project_deploy/HDC.cpp:56]   --->   Operation 24 'zext' 'e_cast6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.82ns)   --->   "%add_ln55_1 = add i9 %e_cast6, i9 %add_ln55_read" [AAHLS_Final_Project_deploy/HDC.cpp:55]   --->   Operation 25 'add' 'add_ln55_1' <Predicate = (!tmp_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln56 = trunc i7 %e_1" [AAHLS_Final_Project_deploy/HDC.cpp:56]   --->   Operation 26 'trunc' 'trunc_ln56' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln56_1 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %e_1, i32 4, i32 5" [AAHLS_Final_Project_deploy/HDC.cpp:56]   --->   Operation 27 'partselect' 'trunc_ln56_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln46_1_read, i2 %trunc_ln56_1" [AAHLS_Final_Project_deploy/HDC.cpp:56]   --->   Operation 28 'bitconcatenate' 'add_ln' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i5 %add_ln" [AAHLS_Final_Project_deploy/HDC.cpp:56]   --->   Operation 29 'zext' 'zext_ln56' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%test_data_d_addr = getelementptr i512 %test_data_d, i64 0, i64 %zext_ln56" [AAHLS_Final_Project_deploy/HDC.cpp:56]   --->   Operation 30 'getelementptr' 'test_data_d_addr' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (3.25ns)   --->   "%test_data_d_load = load i5 %test_data_d_addr" [AAHLS_Final_Project_deploy/HDC.cpp:56]   --->   Operation 31 'load' 'test_data_d_load' <Predicate = (!tmp_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 20> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node add_ln55_3)   --->   "%or_ln51 = or i6 %empty_31, i6 1" [AAHLS_Final_Project_deploy/HDC.cpp:51]   --->   Operation 32 'or' 'or_ln51' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node add_ln55_3)   --->   "%zext_ln49 = zext i6 %or_ln51" [AAHLS_Final_Project_deploy/HDC.cpp:49]   --->   Operation 33 'zext' 'zext_ln49' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.82ns) (out node of the LUT)   --->   "%add_ln55_3 = add i9 %zext_ln49, i9 %add_ln55_read" [AAHLS_Final_Project_deploy/HDC.cpp:55]   --->   Operation 34 'add' 'add_ln55_3' <Predicate = (!tmp_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.87ns)   --->   "%add_ln51 = add i7 %e_1, i7 2" [AAHLS_Final_Project_deploy/HDC.cpp:51]   --->   Operation 35 'add' 'add_ln51' <Predicate = (!tmp_1)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln51 = store i7 %add_ln51, i7 %e" [AAHLS_Final_Project_deploy/HDC.cpp:51]   --->   Operation 36 'store' 'store_ln51' <Predicate = (!tmp_1)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.94>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln55)   --->   "%trunc_ln55 = trunc i9 %add_ln55_1" [AAHLS_Final_Project_deploy/HDC.cpp:55]   --->   Operation 37 'trunc' 'trunc_ln55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln55)   --->   "%shl_ln4 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %trunc_ln55, i5 0" [AAHLS_Final_Project_deploy/HDC.cpp:55]   --->   Operation 38 'bitconcatenate' 'shl_ln4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln55)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln55_1, i32 8" [AAHLS_Final_Project_deploy/HDC.cpp:55]   --->   Operation 39 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln55)   --->   "%select_ln55 = select i1 %tmp_2, i8192 %new_IM_1_02_reload_read, i8192 %new_IM_0_01_reload_read" [AAHLS_Final_Project_deploy/HDC.cpp:55]   --->   Operation 40 'select' 'select_ln55' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln55)   --->   "%zext_ln55 = zext i13 %shl_ln4" [AAHLS_Final_Project_deploy/HDC.cpp:55]   --->   Operation 41 'zext' 'zext_ln55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln55)   --->   "%lshr_ln55 = lshr i8192 %select_ln55, i8192 %zext_ln55" [AAHLS_Final_Project_deploy/HDC.cpp:55]   --->   Operation 42 'lshr' 'lshr_ln55' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln55)   --->   "%trunc_ln55_1 = trunc i8192 %lshr_ln55" [AAHLS_Final_Project_deploy/HDC.cpp:55]   --->   Operation 43 'trunc' 'trunc_ln55_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (5.94ns) (out node of the LUT)   --->   "%icmp_ln55 = icmp_eq  i32 %trunc_ln55_1, i32 0" [AAHLS_Final_Project_deploy/HDC.cpp:55]   --->   Operation 44 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 5.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/2] (3.25ns)   --->   "%test_data_d_load = load i5 %test_data_d_addr" [AAHLS_Final_Project_deploy/HDC.cpp:56]   --->   Operation 45 'load' 'test_data_d_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 20> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln55_1)   --->   "%trunc_ln55_2 = trunc i9 %add_ln55_3" [AAHLS_Final_Project_deploy/HDC.cpp:55]   --->   Operation 46 'trunc' 'trunc_ln55_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln55_1)   --->   "%shl_ln55_1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %trunc_ln55_2, i5 0" [AAHLS_Final_Project_deploy/HDC.cpp:55]   --->   Operation 47 'bitconcatenate' 'shl_ln55_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln55_1)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln55_3, i32 8" [AAHLS_Final_Project_deploy/HDC.cpp:55]   --->   Operation 48 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln55_1)   --->   "%select_ln55_2 = select i1 %tmp_6, i8192 %new_IM_1_02_reload_read, i8192 %new_IM_0_01_reload_read" [AAHLS_Final_Project_deploy/HDC.cpp:55]   --->   Operation 49 'select' 'select_ln55_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln55_1)   --->   "%zext_ln55_1 = zext i13 %shl_ln55_1" [AAHLS_Final_Project_deploy/HDC.cpp:55]   --->   Operation 50 'zext' 'zext_ln55_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln55_1)   --->   "%lshr_ln55_1 = lshr i8192 %select_ln55_2, i8192 %zext_ln55_1" [AAHLS_Final_Project_deploy/HDC.cpp:55]   --->   Operation 51 'lshr' 'lshr_ln55_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln55_1)   --->   "%trunc_ln55_3 = trunc i8192 %lshr_ln55_1" [AAHLS_Final_Project_deploy/HDC.cpp:55]   --->   Operation 52 'trunc' 'trunc_ln55_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (5.94ns) (out node of the LUT)   --->   "%icmp_ln55_1 = icmp_eq  i32 %trunc_ln55_3, i32 0" [AAHLS_Final_Project_deploy/HDC.cpp:55]   --->   Operation 53 'icmp' 'icmp_ln55_1' <Predicate = true> <Delay = 5.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.94>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%shl_ln5 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %trunc_ln56, i5 0" [AAHLS_Final_Project_deploy/HDC.cpp:56]   --->   Operation 54 'bitconcatenate' 'shl_ln5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln56_1 = zext i9 %shl_ln5" [AAHLS_Final_Project_deploy/HDC.cpp:56]   --->   Operation 55 'zext' 'zext_ln56_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (5.94ns)   --->   "%lshr_ln56 = lshr i512 %test_data_d_load, i512 %zext_ln56_1" [AAHLS_Final_Project_deploy/HDC.cpp:56]   --->   Operation 56 'lshr' 'lshr_ln56' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln56_2 = trunc i512 %lshr_ln56" [AAHLS_Final_Project_deploy/HDC.cpp:56]   --->   Operation 57 'trunc' 'trunc_ln56_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln56_1)   --->   "%or_ln56 = or i4 %trunc_ln56, i4 1" [AAHLS_Final_Project_deploy/HDC.cpp:56]   --->   Operation 58 'or' 'or_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln56_1)   --->   "%shl_ln56_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %or_ln56, i5 0" [AAHLS_Final_Project_deploy/HDC.cpp:56]   --->   Operation 59 'bitconcatenate' 'shl_ln56_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln56_1)   --->   "%zext_ln56_2 = zext i9 %shl_ln56_1" [AAHLS_Final_Project_deploy/HDC.cpp:56]   --->   Operation 60 'zext' 'zext_ln56_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (5.94ns) (out node of the LUT)   --->   "%lshr_ln56_1 = lshr i512 %test_data_d_load, i512 %zext_ln56_2" [AAHLS_Final_Project_deploy/HDC.cpp:56]   --->   Operation 61 'lshr' 'lshr_ln56_1' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln56_3 = trunc i512 %lshr_ln56_1" [AAHLS_Final_Project_deploy/HDC.cpp:56]   --->   Operation 62 'trunc' 'trunc_ln56_3' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.50>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_load = load i32 %tmp" [AAHLS_Final_Project_deploy/HDC.cpp:55]   --->   Operation 63 'load' 'tmp_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (2.55ns)   --->   "%tmp_3 = add i32 %trunc_ln56_2, i32 %tmp_load" [AAHLS_Final_Project_deploy/HDC.cpp:55]   --->   Operation 64 'add' 'tmp_3' <Predicate = (icmp_ln55)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (2.55ns)   --->   "%tmp_4 = sub i32 %tmp_load, i32 %trunc_ln56_2" [AAHLS_Final_Project_deploy/HDC.cpp:56]   --->   Operation 65 'sub' 'tmp_4' <Predicate = (!icmp_ln55)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.69ns)   --->   "%tmp_5 = select i1 %icmp_ln55, i32 %tmp_3, i32 %tmp_4" [AAHLS_Final_Project_deploy/HDC.cpp:55]   --->   Operation 66 'select' 'tmp_5' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (2.55ns)   --->   "%tmp_7 = add i32 %trunc_ln56_3, i32 %tmp_5" [AAHLS_Final_Project_deploy/HDC.cpp:55]   --->   Operation 67 'add' 'tmp_7' <Predicate = (icmp_ln55_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (2.55ns)   --->   "%tmp_8 = sub i32 %tmp_5, i32 %trunc_ln56_3" [AAHLS_Final_Project_deploy/HDC.cpp:56]   --->   Operation 68 'sub' 'tmp_8' <Predicate = (!icmp_ln55_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.69ns)   --->   "%tmp_9 = select i1 %icmp_ln55_1, i32 %tmp_7, i32 %tmp_8" [AAHLS_Final_Project_deploy/HDC.cpp:55]   --->   Operation 69 'select' 'tmp_9' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_load8 = load i32 %tmp"   --->   Operation 73 'load' 'tmp_load8' <Predicate = (tmp_1)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %tmp_out, i32 %tmp_load8"   --->   Operation 74 'write' 'write_ln0' <Predicate = (tmp_1)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 75 'ret' 'ret_ln0' <Predicate = (tmp_1)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.58>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [AAHLS_Final_Project_deploy/HDC.cpp:51]   --->   Operation 70 'specloopname' 'specloopname_ln51' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln51 = store i32 %tmp_9, i32 %tmp" [AAHLS_Final_Project_deploy/HDC.cpp:51]   --->   Operation 71 'store' 'store_ln51' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln51 = br void %for.body65" [AAHLS_Final_Project_deploy/HDC.cpp:51]   --->   Operation 72 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.46ns
The critical path consists of the following:
	'alloca' operation ('e') [8]  (0 ns)
	'load' operation ('e', AAHLS_Final_Project_deploy/HDC.cpp:56) on local variable 'e' [18]  (0 ns)
	'add' operation ('add_ln51', AAHLS_Final_Project_deploy/HDC.cpp:51) [69]  (1.87 ns)
	'store' operation ('store_ln51', AAHLS_Final_Project_deploy/HDC.cpp:51) of variable 'add_ln51', AAHLS_Final_Project_deploy/HDC.cpp:51 on local variable 'e' [70]  (1.59 ns)

 <State 2>: 5.94ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln55', AAHLS_Final_Project_deploy/HDC.cpp:55) [34]  (0 ns)
	'icmp' operation ('icmp_ln55', AAHLS_Final_Project_deploy/HDC.cpp:55) [36]  (5.94 ns)

 <State 3>: 5.94ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln56', AAHLS_Final_Project_deploy/HDC.cpp:56) [45]  (5.94 ns)

 <State 4>: 6.5ns
The critical path consists of the following:
	'load' operation ('tmp_load', AAHLS_Final_Project_deploy/HDC.cpp:55) on local variable 'tmp' [24]  (0 ns)
	'add' operation ('tmp', AAHLS_Final_Project_deploy/HDC.cpp:55) [47]  (2.55 ns)
	'select' operation ('tmp', AAHLS_Final_Project_deploy/HDC.cpp:55) [49]  (0.698 ns)
	'add' operation ('tmp', AAHLS_Final_Project_deploy/HDC.cpp:55) [66]  (2.55 ns)
	'select' operation ('tmp', AAHLS_Final_Project_deploy/HDC.cpp:55) [68]  (0.698 ns)

 <State 5>: 1.59ns
The critical path consists of the following:
	'store' operation ('store_ln51', AAHLS_Final_Project_deploy/HDC.cpp:51) of variable 'tmp', AAHLS_Final_Project_deploy/HDC.cpp:55 on local variable 'tmp' [71]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
