<!DOCTYPE html><html><head><title>Flynn's taxonomy</title></head><body>
<h1>Flynn's taxonomy</h1><p><a href="https://en.wikipedia.org/wiki/Flynn%27s_taxonomy" target="_new">Original URL</a></p>
<p><blockquote>Flynn's taxonomy is a classification of computer architectures, proposed by Michael Flynn in 1966.[1][2] The classification system has stuck, and has been used as a tool in design of modern&hellip;</blockquote></p>
<div id="bodyContent" class="mw-body-content">
									
								
												
				<div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><p><b>Flynn's taxonomy</b> is a classification of <a href="https://en.wikipedia.org/wiki/Computer_architecture" title="Computer architecture">computer architectures</a>, proposed by <a href="https://en.wikipedia.org/wiki/Michael_J._Flynn" title="Michael J. Flynn">Michael Flynn</a> in 1966.<sup id="cite_ref-1" class="reference"><a href="https://en.wikipedia.org/wiki/Flynn%27s_taxonomy#cite_note-1"><span>[</span>1<span>]</span></a></sup><sup id="cite_ref-2" class="reference"><a href="https://en.wikipedia.org/wiki/Flynn%27s_taxonomy#cite_note-2"><span>[</span>2<span>]</span></a></sup> The classification system has stuck, and has been used as a tool in design of modern processors and their functionalities. Since the rise of <a href="https://en.wikipedia.org/wiki/Multiprocessing" title="Multiprocessing">multiprocessing</a> central processing units (CPUs), a <a href="https://en.wikipedia.org/wiki/Multiprogramming" title="Multiprogramming" class="mw-redirect">multiprogramming</a> context has evolved as an extension of the classification system.</p>
<p></p>
<div id="toc" class="toc">
<div id="toctitle">
<h2>Contents</h2>
</div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="https://en.wikipedia.org/wiki/Flynn%27s_taxonomy#Classifications"><span class="tocnumber">1</span> <span class="toctext">Classifications</span></a>
<ul>
<li class="toclevel-2 tocsection-2"><a href="https://en.wikipedia.org/wiki/Flynn%27s_taxonomy#SISD_.28Single_instruction_stream.2C_single_data_stream.29"><span class="tocnumber">1.1</span> <span class="toctext">SISD (Single instruction stream, single data stream)</span></a></li>
<li class="toclevel-2 tocsection-3"><a href="https://en.wikipedia.org/wiki/Flynn%27s_taxonomy#SIMD_.28Single_instruction_stream.2C_multiple_data_streams.29"><span class="tocnumber">1.2</span> <span class="toctext">SIMD (Single instruction stream, multiple data streams)</span></a></li>
<li class="toclevel-2 tocsection-4"><a href="https://en.wikipedia.org/wiki/Flynn%27s_taxonomy#MISD_.28Multiple_instruction_streams.2C_single_data_stream.29"><span class="tocnumber">1.3</span> <span class="toctext">MISD (Multiple instruction streams, single data stream)</span></a></li>
<li class="toclevel-2 tocsection-5"><a href="https://en.wikipedia.org/wiki/Flynn%27s_taxonomy#MIMD_.28Multiple_instruction_streams.2C_multiple_data_streams.29"><span class="tocnumber">1.4</span> <span class="toctext">MIMD (Multiple instruction streams, multiple data streams)</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-6"><a href="https://en.wikipedia.org/wiki/Flynn%27s_taxonomy#Diagram_comparing_classifications"><span class="tocnumber">2</span> <span class="toctext">Diagram comparing classifications</span></a></li>
<li class="toclevel-1 tocsection-7"><a href="https://en.wikipedia.org/wiki/Flynn%27s_taxonomy#Further_divisions"><span class="tocnumber">3</span> <span class="toctext">Further divisions</span></a>
<ul>
<li class="toclevel-2 tocsection-8"><a href="https://en.wikipedia.org/wiki/Flynn%27s_taxonomy#SPMD_.28Single_program.2C_multiple_data_streams.29"><span class="tocnumber">3.1</span> <span class="toctext">SPMD (Single program, multiple data streams)</span></a></li>
<li class="toclevel-2 tocsection-9"><a href="https://en.wikipedia.org/wiki/Flynn%27s_taxonomy#MPMD_.28Multiple_programs.2C_multiple_data_streams.29"><span class="tocnumber">3.2</span> <span class="toctext">MPMD (Multiple programs, multiple data streams)</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-10"><a href="https://en.wikipedia.org/wiki/Flynn%27s_taxonomy#References"><span class="tocnumber">4</span> <span class="toctext">References</span></a></li>
<li class="toclevel-1 tocsection-11"><a href="https://en.wikipedia.org/wiki/Flynn%27s_taxonomy#External_links"><span class="tocnumber">5</span> <span class="toctext">External links</span></a></li>
</ul>
</div>
<p></p>
<h2><span class="mw-headline" id="Classifications">Classifications</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Flynn%27s_taxonomy&amp;action=edit&amp;section=1" title="Edit section: Classifications">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>The four classifications defined by Flynn are based upon the number of concurrent instruction (or control) streams and data streams available in the architecture.</p>
<table class="wikitable">
<caption><strong class="selflink">Flynn's taxonomy</strong> (multiprogramming context)</caption>
<tr>
<th></th>
<th>Single instruction stream</th>
<th>Multiple instruction streams</th>
<th>Single program</th>
<th>Multiple programs</th>
</tr>
<tr>
<th>Single data stream</th>
<td><a href="https://en.wikipedia.org/wiki/SISD" title="SISD">SISD</a></td>
<td><a href="https://en.wikipedia.org/wiki/MISD" title="MISD">MISD</a></td>
<td></td>
<td></td>
</tr>
<tr>
<th>Multiple data streams</th>
<td><a href="https://en.wikipedia.org/wiki/SIMD" title="SIMD">SIMD</a></td>
<td><a href="https://en.wikipedia.org/wiki/MIMD" title="MIMD">MIMD</a></td>
<td><a href="https://en.wikipedia.org/wiki/SPMD" title="SPMD">SPMD</a></td>
<td><a href="https://en.wikipedia.org/wiki/MPMD" title="MPMD" class="mw-redirect">MPMD</a></td>
</tr>
</table>
<p><br></p>
<h3><span class="mw-headline" id="SISD_.28Single_instruction_stream.2C_single_data_stream.29">SISD (Single instruction stream, single data stream)</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Flynn%27s_taxonomy&amp;action=edit&amp;section=2" title="Edit section: SISD (Single instruction stream, single data stream)">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div class="hatnote relarticle mainarticle">Main article: <a href="https://en.wikipedia.org/wiki/SISD" title="SISD">SISD</a></div>
<p>A sequential computer which exploits no parallelism in either the instruction or data streams. Single control unit (CU) fetches single instruction stream (IS) from memory. The CU then generates appropriate control signals to direct single processing element (PE) to operate on single data stream (DS) i.e. one operation at a time.</p>
<p>Examples of SISD architecture are the traditional <a href="https://en.wikipedia.org/wiki/Uniprocessor" title="Uniprocessor" class="mw-redirect">uniprocessor</a> machines like a <a href="https://en.wikipedia.org/wiki/Personal_Computer" title="Personal Computer" class="mw-redirect">PC</a> (currently manufactured PCs have multiple cores) or old <a href="https://en.wikipedia.org/wiki/Mainframe_computer" title="Mainframe computer">mainframes</a>.</p>
<h3><span class="mw-headline" id="SIMD_.28Single_instruction_stream.2C_multiple_data_streams.29">SIMD (Single instruction stream, multiple data streams)</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Flynn%27s_taxonomy&amp;action=edit&amp;section=3" title="Edit section: SIMD (Single instruction stream, multiple data streams)">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div class="hatnote relarticle mainarticle">Main article: <a href="https://en.wikipedia.org/wiki/SIMD" title="SIMD">SIMD</a></div>
<p>A computer which exploits multiple data streams against a single instruction stream to perform operations which may be naturally parallelized. For example, an <a href="https://en.wikipedia.org/wiki/Array_processor" title="Array processor" class="mw-redirect">array processor</a> or <a href="https://en.wikipedia.org/wiki/Graphics_processing_unit" title="Graphics processing unit">graphics processing unit</a> (GPU)</p>
<h3><span class="mw-headline" id="MISD_.28Multiple_instruction_streams.2C_single_data_stream.29">MISD (Multiple instruction streams, single data stream)</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Flynn%27s_taxonomy&amp;action=edit&amp;section=4" title="Edit section: MISD (Multiple instruction streams, single data stream)">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div class="hatnote relarticle mainarticle">Main article: <a href="https://en.wikipedia.org/wiki/MISD" title="MISD">MISD</a></div>
<p>Multiple instructions operate on a single data stream. Uncommon architecture which is generally used for fault tolerance. Heterogeneous systems operate on the same data stream and must agree on the result. Examples include the <a href="https://en.wikipedia.org/wiki/Space_Shuttle" title="Space Shuttle">Space Shuttle</a> flight control computer.<sup class="noprint Inline-Template Template-Fact">[<i><a href="https://en.wikipedia.org/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed"><span title="This claim needs references to reliable sources. (February 2012)">citation needed</span></a></i>]</sup></p>
<h3><span class="mw-headline" id="MIMD_.28Multiple_instruction_streams.2C_multiple_data_streams.29">MIMD (Multiple instruction streams, multiple data streams)</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Flynn%27s_taxonomy&amp;action=edit&amp;section=5" title="Edit section: MIMD (Multiple instruction streams, multiple data streams)">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div class="hatnote relarticle mainarticle">Main article: <a href="https://en.wikipedia.org/wiki/MIMD" title="MIMD">MIMD</a></div>
<p>Multiple autonomous processors simultaneously executing different instructions on different data. <a href="https://en.wikipedia.org/wiki/Distributed_system" title="Distributed system" class="mw-redirect">Distributed systems</a> are generally recognized to be MIMD architectures; either exploiting a single shared memory space or a distributed memory space. A <a href="https://en.wikipedia.org/wiki/Multi-core" title="Multi-core" class="mw-redirect">multi-core</a> <a href="https://en.wikipedia.org/wiki/Superscalar" title="Superscalar" class="mw-redirect">superscalar</a> processor is a MIMD processor.</p>
<h2><span class="mw-headline" id="Diagram_comparing_classifications">Diagram comparing classifications</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Flynn%27s_taxonomy&amp;action=edit&amp;section=6" title="Edit section: Diagram comparing classifications">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Visually, these four architectures are shown below where each "PU" is a processing unit (of a uni-core or multi-core <a href="https://en.wikipedia.org/wiki/CPU" title="CPU" class="mw-redirect">CPU</a>):</p>
<table class="wikitable">
<tr>
<th>SISD</th>
<th>MISD</th>
</tr>
<tr>
<td><a href="https://en.wikipedia.org/wiki/File:SISD.svg" class="image"><img alt="SISD.svg" src="https://upload.wikimedia.org/wikipedia/commons/thumb/a/ae/SISD.svg/250px-SISD.svg.png" width="250" height="250"></a></td>
<td><a href="https://en.wikipedia.org/wiki/File:MISD.svg" class="image"><img alt="MISD.svg" src="https://upload.wikimedia.org/wikipedia/commons/thumb/9/97/MISD.svg/250px-MISD.svg.png" width="250" height="250"></a></td>
</tr>
<tr>
<th>SIMD</th>
<th>MIMD</th>
</tr>
<tr>
<td><a href="https://en.wikipedia.org/wiki/File:SIMD.svg" class="image"><img alt="SIMD.svg" src="https://upload.wikimedia.org/wikipedia/commons/thumb/2/21/SIMD.svg/250px-SIMD.svg.png" width="250" height="250"></a></td>
<td><a href="https://en.wikipedia.org/wiki/File:MIMD.svg" class="image"><img alt="MIMD.svg" src="https://upload.wikimedia.org/wikipedia/commons/thumb/c/c6/MIMD.svg/250px-MIMD.svg.png" width="250" height="250"></a></td>
</tr>
</table>
<h2><span class="mw-headline" id="Further_divisions">Further divisions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Flynn%27s_taxonomy&amp;action=edit&amp;section=7" title="Edit section: Further divisions">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>As of 2006<sup class="plainlinks noprint asof-tag update"><a class="external text" href="https://en.wikipedia.org/w/index.php?title=Flynn%27s_taxonomy&amp;action=edit">[update]</a></sup>, all the top 10 and most of the <a href="https://en.wikipedia.org/wiki/TOP500" title="TOP500">TOP500</a> <a href="https://en.wikipedia.org/wiki/Supercomputer" title="Supercomputer">supercomputers</a> are based on a MIMD architecture.</p>
<p>Some further divide the MIMD category into the two categories below,<sup id="cite_ref-3" class="reference"><a href="https://en.wikipedia.org/wiki/Flynn%27s_taxonomy#cite_note-3"><span>[</span>3<span>]</span></a></sup><sup id="cite_ref-4" class="reference"><a href="https://en.wikipedia.org/wiki/Flynn%27s_taxonomy#cite_note-4"><span>[</span>4<span>]</span></a></sup><sup id="cite_ref-5" class="reference"><a href="https://en.wikipedia.org/wiki/Flynn%27s_taxonomy#cite_note-5"><span>[</span>5<span>]</span></a></sup><sup id="cite_ref-6" class="reference"><a href="https://en.wikipedia.org/wiki/Flynn%27s_taxonomy#cite_note-6"><span>[</span>6<span>]</span></a></sup><sup id="cite_ref-autogenerated1_7-0" class="reference"><a href="https://en.wikipedia.org/wiki/Flynn%27s_taxonomy#cite_note-autogenerated1-7"><span>[</span>7<span>]</span></a></sup> and even further subdivisions are sometimes considered.<sup id="cite_ref-8" class="reference"><a href="https://en.wikipedia.org/wiki/Flynn%27s_taxonomy#cite_note-8"><span>[</span>8<span>]</span></a></sup></p>
<h3><span class="mw-headline" id="SPMD_.28Single_program.2C_multiple_data_streams.29">SPMD (Single program, multiple data streams)</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Flynn%27s_taxonomy&amp;action=edit&amp;section=8" title="Edit section: SPMD (Single program, multiple data streams)">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div class="hatnote relarticle mainarticle">Main article: <a href="https://en.wikipedia.org/wiki/SPMD" title="SPMD">SPMD</a></div>
<p>Multiple autonomous processors simultaneously executing the same program (but at independent points, rather than in the <a href="https://en.wikipedia.org/wiki/Lockstep_(computing)" title="Lockstep (computing)">lockstep</a> that SIMD imposes) on different data. Also referred to as "Single process, multiple data"<sup id="cite_ref-autogenerated1_7-1" class="reference"><a href="https://en.wikipedia.org/wiki/Flynn%27s_taxonomy#cite_note-autogenerated1-7"><span>[</span>7<span>]</span></a></sup> - the use of this terminology for SPMD is technically incorrect, as SPMD is a parallel execution model and assumes multiple cooperating processes executing a program. SPMD is the most common style of parallel programming.<sup id="cite_ref-9" class="reference"><a href="https://en.wikipedia.org/wiki/Flynn%27s_taxonomy#cite_note-9"><span>[</span>9<span>]</span></a></sup> The SPMD model and the term was proposed by Frederica Darema.<sup id="cite_ref-10" class="reference"><a href="https://en.wikipedia.org/wiki/Flynn%27s_taxonomy#cite_note-10"><span>[</span>10<span>]</span></a></sup> Gregory F. Pfister was a manager of the RP3 project, and Darema was part of the RP3 team.</p>
<h3><span class="mw-headline" id="MPMD_.28Multiple_programs.2C_multiple_data_streams.29">MPMD (Multiple programs, multiple data streams)</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Flynn%27s_taxonomy&amp;action=edit&amp;section=9" title="Edit section: MPMD (Multiple programs, multiple data streams)">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Multiple autonomous processors simultaneously operating at least 2 independent programs. Typically such systems pick one node to be the "host" ("the explicit host/node programming model") or "manager" (the "Manager/Worker" strategy), which runs one program that farms out data to all the other nodes which all run a second program. Those other nodes then return their results directly to the manager. An example of this would be the Sony PlayStation 3 game console, with its <a href="https://en.wikipedia.org/wiki/Cell_(microprocessor)" title="Cell (microprocessor)">SPU/PPU processor architecture</a>.</p>
<h2><span class="mw-headline" id="References">References</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Flynn%27s_taxonomy&amp;action=edit&amp;section=10" title="Edit section: References">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="reflist">
<ol class="references entry-content-asset">
<li id="cite_note-1"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Flynn%27s_taxonomy#cite_ref-1">^</a></b></span> <span class="reference-text"><cite class="citation journal"><a href="https://en.wikipedia.org/wiki/Michael_J._Flynn" title="Michael J. Flynn">Flynn, M. J.</a> (September 1972). "Some Computer Organizations and Their Effectiveness". <i><a href="https://en.wikipedia.org/wiki/IEEE_Transactions_on_Computers" title="IEEE Transactions on Computers">IEEE Trans. Comput.</a></i> <b>C–21</b> (9): 948–960. <a href="https://en.wikipedia.org/wiki/Digital_object_identifier" title="Digital object identifier">doi</a>:<a rel="nofollow" class="external text" href="https://dx.doi.org/10.1109%2FTC.1972.5009071">10.1109/TC.1972.5009071</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AFlynn%27s+taxonomy&amp;rft.atitle=Some+Computer+Organizations+and+Their+Effectiveness&amp;rft.aufirst=M.+J.&amp;rft.aulast=Flynn&amp;rft.date=1972-09&amp;rft.genre=article&amp;rft_id=info%3Adoi%2F10.1109%2FTC.1972.5009071&amp;rft.issue=9&amp;rft.jtitle=IEEE+Trans.+Comput.&amp;rft.pages=948-960&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.volume=C-21" class="Z3988"><span> </span></span></span></li>
<li id="cite_note-2"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Flynn%27s_taxonomy#cite_ref-2">^</a></b></span> <span class="reference-text"><cite class="citation journal">Duncan, R. (February 1990). "A survey of parallel computer architectures". <i><a href="https://en.wikipedia.org/wiki/Computer_(magazine)" title="Computer (magazine)">Computer</a></i> <b>23</b> (2): 5–4. <a href="https://en.wikipedia.org/wiki/Digital_object_identifier" title="Digital object identifier">doi</a>:<a rel="nofollow" class="external text" href="https://dx.doi.org/10.1109%2F2.44900">10.1109/2.44900</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AFlynn%27s+taxonomy&amp;rft.atitle=A+survey+of+parallel+computer+architectures&amp;rft.aufirst=R.&amp;rft.aulast=Duncan&amp;rft.date=1990-02&amp;rft.genre=article&amp;rft_id=info%3Adoi%2F10.1109%2F2.44900&amp;rft.issue=2&amp;rft.jtitle=Computer&amp;rft.pages=5-4&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.volume=23" class="Z3988"><span> </span></span></span></li>
<li id="cite_note-3"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Flynn%27s_taxonomy#cite_ref-3">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.llnl.gov/casc/Overture/henshaw/documentation/App/manual/node36.html">"Single Program Multiple Data stream (SPMD)"</a>. Llnl.gov<span class="reference-accessdate">. Retrieved <span class="nowrap">2013-12-09</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AFlynn%27s+taxonomy&amp;rft.btitle=Single+Program+Multiple+Data+stream+%28SPMD%29&amp;rft.genre=unknown&amp;rft_id=http%3A%2F%2Fwww.llnl.gov%2Fcasc%2FOverture%2Fhenshaw%2Fdocumentation%2FApp%2Fmanual%2Fnode36.html&amp;rft.pub=Llnl.gov&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span> </span></span></span></li>
<li id="cite_note-4"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Flynn%27s_taxonomy#cite_ref-4">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external autonumber" href="http://www.cisl.ucar.edu/docs/lightning/program.jsp">[1]</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20060901114042/http://www.cisl.ucar.edu/docs/lightning/program.jsp">Archived</a> September 1, 2006 at the <a href="https://en.wikipedia.org/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a></span></li>
<li id="cite_note-5"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Flynn%27s_taxonomy#cite_ref-5">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://web0.tc.cornell.edu/Services/Education/Topics/Parallel/Design/SPMD.aspx">"CTC Virtual Workshop"</a>. Web0.tc.cornell.edu<span class="reference-accessdate">. Retrieved <span class="nowrap">2013-12-09</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AFlynn%27s+taxonomy&amp;rft.btitle=CTC+Virtual+Workshop&amp;rft.genre=unknown&amp;rft_id=http%3A%2F%2Fweb0.tc.cornell.edu%2FServices%2FEducation%2FTopics%2FParallel%2FDesign%2FSPMD.aspx&amp;rft.pub=Web0.tc.cornell.edu&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span> </span></span></span></li>
<li id="cite_note-6"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Flynn%27s_taxonomy#cite_ref-6">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://math.nist.gov/~KRemington/Primer/distrib.html">"NIST SP2 Primer: Distributed-memory programming"</a>. Math.nist.gov<span class="reference-accessdate">. Retrieved <span class="nowrap">2013-12-09</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AFlynn%27s+taxonomy&amp;rft.btitle=NIST+SP2+Primer%3A+Distributed-memory+programming&amp;rft.genre=unknown&amp;rft_id=http%3A%2F%2Fmath.nist.gov%2F~KRemington%2FPrimer%2Fdistrib.html&amp;rft.pub=Math.nist.gov&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span> </span></span></span></li>
<li id="cite_note-autogenerated1-7"><span class="mw-cite-backlink">^ <a href="https://en.wikipedia.org/wiki/Flynn%27s_taxonomy#cite_ref-autogenerated1_7-0"><sup><i><b>a</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Flynn%27s_taxonomy#cite_ref-autogenerated1_7-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><a rel="nofollow" class="external autonumber" href="http://www.cisl.ucar.edu/docs/ibm/ref/parallel.html">[2]</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20070203153908/http://www.cisl.ucar.edu/docs/ibm/ref/parallel.html">Archived</a> February 3, 2007 at the <a href="https://en.wikipedia.org/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a></span></li>
<li id="cite_note-8"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Flynn%27s_taxonomy#cite_ref-8">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external autonumber" href="http://www.tc.cornell.edu/Services/Education/Topics/Parallel/Distributed/+9.2+Strategies.htm">[3]</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20060910222800/http://www.tc.cornell.edu/Services/Education/Topics/Parallel/Distributed/+9.2+Strategies.htm">Archived</a> September 10, 2006 at the <a href="https://en.wikipedia.org/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a></span></li>
<li id="cite_note-9"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Flynn%27s_taxonomy#cite_ref-9">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.nist.gov/dads/HTML/singleprogrm.html">"Single program multiple data"</a>. Nist.gov. 2004-12-17<span class="reference-accessdate">. Retrieved <span class="nowrap">2013-12-09</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AFlynn%27s+taxonomy&amp;rft.btitle=Single+program+multiple+data&amp;rft.date=2004-12-17&amp;rft.genre=unknown&amp;rft_id=http%3A%2F%2Fwww.nist.gov%2Fdads%2FHTML%2Fsingleprogrm.html&amp;rft.pub=Nist.gov&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span> </span></span></span></li>
<li id="cite_note-10"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Flynn%27s_taxonomy#cite_ref-10">^</a></b></span> <span class="reference-text"><cite class="citation journal"><a href="https://en.wikipedia.org/wiki/Frederica_Darema" title="Frederica Darema">Darema, Frederica</a>; George, David A.; Norton, V. Alan; Pfister, Gregory F. (1988). "A single-program-multiple-data computational model for EPEX/FORTRAN". <i>Parallel Computing</i> <b>7</b> (1): 11–24. <a href="https://en.wikipedia.org/wiki/Digital_object_identifier" title="Digital object identifier">doi</a>:<a rel="nofollow" class="external text" href="https://dx.doi.org/10.1016%2F0167-8191%2888%2990094-4">10.1016/0167-8191(88)90094-4</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AFlynn%27s+taxonomy&amp;rft.atitle=A+single-program-multiple-data+computational+model+for+EPEX%2FFORTRAN&amp;rft.aufirst=Frederica&amp;rft.au=George%2C+David+A.&amp;rft.aulast=Darema&amp;rft.au=Norton%2C+V.+Alan&amp;rft.au=Pfister%2C+Gregory+F.&amp;rft.date=1988&amp;rft.genre=article&amp;rft_id=info%3Adoi%2F10.1016%2F0167-8191%2888%2990094-4&amp;rft.issue=1&amp;rft.jtitle=Parallel+Computing&amp;rft.pages=11-24&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.volume=7" class="Z3988"><span> </span></span></span></li>
</ol>
</div>
<h2><span class="mw-headline" id="External_links">External links</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Flynn%27s_taxonomy&amp;action=edit&amp;section=11" title="Edit section: External links">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul>
<li><a rel="nofollow" class="external text" href="http://arith.stanford.edu/~flynn">Michael J. Flynn</a></li>
</ul>

<p><span class="citation foldoc">This article is based on material taken from the <a href="https://en.wikipedia.org/wiki/Free_On-line_Dictionary_of_Computing" title="Free On-line Dictionary of Computing">Free On-line Dictionary of Computing</a> prior to 1 November 2008 and incorporated under the "relicensing" terms of the <a href="https://en.wikipedia.org/wiki/GNU_Free_Documentation_License" title="GNU Free Documentation License">GFDL</a>, version 1.3 or later.</span></p>







<noscript><img src="https://en.wikipedia.org/wiki/Special:CentralAutoLogin/start?type=1x1" alt="" title="" width="1" height="1"></noscript></div>					<div class="printfooter">
						Retrieved from "<a dir="ltr" href="https://en.wikipedia.org/w/index.php?title=Flynn%27s_taxonomy&amp;oldid=699263849">https://en.wikipedia.org/w/index.php?title=Flynn%27s_taxonomy&amp;oldid=699263849</a>"					</div>
				<div id="catlinks" class="catlinks"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="https://en.wikipedia.org/wiki/Help:Category" title="Help:Category">Categories</a>: <ul><li><a href="https://en.wikipedia.org/wiki/Category:Flynn%27s_taxonomy" title="Category:Flynn's taxonomy">Flynn's taxonomy</a></li><li><a href="https://en.wikipedia.org/wiki/Category:Classes_of_computers" title="Category:Classes of computers">Classes of computers</a></li></ul></div></div>				<div class="visualClear"></div>
							</div>
		
</body></html>
