<profile>
    <ReportVersion>
        <Version>2024.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>artix7</ProductFamily>
        <Part>xc7a35t-cpg236-1</Part>
        <TopModelName>master_audio_control</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <TargetInitiationInterval>1</TargetInitiationInterval>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>yes</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>13.955</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>50</Best-caseLatency>
            <Average-caseLatency>50</Average-caseLatency>
            <Worst-caseLatency>50</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.698 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.698 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.698 us</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>20</PipelineInitiationInterval>
            <PipelineDepth>51</PipelineDepth>
            <Interval-min>20</Interval-min>
            <Interval-max>20</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>Timing Violation</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>control.cpp:11</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>96</BRAM_18K>
            <DSP>27</DSP>
            <FF>4609</FF>
            <LUT>5846</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>100</BRAM_18K>
            <DSP>90</DSP>
            <FF>41600</FF>
            <LUT>20800</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>master_audio_control</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>master_audio_control</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>master_audio_control</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>master_audio_control</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>master_audio_control</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>master_audio_control</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>in_r_TDATA</name>
            <Object>in_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_r_TVALID</name>
            <Object>in_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_r_TREADY</name>
            <Object>in_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_TDATA</name>
            <Object>out_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_TVALID</name>
            <Object>out_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_TREADY</name>
            <Object>out_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>enable_distortion</name>
            <Object>enable_distortion</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>enable_echo</name>
            <Object>enable_echo</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>enable_eq</name>
            <Object>enable_eq</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>hard_clip_level</name>
            <Object>hard_clip_level</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>gain_low</name>
            <Object>gain_low</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>gain_mid</name>
            <Object>gain_mid</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>gain_high</name>
            <Object>gain_high</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="2">
            <ModuleName>master_audio_control</ModuleName>
            <BindInstances>temp1_fifo_U temp2_fifo_U icmp_ln29_fu_637_p2 x_1_fu_647_p3 sub_ln30_fu_655_p2 icmp_ln30_fu_665_p2 x_fu_732_p3 sparsemux_33_4_24_1_1_U8 sitodp_32s_64_6_no_dsp_1_U6 dmul_64ns_64ns_64_7_max_dsp_1_U5 sitodp_32s_64_6_no_dsp_1_U6 dadd_64ns_64ns_64_7_no_dsp_1_U4 icmp_ln142_fu_1026_p2 sub_ln142_fu_978_p2 icmp_ln142_1_fu_1031_p2 icmp_ln142_2_fu_984_p2 icmp_ln142_3_fu_990_p2 lshr_ln142_fu_1004_p2 tmp_3_fu_1100_p6 sub_ln142_1_fu_1014_p2 icmp_ln142_4_fu_1020_p2 shl_ln142_fu_1049_p2 tmp_3_fu_1100_p8 xor_ln142_fu_1061_p2 and_ln142_fu_1067_p2 or_ln142_fu_1073_p2 xor_ln142_1_fu_1079_p2 and_ln142_1_fu_1085_p2 sparsemux_9_3_24_1_1_U11 sub_ln142_2_fu_1123_p2 output_value_fu_1129_p3 grp_fu_719_p0 srem_17ns_17ns_17_21_1_U7 sitofp_32ns_32_6_no_dsp_1_U3 sitofp_32ns_32_6_no_dsp_1_U3 sitofp_32ns_32_6_no_dsp_1_U3 mul_24s_10ns_34_1_1_U18 icmp_ln27_fu_1699_p2 add_ln27_fu_1705_p2 select_ln27_fu_1711_p3 select_ln27_10_fu_1719_p3 mul_24s_11ns_35_1_1_U16 icmp_ln27_1_fu_1549_p2 add_ln27_1_fu_1738_p2 select_ln27_1_fu_1743_p3 select_ln27_15_fu_1749_p3 icmp_ln27_2_fu_1437_p2 add_ln27_2_fu_1443_p2 select_ln27_2_fu_1449_p3 select_ln27_16_fu_1457_p3 mul_24s_11ns_35_1_1_U12 icmp_ln27_3_fu_1203_p2 add_ln27_3_fu_1238_p2 select_ln27_3_fu_1243_p3 select_ln27_17_fu_1249_p3 mul_24s_10ns_34_1_1_U13 icmp_ln27_4_fu_1263_p2 add_ln27_4_fu_1268_p2 select_ln27_4_fu_1273_p3 select_ln27_18_fu_1280_p3 add_ln27_5_fu_1756_p2 add_ln27_6_fu_1291_p2 mul_24s_10s_34_1_1_U19 icmp_ln27_5_fu_1815_p2 add_ln27_9_fu_1821_p2 select_ln27_5_fu_1827_p3 select_ln27_19_fu_1835_p3 mul_24s_12ns_36_1_1_U17 icmp_ln27_6_fu_1762_p2 add_ln27_10_fu_1854_p2 select_ln27_6_fu_1859_p3 select_ln27_20_fu_1865_p3 icmp_ln27_7_fu_1634_p2 add_ln27_11_fu_1640_p2 select_ln27_7_fu_1646_p3 select_ln27_21_fu_1654_p3 mul_24s_12ns_36_1_1_U14 icmp_ln27_8_fu_1335_p2 add_ln27_12_fu_1472_p2 select_ln27_8_fu_1477_p3 select_ln27_22_fu_1483_p3 mul_24s_10s_34_1_1_U15 icmp_ln27_9_fu_1497_p2 add_ln27_13_fu_1502_p2 select_ln27_9_fu_1507_p3 select_ln27_23_fu_1514_p3 add_ln27_14_fu_1872_p2 add_ln27_15_fu_1525_p2 mul_24s_11s_35_1_1_U10 icmp_ln27_10_fu_925_p2 add_ln27_18_fu_1885_p2 select_ln27_11_fu_1890_p3 select_ln27_24_fu_1896_p3 icmp_ln27_11_fu_1994_p2 add_ln27_19_fu_2000_p2 select_ln27_12_fu_2006_p3 select_ln27_25_fu_2014_p3 mul_24s_11s_35_1_1_U20 icmp_ln27_12_fu_2046_p2 add_ln27_20_fu_2052_p2 select_ln27_13_fu_2073_p3 select_ln27_26_fu_2078_p3 mul_24s_10s_34_1_1_U9 icmp_ln27_13_fu_901_p2 add_ln27_21_fu_906_p2 select_ln27_14_fu_911_p3 select_ln27_27_fu_918_p3 add_ln27_22_fu_1907_p2 add_ln27_23_fu_2095_p2 sitofp_32ns_32_6_no_dsp_1_U3 fmul_32ns_32ns_32_4_max_dsp_1_U2 sitofp_32ns_32_6_no_dsp_1_U3 fmul_32ns_32ns_32_4_max_dsp_1_U2 fadd_32ns_32ns_32_7_full_dsp_1_U1 sitofp_32ns_32_6_no_dsp_1_U3 fmul_32ns_32ns_32_4_max_dsp_1_U2 fadd_32ns_32ns_32_7_full_dsp_1_U1 icmp_ln143_fu_2227_p2 sub_ln143_fu_2175_p2 icmp_ln143_1_fu_2232_p2 icmp_ln143_2_fu_2185_p2 icmp_ln143_3_fu_2191_p2 lshr_ln143_fu_2201_p2 select_ln143_fu_2207_p3 sub_ln143_1_fu_2215_p2 icmp_ln143_4_fu_2221_p2 shl_ln143_fu_2244_p2 tmp_25_fu_2295_p8 xor_ln143_fu_2256_p2 and_ln143_fu_2262_p2 or_ln143_fu_2268_p2 xor_ln143_1_fu_2274_p2 and_ln143_1_fu_2280_p2 sparsemux_9_3_24_1_1_U21 sub_ln143_2_fu_2317_p2 processed_sample_fu_2323_p3 echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_U echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13_U echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14_U echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15_U echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16_U echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17_U echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18_U echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19_U echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20_U echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21_U p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_10_U p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_11_U p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_12_U p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_13_U p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_14_U p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_15_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>master_audio_control</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>13.955</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>50</Best-caseLatency>
                    <Average-caseLatency>50</Average-caseLatency>
                    <Worst-caseLatency>50</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.698 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.698 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.698 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>20</PipelineInitiationInterval>
                    <PipelineDepth>51</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>control.cpp:11</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>96</BRAM_18K>
                    <AVAIL_BRAM>100</AVAIL_BRAM>
                    <UTIL_BRAM>96</UTIL_BRAM>
                    <DSP>27</DSP>
                    <AVAIL_DSP>90</AVAIL_DSP>
                    <UTIL_DSP>30</UTIL_DSP>
                    <FF>4609</FF>
                    <AVAIL_FF>41600</AVAIL_FF>
                    <UTIL_FF>11</UTIL_FF>
                    <LUT>5846</LUT>
                    <AVAIL_LUT>20800</AVAIL_LUT>
                    <UTIL_LUT>28</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp1_fifo_U" SOURCE="" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="temp1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp2_fifo_U" SOURCE="" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="temp2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln29_fu_637_p2" SOURCE="distortion.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="x_1_fu_647_p3" SOURCE="distortion.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="x_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln30_fu_655_p2" SOURCE="distortion.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln30_fu_665_p2" SOURCE="distortion.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="x_fu_732_p3" SOURCE="distortion.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="x" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_24_1_1_U8" SOURCE="echo.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="delayed_sample" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sitodp" DSP="0" ID="" IMPL="auto" LATENCY="5" LOOP="" OPTYPE="sitodp" PRAGMA="" RTLNAME="sitodp_32s_64_6_no_dsp_1_U6" SOURCE="echo.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_i3_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="6" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_7_max_dsp_1_U5" SOURCE="echo.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sitodp" DSP="0" ID="" IMPL="auto" LATENCY="5" LOOP="" OPTYPE="sitodp" PRAGMA="" RTLNAME="sitodp_32s_64_6_no_dsp_1_U6" SOURCE="echo.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_i_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U4" SOURCE="echo.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="val" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_fu_1026_p2" SOURCE="echo.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln142_fu_978_p2" SOURCE="echo.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln142" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_1_fu_1031_p2" SOURCE="echo.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln142_2_fu_984_p2" SOURCE="echo.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln142_3_fu_990_p2" SOURCE="echo.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln142_fu_1004_p2" SOURCE="echo.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln142" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="tmp_3_fu_1100_p6" SOURCE="echo.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln142" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln142_1_fu_1014_p2" SOURCE="echo.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln142_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln142_4_fu_1020_p2" SOURCE="echo.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln142_fu_1049_p2" SOURCE="echo.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln142" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="tmp_3_fu_1100_p8" SOURCE="echo.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln142_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln142_fu_1061_p2" SOURCE="echo.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln142" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln142_fu_1067_p2" SOURCE="echo.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln142" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln142_fu_1073_p2" SOURCE="echo.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln142" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln142_1_fu_1079_p2" SOURCE="echo.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln142_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln142_1_fu_1085_p2" SOURCE="echo.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln142_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_3_24_1_1_U11" SOURCE="echo.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln142_2_fu_1123_p2" SOURCE="echo.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln142_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="output_value_fu_1129_p3" SOURCE="echo.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="output_value" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_719_p0" SOURCE="echo.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op srem" DSP="0" ID="" IMPL="auto" LATENCY="20" LOOP="" OPTYPE="srem" PRAGMA="" RTLNAME="srem_17ns_17ns_17_21_1_U7" SOURCE="echo.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="srem_ln37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sitofp" DSP="0" ID="" IMPL="auto" LATENCY="5" LOOP="" OPTYPE="sitofp" PRAGMA="" RTLNAME="sitofp_32ns_32_6_no_dsp_1_U3" SOURCE="control.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="gain_low_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sitofp" DSP="0" ID="" IMPL="auto" LATENCY="5" LOOP="" OPTYPE="sitofp" PRAGMA="" RTLNAME="sitofp_32ns_32_6_no_dsp_1_U3" SOURCE="control.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="gain_mid_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sitofp" DSP="0" ID="" IMPL="auto" LATENCY="5" LOOP="" OPTYPE="sitofp" PRAGMA="" RTLNAME="sitofp_32ns_32_6_no_dsp_1_U3" SOURCE="control.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="gain_high_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_10ns_34_1_1_U18" SOURCE="eq.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln27_fu_1699_p2" SOURCE="eq.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_fu_1705_p2" SOURCE="eq.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln27_fu_1711_p3" SOURCE="eq.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln27_10_fu_1719_p3" SOURCE="eq.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln27_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_11ns_35_1_1_U16" SOURCE="eq.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln27_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln27_1_fu_1549_p2" SOURCE="eq.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln27_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_1_fu_1738_p2" SOURCE="eq.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln27_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln27_1_fu_1743_p3" SOURCE="eq.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln27_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln27_15_fu_1749_p3" SOURCE="eq.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln27_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln27_2_fu_1437_p2" SOURCE="eq.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln27_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_2_fu_1443_p2" SOURCE="eq.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln27_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln27_2_fu_1449_p3" SOURCE="eq.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln27_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln27_16_fu_1457_p3" SOURCE="eq.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln27_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_11ns_35_1_1_U12" SOURCE="eq.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln27_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln27_3_fu_1203_p2" SOURCE="eq.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln27_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_3_fu_1238_p2" SOURCE="eq.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln27_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln27_3_fu_1243_p3" SOURCE="eq.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln27_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln27_17_fu_1249_p3" SOURCE="eq.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln27_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_10ns_34_1_1_U13" SOURCE="eq.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln27_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln27_4_fu_1263_p2" SOURCE="eq.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln27_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_4_fu_1268_p2" SOURCE="eq.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln27_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln27_4_fu_1273_p3" SOURCE="eq.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln27_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln27_18_fu_1280_p3" SOURCE="eq.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln27_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_5_fu_1756_p2" SOURCE="eq.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln27_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_6_fu_1291_p2" SOURCE="eq.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln27_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_10s_34_1_1_U19" SOURCE="eq.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln27_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln27_5_fu_1815_p2" SOURCE="eq.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln27_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_9_fu_1821_p2" SOURCE="eq.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln27_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln27_5_fu_1827_p3" SOURCE="eq.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln27_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln27_19_fu_1835_p3" SOURCE="eq.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln27_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_12ns_36_1_1_U17" SOURCE="eq.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln27_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln27_6_fu_1762_p2" SOURCE="eq.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln27_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_10_fu_1854_p2" SOURCE="eq.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln27_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln27_6_fu_1859_p3" SOURCE="eq.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln27_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln27_20_fu_1865_p3" SOURCE="eq.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln27_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln27_7_fu_1634_p2" SOURCE="eq.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln27_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_11_fu_1640_p2" SOURCE="eq.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln27_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln27_7_fu_1646_p3" SOURCE="eq.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln27_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln27_21_fu_1654_p3" SOURCE="eq.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln27_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_12ns_36_1_1_U14" SOURCE="eq.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln27_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln27_8_fu_1335_p2" SOURCE="eq.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln27_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_12_fu_1472_p2" SOURCE="eq.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln27_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln27_8_fu_1477_p3" SOURCE="eq.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln27_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln27_22_fu_1483_p3" SOURCE="eq.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln27_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_10s_34_1_1_U15" SOURCE="eq.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln27_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln27_9_fu_1497_p2" SOURCE="eq.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln27_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_13_fu_1502_p2" SOURCE="eq.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln27_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln27_9_fu_1507_p3" SOURCE="eq.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln27_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln27_23_fu_1514_p3" SOURCE="eq.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln27_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_14_fu_1872_p2" SOURCE="eq.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln27_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_15_fu_1525_p2" SOURCE="eq.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln27_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_11s_35_1_1_U10" SOURCE="eq.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln27_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln27_10_fu_925_p2" SOURCE="eq.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln27_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_18_fu_1885_p2" SOURCE="eq.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln27_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln27_11_fu_1890_p3" SOURCE="eq.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln27_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln27_24_fu_1896_p3" SOURCE="eq.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln27_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln27_11_fu_1994_p2" SOURCE="eq.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln27_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_19_fu_2000_p2" SOURCE="eq.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln27_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln27_12_fu_2006_p3" SOURCE="eq.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln27_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln27_25_fu_2014_p3" SOURCE="eq.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln27_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_11s_35_1_1_U20" SOURCE="eq.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln27_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln27_12_fu_2046_p2" SOURCE="eq.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln27_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_20_fu_2052_p2" SOURCE="eq.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln27_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln27_13_fu_2073_p3" SOURCE="eq.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln27_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln27_26_fu_2078_p3" SOURCE="eq.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln27_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_10s_34_1_1_U9" SOURCE="eq.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln27_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln27_13_fu_901_p2" SOURCE="eq.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln27_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_21_fu_906_p2" SOURCE="eq.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln27_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln27_14_fu_911_p3" SOURCE="eq.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln27_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln27_27_fu_918_p3" SOURCE="eq.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln27_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_22_fu_1907_p2" SOURCE="eq.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln27_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_23_fu_2095_p2" SOURCE="eq.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln27_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sitofp" DSP="0" ID="" IMPL="auto" LATENCY="5" LOOP="" OPTYPE="sitofp" PRAGMA="" RTLNAME="sitofp_32ns_32_6_no_dsp_1_U3" SOURCE="eq.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_i22_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U2" SOURCE="eq.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_i23_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sitofp" DSP="0" ID="" IMPL="auto" LATENCY="5" LOOP="" OPTYPE="sitofp" PRAGMA="" RTLNAME="sitofp_32ns_32_6_no_dsp_1_U3" SOURCE="eq.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_i18_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U2" SOURCE="eq.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_i19_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1" SOURCE="eq.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="add_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sitofp" DSP="0" ID="" IMPL="auto" LATENCY="5" LOOP="" OPTYPE="sitofp" PRAGMA="" RTLNAME="sitofp_32ns_32_6_no_dsp_1_U3" SOURCE="eq.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_i_i1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U2" SOURCE="eq.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_i_i1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1" SOURCE="eq.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="val_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_fu_2227_p2" SOURCE="eq.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln143_fu_2175_p2" SOURCE="eq.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln143" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_1_fu_2232_p2" SOURCE="eq.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln143_2_fu_2185_p2" SOURCE="eq.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln143_3_fu_2191_p2" SOURCE="eq.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln143_fu_2201_p2" SOURCE="eq.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln143" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln143_fu_2207_p3" SOURCE="eq.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln143" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln143_1_fu_2215_p2" SOURCE="eq.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln143_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln143_4_fu_2221_p2" SOURCE="eq.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln143_fu_2244_p2" SOURCE="eq.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln143" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="tmp_25_fu_2295_p8" SOURCE="eq.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln143_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln143_fu_2256_p2" SOURCE="eq.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln143" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_fu_2262_p2" SOURCE="eq.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln143" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_fu_2268_p2" SOURCE="eq.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln143" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln143_1_fu_2274_p2" SOURCE="eq.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln143_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_1_fu_2280_p2" SOURCE="eq.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln143_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_3_24_1_1_U21" SOURCE="eq.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln143_2_fu_2317_p2" SOURCE="eq.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln143_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="processed_sample_fu_2323_p3" SOURCE="eq.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="processed_sample" VISIBLE="false"/>
                <BindNode BINDTYPE="storage" BRAM="6" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_U" SOURCE="" STORAGESIZE="24 3000 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="6" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13_U" SOURCE="" STORAGESIZE="24 3000 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="6" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14_U" SOURCE="" STORAGESIZE="24 3000 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="6" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15_U" SOURCE="" STORAGESIZE="24 3000 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="6" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16_U" SOURCE="" STORAGESIZE="24 3000 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="6" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17_U" SOURCE="" STORAGESIZE="24 3000 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="6" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18_U" SOURCE="" STORAGESIZE="24 3000 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="6" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19_U" SOURCE="" STORAGESIZE="24 3000 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="6" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20_U" SOURCE="" STORAGESIZE="24 3000 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="6" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21_U" SOURCE="" STORAGESIZE="24 3000 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="6" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_10_U" SOURCE="" STORAGESIZE="24 3000 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="6" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_11_U" SOURCE="" STORAGESIZE="24 3000 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="6" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_12_U" SOURCE="" STORAGESIZE="24 3000 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="6" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_13_U" SOURCE="" STORAGESIZE="24 3000 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="6" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_14_U" SOURCE="" STORAGESIZE="24 3000 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="6" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_15_U" SOURCE="" STORAGESIZE="24 3000 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_15" VISIBLE="true"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_csim code_analyzer="1"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="in" index="0" direction="in" srcType="stream&lt;axis_sample, 0&gt;&amp;" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="in_r" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out" index="1" direction="out" srcType="stream&lt;axis_sample, 0&gt;&amp;" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="out_r" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="enable_distortion" index="2" direction="in" srcType="bool" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="enable_distortion" name="enable_distortion" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="enable_echo" index="3" direction="in" srcType="bool" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="enable_echo" name="enable_echo" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="enable_eq" index="4" direction="in" srcType="bool" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="enable_eq" name="enable_eq" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="hard_clip_level" index="5" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="hard_clip_level" name="hard_clip_level" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="gain_low" index="6" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="gain_low" name="gain_low" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="gain_mid" index="7" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="gain_mid" name="gain_mid" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="gain_high" index="8" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="gain_high" name="gain_high" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">in_r:out_r</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="in_r" type="axi4stream" busTypeName="axis" mode="slave" direction="in" dataWidth="64" portPrefix="in_r_">
            <ports>
                <port>in_r_TDATA</port>
                <port>in_r_TREADY</port>
                <port>in_r_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_r" type="axi4stream" busTypeName="axis" mode="master" direction="out" dataWidth="64" portPrefix="out_r_">
            <ports>
                <port>out_r_TDATA</port>
                <port>out_r_TREADY</port>
                <port>out_r_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="enable_distortion" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="enable_distortion">DATA</portMap>
            </portMaps>
            <ports>
                <port>enable_distortion</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="enable_distortion"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="enable_echo" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="enable_echo">DATA</portMap>
            </portMaps>
            <ports>
                <port>enable_echo</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="enable_echo"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="enable_eq" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="enable_eq">DATA</portMap>
            </portMaps>
            <ports>
                <port>enable_eq</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="enable_eq"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="hard_clip_level" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="hard_clip_level">DATA</portMap>
            </portMaps>
            <ports>
                <port>hard_clip_level</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="hard_clip_level"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="gain_low" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="gain_low">DATA</portMap>
            </portMaps>
            <ports>
                <port>gain_low</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="gain_low"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="gain_mid" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="gain_mid">DATA</portMap>
            </portMaps>
            <ports>
                <port>gain_mid</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="gain_mid"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="gain_high" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="gain_high">DATA</portMap>
            </portMaps>
            <ports>
                <port>gain_high</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="gain_high"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AXIS">
                <table>
                    <keys size="6">Interface, Direction, Register Mode, TDATA, TREADY, TVALID</keys>
                    <column name="in_r">in, both, 64, 1, 1</column>
                    <column name="out_r">out, both, 64, 1, 1</column>
                </table>
            </item>
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="enable_distortion">ap_none, in, 1</column>
                    <column name="enable_echo">ap_none, in, 1</column>
                    <column name="enable_eq">ap_none, in, 1</column>
                    <column name="gain_high">ap_none, in, 32</column>
                    <column name="gain_low">ap_none, in, 32</column>
                    <column name="gain_mid">ap_none, in, 32</column>
                    <column name="hard_clip_level">ap_none, in, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="in">in, stream&lt;axis_sample 0&gt;&amp;</column>
                    <column name="out">out, stream&lt;axis_sample 0&gt;&amp;</column>
                    <column name="enable_distortion">in, bool</column>
                    <column name="enable_echo">in, bool</column>
                    <column name="enable_eq">in, bool</column>
                    <column name="hard_clip_level">in, int</column>
                    <column name="gain_low">in, int</column>
                    <column name="gain_mid">in, int</column>
                    <column name="gain_high">in, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="in">in_r, interface</column>
                    <column name="out">out_r, interface</column>
                    <column name="enable_distortion">enable_distortion, port</column>
                    <column name="enable_echo">enable_echo, port</column>
                    <column name="enable_eq">enable_eq, port</column>
                    <column name="hard_clip_level">hard_clip_level, port</column>
                    <column name="gain_low">gain_low, port</column>
                    <column name="gain_mid">gain_mid, port</column>
                    <column name="gain_high">gain_high, port</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="interface" location="control.cpp:9" status="valid" parentFunction="master_audio_control" variable="in" isDirective="0" options="axis port=in"/>
        <Pragma type="interface" location="control.cpp:10" status="valid" parentFunction="master_audio_control" variable="out" isDirective="0" options="axis port=out"/>
        <Pragma type="pipeline" location="control.cpp:11" status="valid" parentFunction="master_audio_control" variable="" isDirective="0" options="II=1"/>
        <Pragma type="stream" location="control.cpp:15" status="valid" parentFunction="master_audio_control" variable="temp1" isDirective="0" options="variable=temp1 depth=8"/>
        <Pragma type="stream" location="control.cpp:16" status="valid" parentFunction="master_audio_control" variable="temp2" isDirective="0" options="variable=temp2 depth=8"/>
        <Pragma type="stream" location="control.cpp:17" status="valid" parentFunction="master_audio_control" variable="temp3" isDirective="0" options="variable=temp3 depth=8"/>
        <Pragma type="interface" location="distortion.cpp:12" status="valid" parentFunction="distortion" variable="in" isDirective="0" options="axis port=in"/>
        <Pragma type="interface" location="distortion.cpp:13" status="valid" parentFunction="distortion" variable="out" isDirective="0" options="axis port=out"/>
        <Pragma type="pipeline" location="distortion.cpp:14" status="valid" parentFunction="distortion" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="echo.cpp:10" status="valid" parentFunction="echo" variable="in" isDirective="0" options="axis port=in"/>
        <Pragma type="interface" location="echo.cpp:11" status="valid" parentFunction="echo" variable="out" isDirective="0" options="axis port=out"/>
        <Pragma type="pipeline" location="echo.cpp:12" status="valid" parentFunction="echo" variable="" isDirective="0" options="II=1"/>
        <Pragma type="array_partition" location="echo.cpp:15" status="valid" parentFunction="echo" variable="delay_buffer" isDirective="0" options="variable=delay_buffer cyclic factor=16"/>
        <Pragma type="pipeline" location="eq.cpp:18" status="valid" parentFunction="fir_filter" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="eq.cpp:35" status="valid" parentFunction="eq_3band" variable="in" isDirective="0" options="axis port=in"/>
        <Pragma type="interface" location="eq.cpp:36" status="valid" parentFunction="eq_3band" variable="out" isDirective="0" options="axis port=out"/>
        <Pragma type="pipeline" location="eq.cpp:37" status="valid" parentFunction="eq_3band" variable="" isDirective="0" options="II=1"/>
        <Pragma type="array_partition" location="eq.cpp:48" status="valid" parentFunction="eq_3band" variable="delay_low" isDirective="0" options="variable=delay_low complete"/>
        <Pragma type="array_partition" location="eq.cpp:49" status="valid" parentFunction="eq_3band" variable="delay_mid" isDirective="0" options="variable=delay_mid complete"/>
        <Pragma type="array_partition" location="eq.cpp:50" status="valid" parentFunction="eq_3band" variable="delay_high" isDirective="0" options="variable=delay_high complete"/>
    </PragmaReport>
</profile>

