// Seed: 3689284086
module module_0;
  assign id_1[1-1] = id_1;
  assign module_1.id_3 = 0;
  assign id_1[1] = 1;
endmodule
module module_1 (
    output supply1 id_0,
    input supply1 id_1,
    output wor id_2,
    output supply0 id_3,
    output supply0 id_4,
    input wor id_5,
    output uwire id_6,
    output uwire id_7,
    input wand id_8,
    output tri id_9,
    output supply0 id_10
);
  wire id_12;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wire id_0,
    input wor id_1,
    input wire id_2,
    output tri1 id_3,
    input supply1 id_4,
    output wor id_5,
    input wor id_6,
    output uwire id_7,
    output uwire id_8,
    input tri id_9,
    input tri id_10,
    input supply1 id_11,
    output supply1 id_12,
    input supply1 id_13,
    input tri0 id_14,
    output wand id_15,
    input wire id_16,
    output uwire id_17,
    output tri0 id_18,
    output supply1 id_19,
    input tri id_20,
    input wor id_21
);
  module_0 modCall_1 ();
endmodule
