2024-03-24 09:01:37 [INFO] [task_scheduler.cc:160] Initializing Task #10: "fused_layout_transform_nn_batch_flatten"
2024-03-24 09:01:37 [INFO] [task_scheduler.cc:35] 
# from tvm.script import ir as I
# from tvm.script import tir as T

@I.ir_module
class Module:
    @T.prim_func
    def main(p0: T.Buffer((T.int64(1), T.int64(64), T.int64(6), T.int64(6), T.int64(4)), "float32"), tensor: T.Buffer((T.int64(1), T.int64(9216)), "float32")):
        T.func_attr({"tir.noalias": T.bool(True)})
        # with T.block("root"):
        T_layout_trans = T.alloc_buffer((T.int64(1), T.int64(256), T.int64(6), T.int64(6)))
        for ax0, ax1, ax2, ax3 in T.grid(T.int64(1), T.int64(256), T.int64(6), T.int64(6)):
            with T.block("T_layout_trans"):
                v_ax0, v_ax1, v_ax2, v_ax3 = T.axis.remap("SSSS", [ax0, ax1, ax2, ax3])
                T.reads(p0[v_ax0, v_ax1 // T.int64(4), v_ax2, v_ax3, v_ax1 % T.int64(4)])
                T.writes(T_layout_trans[v_ax0, v_ax1, v_ax2, v_ax3])
                T.block_attr({"dst_layout": "NCHW", "input_shape": [1, 64, 6, 6, 4], "schedule_rule": "None", "src_layout": "NCHW4c"})
                T_layout_trans[v_ax0, v_ax1, v_ax2, v_ax3] = T.if_then_else(v_ax0 < T.int64(1) and v_ax1 < T.int64(256) and v_ax2 < T.int64(6) and v_ax3 < T.int64(6), p0[v_ax0, v_ax1 // T.int64(4), v_ax2, v_ax3, v_ax1 % T.int64(4)], T.float32(0))
        for ax0, ax1 in T.grid(T.int64(1), T.int64(9216)):
            with T.block("tensor"):
                v_ax0, v_ax1 = T.axis.remap("SS", [ax0, ax1])
                T.reads(T_layout_trans[v_ax0, v_ax1 % T.int64(9216) // T.int64(36), v_ax1 % T.int64(36) // T.int64(6), v_ax1 % T.int64(6)])
                T.writes(tensor[v_ax0, v_ax1])
                tensor[v_ax0, v_ax1] = T_layout_trans[v_ax0, v_ax1 % T.int64(9216) // T.int64(36), v_ax1 % T.int64(36) // T.int64(6), v_ax1 % T.int64(6)]
2024-03-24 09:01:37 [INFO] [task_scheduler.cc:164] Total 1 design space(s) generated
2024-03-24 09:01:37 [INFO] [task_scheduler.cc:170] Design space #0:
# from tvm.script import ir as I
# from tvm.script import tir as T

@I.ir_module
class Module:
    @T.prim_func
    def main(p0: T.Buffer((T.int64(1), T.int64(64), T.int64(6), T.int64(6), T.int64(4)), "float32"), tensor: T.Buffer((T.int64(1), T.int64(9216)), "float32")):
        T.func_attr({"tir.noalias": T.bool(True)})
        with T.block("root"):
            T.reads()
            T.writes()
            T.block_attr({"meta_schedule.parallel": 128, "meta_schedule.vectorize": 64})
            T_layout_trans = T.alloc_buffer((T.int64(1), T.int64(256), T.int64(6), T.int64(6)))
            for ax0, ax1, ax2, ax3 in T.grid(T.int64(1), T.int64(256), T.int64(6), T.int64(6)):
                with T.block("T_layout_trans"):
                    v_ax0, v_ax1, v_ax2, v_ax3 = T.axis.remap("SSSS", [ax0, ax1, ax2, ax3])
                    T.reads(p0[v_ax0, v_ax1 // T.int64(4), v_ax2, v_ax3, v_ax1 % T.int64(4)])
                    T.writes(T_layout_trans[v_ax0, v_ax1, v_ax2, v_ax3])
                    T.block_attr({"dst_layout": "NCHW", "input_shape": [1, 64, 6, 6, 4], "schedule_rule": "None", "src_layout": "NCHW4c"})
                    T_layout_trans[v_ax0, v_ax1, v_ax2, v_ax3] = T.if_then_else(v_ax0 < T.int64(1) and v_ax1 < T.int64(256) and v_ax2 < T.int64(6) and v_ax3 < T.int64(6), p0[v_ax0, v_ax1 // T.int64(4), v_ax2, v_ax3, v_ax1 % T.int64(4)], T.float32(0))
            for ax0, ax1 in T.grid(T.int64(1), T.int64(9216)):
                with T.block("tensor"):
                    v_ax0, v_ax1 = T.axis.remap("SS", [ax0, ax1])
                    T.reads(T_layout_trans[v_ax0, v_ax1 % T.int64(9216) // T.int64(36), v_ax1 % T.int64(36) // T.int64(6), v_ax1 % T.int64(6)])
                    T.writes(tensor[v_ax0, v_ax1])
                    tensor[v_ax0, v_ax1] = T_layout_trans[v_ax0, v_ax1 % T.int64(9216) // T.int64(36), v_ax1 % T.int64(36) // T.int64(6), v_ax1 % T.int64(6)]
b0 = sch.get_block(name="root", func_name="main")
sch.annotate(block_or_loop=b0, ann_key="meta_schedule.parallel", ann_val=128)
sch.annotate(block_or_loop=b0, ann_key="meta_schedule.vectorize", ann_val=64)
2024-03-24 09:07:17 [INFO] [evolutionary_search.cc:713] Generating candidates......
2024-03-24 09:07:17 [INFO] [evolutionary_search.cc:715] Picked top 0 candidate(s) from database
2024-03-24 09:07:17 [INFO] [evolutionary_search.cc:533] Sample-Init-Population summary:
Postproc #0 [meta_schedule.DisallowDynamicLoop(0x63f1dc7f45a8)]: 0 failure(s)
Postproc #1 [meta_schedule.RewriteParallelVectorizeUnroll(0x63f1dcd69d58)]: 0 failure(s)
Postproc #2 [meta_schedule.RewriteReductionBlock(0x63f1dc9d5fd8)]: 0 failure(s)
Postproc #3 [meta_schedule.RewriteLayout(0x63f1dcebb2e8)]: 0 failure(s)
2024-03-24 09:07:17 [INFO] [evolutionary_search.cc:723] Sampled 512 candidate(s)
2024-03-24 09:07:17 [INFO] [evolutionary_search.cc:621] Evolve iter #0 done. Summary:
Postproc #0 [meta_schedule.DisallowDynamicLoop(0x63f1dc7f45a8)]: 0 failure(s)
Postproc #1 [meta_schedule.RewriteParallelVectorizeUnroll(0x63f1dcd69d58)]: 0 failure(s)
Postproc #2 [meta_schedule.RewriteReductionBlock(0x63f1dc9d5fd8)]: 0 failure(s)
Postproc #3 [meta_schedule.RewriteLayout(0x63f1dcebb2e8)]: 0 failure(s)
2024-03-24 09:07:17 [INFO] [evolutionary_search.cc:621] Evolve iter #1 done. Summary:
Postproc #0 [meta_schedule.DisallowDynamicLoop(0x63f1dc7f45a8)]: 0 failure(s)
Postproc #1 [meta_schedule.RewriteParallelVectorizeUnroll(0x63f1dcd69d58)]: 0 failure(s)
Postproc #2 [meta_schedule.RewriteReductionBlock(0x63f1dc9d5fd8)]: 0 failure(s)
Postproc #3 [meta_schedule.RewriteLayout(0x63f1dcebb2e8)]: 0 failure(s)
2024-03-24 09:07:17 [INFO] [evolutionary_search.cc:621] Evolve iter #2 done. Summary:
Postproc #0 [meta_schedule.DisallowDynamicLoop(0x63f1dc7f45a8)]: 0 failure(s)
Postproc #1 [meta_schedule.RewriteParallelVectorizeUnroll(0x63f1dcd69d58)]: 0 failure(s)
Postproc #2 [meta_schedule.RewriteReductionBlock(0x63f1dc9d5fd8)]: 0 failure(s)
Postproc #3 [meta_schedule.RewriteLayout(0x63f1dcebb2e8)]: 0 failure(s)
2024-03-24 09:07:18 [INFO] [evolutionary_search.cc:621] Evolve iter #3 done. Summary:
Postproc #0 [meta_schedule.DisallowDynamicLoop(0x63f1dc7f45a8)]: 0 failure(s)
Postproc #1 [meta_schedule.RewriteParallelVectorizeUnroll(0x63f1dcd69d58)]: 0 failure(s)
Postproc #2 [meta_schedule.RewriteReductionBlock(0x63f1dc9d5fd8)]: 0 failure(s)
Postproc #3 [meta_schedule.RewriteLayout(0x63f1dcebb2e8)]: 0 failure(s)
2024-03-24 09:07:18 [INFO] [evolutionary_search.cc:649] Scores of the best 1 candidates:
[1 : 1]:	0.3751
2024-03-24 09:07:18 [INFO] [evolutionary_search.cc:727] Got 1 candidate(s) with evolutionary search
2024-03-24 09:07:18 [INFO] [evolutionary_search.cc:730] Sending 1 candidates(s) for measurement
2024-03-24 09:10:37 [INFO] [task_scheduler.cc:131] [Task #10: fused_layout_transform_nn_batch_flatten] Trial #1: GFLOPs: 0.0001. Time: 6.7776 us. Best GFLOPs: 0.0001
