Warning: There are 148 input ports missing set_input_delay.
Warning: There are 150 output ports missing set_output_delay.
Warning: There are 16409 unclocked register/latch pins.
Warning: There are 16559 unconstrained endpoints.
Startpoint: io_almostEmptyLevel[1] (input port clocked by clock)
Endpoint: io_almostEmpty (output port clocked by clock)
Path Group: clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.00    1.00 v input external delay
   0.00    1.00 v io_almostEmptyLevel[1] (in)
   0.03    1.03 v _41854_/ZN (XNOR2_X1)
   0.02    1.05 ^ _41855_/ZN (OAI21_X1)
   0.02    1.07 v _41859_/ZN (AOI21_X1)
   0.07    1.14 ^ _41860_/ZN (AOI221_X1)
   0.02    1.16 v _41864_/ZN (OAI21_X1)
   0.02    1.19 ^ _41866_/ZN (OAI211_X1)
   0.01    1.20 v _41867_/ZN (AOI21_X1)
   0.00    1.20 v io_almostEmpty (out)
           1.20   data arrival time

   5.00    5.00   clock clock (rise edge)
   0.00    5.00   clock network delay (ideal)
   0.00    5.00   clock reconvergence pessimism
  -1.00    4.00   output external delay
           4.00   data required time
---------------------------------------------------------
           4.00   data required time
          -1.20   data arrival time
---------------------------------------------------------
           2.80   slack (MET)


