0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sim_1/new/ALU_tb.v,1713801802,verilog,,,,ALU_tb,,,,,,,,
C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sim_1/new/Control_Unit_Top_tb.v,1713975556,verilog,,,,Control_Unit_Top_tb,,,,,,,,
C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sim_1/new/Data_Memory_tb.v,1713954875,verilog,,,,Data_Memory_tb,,,,,,,,
C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sim_1/new/PC_Adder_tb.v,1713977636,verilog,,,,PC_Adder_tb,,,,,,,,
C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sim_1/new/PC_tb.v,1713957227,verilog,,,,PC_tb,,,,,,,,
C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sim_1/new/RISCV_Single_Cycle_Processor_Top_tb.v,1714041025,verilog,,,,RISCV_Single_Cycle_Processor_Top_tb,,,,,,,,
C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sim_1/new/Register_files_tb.v,1713959802,verilog,,,,Register_files_tb,,,,,,,,
C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sim_1/new/Sign_Extend_tb.v,1713895049,verilog,,,,Sign_Extend_tb,,,,,,,,
C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sim_1/new/alu_decoder_tb.v,1713974269,verilog,,,,alu_decoder_tb,,,,,,,,
C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sim_1/new/instruction_memory_tb.v,1713956370,verilog,,,,instruction_memory_tb,,,,,,,,
C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sim_1/new/main_decoder_tb.v,1713876574,verilog,,,,main_decoder_tb,,,,,,,,
C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/ALU.v,1713533686,verilog,,C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Control_Unit_Top.v,,ALU,,,,,,,,
C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Control_Unit_Top.v,1713974543,verilog,,C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Data_Memory.v,,Control_Unit_Top,,,,,,,,
C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Data_Memory.v,1714045596,verilog,,C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Mux.v,,Data_Memory,,,,,,,,
C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Mux.v,1714061237,verilog,,C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC.v,,Mux,,,,,,,,
C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC.v,1713959851,verilog,,C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC_Adder.v,,PCounter,,,,,,,,
C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC_Adder.v,1713977221,verilog,,C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/RISCV_Single_Cycle_Processor_Top.v,,PC_Adder,,,,,,,,
C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/RISCV_Single_Cycle_Processor_Top.v,1714061139,verilog,,C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Register_files.v,C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC.v;C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v;C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Register_files.v;C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Sign_Extend.v;C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/ALU.v;C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Control_Unit_Top.v;C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Data_Memory.v;C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC_Adder.v;C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Mux.v,RISCV_Single_Cycle_Processor_Top,,,,,,,,
C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Register_files.v,1714062608,verilog,,C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Sign_Extend.v,,Register_files,,,,,,,,
C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Sign_Extend.v,1714044818,verilog,,C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/alu_decoder.v,,Sign_Extend,,,,,,,,
C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/alu_decoder.v,1713975759,verilog,,C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v,,alu_decoder,,,,,,,,
C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v,1714065710,verilog,,C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/main_decoder.v,,instruction_memory,,,,,,,,
C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/main_decoder.v,1713973629,verilog,,C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sim_1/new/RISCV_Single_Cycle_Processor_Top_tb.v,,main_decoder,,,,,,,,
