ISim log file
Running: /home/brayan/work01-ramdp-grupo-03/src/TB_ram_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /home/brayan/work01-ramdp-grupo-03/src/TB_ram_isim_beh.wdb 
ISim P.20131013 (signature 0xfbc00daa)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "/home/brayan/work01-ramdp-grupo-03/src/TB_ram.v" Line 29.  For instance TB_ram/uut/, width 17 of formal port addr_in is not equal to width 15 of actual variable addr_in. 
WARNING: File "/home/brayan/work01-ramdp-grupo-03/src/TB_ram.v" Line 32.  For instance TB_ram/uut/, width 17 of formal port addr_out is not equal to width 15 of actual variable addr_out. 
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
