head	1.1;
access;
symbols
	binutils-2_24-branch:1.1.0.20
	binutils-2_24-branchpoint:1.1
	binutils-2_21_1:1.1
	binutils-2_23_2:1.1
	binutils-2_23_1:1.1
	binutils-2_23:1.1
	binutils-2_23-branch:1.1.0.18
	binutils-2_23-branchpoint:1.1
	binutils-2_22_branch:1.1.0.16
	binutils-2_22:1.1
	binutils-2_22-branch:1.1.0.14
	binutils-2_22-branchpoint:1.1
	binutils-2_21:1.1
	binutils-2_21-branch:1.1.0.12
	binutils-2_21-branchpoint:1.1
	binutils-2_20_1:1.1
	binutils-2_20:1.1
	binutils-arc-20081103-branch:1.1.0.10
	binutils-arc-20081103-branchpoint:1.1
	binutils-2_20-branch:1.1.0.8
	binutils-2_20-branchpoint:1.1
	dje-cgen-play1-branch:1.1.0.6
	dje-cgen-play1-branchpoint:1.1
	arc-20081103-branch:1.1.0.4
	arc-20081103-branchpoint:1.1
	binutils-2_19_1:1.1
	binutils-2_19:1.1
	binutils-2_19-branch:1.1.0.2
	binutils-2_19-branchpoint:1.1
	binutils_latest_snapshot:1.1;
locks; strict;
comment	@# @;


1.1
date	2007.08.29.19.42.36;	author hjl;	state Exp;
branches;
next	;


desc
@@


1.1
log
@2007-08-29  H.J. Lu  <hongjiu.lu@@intel.com>

	* gas/i386/i386.exp: Run x86-64-reg and x86-64-reg-intel.

	* gas/i386/x86-64-reg.s: New. Add tests for instructions
	with one register operand.
	* gas/i386/x86-64-reg-intel.d: Likewise.
	* gas/i386/x86-64-reg.d: Likewise.
@
text
@# Check 64bit instructions with one register operand

	.text
_start:
psrlw $2, %mm6
psrlw $2, %xmm10
psraw $2, %mm6
psraw $2, %xmm10
psllw $2, %mm6
psllw $2, %xmm10
psrld $2, %mm6
psrld $2, %xmm10
psrad $2, %mm6
psrad $2, %xmm10
pslld $2, %mm6
pslld $2, %xmm10
psrlq $2, %mm6
psrlq $2, %xmm10
psrldq $2, %xmm10
psllq $2, %mm6
psllq $2, %xmm10
pslldq $2, %xmm10

.intel_syntax noprefix
psrlw mm6, 2
psrlw xmm2, 2
psraw mm6, 2
psraw xmm2, 2
psllw mm6, 2
psllw xmm2, 2
psrld mm6, 2
psrld xmm2, 2
psrad mm6, 2
psrad xmm2, 2
pslld mm6, 2
pslld xmm2, 2
psrlq mm6, 2
psrlq xmm2, 2
psrldq xmm2, 2
psllq mm6, 2
psllq xmm2, 2
pslldq xmm2, 2

.p2align 4,0
@
