

================================================================
== Vitis HLS Report for 'Self_attention_Pipeline_l_j_init2'
================================================================
* Date:           Sat Sep  2 22:24:36 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.743 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_j_init2  |       64|       64|         1|          1|          1|    64|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     25|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     27|    -|
|Register         |        -|    -|       9|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       9|     52|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln143_fu_60_p2   |         +|   0|  0|  14|           7|           1|
    |icmp_ln143_fu_54_p2  |      icmp|   0|  0|  11|           7|           8|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  25|          14|           9|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_done_int                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_init2_1  |   9|          2|    7|         14|
    |j_init2_fu_28               |   9|          2|    7|         14|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  27|          6|   15|         30|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------+---+----+-----+-----------+
    |      Name     | FF| LUT| Bits| Const Bits|
    +---------------+---+----+-----+-----------+
    |ap_CS_fsm      |  1|   0|    1|          0|
    |ap_done_reg    |  1|   0|    1|          0|
    |j_init2_fu_28  |  7|   0|    7|          0|
    +---------------+---+----+-----+-----------+
    |Total          |  9|   0|    9|          0|
    +---------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+-----------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+--------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_j_init2|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_j_init2|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_j_init2|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_j_init2|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_j_init2|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_j_init2|  return value|
|v64_address0  |  out|    6|   ap_memory|                                v64|         array|
|v64_ce0       |  out|    1|   ap_memory|                                v64|         array|
|v64_we0       |  out|    1|   ap_memory|                                v64|         array|
|v64_d0        |  out|   32|   ap_memory|                                v64|         array|
+--------------+-----+-----+------------+-----------------------------------+--------------+

