================================================================
== Design Size Report
================================================================

* Total Instructions per Compilation Phase
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Phase         | Step                        | Instructions | Description                                                                            |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Compile/Link  |                             |  6,673       | After all functions are compiled and linked into a single design                       |
|               |                             |              |                                                                                        |
| Unroll/Inline |                             |              | After user unroll and inline pragmas are applied                                       |
|               | (1) unroll                  | 18,430       | user unroll pragmas are applied                                                        |
|               | (2) simplification          |  7,920       | simplification of applied user unroll pragmas                                          |
|               | (3) inline                  |  7,740       | user inline pragmas are applied                                                        |
|               | (4) simplification          |  7,560       | simplification of applied user inline pragmas                                          |
|               |                             |              |                                                                                        |
| Array/Struct  |                             |              | After user array partition and struct aggregate/disaggregate pragmas are applied       |
|               | (1) array partition         |  8,911       | user array partition pragmas are applied                                               |
|               | (2) simplification          |  7,771       | simplification of applied user array partition & struct aggregate/disaggregate pragmas |
|               | (3) aggregate/disaggregate  |  7,774       | user struct aggregate/disaggregate pragmas are applied                                 |
|               | (4) array reshape           |  7,777       | apply array reshape pragmas                                                            |
|               | (5) access patterns         |  7,781       | array access pattern optmizations                                                      |
|               |                             |              |                                                                                        |
| Performance   |                             |              | After transformations are applied to meet performance pragma targets                   |
|               | (1) loop simplification     |  7,959       | loop and instruction simplification                                                    |
|               | (2) parallelization         |  6,639       | loops are unrolled or pipelined to meet performance targets                            |
|               | (3) array partition         |  6,729       | arrays are partitioned to meet performance targets                                     |
|               | (4) simplification          |  6,129       | simplification of design after performance transformations                             |
|               |                             |              |                                                                                        |
| HW Transforms |                             |              | After hardware transfomations                                                          |
|               | (1) lowering                |  6,164       | initial conversion to HW specific instructions                                         |
|               | (2) optimizations           |  6,445       | high level synthesis optimizations                                                     |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+

* Instructions per Function for each Compilation Phase
+---------------------+-------------+--------------+------------------+------------------+------------------+------------------+
| Function            | Location    | Compile/Link | Unroll/Inline    | Array/Struct     | Performance      | HW Transforms    |
+---------------------+-------------+--------------+------------------+------------------+------------------+------------------+
| + top_kernel        | top.cpp:601 | 6,673        | 7,560            | 7,781            | 6,129            | 6,445            |
|    read_input       | top.cpp:530 |   18         |    9             |   14             |   14             |   18             |
|  + stencil_stage    | top.cpp:538 | 6,589        | 7,470 (30 calls) | 7,620 (30 calls) | 5,970 (30 calls) | 6,270 (30 calls) |
|     compute_stencil | top.cpp:518 | 6,146        | 5,430 (30 calls) | 5,430 (30 calls) |                  |                  |
|    write_output     | top.cpp:593 |   27         |    9             |   14             |   12             |   19             |
+---------------------+-------------+--------------+------------------+------------------+------------------+------------------+

* Design Size Message Settings
+---------------------------------------------+--------+------------------------------------------------------------------+
| Message Setting                             | Value  | Description                                                      |
+---------------------------------------------+--------+------------------------------------------------------------------+
| config_compile -design_size_maximum_warning | 100000 | Show a warning when total design instructions exceeds this value |
+---------------------------------------------+--------+------------------------------------------------------------------+


