<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>RISC-V SoC - Complete Implementation & Analysis | Louis Vladimir Antoine</title>
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.0.0/css/all.min.css">
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/themes/prism-tomorrow.min.css">
    <style>
        * {
            margin: 0;
            padding: 0;
            box-sizing: border-box;
        }

        body {
            font-family: 'Inter', -apple-system, BlinkMacSystemFont, 'Segoe UI', Roboto, sans-serif;
            background: linear-gradient(135deg, #0a0e27 0%, #1a1f3a 100%);
            color: #e0e0e0;
            line-height: 1.6;
            overflow-x: hidden;
        }

        /* Navigation */
        .nav {
            position: fixed;
            top: 0;
            width: 100%;
            background: rgba(10, 14, 39, 0.95);
            backdrop-filter: blur(10px);
            z-index: 1000;
            padding: 1rem 0;
            border-bottom: 1px solid rgba(255, 255, 255, 0.1);
        }

        .nav-container {
            max-width: 1400px;
            margin: 0 auto;
            padding: 0 2rem;
            display: flex;
            justify-content: space-between;
            align-items: center;
        }

        .nav-brand {
            font-size: 1.5rem;
            font-weight: bold;
            background: linear-gradient(135deg, #667eea 0%, #764ba2 100%);
            -webkit-background-clip: text;
            -webkit-text-fill-color: transparent;
            background-clip: text;
        }

        .nav-links {
            display: flex;
            gap: 2rem;
            list-style: none;
        }

        .nav-links a {
            color: #e0e0e0;
            text-decoration: none;
            transition: color 0.3s;
        }

        .nav-links a:hover {
            color: #667eea;
        }

        /* Hero Section */
        .hero {
            margin-top: 80px;
            padding: 4rem 2rem;
            text-align: center;
            background: linear-gradient(135deg, rgba(102, 126, 234, 0.1) 0%, rgba(118, 75, 162, 0.1) 100%);
            border-bottom: 1px solid rgba(255, 255, 255, 0.1);
        }

        .hero h1 {
            font-size: 3rem;
            margin-bottom: 1rem;
            background: linear-gradient(135deg, #f093fb 0%, #f5576c 100%);
            -webkit-background-clip: text;
            -webkit-text-fill-color: transparent;
            background-clip: text;
        }

        .hero p {
            font-size: 1.2rem;
            color: #b0b0b0;
            max-width: 800px;
            margin: 0 auto;
        }

        /* Container */
        .container {
            max-width: 1400px;
            margin: 0 auto;
            padding: 2rem;
        }

        /* Tabs */
        .tabs {
            display: flex;
            gap: 1rem;
            margin: 3rem 0 2rem;
            border-bottom: 2px solid rgba(255, 255, 255, 0.1);
            overflow-x: auto;
        }

        .tab {
            padding: 1rem 2rem;
            background: none;
            border: none;
            color: #b0b0b0;
            cursor: pointer;
            transition: all 0.3s;
            white-space: nowrap;
            font-size: 1rem;
            position: relative;
        }

        .tab:hover {
            color: #e0e0e0;
        }

        .tab.active {
            color: #667eea;
        }

        .tab.active::after {
            content: '';
            position: absolute;
            bottom: -2px;
            left: 0;
            right: 0;
            height: 2px;
            background: linear-gradient(135deg, #667eea 0%, #764ba2 100%);
        }

        /* Tab Content */
        .tab-content {
            display: none;
            animation: fadeIn 0.5s;
        }

        .tab-content.active {
            display: block;
        }

        @keyframes fadeIn {
            from { opacity: 0; transform: translateY(10px); }
            to { opacity: 1; transform: translateY(0); }
        }

        /* Section */
        .section {
            margin: 3rem 0;
            padding: 2rem;
            background: rgba(255, 255, 255, 0.03);
            backdrop-filter: blur(10px);
            border-radius: 20px;
            border: 1px solid rgba(255, 255, 255, 0.1);
        }

        .section h2 {
            font-size: 2rem;
            margin-bottom: 2rem;
            background: linear-gradient(135deg, #667eea 0%, #764ba2 100%);
            -webkit-background-clip: text;
            -webkit-text-fill-color: transparent;
            background-clip: text;
        }

        /* Code Block */
        .code-container {
            background: #1a1f3a;
            border: 1px solid rgba(255, 255, 255, 0.1);
            border-radius: 10px;
            margin: 2rem 0;
            overflow: hidden;
        }

        .code-header {
            background: rgba(255, 255, 255, 0.05);
            padding: 1rem;
            border-bottom: 1px solid rgba(255, 255, 255, 0.1);
            display: flex;
            justify-content: space-between;
            align-items: center;
        }

        .code-title {
            color: #667eea;
            font-weight: 600;
        }

        .code-lang {
            background: rgba(102, 126, 234, 0.2);
            padding: 0.25rem 0.75rem;
            border-radius: 15px;
            font-size: 0.85rem;
            color: #667eea;
        }

        pre {
            margin: 0;
            padding: 1.5rem;
            overflow-x: auto;
        }

        code {
            font-family: 'Fira Code', 'Courier New', monospace;
            font-size: 0.9rem;
            line-height: 1.6;
            color: #e0e0e0;
        }

        /* Performance Graphs */
        .graph-grid {
            display: grid;
            grid-template-columns: repeat(auto-fit, minmax(500px, 1fr));
            gap: 2rem;
            margin: 2rem 0;
        }

        .graph-card {
            background: rgba(255, 255, 255, 0.05);
            border: 1px solid rgba(255, 255, 255, 0.1);
            border-radius: 15px;
            padding: 1.5rem;
            text-align: center;
        }

        .graph-card h3 {
            color: #f093fb;
            margin-bottom: 1rem;
        }

        .graph-card img {
            width: 100%;
            height: auto;
            border-radius: 10px;
            margin: 1rem 0;
        }

        .graph-caption {
            color: #b0b0b0;
            font-size: 0.9rem;
            font-style: italic;
        }

        /* Stats Grid */
        .stats-grid {
            display: grid;
            grid-template-columns: repeat(auto-fit, minmax(200px, 1fr));
            gap: 1.5rem;
            margin: 2rem 0;
        }

        .stat-card {
            background: linear-gradient(135deg, rgba(102, 126, 234, 0.1) 0%, rgba(118, 75, 162, 0.1) 100%);
            border: 1px solid rgba(255, 255, 255, 0.1);
            border-radius: 15px;
            padding: 1.5rem;
            text-align: center;
            transition: transform 0.3s;
        }

        .stat-card:hover {
            transform: translateY(-5px);
        }

        .stat-value {
            font-size: 2rem;
            font-weight: bold;
            background: linear-gradient(135deg, #667eea 0%, #764ba2 100%);
            -webkit-background-clip: text;
            -webkit-text-fill-color: transparent;
            background-clip: text;
        }

        .stat-label {
            color: #b0b0b0;
            margin-top: 0.5rem;
        }

        /* Feature List */
        .feature-list {
            display: grid;
            grid-template-columns: repeat(auto-fit, minmax(300px, 1fr));
            gap: 1.5rem;
            margin: 2rem 0;
        }

        .feature-item {
            padding: 1.5rem;
            background: rgba(255, 255, 255, 0.03);
            border-left: 3px solid #667eea;
            border-radius: 5px;
        }

        .feature-item h4 {
            color: #667eea;
            margin-bottom: 0.5rem;
        }

        .feature-item p {
            color: #b0b0b0;
            font-size: 0.95rem;
        }

        /* Buttons */
        .btn {
            display: inline-flex;
            align-items: center;
            gap: 0.5rem;
            padding: 1rem 2rem;
            background: linear-gradient(135deg, #667eea 0%, #764ba2 100%);
            color: white;
            text-decoration: none;
            border-radius: 50px;
            font-weight: 600;
            transition: transform 0.3s, box-shadow 0.3s;
            margin: 0.5rem;
        }

        .btn:hover {
            transform: translateY(-3px);
            box-shadow: 0 10px 30px rgba(102, 126, 234, 0.4);
        }

        .btn-secondary {
            background: rgba(255, 255, 255, 0.1);
            backdrop-filter: blur(10px);
            border: 1px solid rgba(255, 255, 255, 0.2);
        }

        /* Responsive */
        @media (max-width: 768px) {
            .hero h1 { font-size: 2rem; }
            .graph-grid { grid-template-columns: 1fr; }
            .tabs { flex-wrap: wrap; }
            .nav-links { display: none; }
        }
    </style>
</head>
<body>
    <!-- Navigation -->
    <nav class="nav">
        <div class="nav-container">
            <div class="nav-brand">
                <i class="fas fa-microchip"></i> RISC-V SoC
            </div>
            <ul class="nav-links">
                <li><a href="index.html"><i class="fas fa-home"></i> Portfolio</a></li>
                <li><a href="additional-projects.html"><i class="fas fa-folder"></i> Projects</a></li>
                <li><a href="https://github.com/alovladi007/louis-antoine-portfolio/tree/main/riscv-soc-files"><i class="fab fa-github"></i> GitHub</a></li>
            </ul>
        </div>
    </nav>

    <!-- Hero Section -->
    <div class="hero">
        <h1>RISC-V System-on-Chip</h1>
        <p>Complete implementation of a 5-stage pipelined RV32IM processor with AXI-Lite peripherals, performance analysis, and FPGA deployment</p>
    </div>

    <!-- Main Content -->
    <div class="container">
        <!-- Tabs -->
        <div class="tabs">
            <button class="tab active" onclick="showTab('overview')">
                <i class="fas fa-info-circle"></i> Overview
            </button>
            <button class="tab" onclick="showTab('implementation')">
                <i class="fas fa-code"></i> Implementation
            </button>
            <button class="tab" onclick="showTab('performance')">
                <i class="fas fa-chart-line"></i> Performance
            </button>
            <button class="tab" onclick="showTab('verification')">
                <i class="fas fa-check-circle"></i> Verification
            </button>
        </div>

        <!-- Overview Tab -->
        <div id="overview" class="tab-content active">
            <div class="section">
                <h2><i class="fas fa-microchip"></i> System Architecture</h2>
                
                <div class="stats-grid">
                    <div class="stat-card">
                        <div class="stat-value">RV32IM</div>
                        <div class="stat-label">ISA Support</div>
                    </div>
                    <div class="stat-card">
                        <div class="stat-value">5</div>
                        <div class="stat-label">Pipeline Stages</div>
                    </div>
                    <div class="stat-card">
                        <div class="stat-value">50-100</div>
                        <div class="stat-label">MHz on FPGA</div>
                    </div>
                    <div class="stat-card">
                        <div class="stat-value">AXI-Lite</div>
                        <div class="stat-label">Bus Protocol</div>
                    </div>
                </div>

                <div class="feature-list">
                    <div class="feature-item">
                        <h4>CPU Core</h4>
                        <p>5-stage pipeline with hazard detection, data forwarding, branch prediction, hardware multiply/divide unit, and CSR support for interrupts.</p>
                    </div>
                    <div class="feature-item">
                        <h4>Memory System</h4>
                        <p>128KB on-chip SRAM, 16KB boot ROM, dual-port BRAM implementation, single-cycle access, Harvard architecture option.</p>
                    </div>
                    <div class="feature-item">
                        <h4>Bus Architecture</h4>
                        <p>AXI4-Lite interconnect with 1×8 crossbar topology, memory-mapped peripherals, 32-bit address/data width.</p>
                    </div>
                    <div class="feature-item">
                        <h4>Peripherals</h4>
                        <p>UART (16550-compatible), SPI Master, GPIO (16 pins), Timer/PWM (32-bit, 4 channels), all with interrupt support.</p>
                    </div>
                </div>
            </div>
        </div>

        <!-- Implementation Tab -->
        <div id="implementation" class="tab-content">
            <div class="section">
                <h2><i class="fas fa-code"></i> RTL Implementation</h2>
                
                <!-- CPU Core -->
                <div class="code-container">
                    <div class="code-header">
                        <span class="code-title">5-Stage Pipeline CPU Core</span>
                        <span class="code-lang">SystemVerilog</span>
                    </div>
                    <pre><code class="language-verilog">module riscv_cpu #(
    parameter XLEN = 32,
    parameter RESET_ADDR = 32'h0000_0000
)(
    input  logic             clk,
    input  logic             rst,
    
    // Instruction memory interface
    output logic [XLEN-1:0]  imem_addr,
    output logic             imem_req,
    input  logic [XLEN-1:0]  imem_rdata,
    input  logic             imem_ready,
    
    // Data memory interface
    output logic [XLEN-1:0]  dmem_addr,
    output logic [XLEN-1:0]  dmem_wdata,
    output logic [3:0]       dmem_we,
    output logic             dmem_req,
    input  logic [XLEN-1:0]  dmem_rdata,
    input  logic             dmem_ready,
    
    // Interrupt interface
    input  logic             timer_irq,
    input  logic             external_irq
);

    // Pipeline registers
    logic [XLEN-1:0] if_id_pc, if_id_inst;
    logic [XLEN-1:0] id_ex_pc, id_ex_rs1, id_ex_rs2, id_ex_imm;
    logic [4:0]      id_ex_rd;
    logic [XLEN-1:0] ex_mem_alu_result, ex_mem_rs2;
    logic [4:0]      ex_mem_rd;
    logic [XLEN-1:0] mem_wb_data;
    logic [4:0]      mem_wb_rd;
    
    // Hazard detection
    logic stall, flush;
    logic [1:0] forward_a, forward_b;
    
    // Branch prediction
    logic branch_taken, branch_mispredict;
    logic [XLEN-1:0] branch_target;
    
    // Instantiate pipeline stages
    if_stage if_stage_inst (
        .clk(clk),
        .rst(rst),
        .stall(stall),
        .branch_taken(branch_taken),
        .branch_target(branch_target),
        .imem_addr(imem_addr),
        .imem_req(imem_req),
        .imem_rdata(imem_rdata),
        .if_id_pc(if_id_pc),
        .if_id_inst(if_id_inst)
    );
    
    id_stage id_stage_inst (
        .clk(clk),
        .rst(rst),
        .flush(flush),
        .if_id_pc(if_id_pc),
        .if_id_inst(if_id_inst),
        .wb_data(mem_wb_data),
        .wb_rd(mem_wb_rd),
        .wb_en(wb_en),
        .id_ex_pc(id_ex_pc),
        .id_ex_rs1(id_ex_rs1),
        .id_ex_rs2(id_ex_rs2),
        .id_ex_imm(id_ex_imm),
        .id_ex_rd(id_ex_rd)
    );
    
    // Additional stages...
endmodule</code></pre>
                </div>

                <!-- ALU Implementation -->
                <div class="code-container">
                    <div class="code-header">
                        <span class="code-title">Arithmetic Logic Unit (ALU)</span>
                        <span class="code-lang">SystemVerilog</span>
                    </div>
                    <pre><code class="language-verilog">module alu #(
    parameter XLEN = 32
)(
    input  logic [XLEN-1:0] a,
    input  logic [XLEN-1:0] b,
    input  logic [3:0]      alu_op,
    output logic [XLEN-1:0] result,
    output logic            zero,
    output logic            lt,
    output logic            ltu
);
    
    // ALU Operations
    localparam ADD  = 4'b0000;
    localparam SUB  = 4'b1000;
    localparam SLL  = 4'b0001;
    localparam SLT  = 4'b0010;
    localparam SLTU = 4'b0011;
    localparam XOR  = 4'b0100;
    localparam SRL  = 4'b0101;
    localparam SRA  = 4'b1101;
    localparam OR   = 4'b0110;
    localparam AND  = 4'b0111;
    
    logic [XLEN-1:0] sum;
    logic [4:0] shamt;
    
    assign shamt = b[4:0];
    assign sum = a + (alu_op[3] ? -b : b);
    
    always_comb begin
        case(alu_op)
            ADD, SUB: result = sum;
            SLL:      result = a << shamt;
            SLT:      result = {{(XLEN-1){1'b0}}, lt};
            SLTU:     result = {{(XLEN-1){1'b0}}, ltu};
            XOR:      result = a ^ b;
            SRL:      result = a >> shamt;
            SRA:      result = $signed(a) >>> shamt;
            OR:       result = a | b;
            AND:      result = a & b;
            default:  result = '0;
        endcase
    end
    
    assign zero = (result == '0);
    assign lt = $signed(a) < $signed(b);
    assign ltu = a < b;
    
endmodule</code></pre>
                </div>

                <!-- UART Peripheral -->
                <div class="code-container">
                    <div class="code-header">
                        <span class="code-title">UART Transmitter</span>
                        <span class="code-lang">SystemVerilog</span>
                    </div>
                    <pre><code class="language-verilog">module uart_tx #(
    parameter CLK_FREQ = 50_000_000,
    parameter BAUD_RATE = 115200
)(
    input  logic       clk,
    input  logic       rst,
    input  logic [7:0] tx_data,
    input  logic       tx_valid,
    output logic       tx_ready,
    output logic       txd
);
    
    localparam CLKS_PER_BIT = CLK_FREQ / BAUD_RATE;
    
    typedef enum logic [1:0] {
        IDLE  = 2'b00,
        START = 2'b01,
        DATA  = 2'b10,
        STOP  = 2'b11
    } state_t;
    
    state_t state, next_state;
    logic [15:0] baud_counter;
    logic [2:0]  bit_counter;
    logic [7:0]  tx_shift_reg;
    
    always_ff @(posedge clk) begin
        if (rst) begin
            state <= IDLE;
            baud_counter <= '0;
            bit_counter <= '0;
            tx_shift_reg <= '0;
            txd <= 1'b1;
        end else begin
            state <= next_state;
            
            case (state)
                IDLE: begin
                    txd <= 1'b1;
                    if (tx_valid) begin
                        tx_shift_reg <= tx_data;
                        baud_counter <= '0;
                    end
                end
                
                START: begin
                    txd <= 1'b0;  // Start bit
                    if (baud_counter == CLKS_PER_BIT - 1) begin
                        baud_counter <= '0;
                        bit_counter <= '0;
                    end else begin
                        baud_counter <= baud_counter + 1;
                    end
                end
                
                DATA: begin
                    txd <= tx_shift_reg[0];
                    if (baud_counter == CLKS_PER_BIT - 1) begin
                        baud_counter <= '0;
                        tx_shift_reg <= {1'b0, tx_shift_reg[7:1]};
                        bit_counter <= bit_counter + 1;
                    end else begin
                        baud_counter <= baud_counter + 1;
                    end
                end
                
                STOP: begin
                    txd <= 1'b1;  // Stop bit
                    if (baud_counter == CLKS_PER_BIT - 1) begin
                        baud_counter <= '0;
                    end else begin
                        baud_counter <= baud_counter + 1;
                    end
                end
            endcase
        end
    end
    
    // Next state logic
    always_comb begin
        next_state = state;
        tx_ready = 1'b0;
        
        case (state)
            IDLE: begin
                tx_ready = 1'b1;
                if (tx_valid) next_state = START;
            end
            START: begin
                if (baud_counter == CLKS_PER_BIT - 1)
                    next_state = DATA;
            end
            DATA: begin
                if (baud_counter == CLKS_PER_BIT - 1 && bit_counter == 7)
                    next_state = STOP;
            end
            STOP: begin
                if (baud_counter == CLKS_PER_BIT - 1)
                    next_state = IDLE;
            end
        endcase
    end
    
endmodule</code></pre>
                </div>
            </div>
        </div>

        <!-- Performance Tab -->
        <div id="performance" class="tab-content">
            <div class="section">
                <h2><i class="fas fa-chart-line"></i> Performance Analysis</h2>
                
                <div class="stats-grid">
                    <div class="stat-card">
                        <div class="stat-value">1.4</div>
                        <div class="stat-label">Average CPI</div>
                    </div>
                    <div class="stat-card">
                        <div class="stat-value">35-70</div>
                        <div class="stat-label">MIPS @ 50-100MHz</div>
                    </div>
                    <div class="stat-card">
                        <div class="stat-value">≥0.7</div>
                        <div class="stat-label">DMIPS/MHz</div>
                    </div>
                    <div class="stat-card">
                        <div class="stat-value">≥1.5</div>
                        <div class="stat-label">CoreMark/MHz</div>
                    </div>
                </div>

                <div class="graph-grid">
                    <div class="graph-card">
                        <h3>UART TX Waveform</h3>
                        <img src="https://raw.githubusercontent.com/alovladi007/louis-antoine-portfolio/main/riscv-soc-files/docs/figures/fig_uart_waveform.png" alt="UART Waveform">
                        <p class="graph-caption">UART transmission of 'H' (0x48) at 115200 baud showing start bit, 8 data bits, and stop bit</p>
                    </div>
                    
                    <div class="graph-card">
                        <h3>CPI vs Branch Mispredict Rate</h3>
                        <img src="https://raw.githubusercontent.com/alovladi007/louis-antoine-portfolio/main/riscv-soc-files/docs/figures/fig_cpi_vs_mispredict.png" alt="CPI Analysis">
                        <p class="graph-caption">CPI sensitivity to branch misprediction with various load-use stall rates</p>
                    </div>
                    
                    <div class="graph-card">
                        <h3>Throughput Scaling</h3>
                        <img src="https://raw.githubusercontent.com/alovladi007/louis-antoine-portfolio/main/riscv-soc-files/docs/figures/fig_throughput_vs_freq.png" alt="Throughput">
                        <p class="graph-caption">Linear throughput scaling with frequency at CPI=1.4</p>
                    </div>
                    
                    <div class="graph-card">
                        <h3>Message Transmission Timing</h3>
                        <img src="https://raw.githubusercontent.com/alovladi007/louis-antoine-portfolio/main/riscv-soc-files/docs/figures/fig_tx_timing.png" alt="TX Timing">
                        <p class="graph-caption">Cumulative bit transmission for "HELLO\n" message (5.21ms total)</p>
                    </div>
                </div>

                <div class="feature-list">
                    <div class="feature-item">
                        <h4>Pipeline Performance Model</h4>
                        <p>CPI = 1 + f_load-use × 1 + f_mispredict × 2<br>
                        With typical load-use frequency of 10% and mispredict rate of 5%, achieving CPI ≈ 1.4</p>
                    </div>
                    <div class="feature-item">
                        <h4>UART Timing Analysis</h4>
                        <p>Bit time: 8.68 μs @ 115200 baud<br>
                        Frame time: 86.8 μs per character<br>
                        Effective throughput: 11.52 kB/s</p>
                    </div>
                </div>
            </div>
        </div>

        <!-- Verification Tab -->
        <div id="verification" class="tab-content">
            <div class="section">
                <h2><i class="fas fa-check-circle"></i> Verification & Testing</h2>
                
                <div class="code-container">
                    <div class="code-header">
                        <span class="code-title">SystemVerilog Testbench</span>
                        <span class="code-lang">SystemVerilog</span>
                    </div>
                    <pre><code class="language-verilog">module soc_tb;
    logic clk = 0;
    logic rst = 1;
    
    // Clock generation
    always #10 clk = ~clk;
    
    // DUT instantiation
    soc_top dut (
        .clk(clk),
        .rst(rst),
        .uart_txd(uart_txd),
        .uart_rxd(uart_rxd),
        .gpio(gpio),
        .spi_mosi(spi_mosi),
        .spi_miso(spi_miso),
        .spi_sclk(spi_sclk),
        .spi_cs(spi_cs)
    );
    
    // Test sequence
    initial begin
        $dumpfile("soc.vcd");
        $dumpvars(0, soc_tb);
        
        // Reset sequence
        #100 rst = 0;
        
        // Load test program
        $readmemh("test.hex", dut.rom_inst.mem);
        
        // Run test
        #100000;
        
        // Check results
        if (dut.cpu_inst.regfile_inst.regs[10] == 32'h00000001) begin
            $display("TEST PASSED");
        end else begin
            $display("TEST FAILED");
        end
        
        $finish;
    end
endmodule</code></pre>
                </div>

                <div class="feature-list">
                    <div class="feature-item">
                        <h4>RISC-V ISA Tests</h4>
                        <p>Complete rv32ui test suite from riscv-tests repository. All arithmetic, logical, branch, and memory instructions verified.</p>
                    </div>
                    <div class="feature-item">
                        <h4>Peripheral Tests</h4>
                        <p>Individual testbenches for UART, SPI, GPIO, Timer. Verified timing, interrupts, and edge cases.</p>
                    </div>
                    <div class="feature-item">
                        <h4>System Integration</h4>
                        <p>Full SoC simulation with boot ROM, peripheral access, interrupt handling. Dhrystone and CoreMark benchmarks.</p>
                    </div>
                    <div class="feature-item">
                        <h4>FPGA Validation</h4>
                        <p>Deployed on Artix-7 (Basys3) and Cyclone V (DE10-Nano). Timing closure at 50+ MHz, resource utilization ~3500 LUTs.</p>
                    </div>
                </div>

                <div class="code-container">
                    <div class="code-header">
                        <span class="code-title">Simulation Commands</span>
                        <span class="code-lang">Bash</span>
                    </div>
                    <pre><code class="language-bash"># Run UART unit test
iverilog -g2012 -o sim_uart rtl/periph/uart_tx.sv sim/tb/uart_tx_tb.sv
vvp sim_uart

# Run full SoC simulation
cd fw/boot && make && cd ../..
iverilog -g2012 -o sim_soc \
  rtl/cpu/*.sv \
  rtl/bus/*.sv \
  rtl/mem/*.sv \
  rtl/periph/*.sv \
  rtl/top/soc_top.sv \
  sim/tb/soc_tb.sv
vvp sim_soc

# Generate waveforms
gtkwave soc.vcd</code></pre>
                </div>
            </div>
        </div>

        <!-- Download Section -->
        <div class="section" style="text-align: center; margin-top: 4rem;">
            <h2>Get the Complete Implementation</h2>
            <p style="color: #b0b0b0; margin-bottom: 2rem;">Full source code, documentation, and analysis available on GitHub</p>
            
            <div style="display: flex; justify-content: center; flex-wrap: wrap;">
                <a href="https://github.com/alovladi007/louis-antoine-portfolio/tree/main/riscv-soc-files" class="btn">
                    <i class="fab fa-github"></i> View on GitHub
                </a>
                <a href="https://github.com/alovladi007/louis-antoine-portfolio/archive/refs/heads/main.zip" class="btn btn-secondary">
                    <i class="fas fa-download"></i> Download ZIP
                </a>
                <a href="additional-projects.html" class="btn btn-secondary">
                    <i class="fas fa-arrow-left"></i> Back to Projects
                </a>
            </div>
        </div>
    </div>

    <script>
        // Tab switching
        function showTab(tabName) {
            // Hide all tabs
            document.querySelectorAll('.tab-content').forEach(tab => {
                tab.classList.remove('active');
            });
            document.querySelectorAll('.tab').forEach(tab => {
                tab.classList.remove('active');
            });
            
            // Show selected tab
            document.getElementById(tabName).classList.add('active');
            event.target.classList.add('active');
        }

        // Load Prism.js for syntax highlighting
        const script = document.createElement('script');
        script.src = 'https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/prism.min.js';
        document.head.appendChild(script);
        
        const verilogScript = document.createElement('script');
        verilogScript.src = 'https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/components/prism-verilog.min.js';
        document.head.appendChild(verilogScript);
        
        const bashScript = document.createElement('script');
        bashScript.src = 'https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/components/prism-bash.min.js';
        document.head.appendChild(bashScript);
    </script>
</body>
</html>