// Seed: 1666323416
`define pp_2 0
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    input id_1
);
  type_3(
      1'b0 - 1, id_0, id_1, 1
  );
endmodule
