

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Sat Aug 12 14:57:34 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        conv
* Solution:       W_Col_unroll
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 40.00 ns | 33.795 ns |   5.00 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1057|     1057| 42.280 us | 42.280 us |  1057|  1057|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Loop          |     1056|     1056|       528|          -|          -|     2|    no    |
        | + Col_Loop         |      526|      526|       263|          -|          -|     2|    no    |
        |  ++ Filter1_Loop   |      261|      261|        87|          -|          -|     3|    no    |
        |   +++ W_Row_Loop   |       84|       84|        28|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |        8|        8|         4|          -|          -|     2|    no    |
        |    ++++ Chan_Loop  |        8|        8|         4|          -|          -|     2|    no    |
        |    ++++ Chan_Loop  |        8|        8|         4|          -|          -|     2|    no    |
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     465|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      5|     305|     402|    -|
|Memory           |        0|      -|      96|      27|    -|
|Multiplexer      |        -|      -|       -|     276|    -|
|Register         |        -|      -|     203|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      5|     604|    1170|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |conv_1_fadd_32ns_eOg_U1  |conv_1_fadd_32ns_eOg  |        0|      2|  177|  198|    0|
    |conv_1_fcmp_32ns_g8j_U3  |conv_1_fcmp_32ns_g8j  |        0|      0|    0|   66|    0|
    |conv_1_fmul_32ns_fYi_U2  |conv_1_fmul_32ns_fYi  |        0|      3|  128|  138|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  305|  402|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |conv_weights_0_U  |conv_1_conv_weighbkb  |        0|  32|   9|    0|    18|   32|     1|          576|
    |conv_weights_1_U  |conv_1_conv_weighcud  |        0|  32|   9|    0|    18|   32|     1|          576|
    |conv_weights_2_U  |conv_1_conv_weighdEe  |        0|  32|   9|    0|    18|   32|     1|          576|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total             |                      |        0|  96|  27|    0|    54|   96|     3|         1728|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln24_1_fu_594_p2    |     +    |      0|  0|  10|           2|           1|
    |add_ln24_2_fu_657_p2    |     +    |      0|  0|  10|           2|           1|
    |add_ln24_fu_531_p2      |     +    |      0|  0|  10|           2|           1|
    |add_ln26_10_fu_704_p2   |     +    |      0|  0|  15|           6|           6|
    |add_ln26_2_fu_545_p2    |     +    |      0|  0|  13|           4|           4|
    |add_ln26_3_fu_568_p2    |     +    |      0|  0|   8|           6|           6|
    |add_ln26_4_fu_578_p2    |     +    |      0|  0|  15|           6|           6|
    |add_ln26_5_fu_608_p2    |     +    |      0|  0|  13|           4|           4|
    |add_ln26_6_fu_631_p2    |     +    |      0|  0|   8|           6|           6|
    |add_ln26_7_fu_641_p2    |     +    |      0|  0|  15|           6|           6|
    |add_ln26_8_fu_671_p2    |     +    |      0|  0|  13|           4|           4|
    |add_ln26_9_fu_694_p2    |     +    |      0|  0|   8|           6|           6|
    |add_ln26_fu_444_p2      |     +    |      0|  0|  10|           2|           2|
    |add_ln34_1_fu_410_p2    |     +    |      0|  0|  15|           5|           5|
    |add_ln34_fu_357_p2      |     +    |      0|  0|  13|           4|           4|
    |c_fu_347_p2             |     +    |      0|  0|  10|           2|           1|
    |f_fu_396_p2             |     +    |      0|  0|  10|           2|           1|
    |r_fu_323_p2             |     +    |      0|  0|  10|           2|           1|
    |wr_fu_426_p2            |     +    |      0|  0|  10|           2|           1|
    |sub_ln26_1_fu_625_p2    |     -    |      0|  0|   8|           6|           6|
    |sub_ln26_2_fu_688_p2    |     -    |      0|  0|   8|           6|           6|
    |sub_ln26_fu_562_p2      |     -    |      0|  0|   8|           6|           6|
    |sub_ln34_fu_378_p2      |     -    |      0|  0|  15|           5|           5|
    |and_ln33_fu_750_p2      |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_341_p2     |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln14_fu_390_p2     |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln18_fu_420_p2     |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln24_1_fu_588_p2   |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln24_2_fu_651_p2   |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln24_fu_525_p2     |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln33_1_fu_738_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln33_fu_732_p2     |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln7_1_fu_496_p2    |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln7_fu_490_p2      |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln8_fu_317_p2      |   icmp   |      0|  0|   9|           2|           3|
    |empty_13_fu_510_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln33_fu_744_p2       |    or    |      0|  0|   2|           1|           1|
    |conv_out_d0             |  select  |      0|  0|  32|           1|          32|
    |merge_i_fu_516_p3       |  select  |      0|  0|  32|           1|          32|
    |select_ln7_i_fu_502_p3  |  select  |      0|  0|  31|           1|          31|
    |xor_ln26_fu_384_p2      |    xor   |      0|  0|   3|           2|           3|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 465|         153|         214|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  93|         19|    1|         19|
    |c_0_reg_170        |   9|          2|    2|          4|
    |ch_0_0_reg_228     |   9|          2|    2|          4|
    |ch_0_1_reg_250     |   9|          2|    2|          4|
    |ch_0_2_reg_273     |   9|          2|    2|          4|
    |f_0_reg_182        |   9|          2|    2|          4|
    |grp_fu_284_p0      |  27|          5|   32|        160|
    |grp_fu_284_p1      |  15|          3|   32|         96|
    |grp_fu_292_p0      |  21|          4|   32|        128|
    |input_r_address0   |  21|          4|    5|         20|
    |r_0_reg_158        |   9|          2|    2|          4|
    |w_sum_0_reg_205    |   9|          2|   32|         64|
    |w_sum_2_0_reg_217  |   9|          2|   32|         64|
    |w_sum_2_1_reg_239  |   9|          2|   32|         64|
    |w_sum_2_2_reg_261  |   9|          2|   32|         64|
    |wr_0_reg_194       |   9|          2|    2|          4|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 276|         57|  244|        707|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |add_ln24_1_reg_883     |   2|   0|    2|          0|
    |add_ln24_2_reg_911     |   2|   0|    2|          0|
    |add_ln24_reg_855       |   2|   0|    2|          0|
    |ap_CS_fsm              |  18|   0|   18|          0|
    |c_0_reg_170            |   2|   0|    2|          0|
    |c_reg_781              |   2|   0|    2|          0|
    |ch_0_0_reg_228         |   2|   0|    2|          0|
    |ch_0_1_reg_250         |   2|   0|    2|          0|
    |ch_0_2_reg_273         |   2|   0|    2|          0|
    |conv_out_addr_reg_812  |   4|   0|    4|          0|
    |f_0_reg_182            |   2|   0|    2|          0|
    |f_reg_800              |   2|   0|    2|          0|
    |r_0_reg_158            |   2|   0|    2|          0|
    |r_reg_768              |   2|   0|    2|          0|
    |sub_ln34_reg_787       |   5|   0|    5|          0|
    |w_sum_0_reg_205        |  32|   0|   32|          0|
    |w_sum_2_0_reg_217      |  32|   0|   32|          0|
    |w_sum_2_1_reg_239      |  32|   0|   32|          0|
    |w_sum_2_2_reg_261      |  32|   0|   32|          0|
    |wr_0_reg_194           |   2|   0|    2|          0|
    |wr_reg_820             |   2|   0|    2|          0|
    |xor_ln26_reg_792       |   2|   0|    2|          0|
    |zext_ln11_reg_773      |   2|   0|    4|          2|
    |zext_ln22_reg_842      |   4|   0|    6|          2|
    |zext_ln26_1_reg_832    |   4|   0|    6|          2|
    |zext_ln26_2_reg_837    |   4|   0|    6|          2|
    |zext_ln26_reg_825      |   2|   0|    4|          2|
    |zext_ln34_2_reg_805    |   2|   0|    6|          4|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 203|   0|  217|         14|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_start           |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_done            | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    conv_1    | return value |
|input_r_address0   | out |    5|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   32|  ap_memory |    input_r   |     array    |
|conv_out_address0  | out |    4|  ap_memory |   conv_out   |     array    |
|conv_out_ce0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_we0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_d0        | out |   32|  ap_memory |   conv_out   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 18 6 
6 --> 7 10 
7 --> 8 
8 --> 9 
9 --> 6 
10 --> 11 14 
11 --> 12 
12 --> 13 
13 --> 10 
14 --> 15 5 
15 --> 16 
16 --> 17 
17 --> 14 
18 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.18>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %input_r) nounwind, !map !7"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([12 x float]* %conv_out) nounwind, !map !14"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv_1_str) nounwind"   --->   Operation 21 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.18ns)   --->   "br label %1" [conv.cpp:8]   --->   Operation 22 'br' <Predicate = true> <Delay = 1.18>

State 2 <SV = 1> <Delay = 1.18>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%r_0 = phi i2 [ 0, %0 ], [ %r, %Row_Loop_end ]"   --->   Operation 23 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.61ns)   --->   "%icmp_ln8 = icmp eq i2 %r_0, -2" [conv.cpp:8]   --->   Operation 24 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 25 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.00ns)   --->   "%r = add i2 %r_0, 1" [conv.cpp:8]   --->   Operation 26 'add' 'r' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %11, label %Row_Loop_begin" [conv.cpp:8]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str) nounwind" [conv.cpp:9]   --->   Operation 28 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str) nounwind" [conv.cpp:9]   --->   Operation 29 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_8 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %r_0, i1 false)" [conv.cpp:34]   --->   Operation 30 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i3 %tmp_8 to i4" [conv.cpp:11]   --->   Operation 31 'zext' 'zext_ln11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.18ns)   --->   "br label %2" [conv.cpp:11]   --->   Operation 32 'br' <Predicate = (!icmp_ln8)> <Delay = 1.18>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "ret void" [conv.cpp:41]   --->   Operation 33 'ret' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.55>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%c_0 = phi i2 [ 0, %Row_Loop_begin ], [ %c, %Col_Loop_end ]"   --->   Operation 34 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.61ns)   --->   "%icmp_ln11 = icmp eq i2 %c_0, -2" [conv.cpp:11]   --->   Operation 35 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 36 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.00ns)   --->   "%c = add i2 %c_0, 1" [conv.cpp:26]   --->   Operation 37 'add' 'c' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11, label %Row_Loop_end, label %Col_Loop_begin" [conv.cpp:11]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1) nounwind" [conv.cpp:12]   --->   Operation 39 'specloopname' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv.cpp:12]   --->   Operation 40 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i2 %c_0 to i4" [conv.cpp:34]   --->   Operation 41 'zext' 'zext_ln34' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.18ns)   --->   "%add_ln34 = add i4 %zext_ln34, %zext_ln11" [conv.cpp:34]   --->   Operation 42 'add' 'add_ln34' <Predicate = (!icmp_ln11)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln34_1 = zext i4 %add_ln34 to i5" [conv.cpp:34]   --->   Operation 43 'zext' 'zext_ln34_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i4 %add_ln34 to i3" [conv.cpp:34]   --->   Operation 44 'trunc' 'trunc_ln34' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%p_shl_cast = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %trunc_ln34, i2 0)" [conv.cpp:34]   --->   Operation 45 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.36ns)   --->   "%sub_ln34 = sub i5 %p_shl_cast, %zext_ln34_1" [conv.cpp:34]   --->   Operation 46 'sub' 'sub_ln34' <Predicate = (!icmp_ln11)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.61ns)   --->   "%xor_ln26 = xor i2 %c_0, -2" [conv.cpp:26]   --->   Operation 47 'xor' 'xor_ln26' <Predicate = (!icmp_ln11)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (1.18ns)   --->   "br label %3" [conv.cpp:14]   --->   Operation 48 'br' <Predicate = (!icmp_ln11)> <Delay = 1.18>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp_1) nounwind" [conv.cpp:40]   --->   Operation 49 'specregionend' 'empty_16' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "br label %1" [conv.cpp:8]   --->   Operation 50 'br' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.36>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%f_0 = phi i2 [ 0, %Col_Loop_begin ], [ %f, %Filter1_Loop_end ]"   --->   Operation 51 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.61ns)   --->   "%icmp_ln14 = icmp eq i2 %f_0, -1" [conv.cpp:14]   --->   Operation 52 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 53 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.00ns)   --->   "%f = add i2 %f_0, 1" [conv.cpp:14]   --->   Operation 54 'add' 'f' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %Col_Loop_end, label %Filter1_Loop_begin" [conv.cpp:14]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str2) nounwind" [conv.cpp:15]   --->   Operation 56 'specloopname' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv.cpp:15]   --->   Operation 57 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln34_2 = zext i2 %f_0 to i6" [conv.cpp:34]   --->   Operation 58 'zext' 'zext_ln34_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln34_3 = zext i2 %f_0 to i5" [conv.cpp:34]   --->   Operation 59 'zext' 'zext_ln34_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (1.36ns)   --->   "%add_ln34_1 = add i5 %sub_ln34, %zext_ln34_3" [conv.cpp:34]   --->   Operation 60 'add' 'add_ln34_1' <Predicate = (!icmp_ln14)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln34_4 = zext i5 %add_ln34_1 to i64" [conv.cpp:34]   --->   Operation 61 'zext' 'zext_ln34_4' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [12 x float]* %conv_out, i64 0, i64 %zext_ln34_4" [conv.cpp:34]   --->   Operation 62 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (1.18ns)   --->   "br label %4" [conv.cpp:18]   --->   Operation 63 'br' <Predicate = (!icmp_ln14)> <Delay = 1.18>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_2) nounwind" [conv.cpp:39]   --->   Operation 64 'specregionend' 'empty_15' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "br label %2" [conv.cpp:11]   --->   Operation 65 'br' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 17.2>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%wr_0 = phi i2 [ 0, %Filter1_Loop_begin ], [ %wr, %W_Col_Loop_end ]"   --->   Operation 66 'phi' 'wr_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%w_sum_0 = phi float [ 0.000000e+00, %Filter1_Loop_begin ], [ %w_sum_2_2, %W_Col_Loop_end ]" [conv.cpp:26]   --->   Operation 67 'phi' 'w_sum_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.61ns)   --->   "%icmp_ln18 = icmp eq i2 %wr_0, -1" [conv.cpp:18]   --->   Operation 68 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 69 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (1.00ns)   --->   "%wr = add i2 %wr_0, 1" [conv.cpp:18]   --->   Operation 70 'add' 'wr' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %Filter1_Loop_end, label %W_Col_Loop_begin" [conv.cpp:18]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str3) nounwind" [conv.cpp:19]   --->   Operation 72 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_9 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %wr_0, i1 false)" [conv.cpp:26]   --->   Operation 73 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i3 %tmp_9 to i4" [conv.cpp:26]   --->   Operation 74 'zext' 'zext_ln26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (1.00ns)   --->   "%add_ln26 = add i2 %wr_0, %r_0" [conv.cpp:26]   --->   Operation 75 'add' 'add_ln26' <Predicate = (!icmp_ln18)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_10 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i2.i1(i2 %add_ln26, i2 %c_0, i1 false)" [conv.cpp:26]   --->   Operation 76 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i5 %tmp_10 to i6" [conv.cpp:26]   --->   Operation 77 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_11 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i2.i1(i2 %add_ln26, i2 %c, i1 false)" [conv.cpp:26]   --->   Operation 78 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i5 %tmp_11 to i6" [conv.cpp:26]   --->   Operation 79 'zext' 'zext_ln26_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_12 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i2.i1(i2 %add_ln26, i2 %xor_ln26, i1 false)" [conv.cpp:26]   --->   Operation 80 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i5 %tmp_12 to i6" [conv.cpp:22]   --->   Operation 81 'zext' 'zext_ln22' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv.cpp:22]   --->   Operation 82 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (1.18ns)   --->   "br label %5" [conv.cpp:24]   --->   Operation 83 'br' <Predicate = (!icmp_ln18)> <Delay = 1.18>
ST_5 : Operation 84 [1/1] (0.61ns)   --->   "%icmp_ln7 = icmp eq i2 %f_0, 0" [aesl_mux_load.3floatP.i2:7->conv.cpp:30]   --->   Operation 84 'icmp' 'icmp_ln7' <Predicate = (icmp_ln18)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.61ns)   --->   "%icmp_ln7_1 = icmp eq i2 %f_0, 1" [aesl_mux_load.3floatP.i2:7->conv.cpp:30]   --->   Operation 85 'icmp' 'icmp_ln7_1' <Predicate = (icmp_ln18)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node merge_i)   --->   "%select_ln7_i = select i1 %icmp_ln7_1, float 2.000000e+00, float 1.000000e+00" [aesl_mux_load.3floatP.i2:7->conv.cpp:30]   --->   Operation 86 'select' 'select_ln7_i' <Predicate = (icmp_ln18)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node merge_i)   --->   "%empty_13 = or i1 %icmp_ln7_1, %icmp_ln7" [aesl_mux_load.3floatP.i2:7->conv.cpp:30]   --->   Operation 87 'or' 'empty_13' <Predicate = (icmp_ln18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.61ns) (out node of the LUT)   --->   "%merge_i = select i1 %empty_13, float %select_ln7_i, float 1.500000e+00" [aesl_mux_load.3floatP.i2:7->conv.cpp:30]   --->   Operation 88 'select' 'merge_i' <Predicate = (icmp_ln18)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 89 [2/2] (15.9ns)   --->   "%w_sum = fadd float %w_sum_0, %merge_i" [conv.cpp:30]   --->   Operation 89 'fadd' 'w_sum' <Predicate = (icmp_ln18)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.12>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%w_sum_2_0 = phi float [ %w_sum_0, %W_Col_Loop_begin ], [ %w_sum_3, %6 ]" [conv.cpp:26]   --->   Operation 90 'phi' 'w_sum_2_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%ch_0_0 = phi i2 [ 0, %W_Col_Loop_begin ], [ %add_ln24, %6 ]" [conv.cpp:24]   --->   Operation 91 'phi' 'ch_0_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.61ns)   --->   "%icmp_ln24 = icmp eq i2 %ch_0_0, -2" [conv.cpp:24]   --->   Operation 92 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 93 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (1.00ns)   --->   "%add_ln24 = add i2 %ch_0_0, 1" [conv.cpp:24]   --->   Operation 94 'add' 'add_ln24' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %W_Col_Loop, label %6" [conv.cpp:24]   --->   Operation 95 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i2 %ch_0_0 to i6" [conv.cpp:26]   --->   Operation 96 'zext' 'zext_ln26_3' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln26_4 = zext i2 %ch_0_0 to i4" [conv.cpp:26]   --->   Operation 97 'zext' 'zext_ln26_4' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (1.18ns)   --->   "%add_ln26_2 = add i4 %zext_ln26, %zext_ln26_4" [conv.cpp:26]   --->   Operation 98 'add' 'add_ln26_2' <Predicate = (!icmp_ln24)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln26_5 = zext i4 %add_ln26_2 to i6" [conv.cpp:26]   --->   Operation 99 'zext' 'zext_ln26_5' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%p_shl1_cast = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %add_ln26_2, i2 0)" [conv.cpp:26]   --->   Operation 100 'bitconcatenate' 'p_shl1_cast' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln26 = sub i6 %p_shl1_cast, %zext_ln26_5" [conv.cpp:26]   --->   Operation 101 'sub' 'sub_ln26' <Predicate = (!icmp_ln24)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.13> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 102 [1/1] (2.27ns) (root node of TernaryAdder)   --->   "%add_ln26_3 = add i6 %sub_ln26, %zext_ln34_2" [conv.cpp:26]   --->   Operation 102 'add' 'add_ln26_3' <Predicate = (!icmp_ln24)> <Delay = 2.27> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.13> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln26_6 = zext i6 %add_ln26_3 to i64" [conv.cpp:26]   --->   Operation 103 'zext' 'zext_ln26_6' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%conv_weights_0_addr = getelementptr [18 x float]* @conv_weights_0, i64 0, i64 %zext_ln26_6" [conv.cpp:26]   --->   Operation 104 'getelementptr' 'conv_weights_0_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (1.36ns)   --->   "%add_ln26_4 = add i6 %zext_ln26_1, %zext_ln26_3" [conv.cpp:26]   --->   Operation 105 'add' 'add_ln26_4' <Predicate = (!icmp_ln24)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln26_7 = zext i6 %add_ln26_4 to i64" [conv.cpp:26]   --->   Operation 106 'zext' 'zext_ln26_7' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [32 x float]* %input_r, i64 0, i64 %zext_ln26_7" [conv.cpp:26]   --->   Operation 107 'getelementptr' 'input_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 108 [2/2] (2.66ns)   --->   "%conv_weights_0_load = load float* %conv_weights_0_addr, align 4" [conv.cpp:26]   --->   Operation 108 'load' 'conv_weights_0_load' <Predicate = (!icmp_ln24)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 18> <ROM>
ST_6 : Operation 109 [2/2] (2.66ns)   --->   "%input_load = load float* %input_addr, align 4" [conv.cpp:26]   --->   Operation 109 'load' 'input_load' <Predicate = (!icmp_ln24)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_5) nounwind" [conv.cpp:28]   --->   Operation 110 'specregionend' 'empty_7' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv.cpp:22]   --->   Operation 111 'specregionbegin' 'tmp_6' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (1.18ns)   --->   "br label %7" [conv.cpp:24]   --->   Operation 112 'br' <Predicate = (icmp_ln24)> <Delay = 1.18>

State 7 <SV = 6> <Delay = 12.7>
ST_7 : Operation 113 [1/2] (2.66ns)   --->   "%conv_weights_0_load = load float* %conv_weights_0_addr, align 4" [conv.cpp:26]   --->   Operation 113 'load' 'conv_weights_0_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 18> <ROM>
ST_7 : Operation 114 [1/2] (2.66ns)   --->   "%input_load = load float* %input_addr, align 4" [conv.cpp:26]   --->   Operation 114 'load' 'input_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_7 : Operation 115 [2/2] (10.1ns)   --->   "%tmp_s = fmul float %conv_weights_0_load, %input_load" [conv.cpp:26]   --->   Operation 115 'fmul' 'tmp_s' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 26.1>
ST_8 : Operation 116 [1/2] (10.1ns)   --->   "%tmp_s = fmul float %conv_weights_0_load, %input_load" [conv.cpp:26]   --->   Operation 116 'fmul' 'tmp_s' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 117 [2/2] (15.9ns)   --->   "%w_sum_3 = fadd float %w_sum_2_0, %tmp_s" [conv.cpp:26]   --->   Operation 117 'fadd' 'w_sum_3' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 15.9>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv.cpp:25]   --->   Operation 118 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 119 [1/2] (15.9ns)   --->   "%w_sum_3 = fadd float %w_sum_2_0, %tmp_s" [conv.cpp:26]   --->   Operation 119 'fadd' 'w_sum_3' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "br label %5" [conv.cpp:24]   --->   Operation 120 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 6> <Delay = 6.12>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%w_sum_2_1 = phi float [ %w_sum_2_0, %W_Col_Loop ], [ %w_sum_3_1, %8 ]" [conv.cpp:26]   --->   Operation 121 'phi' 'w_sum_2_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%ch_0_1 = phi i2 [ 0, %W_Col_Loop ], [ %add_ln24_1, %8 ]" [conv.cpp:24]   --->   Operation 122 'phi' 'ch_0_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.61ns)   --->   "%icmp_ln24_1 = icmp eq i2 %ch_0_1, -2" [conv.cpp:24]   --->   Operation 123 'icmp' 'icmp_ln24_1' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 124 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (1.00ns)   --->   "%add_ln24_1 = add i2 %ch_0_1, 1" [conv.cpp:24]   --->   Operation 125 'add' 'add_ln24_1' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_1, label %W_Col_Loop1, label %8" [conv.cpp:24]   --->   Operation 126 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln26_8 = zext i2 %ch_0_1 to i6" [conv.cpp:26]   --->   Operation 127 'zext' 'zext_ln26_8' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln26_9 = zext i2 %ch_0_1 to i4" [conv.cpp:26]   --->   Operation 128 'zext' 'zext_ln26_9' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (1.18ns)   --->   "%add_ln26_5 = add i4 %zext_ln26, %zext_ln26_9" [conv.cpp:26]   --->   Operation 129 'add' 'add_ln26_5' <Predicate = (!icmp_ln24_1)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln26_10 = zext i4 %add_ln26_5 to i6" [conv.cpp:26]   --->   Operation 130 'zext' 'zext_ln26_10' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%p_shl2_cast = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %add_ln26_5, i2 0)" [conv.cpp:26]   --->   Operation 131 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln26_1 = sub i6 %p_shl2_cast, %zext_ln26_10" [conv.cpp:26]   --->   Operation 132 'sub' 'sub_ln26_1' <Predicate = (!icmp_ln24_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.13> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 133 [1/1] (2.27ns) (root node of TernaryAdder)   --->   "%add_ln26_6 = add i6 %sub_ln26_1, %zext_ln34_2" [conv.cpp:26]   --->   Operation 133 'add' 'add_ln26_6' <Predicate = (!icmp_ln24_1)> <Delay = 2.27> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.13> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln26_11 = zext i6 %add_ln26_6 to i64" [conv.cpp:26]   --->   Operation 134 'zext' 'zext_ln26_11' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%conv_weights_1_addr = getelementptr [18 x float]* @conv_weights_1, i64 0, i64 %zext_ln26_11" [conv.cpp:26]   --->   Operation 135 'getelementptr' 'conv_weights_1_addr' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_10 : Operation 136 [1/1] (1.36ns)   --->   "%add_ln26_7 = add i6 %zext_ln26_2, %zext_ln26_8" [conv.cpp:26]   --->   Operation 136 'add' 'add_ln26_7' <Predicate = (!icmp_ln24_1)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln26_12 = zext i6 %add_ln26_7 to i64" [conv.cpp:26]   --->   Operation 137 'zext' 'zext_ln26_12' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%input_addr_1 = getelementptr [32 x float]* %input_r, i64 0, i64 %zext_ln26_12" [conv.cpp:26]   --->   Operation 138 'getelementptr' 'input_addr_1' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_10 : Operation 139 [2/2] (2.66ns)   --->   "%conv_weights_1_load = load float* %conv_weights_1_addr, align 4" [conv.cpp:26]   --->   Operation 139 'load' 'conv_weights_1_load' <Predicate = (!icmp_ln24_1)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 18> <ROM>
ST_10 : Operation 140 [2/2] (2.66ns)   --->   "%input_load_1 = load float* %input_addr_1, align 4" [conv.cpp:26]   --->   Operation 140 'load' 'input_load_1' <Predicate = (!icmp_ln24_1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_6) nounwind" [conv.cpp:28]   --->   Operation 141 'specregionend' 'empty_9' <Predicate = (icmp_ln24_1)> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv.cpp:22]   --->   Operation 142 'specregionbegin' 'tmp_7' <Predicate = (icmp_ln24_1)> <Delay = 0.00>
ST_10 : Operation 143 [1/1] (1.18ns)   --->   "br label %9" [conv.cpp:24]   --->   Operation 143 'br' <Predicate = (icmp_ln24_1)> <Delay = 1.18>

State 11 <SV = 7> <Delay = 12.7>
ST_11 : Operation 144 [1/2] (2.66ns)   --->   "%conv_weights_1_load = load float* %conv_weights_1_addr, align 4" [conv.cpp:26]   --->   Operation 144 'load' 'conv_weights_1_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 18> <ROM>
ST_11 : Operation 145 [1/2] (2.66ns)   --->   "%input_load_1 = load float* %input_addr_1, align 4" [conv.cpp:26]   --->   Operation 145 'load' 'input_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_11 : Operation 146 [2/2] (10.1ns)   --->   "%tmp_1_1 = fmul float %conv_weights_1_load, %input_load_1" [conv.cpp:26]   --->   Operation 146 'fmul' 'tmp_1_1' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 8> <Delay = 26.1>
ST_12 : Operation 147 [1/2] (10.1ns)   --->   "%tmp_1_1 = fmul float %conv_weights_1_load, %input_load_1" [conv.cpp:26]   --->   Operation 147 'fmul' 'tmp_1_1' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 148 [2/2] (15.9ns)   --->   "%w_sum_3_1 = fadd float %w_sum_2_1, %tmp_1_1" [conv.cpp:26]   --->   Operation 148 'fadd' 'w_sum_3_1' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 9> <Delay = 15.9>
ST_13 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv.cpp:25]   --->   Operation 149 'specloopname' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 150 [1/2] (15.9ns)   --->   "%w_sum_3_1 = fadd float %w_sum_2_1, %tmp_1_1" [conv.cpp:26]   --->   Operation 150 'fadd' 'w_sum_3_1' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 151 [1/1] (0.00ns)   --->   "br label %7" [conv.cpp:24]   --->   Operation 151 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 7> <Delay = 6.12>
ST_14 : Operation 152 [1/1] (0.00ns)   --->   "%w_sum_2_2 = phi float [ %w_sum_2_1, %W_Col_Loop1 ], [ %w_sum_3_2, %10 ]" [conv.cpp:26]   --->   Operation 152 'phi' 'w_sum_2_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 153 [1/1] (0.00ns)   --->   "%ch_0_2 = phi i2 [ 0, %W_Col_Loop1 ], [ %add_ln24_2, %10 ]" [conv.cpp:24]   --->   Operation 153 'phi' 'ch_0_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 154 [1/1] (0.61ns)   --->   "%icmp_ln24_2 = icmp eq i2 %ch_0_2, -2" [conv.cpp:24]   --->   Operation 154 'icmp' 'icmp_ln24_2' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 155 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 155 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 156 [1/1] (1.00ns)   --->   "%add_ln24_2 = add i2 %ch_0_2, 1" [conv.cpp:24]   --->   Operation 156 'add' 'add_ln24_2' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 157 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_2, label %W_Col_Loop_end, label %10" [conv.cpp:24]   --->   Operation 157 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln26_13 = zext i2 %ch_0_2 to i6" [conv.cpp:26]   --->   Operation 158 'zext' 'zext_ln26_13' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_14 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln26_14 = zext i2 %ch_0_2 to i4" [conv.cpp:26]   --->   Operation 159 'zext' 'zext_ln26_14' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_14 : Operation 160 [1/1] (1.18ns)   --->   "%add_ln26_8 = add i4 %zext_ln26, %zext_ln26_14" [conv.cpp:26]   --->   Operation 160 'add' 'add_ln26_8' <Predicate = (!icmp_ln24_2)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln26_15 = zext i4 %add_ln26_8 to i6" [conv.cpp:26]   --->   Operation 161 'zext' 'zext_ln26_15' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_14 : Operation 162 [1/1] (0.00ns)   --->   "%p_shl3_cast = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %add_ln26_8, i2 0)" [conv.cpp:26]   --->   Operation 162 'bitconcatenate' 'p_shl3_cast' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_14 : Operation 163 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln26_2 = sub i6 %p_shl3_cast, %zext_ln26_15" [conv.cpp:26]   --->   Operation 163 'sub' 'sub_ln26_2' <Predicate = (!icmp_ln24_2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.13> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 164 [1/1] (2.27ns) (root node of TernaryAdder)   --->   "%add_ln26_9 = add i6 %sub_ln26_2, %zext_ln34_2" [conv.cpp:26]   --->   Operation 164 'add' 'add_ln26_9' <Predicate = (!icmp_ln24_2)> <Delay = 2.27> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.13> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln26_16 = zext i6 %add_ln26_9 to i64" [conv.cpp:26]   --->   Operation 165 'zext' 'zext_ln26_16' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_14 : Operation 166 [1/1] (0.00ns)   --->   "%conv_weights_2_addr = getelementptr [18 x float]* @conv_weights_2, i64 0, i64 %zext_ln26_16" [conv.cpp:26]   --->   Operation 166 'getelementptr' 'conv_weights_2_addr' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_14 : Operation 167 [1/1] (1.36ns)   --->   "%add_ln26_10 = add i6 %zext_ln22, %zext_ln26_13" [conv.cpp:26]   --->   Operation 167 'add' 'add_ln26_10' <Predicate = (!icmp_ln24_2)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln26_17 = zext i6 %add_ln26_10 to i64" [conv.cpp:26]   --->   Operation 168 'zext' 'zext_ln26_17' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_14 : Operation 169 [1/1] (0.00ns)   --->   "%input_addr_2 = getelementptr [32 x float]* %input_r, i64 0, i64 %zext_ln26_17" [conv.cpp:26]   --->   Operation 169 'getelementptr' 'input_addr_2' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_14 : Operation 170 [2/2] (2.66ns)   --->   "%conv_weights_2_load = load float* %conv_weights_2_addr, align 4" [conv.cpp:26]   --->   Operation 170 'load' 'conv_weights_2_load' <Predicate = (!icmp_ln24_2)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 18> <ROM>
ST_14 : Operation 171 [2/2] (2.66ns)   --->   "%input_load_2 = load float* %input_addr_2, align 4" [conv.cpp:26]   --->   Operation 171 'load' 'input_load_2' <Predicate = (!icmp_ln24_2)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_14 : Operation 172 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_7) nounwind" [conv.cpp:28]   --->   Operation 172 'specregionend' 'empty_11' <Predicate = (icmp_ln24_2)> <Delay = 0.00>
ST_14 : Operation 173 [1/1] (0.00ns)   --->   "br label %4" [conv.cpp:18]   --->   Operation 173 'br' <Predicate = (icmp_ln24_2)> <Delay = 0.00>

State 15 <SV = 8> <Delay = 12.7>
ST_15 : Operation 174 [1/2] (2.66ns)   --->   "%conv_weights_2_load = load float* %conv_weights_2_addr, align 4" [conv.cpp:26]   --->   Operation 174 'load' 'conv_weights_2_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 18> <ROM>
ST_15 : Operation 175 [1/2] (2.66ns)   --->   "%input_load_2 = load float* %input_addr_2, align 4" [conv.cpp:26]   --->   Operation 175 'load' 'input_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_15 : Operation 176 [2/2] (10.1ns)   --->   "%tmp_1_2 = fmul float %conv_weights_2_load, %input_load_2" [conv.cpp:26]   --->   Operation 176 'fmul' 'tmp_1_2' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 9> <Delay = 26.1>
ST_16 : Operation 177 [1/2] (10.1ns)   --->   "%tmp_1_2 = fmul float %conv_weights_2_load, %input_load_2" [conv.cpp:26]   --->   Operation 177 'fmul' 'tmp_1_2' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 178 [2/2] (15.9ns)   --->   "%w_sum_3_2 = fadd float %w_sum_2_2, %tmp_1_2" [conv.cpp:26]   --->   Operation 178 'fadd' 'w_sum_3_2' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 10> <Delay = 15.9>
ST_17 : Operation 179 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv.cpp:25]   --->   Operation 179 'specloopname' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 180 [1/2] (15.9ns)   --->   "%w_sum_3_2 = fadd float %w_sum_2_2, %tmp_1_2" [conv.cpp:26]   --->   Operation 180 'fadd' 'w_sum_3_2' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 181 [1/1] (0.00ns)   --->   "br label %9" [conv.cpp:24]   --->   Operation 181 'br' <Predicate = true> <Delay = 0.00>

State 18 <SV = 5> <Delay = 33.7>
ST_18 : Operation 182 [1/2] (15.9ns)   --->   "%w_sum = fadd float %w_sum_0, %merge_i" [conv.cpp:30]   --->   Operation 182 'fadd' 'w_sum' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 183 [1/1] (0.00ns)   --->   "%bitcast_ln33 = bitcast float %w_sum to i32" [conv.cpp:33]   --->   Operation 183 'bitcast' 'bitcast_ln33' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 184 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln33, i32 23, i32 30)" [conv.cpp:33]   --->   Operation 184 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i32 %bitcast_ln33 to i23" [conv.cpp:33]   --->   Operation 185 'trunc' 'trunc_ln33' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 186 [1/1] (1.12ns)   --->   "%icmp_ln33 = icmp ne i8 %tmp, -1" [conv.cpp:33]   --->   Operation 186 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 187 [1/1] (1.48ns)   --->   "%icmp_ln33_1 = icmp eq i23 %trunc_ln33, 0" [conv.cpp:33]   --->   Operation 187 'icmp' 'icmp_ln33_1' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node w_sum_1)   --->   "%or_ln33 = or i1 %icmp_ln33_1, %icmp_ln33" [conv.cpp:33]   --->   Operation 188 'or' 'or_ln33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 189 [1/1] (15.7ns)   --->   "%tmp_4 = fcmp ogt float %w_sum, 0.000000e+00" [conv.cpp:33]   --->   Operation 189 'fcmp' 'tmp_4' <Predicate = true> <Delay = 15.7> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 15.7> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node w_sum_1)   --->   "%and_ln33 = and i1 %or_ln33, %tmp_4" [conv.cpp:33]   --->   Operation 190 'and' 'and_ln33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 191 [1/1] (0.61ns) (out node of the LUT)   --->   "%w_sum_1 = select i1 %and_ln33, float %w_sum, float 0.000000e+00" [conv.cpp:33]   --->   Operation 191 'select' 'w_sum_1' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 192 [1/1] (1.42ns)   --->   "store float %w_sum_1, float* %conv_out_addr, align 4" [conv.cpp:34]   --->   Operation 192 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_18 : Operation 193 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_3) nounwind" [conv.cpp:38]   --->   Operation 193 'specregionend' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 194 [1/1] (0.00ns)   --->   "br label %3" [conv.cpp:14]   --->   Operation 194 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_weights_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000]
spectopmodule_ln0   (spectopmodule    ) [ 0000000000000000000]
br_ln8              (br               ) [ 0111111111111111111]
r_0                 (phi              ) [ 0010111111111111111]
icmp_ln8            (icmp             ) [ 0011111111111111111]
empty               (speclooptripcount) [ 0000000000000000000]
r                   (add              ) [ 0111111111111111111]
br_ln8              (br               ) [ 0000000000000000000]
specloopname_ln9    (specloopname     ) [ 0000000000000000000]
tmp_1               (specregionbegin  ) [ 0001111111111111111]
tmp_8               (bitconcatenate   ) [ 0000000000000000000]
zext_ln11           (zext             ) [ 0001111111111111111]
br_ln11             (br               ) [ 0011111111111111111]
ret_ln41            (ret              ) [ 0000000000000000000]
c_0                 (phi              ) [ 0001011111111111110]
icmp_ln11           (icmp             ) [ 0011111111111111111]
empty_4             (speclooptripcount) [ 0000000000000000000]
c                   (add              ) [ 0011111111111111111]
br_ln11             (br               ) [ 0000000000000000000]
specloopname_ln12   (specloopname     ) [ 0000000000000000000]
tmp_2               (specregionbegin  ) [ 0000111111111111111]
zext_ln34           (zext             ) [ 0000000000000000000]
add_ln34            (add              ) [ 0000000000000000000]
zext_ln34_1         (zext             ) [ 0000000000000000000]
trunc_ln34          (trunc            ) [ 0000000000000000000]
p_shl_cast          (bitconcatenate   ) [ 0000000000000000000]
sub_ln34            (sub              ) [ 0000111111111111111]
xor_ln26            (xor              ) [ 0000111111111111111]
br_ln14             (br               ) [ 0011111111111111111]
empty_16            (specregionend    ) [ 0000000000000000000]
br_ln8              (br               ) [ 0111111111111111111]
f_0                 (phi              ) [ 0000111111111111110]
icmp_ln14           (icmp             ) [ 0011111111111111111]
empty_5             (speclooptripcount) [ 0000000000000000000]
f                   (add              ) [ 0011111111111111111]
br_ln14             (br               ) [ 0000000000000000000]
specloopname_ln15   (specloopname     ) [ 0000000000000000000]
tmp_3               (specregionbegin  ) [ 0000011111111111111]
zext_ln34_2         (zext             ) [ 0000011111111111110]
zext_ln34_3         (zext             ) [ 0000000000000000000]
add_ln34_1          (add              ) [ 0000000000000000000]
zext_ln34_4         (zext             ) [ 0000000000000000000]
conv_out_addr       (getelementptr    ) [ 0000011111111111111]
br_ln18             (br               ) [ 0011111111111111111]
empty_15            (specregionend    ) [ 0000000000000000000]
br_ln11             (br               ) [ 0011111111111111111]
wr_0                (phi              ) [ 0000010000000000000]
w_sum_0             (phi              ) [ 0000011111000000001]
icmp_ln18           (icmp             ) [ 0011111111111111111]
empty_6             (speclooptripcount) [ 0000000000000000000]
wr                  (add              ) [ 0011111111111111111]
br_ln18             (br               ) [ 0000000000000000000]
specloopname_ln19   (specloopname     ) [ 0000000000000000000]
tmp_9               (bitconcatenate   ) [ 0000000000000000000]
zext_ln26           (zext             ) [ 0000001111111111110]
add_ln26            (add              ) [ 0000000000000000000]
tmp_10              (bitconcatenate   ) [ 0000000000000000000]
zext_ln26_1         (zext             ) [ 0000001111000000000]
tmp_11              (bitconcatenate   ) [ 0000000000000000000]
zext_ln26_2         (zext             ) [ 0000001111111100000]
tmp_12              (bitconcatenate   ) [ 0000000000000000000]
zext_ln22           (zext             ) [ 0000001111111111110]
tmp_5               (specregionbegin  ) [ 0000001111000000000]
br_ln24             (br               ) [ 0011111111111111111]
icmp_ln7            (icmp             ) [ 0000000000000000000]
icmp_ln7_1          (icmp             ) [ 0000000000000000000]
select_ln7_i        (select           ) [ 0000000000000000000]
empty_13            (or               ) [ 0000000000000000000]
merge_i             (select           ) [ 0000000000000000001]
w_sum_2_0           (phi              ) [ 0000001111111100000]
ch_0_0              (phi              ) [ 0000001000000000000]
icmp_ln24           (icmp             ) [ 0011111111111111111]
empty_8             (speclooptripcount) [ 0000000000000000000]
add_ln24            (add              ) [ 0011111111111111111]
br_ln24             (br               ) [ 0000000000000000000]
zext_ln26_3         (zext             ) [ 0000000000000000000]
zext_ln26_4         (zext             ) [ 0000000000000000000]
add_ln26_2          (add              ) [ 0000000000000000000]
zext_ln26_5         (zext             ) [ 0000000000000000000]
p_shl1_cast         (bitconcatenate   ) [ 0000000000000000000]
sub_ln26            (sub              ) [ 0000000000000000000]
add_ln26_3          (add              ) [ 0000000000000000000]
zext_ln26_6         (zext             ) [ 0000000000000000000]
conv_weights_0_addr (getelementptr    ) [ 0000000100000000000]
add_ln26_4          (add              ) [ 0000000000000000000]
zext_ln26_7         (zext             ) [ 0000000000000000000]
input_addr          (getelementptr    ) [ 0000000100000000000]
empty_7             (specregionend    ) [ 0000000000000000000]
tmp_6               (specregionbegin  ) [ 0000000000111100000]
br_ln24             (br               ) [ 0011111111111111111]
conv_weights_0_load (load             ) [ 0000000010000000000]
input_load          (load             ) [ 0000000010000000000]
tmp_s               (fmul             ) [ 0000000001000000000]
specloopname_ln25   (specloopname     ) [ 0000000000000000000]
w_sum_3             (fadd             ) [ 0011111111111111111]
br_ln24             (br               ) [ 0011111111111111111]
w_sum_2_1           (phi              ) [ 0000000000111111110]
ch_0_1              (phi              ) [ 0000000000100000000]
icmp_ln24_1         (icmp             ) [ 0011111111111111111]
empty_10            (speclooptripcount) [ 0000000000000000000]
add_ln24_1          (add              ) [ 0011111111111111111]
br_ln24             (br               ) [ 0000000000000000000]
zext_ln26_8         (zext             ) [ 0000000000000000000]
zext_ln26_9         (zext             ) [ 0000000000000000000]
add_ln26_5          (add              ) [ 0000000000000000000]
zext_ln26_10        (zext             ) [ 0000000000000000000]
p_shl2_cast         (bitconcatenate   ) [ 0000000000000000000]
sub_ln26_1          (sub              ) [ 0000000000000000000]
add_ln26_6          (add              ) [ 0000000000000000000]
zext_ln26_11        (zext             ) [ 0000000000000000000]
conv_weights_1_addr (getelementptr    ) [ 0000000000010000000]
add_ln26_7          (add              ) [ 0000000000000000000]
zext_ln26_12        (zext             ) [ 0000000000000000000]
input_addr_1        (getelementptr    ) [ 0000000000010000000]
empty_9             (specregionend    ) [ 0000000000000000000]
tmp_7               (specregionbegin  ) [ 0000000000000011110]
br_ln24             (br               ) [ 0011111111111111111]
conv_weights_1_load (load             ) [ 0000000000001000000]
input_load_1        (load             ) [ 0000000000001000000]
tmp_1_1             (fmul             ) [ 0000000000000100000]
specloopname_ln25   (specloopname     ) [ 0000000000000000000]
w_sum_3_1           (fadd             ) [ 0011111111111111111]
br_ln24             (br               ) [ 0011111111111111111]
w_sum_2_2           (phi              ) [ 0011110000000011111]
ch_0_2              (phi              ) [ 0000000000000010000]
icmp_ln24_2         (icmp             ) [ 0011111111111111111]
empty_12            (speclooptripcount) [ 0000000000000000000]
add_ln24_2          (add              ) [ 0011111111111111111]
br_ln24             (br               ) [ 0000000000000000000]
zext_ln26_13        (zext             ) [ 0000000000000000000]
zext_ln26_14        (zext             ) [ 0000000000000000000]
add_ln26_8          (add              ) [ 0000000000000000000]
zext_ln26_15        (zext             ) [ 0000000000000000000]
p_shl3_cast         (bitconcatenate   ) [ 0000000000000000000]
sub_ln26_2          (sub              ) [ 0000000000000000000]
add_ln26_9          (add              ) [ 0000000000000000000]
zext_ln26_16        (zext             ) [ 0000000000000000000]
conv_weights_2_addr (getelementptr    ) [ 0000000000000001000]
add_ln26_10         (add              ) [ 0000000000000000000]
zext_ln26_17        (zext             ) [ 0000000000000000000]
input_addr_2        (getelementptr    ) [ 0000000000000001000]
empty_11            (specregionend    ) [ 0000000000000000000]
br_ln18             (br               ) [ 0011111111111111111]
conv_weights_2_load (load             ) [ 0000000000000000100]
input_load_2        (load             ) [ 0000000000000000100]
tmp_1_2             (fmul             ) [ 0000000000000000010]
specloopname_ln25   (specloopname     ) [ 0000000000000000000]
w_sum_3_2           (fadd             ) [ 0011111111111111111]
br_ln24             (br               ) [ 0011111111111111111]
w_sum               (fadd             ) [ 0000000000000000000]
bitcast_ln33        (bitcast          ) [ 0000000000000000000]
tmp                 (partselect       ) [ 0000000000000000000]
trunc_ln33          (trunc            ) [ 0000000000000000000]
icmp_ln33           (icmp             ) [ 0000000000000000000]
icmp_ln33_1         (icmp             ) [ 0000000000000000000]
or_ln33             (or               ) [ 0000000000000000000]
tmp_4               (fcmp             ) [ 0000000000000000000]
and_ln33            (and              ) [ 0000000000000000000]
w_sum_1             (select           ) [ 0000000000000000000]
store_ln34          (store            ) [ 0000000000000000000]
empty_14            (specregionend    ) [ 0000000000000000000]
br_ln14             (br               ) [ 0011111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_weights_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_weights_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv_weights_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="conv_out_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="5" slack="0"/>
<pin id="82" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_addr/4 "/>
</bind>
</comp>

<comp id="85" class="1004" name="conv_weights_0_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="6" slack="0"/>
<pin id="89" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_0_addr/6 "/>
</bind>
</comp>

<comp id="92" class="1004" name="input_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="6" slack="0"/>
<pin id="96" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/6 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="5" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_0_load/6 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="5" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/6 input_load_1/10 input_load_2/14 "/>
</bind>
</comp>

<comp id="111" class="1004" name="conv_weights_1_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="6" slack="0"/>
<pin id="115" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_1_addr/10 "/>
</bind>
</comp>

<comp id="118" class="1004" name="input_addr_1_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="6" slack="0"/>
<pin id="122" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_1/10 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="5" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_1_load/10 "/>
</bind>
</comp>

<comp id="132" class="1004" name="conv_weights_2_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="6" slack="0"/>
<pin id="136" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_2_addr/14 "/>
</bind>
</comp>

<comp id="139" class="1004" name="input_addr_2_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="6" slack="0"/>
<pin id="143" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_2/14 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="5" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_2_load/14 "/>
</bind>
</comp>

<comp id="153" class="1004" name="store_ln34_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="4" slack="2"/>
<pin id="155" dir="0" index="1" bw="32" slack="0"/>
<pin id="156" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/18 "/>
</bind>
</comp>

<comp id="158" class="1005" name="r_0_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="2" slack="1"/>
<pin id="160" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="r_0_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="1"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="2" slack="0"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="170" class="1005" name="c_0_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="2" slack="1"/>
<pin id="172" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="174" class="1004" name="c_0_phi_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="1"/>
<pin id="176" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="2" slack="0"/>
<pin id="178" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/3 "/>
</bind>
</comp>

<comp id="182" class="1005" name="f_0_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="2" slack="1"/>
<pin id="184" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="186" class="1004" name="f_0_phi_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="1"/>
<pin id="188" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="2" slack="0"/>
<pin id="190" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/4 "/>
</bind>
</comp>

<comp id="194" class="1005" name="wr_0_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="2" slack="1"/>
<pin id="196" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wr_0 (phireg) "/>
</bind>
</comp>

<comp id="198" class="1004" name="wr_0_phi_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="1"/>
<pin id="200" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="2" slack="0"/>
<pin id="202" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wr_0/5 "/>
</bind>
</comp>

<comp id="205" class="1005" name="w_sum_0_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="1"/>
<pin id="207" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_0 (phireg) "/>
</bind>
</comp>

<comp id="209" class="1004" name="w_sum_0_phi_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="1"/>
<pin id="211" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="32" slack="1"/>
<pin id="213" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_0/5 "/>
</bind>
</comp>

<comp id="217" class="1005" name="w_sum_2_0_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="1"/>
<pin id="219" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_2_0 (phireg) "/>
</bind>
</comp>

<comp id="220" class="1004" name="w_sum_2_0_phi_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="1"/>
<pin id="222" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="32" slack="1"/>
<pin id="224" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_2_0/6 "/>
</bind>
</comp>

<comp id="228" class="1005" name="ch_0_0_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="2" slack="1"/>
<pin id="230" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="ch_0_0 (phireg) "/>
</bind>
</comp>

<comp id="232" class="1004" name="ch_0_0_phi_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="1"/>
<pin id="234" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="2" slack="0"/>
<pin id="236" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ch_0_0/6 "/>
</bind>
</comp>

<comp id="239" class="1005" name="w_sum_2_1_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="1"/>
<pin id="241" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_2_1 (phireg) "/>
</bind>
</comp>

<comp id="242" class="1004" name="w_sum_2_1_phi_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="1"/>
<pin id="244" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="32" slack="1"/>
<pin id="246" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_2_1/10 "/>
</bind>
</comp>

<comp id="250" class="1005" name="ch_0_1_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="2" slack="1"/>
<pin id="252" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="ch_0_1 (phireg) "/>
</bind>
</comp>

<comp id="254" class="1004" name="ch_0_1_phi_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="1"/>
<pin id="256" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="2" slack="0"/>
<pin id="258" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ch_0_1/10 "/>
</bind>
</comp>

<comp id="261" class="1005" name="w_sum_2_2_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="1"/>
<pin id="263" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_2_2 (phireg) "/>
</bind>
</comp>

<comp id="265" class="1004" name="w_sum_2_2_phi_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="1"/>
<pin id="267" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="32" slack="1"/>
<pin id="269" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_2_2/14 "/>
</bind>
</comp>

<comp id="273" class="1005" name="ch_0_2_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="2" slack="1"/>
<pin id="275" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="ch_0_2 (phireg) "/>
</bind>
</comp>

<comp id="277" class="1004" name="ch_0_2_phi_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="1"/>
<pin id="279" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="280" dir="0" index="2" bw="2" slack="0"/>
<pin id="281" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ch_0_2/14 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="0"/>
<pin id="287" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum/5 w_sum_3/8 w_sum_3_1/12 w_sum_3_2/16 "/>
</bind>
</comp>

<comp id="292" class="1004" name="grp_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="0" index="1" bw="32" slack="0"/>
<pin id="295" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_s/7 tmp_1_1/11 tmp_1_2/15 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_4_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="0" index="1" bw="32" slack="0"/>
<pin id="304" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_4/18 "/>
</bind>
</comp>

<comp id="307" class="1005" name="reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="1"/>
<pin id="309" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load input_load_1 input_load_2 "/>
</bind>
</comp>

<comp id="312" class="1005" name="reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="1"/>
<pin id="314" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s tmp_1_1 tmp_1_2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="icmp_ln8_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="2" slack="0"/>
<pin id="319" dir="0" index="1" bw="2" slack="0"/>
<pin id="320" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="r_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="2" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_8_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="3" slack="0"/>
<pin id="331" dir="0" index="1" bw="2" slack="0"/>
<pin id="332" dir="0" index="2" bw="1" slack="0"/>
<pin id="333" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="zext_ln11_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="3" slack="0"/>
<pin id="339" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="icmp_ln11_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="2" slack="0"/>
<pin id="343" dir="0" index="1" bw="2" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="c_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="2" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="zext_ln34_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="2" slack="0"/>
<pin id="355" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/3 "/>
</bind>
</comp>

<comp id="357" class="1004" name="add_ln34_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="2" slack="0"/>
<pin id="359" dir="0" index="1" bw="3" slack="1"/>
<pin id="360" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="zext_ln34_1_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="4" slack="0"/>
<pin id="364" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_1/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="trunc_ln34_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="4" slack="0"/>
<pin id="368" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="p_shl_cast_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="5" slack="0"/>
<pin id="372" dir="0" index="1" bw="3" slack="0"/>
<pin id="373" dir="0" index="2" bw="1" slack="0"/>
<pin id="374" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="sub_ln34_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="5" slack="0"/>
<pin id="380" dir="0" index="1" bw="4" slack="0"/>
<pin id="381" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln34/3 "/>
</bind>
</comp>

<comp id="384" class="1004" name="xor_ln26_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="2" slack="0"/>
<pin id="386" dir="0" index="1" bw="2" slack="0"/>
<pin id="387" dir="1" index="2" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln26/3 "/>
</bind>
</comp>

<comp id="390" class="1004" name="icmp_ln14_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="2" slack="0"/>
<pin id="392" dir="0" index="1" bw="2" slack="0"/>
<pin id="393" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/4 "/>
</bind>
</comp>

<comp id="396" class="1004" name="f_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="2" slack="0"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/4 "/>
</bind>
</comp>

<comp id="402" class="1004" name="zext_ln34_2_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="2" slack="0"/>
<pin id="404" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_2/4 "/>
</bind>
</comp>

<comp id="406" class="1004" name="zext_ln34_3_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="2" slack="0"/>
<pin id="408" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_3/4 "/>
</bind>
</comp>

<comp id="410" class="1004" name="add_ln34_1_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="5" slack="1"/>
<pin id="412" dir="0" index="1" bw="2" slack="0"/>
<pin id="413" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_1/4 "/>
</bind>
</comp>

<comp id="415" class="1004" name="zext_ln34_4_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="5" slack="0"/>
<pin id="417" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_4/4 "/>
</bind>
</comp>

<comp id="420" class="1004" name="icmp_ln18_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="2" slack="0"/>
<pin id="422" dir="0" index="1" bw="2" slack="0"/>
<pin id="423" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/5 "/>
</bind>
</comp>

<comp id="426" class="1004" name="wr_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="2" slack="0"/>
<pin id="428" dir="0" index="1" bw="1" slack="0"/>
<pin id="429" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wr/5 "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_9_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="3" slack="0"/>
<pin id="434" dir="0" index="1" bw="2" slack="0"/>
<pin id="435" dir="0" index="2" bw="1" slack="0"/>
<pin id="436" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="440" class="1004" name="zext_ln26_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="3" slack="0"/>
<pin id="442" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/5 "/>
</bind>
</comp>

<comp id="444" class="1004" name="add_ln26_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="2" slack="0"/>
<pin id="446" dir="0" index="1" bw="2" slack="3"/>
<pin id="447" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/5 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_10_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="5" slack="0"/>
<pin id="452" dir="0" index="1" bw="2" slack="0"/>
<pin id="453" dir="0" index="2" bw="2" slack="2"/>
<pin id="454" dir="0" index="3" bw="1" slack="0"/>
<pin id="455" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="460" class="1004" name="zext_ln26_1_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="5" slack="0"/>
<pin id="462" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_1/5 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_11_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="5" slack="0"/>
<pin id="466" dir="0" index="1" bw="2" slack="0"/>
<pin id="467" dir="0" index="2" bw="2" slack="2"/>
<pin id="468" dir="0" index="3" bw="1" slack="0"/>
<pin id="469" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/5 "/>
</bind>
</comp>

<comp id="473" class="1004" name="zext_ln26_2_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="5" slack="0"/>
<pin id="475" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_2/5 "/>
</bind>
</comp>

<comp id="477" class="1004" name="tmp_12_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="5" slack="0"/>
<pin id="479" dir="0" index="1" bw="2" slack="0"/>
<pin id="480" dir="0" index="2" bw="2" slack="2"/>
<pin id="481" dir="0" index="3" bw="1" slack="0"/>
<pin id="482" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/5 "/>
</bind>
</comp>

<comp id="486" class="1004" name="zext_ln22_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="5" slack="0"/>
<pin id="488" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/5 "/>
</bind>
</comp>

<comp id="490" class="1004" name="icmp_ln7_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="2" slack="1"/>
<pin id="492" dir="0" index="1" bw="2" slack="0"/>
<pin id="493" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7/5 "/>
</bind>
</comp>

<comp id="496" class="1004" name="icmp_ln7_1_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="2" slack="1"/>
<pin id="498" dir="0" index="1" bw="2" slack="0"/>
<pin id="499" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7_1/5 "/>
</bind>
</comp>

<comp id="502" class="1004" name="select_ln7_i_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="32" slack="0"/>
<pin id="505" dir="0" index="2" bw="32" slack="0"/>
<pin id="506" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln7_i/5 "/>
</bind>
</comp>

<comp id="510" class="1004" name="empty_13_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="0" index="1" bw="1" slack="0"/>
<pin id="513" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_13/5 "/>
</bind>
</comp>

<comp id="516" class="1004" name="merge_i_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="0" index="1" bw="32" slack="0"/>
<pin id="519" dir="0" index="2" bw="32" slack="0"/>
<pin id="520" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="merge_i/5 "/>
</bind>
</comp>

<comp id="525" class="1004" name="icmp_ln24_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="2" slack="0"/>
<pin id="527" dir="0" index="1" bw="2" slack="0"/>
<pin id="528" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/6 "/>
</bind>
</comp>

<comp id="531" class="1004" name="add_ln24_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="2" slack="0"/>
<pin id="533" dir="0" index="1" bw="1" slack="0"/>
<pin id="534" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/6 "/>
</bind>
</comp>

<comp id="537" class="1004" name="zext_ln26_3_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="2" slack="0"/>
<pin id="539" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_3/6 "/>
</bind>
</comp>

<comp id="541" class="1004" name="zext_ln26_4_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="2" slack="0"/>
<pin id="543" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_4/6 "/>
</bind>
</comp>

<comp id="545" class="1004" name="add_ln26_2_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="3" slack="1"/>
<pin id="547" dir="0" index="1" bw="2" slack="0"/>
<pin id="548" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_2/6 "/>
</bind>
</comp>

<comp id="550" class="1004" name="zext_ln26_5_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="4" slack="0"/>
<pin id="552" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_5/6 "/>
</bind>
</comp>

<comp id="554" class="1004" name="p_shl1_cast_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="6" slack="0"/>
<pin id="556" dir="0" index="1" bw="4" slack="0"/>
<pin id="557" dir="0" index="2" bw="1" slack="0"/>
<pin id="558" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1_cast/6 "/>
</bind>
</comp>

<comp id="562" class="1004" name="sub_ln26_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="6" slack="0"/>
<pin id="564" dir="0" index="1" bw="4" slack="0"/>
<pin id="565" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26/6 "/>
</bind>
</comp>

<comp id="568" class="1004" name="add_ln26_3_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="6" slack="0"/>
<pin id="570" dir="0" index="1" bw="2" slack="2"/>
<pin id="571" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_3/6 "/>
</bind>
</comp>

<comp id="573" class="1004" name="zext_ln26_6_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="6" slack="0"/>
<pin id="575" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_6/6 "/>
</bind>
</comp>

<comp id="578" class="1004" name="add_ln26_4_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="5" slack="1"/>
<pin id="580" dir="0" index="1" bw="2" slack="0"/>
<pin id="581" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_4/6 "/>
</bind>
</comp>

<comp id="583" class="1004" name="zext_ln26_7_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="6" slack="0"/>
<pin id="585" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_7/6 "/>
</bind>
</comp>

<comp id="588" class="1004" name="icmp_ln24_1_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="2" slack="0"/>
<pin id="590" dir="0" index="1" bw="2" slack="0"/>
<pin id="591" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24_1/10 "/>
</bind>
</comp>

<comp id="594" class="1004" name="add_ln24_1_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="2" slack="0"/>
<pin id="596" dir="0" index="1" bw="1" slack="0"/>
<pin id="597" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_1/10 "/>
</bind>
</comp>

<comp id="600" class="1004" name="zext_ln26_8_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="2" slack="0"/>
<pin id="602" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_8/10 "/>
</bind>
</comp>

<comp id="604" class="1004" name="zext_ln26_9_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="2" slack="0"/>
<pin id="606" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_9/10 "/>
</bind>
</comp>

<comp id="608" class="1004" name="add_ln26_5_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="3" slack="2"/>
<pin id="610" dir="0" index="1" bw="2" slack="0"/>
<pin id="611" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_5/10 "/>
</bind>
</comp>

<comp id="613" class="1004" name="zext_ln26_10_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="4" slack="0"/>
<pin id="615" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_10/10 "/>
</bind>
</comp>

<comp id="617" class="1004" name="p_shl2_cast_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="6" slack="0"/>
<pin id="619" dir="0" index="1" bw="4" slack="0"/>
<pin id="620" dir="0" index="2" bw="1" slack="0"/>
<pin id="621" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_cast/10 "/>
</bind>
</comp>

<comp id="625" class="1004" name="sub_ln26_1_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="6" slack="0"/>
<pin id="627" dir="0" index="1" bw="4" slack="0"/>
<pin id="628" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_1/10 "/>
</bind>
</comp>

<comp id="631" class="1004" name="add_ln26_6_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="6" slack="0"/>
<pin id="633" dir="0" index="1" bw="2" slack="3"/>
<pin id="634" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_6/10 "/>
</bind>
</comp>

<comp id="636" class="1004" name="zext_ln26_11_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="6" slack="0"/>
<pin id="638" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_11/10 "/>
</bind>
</comp>

<comp id="641" class="1004" name="add_ln26_7_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="5" slack="2"/>
<pin id="643" dir="0" index="1" bw="2" slack="0"/>
<pin id="644" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_7/10 "/>
</bind>
</comp>

<comp id="646" class="1004" name="zext_ln26_12_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="6" slack="0"/>
<pin id="648" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_12/10 "/>
</bind>
</comp>

<comp id="651" class="1004" name="icmp_ln24_2_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="2" slack="0"/>
<pin id="653" dir="0" index="1" bw="2" slack="0"/>
<pin id="654" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24_2/14 "/>
</bind>
</comp>

<comp id="657" class="1004" name="add_ln24_2_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="2" slack="0"/>
<pin id="659" dir="0" index="1" bw="1" slack="0"/>
<pin id="660" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_2/14 "/>
</bind>
</comp>

<comp id="663" class="1004" name="zext_ln26_13_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="2" slack="0"/>
<pin id="665" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_13/14 "/>
</bind>
</comp>

<comp id="667" class="1004" name="zext_ln26_14_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="2" slack="0"/>
<pin id="669" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_14/14 "/>
</bind>
</comp>

<comp id="671" class="1004" name="add_ln26_8_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="3" slack="3"/>
<pin id="673" dir="0" index="1" bw="2" slack="0"/>
<pin id="674" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_8/14 "/>
</bind>
</comp>

<comp id="676" class="1004" name="zext_ln26_15_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="4" slack="0"/>
<pin id="678" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_15/14 "/>
</bind>
</comp>

<comp id="680" class="1004" name="p_shl3_cast_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="6" slack="0"/>
<pin id="682" dir="0" index="1" bw="4" slack="0"/>
<pin id="683" dir="0" index="2" bw="1" slack="0"/>
<pin id="684" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_cast/14 "/>
</bind>
</comp>

<comp id="688" class="1004" name="sub_ln26_2_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="6" slack="0"/>
<pin id="690" dir="0" index="1" bw="4" slack="0"/>
<pin id="691" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_2/14 "/>
</bind>
</comp>

<comp id="694" class="1004" name="add_ln26_9_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="6" slack="0"/>
<pin id="696" dir="0" index="1" bw="2" slack="4"/>
<pin id="697" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_9/14 "/>
</bind>
</comp>

<comp id="699" class="1004" name="zext_ln26_16_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="6" slack="0"/>
<pin id="701" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_16/14 "/>
</bind>
</comp>

<comp id="704" class="1004" name="add_ln26_10_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="5" slack="3"/>
<pin id="706" dir="0" index="1" bw="2" slack="0"/>
<pin id="707" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_10/14 "/>
</bind>
</comp>

<comp id="709" class="1004" name="zext_ln26_17_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="6" slack="0"/>
<pin id="711" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_17/14 "/>
</bind>
</comp>

<comp id="714" class="1004" name="bitcast_ln33_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="0"/>
<pin id="716" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln33/18 "/>
</bind>
</comp>

<comp id="718" class="1004" name="tmp_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="8" slack="0"/>
<pin id="720" dir="0" index="1" bw="32" slack="0"/>
<pin id="721" dir="0" index="2" bw="6" slack="0"/>
<pin id="722" dir="0" index="3" bw="6" slack="0"/>
<pin id="723" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/18 "/>
</bind>
</comp>

<comp id="728" class="1004" name="trunc_ln33_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="32" slack="0"/>
<pin id="730" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln33/18 "/>
</bind>
</comp>

<comp id="732" class="1004" name="icmp_ln33_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="8" slack="0"/>
<pin id="734" dir="0" index="1" bw="8" slack="0"/>
<pin id="735" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/18 "/>
</bind>
</comp>

<comp id="738" class="1004" name="icmp_ln33_1_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="23" slack="0"/>
<pin id="740" dir="0" index="1" bw="23" slack="0"/>
<pin id="741" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33_1/18 "/>
</bind>
</comp>

<comp id="744" class="1004" name="or_ln33_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="1" slack="0"/>
<pin id="746" dir="0" index="1" bw="1" slack="0"/>
<pin id="747" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln33/18 "/>
</bind>
</comp>

<comp id="750" class="1004" name="and_ln33_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="1" slack="0"/>
<pin id="752" dir="0" index="1" bw="1" slack="0"/>
<pin id="753" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln33/18 "/>
</bind>
</comp>

<comp id="756" class="1004" name="w_sum_1_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="1" slack="0"/>
<pin id="758" dir="0" index="1" bw="32" slack="0"/>
<pin id="759" dir="0" index="2" bw="32" slack="0"/>
<pin id="760" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="w_sum_1/18 "/>
</bind>
</comp>

<comp id="768" class="1005" name="r_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="2" slack="0"/>
<pin id="770" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="773" class="1005" name="zext_ln11_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="4" slack="1"/>
<pin id="775" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln11 "/>
</bind>
</comp>

<comp id="781" class="1005" name="c_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="2" slack="0"/>
<pin id="783" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="787" class="1005" name="sub_ln34_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="5" slack="1"/>
<pin id="789" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln34 "/>
</bind>
</comp>

<comp id="792" class="1005" name="xor_ln26_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="2" slack="2"/>
<pin id="794" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="xor_ln26 "/>
</bind>
</comp>

<comp id="800" class="1005" name="f_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="2" slack="0"/>
<pin id="802" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="805" class="1005" name="zext_ln34_2_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="6" slack="2"/>
<pin id="807" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln34_2 "/>
</bind>
</comp>

<comp id="812" class="1005" name="conv_out_addr_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="4" slack="2"/>
<pin id="814" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="conv_out_addr "/>
</bind>
</comp>

<comp id="820" class="1005" name="wr_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="2" slack="0"/>
<pin id="822" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="wr "/>
</bind>
</comp>

<comp id="825" class="1005" name="zext_ln26_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="4" slack="1"/>
<pin id="827" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln26 "/>
</bind>
</comp>

<comp id="832" class="1005" name="zext_ln26_1_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="6" slack="1"/>
<pin id="834" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln26_1 "/>
</bind>
</comp>

<comp id="837" class="1005" name="zext_ln26_2_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="6" slack="2"/>
<pin id="839" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln26_2 "/>
</bind>
</comp>

<comp id="842" class="1005" name="zext_ln22_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="6" slack="3"/>
<pin id="844" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln22 "/>
</bind>
</comp>

<comp id="847" class="1005" name="merge_i_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="32" slack="1"/>
<pin id="849" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="merge_i "/>
</bind>
</comp>

<comp id="855" class="1005" name="add_ln24_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="2" slack="0"/>
<pin id="857" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln24 "/>
</bind>
</comp>

<comp id="860" class="1005" name="conv_weights_0_addr_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="5" slack="1"/>
<pin id="862" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_0_addr "/>
</bind>
</comp>

<comp id="865" class="1005" name="input_addr_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="5" slack="1"/>
<pin id="867" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="870" class="1005" name="conv_weights_0_load_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="32" slack="1"/>
<pin id="872" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_0_load "/>
</bind>
</comp>

<comp id="875" class="1005" name="w_sum_3_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="32" slack="1"/>
<pin id="877" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3 "/>
</bind>
</comp>

<comp id="883" class="1005" name="add_ln24_1_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="2" slack="0"/>
<pin id="885" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln24_1 "/>
</bind>
</comp>

<comp id="888" class="1005" name="conv_weights_1_addr_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="5" slack="1"/>
<pin id="890" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_1_addr "/>
</bind>
</comp>

<comp id="893" class="1005" name="input_addr_1_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="5" slack="1"/>
<pin id="895" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_1 "/>
</bind>
</comp>

<comp id="898" class="1005" name="conv_weights_1_load_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="32" slack="1"/>
<pin id="900" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_1_load "/>
</bind>
</comp>

<comp id="903" class="1005" name="w_sum_3_1_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="32" slack="1"/>
<pin id="905" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3_1 "/>
</bind>
</comp>

<comp id="911" class="1005" name="add_ln24_2_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="2" slack="0"/>
<pin id="913" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln24_2 "/>
</bind>
</comp>

<comp id="916" class="1005" name="conv_weights_2_addr_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="5" slack="1"/>
<pin id="918" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_2_addr "/>
</bind>
</comp>

<comp id="921" class="1005" name="input_addr_2_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="5" slack="1"/>
<pin id="923" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_2 "/>
</bind>
</comp>

<comp id="926" class="1005" name="conv_weights_2_load_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="32" slack="1"/>
<pin id="928" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_2_load "/>
</bind>
</comp>

<comp id="931" class="1005" name="w_sum_3_2_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="32" slack="1"/>
<pin id="933" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="48" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="4" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="48" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="48" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="85" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="110"><net_src comp="92" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="116"><net_src comp="6" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="48" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="48" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="111" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="118" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="137"><net_src comp="8" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="48" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="0" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="48" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="132" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="139" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="161"><net_src comp="16" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="158" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="162" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="173"><net_src comp="16" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="170" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="174" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="185"><net_src comp="16" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="182" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="186" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="197"><net_src comp="16" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="194" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="50" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="205" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="209" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="226"><net_src comp="205" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="220" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="231"><net_src comp="16" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="228" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="248"><net_src comp="217" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="242" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="253"><net_src comp="16" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="250" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="261" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="271"><net_src comp="239" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="265" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="276"><net_src comp="16" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="283"><net_src comp="273" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="288"><net_src comp="209" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="217" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="239" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="261" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="296"><net_src comp="292" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="297"><net_src comp="99" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="105" pin="3"/><net_sink comp="292" pin=1"/></net>

<net id="299"><net_src comp="125" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="300"><net_src comp="146" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="305"><net_src comp="284" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="50" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="310"><net_src comp="105" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="315"><net_src comp="292" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="321"><net_src comp="162" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="18" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="162" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="24" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="334"><net_src comp="32" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="162" pin="4"/><net_sink comp="329" pin=1"/></net>

<net id="336"><net_src comp="34" pin="0"/><net_sink comp="329" pin=2"/></net>

<net id="340"><net_src comp="329" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="345"><net_src comp="174" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="18" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="174" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="24" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="356"><net_src comp="174" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="361"><net_src comp="353" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="365"><net_src comp="357" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="357" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="375"><net_src comp="38" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="366" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="377"><net_src comp="16" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="382"><net_src comp="370" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="362" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="174" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="18" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="186" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="42" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="186" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="24" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="405"><net_src comp="186" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="186" pin="4"/><net_sink comp="406" pin=0"/></net>

<net id="414"><net_src comp="406" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="418"><net_src comp="410" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="424"><net_src comp="198" pin="4"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="42" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="198" pin="4"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="24" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="437"><net_src comp="32" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="198" pin="4"/><net_sink comp="432" pin=1"/></net>

<net id="439"><net_src comp="34" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="443"><net_src comp="432" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="448"><net_src comp="198" pin="4"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="158" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="456"><net_src comp="54" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="457"><net_src comp="444" pin="2"/><net_sink comp="450" pin=1"/></net>

<net id="458"><net_src comp="170" pin="1"/><net_sink comp="450" pin=2"/></net>

<net id="459"><net_src comp="34" pin="0"/><net_sink comp="450" pin=3"/></net>

<net id="463"><net_src comp="450" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="470"><net_src comp="54" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="471"><net_src comp="444" pin="2"/><net_sink comp="464" pin=1"/></net>

<net id="472"><net_src comp="34" pin="0"/><net_sink comp="464" pin=3"/></net>

<net id="476"><net_src comp="464" pin="4"/><net_sink comp="473" pin=0"/></net>

<net id="483"><net_src comp="54" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="484"><net_src comp="444" pin="2"/><net_sink comp="477" pin=1"/></net>

<net id="485"><net_src comp="34" pin="0"/><net_sink comp="477" pin=3"/></net>

<net id="489"><net_src comp="477" pin="4"/><net_sink comp="486" pin=0"/></net>

<net id="494"><net_src comp="182" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="16" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="182" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="24" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="507"><net_src comp="496" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="508"><net_src comp="58" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="509"><net_src comp="60" pin="0"/><net_sink comp="502" pin=2"/></net>

<net id="514"><net_src comp="496" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="490" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="521"><net_src comp="510" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="502" pin="3"/><net_sink comp="516" pin=1"/></net>

<net id="523"><net_src comp="62" pin="0"/><net_sink comp="516" pin=2"/></net>

<net id="524"><net_src comp="516" pin="3"/><net_sink comp="284" pin=1"/></net>

<net id="529"><net_src comp="232" pin="4"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="18" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="535"><net_src comp="232" pin="4"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="24" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="540"><net_src comp="232" pin="4"/><net_sink comp="537" pin=0"/></net>

<net id="544"><net_src comp="232" pin="4"/><net_sink comp="541" pin=0"/></net>

<net id="549"><net_src comp="541" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="553"><net_src comp="545" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="559"><net_src comp="64" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="560"><net_src comp="545" pin="2"/><net_sink comp="554" pin=1"/></net>

<net id="561"><net_src comp="16" pin="0"/><net_sink comp="554" pin=2"/></net>

<net id="566"><net_src comp="554" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="550" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="572"><net_src comp="562" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="576"><net_src comp="568" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="582"><net_src comp="537" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="586"><net_src comp="578" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="592"><net_src comp="254" pin="4"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="18" pin="0"/><net_sink comp="588" pin=1"/></net>

<net id="598"><net_src comp="254" pin="4"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="24" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="603"><net_src comp="254" pin="4"/><net_sink comp="600" pin=0"/></net>

<net id="607"><net_src comp="254" pin="4"/><net_sink comp="604" pin=0"/></net>

<net id="612"><net_src comp="604" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="616"><net_src comp="608" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="622"><net_src comp="64" pin="0"/><net_sink comp="617" pin=0"/></net>

<net id="623"><net_src comp="608" pin="2"/><net_sink comp="617" pin=1"/></net>

<net id="624"><net_src comp="16" pin="0"/><net_sink comp="617" pin=2"/></net>

<net id="629"><net_src comp="617" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="613" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="635"><net_src comp="625" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="639"><net_src comp="631" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="645"><net_src comp="600" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="649"><net_src comp="641" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="655"><net_src comp="277" pin="4"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="18" pin="0"/><net_sink comp="651" pin=1"/></net>

<net id="661"><net_src comp="277" pin="4"/><net_sink comp="657" pin=0"/></net>

<net id="662"><net_src comp="24" pin="0"/><net_sink comp="657" pin=1"/></net>

<net id="666"><net_src comp="277" pin="4"/><net_sink comp="663" pin=0"/></net>

<net id="670"><net_src comp="277" pin="4"/><net_sink comp="667" pin=0"/></net>

<net id="675"><net_src comp="667" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="679"><net_src comp="671" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="685"><net_src comp="64" pin="0"/><net_sink comp="680" pin=0"/></net>

<net id="686"><net_src comp="671" pin="2"/><net_sink comp="680" pin=1"/></net>

<net id="687"><net_src comp="16" pin="0"/><net_sink comp="680" pin=2"/></net>

<net id="692"><net_src comp="680" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="693"><net_src comp="676" pin="1"/><net_sink comp="688" pin=1"/></net>

<net id="698"><net_src comp="688" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="702"><net_src comp="694" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="708"><net_src comp="663" pin="1"/><net_sink comp="704" pin=1"/></net>

<net id="712"><net_src comp="704" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="717"><net_src comp="284" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="724"><net_src comp="68" pin="0"/><net_sink comp="718" pin=0"/></net>

<net id="725"><net_src comp="714" pin="1"/><net_sink comp="718" pin=1"/></net>

<net id="726"><net_src comp="70" pin="0"/><net_sink comp="718" pin=2"/></net>

<net id="727"><net_src comp="72" pin="0"/><net_sink comp="718" pin=3"/></net>

<net id="731"><net_src comp="714" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="736"><net_src comp="718" pin="4"/><net_sink comp="732" pin=0"/></net>

<net id="737"><net_src comp="74" pin="0"/><net_sink comp="732" pin=1"/></net>

<net id="742"><net_src comp="728" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="743"><net_src comp="76" pin="0"/><net_sink comp="738" pin=1"/></net>

<net id="748"><net_src comp="738" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="749"><net_src comp="732" pin="2"/><net_sink comp="744" pin=1"/></net>

<net id="754"><net_src comp="744" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="755"><net_src comp="301" pin="2"/><net_sink comp="750" pin=1"/></net>

<net id="761"><net_src comp="750" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="762"><net_src comp="284" pin="2"/><net_sink comp="756" pin=1"/></net>

<net id="763"><net_src comp="50" pin="0"/><net_sink comp="756" pin=2"/></net>

<net id="764"><net_src comp="756" pin="3"/><net_sink comp="153" pin=1"/></net>

<net id="771"><net_src comp="323" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="776"><net_src comp="337" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="784"><net_src comp="347" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="786"><net_src comp="781" pin="1"/><net_sink comp="464" pin=2"/></net>

<net id="790"><net_src comp="378" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="795"><net_src comp="384" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="477" pin=2"/></net>

<net id="803"><net_src comp="396" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="808"><net_src comp="402" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="810"><net_src comp="805" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="811"><net_src comp="805" pin="1"/><net_sink comp="694" pin=1"/></net>

<net id="815"><net_src comp="78" pin="3"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="823"><net_src comp="426" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="828"><net_src comp="440" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="830"><net_src comp="825" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="831"><net_src comp="825" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="835"><net_src comp="460" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="840"><net_src comp="473" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="845"><net_src comp="486" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="850"><net_src comp="516" pin="3"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="858"><net_src comp="531" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="863"><net_src comp="85" pin="3"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="868"><net_src comp="92" pin="3"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="873"><net_src comp="99" pin="3"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="878"><net_src comp="284" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="886"><net_src comp="594" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="891"><net_src comp="111" pin="3"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="896"><net_src comp="118" pin="3"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="901"><net_src comp="125" pin="3"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="906"><net_src comp="284" pin="2"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="914"><net_src comp="657" pin="2"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="919"><net_src comp="132" pin="3"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="924"><net_src comp="139" pin="3"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="929"><net_src comp="146" pin="3"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="934"><net_src comp="284" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="265" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_out | {18 }
 - Input state : 
	Port: conv_1 : input_r | {6 7 10 11 14 15 }
	Port: conv_1 : conv_weights_0 | {6 7 }
	Port: conv_1 : conv_weights_1 | {10 11 }
	Port: conv_1 : conv_weights_2 | {14 15 }
  - Chain level:
	State 1
	State 2
		icmp_ln8 : 1
		r : 1
		br_ln8 : 2
		tmp_8 : 1
		zext_ln11 : 2
	State 3
		icmp_ln11 : 1
		c : 1
		br_ln11 : 2
		zext_ln34 : 1
		add_ln34 : 2
		zext_ln34_1 : 3
		trunc_ln34 : 3
		p_shl_cast : 4
		sub_ln34 : 5
		xor_ln26 : 1
	State 4
		icmp_ln14 : 1
		f : 1
		br_ln14 : 2
		zext_ln34_2 : 1
		zext_ln34_3 : 1
		add_ln34_1 : 2
		zext_ln34_4 : 3
		conv_out_addr : 4
	State 5
		icmp_ln18 : 1
		wr : 1
		br_ln18 : 2
		tmp_9 : 1
		zext_ln26 : 2
		add_ln26 : 1
		tmp_10 : 2
		zext_ln26_1 : 3
		tmp_11 : 2
		zext_ln26_2 : 3
		tmp_12 : 2
		zext_ln22 : 3
		select_ln7_i : 1
		empty_13 : 1
		merge_i : 1
		w_sum : 2
	State 6
		icmp_ln24 : 1
		add_ln24 : 1
		br_ln24 : 2
		zext_ln26_3 : 1
		zext_ln26_4 : 1
		add_ln26_2 : 2
		zext_ln26_5 : 3
		p_shl1_cast : 3
		sub_ln26 : 4
		add_ln26_3 : 5
		zext_ln26_6 : 6
		conv_weights_0_addr : 7
		add_ln26_4 : 2
		zext_ln26_7 : 3
		input_addr : 4
		conv_weights_0_load : 8
		input_load : 5
	State 7
		tmp_s : 1
	State 8
		w_sum_3 : 1
	State 9
	State 10
		icmp_ln24_1 : 1
		add_ln24_1 : 1
		br_ln24 : 2
		zext_ln26_8 : 1
		zext_ln26_9 : 1
		add_ln26_5 : 2
		zext_ln26_10 : 3
		p_shl2_cast : 3
		sub_ln26_1 : 4
		add_ln26_6 : 5
		zext_ln26_11 : 6
		conv_weights_1_addr : 7
		add_ln26_7 : 2
		zext_ln26_12 : 3
		input_addr_1 : 4
		conv_weights_1_load : 8
		input_load_1 : 5
	State 11
		tmp_1_1 : 1
	State 12
		w_sum_3_1 : 1
	State 13
	State 14
		icmp_ln24_2 : 1
		add_ln24_2 : 1
		br_ln24 : 2
		zext_ln26_13 : 1
		zext_ln26_14 : 1
		add_ln26_8 : 2
		zext_ln26_15 : 3
		p_shl3_cast : 3
		sub_ln26_2 : 4
		add_ln26_9 : 5
		zext_ln26_16 : 6
		conv_weights_2_addr : 7
		add_ln26_10 : 2
		zext_ln26_17 : 3
		input_addr_2 : 4
		conv_weights_2_load : 8
		input_load_2 : 5
	State 15
		tmp_1_2 : 1
	State 16
		w_sum_3_2 : 1
	State 17
	State 18
		bitcast_ln33 : 1
		tmp : 2
		trunc_ln33 : 2
		icmp_ln33 : 3
		icmp_ln33_1 : 3
		or_ln33 : 4
		tmp_4 : 1
		and_ln33 : 4
		w_sum_1 : 4
		store_ln34 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   fadd   |      grp_fu_284     |    2    |   177   |   198   |
|----------|---------------------|---------|---------|---------|
|   fmul   |      grp_fu_292     |    3    |   128   |   138   |
|----------|---------------------|---------|---------|---------|
|          |       r_fu_323      |    0    |    0    |    10   |
|          |       c_fu_347      |    0    |    0    |    10   |
|          |   add_ln34_fu_357   |    0    |    0    |    12   |
|          |       f_fu_396      |    0    |    0    |    10   |
|          |  add_ln34_1_fu_410  |    0    |    0    |    15   |
|          |      wr_fu_426      |    0    |    0    |    10   |
|          |   add_ln26_fu_444   |    0    |    0    |    10   |
|          |   add_ln24_fu_531   |    0    |    0    |    10   |
|          |  add_ln26_2_fu_545  |    0    |    0    |    12   |
|    add   |  add_ln26_3_fu_568  |    0    |    0    |    8    |
|          |  add_ln26_4_fu_578  |    0    |    0    |    15   |
|          |  add_ln24_1_fu_594  |    0    |    0    |    10   |
|          |  add_ln26_5_fu_608  |    0    |    0    |    12   |
|          |  add_ln26_6_fu_631  |    0    |    0    |    8    |
|          |  add_ln26_7_fu_641  |    0    |    0    |    15   |
|          |  add_ln24_2_fu_657  |    0    |    0    |    10   |
|          |  add_ln26_8_fu_671  |    0    |    0    |    12   |
|          |  add_ln26_9_fu_694  |    0    |    0    |    8    |
|          |  add_ln26_10_fu_704 |    0    |    0    |    15   |
|----------|---------------------|---------|---------|---------|
|          |   icmp_ln8_fu_317   |    0    |    0    |    8    |
|          |   icmp_ln11_fu_341  |    0    |    0    |    8    |
|          |   icmp_ln14_fu_390  |    0    |    0    |    8    |
|          |   icmp_ln18_fu_420  |    0    |    0    |    8    |
|          |   icmp_ln7_fu_490   |    0    |    0    |    8    |
|   icmp   |  icmp_ln7_1_fu_496  |    0    |    0    |    8    |
|          |   icmp_ln24_fu_525  |    0    |    0    |    8    |
|          |  icmp_ln24_1_fu_588 |    0    |    0    |    8    |
|          |  icmp_ln24_2_fu_651 |    0    |    0    |    8    |
|          |   icmp_ln33_fu_732  |    0    |    0    |    11   |
|          |  icmp_ln33_1_fu_738 |    0    |    0    |    18   |
|----------|---------------------|---------|---------|---------|
|          | select_ln7_i_fu_502 |    0    |    0    |    32   |
|  select  |    merge_i_fu_516   |    0    |    0    |    32   |
|          |    w_sum_1_fu_756   |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|   fcmp   |     tmp_4_fu_301    |    0    |    0    |    66   |
|----------|---------------------|---------|---------|---------|
|          |   sub_ln34_fu_378   |    0    |    0    |    15   |
|    sub   |   sub_ln26_fu_562   |    0    |    0    |    8    |
|          |  sub_ln26_1_fu_625  |    0    |    0    |    8    |
|          |  sub_ln26_2_fu_688  |    0    |    0    |    8    |
|----------|---------------------|---------|---------|---------|
|    or    |   empty_13_fu_510   |    0    |    0    |    2    |
|          |    or_ln33_fu_744   |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|    xor   |   xor_ln26_fu_384   |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|    and   |   and_ln33_fu_750   |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|          |     tmp_8_fu_329    |    0    |    0    |    0    |
|          |  p_shl_cast_fu_370  |    0    |    0    |    0    |
|          |     tmp_9_fu_432    |    0    |    0    |    0    |
|          |    tmp_10_fu_450    |    0    |    0    |    0    |
|bitconcatenate|    tmp_11_fu_464    |    0    |    0    |    0    |
|          |    tmp_12_fu_477    |    0    |    0    |    0    |
|          |  p_shl1_cast_fu_554 |    0    |    0    |    0    |
|          |  p_shl2_cast_fu_617 |    0    |    0    |    0    |
|          |  p_shl3_cast_fu_680 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |   zext_ln11_fu_337  |    0    |    0    |    0    |
|          |   zext_ln34_fu_353  |    0    |    0    |    0    |
|          |  zext_ln34_1_fu_362 |    0    |    0    |    0    |
|          |  zext_ln34_2_fu_402 |    0    |    0    |    0    |
|          |  zext_ln34_3_fu_406 |    0    |    0    |    0    |
|          |  zext_ln34_4_fu_415 |    0    |    0    |    0    |
|          |   zext_ln26_fu_440  |    0    |    0    |    0    |
|          |  zext_ln26_1_fu_460 |    0    |    0    |    0    |
|          |  zext_ln26_2_fu_473 |    0    |    0    |    0    |
|          |   zext_ln22_fu_486  |    0    |    0    |    0    |
|          |  zext_ln26_3_fu_537 |    0    |    0    |    0    |
|          |  zext_ln26_4_fu_541 |    0    |    0    |    0    |
|   zext   |  zext_ln26_5_fu_550 |    0    |    0    |    0    |
|          |  zext_ln26_6_fu_573 |    0    |    0    |    0    |
|          |  zext_ln26_7_fu_583 |    0    |    0    |    0    |
|          |  zext_ln26_8_fu_600 |    0    |    0    |    0    |
|          |  zext_ln26_9_fu_604 |    0    |    0    |    0    |
|          | zext_ln26_10_fu_613 |    0    |    0    |    0    |
|          | zext_ln26_11_fu_636 |    0    |    0    |    0    |
|          | zext_ln26_12_fu_646 |    0    |    0    |    0    |
|          | zext_ln26_13_fu_663 |    0    |    0    |    0    |
|          | zext_ln26_14_fu_667 |    0    |    0    |    0    |
|          | zext_ln26_15_fu_676 |    0    |    0    |    0    |
|          | zext_ln26_16_fu_699 |    0    |    0    |    0    |
|          | zext_ln26_17_fu_709 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   trunc  |  trunc_ln34_fu_366  |    0    |    0    |    0    |
|          |  trunc_ln33_fu_728  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|      tmp_fu_718     |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    5    |   305   |   858   |
|----------|---------------------|---------|---------|---------|

Memories:
+--------------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |
+--------------+--------+--------+--------+
|conv_weights_0|    0   |   32   |    9   |
|conv_weights_1|    0   |   32   |    9   |
|conv_weights_2|    0   |   32   |    9   |
+--------------+--------+--------+--------+
|     Total    |    0   |   96   |   27   |
+--------------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     add_ln24_1_reg_883    |    2   |
|     add_ln24_2_reg_911    |    2   |
|      add_ln24_reg_855     |    2   |
|        c_0_reg_170        |    2   |
|         c_reg_781         |    2   |
|       ch_0_0_reg_228      |    2   |
|       ch_0_1_reg_250      |    2   |
|       ch_0_2_reg_273      |    2   |
|   conv_out_addr_reg_812   |    4   |
|conv_weights_0_addr_reg_860|    5   |
|conv_weights_0_load_reg_870|   32   |
|conv_weights_1_addr_reg_888|    5   |
|conv_weights_1_load_reg_898|   32   |
|conv_weights_2_addr_reg_916|    5   |
|conv_weights_2_load_reg_926|   32   |
|        f_0_reg_182        |    2   |
|         f_reg_800         |    2   |
|    input_addr_1_reg_893   |    5   |
|    input_addr_2_reg_921   |    5   |
|     input_addr_reg_865    |    5   |
|      merge_i_reg_847      |   32   |
|        r_0_reg_158        |    2   |
|         r_reg_768         |    2   |
|          reg_307          |   32   |
|          reg_312          |   32   |
|      sub_ln34_reg_787     |    5   |
|      w_sum_0_reg_205      |   32   |
|     w_sum_2_0_reg_217     |   32   |
|     w_sum_2_1_reg_239     |   32   |
|     w_sum_2_2_reg_261     |   32   |
|     w_sum_3_1_reg_903     |   32   |
|     w_sum_3_2_reg_931     |   32   |
|      w_sum_3_reg_875      |   32   |
|        wr_0_reg_194       |    2   |
|         wr_reg_820        |    2   |
|      xor_ln26_reg_792     |    2   |
|     zext_ln11_reg_773     |    4   |
|     zext_ln22_reg_842     |    6   |
|    zext_ln26_1_reg_832    |    6   |
|    zext_ln26_2_reg_837    |    6   |
|     zext_ln26_reg_825     |    4   |
|    zext_ln34_2_reg_805    |    6   |
+---------------------------+--------+
|           Total           |   517  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_99 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_105 |  p0  |   6  |   5  |   30   ||    33   |
| grp_access_fu_125 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_146 |  p0  |   2  |   5  |   10   ||    9    |
|    r_0_reg_158    |  p0  |   2  |   2  |    4   ||    9    |
|    c_0_reg_170    |  p0  |   2  |   2  |    4   ||    9    |
|    f_0_reg_182    |  p0  |   2  |   2  |    4   ||    9    |
|  w_sum_0_reg_205  |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_284    |  p0  |   4  |  32  |   128  ||    21   |
|     grp_fu_284    |  p1  |   4  |  32  |   128  ||    21   |
|     grp_fu_292    |  p0  |   6  |  32  |   192  ||    33   |
|     grp_fu_292    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   648  ||  14.874 ||   180   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    -   |   305  |   858  |
|   Memory  |    0   |    -   |    -   |   96   |   27   |
|Multiplexer|    -   |    -   |   14   |    -   |   180  |
|  Register |    -   |    -   |    -   |   517  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   14   |   918  |  1065  |
+-----------+--------+--------+--------+--------+--------+
