Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (win64) Build 5164865 Thu Sep  5 14:37:11 MDT 2024
| Date         : Thu Nov  7 08:54:00 2024
| Host         : DESKTOP-GTUF0U5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab_6_top_level_timing_summary_routed.rpt -pb lab_6_top_level_timing_summary_routed.pb -rpx lab_6_top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : lab_6_top_level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  41          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (36)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (36)
--------------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.080        0.000                      0                 1201        0.109        0.000                      0                 1201        4.020        0.000                       0                   587  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.080        0.000                      0                 1201        0.109        0.000                      0                 1201        4.020        0.000                       0                   587  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.080ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.080ns  (required time - arrival time)
  Source:                 XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_PROC/AVERAGER/REG_ARRAY_reg_r_182/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.612ns  (logic 1.328ns (23.665%)  route 4.284ns (76.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.534     5.055    XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     6.259 r  XADC_INST/inst/DRDY
                         net (fo=2, routed)           1.315     7.574    ADC_PROC/AVERAGER/drdy_out
    SLICE_X15Y76         LUT2 (Prop_lut2_I0_O)        0.124     7.698 r  ADC_PROC/AVERAGER/sum[23]_i_1/O
                         net (fo=456, routed)         2.968    10.666    ADC_PROC/AVERAGER/ready_r_reg
    SLICE_X46Y73         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_182/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.423    14.764    ADC_PROC/AVERAGER/clk_IBUF_BUFG
    SLICE_X46Y73         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_182/C
                         clock pessimism              0.187    14.951    
                         clock uncertainty           -0.035    14.915    
    SLICE_X46Y73         FDRE (Setup_fdre_C_CE)      -0.169    14.746    ADC_PROC/AVERAGER/REG_ARRAY_reg_r_182
  -------------------------------------------------------------------
                         required time                         14.746    
                         arrival time                         -10.666    
  -------------------------------------------------------------------
                         slack                                  4.080    

Slack (MET) :             4.080ns  (required time - arrival time)
  Source:                 XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_PROC/AVERAGER/REG_ARRAY_reg_r_183/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.612ns  (logic 1.328ns (23.665%)  route 4.284ns (76.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.534     5.055    XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     6.259 r  XADC_INST/inst/DRDY
                         net (fo=2, routed)           1.315     7.574    ADC_PROC/AVERAGER/drdy_out
    SLICE_X15Y76         LUT2 (Prop_lut2_I0_O)        0.124     7.698 r  ADC_PROC/AVERAGER/sum[23]_i_1/O
                         net (fo=456, routed)         2.968    10.666    ADC_PROC/AVERAGER/ready_r_reg
    SLICE_X46Y73         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_183/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.423    14.764    ADC_PROC/AVERAGER/clk_IBUF_BUFG
    SLICE_X46Y73         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_183/C
                         clock pessimism              0.187    14.951    
                         clock uncertainty           -0.035    14.915    
    SLICE_X46Y73         FDRE (Setup_fdre_C_CE)      -0.169    14.746    ADC_PROC/AVERAGER/REG_ARRAY_reg_r_183
  -------------------------------------------------------------------
                         required time                         14.746    
                         arrival time                         -10.666    
  -------------------------------------------------------------------
                         slack                                  4.080    

Slack (MET) :             4.105ns  (required time - arrival time)
  Source:                 XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_PROC/AVERAGER/REG_ARRAY_reg_r_131/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.552ns  (logic 1.328ns (23.921%)  route 4.224ns (76.079%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.534     5.055    XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     6.259 r  XADC_INST/inst/DRDY
                         net (fo=2, routed)           1.315     7.574    ADC_PROC/AVERAGER/drdy_out
    SLICE_X15Y76         LUT2 (Prop_lut2_I0_O)        0.124     7.698 r  ADC_PROC/AVERAGER/sum[23]_i_1/O
                         net (fo=456, routed)         2.908    10.607    ADC_PROC/AVERAGER/ready_r_reg
    SLICE_X44Y77         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_131/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.424    14.765    ADC_PROC/AVERAGER/clk_IBUF_BUFG
    SLICE_X44Y77         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_131/C
                         clock pessimism              0.187    14.952    
                         clock uncertainty           -0.035    14.916    
    SLICE_X44Y77         FDRE (Setup_fdre_C_CE)      -0.205    14.711    ADC_PROC/AVERAGER/REG_ARRAY_reg_r_131
  -------------------------------------------------------------------
                         required time                         14.711    
                         arrival time                         -10.607    
  -------------------------------------------------------------------
                         slack                                  4.105    

Slack (MET) :             4.105ns  (required time - arrival time)
  Source:                 XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_PROC/AVERAGER/REG_ARRAY_reg_r_132/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.552ns  (logic 1.328ns (23.921%)  route 4.224ns (76.079%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.534     5.055    XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     6.259 r  XADC_INST/inst/DRDY
                         net (fo=2, routed)           1.315     7.574    ADC_PROC/AVERAGER/drdy_out
    SLICE_X15Y76         LUT2 (Prop_lut2_I0_O)        0.124     7.698 r  ADC_PROC/AVERAGER/sum[23]_i_1/O
                         net (fo=456, routed)         2.908    10.607    ADC_PROC/AVERAGER/ready_r_reg
    SLICE_X44Y77         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_132/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.424    14.765    ADC_PROC/AVERAGER/clk_IBUF_BUFG
    SLICE_X44Y77         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_132/C
                         clock pessimism              0.187    14.952    
                         clock uncertainty           -0.035    14.916    
    SLICE_X44Y77         FDRE (Setup_fdre_C_CE)      -0.205    14.711    ADC_PROC/AVERAGER/REG_ARRAY_reg_r_132
  -------------------------------------------------------------------
                         required time                         14.711    
                         arrival time                         -10.607    
  -------------------------------------------------------------------
                         slack                                  4.105    

Slack (MET) :             4.105ns  (required time - arrival time)
  Source:                 XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_PROC/AVERAGER/REG_ARRAY_reg_r_133/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.552ns  (logic 1.328ns (23.921%)  route 4.224ns (76.079%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.534     5.055    XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     6.259 r  XADC_INST/inst/DRDY
                         net (fo=2, routed)           1.315     7.574    ADC_PROC/AVERAGER/drdy_out
    SLICE_X15Y76         LUT2 (Prop_lut2_I0_O)        0.124     7.698 r  ADC_PROC/AVERAGER/sum[23]_i_1/O
                         net (fo=456, routed)         2.908    10.607    ADC_PROC/AVERAGER/ready_r_reg
    SLICE_X44Y77         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_133/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.424    14.765    ADC_PROC/AVERAGER/clk_IBUF_BUFG
    SLICE_X44Y77         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_133/C
                         clock pessimism              0.187    14.952    
                         clock uncertainty           -0.035    14.916    
    SLICE_X44Y77         FDRE (Setup_fdre_C_CE)      -0.205    14.711    ADC_PROC/AVERAGER/REG_ARRAY_reg_r_133
  -------------------------------------------------------------------
                         required time                         14.711    
                         arrival time                         -10.607    
  -------------------------------------------------------------------
                         slack                                  4.105    

Slack (MET) :             4.131ns  (required time - arrival time)
  Source:                 XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_PROC/AVERAGER/REG_ARRAY_reg_r_14/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.531ns  (logic 1.328ns (24.012%)  route 4.203ns (75.988%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.534     5.055    XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     6.259 r  XADC_INST/inst/DRDY
                         net (fo=2, routed)           1.315     7.574    ADC_PROC/AVERAGER/drdy_out
    SLICE_X15Y76         LUT2 (Prop_lut2_I0_O)        0.124     7.698 r  ADC_PROC/AVERAGER/sum[23]_i_1/O
                         net (fo=456, routed)         2.887    10.586    ADC_PROC/AVERAGER/ready_r_reg
    SLICE_X49Y78         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_14/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.429    14.770    ADC_PROC/AVERAGER/clk_IBUF_BUFG
    SLICE_X49Y78         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_14/C
                         clock pessimism              0.187    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X49Y78         FDRE (Setup_fdre_C_CE)      -0.205    14.716    ADC_PROC/AVERAGER/REG_ARRAY_reg_r_14
  -------------------------------------------------------------------
                         required time                         14.716    
                         arrival time                         -10.586    
  -------------------------------------------------------------------
                         slack                                  4.131    

Slack (MET) :             4.131ns  (required time - arrival time)
  Source:                 XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_PROC/AVERAGER/REG_ARRAY_reg_r_15/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.531ns  (logic 1.328ns (24.012%)  route 4.203ns (75.988%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.534     5.055    XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     6.259 r  XADC_INST/inst/DRDY
                         net (fo=2, routed)           1.315     7.574    ADC_PROC/AVERAGER/drdy_out
    SLICE_X15Y76         LUT2 (Prop_lut2_I0_O)        0.124     7.698 r  ADC_PROC/AVERAGER/sum[23]_i_1/O
                         net (fo=456, routed)         2.887    10.586    ADC_PROC/AVERAGER/ready_r_reg
    SLICE_X49Y78         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_15/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.429    14.770    ADC_PROC/AVERAGER/clk_IBUF_BUFG
    SLICE_X49Y78         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_15/C
                         clock pessimism              0.187    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X49Y78         FDRE (Setup_fdre_C_CE)      -0.205    14.716    ADC_PROC/AVERAGER/REG_ARRAY_reg_r_15
  -------------------------------------------------------------------
                         required time                         14.716    
                         arrival time                         -10.586    
  -------------------------------------------------------------------
                         slack                                  4.131    

Slack (MET) :             4.131ns  (required time - arrival time)
  Source:                 XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_PROC/AVERAGER/REG_ARRAY_reg_r_16/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.531ns  (logic 1.328ns (24.012%)  route 4.203ns (75.988%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.534     5.055    XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     6.259 r  XADC_INST/inst/DRDY
                         net (fo=2, routed)           1.315     7.574    ADC_PROC/AVERAGER/drdy_out
    SLICE_X15Y76         LUT2 (Prop_lut2_I0_O)        0.124     7.698 r  ADC_PROC/AVERAGER/sum[23]_i_1/O
                         net (fo=456, routed)         2.887    10.586    ADC_PROC/AVERAGER/ready_r_reg
    SLICE_X49Y78         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_16/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.429    14.770    ADC_PROC/AVERAGER/clk_IBUF_BUFG
    SLICE_X49Y78         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_16/C
                         clock pessimism              0.187    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X49Y78         FDRE (Setup_fdre_C_CE)      -0.205    14.716    ADC_PROC/AVERAGER/REG_ARRAY_reg_r_16
  -------------------------------------------------------------------
                         required time                         14.716    
                         arrival time                         -10.586    
  -------------------------------------------------------------------
                         slack                                  4.131    

Slack (MET) :             4.131ns  (required time - arrival time)
  Source:                 XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_PROC/AVERAGER/REG_ARRAY_reg_r_17/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.531ns  (logic 1.328ns (24.012%)  route 4.203ns (75.988%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.534     5.055    XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     6.259 r  XADC_INST/inst/DRDY
                         net (fo=2, routed)           1.315     7.574    ADC_PROC/AVERAGER/drdy_out
    SLICE_X15Y76         LUT2 (Prop_lut2_I0_O)        0.124     7.698 r  ADC_PROC/AVERAGER/sum[23]_i_1/O
                         net (fo=456, routed)         2.887    10.586    ADC_PROC/AVERAGER/ready_r_reg
    SLICE_X49Y78         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_17/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.429    14.770    ADC_PROC/AVERAGER/clk_IBUF_BUFG
    SLICE_X49Y78         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_17/C
                         clock pessimism              0.187    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X49Y78         FDRE (Setup_fdre_C_CE)      -0.205    14.716    ADC_PROC/AVERAGER/REG_ARRAY_reg_r_17
  -------------------------------------------------------------------
                         required time                         14.716    
                         arrival time                         -10.586    
  -------------------------------------------------------------------
                         slack                                  4.131    

Slack (MET) :             4.145ns  (required time - arrival time)
  Source:                 XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_PROC/AVERAGER/REG_ARRAY_reg_r_47/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.510ns  (logic 1.328ns (24.100%)  route 4.182ns (75.900%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.534     5.055    XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     6.259 r  XADC_INST/inst/DRDY
                         net (fo=2, routed)           1.315     7.574    ADC_PROC/AVERAGER/drdy_out
    SLICE_X15Y76         LUT2 (Prop_lut2_I0_O)        0.124     7.698 r  ADC_PROC/AVERAGER/sum[23]_i_1/O
                         net (fo=456, routed)         2.867    10.565    ADC_PROC/AVERAGER/ready_r_reg
    SLICE_X47Y76         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_47/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.423    14.764    ADC_PROC/AVERAGER/clk_IBUF_BUFG
    SLICE_X47Y76         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_47/C
                         clock pessimism              0.187    14.951    
                         clock uncertainty           -0.035    14.915    
    SLICE_X47Y76         FDRE (Setup_fdre_C_CE)      -0.205    14.710    ADC_PROC/AVERAGER/REG_ARRAY_reg_r_47
  -------------------------------------------------------------------
                         required time                         14.710    
                         arrival time                         -10.565    
  -------------------------------------------------------------------
                         slack                                  4.145    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 ADC_PROC/AVERAGER/REG_ARRAY_reg_r_49/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_PROC/AVERAGER/REG_ARRAY_reg_r_50/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.536%)  route 0.056ns (28.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.550     1.433    ADC_PROC/AVERAGER/clk_IBUF_BUFG
    SLICE_X47Y76         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_49/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y76         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_49/Q
                         net (fo=1, routed)           0.056     1.630    ADC_PROC/AVERAGER/REG_ARRAY_reg_r_49_n_0
    SLICE_X46Y76         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_50/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.817     1.944    ADC_PROC/AVERAGER/clk_IBUF_BUFG
    SLICE_X46Y76         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_50/C
                         clock pessimism             -0.498     1.446    
    SLICE_X46Y76         FDRE (Hold_fdre_C_D)         0.075     1.521    ADC_PROC/AVERAGER/REG_ARRAY_reg_r_50
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.630    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 ADC_PROC/AVERAGER/REG_ARRAY_reg_r_103/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_PROC/AVERAGER/REG_ARRAY_reg_r_104/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.682%)  route 0.058ns (29.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.549     1.432    ADC_PROC/AVERAGER/clk_IBUF_BUFG
    SLICE_X45Y74         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_103/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_103/Q
                         net (fo=1, routed)           0.058     1.632    ADC_PROC/AVERAGER/REG_ARRAY_reg_r_103_n_0
    SLICE_X44Y74         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_104/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.816     1.943    ADC_PROC/AVERAGER/clk_IBUF_BUFG
    SLICE_X44Y74         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_104/C
                         clock pessimism             -0.498     1.445    
    SLICE_X44Y74         FDRE (Hold_fdre_C_D)         0.046     1.491    ADC_PROC/AVERAGER/REG_ARRAY_reg_r_104
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 ADC_PROC/AVERAGER/REG_ARRAY_reg_r_160/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_PROC/AVERAGER/REG_ARRAY_reg_r_161/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.070%)  route 0.115ns (44.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.552     1.435    ADC_PROC/AVERAGER/clk_IBUF_BUFG
    SLICE_X45Y71         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_160/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_160/Q
                         net (fo=1, routed)           0.115     1.691    ADC_PROC/AVERAGER/REG_ARRAY_reg_r_160_n_0
    SLICE_X43Y70         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_161/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.820     1.947    ADC_PROC/AVERAGER/clk_IBUF_BUFG
    SLICE_X43Y70         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_161/C
                         clock pessimism             -0.478     1.469    
    SLICE_X43Y70         FDRE (Hold_fdre_C_D)         0.070     1.539    ADC_PROC/AVERAGER/REG_ARRAY_reg_r_161
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 ADC_PROC/AVERAGER/REG_ARRAY_reg_r_231/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_PROC/AVERAGER/REG_ARRAY_reg_r_232/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.080%)  route 0.115ns (44.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.549     1.432    ADC_PROC/AVERAGER/clk_IBUF_BUFG
    SLICE_X39Y73         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_231/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_231/Q
                         net (fo=1, routed)           0.115     1.688    ADC_PROC/AVERAGER/REG_ARRAY_reg_r_231_n_0
    SLICE_X41Y73         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_232/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.816     1.943    ADC_PROC/AVERAGER/clk_IBUF_BUFG
    SLICE_X41Y73         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_232/C
                         clock pessimism             -0.478     1.465    
    SLICE_X41Y73         FDRE (Hold_fdre_C_D)         0.070     1.535    ADC_PROC/AVERAGER/REG_ARRAY_reg_r_232
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 ADC_PROC/AVERAGER/REG_ARRAY_reg_r_136/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_PROC/AVERAGER/REG_ARRAY_reg_r_137/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.164ns (76.242%)  route 0.051ns (23.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.548     1.431    ADC_PROC/AVERAGER/clk_IBUF_BUFG
    SLICE_X38Y75         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_136/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y75         FDRE (Prop_fdre_C_Q)         0.164     1.595 r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_136/Q
                         net (fo=1, routed)           0.051     1.646    ADC_PROC/AVERAGER/REG_ARRAY_reg_r_136_n_0
    SLICE_X39Y75         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_137/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.813     1.941    ADC_PROC/AVERAGER/clk_IBUF_BUFG
    SLICE_X39Y75         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_137/C
                         clock pessimism             -0.497     1.444    
    SLICE_X39Y75         FDRE (Hold_fdre_C_D)         0.046     1.490    ADC_PROC/AVERAGER/REG_ARRAY_reg_r_137
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 ADC_PROC/AVERAGER/REG_ARRAY_reg_r_99/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_PROC/AVERAGER/REG_ARRAY_reg_r_100/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.550     1.433    ADC_PROC/AVERAGER/clk_IBUF_BUFG
    SLICE_X44Y73         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_99/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y73         FDRE (Prop_fdre_C_Q)         0.128     1.561 r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_99/Q
                         net (fo=1, routed)           0.059     1.620    ADC_PROC/AVERAGER/REG_ARRAY_reg_r_99_n_0
    SLICE_X45Y73         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_100/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.817     1.944    ADC_PROC/AVERAGER/clk_IBUF_BUFG
    SLICE_X45Y73         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_100/C
                         clock pessimism             -0.498     1.446    
    SLICE_X45Y73         FDRE (Hold_fdre_C_D)         0.017     1.463    ADC_PROC/AVERAGER/REG_ARRAY_reg_r_100
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 ADC_PROC/AVERAGER/REG_ARRAY_reg_r_221/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_PROC/AVERAGER/REG_ARRAY_reg_r_222/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.549     1.432    ADC_PROC/AVERAGER/clk_IBUF_BUFG
    SLICE_X39Y73         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_221/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_221/Q
                         net (fo=1, routed)           0.100     1.673    ADC_PROC/AVERAGER/REG_ARRAY_reg_r_221_n_0
    SLICE_X37Y73         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_222/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.814     1.942    ADC_PROC/AVERAGER/clk_IBUF_BUFG
    SLICE_X37Y73         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_222/C
                         clock pessimism             -0.497     1.445    
    SLICE_X37Y73         FDRE (Hold_fdre_C_D)         0.070     1.515    ADC_PROC/AVERAGER/REG_ARRAY_reg_r_222
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 ADC_PROC/AVERAGER/REG_ARRAY_reg_r_11/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_PROC/AVERAGER/REG_ARRAY_reg_r_12/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.552     1.435    ADC_PROC/AVERAGER/clk_IBUF_BUFG
    SLICE_X45Y77         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_11/Q
                         net (fo=1, routed)           0.101     1.677    ADC_PROC/AVERAGER/REG_ARRAY_reg_r_11_n_0
    SLICE_X47Y77         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_12/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.818     1.946    ADC_PROC/AVERAGER/clk_IBUF_BUFG
    SLICE_X47Y77         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_12/C
                         clock pessimism             -0.498     1.448    
    SLICE_X47Y77         FDRE (Hold_fdre_C_D)         0.066     1.514    ADC_PROC/AVERAGER/REG_ARRAY_reg_r_12
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 ADC_PROC/AVERAGER/REG_ARRAY_reg_r_191/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_PROC/AVERAGER/REG_ARRAY_reg_r_192/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.953%)  route 0.116ns (45.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.552     1.435    ADC_PROC/AVERAGER/clk_IBUF_BUFG
    SLICE_X44Y71         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_191/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y71         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_191/Q
                         net (fo=1, routed)           0.116     1.692    ADC_PROC/AVERAGER/REG_ARRAY_reg_r_191_n_0
    SLICE_X45Y70         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_192/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.821     1.948    ADC_PROC/AVERAGER/clk_IBUF_BUFG
    SLICE_X45Y70         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_192/C
                         clock pessimism             -0.498     1.450    
    SLICE_X45Y70         FDRE (Hold_fdre_C_D)         0.076     1.526    ADC_PROC/AVERAGER/REG_ARRAY_reg_r_192
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 ADC_PROC/AVERAGER/REG_ARRAY_reg_r_12/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_PROC/AVERAGER/REG_ARRAY_reg_r_13/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.552     1.435    ADC_PROC/AVERAGER/clk_IBUF_BUFG
    SLICE_X47Y77         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_12/Q
                         net (fo=1, routed)           0.110     1.686    ADC_PROC/AVERAGER/REG_ARRAY_reg_r_12_n_0
    SLICE_X47Y78         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_13/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.820     1.947    ADC_PROC/AVERAGER/clk_IBUF_BUFG
    SLICE_X47Y78         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_13/C
                         clock pessimism             -0.498     1.449    
    SLICE_X47Y78         FDRE (Hold_fdre_C_D)         0.070     1.519    ADC_PROC/AVERAGER/REG_ARRAY_reg_r_13
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK    n/a            4.000         10.000      6.000      XADC_X0Y0      XADC_INST/inst/DCLK
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y30    ADC_PROC/scaled_adc_data_temp_reg/CLK
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X15Y76   ADC_PROC/ready_r_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y75   ADC_PROC/scaled_adc_data_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y76   ADC_PROC/scaled_adc_data_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y76   ADC_PROC/scaled_adc_data_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y77   ADC_PROC/scaled_adc_data_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y78   ADC_PROC/scaled_adc_data_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y74   ADC_PROC/scaled_adc_data_reg[1]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y66   ADC_PROC/AVERAGER/REG_ARRAY_reg[128][0]_srl32___ADC_PROC_AVERAGER_REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y66   ADC_PROC/AVERAGER/REG_ARRAY_reg[128][0]_srl32___ADC_PROC_AVERAGER_REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y75   ADC_PROC/AVERAGER/REG_ARRAY_reg[128][10]_srl32___ADC_PROC_AVERAGER_REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y75   ADC_PROC/AVERAGER/REG_ARRAY_reg[128][10]_srl32___ADC_PROC_AVERAGER_REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y74   ADC_PROC/AVERAGER/REG_ARRAY_reg[128][11]_srl32___ADC_PROC_AVERAGER_REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y74   ADC_PROC/AVERAGER/REG_ARRAY_reg[128][11]_srl32___ADC_PROC_AVERAGER_REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y74   ADC_PROC/AVERAGER/REG_ARRAY_reg[128][12]_srl32___ADC_PROC_AVERAGER_REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y74   ADC_PROC/AVERAGER/REG_ARRAY_reg[128][12]_srl32___ADC_PROC_AVERAGER_REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y77   ADC_PROC/AVERAGER/REG_ARRAY_reg[128][13]_srl32___ADC_PROC_AVERAGER_REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y77   ADC_PROC/AVERAGER/REG_ARRAY_reg[128][13]_srl32___ADC_PROC_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y66   ADC_PROC/AVERAGER/REG_ARRAY_reg[128][0]_srl32___ADC_PROC_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y66   ADC_PROC/AVERAGER/REG_ARRAY_reg[128][0]_srl32___ADC_PROC_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y75   ADC_PROC/AVERAGER/REG_ARRAY_reg[128][10]_srl32___ADC_PROC_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y75   ADC_PROC/AVERAGER/REG_ARRAY_reg[128][10]_srl32___ADC_PROC_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y74   ADC_PROC/AVERAGER/REG_ARRAY_reg[128][11]_srl32___ADC_PROC_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y74   ADC_PROC/AVERAGER/REG_ARRAY_reg[128][11]_srl32___ADC_PROC_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y74   ADC_PROC/AVERAGER/REG_ARRAY_reg[128][12]_srl32___ADC_PROC_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y74   ADC_PROC/AVERAGER/REG_ARRAY_reg[128][12]_srl32___ADC_PROC_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y77   ADC_PROC/AVERAGER/REG_ARRAY_reg[128][13]_srl32___ADC_PROC_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y77   ADC_PROC/AVERAGER/REG_ARRAY_reg[128][13]_srl32___ADC_PROC_AVERAGER_REG_ARRAY_reg_r_126/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bin_bcd_select[1]
                            (input port)
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.092ns  (logic 5.831ns (36.234%)  route 10.261ns (63.766%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  bin_bcd_select[1] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  bin_bcd_select_IBUF[1]_inst/O
                         net (fo=18, routed)          4.187     5.648    BIN2BCD/bin_bcd_select_IBUF[1]
    SLICE_X38Y69         LUT4 (Prop_lut4_I2_O)        0.150     5.798 r  BIN2BCD/CA_OBUF_inst_i_14/O
                         net (fo=1, routed)           0.594     6.392    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CD_OBUF_inst_i_1_4
    SLICE_X38Y70         LUT6 (Prop_lut6_I1_O)        0.328     6.720 f  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           1.188     7.907    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_4_n_0
    SLICE_X44Y69         LUT4 (Prop_lut4_I0_O)        0.152     8.059 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.293    12.353    CG_OBUF
    U7                   OBUF (Prop_obuf_I_O)         3.739    16.092 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000    16.092    CG
    U7                                                                r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd_select[1]
                            (input port)
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.774ns  (logic 5.571ns (35.317%)  route 10.203ns (64.683%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  bin_bcd_select[1] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  bin_bcd_select_IBUF[1]_inst/O
                         net (fo=18, routed)          4.110     5.571    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/bin_bcd_select_IBUF[1]
    SLICE_X36Y72         LUT6 (Prop_lut6_I3_O)        0.124     5.695 f  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_6/O
                         net (fo=2, routed)           0.959     6.654    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_6_n_0
    SLICE_X36Y68         LUT6 (Prop_lut6_I1_O)        0.124     6.778 f  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_2/O
                         net (fo=5, routed)           1.195     7.973    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_2_n_0
    SLICE_X44Y69         LUT4 (Prop_lut4_I2_O)        0.154     8.127 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.939    12.066    CF_OBUF
    V5                   OBUF (Prop_obuf_I_O)         3.707    15.774 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    15.774    CF
    V5                                                                r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd_select[1]
                            (input port)
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.695ns  (logic 5.353ns (34.108%)  route 10.341ns (65.892%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  bin_bcd_select[1] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  bin_bcd_select_IBUF[1]_inst/O
                         net (fo=18, routed)          4.110     5.571    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/bin_bcd_select_IBUF[1]
    SLICE_X36Y72         LUT6 (Prop_lut6_I3_O)        0.124     5.695 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_6/O
                         net (fo=2, routed)           0.959     6.654    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_6_n_0
    SLICE_X36Y68         LUT6 (Prop_lut6_I1_O)        0.124     6.778 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_2/O
                         net (fo=5, routed)           1.195     7.973    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_2_n_0
    SLICE_X44Y69         LUT4 (Prop_lut4_I2_O)        0.124     8.097 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.078    12.175    CE_OBUF
    U5                   OBUF (Prop_obuf_I_O)         3.520    15.695 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    15.695    CE
    U5                                                                r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd_select[1]
                            (input port)
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.568ns  (logic 5.598ns (35.962%)  route 9.969ns (64.038%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  bin_bcd_select[1] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  bin_bcd_select_IBUF[1]_inst/O
                         net (fo=18, routed)          4.207     5.668    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/bin_bcd_select_IBUF[1]
    SLICE_X36Y68         LUT3 (Prop_lut3_I1_O)        0.124     5.792 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_8/O
                         net (fo=3, routed)           0.692     6.484    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_8_n_0
    SLICE_X36Y68         LUT6 (Prop_lut6_I1_O)        0.124     6.608 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CB_OBUF_inst_i_2/O
                         net (fo=2, routed)           1.167     7.775    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CB_OBUF_inst_i_2_n_0
    SLICE_X44Y69         LUT4 (Prop_lut4_I2_O)        0.152     7.927 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.903    11.830    CC_OBUF
    U8                   OBUF (Prop_obuf_I_O)         3.737    15.568 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000    15.568    CC
    U8                                                                r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd_select[1]
                            (input port)
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.465ns  (logic 5.599ns (36.205%)  route 9.866ns (63.795%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  bin_bcd_select[1] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  bin_bcd_select_IBUF[1]_inst/O
                         net (fo=18, routed)          4.187     5.648    BIN2BCD/bin_bcd_select_IBUF[1]
    SLICE_X38Y69         LUT4 (Prop_lut4_I2_O)        0.150     5.798 f  BIN2BCD/CA_OBUF_inst_i_14/O
                         net (fo=1, routed)           0.594     6.392    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CD_OBUF_inst_i_1_4
    SLICE_X38Y70         LUT6 (Prop_lut6_I1_O)        0.328     6.720 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           1.188     7.907    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_4_n_0
    SLICE_X44Y69         LUT4 (Prop_lut4_I1_O)        0.124     8.031 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.898    11.929    CD_OBUF
    V8                   OBUF (Prop_obuf_I_O)         3.536    15.465 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    15.465    CD
    V8                                                                r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd_select[1]
                            (input port)
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.209ns  (logic 5.362ns (35.259%)  route 9.847ns (64.741%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  bin_bcd_select[1] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  bin_bcd_select_IBUF[1]_inst/O
                         net (fo=18, routed)          4.207     5.668    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/bin_bcd_select_IBUF[1]
    SLICE_X36Y68         LUT3 (Prop_lut3_I1_O)        0.124     5.792 f  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_8/O
                         net (fo=3, routed)           0.692     6.484    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_8_n_0
    SLICE_X36Y68         LUT6 (Prop_lut6_I1_O)        0.124     6.608 f  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CB_OBUF_inst_i_2/O
                         net (fo=2, routed)           1.167     7.775    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CB_OBUF_inst_i_2_n_0
    SLICE_X44Y69         LUT4 (Prop_lut4_I0_O)        0.124     7.899 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.780    11.680    CB_OBUF
    W6                   OBUF (Prop_obuf_I_O)         3.529    15.209 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    15.209    CB
    W6                                                                r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd_select[1]
                            (input port)
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.020ns  (logic 5.344ns (35.579%)  route 9.676ns (64.421%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  bin_bcd_select[1] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  bin_bcd_select_IBUF[1]_inst/O
                         net (fo=18, routed)          4.205     5.667    BIN2BCD/bin_bcd_select_IBUF[1]
    SLICE_X36Y71         LUT6 (Prop_lut6_I2_O)        0.124     5.791 r  BIN2BCD/CA_OBUF_inst_i_22/O
                         net (fo=1, routed)           0.571     6.362    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CD_OBUF_inst_i_1_2
    SLICE_X37Y70         LUT6 (Prop_lut6_I5_O)        0.124     6.486 f  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           0.998     7.484    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_5_n_0
    SLICE_X44Y69         LUT4 (Prop_lut4_I3_O)        0.124     7.608 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.901    11.509    CA_OBUF
    W7                   OBUF (Prop_obuf_I_O)         3.511    15.020 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    15.020    CA
    W7                                                                r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd_select[1]
                            (input port)
  Destination:            DP
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.761ns  (logic 5.083ns (36.937%)  route 8.678ns (63.063%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  bin_bcd_select[1] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  bin_bcd_select_IBUF[1]_inst/O
                         net (fo=18, routed)          4.375     5.836    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/bin_bcd_select_IBUF[1]
    SLICE_X39Y68         LUT6 (Prop_lut6_I1_O)        0.124     5.960 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/DP_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.303    10.263    DP_OBUF
    V7                   OBUF (Prop_obuf_I_O)         3.498    13.761 r  DP_OBUF_inst/O
                         net (fo=0)                   0.000    13.761    DP
    V7                                                                r  DP (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bin_bcd_select[0]
                            (input port)
  Destination:            DP
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.753ns  (logic 1.465ns (30.818%)  route 3.288ns (69.182%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  bin_bcd_select[0] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  bin_bcd_select_IBUF[0]_inst/O
                         net (fo=18, routed)          1.728     1.949    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/bin_bcd_select_IBUF[0]
    SLICE_X39Y68         LUT6 (Prop_lut6_I0_O)        0.045     1.994 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/DP_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.560     3.554    DP_OBUF
    V7                   OBUF (Prop_obuf_I_O)         1.199     4.753 r  DP_OBUF_inst/O
                         net (fo=0)                   0.000     4.753    DP
    V7                                                                r  DP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd_select[0]
                            (input port)
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.868ns  (logic 1.568ns (32.203%)  route 3.301ns (67.797%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  bin_bcd_select[0] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  bin_bcd_select_IBUF[0]_inst/O
                         net (fo=18, routed)          1.636     1.857    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/bin_bcd_select_IBUF[0]
    SLICE_X36Y68         LUT6 (Prop_lut6_I2_O)        0.045     1.902 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_7/O
                         net (fo=2, routed)           0.069     1.971    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_7_n_0
    SLICE_X36Y68         LUT6 (Prop_lut6_I2_O)        0.045     2.016 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_2/O
                         net (fo=5, routed)           0.195     2.211    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_2_n_0
    SLICE_X44Y69         LUT4 (Prop_lut4_I0_O)        0.045     2.256 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.400     3.656    CA_OBUF
    W7                   OBUF (Prop_obuf_I_O)         1.212     4.868 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     4.868    CA
    W7                                                                r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd_select[0]
                            (input port)
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.976ns  (logic 1.586ns (31.870%)  route 3.390ns (68.130%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  bin_bcd_select[0] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  bin_bcd_select_IBUF[0]_inst/O
                         net (fo=18, routed)          1.563     1.784    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/bin_bcd_select_IBUF[0]
    SLICE_X36Y69         LUT6 (Prop_lut6_I2_O)        0.045     1.829 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_12/O
                         net (fo=1, routed)           0.137     1.967    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_12_n_0
    SLICE_X36Y69         LUT6 (Prop_lut6_I5_O)        0.045     2.012 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_3/O
                         net (fo=7, routed)           0.380     2.392    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_3_n_0
    SLICE_X44Y69         LUT4 (Prop_lut4_I1_O)        0.045     2.437 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.309     3.746    CB_OBUF
    W6                   OBUF (Prop_obuf_I_O)         1.230     4.976 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000     4.976    CB
    W6                                                                r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd_select[0]
                            (input port)
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.029ns  (logic 1.592ns (31.663%)  route 3.437ns (68.337%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  bin_bcd_select[0] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  bin_bcd_select_IBUF[0]_inst/O
                         net (fo=18, routed)          1.636     1.857    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/bin_bcd_select_IBUF[0]
    SLICE_X36Y68         LUT6 (Prop_lut6_I2_O)        0.045     1.902 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_7/O
                         net (fo=2, routed)           0.069     1.971    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_7_n_0
    SLICE_X36Y68         LUT6 (Prop_lut6_I2_O)        0.045     2.016 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_2/O
                         net (fo=5, routed)           0.318     2.334    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_2_n_0
    SLICE_X44Y69         LUT4 (Prop_lut4_I3_O)        0.045     2.379 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.414     3.793    CD_OBUF
    V8                   OBUF (Prop_obuf_I_O)         1.236     5.029 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000     5.029    CD
    V8                                                                r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd_select[0]
                            (input port)
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.044ns  (logic 1.577ns (31.259%)  route 3.468ns (68.741%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  bin_bcd_select[0] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  bin_bcd_select_IBUF[0]_inst/O
                         net (fo=18, routed)          1.563     1.784    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/bin_bcd_select_IBUF[0]
    SLICE_X36Y69         LUT6 (Prop_lut6_I2_O)        0.045     1.829 f  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_12/O
                         net (fo=1, routed)           0.137     1.967    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_12_n_0
    SLICE_X36Y69         LUT6 (Prop_lut6_I5_O)        0.045     2.012 f  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_3/O
                         net (fo=7, routed)           0.311     2.323    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_3_n_0
    SLICE_X44Y69         LUT4 (Prop_lut4_I3_O)        0.045     2.368 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.456     3.823    CE_OBUF
    U5                   OBUF (Prop_obuf_I_O)         1.221     5.044 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     5.044    CE
    U5                                                                r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd_select[0]
                            (input port)
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.056ns  (logic 1.624ns (32.108%)  route 3.433ns (67.892%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  bin_bcd_select[0] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  bin_bcd_select_IBUF[0]_inst/O
                         net (fo=18, routed)          1.563     1.784    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/bin_bcd_select_IBUF[0]
    SLICE_X36Y69         LUT6 (Prop_lut6_I2_O)        0.045     1.829 f  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_12/O
                         net (fo=1, routed)           0.137     1.967    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_12_n_0
    SLICE_X36Y69         LUT6 (Prop_lut6_I5_O)        0.045     2.012 f  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_3/O
                         net (fo=7, routed)           0.311     2.323    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_3_n_0
    SLICE_X44Y69         LUT4 (Prop_lut4_I3_O)        0.042     2.365 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.421     3.786    CF_OBUF
    V5                   OBUF (Prop_obuf_I_O)         1.271     5.056 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000     5.056    CF
    V5                                                                r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd_select[0]
                            (input port)
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.129ns  (logic 1.653ns (32.228%)  route 3.476ns (67.772%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  bin_bcd_select[0] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  bin_bcd_select_IBUF[0]_inst/O
                         net (fo=18, routed)          1.563     1.784    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/bin_bcd_select_IBUF[0]
    SLICE_X36Y69         LUT6 (Prop_lut6_I2_O)        0.045     1.829 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_12/O
                         net (fo=1, routed)           0.137     1.967    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_12_n_0
    SLICE_X36Y69         LUT6 (Prop_lut6_I5_O)        0.045     2.012 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_3/O
                         net (fo=7, routed)           0.380     2.392    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_3_n_0
    SLICE_X44Y69         LUT4 (Prop_lut4_I3_O)        0.044     2.436 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.395     3.831    CC_OBUF
    U8                   OBUF (Prop_obuf_I_O)         1.298     5.129 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     5.129    CC
    U8                                                                r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd_select[0]
                            (input port)
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.239ns  (logic 1.659ns (31.673%)  route 3.579ns (68.327%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  bin_bcd_select[0] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  bin_bcd_select_IBUF[0]_inst/O
                         net (fo=18, routed)          1.636     1.857    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/bin_bcd_select_IBUF[0]
    SLICE_X36Y68         LUT6 (Prop_lut6_I2_O)        0.045     1.902 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_7/O
                         net (fo=2, routed)           0.069     1.971    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_7_n_0
    SLICE_X36Y68         LUT6 (Prop_lut6_I2_O)        0.045     2.016 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_2/O
                         net (fo=5, routed)           0.318     2.334    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_2_n_0
    SLICE_X44Y69         LUT4 (Prop_lut4_I3_O)        0.049     2.383 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.556     3.939    CG_OBUF
    U7                   OBUF (Prop_obuf_I_O)         1.299     5.239 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     5.239    CG
    U7                                                                r  CG (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 triangle_pwm_inst/duty_cycle_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.517ns  (logic 4.564ns (33.765%)  route 8.953ns (66.235%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.550     5.071    triangle_pwm_inst/CLK
    SLICE_X48Y83         FDRE                                         r  triangle_pwm_inst/duty_cycle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  triangle_pwm_inst/duty_cycle_reg[4]/Q
                         net (fo=8, routed)           1.185     6.712    triangle_pwm_inst/duty_cycle_reg[7]_0[4]
    SLICE_X49Y84         LUT6 (Prop_lut6_I1_O)        0.124     6.836 r  triangle_pwm_inst/pwm_out_OBUF_inst_i_2/O
                         net (fo=5, routed)           1.148     7.985    triangle_pwm_inst/pwm_out_OBUF_inst_i_2_n_0
    SLICE_X48Y83         LUT2 (Prop_lut2_I1_O)        0.152     8.137 f  triangle_pwm_inst/led_OBUF[13]_inst_i_2/O
                         net (fo=15, routed)          2.180    10.317    triangle_pwm_inst/pwm_inst/led[0]
    SLICE_X14Y69         LUT6 (Prop_lut6_I2_O)        0.326    10.643 r  triangle_pwm_inst/pwm_inst/led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.439    15.082    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    18.588 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    18.588    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 triangle_pwm_inst/duty_cycle_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.455ns  (logic 4.572ns (33.983%)  route 8.883ns (66.017%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.550     5.071    triangle_pwm_inst/CLK
    SLICE_X48Y83         FDRE                                         r  triangle_pwm_inst/duty_cycle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  triangle_pwm_inst/duty_cycle_reg[4]/Q
                         net (fo=8, routed)           1.185     6.712    triangle_pwm_inst/duty_cycle_reg[7]_0[4]
    SLICE_X49Y84         LUT6 (Prop_lut6_I1_O)        0.124     6.836 r  triangle_pwm_inst/pwm_out_OBUF_inst_i_2/O
                         net (fo=5, routed)           1.148     7.985    triangle_pwm_inst/pwm_out_OBUF_inst_i_2_n_0
    SLICE_X48Y83         LUT2 (Prop_lut2_I1_O)        0.152     8.137 f  triangle_pwm_inst/led_OBUF[13]_inst_i_2/O
                         net (fo=15, routed)          2.161    10.298    triangle_pwm_inst/pwm_inst/led[0]
    SLICE_X14Y69         LUT6 (Prop_lut6_I2_O)        0.326    10.624 r  triangle_pwm_inst/pwm_inst/led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.388    15.011    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    18.526 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    18.526    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.454ns  (logic 5.353ns (39.792%)  route 8.100ns (60.208%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.534     5.055    XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[8])
                                                      1.214     6.269 r  XADC_INST/inst/DO[8]
                         net (fo=5, routed)           1.772     8.041    BIN2BCD/do_out[0]
    SLICE_X38Y71         LUT6 (Prop_lut6_I4_O)        0.124     8.165 f  BIN2BCD/CA_OBUF_inst_i_17/O
                         net (fo=1, routed)           0.847     9.012    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CD_OBUF_inst_i_1_5
    SLICE_X38Y70         LUT6 (Prop_lut6_I4_O)        0.124     9.136 f  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           1.188    10.324    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_4_n_0
    SLICE_X44Y69         LUT4 (Prop_lut4_I0_O)        0.152    10.476 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.293    14.769    CG_OBUF
    U7                   OBUF (Prop_obuf_I_O)         3.739    18.508 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000    18.508    CG
    U7                                                                r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 triangle_pwm_inst/duty_cycle_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.413ns  (logic 4.562ns (34.013%)  route 8.850ns (65.987%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.550     5.071    triangle_pwm_inst/CLK
    SLICE_X48Y83         FDRE                                         r  triangle_pwm_inst/duty_cycle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  triangle_pwm_inst/duty_cycle_reg[4]/Q
                         net (fo=8, routed)           1.185     6.712    triangle_pwm_inst/duty_cycle_reg[7]_0[4]
    SLICE_X49Y84         LUT6 (Prop_lut6_I1_O)        0.124     6.836 r  triangle_pwm_inst/pwm_out_OBUF_inst_i_2/O
                         net (fo=5, routed)           1.148     7.985    triangle_pwm_inst/pwm_out_OBUF_inst_i_2_n_0
    SLICE_X48Y83         LUT2 (Prop_lut2_I1_O)        0.152     8.137 f  triangle_pwm_inst/led_OBUF[13]_inst_i_2/O
                         net (fo=15, routed)          2.081    10.218    triangle_pwm_inst/pwm_inst/led[0]
    SLICE_X14Y71         LUT6 (Prop_lut6_I2_O)        0.326    10.544 r  triangle_pwm_inst/pwm_inst/led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           4.436    14.979    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    18.483 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    18.483    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 triangle_pwm_inst/duty_cycle_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.125ns  (logic 4.559ns (34.734%)  route 8.566ns (65.266%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.550     5.071    triangle_pwm_inst/CLK
    SLICE_X48Y83         FDRE                                         r  triangle_pwm_inst/duty_cycle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  triangle_pwm_inst/duty_cycle_reg[4]/Q
                         net (fo=8, routed)           1.185     6.712    triangle_pwm_inst/duty_cycle_reg[7]_0[4]
    SLICE_X49Y84         LUT6 (Prop_lut6_I1_O)        0.124     6.836 r  triangle_pwm_inst/pwm_out_OBUF_inst_i_2/O
                         net (fo=5, routed)           1.148     7.985    triangle_pwm_inst/pwm_out_OBUF_inst_i_2_n_0
    SLICE_X48Y83         LUT2 (Prop_lut2_I1_O)        0.152     8.137 f  triangle_pwm_inst/led_OBUF[13]_inst_i_2/O
                         net (fo=15, routed)          1.794     9.931    triangle_pwm_inst/pwm_inst/led[0]
    SLICE_X14Y71         LUT6 (Prop_lut6_I2_O)        0.326    10.257 r  triangle_pwm_inst/pwm_inst/led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           4.438    14.695    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    18.195 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    18.195    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.873ns  (logic 5.323ns (41.352%)  route 7.550ns (58.648%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.534     5.055    XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[8])
                                                      1.214     6.269 r  XADC_INST/inst/DO[8]
                         net (fo=5, routed)           1.772     8.041    BIN2BCD/do_out[0]
    SLICE_X38Y71         LUT6 (Prop_lut6_I4_O)        0.124     8.165 f  BIN2BCD/CA_OBUF_inst_i_17/O
                         net (fo=1, routed)           0.847     9.012    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CD_OBUF_inst_i_1_5
    SLICE_X38Y70         LUT6 (Prop_lut6_I4_O)        0.124     9.136 f  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.992    10.128    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_4_n_0
    SLICE_X44Y69         LUT4 (Prop_lut4_I0_O)        0.154    10.282 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.939    14.221    CF_OBUF
    V5                   OBUF (Prop_obuf_I_O)         3.707    17.928 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    17.928    CF
    V5                                                                r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.826ns  (logic 5.122ns (39.931%)  route 7.704ns (60.069%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.534     5.055    XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[8])
                                                      1.214     6.269 f  XADC_INST/inst/DO[8]
                         net (fo=5, routed)           1.772     8.041    BIN2BCD/do_out[0]
    SLICE_X38Y71         LUT6 (Prop_lut6_I4_O)        0.124     8.165 r  BIN2BCD/CA_OBUF_inst_i_17/O
                         net (fo=1, routed)           0.847     9.012    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CD_OBUF_inst_i_1_5
    SLICE_X38Y70         LUT6 (Prop_lut6_I4_O)        0.124     9.136 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           1.188    10.324    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_4_n_0
    SLICE_X44Y69         LUT4 (Prop_lut4_I1_O)        0.124    10.448 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.898    14.345    CD_OBUF
    V8                   OBUF (Prop_obuf_I_O)         3.536    17.881 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    17.881    CD
    V8                                                                r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.794ns  (logic 5.106ns (39.907%)  route 7.689ns (60.093%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.534     5.055    XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[8])
                                                      1.214     6.269 r  XADC_INST/inst/DO[8]
                         net (fo=5, routed)           1.772     8.041    BIN2BCD/do_out[0]
    SLICE_X38Y71         LUT6 (Prop_lut6_I4_O)        0.124     8.165 f  BIN2BCD/CA_OBUF_inst_i_17/O
                         net (fo=1, routed)           0.847     9.012    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CD_OBUF_inst_i_1_5
    SLICE_X38Y70         LUT6 (Prop_lut6_I4_O)        0.124     9.136 f  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.992    10.128    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_4_n_0
    SLICE_X44Y69         LUT4 (Prop_lut4_I0_O)        0.124    10.252 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.078    14.329    CE_OBUF
    U5                   OBUF (Prop_obuf_I_O)         3.520    17.849 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    17.849    CE
    U5                                                                r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.694ns  (logic 5.351ns (42.153%)  route 7.343ns (57.847%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.534     5.055    XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[6])
                                                      1.214     6.269 f  XADC_INST/inst/DO[6]
                         net (fo=5, routed)           1.828     8.097    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/do_out[2]
    SLICE_X36Y68         LUT6 (Prop_lut6_I4_O)        0.124     8.221 f  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_7/O
                         net (fo=2, routed)           0.445     8.666    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_7_n_0
    SLICE_X36Y68         LUT6 (Prop_lut6_I3_O)        0.124     8.790 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CB_OBUF_inst_i_2/O
                         net (fo=2, routed)           1.167     9.957    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CB_OBUF_inst_i_2_n_0
    SLICE_X44Y69         LUT4 (Prop_lut4_I2_O)        0.152    10.109 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.903    14.012    CC_OBUF
    U8                   OBUF (Prop_obuf_I_O)         3.737    17.749 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000    17.749    CC
    U8                                                                r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.378ns  (logic 5.097ns (41.175%)  route 7.281ns (58.825%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.534     5.055    XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[8])
                                                      1.214     6.269 f  XADC_INST/inst/DO[8]
                         net (fo=5, routed)           1.772     8.041    BIN2BCD/do_out[0]
    SLICE_X38Y71         LUT6 (Prop_lut6_I4_O)        0.124     8.165 r  BIN2BCD/CA_OBUF_inst_i_17/O
                         net (fo=1, routed)           0.847     9.012    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CD_OBUF_inst_i_1_5
    SLICE_X38Y70         LUT6 (Prop_lut6_I4_O)        0.124     9.136 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.761     9.897    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_4_n_0
    SLICE_X44Y69         LUT4 (Prop_lut4_I2_O)        0.124    10.021 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.901    13.922    CA_OBUF
    W7                   OBUF (Prop_obuf_I_O)         3.511    17.433 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    17.433    CA
    W7                                                                r  CA (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 triangle_pwm_inst/duty_cycle_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.221ns  (logic 1.391ns (62.613%)  route 0.830ns (37.387%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.560     1.443    triangle_pwm_inst/CLK
    SLICE_X49Y84         FDRE                                         r  triangle_pwm_inst/duty_cycle_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  triangle_pwm_inst/duty_cycle_reg[6]/Q
                         net (fo=11, routed)          0.243     1.827    triangle_pwm_inst/pwm_inst/led[13][6]
    SLICE_X50Y84         LUT6 (Prop_lut6_I4_O)        0.045     1.872 r  triangle_pwm_inst/pwm_inst/pwm_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.587     2.460    pwm_out_OBUF
    J3                   OBUF (Prop_obuf_I_O)         1.205     3.664 r  pwm_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.664    pwm_out
    J3                                                                r  pwm_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 triangle_pwm_inst/duty_cycle_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R2R_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.287ns  (logic 1.396ns (61.048%)  route 0.891ns (38.952%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.560     1.443    triangle_pwm_inst/CLK
    SLICE_X49Y84         FDRE                                         r  triangle_pwm_inst/duty_cycle_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  triangle_pwm_inst/duty_cycle_reg[6]/Q
                         net (fo=11, routed)          0.195     1.779    FSM/R2R_out[7][6]
    SLICE_X50Y84         LUT3 (Prop_lut3_I0_O)        0.045     1.824 r  FSM/R2R_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.695     2.520    R2R_out_OBUF[6]
    H2                   OBUF (Prop_obuf_I_O)         1.210     3.730 r  R2R_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.730    R2R_out[6]
    H2                                                                r  R2R_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 triangle_pwm_inst/duty_cycle_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R2R_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.344ns  (logic 1.395ns (59.526%)  route 0.949ns (40.474%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.559     1.442    triangle_pwm_inst/CLK
    SLICE_X48Y83         FDRE                                         r  triangle_pwm_inst/duty_cycle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  triangle_pwm_inst/duty_cycle_reg[2]/Q
                         net (fo=12, routed)          0.286     1.870    FSM/R2R_out[7][2]
    SLICE_X50Y84         LUT3 (Prop_lut3_I0_O)        0.045     1.915 r  FSM/R2R_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.662     2.577    R2R_out_OBUF[2]
    J2                   OBUF (Prop_obuf_I_O)         1.209     3.786 r  R2R_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.786    R2R_out[2]
    J2                                                                r  R2R_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buzzer_inst/pwm_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buzzer_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.388ns  (logic 1.485ns (62.195%)  route 0.903ns (37.805%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.553     1.436    buzzer_inst/CLK
    SLICE_X42Y80         FDRE                                         r  buzzer_inst/pwm_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y80         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  buzzer_inst/pwm_out_reg/Q
                         net (fo=2, routed)           0.093     1.693    FSM/buzzer_out_internal
    SLICE_X43Y80         LUT3 (Prop_lut3_I0_O)        0.048     1.741 r  FSM/buzzer_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.810     2.551    buzzer_out_OBUF
    K3                   OBUF (Prop_obuf_I_O)         1.273     3.825 r  buzzer_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.825    buzzer_out
    K3                                                                r  buzzer_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 triangle_pwm_inst/duty_cycle_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R2R_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.386ns  (logic 1.392ns (58.335%)  route 0.994ns (41.665%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.559     1.442    triangle_pwm_inst/CLK
    SLICE_X48Y83         FDRE                                         r  triangle_pwm_inst/duty_cycle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  triangle_pwm_inst/duty_cycle_reg[4]/Q
                         net (fo=8, routed)           0.339     1.922    FSM/R2R_out[7][4]
    SLICE_X51Y84         LUT3 (Prop_lut3_I0_O)        0.045     1.967 r  FSM/R2R_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.655     2.622    R2R_out_OBUF[4]
    H1                   OBUF (Prop_obuf_I_O)         1.206     3.828 r  R2R_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.828    R2R_out[4]
    H1                                                                r  R2R_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 triangle_pwm_inst/duty_cycle_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R2R_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.397ns  (logic 1.461ns (60.945%)  route 0.936ns (39.055%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.560     1.443    triangle_pwm_inst/CLK
    SLICE_X49Y84         FDRE                                         r  triangle_pwm_inst/duty_cycle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  triangle_pwm_inst/duty_cycle_reg[0]/Q
                         net (fo=14, routed)          0.258     1.842    FSM/R2R_out[7][0]
    SLICE_X50Y84         LUT3 (Prop_lut3_I0_O)        0.048     1.890 r  FSM/R2R_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.679     2.569    R2R_out_OBUF[0]
    J1                   OBUF (Prop_obuf_I_O)         1.272     3.841 r  R2R_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.841    R2R_out[0]
    J1                                                                r  R2R_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 triangle_pwm_inst/duty_cycle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R2R_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.444ns  (logic 1.444ns (59.089%)  route 1.000ns (40.911%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.560     1.443    triangle_pwm_inst/CLK
    SLICE_X49Y84         FDRE                                         r  triangle_pwm_inst/duty_cycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDRE (Prop_fdre_C_Q)         0.128     1.571 r  triangle_pwm_inst/duty_cycle_reg[1]/Q
                         net (fo=13, routed)          0.355     1.926    FSM/R2R_out[7][1]
    SLICE_X50Y84         LUT3 (Prop_lut3_I0_O)        0.099     2.025 r  FSM/R2R_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.645     2.670    R2R_out_OBUF[1]
    L2                   OBUF (Prop_obuf_I_O)         1.217     3.887 r  R2R_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.887    R2R_out[1]
    L2                                                                r  R2R_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 triangle_pwm_inst/duty_cycle_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R2R_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.455ns  (logic 1.457ns (59.334%)  route 0.998ns (40.666%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.560     1.443    triangle_pwm_inst/CLK
    SLICE_X48Y84         FDRE                                         r  triangle_pwm_inst/duty_cycle_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  triangle_pwm_inst/duty_cycle_reg[5]/Q
                         net (fo=6, routed)           0.357     1.941    FSM/R2R_out[7][5]
    SLICE_X51Y84         LUT3 (Prop_lut3_I0_O)        0.046     1.987 r  FSM/R2R_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.642     2.629    R2R_out_OBUF[5]
    K2                   OBUF (Prop_obuf_I_O)         1.270     3.899 r  R2R_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.899    R2R_out[5]
    K2                                                                r  R2R_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_PROC/scaled_adc_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.565ns  (logic 1.405ns (54.776%)  route 1.160ns (45.224%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.551     1.434    ADC_PROC/clk_IBUF_BUFG
    SLICE_X32Y77         FDRE                                         r  ADC_PROC/scaled_adc_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  ADC_PROC/scaled_adc_data_reg[12]/Q
                         net (fo=4, routed)           0.367     1.942    triangle_pwm_inst/pwm_inst/scaled_adc_data[12]
    SLICE_X39Y75         LUT6 (Prop_lut6_I0_O)        0.045     1.987 r  triangle_pwm_inst/pwm_inst/led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.793     2.780    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         1.219     3.999 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.999    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 triangle_pwm_inst/duty_cycle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R2R_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.591ns  (logic 1.506ns (58.139%)  route 1.084ns (41.861%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.560     1.443    triangle_pwm_inst/CLK
    SLICE_X49Y84         FDRE                                         r  triangle_pwm_inst/duty_cycle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDRE (Prop_fdre_C_Q)         0.128     1.571 r  triangle_pwm_inst/duty_cycle_reg[7]/Q
                         net (fo=24, routed)          0.328     1.899    FSM/R2R_out[7][7]
    SLICE_X50Y84         LUT3 (Prop_lut3_I0_O)        0.102     2.001 r  FSM/R2R_out_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.757     2.758    R2R_out_OBUF[7]
    G3                   OBUF (Prop_obuf_I_O)         1.276     4.034 r  R2R_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.034    R2R_out[7]
    G3                                                                r  R2R_out[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           445 Endpoints
Min Delay           445 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            triangle_pwm_inst/dir_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.871ns  (logic 1.689ns (19.043%)  route 7.181ns (80.957%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=396, routed)         5.865     7.306    FSM/current_state_reg[1]_0[0]
    SLICE_X42Y81         LUT3 (Prop_lut3_I0_O)        0.124     7.430 r  FSM/duty_cycle[7]_i_1/O
                         net (fo=9, routed)           1.317     8.747    triangle_pwm_inst/downcounter_inst/SR[0]
    SLICE_X48Y82         LUT6 (Prop_lut6_I5_O)        0.124     8.871 r  triangle_pwm_inst/downcounter_inst/dir_i_1/O
                         net (fo=1, routed)           0.000     8.871    triangle_pwm_inst/downcounter_inst_n_1
    SLICE_X48Y82         FDRE                                         r  triangle_pwm_inst/dir_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.433     4.774    triangle_pwm_inst/CLK
    SLICE_X48Y82         FDRE                                         r  triangle_pwm_inst/dir_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            triangle_pwm_inst/duty_cycle_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.639ns  (logic 1.565ns (18.120%)  route 7.073ns (81.880%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=396, routed)         5.865     7.306    FSM/current_state_reg[1]_0[0]
    SLICE_X42Y81         LUT3 (Prop_lut3_I0_O)        0.124     7.430 r  FSM/duty_cycle[7]_i_1/O
                         net (fo=9, routed)           1.209     8.639    triangle_pwm_inst/SR[0]
    SLICE_X48Y84         FDRE                                         r  triangle_pwm_inst/duty_cycle_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.435     4.776    triangle_pwm_inst/CLK
    SLICE_X48Y84         FDRE                                         r  triangle_pwm_inst/duty_cycle_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            triangle_pwm_inst/duty_cycle_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.639ns  (logic 1.565ns (18.120%)  route 7.073ns (81.880%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=396, routed)         5.865     7.306    FSM/current_state_reg[1]_0[0]
    SLICE_X42Y81         LUT3 (Prop_lut3_I0_O)        0.124     7.430 r  FSM/duty_cycle[7]_i_1/O
                         net (fo=9, routed)           1.209     8.639    triangle_pwm_inst/SR[0]
    SLICE_X48Y84         FDRE                                         r  triangle_pwm_inst/duty_cycle_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.435     4.776    triangle_pwm_inst/CLK
    SLICE_X48Y84         FDRE                                         r  triangle_pwm_inst/duty_cycle_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            triangle_pwm_inst/duty_cycle_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.634ns  (logic 1.565ns (18.129%)  route 7.069ns (81.871%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=396, routed)         5.865     7.306    FSM/current_state_reg[1]_0[0]
    SLICE_X42Y81         LUT3 (Prop_lut3_I0_O)        0.124     7.430 r  FSM/duty_cycle[7]_i_1/O
                         net (fo=9, routed)           1.204     8.634    triangle_pwm_inst/SR[0]
    SLICE_X49Y84         FDRE                                         r  triangle_pwm_inst/duty_cycle_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.435     4.776    triangle_pwm_inst/CLK
    SLICE_X49Y84         FDRE                                         r  triangle_pwm_inst/duty_cycle_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            triangle_pwm_inst/duty_cycle_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.634ns  (logic 1.565ns (18.129%)  route 7.069ns (81.871%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=396, routed)         5.865     7.306    FSM/current_state_reg[1]_0[0]
    SLICE_X42Y81         LUT3 (Prop_lut3_I0_O)        0.124     7.430 r  FSM/duty_cycle[7]_i_1/O
                         net (fo=9, routed)           1.204     8.634    triangle_pwm_inst/SR[0]
    SLICE_X49Y84         FDRE                                         r  triangle_pwm_inst/duty_cycle_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.435     4.776    triangle_pwm_inst/CLK
    SLICE_X49Y84         FDRE                                         r  triangle_pwm_inst/duty_cycle_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            triangle_pwm_inst/duty_cycle_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.634ns  (logic 1.565ns (18.129%)  route 7.069ns (81.871%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=396, routed)         5.865     7.306    FSM/current_state_reg[1]_0[0]
    SLICE_X42Y81         LUT3 (Prop_lut3_I0_O)        0.124     7.430 r  FSM/duty_cycle[7]_i_1/O
                         net (fo=9, routed)           1.204     8.634    triangle_pwm_inst/SR[0]
    SLICE_X49Y84         FDRE                                         r  triangle_pwm_inst/duty_cycle_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.435     4.776    triangle_pwm_inst/CLK
    SLICE_X49Y84         FDRE                                         r  triangle_pwm_inst/duty_cycle_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            triangle_pwm_inst/duty_cycle_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.634ns  (logic 1.565ns (18.129%)  route 7.069ns (81.871%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=396, routed)         5.865     7.306    FSM/current_state_reg[1]_0[0]
    SLICE_X42Y81         LUT3 (Prop_lut3_I0_O)        0.124     7.430 r  FSM/duty_cycle[7]_i_1/O
                         net (fo=9, routed)           1.204     8.634    triangle_pwm_inst/SR[0]
    SLICE_X49Y84         FDRE                                         r  triangle_pwm_inst/duty_cycle_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.435     4.776    triangle_pwm_inst/CLK
    SLICE_X49Y84         FDRE                                         r  triangle_pwm_inst/duty_cycle_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            triangle_pwm_inst/duty_cycle_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.553ns  (logic 1.565ns (18.300%)  route 6.988ns (81.700%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=396, routed)         5.865     7.306    FSM/current_state_reg[1]_0[0]
    SLICE_X42Y81         LUT3 (Prop_lut3_I0_O)        0.124     7.430 r  FSM/duty_cycle[7]_i_1/O
                         net (fo=9, routed)           1.123     8.553    triangle_pwm_inst/SR[0]
    SLICE_X48Y83         FDRE                                         r  triangle_pwm_inst/duty_cycle_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.434     4.775    triangle_pwm_inst/CLK
    SLICE_X48Y83         FDRE                                         r  triangle_pwm_inst/duty_cycle_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            triangle_pwm_inst/duty_cycle_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.553ns  (logic 1.565ns (18.300%)  route 6.988ns (81.700%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=396, routed)         5.865     7.306    FSM/current_state_reg[1]_0[0]
    SLICE_X42Y81         LUT3 (Prop_lut3_I0_O)        0.124     7.430 r  FSM/duty_cycle[7]_i_1/O
                         net (fo=9, routed)           1.123     8.553    triangle_pwm_inst/SR[0]
    SLICE_X48Y83         FDRE                                         r  triangle_pwm_inst/duty_cycle_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.434     4.775    triangle_pwm_inst/CLK
    SLICE_X48Y83         FDRE                                         r  triangle_pwm_inst/duty_cycle_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ADC_PROC/AVERAGER/REG_ARRAY_reg_r_161/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.467ns  (logic 1.441ns (17.023%)  route 7.025ns (82.977%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=396, routed)         7.025     8.467    ADC_PROC/AVERAGER/reset_IBUF
    SLICE_X43Y70         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_161/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.426     4.767    ADC_PROC/AVERAGER/clk_IBUF_BUFG
    SLICE_X43Y70         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_161/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mode_select[1]
                            (input port)
  Destination:            FSM/current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.136ns  (logic 0.224ns (19.739%)  route 0.912ns (80.261%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  mode_select[1] (IN)
                         net (fo=0)                   0.000     0.000    mode_select[1]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  mode_select_IBUF[1]_inst/O
                         net (fo=1, routed)           0.912     1.136    FSM/D[1]
    SLICE_X49Y67         FDCE                                         r  FSM/current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.825     1.953    FSM/CLK
    SLICE_X49Y67         FDCE                                         r  FSM/current_state_reg[1]/C

Slack:                    inf
  Source:                 mode_select[0]
                            (input port)
  Destination:            FSM/current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.141ns  (logic 0.223ns (19.566%)  route 0.918ns (80.434%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  mode_select[0] (IN)
                         net (fo=0)                   0.000     0.000    mode_select[0]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  mode_select_IBUF[0]_inst/O
                         net (fo=1, routed)           0.918     1.141    FSM/D[0]
    SLICE_X49Y67         FDCE                                         r  FSM/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.825     1.953    FSM/CLK
    SLICE_X49Y67         FDCE                                         r  FSM/current_state_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ADC_PROC/scaled_adc_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.568ns  (logic 0.210ns (13.365%)  route 1.358ns (86.634%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=396, routed)         1.358     1.568    ADC_PROC/reset_IBUF
    SLICE_X12Y73         FDRE                                         r  ADC_PROC/scaled_adc_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.818     1.946    ADC_PROC/clk_IBUF_BUFG
    SLICE_X12Y73         FDRE                                         r  ADC_PROC/scaled_adc_data_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ADC_PROC/scaled_adc_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.568ns  (logic 0.210ns (13.365%)  route 1.358ns (86.634%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=396, routed)         1.358     1.568    ADC_PROC/reset_IBUF
    SLICE_X12Y73         FDRE                                         r  ADC_PROC/scaled_adc_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.818     1.946    ADC_PROC/clk_IBUF_BUFG
    SLICE_X12Y73         FDRE                                         r  ADC_PROC/scaled_adc_data_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ADC_PROC/scaled_adc_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.680ns  (logic 0.210ns (12.473%)  route 1.470ns (87.527%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=396, routed)         1.470     1.680    ADC_PROC/reset_IBUF
    SLICE_X14Y73         FDRE                                         r  ADC_PROC/scaled_adc_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.818     1.946    ADC_PROC/clk_IBUF_BUFG
    SLICE_X14Y73         FDRE                                         r  ADC_PROC/scaled_adc_data_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ADC_PROC/scaled_adc_data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.765ns  (logic 0.210ns (11.868%)  route 1.556ns (88.132%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=396, routed)         1.556     1.765    ADC_PROC/reset_IBUF
    SLICE_X14Y74         FDRE                                         r  ADC_PROC/scaled_adc_data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.817     1.945    ADC_PROC/clk_IBUF_BUFG
    SLICE_X14Y74         FDRE                                         r  ADC_PROC/scaled_adc_data_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ADC_PROC/scaled_adc_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.765ns  (logic 0.210ns (11.868%)  route 1.556ns (88.132%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=396, routed)         1.556     1.765    ADC_PROC/reset_IBUF
    SLICE_X14Y74         FDRE                                         r  ADC_PROC/scaled_adc_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.817     1.945    ADC_PROC/clk_IBUF_BUFG
    SLICE_X14Y74         FDRE                                         r  ADC_PROC/scaled_adc_data_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ADC_PROC/scaled_adc_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.765ns  (logic 0.210ns (11.868%)  route 1.556ns (88.132%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=396, routed)         1.556     1.765    ADC_PROC/reset_IBUF
    SLICE_X14Y74         FDRE                                         r  ADC_PROC/scaled_adc_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.817     1.945    ADC_PROC/clk_IBUF_BUFG
    SLICE_X14Y74         FDRE                                         r  ADC_PROC/scaled_adc_data_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ADC_PROC/scaled_adc_data_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.765ns  (logic 0.210ns (11.868%)  route 1.556ns (88.132%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=396, routed)         1.556     1.765    ADC_PROC/reset_IBUF
    SLICE_X14Y74         FDRE                                         r  ADC_PROC/scaled_adc_data_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.817     1.945    ADC_PROC/clk_IBUF_BUFG
    SLICE_X14Y74         FDRE                                         r  ADC_PROC/scaled_adc_data_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ADC_PROC/scaled_adc_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.858ns  (logic 0.210ns (11.275%)  route 1.649ns (88.725%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=396, routed)         1.649     1.858    ADC_PROC/reset_IBUF
    SLICE_X14Y75         FDRE                                         r  ADC_PROC/scaled_adc_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.817     1.945    ADC_PROC/clk_IBUF_BUFG
    SLICE_X14Y75         FDRE                                         r  ADC_PROC/scaled_adc_data_reg[0]/C





