// Seed: 711525081
`timescale 1 ps / 1 ps
module module_0 (
    id_1,
    id_2
);
  output id_2;
  output id_1;
  tri0  id_2;
  logic id_3;
  type_10(
      {id_2[1], 1}, 1, 1
  );
  logic id_4 = 1;
  logic id_5;
  defparam id_6.id_7 = 1;
endmodule
