(S (VP (VB Compute) (PP (IN in) (NP (NP (HYPH -) (NN memory) (PRN (-LRB- -LRB-) (NP (NNP CIM)) (-RRB- -RRB-))) (SBAR (S (VP (VBZ is) (NP (NP (DT a) (JJ promising) (NN technique)) (SBAR (WHNP (WDT that)) (S (VP (VBZ minimizes) (NP (NP (NNS data) (NN transport)) (, ,) (NP (DT the) (JJ primary) (NN performance) (NN bottleneck)) (CC and) (NP (NML (NML (NN energy) (NN cost)) (PP (IN of) (NP (JJS most) (NNS data)))) (JJ intensive) (NNS applications))))))))))))) (. .))
(S (NP (DT This)) (VP (VBZ has) (VP (VBN found) (NP (ADJP (RB wide) (HYPH -) (VBN spread)) (NN adoption)) (PP (IN in) (S (VP (VBG accelerating) (NP (JJ neural) (NNS networks)) (PP (IN for) (NP (NML (NN machine) (NN learning)) (NNS applications)))))))) (. .))
(S (S (VP (VBG Utilizing) (NP (DT a) (NN crossbar) (NN architecture)) (PP (IN with) (S (VP (VBG emerging) (NP (NP (NP (JJ non-volatile) (NNS memories)) (-LRB- -LRB-) (NP (NN eNVM)) (-RRB- -RRB-)) (PP (JJ such) (IN as) (NP (NP (NML (ADJP (JJ dense) (JJ resistive)) (JJ random) (NN access)) (NN memory) (PRN (-LRB- -LRB-) (NP (NN RRAM)) (-RRB- -RRB-))) (CC or) (NP (NN phase) (NN change) (NML (JJ random) (NN access) (NN memory)) (PRN (-LRB- -LRB-) (NP (NN PCRAM)) (-RRB- -RRB-))))))))))) (, ,) (NP (NP (JJ various) (NNS forms)) (PP (IN of) (NP (JJ neural) (NNS networks)))) (VP (MD can) (VP (VB be) (VP (VBN implemented) (PP (IN to) (S (ADVP (RB greatly)) (VP (VB reduce) (NP (NN power) (CC and) (NN increase)) (PP (IN on) (NP (NML (NN chip) (NN memory)) (NN capacity))))))))) (. .))
(S (ADVP (RB However)) (, ,) (S (VP (VB compute) (PP (IN in) (HYPH -) (NP (NN memory))))) (VP (VBZ faces) (NP (PRP$ its) (JJ own) (NNS limitations)) (PP (IN at) (NP (NP (PDT both) (DT the) (NN circuit)) (CC and) (NP (DT the) (NN device) (NNS levels))))) (. .))
(S (SBAR (IN Although) (S (S (VP (VB compute) (PP (IN in) (HYPH -) (NP (NN memory))) (S (VP (VBG using) (NP (DT the) (NN crossbar) (NN architecture)))))) (VP (MD can) (ADVP (RB greatly)) (VP (VB reduce) (NP (NNS data) (NN transport)))))) (, ,) (NP (NP (DT the) (JJ rigid) (NN nature)) (PP (IN of) (NP (DT these) (JJ large) (NML (JJ fixed) (NN weight)) (NNS matrices)))) (VP (VBZ forfeits) (NP (NP (DT the) (NN flexibility)) (PP (IN of) (NP (JJ traditional) (ADJP (NP (NN CMOS) (CC and) (NN SRAM)) (VBN based)) (NNS designs))))) (. .))
(S (PP (IN In) (NP (DT this) (NN work))) (, ,) (NP (PRP we)) (VP (VBP explore) (NP (NP (DT the) (JJ different) (NN synchronization) (NNS barriers)) (SBAR (WHNP (WDT that)) (S (VP (VBP occur) (PP (IN from) (NP (DT the) (NNP CIM) (NNS constraints)))))))) (. .))
(S (ADVP (RB Furthermore)) (, ,) (NP (PRP we)) (VP (VBP propose) (NP (NP (DT a) (JJ new) (NN allocation) (NN algorithm)) (CC and) (NP (NP (NN data) (NN flow)) (VP (VBN based) (PP (IN on) (NP (NML (NN input) (NNS data)) (NNS distributions))) (S (VP (TO to) (VP (VB maximize) (NP (NN utilization) (CC and) (NN performance)) (PP (IN for) (NP (ADJP (VB compute) (HYPH -) (RP in)) (ADJP (NN memory) (VBN based)) (NNS designs)))))))))) (. .))
