Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (win64) Build 1368829 Mon Sep 28 20:06:43 MDT 2015
| Date         : Sat Dec 23 16:11:51 2017
| Host         : LAPTOP-BVIB3SFD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Source_timing_summary_routed.rpt -rpx Source_timing_summary_routed.rpx
| Design       : Source
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 9 register/latch pins with no clock driven by root clock pin: set (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: state (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: pos_reg[2]/C (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: pos_reg[3]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: show_reg[0]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: show_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: show_reg[2]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 30 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -11.161     -524.346                     96                  169        0.149        0.000                      0                  169        4.500        0.000                       0                   104  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -11.161     -524.346                     96                  169        0.149        0.000                      0                  169        4.500        0.000                       0                   104  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           96  Failing Endpoints,  Worst Slack      -11.161ns,  Total Violation     -524.346ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.161ns  (required time - arrival time)
  Source:                 num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.223ns  (logic 9.913ns (46.709%)  route 11.310ns (53.291%))
  Logic Levels:           34  (CARRY4=18 LUT2=2 LUT3=5 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.618     5.139    clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  num_reg[0]/Q
                         net (fo=30, routed)          0.413     6.008    num_reg_n_0_[0]
    SLICE_X62Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.588 r  num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.588    num_reg[4]_i_1_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.702 r  num_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.702    num_reg[7]_i_1_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.816 r  num_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.816    num_reg[12]_i_1_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.930 r  num_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.930    num_reg[19]_i_2_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.044 r  num_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.044    num_reg[19]_i_1_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.158 r  num_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.158    num_reg[28]_i_2_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.492 r  num_reg[28]_i_1/O[1]
                         net (fo=7, routed)           0.789     8.281    num_reg[28]_i_1_n_6
    SLICE_X63Y27         LUT4 (Prop_lut4_I2_O)        0.303     8.584 f  num[14]_i_5/O
                         net (fo=1, routed)           0.151     8.736    num[14]_i_5_n_0
    SLICE_X63Y27         LUT5 (Prop_lut5_I4_O)        0.124     8.860 f  num[14]_i_2/O
                         net (fo=7, routed)           0.609     9.469    num[14]_i_2_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I0_O)        0.124     9.593 r  num[26]_i_2/O
                         net (fo=80, routed)          0.435    10.028    num[26]_i_2_n_0
    SLICE_X64Y28         LUT2 (Prop_lut2_I1_O)        0.124    10.152 f  num[20]_i_1/O
                         net (fo=15, routed)          0.707    10.859    num[20]
    SLICE_X61Y29         LUT6 (Prop_lut6_I2_O)        0.124    10.983 r  pos[0]_i_379/O
                         net (fo=2, routed)           0.583    11.565    pos[0]_i_379_n_0
    SLICE_X60Y32         LUT5 (Prop_lut5_I2_O)        0.124    11.689 r  pos[0]_i_383/O
                         net (fo=1, routed)           0.000    11.689    pos[0]_i_383_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.222 r  pos_reg[0]_i_333/CO[3]
                         net (fo=1, routed)           0.000    12.222    pos_reg[0]_i_333_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.537 r  pos_reg[0]_i_276/O[3]
                         net (fo=3, routed)           0.585    13.122    pos_reg[0]_i_276_n_4
    SLICE_X64Y34         LUT4 (Prop_lut4_I3_O)        0.307    13.429 r  pos[0]_i_200/O
                         net (fo=1, routed)           0.620    14.049    pos[0]_i_200_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.434 r  pos_reg[0]_i_114/CO[3]
                         net (fo=1, routed)           0.000    14.434    pos_reg[0]_i_114_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.768 r  pos_reg[0]_i_87/O[1]
                         net (fo=3, routed)           0.576    15.345    pos_reg[0]_i_87_n_6
    SLICE_X61Y33         LUT3 (Prop_lut3_I2_O)        0.303    15.648 r  pos[0]_i_57/O
                         net (fo=1, routed)           0.668    16.316    pos[0]_i_57_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.842 r  pos_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000    16.842    pos_reg[0]_i_41_n_0
    SLICE_X59Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.176 r  pos_reg[0]_i_64/O[1]
                         net (fo=11, routed)          0.854    18.030    pos_reg[0]_i_64_n_6
    SLICE_X60Y37         LUT3 (Prop_lut3_I0_O)        0.303    18.333 r  pos[0]_i_172/O
                         net (fo=1, routed)           0.340    18.673    pos[0]_i_172_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.058 r  pos_reg[0]_i_102/CO[3]
                         net (fo=1, routed)           0.000    19.058    pos_reg[0]_i_102_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.280 r  pos_reg[0]_i_93/O[0]
                         net (fo=1, routed)           0.747    20.027    pos_reg[0]_i_93_n_7
    SLICE_X64Y36         LUT2 (Prop_lut2_I1_O)        0.299    20.326 r  pos[0]_i_67/O
                         net (fo=1, routed)           0.000    20.326    pos[0]_i_67_n_0
    SLICE_X64Y36         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    20.904 r  pos_reg[0]_i_50/O[2]
                         net (fo=1, routed)           0.545    21.448    pos_reg[0]_i_50_n_5
    SLICE_X63Y38         LUT3 (Prop_lut3_I2_O)        0.301    21.749 r  pos[0]_i_39/O
                         net (fo=1, routed)           0.000    21.749    pos[0]_i_39_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.329 r  pos_reg[0]_i_13/O[2]
                         net (fo=2, routed)           0.511    22.840    pos_reg[0]_i_13_n_5
    SLICE_X62Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.550    23.390 f  pos_reg[0]_i_7/O[3]
                         net (fo=1, routed)           0.655    24.045    pos_reg[0]_i_7_n_4
    SLICE_X64Y38         LUT6 (Prop_lut6_I0_O)        0.306    24.351 r  pos[0]_i_5/O
                         net (fo=1, routed)           0.466    24.817    pos[0]_i_5_n_0
    SLICE_X64Y38         LUT5 (Prop_lut5_I0_O)        0.124    24.941 r  pos[0]_i_2/O
                         net (fo=2, routed)           0.439    25.380    pos[0]_i_2_n_0
    SLICE_X64Y39         LUT5 (Prop_lut5_I0_O)        0.124    25.504 f  pos[2]_i_2/O
                         net (fo=3, routed)           0.335    25.839    pos[2]_i_2_n_0
    SLICE_X64Y40         LUT3 (Prop_lut3_I1_O)        0.124    25.963 r  pos[3]_i_2/O
                         net (fo=1, routed)           0.282    26.245    pos[3]_i_2_n_0
    SLICE_X64Y40         LUT3 (Prop_lut3_I2_O)        0.117    26.362 r  pos[3]_i_1/O
                         net (fo=1, routed)           0.000    26.362    pos[3]
    SLICE_X64Y40         FDRE                                         r  pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.517    14.858    clk_IBUF_BUFG
    SLICE_X64Y40         FDRE                                         r  pos_reg[3]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X64Y40         FDRE (Setup_fdre_C_D)        0.118    15.201    pos_reg[3]
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                         -26.362    
  -------------------------------------------------------------------
                         slack                                -11.161    

Slack (VIOLATED) :        -11.153ns  (required time - arrival time)
  Source:                 num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.178ns  (logic 9.796ns (46.256%)  route 11.382ns (53.744%))
  Logic Levels:           33  (CARRY4=18 LUT2=2 LUT3=3 LUT4=2 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.618     5.139    clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  num_reg[0]/Q
                         net (fo=30, routed)          0.413     6.008    num_reg_n_0_[0]
    SLICE_X62Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.588 r  num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.588    num_reg[4]_i_1_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.702 r  num_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.702    num_reg[7]_i_1_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.816 r  num_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.816    num_reg[12]_i_1_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.930 r  num_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.930    num_reg[19]_i_2_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.044 r  num_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.044    num_reg[19]_i_1_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.158 r  num_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.158    num_reg[28]_i_2_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.492 r  num_reg[28]_i_1/O[1]
                         net (fo=7, routed)           0.789     8.281    num_reg[28]_i_1_n_6
    SLICE_X63Y27         LUT4 (Prop_lut4_I2_O)        0.303     8.584 f  num[14]_i_5/O
                         net (fo=1, routed)           0.151     8.736    num[14]_i_5_n_0
    SLICE_X63Y27         LUT5 (Prop_lut5_I4_O)        0.124     8.860 f  num[14]_i_2/O
                         net (fo=7, routed)           0.609     9.469    num[14]_i_2_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I0_O)        0.124     9.593 r  num[26]_i_2/O
                         net (fo=80, routed)          0.435    10.028    num[26]_i_2_n_0
    SLICE_X64Y28         LUT2 (Prop_lut2_I1_O)        0.124    10.152 f  num[20]_i_1/O
                         net (fo=15, routed)          0.707    10.859    num[20]
    SLICE_X61Y29         LUT6 (Prop_lut6_I2_O)        0.124    10.983 r  pos[0]_i_379/O
                         net (fo=2, routed)           0.583    11.565    pos[0]_i_379_n_0
    SLICE_X60Y32         LUT5 (Prop_lut5_I2_O)        0.124    11.689 r  pos[0]_i_383/O
                         net (fo=1, routed)           0.000    11.689    pos[0]_i_383_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.222 r  pos_reg[0]_i_333/CO[3]
                         net (fo=1, routed)           0.000    12.222    pos_reg[0]_i_333_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.537 r  pos_reg[0]_i_276/O[3]
                         net (fo=3, routed)           0.585    13.122    pos_reg[0]_i_276_n_4
    SLICE_X64Y34         LUT4 (Prop_lut4_I3_O)        0.307    13.429 r  pos[0]_i_200/O
                         net (fo=1, routed)           0.620    14.049    pos[0]_i_200_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.434 r  pos_reg[0]_i_114/CO[3]
                         net (fo=1, routed)           0.000    14.434    pos_reg[0]_i_114_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.768 r  pos_reg[0]_i_87/O[1]
                         net (fo=3, routed)           0.576    15.345    pos_reg[0]_i_87_n_6
    SLICE_X61Y33         LUT3 (Prop_lut3_I2_O)        0.303    15.648 r  pos[0]_i_57/O
                         net (fo=1, routed)           0.668    16.316    pos[0]_i_57_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.842 r  pos_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000    16.842    pos_reg[0]_i_41_n_0
    SLICE_X59Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.176 r  pos_reg[0]_i_64/O[1]
                         net (fo=11, routed)          0.854    18.030    pos_reg[0]_i_64_n_6
    SLICE_X60Y37         LUT3 (Prop_lut3_I0_O)        0.303    18.333 r  pos[0]_i_172/O
                         net (fo=1, routed)           0.340    18.673    pos[0]_i_172_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.058 r  pos_reg[0]_i_102/CO[3]
                         net (fo=1, routed)           0.000    19.058    pos_reg[0]_i_102_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.280 r  pos_reg[0]_i_93/O[0]
                         net (fo=1, routed)           0.747    20.027    pos_reg[0]_i_93_n_7
    SLICE_X64Y36         LUT2 (Prop_lut2_I1_O)        0.299    20.326 r  pos[0]_i_67/O
                         net (fo=1, routed)           0.000    20.326    pos[0]_i_67_n_0
    SLICE_X64Y36         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    20.904 r  pos_reg[0]_i_50/O[2]
                         net (fo=1, routed)           0.545    21.448    pos_reg[0]_i_50_n_5
    SLICE_X63Y38         LUT3 (Prop_lut3_I2_O)        0.301    21.749 r  pos[0]_i_39/O
                         net (fo=1, routed)           0.000    21.749    pos[0]_i_39_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.329 r  pos_reg[0]_i_13/O[2]
                         net (fo=2, routed)           0.511    22.840    pos_reg[0]_i_13_n_5
    SLICE_X62Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.550    23.390 r  pos_reg[0]_i_7/O[3]
                         net (fo=1, routed)           0.655    24.045    pos_reg[0]_i_7_n_4
    SLICE_X64Y38         LUT6 (Prop_lut6_I0_O)        0.306    24.351 f  pos[0]_i_5/O
                         net (fo=1, routed)           0.466    24.817    pos[0]_i_5_n_0
    SLICE_X64Y38         LUT5 (Prop_lut5_I0_O)        0.124    24.941 f  pos[0]_i_2/O
                         net (fo=2, routed)           0.439    25.380    pos[0]_i_2_n_0
    SLICE_X64Y39         LUT5 (Prop_lut5_I0_O)        0.124    25.504 r  pos[2]_i_2/O
                         net (fo=3, routed)           0.689    26.193    pos[2]_i_2_n_0
    SLICE_X64Y39         LUT5 (Prop_lut5_I1_O)        0.124    26.317 r  pos[2]_i_1/O
                         net (fo=1, routed)           0.000    26.317    pos[2]_i_1_n_0
    SLICE_X64Y39         FDRE                                         r  pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.517    14.858    clk_IBUF_BUFG
    SLICE_X64Y39         FDRE                                         r  pos_reg[2]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X64Y39         FDRE (Setup_fdre_C_D)        0.081    15.164    pos_reg[2]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                         -26.317    
  -------------------------------------------------------------------
                         slack                                -11.153    

Slack (VIOLATED) :        -10.988ns  (required time - arrival time)
  Source:                 num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.008ns  (logic 9.796ns (46.629%)  route 11.212ns (53.371%))
  Logic Levels:           33  (CARRY4=18 LUT2=2 LUT3=4 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.618     5.139    clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  num_reg[0]/Q
                         net (fo=30, routed)          0.413     6.008    num_reg_n_0_[0]
    SLICE_X62Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.588 r  num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.588    num_reg[4]_i_1_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.702 r  num_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.702    num_reg[7]_i_1_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.816 r  num_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.816    num_reg[12]_i_1_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.930 r  num_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.930    num_reg[19]_i_2_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.044 r  num_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.044    num_reg[19]_i_1_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.158 r  num_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.158    num_reg[28]_i_2_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.492 r  num_reg[28]_i_1/O[1]
                         net (fo=7, routed)           0.789     8.281    num_reg[28]_i_1_n_6
    SLICE_X63Y27         LUT4 (Prop_lut4_I2_O)        0.303     8.584 f  num[14]_i_5/O
                         net (fo=1, routed)           0.151     8.736    num[14]_i_5_n_0
    SLICE_X63Y27         LUT5 (Prop_lut5_I4_O)        0.124     8.860 f  num[14]_i_2/O
                         net (fo=7, routed)           0.609     9.469    num[14]_i_2_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I0_O)        0.124     9.593 r  num[26]_i_2/O
                         net (fo=80, routed)          0.435    10.028    num[26]_i_2_n_0
    SLICE_X64Y28         LUT2 (Prop_lut2_I1_O)        0.124    10.152 f  num[20]_i_1/O
                         net (fo=15, routed)          0.707    10.859    num[20]
    SLICE_X61Y29         LUT6 (Prop_lut6_I2_O)        0.124    10.983 r  pos[0]_i_379/O
                         net (fo=2, routed)           0.583    11.565    pos[0]_i_379_n_0
    SLICE_X60Y32         LUT5 (Prop_lut5_I2_O)        0.124    11.689 r  pos[0]_i_383/O
                         net (fo=1, routed)           0.000    11.689    pos[0]_i_383_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.222 r  pos_reg[0]_i_333/CO[3]
                         net (fo=1, routed)           0.000    12.222    pos_reg[0]_i_333_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.537 r  pos_reg[0]_i_276/O[3]
                         net (fo=3, routed)           0.585    13.122    pos_reg[0]_i_276_n_4
    SLICE_X64Y34         LUT4 (Prop_lut4_I3_O)        0.307    13.429 r  pos[0]_i_200/O
                         net (fo=1, routed)           0.620    14.049    pos[0]_i_200_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.434 r  pos_reg[0]_i_114/CO[3]
                         net (fo=1, routed)           0.000    14.434    pos_reg[0]_i_114_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.768 r  pos_reg[0]_i_87/O[1]
                         net (fo=3, routed)           0.576    15.345    pos_reg[0]_i_87_n_6
    SLICE_X61Y33         LUT3 (Prop_lut3_I2_O)        0.303    15.648 r  pos[0]_i_57/O
                         net (fo=1, routed)           0.668    16.316    pos[0]_i_57_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.842 r  pos_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000    16.842    pos_reg[0]_i_41_n_0
    SLICE_X59Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.176 r  pos_reg[0]_i_64/O[1]
                         net (fo=11, routed)          0.854    18.030    pos_reg[0]_i_64_n_6
    SLICE_X60Y37         LUT3 (Prop_lut3_I0_O)        0.303    18.333 r  pos[0]_i_172/O
                         net (fo=1, routed)           0.340    18.673    pos[0]_i_172_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.058 r  pos_reg[0]_i_102/CO[3]
                         net (fo=1, routed)           0.000    19.058    pos_reg[0]_i_102_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.280 r  pos_reg[0]_i_93/O[0]
                         net (fo=1, routed)           0.747    20.027    pos_reg[0]_i_93_n_7
    SLICE_X64Y36         LUT2 (Prop_lut2_I1_O)        0.299    20.326 r  pos[0]_i_67/O
                         net (fo=1, routed)           0.000    20.326    pos[0]_i_67_n_0
    SLICE_X64Y36         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    20.904 r  pos_reg[0]_i_50/O[2]
                         net (fo=1, routed)           0.545    21.448    pos_reg[0]_i_50_n_5
    SLICE_X63Y38         LUT3 (Prop_lut3_I2_O)        0.301    21.749 r  pos[0]_i_39/O
                         net (fo=1, routed)           0.000    21.749    pos[0]_i_39_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.329 r  pos_reg[0]_i_13/O[2]
                         net (fo=2, routed)           0.511    22.840    pos_reg[0]_i_13_n_5
    SLICE_X62Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.550    23.390 r  pos_reg[0]_i_7/O[3]
                         net (fo=1, routed)           0.655    24.045    pos_reg[0]_i_7_n_4
    SLICE_X64Y38         LUT6 (Prop_lut6_I0_O)        0.306    24.351 f  pos[0]_i_5/O
                         net (fo=1, routed)           0.466    24.817    pos[0]_i_5_n_0
    SLICE_X64Y38         LUT5 (Prop_lut5_I0_O)        0.124    24.941 f  pos[0]_i_2/O
                         net (fo=2, routed)           0.439    25.380    pos[0]_i_2_n_0
    SLICE_X64Y39         LUT5 (Prop_lut5_I0_O)        0.124    25.504 r  pos[2]_i_2/O
                         net (fo=3, routed)           0.519    26.024    pos[2]_i_2_n_0
    SLICE_X64Y39         LUT3 (Prop_lut3_I1_O)        0.124    26.148 r  pos[1]_i_1/O
                         net (fo=1, routed)           0.000    26.148    pos[1]
    SLICE_X64Y39         FDRE                                         r  pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.517    14.858    clk_IBUF_BUFG
    SLICE_X64Y39         FDRE                                         r  pos_reg[1]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X64Y39         FDRE (Setup_fdre_C_D)        0.077    15.160    pos_reg[1]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -26.148    
  -------------------------------------------------------------------
                         slack                                -10.988    

Slack (VIOLATED) :        -10.716ns  (required time - arrival time)
  Source:                 num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            year_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.230ns  (logic 9.621ns (47.559%)  route 10.609ns (52.441%))
  Logic Levels:           37  (CARRY4=16 LUT4=11 LUT5=6 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.618     5.139    clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  num_reg[0]/Q
                         net (fo=30, routed)          0.413     6.008    num_reg_n_0_[0]
    SLICE_X62Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.588 r  num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.588    num_reg[4]_i_1_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.702 r  num_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.702    num_reg[7]_i_1_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.816 r  num_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.816    num_reg[12]_i_1_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.930 r  num_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.930    num_reg[19]_i_2_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     7.165 r  num_reg[19]_i_1/O[0]
                         net (fo=28, routed)          0.696     7.861    num_reg[19]_i_1_n_7
    SLICE_X65Y29         LUT4 (Prop_lut4_I0_O)        0.299     8.160 r  sec[2]_i_8/O
                         net (fo=1, routed)           0.451     8.611    sec[2]_i_8_n_0
    SLICE_X65Y29         LUT5 (Prop_lut5_I4_O)        0.124     8.735 r  sec[2]_i_5/O
                         net (fo=1, routed)           0.264     8.999    sec[2]_i_5_n_0
    SLICE_X65Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.123 f  sec[2]_i_3/O
                         net (fo=7, routed)           0.322     9.445    sec[2]_i_3_n_0
    SLICE_X65Y31         LUT6 (Prop_lut6_I3_O)        0.124     9.569 f  sec[6]_i_2/O
                         net (fo=3, routed)           0.507    10.076    sec[6]_i_2_n_0
    SLICE_X64Y32         LUT6 (Prop_lut6_I3_O)        0.124    10.200 r  sec[10]_i_4/O
                         net (fo=2, routed)           0.414    10.614    sec[10]_i_4_n_0
    SLICE_X63Y32         LUT6 (Prop_lut6_I4_O)        0.124    10.738 r  sec[10]_i_1/O
                         net (fo=13, routed)          0.442    11.180    sec[10]_i_1_n_0
    SLICE_X62Y33         LUT4 (Prop_lut4_I1_O)        0.124    11.304 r  min[3]_i_4/O
                         net (fo=1, routed)           0.000    11.304    min[3]_i_4_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.854 r  min_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.854    min_reg[3]_i_1_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.110 f  min_reg[7]_i_1/O[2]
                         net (fo=2, routed)           0.913    13.023    min[6]
    SLICE_X61Y38         LUT4 (Prop_lut4_I1_O)        0.302    13.325 f  min[10]_i_3/O
                         net (fo=1, routed)           0.264    13.589    min[10]_i_3_n_0
    SLICE_X61Y38         LUT5 (Prop_lut5_I3_O)        0.124    13.713 r  min[10]_i_1/O
                         net (fo=13, routed)          0.564    14.277    min[10]_i_1_n_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I1_O)        0.124    14.401 r  hour[3]_i_4/O
                         net (fo=1, routed)           0.000    14.401    hour[3]_i_4_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.934 r  hour_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.934    hour_reg[3]_i_1_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    15.166 r  hour_reg[7]_i_1/O[0]
                         net (fo=2, routed)           0.649    15.815    hour[4]
    SLICE_X57Y37         LUT4 (Prop_lut4_I0_O)        0.295    16.110 f  hour[10]_i_3/O
                         net (fo=1, routed)           0.263    16.373    hour[10]_i_3_n_0
    SLICE_X57Y37         LUT5 (Prop_lut5_I3_O)        0.124    16.497 r  hour[10]_i_1/O
                         net (fo=13, routed)          0.331    16.828    hour[10]_i_1_n_0
    SLICE_X57Y38         LUT4 (Prop_lut4_I1_O)        0.124    16.952 r  day[3]_i_4/O
                         net (fo=1, routed)           0.000    16.952    day[3]_i_4_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.502 r  day_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.502    day_reg[3]_i_1_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    17.850 f  day_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.726    18.576    day[5]
    SLICE_X58Y39         LUT4 (Prop_lut4_I1_O)        0.303    18.879 f  day[10]_i_4/O
                         net (fo=1, routed)           0.425    19.304    day[10]_i_4_n_0
    SLICE_X61Y39         LUT5 (Prop_lut5_I4_O)        0.124    19.428 r  day[10]_i_1/O
                         net (fo=13, routed)          0.351    19.779    day[10]_i_1_n_0
    SLICE_X60Y38         LUT4 (Prop_lut4_I1_O)        0.124    19.903 r  mon[3]_i_4/O
                         net (fo=1, routed)           0.000    19.903    mon[3]_i_4_n_0
    SLICE_X60Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.436 r  mon_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.436    mon_reg[3]_i_1_n_0
    SLICE_X60Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.553 r  mon_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.553    mon_reg[7]_i_1_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    20.890 f  mon_reg[10]_i_2/O[1]
                         net (fo=2, routed)           0.431    21.321    mon[9]
    SLICE_X58Y39         LUT4 (Prop_lut4_I2_O)        0.306    21.627 f  mon[10]_i_3/O
                         net (fo=1, routed)           0.399    22.027    mon[10]_i_3_n_0
    SLICE_X61Y39         LUT5 (Prop_lut5_I3_O)        0.124    22.151 r  mon[10]_i_1/O
                         net (fo=13, routed)          0.329    22.479    mon[10]_i_1_n_0
    SLICE_X59Y39         LUT4 (Prop_lut4_I1_O)        0.124    22.603 r  year[3]_i_4/O
                         net (fo=1, routed)           0.000    22.603    year[3]_i_4_n_0
    SLICE_X59Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.153 r  year_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.153    year_reg[3]_i_1_n_0
    SLICE_X59Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.487 r  year_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.668    24.155    year[5]
    SLICE_X58Y40         LUT4 (Prop_lut4_I0_O)        0.303    24.458 f  year[10]_i_3/O
                         net (fo=1, routed)           0.279    24.737    year[10]_i_3_n_0
    SLICE_X58Y40         LUT5 (Prop_lut5_I3_O)        0.124    24.861 r  year[10]_i_1/O
                         net (fo=11, routed)          0.508    25.369    year[10]_i_1_n_0
    SLICE_X61Y40         FDSE                                         r  year_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.516    14.857    clk_IBUF_BUFG
    SLICE_X61Y40         FDSE                                         r  year_reg[4]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X61Y40         FDSE (Setup_fdse_C_S)       -0.429    14.653    year_reg[4]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                         -25.369    
  -------------------------------------------------------------------
                         slack                                -10.716    

Slack (VIOLATED) :        -10.716ns  (required time - arrival time)
  Source:                 num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            year_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.230ns  (logic 9.621ns (47.559%)  route 10.609ns (52.441%))
  Logic Levels:           37  (CARRY4=16 LUT4=11 LUT5=6 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.618     5.139    clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  num_reg[0]/Q
                         net (fo=30, routed)          0.413     6.008    num_reg_n_0_[0]
    SLICE_X62Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.588 r  num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.588    num_reg[4]_i_1_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.702 r  num_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.702    num_reg[7]_i_1_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.816 r  num_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.816    num_reg[12]_i_1_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.930 r  num_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.930    num_reg[19]_i_2_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     7.165 r  num_reg[19]_i_1/O[0]
                         net (fo=28, routed)          0.696     7.861    num_reg[19]_i_1_n_7
    SLICE_X65Y29         LUT4 (Prop_lut4_I0_O)        0.299     8.160 r  sec[2]_i_8/O
                         net (fo=1, routed)           0.451     8.611    sec[2]_i_8_n_0
    SLICE_X65Y29         LUT5 (Prop_lut5_I4_O)        0.124     8.735 r  sec[2]_i_5/O
                         net (fo=1, routed)           0.264     8.999    sec[2]_i_5_n_0
    SLICE_X65Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.123 f  sec[2]_i_3/O
                         net (fo=7, routed)           0.322     9.445    sec[2]_i_3_n_0
    SLICE_X65Y31         LUT6 (Prop_lut6_I3_O)        0.124     9.569 f  sec[6]_i_2/O
                         net (fo=3, routed)           0.507    10.076    sec[6]_i_2_n_0
    SLICE_X64Y32         LUT6 (Prop_lut6_I3_O)        0.124    10.200 r  sec[10]_i_4/O
                         net (fo=2, routed)           0.414    10.614    sec[10]_i_4_n_0
    SLICE_X63Y32         LUT6 (Prop_lut6_I4_O)        0.124    10.738 r  sec[10]_i_1/O
                         net (fo=13, routed)          0.442    11.180    sec[10]_i_1_n_0
    SLICE_X62Y33         LUT4 (Prop_lut4_I1_O)        0.124    11.304 r  min[3]_i_4/O
                         net (fo=1, routed)           0.000    11.304    min[3]_i_4_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.854 r  min_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.854    min_reg[3]_i_1_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.110 f  min_reg[7]_i_1/O[2]
                         net (fo=2, routed)           0.913    13.023    min[6]
    SLICE_X61Y38         LUT4 (Prop_lut4_I1_O)        0.302    13.325 f  min[10]_i_3/O
                         net (fo=1, routed)           0.264    13.589    min[10]_i_3_n_0
    SLICE_X61Y38         LUT5 (Prop_lut5_I3_O)        0.124    13.713 r  min[10]_i_1/O
                         net (fo=13, routed)          0.564    14.277    min[10]_i_1_n_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I1_O)        0.124    14.401 r  hour[3]_i_4/O
                         net (fo=1, routed)           0.000    14.401    hour[3]_i_4_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.934 r  hour_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.934    hour_reg[3]_i_1_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    15.166 r  hour_reg[7]_i_1/O[0]
                         net (fo=2, routed)           0.649    15.815    hour[4]
    SLICE_X57Y37         LUT4 (Prop_lut4_I0_O)        0.295    16.110 f  hour[10]_i_3/O
                         net (fo=1, routed)           0.263    16.373    hour[10]_i_3_n_0
    SLICE_X57Y37         LUT5 (Prop_lut5_I3_O)        0.124    16.497 r  hour[10]_i_1/O
                         net (fo=13, routed)          0.331    16.828    hour[10]_i_1_n_0
    SLICE_X57Y38         LUT4 (Prop_lut4_I1_O)        0.124    16.952 r  day[3]_i_4/O
                         net (fo=1, routed)           0.000    16.952    day[3]_i_4_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.502 r  day_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.502    day_reg[3]_i_1_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    17.850 f  day_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.726    18.576    day[5]
    SLICE_X58Y39         LUT4 (Prop_lut4_I1_O)        0.303    18.879 f  day[10]_i_4/O
                         net (fo=1, routed)           0.425    19.304    day[10]_i_4_n_0
    SLICE_X61Y39         LUT5 (Prop_lut5_I4_O)        0.124    19.428 r  day[10]_i_1/O
                         net (fo=13, routed)          0.351    19.779    day[10]_i_1_n_0
    SLICE_X60Y38         LUT4 (Prop_lut4_I1_O)        0.124    19.903 r  mon[3]_i_4/O
                         net (fo=1, routed)           0.000    19.903    mon[3]_i_4_n_0
    SLICE_X60Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.436 r  mon_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.436    mon_reg[3]_i_1_n_0
    SLICE_X60Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.553 r  mon_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.553    mon_reg[7]_i_1_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    20.890 f  mon_reg[10]_i_2/O[1]
                         net (fo=2, routed)           0.431    21.321    mon[9]
    SLICE_X58Y39         LUT4 (Prop_lut4_I2_O)        0.306    21.627 f  mon[10]_i_3/O
                         net (fo=1, routed)           0.399    22.027    mon[10]_i_3_n_0
    SLICE_X61Y39         LUT5 (Prop_lut5_I3_O)        0.124    22.151 r  mon[10]_i_1/O
                         net (fo=13, routed)          0.329    22.479    mon[10]_i_1_n_0
    SLICE_X59Y39         LUT4 (Prop_lut4_I1_O)        0.124    22.603 r  year[3]_i_4/O
                         net (fo=1, routed)           0.000    22.603    year[3]_i_4_n_0
    SLICE_X59Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.153 r  year_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.153    year_reg[3]_i_1_n_0
    SLICE_X59Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.487 r  year_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.668    24.155    year[5]
    SLICE_X58Y40         LUT4 (Prop_lut4_I0_O)        0.303    24.458 f  year[10]_i_3/O
                         net (fo=1, routed)           0.279    24.737    year[10]_i_3_n_0
    SLICE_X58Y40         LUT5 (Prop_lut5_I3_O)        0.124    24.861 r  year[10]_i_1/O
                         net (fo=11, routed)          0.508    25.369    year[10]_i_1_n_0
    SLICE_X61Y40         FDRE                                         r  year_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.516    14.857    clk_IBUF_BUFG
    SLICE_X61Y40         FDRE                                         r  year_reg[5]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X61Y40         FDRE (Setup_fdre_C_R)       -0.429    14.653    year_reg[5]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                         -25.369    
  -------------------------------------------------------------------
                         slack                                -10.716    

Slack (VIOLATED) :        -10.716ns  (required time - arrival time)
  Source:                 num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            year_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.230ns  (logic 9.621ns (47.559%)  route 10.609ns (52.441%))
  Logic Levels:           37  (CARRY4=16 LUT4=11 LUT5=6 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.618     5.139    clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  num_reg[0]/Q
                         net (fo=30, routed)          0.413     6.008    num_reg_n_0_[0]
    SLICE_X62Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.588 r  num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.588    num_reg[4]_i_1_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.702 r  num_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.702    num_reg[7]_i_1_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.816 r  num_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.816    num_reg[12]_i_1_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.930 r  num_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.930    num_reg[19]_i_2_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     7.165 r  num_reg[19]_i_1/O[0]
                         net (fo=28, routed)          0.696     7.861    num_reg[19]_i_1_n_7
    SLICE_X65Y29         LUT4 (Prop_lut4_I0_O)        0.299     8.160 r  sec[2]_i_8/O
                         net (fo=1, routed)           0.451     8.611    sec[2]_i_8_n_0
    SLICE_X65Y29         LUT5 (Prop_lut5_I4_O)        0.124     8.735 r  sec[2]_i_5/O
                         net (fo=1, routed)           0.264     8.999    sec[2]_i_5_n_0
    SLICE_X65Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.123 f  sec[2]_i_3/O
                         net (fo=7, routed)           0.322     9.445    sec[2]_i_3_n_0
    SLICE_X65Y31         LUT6 (Prop_lut6_I3_O)        0.124     9.569 f  sec[6]_i_2/O
                         net (fo=3, routed)           0.507    10.076    sec[6]_i_2_n_0
    SLICE_X64Y32         LUT6 (Prop_lut6_I3_O)        0.124    10.200 r  sec[10]_i_4/O
                         net (fo=2, routed)           0.414    10.614    sec[10]_i_4_n_0
    SLICE_X63Y32         LUT6 (Prop_lut6_I4_O)        0.124    10.738 r  sec[10]_i_1/O
                         net (fo=13, routed)          0.442    11.180    sec[10]_i_1_n_0
    SLICE_X62Y33         LUT4 (Prop_lut4_I1_O)        0.124    11.304 r  min[3]_i_4/O
                         net (fo=1, routed)           0.000    11.304    min[3]_i_4_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.854 r  min_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.854    min_reg[3]_i_1_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.110 f  min_reg[7]_i_1/O[2]
                         net (fo=2, routed)           0.913    13.023    min[6]
    SLICE_X61Y38         LUT4 (Prop_lut4_I1_O)        0.302    13.325 f  min[10]_i_3/O
                         net (fo=1, routed)           0.264    13.589    min[10]_i_3_n_0
    SLICE_X61Y38         LUT5 (Prop_lut5_I3_O)        0.124    13.713 r  min[10]_i_1/O
                         net (fo=13, routed)          0.564    14.277    min[10]_i_1_n_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I1_O)        0.124    14.401 r  hour[3]_i_4/O
                         net (fo=1, routed)           0.000    14.401    hour[3]_i_4_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.934 r  hour_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.934    hour_reg[3]_i_1_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    15.166 r  hour_reg[7]_i_1/O[0]
                         net (fo=2, routed)           0.649    15.815    hour[4]
    SLICE_X57Y37         LUT4 (Prop_lut4_I0_O)        0.295    16.110 f  hour[10]_i_3/O
                         net (fo=1, routed)           0.263    16.373    hour[10]_i_3_n_0
    SLICE_X57Y37         LUT5 (Prop_lut5_I3_O)        0.124    16.497 r  hour[10]_i_1/O
                         net (fo=13, routed)          0.331    16.828    hour[10]_i_1_n_0
    SLICE_X57Y38         LUT4 (Prop_lut4_I1_O)        0.124    16.952 r  day[3]_i_4/O
                         net (fo=1, routed)           0.000    16.952    day[3]_i_4_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.502 r  day_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.502    day_reg[3]_i_1_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    17.850 f  day_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.726    18.576    day[5]
    SLICE_X58Y39         LUT4 (Prop_lut4_I1_O)        0.303    18.879 f  day[10]_i_4/O
                         net (fo=1, routed)           0.425    19.304    day[10]_i_4_n_0
    SLICE_X61Y39         LUT5 (Prop_lut5_I4_O)        0.124    19.428 r  day[10]_i_1/O
                         net (fo=13, routed)          0.351    19.779    day[10]_i_1_n_0
    SLICE_X60Y38         LUT4 (Prop_lut4_I1_O)        0.124    19.903 r  mon[3]_i_4/O
                         net (fo=1, routed)           0.000    19.903    mon[3]_i_4_n_0
    SLICE_X60Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.436 r  mon_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.436    mon_reg[3]_i_1_n_0
    SLICE_X60Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.553 r  mon_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.553    mon_reg[7]_i_1_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    20.890 f  mon_reg[10]_i_2/O[1]
                         net (fo=2, routed)           0.431    21.321    mon[9]
    SLICE_X58Y39         LUT4 (Prop_lut4_I2_O)        0.306    21.627 f  mon[10]_i_3/O
                         net (fo=1, routed)           0.399    22.027    mon[10]_i_3_n_0
    SLICE_X61Y39         LUT5 (Prop_lut5_I3_O)        0.124    22.151 r  mon[10]_i_1/O
                         net (fo=13, routed)          0.329    22.479    mon[10]_i_1_n_0
    SLICE_X59Y39         LUT4 (Prop_lut4_I1_O)        0.124    22.603 r  year[3]_i_4/O
                         net (fo=1, routed)           0.000    22.603    year[3]_i_4_n_0
    SLICE_X59Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.153 r  year_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.153    year_reg[3]_i_1_n_0
    SLICE_X59Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.487 r  year_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.668    24.155    year[5]
    SLICE_X58Y40         LUT4 (Prop_lut4_I0_O)        0.303    24.458 f  year[10]_i_3/O
                         net (fo=1, routed)           0.279    24.737    year[10]_i_3_n_0
    SLICE_X58Y40         LUT5 (Prop_lut5_I3_O)        0.124    24.861 r  year[10]_i_1/O
                         net (fo=11, routed)          0.508    25.369    year[10]_i_1_n_0
    SLICE_X61Y40         FDRE                                         r  year_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.516    14.857    clk_IBUF_BUFG
    SLICE_X61Y40         FDRE                                         r  year_reg[6]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X61Y40         FDRE (Setup_fdre_C_R)       -0.429    14.653    year_reg[6]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                         -25.369    
  -------------------------------------------------------------------
                         slack                                -10.716    

Slack (VIOLATED) :        -10.716ns  (required time - arrival time)
  Source:                 num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            year_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.230ns  (logic 9.621ns (47.559%)  route 10.609ns (52.441%))
  Logic Levels:           37  (CARRY4=16 LUT4=11 LUT5=6 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.618     5.139    clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  num_reg[0]/Q
                         net (fo=30, routed)          0.413     6.008    num_reg_n_0_[0]
    SLICE_X62Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.588 r  num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.588    num_reg[4]_i_1_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.702 r  num_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.702    num_reg[7]_i_1_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.816 r  num_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.816    num_reg[12]_i_1_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.930 r  num_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.930    num_reg[19]_i_2_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     7.165 r  num_reg[19]_i_1/O[0]
                         net (fo=28, routed)          0.696     7.861    num_reg[19]_i_1_n_7
    SLICE_X65Y29         LUT4 (Prop_lut4_I0_O)        0.299     8.160 r  sec[2]_i_8/O
                         net (fo=1, routed)           0.451     8.611    sec[2]_i_8_n_0
    SLICE_X65Y29         LUT5 (Prop_lut5_I4_O)        0.124     8.735 r  sec[2]_i_5/O
                         net (fo=1, routed)           0.264     8.999    sec[2]_i_5_n_0
    SLICE_X65Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.123 f  sec[2]_i_3/O
                         net (fo=7, routed)           0.322     9.445    sec[2]_i_3_n_0
    SLICE_X65Y31         LUT6 (Prop_lut6_I3_O)        0.124     9.569 f  sec[6]_i_2/O
                         net (fo=3, routed)           0.507    10.076    sec[6]_i_2_n_0
    SLICE_X64Y32         LUT6 (Prop_lut6_I3_O)        0.124    10.200 r  sec[10]_i_4/O
                         net (fo=2, routed)           0.414    10.614    sec[10]_i_4_n_0
    SLICE_X63Y32         LUT6 (Prop_lut6_I4_O)        0.124    10.738 r  sec[10]_i_1/O
                         net (fo=13, routed)          0.442    11.180    sec[10]_i_1_n_0
    SLICE_X62Y33         LUT4 (Prop_lut4_I1_O)        0.124    11.304 r  min[3]_i_4/O
                         net (fo=1, routed)           0.000    11.304    min[3]_i_4_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.854 r  min_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.854    min_reg[3]_i_1_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.110 f  min_reg[7]_i_1/O[2]
                         net (fo=2, routed)           0.913    13.023    min[6]
    SLICE_X61Y38         LUT4 (Prop_lut4_I1_O)        0.302    13.325 f  min[10]_i_3/O
                         net (fo=1, routed)           0.264    13.589    min[10]_i_3_n_0
    SLICE_X61Y38         LUT5 (Prop_lut5_I3_O)        0.124    13.713 r  min[10]_i_1/O
                         net (fo=13, routed)          0.564    14.277    min[10]_i_1_n_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I1_O)        0.124    14.401 r  hour[3]_i_4/O
                         net (fo=1, routed)           0.000    14.401    hour[3]_i_4_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.934 r  hour_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.934    hour_reg[3]_i_1_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    15.166 r  hour_reg[7]_i_1/O[0]
                         net (fo=2, routed)           0.649    15.815    hour[4]
    SLICE_X57Y37         LUT4 (Prop_lut4_I0_O)        0.295    16.110 f  hour[10]_i_3/O
                         net (fo=1, routed)           0.263    16.373    hour[10]_i_3_n_0
    SLICE_X57Y37         LUT5 (Prop_lut5_I3_O)        0.124    16.497 r  hour[10]_i_1/O
                         net (fo=13, routed)          0.331    16.828    hour[10]_i_1_n_0
    SLICE_X57Y38         LUT4 (Prop_lut4_I1_O)        0.124    16.952 r  day[3]_i_4/O
                         net (fo=1, routed)           0.000    16.952    day[3]_i_4_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.502 r  day_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.502    day_reg[3]_i_1_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    17.850 f  day_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.726    18.576    day[5]
    SLICE_X58Y39         LUT4 (Prop_lut4_I1_O)        0.303    18.879 f  day[10]_i_4/O
                         net (fo=1, routed)           0.425    19.304    day[10]_i_4_n_0
    SLICE_X61Y39         LUT5 (Prop_lut5_I4_O)        0.124    19.428 r  day[10]_i_1/O
                         net (fo=13, routed)          0.351    19.779    day[10]_i_1_n_0
    SLICE_X60Y38         LUT4 (Prop_lut4_I1_O)        0.124    19.903 r  mon[3]_i_4/O
                         net (fo=1, routed)           0.000    19.903    mon[3]_i_4_n_0
    SLICE_X60Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.436 r  mon_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.436    mon_reg[3]_i_1_n_0
    SLICE_X60Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.553 r  mon_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.553    mon_reg[7]_i_1_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    20.890 f  mon_reg[10]_i_2/O[1]
                         net (fo=2, routed)           0.431    21.321    mon[9]
    SLICE_X58Y39         LUT4 (Prop_lut4_I2_O)        0.306    21.627 f  mon[10]_i_3/O
                         net (fo=1, routed)           0.399    22.027    mon[10]_i_3_n_0
    SLICE_X61Y39         LUT5 (Prop_lut5_I3_O)        0.124    22.151 r  mon[10]_i_1/O
                         net (fo=13, routed)          0.329    22.479    mon[10]_i_1_n_0
    SLICE_X59Y39         LUT4 (Prop_lut4_I1_O)        0.124    22.603 r  year[3]_i_4/O
                         net (fo=1, routed)           0.000    22.603    year[3]_i_4_n_0
    SLICE_X59Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.153 r  year_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.153    year_reg[3]_i_1_n_0
    SLICE_X59Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.487 r  year_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.668    24.155    year[5]
    SLICE_X58Y40         LUT4 (Prop_lut4_I0_O)        0.303    24.458 f  year[10]_i_3/O
                         net (fo=1, routed)           0.279    24.737    year[10]_i_3_n_0
    SLICE_X58Y40         LUT5 (Prop_lut5_I3_O)        0.124    24.861 r  year[10]_i_1/O
                         net (fo=11, routed)          0.508    25.369    year[10]_i_1_n_0
    SLICE_X61Y40         FDRE                                         r  year_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.516    14.857    clk_IBUF_BUFG
    SLICE_X61Y40         FDRE                                         r  year_reg[7]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X61Y40         FDRE (Setup_fdre_C_R)       -0.429    14.653    year_reg[7]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                         -25.369    
  -------------------------------------------------------------------
                         slack                                -10.716    

Slack (VIOLATED) :        -10.716ns  (required time - arrival time)
  Source:                 num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            year_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.230ns  (logic 9.621ns (47.559%)  route 10.609ns (52.441%))
  Logic Levels:           37  (CARRY4=16 LUT4=11 LUT5=6 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.618     5.139    clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  num_reg[0]/Q
                         net (fo=30, routed)          0.413     6.008    num_reg_n_0_[0]
    SLICE_X62Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.588 r  num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.588    num_reg[4]_i_1_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.702 r  num_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.702    num_reg[7]_i_1_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.816 r  num_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.816    num_reg[12]_i_1_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.930 r  num_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.930    num_reg[19]_i_2_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     7.165 r  num_reg[19]_i_1/O[0]
                         net (fo=28, routed)          0.696     7.861    num_reg[19]_i_1_n_7
    SLICE_X65Y29         LUT4 (Prop_lut4_I0_O)        0.299     8.160 r  sec[2]_i_8/O
                         net (fo=1, routed)           0.451     8.611    sec[2]_i_8_n_0
    SLICE_X65Y29         LUT5 (Prop_lut5_I4_O)        0.124     8.735 r  sec[2]_i_5/O
                         net (fo=1, routed)           0.264     8.999    sec[2]_i_5_n_0
    SLICE_X65Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.123 f  sec[2]_i_3/O
                         net (fo=7, routed)           0.322     9.445    sec[2]_i_3_n_0
    SLICE_X65Y31         LUT6 (Prop_lut6_I3_O)        0.124     9.569 f  sec[6]_i_2/O
                         net (fo=3, routed)           0.507    10.076    sec[6]_i_2_n_0
    SLICE_X64Y32         LUT6 (Prop_lut6_I3_O)        0.124    10.200 r  sec[10]_i_4/O
                         net (fo=2, routed)           0.414    10.614    sec[10]_i_4_n_0
    SLICE_X63Y32         LUT6 (Prop_lut6_I4_O)        0.124    10.738 r  sec[10]_i_1/O
                         net (fo=13, routed)          0.442    11.180    sec[10]_i_1_n_0
    SLICE_X62Y33         LUT4 (Prop_lut4_I1_O)        0.124    11.304 r  min[3]_i_4/O
                         net (fo=1, routed)           0.000    11.304    min[3]_i_4_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.854 r  min_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.854    min_reg[3]_i_1_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.110 f  min_reg[7]_i_1/O[2]
                         net (fo=2, routed)           0.913    13.023    min[6]
    SLICE_X61Y38         LUT4 (Prop_lut4_I1_O)        0.302    13.325 f  min[10]_i_3/O
                         net (fo=1, routed)           0.264    13.589    min[10]_i_3_n_0
    SLICE_X61Y38         LUT5 (Prop_lut5_I3_O)        0.124    13.713 r  min[10]_i_1/O
                         net (fo=13, routed)          0.564    14.277    min[10]_i_1_n_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I1_O)        0.124    14.401 r  hour[3]_i_4/O
                         net (fo=1, routed)           0.000    14.401    hour[3]_i_4_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.934 r  hour_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.934    hour_reg[3]_i_1_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    15.166 r  hour_reg[7]_i_1/O[0]
                         net (fo=2, routed)           0.649    15.815    hour[4]
    SLICE_X57Y37         LUT4 (Prop_lut4_I0_O)        0.295    16.110 f  hour[10]_i_3/O
                         net (fo=1, routed)           0.263    16.373    hour[10]_i_3_n_0
    SLICE_X57Y37         LUT5 (Prop_lut5_I3_O)        0.124    16.497 r  hour[10]_i_1/O
                         net (fo=13, routed)          0.331    16.828    hour[10]_i_1_n_0
    SLICE_X57Y38         LUT4 (Prop_lut4_I1_O)        0.124    16.952 r  day[3]_i_4/O
                         net (fo=1, routed)           0.000    16.952    day[3]_i_4_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.502 r  day_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.502    day_reg[3]_i_1_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    17.850 f  day_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.726    18.576    day[5]
    SLICE_X58Y39         LUT4 (Prop_lut4_I1_O)        0.303    18.879 f  day[10]_i_4/O
                         net (fo=1, routed)           0.425    19.304    day[10]_i_4_n_0
    SLICE_X61Y39         LUT5 (Prop_lut5_I4_O)        0.124    19.428 r  day[10]_i_1/O
                         net (fo=13, routed)          0.351    19.779    day[10]_i_1_n_0
    SLICE_X60Y38         LUT4 (Prop_lut4_I1_O)        0.124    19.903 r  mon[3]_i_4/O
                         net (fo=1, routed)           0.000    19.903    mon[3]_i_4_n_0
    SLICE_X60Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.436 r  mon_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.436    mon_reg[3]_i_1_n_0
    SLICE_X60Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.553 r  mon_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.553    mon_reg[7]_i_1_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    20.890 f  mon_reg[10]_i_2/O[1]
                         net (fo=2, routed)           0.431    21.321    mon[9]
    SLICE_X58Y39         LUT4 (Prop_lut4_I2_O)        0.306    21.627 f  mon[10]_i_3/O
                         net (fo=1, routed)           0.399    22.027    mon[10]_i_3_n_0
    SLICE_X61Y39         LUT5 (Prop_lut5_I3_O)        0.124    22.151 r  mon[10]_i_1/O
                         net (fo=13, routed)          0.329    22.479    mon[10]_i_1_n_0
    SLICE_X59Y39         LUT4 (Prop_lut4_I1_O)        0.124    22.603 r  year[3]_i_4/O
                         net (fo=1, routed)           0.000    22.603    year[3]_i_4_n_0
    SLICE_X59Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.153 r  year_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.153    year_reg[3]_i_1_n_0
    SLICE_X59Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.487 r  year_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.668    24.155    year[5]
    SLICE_X58Y40         LUT4 (Prop_lut4_I0_O)        0.303    24.458 f  year[10]_i_3/O
                         net (fo=1, routed)           0.279    24.737    year[10]_i_3_n_0
    SLICE_X58Y40         LUT5 (Prop_lut5_I3_O)        0.124    24.861 r  year[10]_i_1/O
                         net (fo=11, routed)          0.508    25.369    year[10]_i_1_n_0
    SLICE_X61Y40         FDRE                                         r  year_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.516    14.857    clk_IBUF_BUFG
    SLICE_X61Y40         FDRE                                         r  year_reg[8]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X61Y40         FDRE (Setup_fdre_C_R)       -0.429    14.653    year_reg[8]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                         -25.369    
  -------------------------------------------------------------------
                         slack                                -10.716    

Slack (VIOLATED) :        -10.580ns  (required time - arrival time)
  Source:                 num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            year_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.094ns  (logic 9.621ns (47.880%)  route 10.473ns (52.120%))
  Logic Levels:           37  (CARRY4=16 LUT4=11 LUT5=6 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.618     5.139    clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  num_reg[0]/Q
                         net (fo=30, routed)          0.413     6.008    num_reg_n_0_[0]
    SLICE_X62Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.588 r  num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.588    num_reg[4]_i_1_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.702 r  num_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.702    num_reg[7]_i_1_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.816 r  num_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.816    num_reg[12]_i_1_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.930 r  num_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.930    num_reg[19]_i_2_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     7.165 r  num_reg[19]_i_1/O[0]
                         net (fo=28, routed)          0.696     7.861    num_reg[19]_i_1_n_7
    SLICE_X65Y29         LUT4 (Prop_lut4_I0_O)        0.299     8.160 r  sec[2]_i_8/O
                         net (fo=1, routed)           0.451     8.611    sec[2]_i_8_n_0
    SLICE_X65Y29         LUT5 (Prop_lut5_I4_O)        0.124     8.735 r  sec[2]_i_5/O
                         net (fo=1, routed)           0.264     8.999    sec[2]_i_5_n_0
    SLICE_X65Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.123 f  sec[2]_i_3/O
                         net (fo=7, routed)           0.322     9.445    sec[2]_i_3_n_0
    SLICE_X65Y31         LUT6 (Prop_lut6_I3_O)        0.124     9.569 f  sec[6]_i_2/O
                         net (fo=3, routed)           0.507    10.076    sec[6]_i_2_n_0
    SLICE_X64Y32         LUT6 (Prop_lut6_I3_O)        0.124    10.200 r  sec[10]_i_4/O
                         net (fo=2, routed)           0.414    10.614    sec[10]_i_4_n_0
    SLICE_X63Y32         LUT6 (Prop_lut6_I4_O)        0.124    10.738 r  sec[10]_i_1/O
                         net (fo=13, routed)          0.442    11.180    sec[10]_i_1_n_0
    SLICE_X62Y33         LUT4 (Prop_lut4_I1_O)        0.124    11.304 r  min[3]_i_4/O
                         net (fo=1, routed)           0.000    11.304    min[3]_i_4_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.854 r  min_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.854    min_reg[3]_i_1_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.110 f  min_reg[7]_i_1/O[2]
                         net (fo=2, routed)           0.913    13.023    min[6]
    SLICE_X61Y38         LUT4 (Prop_lut4_I1_O)        0.302    13.325 f  min[10]_i_3/O
                         net (fo=1, routed)           0.264    13.589    min[10]_i_3_n_0
    SLICE_X61Y38         LUT5 (Prop_lut5_I3_O)        0.124    13.713 r  min[10]_i_1/O
                         net (fo=13, routed)          0.564    14.277    min[10]_i_1_n_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I1_O)        0.124    14.401 r  hour[3]_i_4/O
                         net (fo=1, routed)           0.000    14.401    hour[3]_i_4_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.934 r  hour_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.934    hour_reg[3]_i_1_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    15.166 r  hour_reg[7]_i_1/O[0]
                         net (fo=2, routed)           0.649    15.815    hour[4]
    SLICE_X57Y37         LUT4 (Prop_lut4_I0_O)        0.295    16.110 f  hour[10]_i_3/O
                         net (fo=1, routed)           0.263    16.373    hour[10]_i_3_n_0
    SLICE_X57Y37         LUT5 (Prop_lut5_I3_O)        0.124    16.497 r  hour[10]_i_1/O
                         net (fo=13, routed)          0.331    16.828    hour[10]_i_1_n_0
    SLICE_X57Y38         LUT4 (Prop_lut4_I1_O)        0.124    16.952 r  day[3]_i_4/O
                         net (fo=1, routed)           0.000    16.952    day[3]_i_4_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.502 r  day_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.502    day_reg[3]_i_1_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    17.850 f  day_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.726    18.576    day[5]
    SLICE_X58Y39         LUT4 (Prop_lut4_I1_O)        0.303    18.879 f  day[10]_i_4/O
                         net (fo=1, routed)           0.425    19.304    day[10]_i_4_n_0
    SLICE_X61Y39         LUT5 (Prop_lut5_I4_O)        0.124    19.428 r  day[10]_i_1/O
                         net (fo=13, routed)          0.351    19.779    day[10]_i_1_n_0
    SLICE_X60Y38         LUT4 (Prop_lut4_I1_O)        0.124    19.903 r  mon[3]_i_4/O
                         net (fo=1, routed)           0.000    19.903    mon[3]_i_4_n_0
    SLICE_X60Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.436 r  mon_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.436    mon_reg[3]_i_1_n_0
    SLICE_X60Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.553 r  mon_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.553    mon_reg[7]_i_1_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    20.890 f  mon_reg[10]_i_2/O[1]
                         net (fo=2, routed)           0.431    21.321    mon[9]
    SLICE_X58Y39         LUT4 (Prop_lut4_I2_O)        0.306    21.627 f  mon[10]_i_3/O
                         net (fo=1, routed)           0.399    22.027    mon[10]_i_3_n_0
    SLICE_X61Y39         LUT5 (Prop_lut5_I3_O)        0.124    22.151 r  mon[10]_i_1/O
                         net (fo=13, routed)          0.329    22.479    mon[10]_i_1_n_0
    SLICE_X59Y39         LUT4 (Prop_lut4_I1_O)        0.124    22.603 r  year[3]_i_4/O
                         net (fo=1, routed)           0.000    22.603    year[3]_i_4_n_0
    SLICE_X59Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.153 r  year_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.153    year_reg[3]_i_1_n_0
    SLICE_X59Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.487 r  year_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.668    24.155    year[5]
    SLICE_X58Y40         LUT4 (Prop_lut4_I0_O)        0.303    24.458 f  year[10]_i_3/O
                         net (fo=1, routed)           0.279    24.737    year[10]_i_3_n_0
    SLICE_X58Y40         LUT5 (Prop_lut5_I3_O)        0.124    24.861 r  year[10]_i_1/O
                         net (fo=11, routed)          0.372    25.233    year[10]_i_1_n_0
    SLICE_X58Y39         FDRE                                         r  year_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.516    14.857    clk_IBUF_BUFG
    SLICE_X58Y39         FDRE                                         r  year_reg[10]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X58Y39         FDRE (Setup_fdre_C_R)       -0.429    14.653    year_reg[10]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                         -25.233    
  -------------------------------------------------------------------
                         slack                                -10.580    

Slack (VIOLATED) :        -10.580ns  (required time - arrival time)
  Source:                 num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            year_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.094ns  (logic 9.621ns (47.880%)  route 10.473ns (52.120%))
  Logic Levels:           37  (CARRY4=16 LUT4=11 LUT5=6 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.618     5.139    clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  num_reg[0]/Q
                         net (fo=30, routed)          0.413     6.008    num_reg_n_0_[0]
    SLICE_X62Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.588 r  num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.588    num_reg[4]_i_1_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.702 r  num_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.702    num_reg[7]_i_1_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.816 r  num_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.816    num_reg[12]_i_1_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.930 r  num_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.930    num_reg[19]_i_2_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     7.165 r  num_reg[19]_i_1/O[0]
                         net (fo=28, routed)          0.696     7.861    num_reg[19]_i_1_n_7
    SLICE_X65Y29         LUT4 (Prop_lut4_I0_O)        0.299     8.160 r  sec[2]_i_8/O
                         net (fo=1, routed)           0.451     8.611    sec[2]_i_8_n_0
    SLICE_X65Y29         LUT5 (Prop_lut5_I4_O)        0.124     8.735 r  sec[2]_i_5/O
                         net (fo=1, routed)           0.264     8.999    sec[2]_i_5_n_0
    SLICE_X65Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.123 f  sec[2]_i_3/O
                         net (fo=7, routed)           0.322     9.445    sec[2]_i_3_n_0
    SLICE_X65Y31         LUT6 (Prop_lut6_I3_O)        0.124     9.569 f  sec[6]_i_2/O
                         net (fo=3, routed)           0.507    10.076    sec[6]_i_2_n_0
    SLICE_X64Y32         LUT6 (Prop_lut6_I3_O)        0.124    10.200 r  sec[10]_i_4/O
                         net (fo=2, routed)           0.414    10.614    sec[10]_i_4_n_0
    SLICE_X63Y32         LUT6 (Prop_lut6_I4_O)        0.124    10.738 r  sec[10]_i_1/O
                         net (fo=13, routed)          0.442    11.180    sec[10]_i_1_n_0
    SLICE_X62Y33         LUT4 (Prop_lut4_I1_O)        0.124    11.304 r  min[3]_i_4/O
                         net (fo=1, routed)           0.000    11.304    min[3]_i_4_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.854 r  min_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.854    min_reg[3]_i_1_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.110 f  min_reg[7]_i_1/O[2]
                         net (fo=2, routed)           0.913    13.023    min[6]
    SLICE_X61Y38         LUT4 (Prop_lut4_I1_O)        0.302    13.325 f  min[10]_i_3/O
                         net (fo=1, routed)           0.264    13.589    min[10]_i_3_n_0
    SLICE_X61Y38         LUT5 (Prop_lut5_I3_O)        0.124    13.713 r  min[10]_i_1/O
                         net (fo=13, routed)          0.564    14.277    min[10]_i_1_n_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I1_O)        0.124    14.401 r  hour[3]_i_4/O
                         net (fo=1, routed)           0.000    14.401    hour[3]_i_4_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.934 r  hour_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.934    hour_reg[3]_i_1_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    15.166 r  hour_reg[7]_i_1/O[0]
                         net (fo=2, routed)           0.649    15.815    hour[4]
    SLICE_X57Y37         LUT4 (Prop_lut4_I0_O)        0.295    16.110 f  hour[10]_i_3/O
                         net (fo=1, routed)           0.263    16.373    hour[10]_i_3_n_0
    SLICE_X57Y37         LUT5 (Prop_lut5_I3_O)        0.124    16.497 r  hour[10]_i_1/O
                         net (fo=13, routed)          0.331    16.828    hour[10]_i_1_n_0
    SLICE_X57Y38         LUT4 (Prop_lut4_I1_O)        0.124    16.952 r  day[3]_i_4/O
                         net (fo=1, routed)           0.000    16.952    day[3]_i_4_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.502 r  day_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.502    day_reg[3]_i_1_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    17.850 f  day_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.726    18.576    day[5]
    SLICE_X58Y39         LUT4 (Prop_lut4_I1_O)        0.303    18.879 f  day[10]_i_4/O
                         net (fo=1, routed)           0.425    19.304    day[10]_i_4_n_0
    SLICE_X61Y39         LUT5 (Prop_lut5_I4_O)        0.124    19.428 r  day[10]_i_1/O
                         net (fo=13, routed)          0.351    19.779    day[10]_i_1_n_0
    SLICE_X60Y38         LUT4 (Prop_lut4_I1_O)        0.124    19.903 r  mon[3]_i_4/O
                         net (fo=1, routed)           0.000    19.903    mon[3]_i_4_n_0
    SLICE_X60Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.436 r  mon_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.436    mon_reg[3]_i_1_n_0
    SLICE_X60Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.553 r  mon_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.553    mon_reg[7]_i_1_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    20.890 f  mon_reg[10]_i_2/O[1]
                         net (fo=2, routed)           0.431    21.321    mon[9]
    SLICE_X58Y39         LUT4 (Prop_lut4_I2_O)        0.306    21.627 f  mon[10]_i_3/O
                         net (fo=1, routed)           0.399    22.027    mon[10]_i_3_n_0
    SLICE_X61Y39         LUT5 (Prop_lut5_I3_O)        0.124    22.151 r  mon[10]_i_1/O
                         net (fo=13, routed)          0.329    22.479    mon[10]_i_1_n_0
    SLICE_X59Y39         LUT4 (Prop_lut4_I1_O)        0.124    22.603 r  year[3]_i_4/O
                         net (fo=1, routed)           0.000    22.603    year[3]_i_4_n_0
    SLICE_X59Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.153 r  year_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.153    year_reg[3]_i_1_n_0
    SLICE_X59Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.487 r  year_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.668    24.155    year[5]
    SLICE_X58Y40         LUT4 (Prop_lut4_I0_O)        0.303    24.458 f  year[10]_i_3/O
                         net (fo=1, routed)           0.279    24.737    year[10]_i_3_n_0
    SLICE_X58Y40         LUT5 (Prop_lut5_I3_O)        0.124    24.861 r  year[10]_i_1/O
                         net (fo=11, routed)          0.372    25.233    year[10]_i_1_n_0
    SLICE_X58Y39         FDRE                                         r  year_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.516    14.857    clk_IBUF_BUFG
    SLICE_X58Y39         FDRE                                         r  year_reg[9]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X58Y39         FDRE (Setup_fdre_C_R)       -0.429    14.653    year_reg[9]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                         -25.233    
  -------------------------------------------------------------------
                         slack                                -10.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 sec_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.644%)  route 0.097ns (34.356%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.589     1.472    clk_IBUF_BUFG
    SLICE_X65Y32         FDRE                                         r  sec_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y32         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  sec_reg[4]/Q
                         net (fo=12, routed)          0.097     1.710    sec_reg_n_0_[4]
    SLICE_X64Y32         LUT5 (Prop_lut5_I4_O)        0.045     1.755 r  sec[5]_i_1/O
                         net (fo=1, routed)           0.000     1.755    sec[5]_i_1_n_0
    SLICE_X64Y32         FDRE                                         r  sec_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.858     1.985    clk_IBUF_BUFG
    SLICE_X64Y32         FDRE                                         r  sec_reg[5]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X64Y32         FDRE (Hold_fdre_C_D)         0.121     1.606    sec_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 sec_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.184%)  route 0.099ns (34.816%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.589     1.472    clk_IBUF_BUFG
    SLICE_X65Y32         FDRE                                         r  sec_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y32         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  sec_reg[4]/Q
                         net (fo=12, routed)          0.099     1.712    sec_reg_n_0_[4]
    SLICE_X64Y32         LUT6 (Prop_lut6_I2_O)        0.045     1.757 r  sec[6]_i_1/O
                         net (fo=1, routed)           0.000     1.757    sec[6]_i_1_n_0
    SLICE_X64Y32         FDRE                                         r  sec_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.858     1.985    clk_IBUF_BUFG
    SLICE_X64Y32         FDRE                                         r  sec_reg[6]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X64Y32         FDRE (Hold_fdre_C_D)         0.121     1.606    sec_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 sec_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.453%)  route 0.156ns (45.547%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.587     1.470    clk_IBUF_BUFG
    SLICE_X65Y30         FDRE                                         r  sec_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  sec_reg[1]/Q
                         net (fo=12, routed)          0.156     1.767    sec_reg_n_0_[1]
    SLICE_X65Y30         LUT6 (Prop_lut6_I0_O)        0.045     1.812 r  sec[1]_i_1/O
                         net (fo=1, routed)           0.000     1.812    sec[1]
    SLICE_X65Y30         FDRE                                         r  sec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.856     1.983    clk_IBUF_BUFG
    SLICE_X65Y30         FDRE                                         r  sec_reg[1]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X65Y30         FDRE (Hold_fdre_C_D)         0.092     1.562    sec_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 sec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.210%)  route 0.170ns (47.790%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.587     1.470    clk_IBUF_BUFG
    SLICE_X65Y30         FDRE                                         r  sec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  sec_reg[0]/Q
                         net (fo=10, routed)          0.170     1.781    sec_reg_n_0_[0]
    SLICE_X65Y31         LUT6 (Prop_lut6_I5_O)        0.045     1.826 r  sec[2]_i_1/O
                         net (fo=1, routed)           0.000     1.826    sec[2]
    SLICE_X65Y31         FDRE                                         r  sec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.857     1.984    clk_IBUF_BUFG
    SLICE_X65Y31         FDRE                                         r  sec_reg[2]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X65Y31         FDRE (Hold_fdre_C_D)         0.091     1.576    sec_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 mon_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mon_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.313ns (79.806%)  route 0.079ns (20.194%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.592     1.475    clk_IBUF_BUFG
    SLICE_X60Y38         FDRE                                         r  mon_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y38         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  mon_reg[1]/Q
                         net (fo=6, routed)           0.079     1.718    mon_reg_n_0_[1]
    SLICE_X60Y38         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149     1.867 r  mon_reg[3]_i_1/O[2]
                         net (fo=2, routed)           0.000     1.867    mon[2]
    SLICE_X60Y38         FDRE                                         r  mon_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.862     1.989    clk_IBUF_BUFG
    SLICE_X60Y38         FDRE                                         r  mon_reg[2]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X60Y38         FDRE (Hold_fdre_C_D)         0.130     1.605    mon_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 year_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            year_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.287ns (78.372%)  route 0.079ns (21.628%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.592     1.475    clk_IBUF_BUFG
    SLICE_X59Y39         FDRE                                         r  year_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y39         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  year_reg[1]/Q
                         net (fo=6, routed)           0.079     1.695    year_reg_n_0_[1]
    SLICE_X59Y39         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.841 r  year_reg[3]_i_1/O[2]
                         net (fo=2, routed)           0.000     1.841    year[2]
    SLICE_X59Y39         FDRE                                         r  year_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.862     1.989    clk_IBUF_BUFG
    SLICE_X59Y39         FDRE                                         r  year_reg[2]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X59Y39         FDRE (Hold_fdre_C_D)         0.102     1.577    year_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 day_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            day_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.287ns (78.372%)  route 0.079ns (21.628%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.566     1.449    clk_IBUF_BUFG
    SLICE_X57Y38         FDRE                                         r  day_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y38         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  day_reg[1]/Q
                         net (fo=7, routed)           0.079     1.669    day_reg_n_0_[1]
    SLICE_X57Y38         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.815 r  day_reg[3]_i_1/O[2]
                         net (fo=2, routed)           0.000     1.815    day[2]
    SLICE_X57Y38         FDRE                                         r  day_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.835     1.962    clk_IBUF_BUFG
    SLICE_X57Y38         FDRE                                         r  day_reg[2]/C
                         clock pessimism             -0.513     1.449    
    SLICE_X57Y38         FDRE (Hold_fdre_C_D)         0.102     1.551    day_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 sec_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.582     1.465    clk_IBUF_BUFG
    SLICE_X61Y26         FDRE                                         r  sec_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  sec_reg[10]/Q
                         net (fo=7, routed)           0.170     1.777    sec_reg_n_0_[10]
    SLICE_X61Y26         LUT5 (Prop_lut5_I0_O)        0.045     1.822 r  sec[10]_i_2/O
                         net (fo=1, routed)           0.000     1.822    sec[10]
    SLICE_X61Y26         FDRE                                         r  sec_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.849     1.976    clk_IBUF_BUFG
    SLICE_X61Y26         FDRE                                         r  sec_reg[10]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X61Y26         FDRE (Hold_fdre_C_D)         0.091     1.556    sec_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 day_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            day_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.566     1.449    clk_IBUF_BUFG
    SLICE_X57Y39         FDRE                                         r  day_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  day_reg[7]/Q
                         net (fo=5, routed)           0.120     1.710    day_reg_n_0_[7]
    SLICE_X57Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.818 r  day_reg[7]_i_1/O[3]
                         net (fo=2, routed)           0.000     1.818    day[7]
    SLICE_X57Y39         FDRE                                         r  day_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.835     1.962    clk_IBUF_BUFG
    SLICE_X57Y39         FDRE                                         r  day_reg[7]/C
                         clock pessimism             -0.513     1.449    
    SLICE_X57Y39         FDRE (Hold_fdre_C_D)         0.102     1.551    day_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 min_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            min_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.287ns (77.527%)  route 0.083ns (22.473%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.590     1.473    clk_IBUF_BUFG
    SLICE_X62Y33         FDRE                                         r  min_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y33         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  min_reg[1]/Q
                         net (fo=6, routed)           0.083     1.697    min_reg_n_0_[1]
    SLICE_X62Y33         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.843 r  min_reg[3]_i_1/O[2]
                         net (fo=2, routed)           0.000     1.843    min[2]
    SLICE_X62Y33         FDRE                                         r  min_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.859     1.986    clk_IBUF_BUFG
    SLICE_X62Y33         FDRE                                         r  min_reg[2]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X62Y33         FDRE (Hold_fdre_C_D)         0.102     1.575    min_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X57Y38   day_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y40   day_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y38   day_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y38   day_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y38   day_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y39   hour_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y33   min_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y35   min_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y33   min_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y33   min_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y35   min_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y33   min_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y33   min_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y33   min_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y40   mon_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y40   mon_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   num_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y24   num_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   num_reg[4]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X57Y38   day_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y40   day_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y38   day_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y38   day_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y38   day_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y39   hour_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y33   min_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y33   min_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y33   min_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y33   min_reg[1]/C



