#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Mar  9 17:54:27 2023
# Process ID: 10736
# Current directory: C:/Users/ZhouLin/Desktop/Sound_source_localization/zynq_proj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4056 C:\Users\ZhouLin\Desktop\Sound_source_localization\zynq_proj\project_1.xpr
# Log file: C:/Users/ZhouLin/Desktop/Sound_source_localization/zynq_proj/vivado.log
# Journal file: C:/Users/ZhouLin/Desktop/Sound_source_localization/zynq_proj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ZhouLin/Desktop/Sound_source_localization/zynq_proj/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ZhouLin/Desktop/Sound_source_localization/zynq_proj/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 937.891 ; gain = 264.449
update_compile_order -fileset sources_1
open_bd_design {C:/Users/ZhouLin/Desktop/Sound_source_localization/zynq_proj/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:user:axi_lite_ctrl:1.0 - axi_lite_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:module_ref:mic2bram:1.0 - mic2bram_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /mic2bram_0/mic_sck(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /mic2bram_0/mic_ck(undef) and /mic_sck(clk)
Successfully read diagram <design_1> from BD file <C:/Users/ZhouLin/Desktop/Sound_source_localization/zynq_proj/project_1.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1088.977 ; gain = 6.742
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {20} CONFIG.MMCM_CLKFBOUT_MULT_F {20.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {50.000} CONFIG.CLKOUT1_JITTER {249.363} CONFIG.CLKOUT1_PHASE_ERROR {164.985}] [get_bd_cells clk_wiz_0]
endgroup
startgroup
endgroup
save_bd_design
Wrote  : <C:\Users\ZhouLin\Desktop\Sound_source_localization\zynq_proj\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/ZhouLin/Desktop/Sound_source_localization/zynq_proj/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-927] Following properties on pin /mic2bram_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=50000000 
WARNING: [BD 41-927] Following properties on pin /mic2bram_0/mic_sck have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
Wrote  : <C:\Users\ZhouLin\Desktop\Sound_source_localization\zynq_proj\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(12) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ZhouLin/Desktop/Sound_source_localization/zynq_proj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(12) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ZhouLin/Desktop/Sound_source_localization/zynq_proj/project_1.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/ZhouLin/Desktop/Sound_source_localization/zynq_proj/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_lite_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file c:/Users/ZhouLin/Desktop/Sound_source_localization/zynq_proj/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/ZhouLin/Desktop/Sound_source_localization/zynq_proj/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/ZhouLin/Desktop/Sound_source_localization/zynq_proj/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mic2bram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
Exporting to file C:/Users/ZhouLin/Desktop/Sound_source_localization/zynq_proj/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/ZhouLin/Desktop/Sound_source_localization/zynq_proj/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/ZhouLin/Desktop/Sound_source_localization/zynq_proj/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_smc_0, cache-ID = 537b4bfde47cade7; cache size = 62.644 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Thu Mar  9 18:46:33 2023] Launched design_1_clk_wiz_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_clk_wiz_0_0_synth_1: C:/Users/ZhouLin/Desktop/Sound_source_localization/zynq_proj/project_1.runs/design_1_clk_wiz_0_0_synth_1/runme.log
synth_1: C:/Users/ZhouLin/Desktop/Sound_source_localization/zynq_proj/project_1.runs/synth_1/runme.log
[Thu Mar  9 18:46:33 2023] Launched impl_1...
Run output will be captured here: C:/Users/ZhouLin/Desktop/Sound_source_localization/zynq_proj/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:35 ; elapsed = 00:01:07 . Memory (MB): peak = 1461.660 ; gain = 194.027
regenerate_bd_layout
write_hw_platform -fixed -force  -include_bit -file C:/Users/ZhouLin/Desktop/Sound_source_localization/zynq_proj/vitis/design_1_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/ZhouLin/Desktop/Sound_source_localization/zynq_proj/vitis/design_1_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (E:/Xilinx/Vivado/2019.2/data\embeddedsw) loading 0 seconds
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/ZhouLin/Desktop/Sound_source_localization/zynq_proj/vitis/design_1_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1520.711 ; gain = 59.051
regenerate_bd_layout
write_hw_platform -fixed -force  -include_bit -file C:/Users/ZhouLin/Desktop/Sound_source_localization/zynq_proj/vitis/design_1_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/ZhouLin/Desktop/Sound_source_localization/zynq_proj/vitis/design_1_wrapper.xsa ...
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/ZhouLin/Desktop/Sound_source_localization/zynq_proj/vitis/design_1_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1531.469 ; gain = 10.758
write_hw_platform -fixed -force  -include_bit -file C:/Users/ZhouLin/Desktop/Sound_source_localization/zynq_proj/vitis/design_1_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/ZhouLin/Desktop/Sound_source_localization/zynq_proj/vitis/design_1_wrapper.xsa ...
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/ZhouLin/Desktop/Sound_source_localization/zynq_proj/vitis/design_1_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1537.266 ; gain = 5.797
regenerate_bd_layout
regenerate_bd_layout
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {5} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {64.000} CONFIG.MMCM_CLKIN2_PERIOD {10.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {128.000} CONFIG.CLKOUT1_JITTER {943.481} CONFIG.CLKOUT1_PHASE_ERROR {919.522}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
Wrote  : <C:\Users\ZhouLin\Desktop\Sound_source_localization\zynq_proj\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/ZhouLin/Desktop/Sound_source_localization/zynq_proj/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
reset_run design_1_clk_wiz_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-927] Following properties on pin /mic2bram_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=50000000 
WARNING: [BD 41-927] Following properties on pin /mic2bram_0/mic_sck have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
Wrote  : <C:\Users\ZhouLin\Desktop\Sound_source_localization\zynq_proj\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(12) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ZhouLin/Desktop/Sound_source_localization/zynq_proj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(12) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ZhouLin/Desktop/Sound_source_localization/zynq_proj/project_1.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/ZhouLin/Desktop/Sound_source_localization/zynq_proj/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_lite_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file c:/Users/ZhouLin/Desktop/Sound_source_localization/zynq_proj/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/ZhouLin/Desktop/Sound_source_localization/zynq_proj/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/ZhouLin/Desktop/Sound_source_localization/zynq_proj/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mic2bram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
Exporting to file C:/Users/ZhouLin/Desktop/Sound_source_localization/zynq_proj/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/ZhouLin/Desktop/Sound_source_localization/zynq_proj/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/ZhouLin/Desktop/Sound_source_localization/zynq_proj/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_smc_0, cache-ID = 537b4bfde47cade7; cache size = 62.708 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Thu Mar  9 19:16:40 2023] Launched design_1_clk_wiz_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_clk_wiz_0_0_synth_1: C:/Users/ZhouLin/Desktop/Sound_source_localization/zynq_proj/project_1.runs/design_1_clk_wiz_0_0_synth_1/runme.log
synth_1: C:/Users/ZhouLin/Desktop/Sound_source_localization/zynq_proj/project_1.runs/synth_1/runme.log
[Thu Mar  9 19:16:40 2023] Launched impl_1...
Run output will be captured here: C:/Users/ZhouLin/Desktop/Sound_source_localization/zynq_proj/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:32 ; elapsed = 00:01:01 . Memory (MB): peak = 1553.969 ; gain = 3.250
write_hw_platform -fixed -force  -include_bit -file C:/Users/ZhouLin/Desktop/Sound_source_localization/zynq_proj/vitis/design_1_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/ZhouLin/Desktop/Sound_source_localization/zynq_proj/vitis/design_1_wrapper.xsa ...
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/ZhouLin/Desktop/Sound_source_localization/zynq_proj/vitis/design_1_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1590.023 ; gain = 36.055
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar  9 20:37:52 2023...
