/***********************************************************************************
 * Copyright 2019-2020 Microchip FPGA Embedded Systems Solutions.
 *
 * SPDX-License-Identifier: MIT
 * code running on e51
 *
 * PolarFire SoC MSS TIMER background load example
 */

#include <stdio.h>
#include <string.h>
#include "mpfs_hal/mss_hal.h"
#include "drivers/mss_timer/mss_timer.h"
#include "drivers/mss_uart/mss_uart.h"

uint64_t uart_lock;

/* Sequence of delays */
#define SEQUENCE_LENGTH                         5

/******************************************************************************
 * Instruction message. This message will be transmitted over the UART to
 * HyperTerminal when the program starts.
 *****************************************************************************/
uint8_t g_message[] =
"\r\n\r\n\r\n **** PolarFire SoC MSS TIMER example ****\r\n\n\n\
\r\nThis example project demonstrates the use of the PolarFire SoC\r\nMSS timer\
background load of a 32 bit timer.\r\n";

uint8_t g_message2[] =
     "\rObserve the messages on UART terminal at different programmed delays.\
     \r\nThe messages are displayed when the timer interrupt occurs \r\n\n";

static const uint32_t g_sequence_delays[SEQUENCE_LENGTH] =
{
    25000000,
    83000000,
    166000000,
    25000000,
    166000000
};

/* Main function for the HART0(E51 processor).
 * Application code running on HART0 is placed here.
 */
void e51(void)
{
    uint32_t hartid = read_csr(mhartid);
    SYSREG->SUBBLK_CLOCK_CR = 0xffffffff;

    SYSREG->SOFT_RESET_CR &= ~( (1u << 0u) | (1u << 4u) | (1u << 5u) |
                                    (1u << 19u) | (1u << 23u) | (1u << 28u));

    /*This mutex is used to serialize accesses to UART0 when all harts want to
     * TX/RX on UART0. This mutex is shared across all harts.*/
    mss_init_mutex((uint64_t)&uart_lock);

    MSS_UART_init( &g_mss_uart0_lo,
            MSS_UART_115200_BAUD,
            MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT);

    PLIC_init();
    PLIC_SetPriority(MMUART0_PLIC_77, 2);
    PLIC_SetPriority(TIMER1_PLIC, 2);
    __enable_irq();

    mss_take_mutex((uint64_t)&uart_lock);
    MSS_UART_polled_tx(&g_mss_uart0_lo, g_message,strlen(g_message));
    MSS_UART_polled_tx(&g_mss_uart0_lo, g_message2,strlen(g_message2));
    mss_release_mutex((uint64_t)&uart_lock);

	/*Configure Timer1*/
	MSS_TIM1_init(TIMER_LO, MSS_TIMER_PERIODIC_MODE);
	MSS_TIM1_load_immediate(TIMER_LO, g_sequence_delays[0]);
	MSS_TIM1_start(TIMER_LO);
	MSS_TIM1_enable_irq(TIMER_LO);

	for(;;)
	{
	    ;
	}
}

uint8_t timer1_plic_IRQHandler()
{
    static uint32_t delay_idx = 0;

    /* Move to next delay in sequence. */
    ++delay_idx;

    if (delay_idx >= SEQUENCE_LENGTH)
    {
        delay_idx = 0;
    }

    MSS_TIM1_load_background(TIMER_LO, g_sequence_delays[delay_idx]);

    MSS_UART_polled_tx_string(&g_mss_uart0_lo,
                              "Timer Background load example\r\n");

    /* Clear TIM1 interrupt */
    MSS_TIM1_clear_irq(TIMER_LO);

    return EXT_IRQ_KEEP_ENABLED;
}
