
Design a unified circuit that performs **binary addition** and **subtraction** using shared logic paths, controlled by a single signal `Add/Sub`.

---

## ğŸ”§ Inputs

| Signal     | Description                            |
|------------|----------------------------------------|
| `xâ‚€`â€“`xâ‚ƒ`  | 4-bit binary input X                   |
| `yâ‚€`â€“`yâ‚ƒ`  | 4-bit binary input Y                   |
| `Add/Sub`  | Control signal: `0` â†’ Add, `1` â†’ Sub   |

---

## ğŸ§  Core Logic

### 1. **XOR Gates as Conditional Inverters**

Each `yáµ¢` passes through an XOR gate with `Add/Sub`:

- Logic:
  $yáµ¢' = yáµ¢ \oplus \text{Add/Sub}$
- Behavior:
  - `Add/Sub = 0` â†’ $yáµ¢' = yáµ¢$ â†’ **Addition**
  - `Add/Sub = 1` â†’ $yáµ¢' = \overline{yáµ¢}$ â†’ **Subtraction (invert Y)**

> ğŸ” Symbol `=1` in the diagram represents XOR with constant 1â€”nonstandard but semantically valid.

---

### 2. **Initial Carry-In as +1 Offset**

The carry-in to the least significant full adder is also set to `Add/Sub`:

- Logic:
  - `Add/Sub = 0` â†’ carry-in = 0 â†’ **Normal addition**
  - `Add/Sub = 1` â†’ carry-in = 1 â†’ **Adds the +1 needed for two's complement**

Together, this synthesizes:
$X - Y = X + (\overline{Y} + 1)$

---

## ğŸ”„ Full Adder Chain

| Stage | Inputs                     | Output |
|-------|----------------------------|--------|
| FAâ‚€   | `xâ‚€`, `yâ‚€'`, `câ‚€ = Add/Sub` | `sâ‚€`, `câ‚` |
| FAâ‚   | `xâ‚`, `yâ‚'`, `câ‚`           | `sâ‚`, `câ‚‚` |
| FAâ‚‚   | `xâ‚‚`, `yâ‚‚'`, `câ‚‚`           | `sâ‚‚`, `câ‚ƒ` |
| FAâ‚ƒ   | `xâ‚ƒ`, `yâ‚ƒ'`, `câ‚ƒ`           | `sâ‚ƒ`, `câ‚„` |

---

## ğŸ§© Semantic Duality of `Add/Sub`

| Role                  | Mechanism         | Purpose                          |
|-----------------------|------------------|----------------------------------|
| Operand inversion     | XOR gates        | Convert Y to $\overline{Y}$  |
| Two's complement offset | Initial carry-in | Add the +1                       |

This dual use of `Add/Sub` minimizes logic and maximizes audit clarity.

---

## ğŸ“ Notation Audit

| Symbol   | Meaning                  | Notes                             |
|----------|--------------------------|-----------------------------------|
| $\oplus$      | XOR                      | Standard mathematical symbol      |
| `^`      | XOR                      | Common in programming languages   |
| `=1`     | XOR with constant 1      | Diagram-specific shorthand        |

> âš ï¸ Recommend replacing `=1` with $ \oplus $ or `^` in vault diagrams for semantic consistency.

---

## ğŸš¨ Overflow Considerations

- Carry-out `câ‚„` may indicate overflow in signed arithmetic.
- For unsigned operations, overflow occurs if `câ‚„ = 1` and MSB sum exceeds 1-bit capacity.

---

## ğŸ”— Extensions

- Generalize to **n-bit ALU** by replicating XOR + FA pattern.
- Integrate with **overflow detection** and **flag registers**.
- Use semantic flags to annotate control flow and operand transformation.
