
gpib_004.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000300c  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000003f4  00800060  0000300c  00003080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000167  00800454  00003400  00003474  2**0
                  ALLOC
  3 .stab         00006168  00000000  00000000  00003474  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00002c7b  00000000  00000000  000095dc  2**0
                  CONTENTS, READONLY, DEBUGGING
Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 c2 01 	jmp	0x384	; 0x384 <__ctors_end>
       4:	0c 94 df 01 	jmp	0x3be	; 0x3be <__bad_interrupt>
       8:	0c 94 df 01 	jmp	0x3be	; 0x3be <__bad_interrupt>
       c:	0c 94 df 01 	jmp	0x3be	; 0x3be <__bad_interrupt>
      10:	0c 94 df 01 	jmp	0x3be	; 0x3be <__bad_interrupt>
      14:	0c 94 df 01 	jmp	0x3be	; 0x3be <__bad_interrupt>
      18:	0c 94 df 01 	jmp	0x3be	; 0x3be <__bad_interrupt>
      1c:	0c 94 b6 15 	jmp	0x2b6c	; 0x2b6c <__vector_7>
      20:	0c 94 df 01 	jmp	0x3be	; 0x3be <__bad_interrupt>
      24:	0c 94 df 01 	jmp	0x3be	; 0x3be <__bad_interrupt>
      28:	0c 94 df 01 	jmp	0x3be	; 0x3be <__bad_interrupt>
      2c:	0c 94 df 01 	jmp	0x3be	; 0x3be <__bad_interrupt>
      30:	0c 94 df 01 	jmp	0x3be	; 0x3be <__bad_interrupt>
      34:	0c 94 0e 16 	jmp	0x2c1c	; 0x2c1c <__vector_13>
      38:	0c 94 95 16 	jmp	0x2d2a	; 0x2d2a <__vector_14>
      3c:	0c 94 df 01 	jmp	0x3be	; 0x3be <__bad_interrupt>
      40:	0c 94 df 01 	jmp	0x3be	; 0x3be <__bad_interrupt>
      44:	0c 94 df 01 	jmp	0x3be	; 0x3be <__bad_interrupt>
      48:	0c 94 df 01 	jmp	0x3be	; 0x3be <__bad_interrupt>
      4c:	0c 94 df 01 	jmp	0x3be	; 0x3be <__bad_interrupt>
      50:	0c 94 df 01 	jmp	0x3be	; 0x3be <__bad_interrupt>

00000054 <__c.1991>:
      54:	0a 0d 00                                            ...

00000057 <__c.1881>:
      57:	42 75 66 66 65 72 20 6f 76 65 72 66 6c 6f 77 20     Buffer overflow 
      67:	65 72 72 6f 72 3a 20 00                             error: .

0000006f <__c.1879>:
      6f:	55 41 52 54 20 4f 76 65 72 72 75 6e 20 45 72 72     UART Overrun Err
      7f:	6f 72 3a 20 00                                      or: .

00000084 <__c.1877>:
      84:	55 41 52 54 20 46 72 61 6d 65 20 45 72 72 6f 72     UART Frame Error
      94:	3a 20 00                                            : .

00000097 <__c.1905>:
      97:	43 6f 6d 6d 61 6e 64 20 6f 76 65 72 66 6c 6f 77     Command overflow
      a7:	2e 00                                               ..

000000a9 <__c.1991>:
      a9:	75 6e 6b 6e 6f 77 6e 20 63 6f 6d 6d 61 6e 64 0a     unknown command.
      b9:	0d 00                                               ..

000000bb <__c.1988>:
      bb:	6d 61 63 68 69 6e 65 20 6f 75 74 70 75 74 20 6f     machine output o
      cb:	66 66 0a 0d 00                                      ff...

000000d0 <__c.1986>:
      d0:	6d 61 63 68 69 6e 65 20 6f 75 74 70 75 74 20 6f     machine output o
      e0:	6e 0a 0d 00                                         n...

000000e4 <__c.1983>:
      e4:	78 6f 6e 2f 78 6f 66 66 20 66 6c 6f 77 63 6f 6e     xon/xoff flowcon
      f4:	74 72 6f 6c 20 6f 66 66 0a 0d 00                    trol off...

000000ff <__c.1981>:
      ff:	78 6f 6e 2f 78 6f 66 66 20 66 6c 6f 77 63 6f 6e     xon/xoff flowcon
     10f:	74 72 6f 6c 20 6f 6e 0a 0d 00                       trol on...

00000119 <__c.1975>:
     119:	53 52 51 73 20 64 69 73 61 62 6c 65 64 0a 0d 00     SRQs disabled...

00000129 <__c.1973>:
     129:	53 52 51 73 20 65 6e 61 62 6c 65 64 0a 0d 00        SRQs enabled...

00000138 <__c.1967>:
     138:	43 68 65 63 6b 20 65 72 72 6f 72 73 0a 0d 00        Check errors...

00000147 <__c.2057>:
     147:	0a 0d 53 52 51 20 64 65 74 65 63 74 65 64 2e 0a     ..SRQ detected..
     157:	0d 00                                               ..

00000159 <__c.2087>:
     159:	0a 0d 53 52 51 73 20 61 72 65 20 64 69 73 61 62     ..SRQs are disab
     169:	6c 65 64 20 6e 6f 77 2e 0a 0d 00                    led now....

00000174 <__c.2085>:
     174:	0a 0d 53 52 51 20 65 6d 69 74 74 65 72 20 69 73     ..SRQ emitter is
     184:	20 6e 6f 74 20 69 6e 20 6c 69 73 74 20 6f 66 20      not in list of 
     194:	6b 6e 6f 77 6e 20 64 65 76 69 63 65 73 2e 20 53     known devices. S
     1a4:	52 51 20 49 67 6e 6f 72 65 64 2e 0a 0d 00           RQ Ignored....

000001b2 <__c.2126>:
     1b2:	2e 2d 20 3c 70 3e 20 5b 3c 73 3e 5d 20 2d 20 72     .- <p> [<s>] - r
     1c2:	65 6d 6f 76 65 20 70 61 72 74 6e 65 72 20 64 65     emove partner de
     1d2:	76 69 63 65 20 61 64 64 72 65 73 73 20 66 72 6f     vice address fro
     1e2:	6d 20 6c 69 73 74 20 6f 66 20 6b 6e 6f 77 6e 20     m list of known 
     1f2:	64 65 76 69 63 65 73 2e 0a 0d 00                    devices....

000001fd <__c.2124>:
     1fd:	2e 2b 20 3c 70 3e 20 5b 3c 73 3e 5d 20 2d 20 61     .+ <p> [<s>] - a
     20d:	64 64 20 70 61 72 74 6e 65 72 20 64 65 76 69 63     dd partner devic
     21d:	65 20 61 64 64 72 65 73 73 20 74 6f 20 6c 69 73     e address to lis
     22d:	74 20 6f 66 20 6b 6e 6f 77 6e 20 64 65 76 69 63     t of known devic
     23d:	65 73 2e 0a 0d 00                                   es....

00000243 <__c.2122>:
     243:	2e 78 20 2d 20 74 6f 67 67 6c 65 20 58 6f 6e 2f     .x - toggle Xon/
     253:	58 6f 66 66 20 66 6c 6f 77 20 63 6f 6e 74 72 6f     Xoff flow contro
     263:	6c 2e 0a 0d 00                                      l....

00000268 <__c.2120>:
     268:	2e 73 20 3c 73 65 63 6f 6e 64 61 72 79 3e 20 2d     .s <secondary> -
     278:	20 73 65 74 20 73 65 63 6f 6e 64 61 72 79 20 61      set secondary a
     288:	64 64 72 65 73 73 20 6f 66 20 72 65 6d 6f 74 65     ddress of remote
     298:	20 64 65 76 69 63 65 2e 0a 0d 00                     device....

000002a3 <__c.2118>:
     2a3:	2e 72 20 2d 20 74 6f 67 67 6c 65 20 53 52 51 20     .r - toggle SRQ 
     2b3:	65 6e 61 62 6c 65 6d 65 6e 74 2e 0a 0d 00           enablement....

000002c1 <__c.2116>:
     2c1:	2e 69 20 2d 20 64 75 6d 70 20 69 6e 66 6f 20 61     .i - dump info a
     2d1:	62 6f 75 74 20 63 6f 6e 74 72 6f 6c 6c 65 72 20     bout controller 
     2e1:	73 74 61 74 65 2e 0a 0d 00                          state....

000002ea <__c.2114>:
     2ea:	2e 68 20 2d 20 70 72 69 6e 74 20 68 65 6c 70 2e     .h - print help.
     2fa:	0a 0d 00                                            ...

000002fd <__c.2112>:
     2fd:	2e 66 20 2d 20 66 69 6e 64 20 70 61 72 74 6e 65     .f - find partne
     30d:	72 73 2e 0a 0d 00                                   rs....

00000313 <__c.2110>:
     313:	2e 65 20 2d 20 64 75 6d 70 20 65 72 72 6f 72 20     .e - dump error 
     323:	71 75 65 75 65 2e 0a 0d 00                          queue....

0000032c <__c.2108>:
     32c:	49 6e 74 65 72 6e 61 6c 20 63 6f 6d 6d 61 6e 64     Internal command
     33c:	73 3a 0a 0d 00                                      s:...

00000341 <__c.2150>:
     341:	0a 0d 00                                            ...

00000344 <__c.2148>:
     344:	5b 45 4f 49 5d 00                                   [EOI].

0000034a <__c.2146>:
     34a:	0a 0d 00                                            ...

0000034d <__c.2143>:
     34d:	44 65 76 69 63 65 20 61 64 64 72 65 73 73 20 69     Device address i
     35d:	73 20 6e 6f 74 20 73 65 74 2e 20 43 61 6e 20 6e     s not set. Can n
     36d:	6f 74 20 73 65 6e 64 20 63 6f 6d 6d 61 6e 64 2e     ot send command.
     37d:	0a 0d 00                                            ...

00000380 <__c.2141>:
     380:	0a 0d 00 00                                         ....

00000384 <__ctors_end>:
     384:	11 24       	eor	r1, r1
     386:	1f be       	out	0x3f, r1	; 63
     388:	cf e5       	ldi	r28, 0x5F	; 95
     38a:	d8 e0       	ldi	r29, 0x08	; 8
     38c:	de bf       	out	0x3e, r29	; 62
     38e:	cd bf       	out	0x3d, r28	; 61

00000390 <__do_copy_data>:
     390:	14 e0       	ldi	r17, 0x04	; 4
     392:	a0 e6       	ldi	r26, 0x60	; 96
     394:	b0 e0       	ldi	r27, 0x00	; 0
     396:	ec e0       	ldi	r30, 0x0C	; 12
     398:	f0 e3       	ldi	r31, 0x30	; 48
     39a:	02 c0       	rjmp	.+4      	; 0x3a0 <.do_copy_data_start>

0000039c <.do_copy_data_loop>:
     39c:	05 90       	lpm	r0, Z+
     39e:	0d 92       	st	X+, r0

000003a0 <.do_copy_data_start>:
     3a0:	a4 35       	cpi	r26, 0x54	; 84
     3a2:	b1 07       	cpc	r27, r17
     3a4:	d9 f7       	brne	.-10     	; 0x39c <.do_copy_data_loop>

000003a6 <__do_clear_bss>:
     3a6:	15 e0       	ldi	r17, 0x05	; 5
     3a8:	a4 e5       	ldi	r26, 0x54	; 84
     3aa:	b4 e0       	ldi	r27, 0x04	; 4
     3ac:	01 c0       	rjmp	.+2      	; 0x3b0 <.do_clear_bss_start>

000003ae <.do_clear_bss_loop>:
     3ae:	1d 92       	st	X+, r1

000003b0 <.do_clear_bss_start>:
     3b0:	ab 3b       	cpi	r26, 0xBB	; 187
     3b2:	b1 07       	cpc	r27, r17
     3b4:	e1 f7       	brne	.-8      	; 0x3ae <.do_clear_bss_loop>
     3b6:	0e 94 96 15 	call	0x2b2c	; 0x2b2c <main>
     3ba:	0c 94 04 18 	jmp	0x3008	; 0x3008 <_exit>

000003be <__bad_interrupt>:
     3be:	0c 94 00 00 	jmp	0	; 0x0 <__heap_end>

000003c2 <atoi>:
     3c2:	fc 01       	movw	r30, r24
     3c4:	88 27       	eor	r24, r24
     3c6:	99 27       	eor	r25, r25
     3c8:	e8 94       	clt
     3ca:	21 91       	ld	r18, Z+
     3cc:	20 32       	cpi	r18, 0x20	; 32
     3ce:	e9 f3       	breq	.-6      	; 0x3ca <atoi+0x8>
     3d0:	29 30       	cpi	r18, 0x09	; 9
     3d2:	10 f0       	brcs	.+4      	; 0x3d8 <atoi+0x16>
     3d4:	2e 30       	cpi	r18, 0x0E	; 14
     3d6:	c8 f3       	brcs	.-14     	; 0x3ca <atoi+0x8>
     3d8:	2b 32       	cpi	r18, 0x2B	; 43
     3da:	41 f0       	breq	.+16     	; 0x3ec <atoi+0x2a>
     3dc:	2d 32       	cpi	r18, 0x2D	; 45
     3de:	39 f4       	brne	.+14     	; 0x3ee <atoi+0x2c>
     3e0:	68 94       	set
     3e2:	04 c0       	rjmp	.+8      	; 0x3ec <atoi+0x2a>
     3e4:	0e 94 4d 02 	call	0x49a	; 0x49a <__mulhi_const_10>
     3e8:	82 0f       	add	r24, r18
     3ea:	91 1d       	adc	r25, r1
     3ec:	21 91       	ld	r18, Z+
     3ee:	20 53       	subi	r18, 0x30	; 48
     3f0:	2a 30       	cpi	r18, 0x0A	; 10
     3f2:	c0 f3       	brcs	.-16     	; 0x3e4 <atoi+0x22>
     3f4:	1e f4       	brtc	.+6      	; 0x3fc <atoi+0x3a>
     3f6:	90 95       	com	r25
     3f8:	81 95       	neg	r24
     3fa:	9f 4f       	sbci	r25, 0xFF	; 255
     3fc:	08 95       	ret

000003fe <strtok>:
     3fe:	44 e5       	ldi	r20, 0x54	; 84
     400:	54 e0       	ldi	r21, 0x04	; 4
     402:	0e 94 1b 02 	call	0x436	; 0x436 <strtok_r>
     406:	08 95       	ret

00000408 <strlen>:
     408:	fc 01       	movw	r30, r24
     40a:	01 90       	ld	r0, Z+
     40c:	00 20       	and	r0, r0
     40e:	e9 f7       	brne	.-6      	; 0x40a <strlen+0x2>
     410:	80 95       	com	r24
     412:	90 95       	com	r25
     414:	8e 0f       	add	r24, r30
     416:	9f 1f       	adc	r25, r31
     418:	08 95       	ret

0000041a <strncmp>:
     41a:	fb 01       	movw	r30, r22
     41c:	dc 01       	movw	r26, r24
     41e:	41 50       	subi	r20, 0x01	; 1
     420:	50 40       	sbci	r21, 0x00	; 0
     422:	30 f0       	brcs	.+12     	; 0x430 <strncmp+0x16>
     424:	8d 91       	ld	r24, X+
     426:	01 90       	ld	r0, Z+
     428:	80 19       	sub	r24, r0
     42a:	19 f4       	brne	.+6      	; 0x432 <strncmp+0x18>
     42c:	00 20       	and	r0, r0
     42e:	b9 f7       	brne	.-18     	; 0x41e <strncmp+0x4>
     430:	88 1b       	sub	r24, r24
     432:	99 0b       	sbc	r25, r25
     434:	08 95       	ret

00000436 <strtok_r>:
     436:	00 97       	sbiw	r24, 0x00	; 0
     438:	31 f4       	brne	.+12     	; 0x446 <strtok_r+0x10>
     43a:	da 01       	movw	r26, r20
     43c:	8d 91       	ld	r24, X+
     43e:	9c 91       	ld	r25, X
     440:	00 97       	sbiw	r24, 0x00	; 0
     442:	09 f4       	brne	.+2      	; 0x446 <strtok_r+0x10>
     444:	0e c0       	rjmp	.+28     	; 0x462 <strtok_r+0x2c>
     446:	dc 01       	movw	r26, r24
     448:	fb 01       	movw	r30, r22
     44a:	3d 91       	ld	r19, X+
     44c:	21 91       	ld	r18, Z+
     44e:	22 23       	and	r18, r18
     450:	19 f0       	breq	.+6      	; 0x458 <strtok_r+0x22>
     452:	32 17       	cp	r19, r18
     454:	c9 f3       	breq	.-14     	; 0x448 <strtok_r+0x12>
     456:	fa cf       	rjmp	.-12     	; 0x44c <strtok_r+0x16>
     458:	33 23       	and	r19, r19
     45a:	31 f4       	brne	.+12     	; 0x468 <strtok_r+0x32>
     45c:	da 01       	movw	r26, r20
     45e:	1d 92       	st	X+, r1
     460:	1c 92       	st	X, r1
     462:	88 27       	eor	r24, r24
     464:	99 27       	eor	r25, r25
     466:	08 95       	ret
     468:	11 97       	sbiw	r26, 0x01	; 1
     46a:	af 93       	push	r26
     46c:	bf 93       	push	r27
     46e:	fb 01       	movw	r30, r22
     470:	3d 91       	ld	r19, X+
     472:	21 91       	ld	r18, Z+
     474:	32 17       	cp	r19, r18
     476:	71 f4       	brne	.+28     	; 0x494 <strtok_r+0x5e>
     478:	33 23       	and	r19, r19
     47a:	21 f4       	brne	.+8      	; 0x484 <strtok_r+0x4e>
     47c:	88 27       	eor	r24, r24
     47e:	99 27       	eor	r25, r25
     480:	11 97       	sbiw	r26, 0x01	; 1
     482:	02 c0       	rjmp	.+4      	; 0x488 <strtok_r+0x52>
     484:	1e 92       	st	-X, r1
     486:	11 96       	adiw	r26, 0x01	; 1
     488:	fa 01       	movw	r30, r20
     48a:	a1 93       	st	Z+, r26
     48c:	b0 83       	st	Z, r27
     48e:	9f 91       	pop	r25
     490:	8f 91       	pop	r24
     492:	08 95       	ret
     494:	22 23       	and	r18, r18
     496:	69 f7       	brne	.-38     	; 0x472 <strtok_r+0x3c>
     498:	ea cf       	rjmp	.-44     	; 0x46e <strtok_r+0x38>

0000049a <__mulhi_const_10>:
     49a:	7a e0       	ldi	r23, 0x0A	; 10
     49c:	97 9f       	mul	r25, r23
     49e:	90 2d       	mov	r25, r0
     4a0:	87 9f       	mul	r24, r23
     4a2:	80 2d       	mov	r24, r0
     4a4:	91 0d       	add	r25, r1
     4a6:	11 24       	eor	r1, r1
     4a8:	08 95       	ret

000004aa <printf>:
     4aa:	a0 e0       	ldi	r26, 0x00	; 0
     4ac:	b0 e0       	ldi	r27, 0x00	; 0
     4ae:	eb e5       	ldi	r30, 0x5B	; 91
     4b0:	f2 e0       	ldi	r31, 0x02	; 2
     4b2:	0c 94 dd 17 	jmp	0x2fba	; 0x2fba <__prologue_saves__+0x20>
     4b6:	fe 01       	movw	r30, r28
     4b8:	35 96       	adiw	r30, 0x05	; 5
     4ba:	61 91       	ld	r22, Z+
     4bc:	71 91       	ld	r23, Z+
     4be:	80 91 b7 05 	lds	r24, 0x05B7
     4c2:	90 91 b8 05 	lds	r25, 0x05B8
     4c6:	af 01       	movw	r20, r30
     4c8:	0e 94 8e 02 	call	0x51c	; 0x51c <vfprintf>
     4cc:	20 96       	adiw	r28, 0x00	; 0
     4ce:	e2 e0       	ldi	r30, 0x02	; 2
     4d0:	0c 94 f9 17 	jmp	0x2ff2	; 0x2ff2 <__epilogue_restores__+0x20>

000004d4 <sprintf>:
     4d4:	ae e0       	ldi	r26, 0x0E	; 14
     4d6:	b0 e0       	ldi	r27, 0x00	; 0
     4d8:	e0 e7       	ldi	r30, 0x70	; 112
     4da:	f2 e0       	ldi	r31, 0x02	; 2
     4dc:	0c 94 db 17 	jmp	0x2fb6	; 0x2fb6 <__prologue_saves__+0x1c>
     4e0:	0d 89       	ldd	r16, Y+21	; 0x15
     4e2:	1e 89       	ldd	r17, Y+22	; 0x16
     4e4:	86 e0       	ldi	r24, 0x06	; 6
     4e6:	8c 83       	std	Y+4, r24	; 0x04
     4e8:	1a 83       	std	Y+2, r17	; 0x02
     4ea:	09 83       	std	Y+1, r16	; 0x01
     4ec:	8f ef       	ldi	r24, 0xFF	; 255
     4ee:	9f e7       	ldi	r25, 0x7F	; 127
     4f0:	9e 83       	std	Y+6, r25	; 0x06
     4f2:	8d 83       	std	Y+5, r24	; 0x05
     4f4:	9e 01       	movw	r18, r28
     4f6:	27 5e       	subi	r18, 0xE7	; 231
     4f8:	3f 4f       	sbci	r19, 0xFF	; 255
     4fa:	ce 01       	movw	r24, r28
     4fc:	01 96       	adiw	r24, 0x01	; 1
     4fe:	6f 89       	ldd	r22, Y+23	; 0x17
     500:	78 8d       	ldd	r23, Y+24	; 0x18
     502:	a9 01       	movw	r20, r18
     504:	0e 94 8e 02 	call	0x51c	; 0x51c <vfprintf>
     508:	2f 81       	ldd	r18, Y+7	; 0x07
     50a:	38 85       	ldd	r19, Y+8	; 0x08
     50c:	02 0f       	add	r16, r18
     50e:	13 1f       	adc	r17, r19
     510:	f8 01       	movw	r30, r16
     512:	10 82       	st	Z, r1
     514:	2e 96       	adiw	r28, 0x0e	; 14
     516:	e4 e0       	ldi	r30, 0x04	; 4
     518:	0c 94 f7 17 	jmp	0x2fee	; 0x2fee <__epilogue_restores__+0x1c>

0000051c <vfprintf>:
     51c:	ab e0       	ldi	r26, 0x0B	; 11
     51e:	b0 e0       	ldi	r27, 0x00	; 0
     520:	e4 e9       	ldi	r30, 0x94	; 148
     522:	f2 e0       	ldi	r31, 0x02	; 2
     524:	0c 94 cd 17 	jmp	0x2f9a	; 0x2f9a <__prologue_saves__>
     528:	3c 01       	movw	r6, r24
     52a:	2b 01       	movw	r4, r22
     52c:	5a 01       	movw	r10, r20
     52e:	fc 01       	movw	r30, r24
     530:	17 82       	std	Z+7, r1	; 0x07
     532:	16 82       	std	Z+6, r1	; 0x06
     534:	83 81       	ldd	r24, Z+3	; 0x03
     536:	81 fd       	sbrc	r24, 1
     538:	03 c0       	rjmp	.+6      	; 0x540 <vfprintf+0x24>
     53a:	6f ef       	ldi	r22, 0xFF	; 255
     53c:	7f ef       	ldi	r23, 0xFF	; 255
     53e:	c6 c1       	rjmp	.+908    	; 0x8cc <__stack+0x6d>
     540:	9a e0       	ldi	r25, 0x0A	; 10
     542:	89 2e       	mov	r8, r25
     544:	1e 01       	movw	r2, r28
     546:	08 94       	sec
     548:	21 1c       	adc	r2, r1
     54a:	31 1c       	adc	r3, r1
     54c:	f3 01       	movw	r30, r6
     54e:	23 81       	ldd	r18, Z+3	; 0x03
     550:	f2 01       	movw	r30, r4
     552:	23 fd       	sbrc	r18, 3
     554:	85 91       	lpm	r24, Z+
     556:	23 ff       	sbrs	r18, 3
     558:	81 91       	ld	r24, Z+
     55a:	2f 01       	movw	r4, r30
     55c:	88 23       	and	r24, r24
     55e:	09 f4       	brne	.+2      	; 0x562 <vfprintf+0x46>
     560:	b2 c1       	rjmp	.+868    	; 0x8c6 <__stack+0x67>
     562:	85 32       	cpi	r24, 0x25	; 37
     564:	39 f4       	brne	.+14     	; 0x574 <vfprintf+0x58>
     566:	23 fd       	sbrc	r18, 3
     568:	85 91       	lpm	r24, Z+
     56a:	23 ff       	sbrs	r18, 3
     56c:	81 91       	ld	r24, Z+
     56e:	2f 01       	movw	r4, r30
     570:	85 32       	cpi	r24, 0x25	; 37
     572:	29 f4       	brne	.+10     	; 0x57e <vfprintf+0x62>
     574:	90 e0       	ldi	r25, 0x00	; 0
     576:	b3 01       	movw	r22, r6
     578:	0e 94 81 04 	call	0x902	; 0x902 <fputc>
     57c:	e7 cf       	rjmp	.-50     	; 0x54c <vfprintf+0x30>
     57e:	98 2f       	mov	r25, r24
     580:	ff 24       	eor	r15, r15
     582:	ee 24       	eor	r14, r14
     584:	99 24       	eor	r9, r9
     586:	ff e1       	ldi	r31, 0x1F	; 31
     588:	ff 15       	cp	r31, r15
     58a:	d0 f0       	brcs	.+52     	; 0x5c0 <vfprintf+0xa4>
     58c:	9b 32       	cpi	r25, 0x2B	; 43
     58e:	69 f0       	breq	.+26     	; 0x5aa <vfprintf+0x8e>
     590:	9c 32       	cpi	r25, 0x2C	; 44
     592:	28 f4       	brcc	.+10     	; 0x59e <vfprintf+0x82>
     594:	90 32       	cpi	r25, 0x20	; 32
     596:	59 f0       	breq	.+22     	; 0x5ae <vfprintf+0x92>
     598:	93 32       	cpi	r25, 0x23	; 35
     59a:	91 f4       	brne	.+36     	; 0x5c0 <vfprintf+0xa4>
     59c:	0e c0       	rjmp	.+28     	; 0x5ba <vfprintf+0x9e>
     59e:	9d 32       	cpi	r25, 0x2D	; 45
     5a0:	49 f0       	breq	.+18     	; 0x5b4 <vfprintf+0x98>
     5a2:	90 33       	cpi	r25, 0x30	; 48
     5a4:	69 f4       	brne	.+26     	; 0x5c0 <vfprintf+0xa4>
     5a6:	41 e0       	ldi	r20, 0x01	; 1
     5a8:	24 c0       	rjmp	.+72     	; 0x5f2 <vfprintf+0xd6>
     5aa:	52 e0       	ldi	r21, 0x02	; 2
     5ac:	f5 2a       	or	r15, r21
     5ae:	84 e0       	ldi	r24, 0x04	; 4
     5b0:	f8 2a       	or	r15, r24
     5b2:	28 c0       	rjmp	.+80     	; 0x604 <vfprintf+0xe8>
     5b4:	98 e0       	ldi	r25, 0x08	; 8
     5b6:	f9 2a       	or	r15, r25
     5b8:	25 c0       	rjmp	.+74     	; 0x604 <vfprintf+0xe8>
     5ba:	e0 e1       	ldi	r30, 0x10	; 16
     5bc:	fe 2a       	or	r15, r30
     5be:	22 c0       	rjmp	.+68     	; 0x604 <vfprintf+0xe8>
     5c0:	f7 fc       	sbrc	r15, 7
     5c2:	29 c0       	rjmp	.+82     	; 0x616 <vfprintf+0xfa>
     5c4:	89 2f       	mov	r24, r25
     5c6:	80 53       	subi	r24, 0x30	; 48
     5c8:	8a 30       	cpi	r24, 0x0A	; 10
     5ca:	70 f4       	brcc	.+28     	; 0x5e8 <vfprintf+0xcc>
     5cc:	f6 fe       	sbrs	r15, 6
     5ce:	05 c0       	rjmp	.+10     	; 0x5da <vfprintf+0xbe>
     5d0:	98 9c       	mul	r9, r8
     5d2:	90 2c       	mov	r9, r0
     5d4:	11 24       	eor	r1, r1
     5d6:	98 0e       	add	r9, r24
     5d8:	15 c0       	rjmp	.+42     	; 0x604 <vfprintf+0xe8>
     5da:	e8 9c       	mul	r14, r8
     5dc:	e0 2c       	mov	r14, r0
     5de:	11 24       	eor	r1, r1
     5e0:	e8 0e       	add	r14, r24
     5e2:	f0 e2       	ldi	r31, 0x20	; 32
     5e4:	ff 2a       	or	r15, r31
     5e6:	0e c0       	rjmp	.+28     	; 0x604 <vfprintf+0xe8>
     5e8:	9e 32       	cpi	r25, 0x2E	; 46
     5ea:	29 f4       	brne	.+10     	; 0x5f6 <vfprintf+0xda>
     5ec:	f6 fc       	sbrc	r15, 6
     5ee:	6b c1       	rjmp	.+726    	; 0x8c6 <__stack+0x67>
     5f0:	40 e4       	ldi	r20, 0x40	; 64
     5f2:	f4 2a       	or	r15, r20
     5f4:	07 c0       	rjmp	.+14     	; 0x604 <vfprintf+0xe8>
     5f6:	9c 36       	cpi	r25, 0x6C	; 108
     5f8:	19 f4       	brne	.+6      	; 0x600 <vfprintf+0xe4>
     5fa:	50 e8       	ldi	r21, 0x80	; 128
     5fc:	f5 2a       	or	r15, r21
     5fe:	02 c0       	rjmp	.+4      	; 0x604 <vfprintf+0xe8>
     600:	98 36       	cpi	r25, 0x68	; 104
     602:	49 f4       	brne	.+18     	; 0x616 <vfprintf+0xfa>
     604:	f2 01       	movw	r30, r4
     606:	23 fd       	sbrc	r18, 3
     608:	95 91       	lpm	r25, Z+
     60a:	23 ff       	sbrs	r18, 3
     60c:	91 91       	ld	r25, Z+
     60e:	2f 01       	movw	r4, r30
     610:	99 23       	and	r25, r25
     612:	09 f0       	breq	.+2      	; 0x616 <vfprintf+0xfa>
     614:	b8 cf       	rjmp	.-144    	; 0x586 <vfprintf+0x6a>
     616:	89 2f       	mov	r24, r25
     618:	85 54       	subi	r24, 0x45	; 69
     61a:	83 30       	cpi	r24, 0x03	; 3
     61c:	18 f0       	brcs	.+6      	; 0x624 <vfprintf+0x108>
     61e:	80 52       	subi	r24, 0x20	; 32
     620:	83 30       	cpi	r24, 0x03	; 3
     622:	38 f4       	brcc	.+14     	; 0x632 <vfprintf+0x116>
     624:	44 e0       	ldi	r20, 0x04	; 4
     626:	50 e0       	ldi	r21, 0x00	; 0
     628:	a4 0e       	add	r10, r20
     62a:	b5 1e       	adc	r11, r21
     62c:	5f e3       	ldi	r21, 0x3F	; 63
     62e:	59 83       	std	Y+1, r21	; 0x01
     630:	0f c0       	rjmp	.+30     	; 0x650 <vfprintf+0x134>
     632:	93 36       	cpi	r25, 0x63	; 99
     634:	31 f0       	breq	.+12     	; 0x642 <vfprintf+0x126>
     636:	93 37       	cpi	r25, 0x73	; 115
     638:	79 f0       	breq	.+30     	; 0x658 <vfprintf+0x13c>
     63a:	93 35       	cpi	r25, 0x53	; 83
     63c:	09 f0       	breq	.+2      	; 0x640 <vfprintf+0x124>
     63e:	56 c0       	rjmp	.+172    	; 0x6ec <vfprintf+0x1d0>
     640:	20 c0       	rjmp	.+64     	; 0x682 <vfprintf+0x166>
     642:	f5 01       	movw	r30, r10
     644:	80 81       	ld	r24, Z
     646:	89 83       	std	Y+1, r24	; 0x01
     648:	42 e0       	ldi	r20, 0x02	; 2
     64a:	50 e0       	ldi	r21, 0x00	; 0
     64c:	a4 0e       	add	r10, r20
     64e:	b5 1e       	adc	r11, r21
     650:	61 01       	movw	r12, r2
     652:	01 e0       	ldi	r16, 0x01	; 1
     654:	10 e0       	ldi	r17, 0x00	; 0
     656:	12 c0       	rjmp	.+36     	; 0x67c <vfprintf+0x160>
     658:	f5 01       	movw	r30, r10
     65a:	c0 80       	ld	r12, Z
     65c:	d1 80       	ldd	r13, Z+1	; 0x01
     65e:	f6 fc       	sbrc	r15, 6
     660:	03 c0       	rjmp	.+6      	; 0x668 <vfprintf+0x14c>
     662:	6f ef       	ldi	r22, 0xFF	; 255
     664:	7f ef       	ldi	r23, 0xFF	; 255
     666:	02 c0       	rjmp	.+4      	; 0x66c <vfprintf+0x150>
     668:	69 2d       	mov	r22, r9
     66a:	70 e0       	ldi	r23, 0x00	; 0
     66c:	42 e0       	ldi	r20, 0x02	; 2
     66e:	50 e0       	ldi	r21, 0x00	; 0
     670:	a4 0e       	add	r10, r20
     672:	b5 1e       	adc	r11, r21
     674:	c6 01       	movw	r24, r12
     676:	0e 94 76 04 	call	0x8ec	; 0x8ec <strnlen>
     67a:	8c 01       	movw	r16, r24
     67c:	5f e7       	ldi	r21, 0x7F	; 127
     67e:	f5 22       	and	r15, r21
     680:	14 c0       	rjmp	.+40     	; 0x6aa <vfprintf+0x18e>
     682:	f5 01       	movw	r30, r10
     684:	c0 80       	ld	r12, Z
     686:	d1 80       	ldd	r13, Z+1	; 0x01
     688:	f6 fc       	sbrc	r15, 6
     68a:	03 c0       	rjmp	.+6      	; 0x692 <vfprintf+0x176>
     68c:	6f ef       	ldi	r22, 0xFF	; 255
     68e:	7f ef       	ldi	r23, 0xFF	; 255
     690:	02 c0       	rjmp	.+4      	; 0x696 <vfprintf+0x17a>
     692:	69 2d       	mov	r22, r9
     694:	70 e0       	ldi	r23, 0x00	; 0
     696:	42 e0       	ldi	r20, 0x02	; 2
     698:	50 e0       	ldi	r21, 0x00	; 0
     69a:	a4 0e       	add	r10, r20
     69c:	b5 1e       	adc	r11, r21
     69e:	c6 01       	movw	r24, r12
     6a0:	0e 94 6b 04 	call	0x8d6	; 0x8d6 <strnlen_P>
     6a4:	8c 01       	movw	r16, r24
     6a6:	50 e8       	ldi	r21, 0x80	; 128
     6a8:	f5 2a       	or	r15, r21
     6aa:	f3 fe       	sbrs	r15, 3
     6ac:	07 c0       	rjmp	.+14     	; 0x6bc <vfprintf+0x1a0>
     6ae:	1a c0       	rjmp	.+52     	; 0x6e4 <vfprintf+0x1c8>
     6b0:	80 e2       	ldi	r24, 0x20	; 32
     6b2:	90 e0       	ldi	r25, 0x00	; 0
     6b4:	b3 01       	movw	r22, r6
     6b6:	0e 94 81 04 	call	0x902	; 0x902 <fputc>
     6ba:	ea 94       	dec	r14
     6bc:	8e 2d       	mov	r24, r14
     6be:	90 e0       	ldi	r25, 0x00	; 0
     6c0:	08 17       	cp	r16, r24
     6c2:	19 07       	cpc	r17, r25
     6c4:	a8 f3       	brcs	.-22     	; 0x6b0 <vfprintf+0x194>
     6c6:	0e c0       	rjmp	.+28     	; 0x6e4 <vfprintf+0x1c8>
     6c8:	f6 01       	movw	r30, r12
     6ca:	f7 fc       	sbrc	r15, 7
     6cc:	85 91       	lpm	r24, Z+
     6ce:	f7 fe       	sbrs	r15, 7
     6d0:	81 91       	ld	r24, Z+
     6d2:	6f 01       	movw	r12, r30
     6d4:	90 e0       	ldi	r25, 0x00	; 0
     6d6:	b3 01       	movw	r22, r6
     6d8:	0e 94 81 04 	call	0x902	; 0x902 <fputc>
     6dc:	e1 10       	cpse	r14, r1
     6de:	ea 94       	dec	r14
     6e0:	01 50       	subi	r16, 0x01	; 1
     6e2:	10 40       	sbci	r17, 0x00	; 0
     6e4:	01 15       	cp	r16, r1
     6e6:	11 05       	cpc	r17, r1
     6e8:	79 f7       	brne	.-34     	; 0x6c8 <vfprintf+0x1ac>
     6ea:	ea c0       	rjmp	.+468    	; 0x8c0 <__stack+0x61>
     6ec:	94 36       	cpi	r25, 0x64	; 100
     6ee:	11 f0       	breq	.+4      	; 0x6f4 <vfprintf+0x1d8>
     6f0:	99 36       	cpi	r25, 0x69	; 105
     6f2:	69 f5       	brne	.+90     	; 0x74e <vfprintf+0x232>
     6f4:	f7 fe       	sbrs	r15, 7
     6f6:	08 c0       	rjmp	.+16     	; 0x708 <vfprintf+0x1ec>
     6f8:	f5 01       	movw	r30, r10
     6fa:	20 81       	ld	r18, Z
     6fc:	31 81       	ldd	r19, Z+1	; 0x01
     6fe:	42 81       	ldd	r20, Z+2	; 0x02
     700:	53 81       	ldd	r21, Z+3	; 0x03
     702:	84 e0       	ldi	r24, 0x04	; 4
     704:	90 e0       	ldi	r25, 0x00	; 0
     706:	0a c0       	rjmp	.+20     	; 0x71c <vfprintf+0x200>
     708:	f5 01       	movw	r30, r10
     70a:	80 81       	ld	r24, Z
     70c:	91 81       	ldd	r25, Z+1	; 0x01
     70e:	9c 01       	movw	r18, r24
     710:	44 27       	eor	r20, r20
     712:	37 fd       	sbrc	r19, 7
     714:	40 95       	com	r20
     716:	54 2f       	mov	r21, r20
     718:	82 e0       	ldi	r24, 0x02	; 2
     71a:	90 e0       	ldi	r25, 0x00	; 0
     71c:	a8 0e       	add	r10, r24
     71e:	b9 1e       	adc	r11, r25
     720:	9f e6       	ldi	r25, 0x6F	; 111
     722:	f9 22       	and	r15, r25
     724:	57 ff       	sbrs	r21, 7
     726:	09 c0       	rjmp	.+18     	; 0x73a <vfprintf+0x21e>
     728:	50 95       	com	r21
     72a:	40 95       	com	r20
     72c:	30 95       	com	r19
     72e:	21 95       	neg	r18
     730:	3f 4f       	sbci	r19, 0xFF	; 255
     732:	4f 4f       	sbci	r20, 0xFF	; 255
     734:	5f 4f       	sbci	r21, 0xFF	; 255
     736:	e0 e8       	ldi	r30, 0x80	; 128
     738:	fe 2a       	or	r15, r30
     73a:	ca 01       	movw	r24, r20
     73c:	b9 01       	movw	r22, r18
     73e:	a1 01       	movw	r20, r2
     740:	2a e0       	ldi	r18, 0x0A	; 10
     742:	30 e0       	ldi	r19, 0x00	; 0
     744:	0e 94 ad 04 	call	0x95a	; 0x95a <__ultoa_invert>
     748:	d8 2e       	mov	r13, r24
     74a:	d2 18       	sub	r13, r2
     74c:	40 c0       	rjmp	.+128    	; 0x7ce <vfprintf+0x2b2>
     74e:	95 37       	cpi	r25, 0x75	; 117
     750:	29 f4       	brne	.+10     	; 0x75c <vfprintf+0x240>
     752:	1f 2d       	mov	r17, r15
     754:	1f 7e       	andi	r17, 0xEF	; 239
     756:	2a e0       	ldi	r18, 0x0A	; 10
     758:	30 e0       	ldi	r19, 0x00	; 0
     75a:	1d c0       	rjmp	.+58     	; 0x796 <vfprintf+0x27a>
     75c:	1f 2d       	mov	r17, r15
     75e:	19 7f       	andi	r17, 0xF9	; 249
     760:	9f 36       	cpi	r25, 0x6F	; 111
     762:	61 f0       	breq	.+24     	; 0x77c <vfprintf+0x260>
     764:	90 37       	cpi	r25, 0x70	; 112
     766:	20 f4       	brcc	.+8      	; 0x770 <vfprintf+0x254>
     768:	98 35       	cpi	r25, 0x58	; 88
     76a:	09 f0       	breq	.+2      	; 0x76e <vfprintf+0x252>
     76c:	ac c0       	rjmp	.+344    	; 0x8c6 <__stack+0x67>
     76e:	0f c0       	rjmp	.+30     	; 0x78e <vfprintf+0x272>
     770:	90 37       	cpi	r25, 0x70	; 112
     772:	39 f0       	breq	.+14     	; 0x782 <vfprintf+0x266>
     774:	98 37       	cpi	r25, 0x78	; 120
     776:	09 f0       	breq	.+2      	; 0x77a <vfprintf+0x25e>
     778:	a6 c0       	rjmp	.+332    	; 0x8c6 <__stack+0x67>
     77a:	04 c0       	rjmp	.+8      	; 0x784 <vfprintf+0x268>
     77c:	28 e0       	ldi	r18, 0x08	; 8
     77e:	30 e0       	ldi	r19, 0x00	; 0
     780:	0a c0       	rjmp	.+20     	; 0x796 <vfprintf+0x27a>
     782:	10 61       	ori	r17, 0x10	; 16
     784:	14 fd       	sbrc	r17, 4
     786:	14 60       	ori	r17, 0x04	; 4
     788:	20 e1       	ldi	r18, 0x10	; 16
     78a:	30 e0       	ldi	r19, 0x00	; 0
     78c:	04 c0       	rjmp	.+8      	; 0x796 <vfprintf+0x27a>
     78e:	14 fd       	sbrc	r17, 4
     790:	16 60       	ori	r17, 0x06	; 6
     792:	20 e1       	ldi	r18, 0x10	; 16
     794:	32 e0       	ldi	r19, 0x02	; 2
     796:	17 ff       	sbrs	r17, 7
     798:	08 c0       	rjmp	.+16     	; 0x7aa <vfprintf+0x28e>
     79a:	f5 01       	movw	r30, r10
     79c:	60 81       	ld	r22, Z
     79e:	71 81       	ldd	r23, Z+1	; 0x01
     7a0:	82 81       	ldd	r24, Z+2	; 0x02
     7a2:	93 81       	ldd	r25, Z+3	; 0x03
     7a4:	44 e0       	ldi	r20, 0x04	; 4
     7a6:	50 e0       	ldi	r21, 0x00	; 0
     7a8:	08 c0       	rjmp	.+16     	; 0x7ba <vfprintf+0x29e>
     7aa:	f5 01       	movw	r30, r10
     7ac:	80 81       	ld	r24, Z
     7ae:	91 81       	ldd	r25, Z+1	; 0x01
     7b0:	bc 01       	movw	r22, r24
     7b2:	80 e0       	ldi	r24, 0x00	; 0
     7b4:	90 e0       	ldi	r25, 0x00	; 0
     7b6:	42 e0       	ldi	r20, 0x02	; 2
     7b8:	50 e0       	ldi	r21, 0x00	; 0
     7ba:	a4 0e       	add	r10, r20
     7bc:	b5 1e       	adc	r11, r21
     7be:	a1 01       	movw	r20, r2
     7c0:	0e 94 ad 04 	call	0x95a	; 0x95a <__ultoa_invert>
     7c4:	d8 2e       	mov	r13, r24
     7c6:	d2 18       	sub	r13, r2
     7c8:	8f e7       	ldi	r24, 0x7F	; 127
     7ca:	f8 2e       	mov	r15, r24
     7cc:	f1 22       	and	r15, r17
     7ce:	f6 fe       	sbrs	r15, 6
     7d0:	0b c0       	rjmp	.+22     	; 0x7e8 <vfprintf+0x2cc>
     7d2:	5e ef       	ldi	r21, 0xFE	; 254
     7d4:	f5 22       	and	r15, r21
     7d6:	d9 14       	cp	r13, r9
     7d8:	38 f4       	brcc	.+14     	; 0x7e8 <vfprintf+0x2cc>
     7da:	f4 fe       	sbrs	r15, 4
     7dc:	07 c0       	rjmp	.+14     	; 0x7ec <vfprintf+0x2d0>
     7de:	f2 fc       	sbrc	r15, 2
     7e0:	05 c0       	rjmp	.+10     	; 0x7ec <vfprintf+0x2d0>
     7e2:	8f ee       	ldi	r24, 0xEF	; 239
     7e4:	f8 22       	and	r15, r24
     7e6:	02 c0       	rjmp	.+4      	; 0x7ec <vfprintf+0x2d0>
     7e8:	1d 2d       	mov	r17, r13
     7ea:	01 c0       	rjmp	.+2      	; 0x7ee <vfprintf+0x2d2>
     7ec:	19 2d       	mov	r17, r9
     7ee:	f4 fe       	sbrs	r15, 4
     7f0:	0d c0       	rjmp	.+26     	; 0x80c <vfprintf+0x2f0>
     7f2:	fe 01       	movw	r30, r28
     7f4:	ed 0d       	add	r30, r13
     7f6:	f1 1d       	adc	r31, r1
     7f8:	80 81       	ld	r24, Z
     7fa:	80 33       	cpi	r24, 0x30	; 48
     7fc:	19 f4       	brne	.+6      	; 0x804 <vfprintf+0x2e8>
     7fe:	99 ee       	ldi	r25, 0xE9	; 233
     800:	f9 22       	and	r15, r25
     802:	08 c0       	rjmp	.+16     	; 0x814 <vfprintf+0x2f8>
     804:	1f 5f       	subi	r17, 0xFF	; 255
     806:	f2 fe       	sbrs	r15, 2
     808:	05 c0       	rjmp	.+10     	; 0x814 <vfprintf+0x2f8>
     80a:	03 c0       	rjmp	.+6      	; 0x812 <vfprintf+0x2f6>
     80c:	8f 2d       	mov	r24, r15
     80e:	86 78       	andi	r24, 0x86	; 134
     810:	09 f0       	breq	.+2      	; 0x814 <vfprintf+0x2f8>
     812:	1f 5f       	subi	r17, 0xFF	; 255
     814:	0f 2d       	mov	r16, r15
     816:	f3 fc       	sbrc	r15, 3
     818:	14 c0       	rjmp	.+40     	; 0x842 <vfprintf+0x326>
     81a:	f0 fe       	sbrs	r15, 0
     81c:	0f c0       	rjmp	.+30     	; 0x83c <vfprintf+0x320>
     81e:	1e 15       	cp	r17, r14
     820:	10 f0       	brcs	.+4      	; 0x826 <vfprintf+0x30a>
     822:	9d 2c       	mov	r9, r13
     824:	0b c0       	rjmp	.+22     	; 0x83c <vfprintf+0x320>
     826:	9d 2c       	mov	r9, r13
     828:	9e 0c       	add	r9, r14
     82a:	91 1a       	sub	r9, r17
     82c:	1e 2d       	mov	r17, r14
     82e:	06 c0       	rjmp	.+12     	; 0x83c <vfprintf+0x320>
     830:	80 e2       	ldi	r24, 0x20	; 32
     832:	90 e0       	ldi	r25, 0x00	; 0
     834:	b3 01       	movw	r22, r6
     836:	0e 94 81 04 	call	0x902	; 0x902 <fputc>
     83a:	1f 5f       	subi	r17, 0xFF	; 255
     83c:	1e 15       	cp	r17, r14
     83e:	c0 f3       	brcs	.-16     	; 0x830 <vfprintf+0x314>
     840:	04 c0       	rjmp	.+8      	; 0x84a <vfprintf+0x32e>
     842:	1e 15       	cp	r17, r14
     844:	10 f4       	brcc	.+4      	; 0x84a <vfprintf+0x32e>
     846:	e1 1a       	sub	r14, r17
     848:	01 c0       	rjmp	.+2      	; 0x84c <vfprintf+0x330>
     84a:	ee 24       	eor	r14, r14
     84c:	04 ff       	sbrs	r16, 4
     84e:	0f c0       	rjmp	.+30     	; 0x86e <__stack+0xf>
     850:	80 e3       	ldi	r24, 0x30	; 48
     852:	90 e0       	ldi	r25, 0x00	; 0
     854:	b3 01       	movw	r22, r6
     856:	0e 94 81 04 	call	0x902	; 0x902 <fputc>
     85a:	02 ff       	sbrs	r16, 2
     85c:	1d c0       	rjmp	.+58     	; 0x898 <__stack+0x39>
     85e:	01 fd       	sbrc	r16, 1
     860:	03 c0       	rjmp	.+6      	; 0x868 <__stack+0x9>
     862:	88 e7       	ldi	r24, 0x78	; 120
     864:	90 e0       	ldi	r25, 0x00	; 0
     866:	0e c0       	rjmp	.+28     	; 0x884 <__stack+0x25>
     868:	88 e5       	ldi	r24, 0x58	; 88
     86a:	90 e0       	ldi	r25, 0x00	; 0
     86c:	0b c0       	rjmp	.+22     	; 0x884 <__stack+0x25>
     86e:	80 2f       	mov	r24, r16
     870:	86 78       	andi	r24, 0x86	; 134
     872:	91 f0       	breq	.+36     	; 0x898 <__stack+0x39>
     874:	01 ff       	sbrs	r16, 1
     876:	02 c0       	rjmp	.+4      	; 0x87c <__stack+0x1d>
     878:	8b e2       	ldi	r24, 0x2B	; 43
     87a:	01 c0       	rjmp	.+2      	; 0x87e <__stack+0x1f>
     87c:	80 e2       	ldi	r24, 0x20	; 32
     87e:	f7 fc       	sbrc	r15, 7
     880:	8d e2       	ldi	r24, 0x2D	; 45
     882:	90 e0       	ldi	r25, 0x00	; 0
     884:	b3 01       	movw	r22, r6
     886:	0e 94 81 04 	call	0x902	; 0x902 <fputc>
     88a:	06 c0       	rjmp	.+12     	; 0x898 <__stack+0x39>
     88c:	80 e3       	ldi	r24, 0x30	; 48
     88e:	90 e0       	ldi	r25, 0x00	; 0
     890:	b3 01       	movw	r22, r6
     892:	0e 94 81 04 	call	0x902	; 0x902 <fputc>
     896:	9a 94       	dec	r9
     898:	d9 14       	cp	r13, r9
     89a:	c0 f3       	brcs	.-16     	; 0x88c <__stack+0x2d>
     89c:	da 94       	dec	r13
     89e:	f1 01       	movw	r30, r2
     8a0:	ed 0d       	add	r30, r13
     8a2:	f1 1d       	adc	r31, r1
     8a4:	80 81       	ld	r24, Z
     8a6:	90 e0       	ldi	r25, 0x00	; 0
     8a8:	b3 01       	movw	r22, r6
     8aa:	0e 94 81 04 	call	0x902	; 0x902 <fputc>
     8ae:	dd 20       	and	r13, r13
     8b0:	a9 f7       	brne	.-22     	; 0x89c <__stack+0x3d>
     8b2:	06 c0       	rjmp	.+12     	; 0x8c0 <__stack+0x61>
     8b4:	80 e2       	ldi	r24, 0x20	; 32
     8b6:	90 e0       	ldi	r25, 0x00	; 0
     8b8:	b3 01       	movw	r22, r6
     8ba:	0e 94 81 04 	call	0x902	; 0x902 <fputc>
     8be:	ea 94       	dec	r14
     8c0:	ee 20       	and	r14, r14
     8c2:	c1 f7       	brne	.-16     	; 0x8b4 <__stack+0x55>
     8c4:	43 ce       	rjmp	.-890    	; 0x54c <vfprintf+0x30>
     8c6:	f3 01       	movw	r30, r6
     8c8:	66 81       	ldd	r22, Z+6	; 0x06
     8ca:	77 81       	ldd	r23, Z+7	; 0x07
     8cc:	cb 01       	movw	r24, r22
     8ce:	2b 96       	adiw	r28, 0x0b	; 11
     8d0:	e2 e1       	ldi	r30, 0x12	; 18
     8d2:	0c 94 e9 17 	jmp	0x2fd2	; 0x2fd2 <__epilogue_restores__>

000008d6 <strnlen_P>:
     8d6:	fc 01       	movw	r30, r24
     8d8:	05 90       	lpm	r0, Z+
     8da:	61 50       	subi	r22, 0x01	; 1
     8dc:	70 40       	sbci	r23, 0x00	; 0
     8de:	01 10       	cpse	r0, r1
     8e0:	d8 f7       	brcc	.-10     	; 0x8d8 <strnlen_P+0x2>
     8e2:	80 95       	com	r24
     8e4:	90 95       	com	r25
     8e6:	8e 0f       	add	r24, r30
     8e8:	9f 1f       	adc	r25, r31
     8ea:	08 95       	ret

000008ec <strnlen>:
     8ec:	fc 01       	movw	r30, r24
     8ee:	61 50       	subi	r22, 0x01	; 1
     8f0:	70 40       	sbci	r23, 0x00	; 0
     8f2:	01 90       	ld	r0, Z+
     8f4:	01 10       	cpse	r0, r1
     8f6:	d8 f7       	brcc	.-10     	; 0x8ee <strnlen+0x2>
     8f8:	80 95       	com	r24
     8fa:	90 95       	com	r25
     8fc:	8e 0f       	add	r24, r30
     8fe:	9f 1f       	adc	r25, r31
     900:	08 95       	ret

00000902 <fputc>:
     902:	0f 93       	push	r16
     904:	1f 93       	push	r17
     906:	cf 93       	push	r28
     908:	df 93       	push	r29
     90a:	8c 01       	movw	r16, r24
     90c:	eb 01       	movw	r28, r22
     90e:	8b 81       	ldd	r24, Y+3	; 0x03
     910:	81 ff       	sbrs	r24, 1
     912:	1b c0       	rjmp	.+54     	; 0x94a <fputc+0x48>
     914:	82 ff       	sbrs	r24, 2
     916:	0d c0       	rjmp	.+26     	; 0x932 <fputc+0x30>
     918:	2e 81       	ldd	r18, Y+6	; 0x06
     91a:	3f 81       	ldd	r19, Y+7	; 0x07
     91c:	8c 81       	ldd	r24, Y+4	; 0x04
     91e:	9d 81       	ldd	r25, Y+5	; 0x05
     920:	28 17       	cp	r18, r24
     922:	39 07       	cpc	r19, r25
     924:	64 f4       	brge	.+24     	; 0x93e <fputc+0x3c>
     926:	e8 81       	ld	r30, Y
     928:	f9 81       	ldd	r31, Y+1	; 0x01
     92a:	01 93       	st	Z+, r16
     92c:	f9 83       	std	Y+1, r31	; 0x01
     92e:	e8 83       	st	Y, r30
     930:	06 c0       	rjmp	.+12     	; 0x93e <fputc+0x3c>
     932:	e8 85       	ldd	r30, Y+8	; 0x08
     934:	f9 85       	ldd	r31, Y+9	; 0x09
     936:	80 2f       	mov	r24, r16
     938:	09 95       	icall
     93a:	89 2b       	or	r24, r25
     93c:	31 f4       	brne	.+12     	; 0x94a <fputc+0x48>
     93e:	8e 81       	ldd	r24, Y+6	; 0x06
     940:	9f 81       	ldd	r25, Y+7	; 0x07
     942:	01 96       	adiw	r24, 0x01	; 1
     944:	9f 83       	std	Y+7, r25	; 0x07
     946:	8e 83       	std	Y+6, r24	; 0x06
     948:	02 c0       	rjmp	.+4      	; 0x94e <fputc+0x4c>
     94a:	0f ef       	ldi	r16, 0xFF	; 255
     94c:	1f ef       	ldi	r17, 0xFF	; 255
     94e:	c8 01       	movw	r24, r16
     950:	df 91       	pop	r29
     952:	cf 91       	pop	r28
     954:	1f 91       	pop	r17
     956:	0f 91       	pop	r16
     958:	08 95       	ret

0000095a <__ultoa_invert>:
     95a:	fa 01       	movw	r30, r20
     95c:	aa 27       	eor	r26, r26
     95e:	28 30       	cpi	r18, 0x08	; 8
     960:	51 f1       	breq	.+84     	; 0x9b6 <__ultoa_invert+0x5c>
     962:	20 31       	cpi	r18, 0x10	; 16
     964:	81 f1       	breq	.+96     	; 0x9c6 <__ultoa_invert+0x6c>
     966:	e8 94       	clt
     968:	6f 93       	push	r22
     96a:	6e 7f       	andi	r22, 0xFE	; 254
     96c:	6e 5f       	subi	r22, 0xFE	; 254
     96e:	7f 4f       	sbci	r23, 0xFF	; 255
     970:	8f 4f       	sbci	r24, 0xFF	; 255
     972:	9f 4f       	sbci	r25, 0xFF	; 255
     974:	af 4f       	sbci	r26, 0xFF	; 255
     976:	b1 e0       	ldi	r27, 0x01	; 1
     978:	3e d0       	rcall	.+124    	; 0x9f6 <__ultoa_invert+0x9c>
     97a:	b4 e0       	ldi	r27, 0x04	; 4
     97c:	3c d0       	rcall	.+120    	; 0x9f6 <__ultoa_invert+0x9c>
     97e:	67 0f       	add	r22, r23
     980:	78 1f       	adc	r23, r24
     982:	89 1f       	adc	r24, r25
     984:	9a 1f       	adc	r25, r26
     986:	a1 1d       	adc	r26, r1
     988:	68 0f       	add	r22, r24
     98a:	79 1f       	adc	r23, r25
     98c:	8a 1f       	adc	r24, r26
     98e:	91 1d       	adc	r25, r1
     990:	a1 1d       	adc	r26, r1
     992:	6a 0f       	add	r22, r26
     994:	71 1d       	adc	r23, r1
     996:	81 1d       	adc	r24, r1
     998:	91 1d       	adc	r25, r1
     99a:	a1 1d       	adc	r26, r1
     99c:	20 d0       	rcall	.+64     	; 0x9de <__ultoa_invert+0x84>
     99e:	09 f4       	brne	.+2      	; 0x9a2 <__ultoa_invert+0x48>
     9a0:	68 94       	set
     9a2:	3f 91       	pop	r19
     9a4:	2a e0       	ldi	r18, 0x0A	; 10
     9a6:	26 9f       	mul	r18, r22
     9a8:	11 24       	eor	r1, r1
     9aa:	30 19       	sub	r19, r0
     9ac:	30 5d       	subi	r19, 0xD0	; 208
     9ae:	31 93       	st	Z+, r19
     9b0:	de f6       	brtc	.-74     	; 0x968 <__ultoa_invert+0xe>
     9b2:	cf 01       	movw	r24, r30
     9b4:	08 95       	ret
     9b6:	46 2f       	mov	r20, r22
     9b8:	47 70       	andi	r20, 0x07	; 7
     9ba:	40 5d       	subi	r20, 0xD0	; 208
     9bc:	41 93       	st	Z+, r20
     9be:	b3 e0       	ldi	r27, 0x03	; 3
     9c0:	0f d0       	rcall	.+30     	; 0x9e0 <__ultoa_invert+0x86>
     9c2:	c9 f7       	brne	.-14     	; 0x9b6 <__ultoa_invert+0x5c>
     9c4:	f6 cf       	rjmp	.-20     	; 0x9b2 <__ultoa_invert+0x58>
     9c6:	46 2f       	mov	r20, r22
     9c8:	4f 70       	andi	r20, 0x0F	; 15
     9ca:	40 5d       	subi	r20, 0xD0	; 208
     9cc:	4a 33       	cpi	r20, 0x3A	; 58
     9ce:	18 f0       	brcs	.+6      	; 0x9d6 <__ultoa_invert+0x7c>
     9d0:	49 5d       	subi	r20, 0xD9	; 217
     9d2:	31 fd       	sbrc	r19, 1
     9d4:	40 52       	subi	r20, 0x20	; 32
     9d6:	41 93       	st	Z+, r20
     9d8:	02 d0       	rcall	.+4      	; 0x9de <__ultoa_invert+0x84>
     9da:	a9 f7       	brne	.-22     	; 0x9c6 <__ultoa_invert+0x6c>
     9dc:	ea cf       	rjmp	.-44     	; 0x9b2 <__ultoa_invert+0x58>
     9de:	b4 e0       	ldi	r27, 0x04	; 4
     9e0:	a6 95       	lsr	r26
     9e2:	97 95       	ror	r25
     9e4:	87 95       	ror	r24
     9e6:	77 95       	ror	r23
     9e8:	67 95       	ror	r22
     9ea:	ba 95       	dec	r27
     9ec:	c9 f7       	brne	.-14     	; 0x9e0 <__ultoa_invert+0x86>
     9ee:	00 97       	sbiw	r24, 0x00	; 0
     9f0:	61 05       	cpc	r22, r1
     9f2:	71 05       	cpc	r23, r1
     9f4:	08 95       	ret
     9f6:	9b 01       	movw	r18, r22
     9f8:	ac 01       	movw	r20, r24
     9fa:	0a 2e       	mov	r0, r26
     9fc:	06 94       	lsr	r0
     9fe:	57 95       	ror	r21
     a00:	47 95       	ror	r20
     a02:	37 95       	ror	r19
     a04:	27 95       	ror	r18
     a06:	ba 95       	dec	r27
     a08:	c9 f7       	brne	.-14     	; 0x9fc <__ultoa_invert+0xa2>
     a0a:	62 0f       	add	r22, r18
     a0c:	73 1f       	adc	r23, r19
     a0e:	84 1f       	adc	r24, r20
     a10:	95 1f       	adc	r25, r21
     a12:	a0 1d       	adc	r26, r0
     a14:	08 95       	ret

00000a16 <delay_ms>:
uchar buf[80];

/**
 * Some basic delay function
 */
void delay_ms(unsigned short ms) {
     a16:	df 93       	push	r29
     a18:	cf 93       	push	r28
     a1a:	00 d0       	rcall	.+0      	; 0xa1c <delay_ms+0x6>
     a1c:	00 d0       	rcall	.+0      	; 0xa1e <delay_ms+0x8>
     a1e:	00 d0       	rcall	.+0      	; 0xa20 <delay_ms+0xa>
     a20:	cd b7       	in	r28, 0x3d	; 61
     a22:	de b7       	in	r29, 0x3e	; 62
     a24:	9e 83       	std	Y+6, r25	; 0x06
     a26:	8d 83       	std	Y+5, r24	; 0x05
	unsigned short outer1, outer2;
	outer1 = 200 * 12;
     a28:	80 e6       	ldi	r24, 0x60	; 96
     a2a:	99 e0       	ldi	r25, 0x09	; 9
     a2c:	9c 83       	std	Y+4, r25	; 0x04
     a2e:	8b 83       	std	Y+3, r24	; 0x03
     a30:	1c c0       	rjmp	.+56     	; 0xa6a <delay_ms+0x54>

	while (outer1) {
		outer2 = 100;
     a32:	84 e6       	ldi	r24, 0x64	; 100
     a34:	90 e0       	ldi	r25, 0x00	; 0
     a36:	9a 83       	std	Y+2, r25	; 0x02
     a38:	89 83       	std	Y+1, r24	; 0x01
     a3a:	0e c0       	rjmp	.+28     	; 0xa58 <delay_ms+0x42>
		while (outer2) {
			while (ms)
				ms--;
     a3c:	8d 81       	ldd	r24, Y+5	; 0x05
     a3e:	9e 81       	ldd	r25, Y+6	; 0x06
     a40:	01 97       	sbiw	r24, 0x01	; 1
     a42:	9e 83       	std	Y+6, r25	; 0x06
     a44:	8d 83       	std	Y+5, r24	; 0x05
	outer1 = 200 * 12;

	while (outer1) {
		outer2 = 100;
		while (outer2) {
			while (ms)
     a46:	8d 81       	ldd	r24, Y+5	; 0x05
     a48:	9e 81       	ldd	r25, Y+6	; 0x06
     a4a:	00 97       	sbiw	r24, 0x00	; 0
     a4c:	b9 f7       	brne	.-18     	; 0xa3c <delay_ms+0x26>
				ms--;
			outer2--;
     a4e:	89 81       	ldd	r24, Y+1	; 0x01
     a50:	9a 81       	ldd	r25, Y+2	; 0x02
     a52:	01 97       	sbiw	r24, 0x01	; 1
     a54:	9a 83       	std	Y+2, r25	; 0x02
     a56:	89 83       	std	Y+1, r24	; 0x01
	unsigned short outer1, outer2;
	outer1 = 200 * 12;

	while (outer1) {
		outer2 = 100;
		while (outer2) {
     a58:	89 81       	ldd	r24, Y+1	; 0x01
     a5a:	9a 81       	ldd	r25, Y+2	; 0x02
     a5c:	00 97       	sbiw	r24, 0x00	; 0
     a5e:	99 f7       	brne	.-26     	; 0xa46 <delay_ms+0x30>
			while (ms)
				ms--;
			outer2--;
		}
		outer1--;
     a60:	8b 81       	ldd	r24, Y+3	; 0x03
     a62:	9c 81       	ldd	r25, Y+4	; 0x04
     a64:	01 97       	sbiw	r24, 0x01	; 1
     a66:	9c 83       	std	Y+4, r25	; 0x04
     a68:	8b 83       	std	Y+3, r24	; 0x03
 */
void delay_ms(unsigned short ms) {
	unsigned short outer1, outer2;
	outer1 = 200 * 12;

	while (outer1) {
     a6a:	8b 81       	ldd	r24, Y+3	; 0x03
     a6c:	9c 81       	ldd	r25, Y+4	; 0x04
     a6e:	00 97       	sbiw	r24, 0x00	; 0
     a70:	01 f7       	brne	.-64     	; 0xa32 <delay_ms+0x1c>
				ms--;
			outer2--;
		}
		outer1--;
	}
}
     a72:	26 96       	adiw	r28, 0x06	; 6
     a74:	0f b6       	in	r0, 0x3f	; 63
     a76:	f8 94       	cli
     a78:	de bf       	out	0x3e, r29	; 62
     a7a:	0f be       	out	0x3f, r0	; 63
     a7c:	cd bf       	out	0x3d, r28	; 61
     a7e:	cf 91       	pop	r28
     a80:	df 91       	pop	r29
     a82:	08 95       	ret

00000a84 <gpib_init>:
 * Init GPIB pins and variables.
 * \brief All signal lines not related to the controller part
 * 		are initialized with useful values.
 *		(The controller part initialization is done on gpib_controller_assert())
 */
void gpib_init(void) {
     a84:	df 93       	push	r29
     a86:	cf 93       	push	r28
     a88:	cd b7       	in	r28, 0x3d	; 61
     a8a:	de b7       	in	r29, 0x3e	; 62
	// data lines - complete port A as input
	DDRA = 0x00;
     a8c:	ea e3       	ldi	r30, 0x3A	; 58
     a8e:	f0 e0       	ldi	r31, 0x00	; 0
     a90:	10 82       	st	Z, r1

	// handshake lines - on port D , everything as input
	DDRD &= ~_BV(G_DAV); // DAV 
     a92:	a1 e3       	ldi	r26, 0x31	; 49
     a94:	b0 e0       	ldi	r27, 0x00	; 0
     a96:	e1 e3       	ldi	r30, 0x31	; 49
     a98:	f0 e0       	ldi	r31, 0x00	; 0
     a9a:	80 81       	ld	r24, Z
     a9c:	8b 7f       	andi	r24, 0xFB	; 251
     a9e:	8c 93       	st	X, r24
	DDRD &= ~_BV(G_EOI); // EOI 
     aa0:	a1 e3       	ldi	r26, 0x31	; 49
     aa2:	b0 e0       	ldi	r27, 0x00	; 0
     aa4:	e1 e3       	ldi	r30, 0x31	; 49
     aa6:	f0 e0       	ldi	r31, 0x00	; 0
     aa8:	80 81       	ld	r24, Z
     aaa:	8f 7e       	andi	r24, 0xEF	; 239
     aac:	8c 93       	st	X, r24
	DDRD &= ~_BV(G_SRQ); // SRQ 
     aae:	a1 e3       	ldi	r26, 0x31	; 49
     ab0:	b0 e0       	ldi	r27, 0x00	; 0
     ab2:	e1 e3       	ldi	r30, 0x31	; 49
     ab4:	f0 e0       	ldi	r31, 0x00	; 0
     ab6:	80 81       	ld	r24, Z
     ab8:	8f 7b       	andi	r24, 0xBF	; 191
     aba:	8c 93       	st	X, r24
	DDRD &= ~_BV(G_ATN); // ATN  
     abc:	a1 e3       	ldi	r26, 0x31	; 49
     abe:	b0 e0       	ldi	r27, 0x00	; 0
     ac0:	e1 e3       	ldi	r30, 0x31	; 49
     ac2:	f0 e0       	ldi	r31, 0x00	; 0
     ac4:	80 81       	ld	r24, Z
     ac6:	8f 77       	andi	r24, 0x7F	; 127
     ac8:	8c 93       	st	X, r24
	DDRB &= ~_BV(G_REN); // REN  
     aca:	a7 e3       	ldi	r26, 0x37	; 55
     acc:	b0 e0       	ldi	r27, 0x00	; 0
     ace:	e7 e3       	ldi	r30, 0x37	; 55
     ad0:	f0 e0       	ldi	r31, 0x00	; 0
     ad2:	80 81       	ld	r24, Z
     ad4:	8d 7f       	andi	r24, 0xFD	; 253
     ad6:	8c 93       	st	X, r24
	DDRB &= ~_BV(G_IFC); // IFC  
     ad8:	a7 e3       	ldi	r26, 0x37	; 55
     ada:	b0 e0       	ldi	r27, 0x00	; 0
     adc:	e7 e3       	ldi	r30, 0x37	; 55
     ade:	f0 e0       	ldi	r31, 0x00	; 0
     ae0:	80 81       	ld	r24, Z
     ae2:	8e 7f       	andi	r24, 0xFE	; 254
     ae4:	8c 93       	st	X, r24

	// init handshake lines - not ready for data now
	assign_bit(DDRD, PORTD, G_NRFD);
     ae6:	a2 e3       	ldi	r26, 0x32	; 50
     ae8:	b0 e0       	ldi	r27, 0x00	; 0
     aea:	e2 e3       	ldi	r30, 0x32	; 50
     aec:	f0 e0       	ldi	r31, 0x00	; 0
     aee:	80 81       	ld	r24, Z
     af0:	87 7f       	andi	r24, 0xF7	; 247
     af2:	8c 93       	st	X, r24
     af4:	a1 e3       	ldi	r26, 0x31	; 49
     af6:	b0 e0       	ldi	r27, 0x00	; 0
     af8:	e1 e3       	ldi	r30, 0x31	; 49
     afa:	f0 e0       	ldi	r31, 0x00	; 0
     afc:	80 81       	ld	r24, Z
     afe:	88 60       	ori	r24, 0x08	; 8
     b00:	8c 93       	st	X, r24
     b02:	a2 e3       	ldi	r26, 0x32	; 50
     b04:	b0 e0       	ldi	r27, 0x00	; 0
     b06:	e2 e3       	ldi	r30, 0x32	; 50
     b08:	f0 e0       	ldi	r31, 0x00	; 0
     b0a:	80 81       	ld	r24, Z
     b0c:	87 7f       	andi	r24, 0xF7	; 247
     b0e:	8c 93       	st	X, r24
	// release 'data accepted'
	release_bit(DDRD, PORTD, G_NDAC);
     b10:	a1 e3       	ldi	r26, 0x31	; 49
     b12:	b0 e0       	ldi	r27, 0x00	; 0
     b14:	e1 e3       	ldi	r30, 0x31	; 49
     b16:	f0 e0       	ldi	r31, 0x00	; 0
     b18:	80 81       	ld	r24, Z
     b1a:	8f 7d       	andi	r24, 0xDF	; 223
     b1c:	8c 93       	st	X, r24
     b1e:	a2 e3       	ldi	r26, 0x32	; 50
     b20:	b0 e0       	ldi	r27, 0x00	; 0
     b22:	e2 e3       	ldi	r30, 0x32	; 50
     b24:	f0 e0       	ldi	r31, 0x00	; 0
     b26:	80 81       	ld	r24, Z
     b28:	80 62       	ori	r24, 0x20	; 32
     b2a:	8c 93       	st	X, r24
	// initially: ok so far
}
     b2c:	cf 91       	pop	r28
     b2e:	df 91       	pop	r29
     b30:	08 95       	ret

00000b32 <gpib_send_address>:
 * Sends address bytes to address a partner. Caller of this function must decide
 * if talker or listener address is used.
 * \param primary primary address of device
 * \param secondary secondary address of device
 */
void gpib_send_address(uchar primary, uchar secondary) {
     b32:	df 93       	push	r29
     b34:	cf 93       	push	r28
     b36:	cd b7       	in	r28, 0x3d	; 61
     b38:	de b7       	in	r29, 0x3e	; 62
     b3a:	2c 97       	sbiw	r28, 0x0c	; 12
     b3c:	0f b6       	in	r0, 0x3f	; 63
     b3e:	f8 94       	cli
     b40:	de bf       	out	0x3e, r29	; 62
     b42:	0f be       	out	0x3f, r0	; 63
     b44:	cd bf       	out	0x3d, r28	; 61
     b46:	8b 87       	std	Y+11, r24	; 0x0b
     b48:	6c 87       	std	Y+12, r22	; 0x0c
	uchar controlString[10];
	controlString[0] = primary;
     b4a:	8b 85       	ldd	r24, Y+11	; 0x0b
     b4c:	89 83       	std	Y+1, r24	; 0x01
	//uart_puts("before talker address p write\r\n");
	gpib_cmd(controlString, 1);
     b4e:	ce 01       	movw	r24, r28
     b50:	01 96       	adiw	r24, 0x01	; 1
     b52:	61 e0       	ldi	r22, 0x01	; 1
     b54:	70 e0       	ldi	r23, 0x00	; 0
     b56:	0e 94 c7 07 	call	0xf8e	; 0xf8e <gpib_cmd>
	// handle secondary address if required
	if (secondary != ADDRESS_NOT_SET) {
     b5a:	8c 85       	ldd	r24, Y+12	; 0x0c
     b5c:	8f 3f       	cpi	r24, 0xFF	; 255
     b5e:	41 f0       	breq	.+16     	; 0xb70 <gpib_send_address+0x3e>
		controlString[0] = secondary;
     b60:	8c 85       	ldd	r24, Y+12	; 0x0c
     b62:	89 83       	std	Y+1, r24	; 0x01
		//uart_puts("before talker address s write\r\n");
		gpib_cmd(controlString, 1);
     b64:	ce 01       	movw	r24, r28
     b66:	01 96       	adiw	r24, 0x01	; 1
     b68:	61 e0       	ldi	r22, 0x01	; 1
     b6a:	70 e0       	ldi	r23, 0x00	; 0
     b6c:	0e 94 c7 07 	call	0xf8e	; 0xf8e <gpib_cmd>
	}
	//uart_puts("after talker address write\r\n");
}
     b70:	2c 96       	adiw	r28, 0x0c	; 12
     b72:	0f b6       	in	r0, 0x3f	; 63
     b74:	f8 94       	cli
     b76:	de bf       	out	0x3e, r29	; 62
     b78:	0f be       	out	0x3f, r0	; 63
     b7a:	cd bf       	out	0x3d, r28	; 61
     b7c:	cf 91       	pop	r28
     b7e:	df 91       	pop	r29
     b80:	08 95       	ret

00000b82 <gpib_prepare_write>:

/**
 * Prepare partner for writing
 */
void gpib_prepare_write() {
     b82:	df 93       	push	r29
     b84:	cf 93       	push	r28
     b86:	cd b7       	in	r28, 0x3d	; 61
     b88:	de b7       	in	r29, 0x3e	; 62
     b8a:	2b 97       	sbiw	r28, 0x0b	; 11
     b8c:	0f b6       	in	r0, 0x3f	; 63
     b8e:	f8 94       	cli
     b90:	de bf       	out	0x3e, r29	; 62
     b92:	0f be       	out	0x3f, r0	; 63
     b94:	cd bf       	out	0x3d, r28	; 61
	uchar controlString[8];
	// send UNT and UNL commands (unlisten and untalk)
	gpib_untalkUnlisten();
     b96:	0e 94 2b 06 	call	0xc56	; 0xc56 <gpib_untalkUnlisten>

	// set device to listener mode
	uchar primary = address2ListenerAddress(gpib_get_partner_pad());
     b9a:	0e 94 40 0e 	call	0x1c80	; 0x1c80 <gpib_get_partner_pad>
     b9e:	80 5e       	subi	r24, 0xE0	; 224
     ba0:	8a 83       	std	Y+2, r24	; 0x02
	uchar secondary =
			(gpib_get_partner_sad() == ADDRESS_NOT_SET) ?
					ADDRESS_NOT_SET :
					secondaryAdressToAdressByte(gpib_get_partner_sad());
     ba2:	0e 94 49 0e 	call	0x1c92	; 0x1c92 <gpib_get_partner_sad>
     ba6:	8f 3f       	cpi	r24, 0xFF	; 255
     ba8:	31 f0       	breq	.+12     	; 0xbb6 <gpib_prepare_write+0x34>
     baa:	0e 94 49 0e 	call	0x1c92	; 0x1c92 <gpib_get_partner_sad>
     bae:	98 2f       	mov	r25, r24
     bb0:	90 66       	ori	r25, 0x60	; 96
     bb2:	9b 87       	std	Y+11, r25	; 0x0b
     bb4:	02 c0       	rjmp	.+4      	; 0xbba <gpib_prepare_write+0x38>
     bb6:	8f ef       	ldi	r24, 0xFF	; 255
     bb8:	8b 87       	std	Y+11, r24	; 0x0b
     bba:	9b 85       	ldd	r25, Y+11	; 0x0b
     bbc:	99 83       	std	Y+1, r25	; 0x01
	gpib_send_address(primary, secondary);
     bbe:	8a 81       	ldd	r24, Y+2	; 0x02
     bc0:	69 81       	ldd	r22, Y+1	; 0x01
     bc2:	0e 94 99 05 	call	0xb32	; 0xb32 <gpib_send_address>

	// set myself (controller) to talker mode
	controlString[0] = address2TalkerAddress(gpib_get_address());
     bc6:	0e 94 52 0e 	call	0x1ca4	; 0x1ca4 <gpib_get_address>
     bca:	80 5c       	subi	r24, 0xC0	; 192
     bcc:	8b 83       	std	Y+3, r24	; 0x03
	gpib_cmd(controlString, 1);
     bce:	ce 01       	movw	r24, r28
     bd0:	03 96       	adiw	r24, 0x03	; 3
     bd2:	61 e0       	ldi	r22, 0x01	; 1
     bd4:	70 e0       	ldi	r23, 0x00	; 0
     bd6:	0e 94 c7 07 	call	0xf8e	; 0xf8e <gpib_cmd>
}
     bda:	2b 96       	adiw	r28, 0x0b	; 11
     bdc:	0f b6       	in	r0, 0x3f	; 63
     bde:	f8 94       	cli
     be0:	de bf       	out	0x3e, r29	; 62
     be2:	0f be       	out	0x3f, r0	; 63
     be4:	cd bf       	out	0x3d, r28	; 61
     be6:	cf 91       	pop	r28
     be8:	df 91       	pop	r29
     bea:	08 95       	ret

00000bec <gpib_prepare_read>:

/**
 * Prepare partner for writing
 */
void gpib_prepare_read() {
     bec:	df 93       	push	r29
     bee:	cf 93       	push	r28
     bf0:	cd b7       	in	r28, 0x3d	; 61
     bf2:	de b7       	in	r29, 0x3e	; 62
     bf4:	2b 97       	sbiw	r28, 0x0b	; 11
     bf6:	0f b6       	in	r0, 0x3f	; 63
     bf8:	f8 94       	cli
     bfa:	de bf       	out	0x3e, r29	; 62
     bfc:	0f be       	out	0x3f, r0	; 63
     bfe:	cd bf       	out	0x3d, r28	; 61
	uchar controlString[8];
	// untalk/unlisten all partners
	gpib_untalkUnlisten();
     c00:	0e 94 2b 06 	call	0xc56	; 0xc56 <gpib_untalkUnlisten>

	// set myself (controller) to listener mode
	controlString[0] = address2ListenerAddress(gpib_get_address());
     c04:	0e 94 52 0e 	call	0x1ca4	; 0x1ca4 <gpib_get_address>
     c08:	80 5e       	subi	r24, 0xE0	; 224
     c0a:	8b 83       	std	Y+3, r24	; 0x03
	gpib_cmd(controlString, 1);
     c0c:	ce 01       	movw	r24, r28
     c0e:	03 96       	adiw	r24, 0x03	; 3
     c10:	61 e0       	ldi	r22, 0x01	; 1
     c12:	70 e0       	ldi	r23, 0x00	; 0
     c14:	0e 94 c7 07 	call	0xf8e	; 0xf8e <gpib_cmd>

	// set device to talker mode
	uchar primary = address2TalkerAddress(gpib_get_partner_pad());
     c18:	0e 94 40 0e 	call	0x1c80	; 0x1c80 <gpib_get_partner_pad>
     c1c:	80 5c       	subi	r24, 0xC0	; 192
     c1e:	8a 83       	std	Y+2, r24	; 0x02
	uchar secondary =
			(gpib_get_partner_sad() == ADDRESS_NOT_SET) ?
					ADDRESS_NOT_SET :
					secondaryAdressToAdressByte(gpib_get_partner_sad());
     c20:	0e 94 49 0e 	call	0x1c92	; 0x1c92 <gpib_get_partner_sad>
     c24:	8f 3f       	cpi	r24, 0xFF	; 255
     c26:	31 f0       	breq	.+12     	; 0xc34 <gpib_prepare_read+0x48>
     c28:	0e 94 49 0e 	call	0x1c92	; 0x1c92 <gpib_get_partner_sad>
     c2c:	98 2f       	mov	r25, r24
     c2e:	90 66       	ori	r25, 0x60	; 96
     c30:	9b 87       	std	Y+11, r25	; 0x0b
     c32:	02 c0       	rjmp	.+4      	; 0xc38 <gpib_prepare_read+0x4c>
     c34:	8f ef       	ldi	r24, 0xFF	; 255
     c36:	8b 87       	std	Y+11, r24	; 0x0b
     c38:	9b 85       	ldd	r25, Y+11	; 0x0b
     c3a:	99 83       	std	Y+1, r25	; 0x01
	gpib_send_address(primary, secondary);
     c3c:	8a 81       	ldd	r24, Y+2	; 0x02
     c3e:	69 81       	ldd	r22, Y+1	; 0x01
     c40:	0e 94 99 05 	call	0xb32	; 0xb32 <gpib_send_address>
}
     c44:	2b 96       	adiw	r28, 0x0b	; 11
     c46:	0f b6       	in	r0, 0x3f	; 63
     c48:	f8 94       	cli
     c4a:	de bf       	out	0x3e, r29	; 62
     c4c:	0f be       	out	0x3f, r0	; 63
     c4e:	cd bf       	out	0x3d, r28	; 61
     c50:	cf 91       	pop	r28
     c52:	df 91       	pop	r29
     c54:	08 95       	ret

00000c56 <gpib_untalkUnlisten>:

/**
 * Untalk / unlisten all partners on bus.
 */
void gpib_untalkUnlisten() {
     c56:	df 93       	push	r29
     c58:	cf 93       	push	r28
     c5a:	cd b7       	in	r28, 0x3d	; 61
     c5c:	de b7       	in	r29, 0x3e	; 62
     c5e:	28 97       	sbiw	r28, 0x08	; 8
     c60:	0f b6       	in	r0, 0x3f	; 63
     c62:	f8 94       	cli
     c64:	de bf       	out	0x3e, r29	; 62
     c66:	0f be       	out	0x3f, r0	; 63
     c68:	cd bf       	out	0x3d, r28	; 61
	uchar controlString[8];
	// send UNT and UNL commands (unlisten and untalk)
	// effect: all talker stop talking and all listeners stop listening
	controlString[0] = G_CMD_UNT;
     c6a:	8f e5       	ldi	r24, 0x5F	; 95
     c6c:	89 83       	std	Y+1, r24	; 0x01
	gpib_cmd(controlString, 1);
     c6e:	ce 01       	movw	r24, r28
     c70:	01 96       	adiw	r24, 0x01	; 1
     c72:	61 e0       	ldi	r22, 0x01	; 1
     c74:	70 e0       	ldi	r23, 0x00	; 0
     c76:	0e 94 c7 07 	call	0xf8e	; 0xf8e <gpib_cmd>
	controlString[0] = G_CMD_UNL;
     c7a:	8f e3       	ldi	r24, 0x3F	; 63
     c7c:	89 83       	std	Y+1, r24	; 0x01
	gpib_cmd(controlString, 1);
     c7e:	ce 01       	movw	r24, r28
     c80:	01 96       	adiw	r24, 0x01	; 1
     c82:	61 e0       	ldi	r22, 0x01	; 1
     c84:	70 e0       	ldi	r23, 0x00	; 0
     c86:	0e 94 c7 07 	call	0xf8e	; 0xf8e <gpib_cmd>
}
     c8a:	28 96       	adiw	r28, 0x08	; 8
     c8c:	0f b6       	in	r0, 0x3f	; 63
     c8e:	f8 94       	cli
     c90:	de bf       	out	0x3e, r29	; 62
     c92:	0f be       	out	0x3f, r0	; 63
     c94:	cd bf       	out	0x3d, r28	; 61
     c96:	cf 91       	pop	r28
     c98:	df 91       	pop	r29
     c9a:	08 95       	ret

00000c9c <gpib_receive>:
 *  \returns		On any error, 0xff is returned. in this case, the value of parameter *_byte is undefined.
 * 		Otherwise the value of the EOI signal line during read is returned. If EOI was assigned, a 0x01 is
 * 		returned. If EOI was not assigned, a 0x00 is returned. Assignment of EOI means that the talker
 * 		is sending the last character for this transmission.
 */
uchar gpib_receive(uchar* _byte) {
     c9c:	df 93       	push	r29
     c9e:	cf 93       	push	r28
     ca0:	00 d0       	rcall	.+0      	; 0xca2 <gpib_receive+0x6>
     ca2:	00 d0       	rcall	.+0      	; 0xca4 <gpib_receive+0x8>
     ca4:	00 d0       	rcall	.+0      	; 0xca6 <gpib_receive+0xa>
     ca6:	cd b7       	in	r28, 0x3d	; 61
     ca8:	de b7       	in	r29, 0x3e	; 62
     caa:	9e 83       	std	Y+6, r25	; 0x06
     cac:	8d 83       	std	Y+5, r24	; 0x05
	int timeout;
	uchar byte, eoi;
	cli();
     cae:	f8 94       	cli
	//uart_puts("\n\rgpib_receive()\n\r");
	// handshake: I have not accepted/completed the read so far
	assign_bit(DDRD, PORTD, G_NDAC);
     cb0:	a2 e3       	ldi	r26, 0x32	; 50
     cb2:	b0 e0       	ldi	r27, 0x00	; 0
     cb4:	e2 e3       	ldi	r30, 0x32	; 50
     cb6:	f0 e0       	ldi	r31, 0x00	; 0
     cb8:	80 81       	ld	r24, Z
     cba:	8f 7d       	andi	r24, 0xDF	; 223
     cbc:	8c 93       	st	X, r24
     cbe:	a1 e3       	ldi	r26, 0x31	; 49
     cc0:	b0 e0       	ldi	r27, 0x00	; 0
     cc2:	e1 e3       	ldi	r30, 0x31	; 49
     cc4:	f0 e0       	ldi	r31, 0x00	; 0
     cc6:	80 81       	ld	r24, Z
     cc8:	80 62       	ori	r24, 0x20	; 32
     cca:	8c 93       	st	X, r24
     ccc:	a2 e3       	ldi	r26, 0x32	; 50
     cce:	b0 e0       	ldi	r27, 0x00	; 0
     cd0:	e2 e3       	ldi	r30, 0x32	; 50
     cd2:	f0 e0       	ldi	r31, 0x00	; 0
     cd4:	80 81       	ld	r24, Z
     cd6:	8f 7d       	andi	r24, 0xDF	; 223
     cd8:	8c 93       	st	X, r24
	// handshake: release nrfd, means I am ready to receive some data
	release_bit(DDRD, PORTD, G_NRFD);
     cda:	a1 e3       	ldi	r26, 0x31	; 49
     cdc:	b0 e0       	ldi	r27, 0x00	; 0
     cde:	e1 e3       	ldi	r30, 0x31	; 49
     ce0:	f0 e0       	ldi	r31, 0x00	; 0
     ce2:	80 81       	ld	r24, Z
     ce4:	87 7f       	andi	r24, 0xF7	; 247
     ce6:	8c 93       	st	X, r24
     ce8:	a2 e3       	ldi	r26, 0x32	; 50
     cea:	b0 e0       	ldi	r27, 0x00	; 0
     cec:	e2 e3       	ldi	r30, 0x32	; 50
     cee:	f0 e0       	ldi	r31, 0x00	; 0
     cf0:	80 81       	ld	r24, Z
     cf2:	88 60       	ori	r24, 0x08	; 8
     cf4:	8c 93       	st	X, r24

	//gpib_info();

	// handshake: wait for data valid from talker (then DAV is asserted)
	s = 0;
     cf6:	10 92 b4 05 	sts	0x05B4, r1
			uart_puts("\n\rError: DAV timeout (1)\n\r");
			return 0xff;
		}
	}
#else
	loop_until_bit_is_clear(PIND,G_DAV);
     cfa:	e0 e3       	ldi	r30, 0x30	; 48
     cfc:	f0 e0       	ldi	r31, 0x00	; 0
     cfe:	80 81       	ld	r24, Z
     d00:	88 2f       	mov	r24, r24
     d02:	90 e0       	ldi	r25, 0x00	; 0
     d04:	84 70       	andi	r24, 0x04	; 4
     d06:	90 70       	andi	r25, 0x00	; 0
     d08:	00 97       	sbiw	r24, 0x00	; 0
     d0a:	b9 f7       	brne	.-18     	; 0xcfa <gpib_receive+0x5e>
#endif

	// handshake: assign NRFD, means I am busy now to read data
	assign_bit(DDRD, PORTD, G_NRFD);
     d0c:	a2 e3       	ldi	r26, 0x32	; 50
     d0e:	b0 e0       	ldi	r27, 0x00	; 0
     d10:	e2 e3       	ldi	r30, 0x32	; 50
     d12:	f0 e0       	ldi	r31, 0x00	; 0
     d14:	80 81       	ld	r24, Z
     d16:	87 7f       	andi	r24, 0xF7	; 247
     d18:	8c 93       	st	X, r24
     d1a:	a1 e3       	ldi	r26, 0x31	; 49
     d1c:	b0 e0       	ldi	r27, 0x00	; 0
     d1e:	e1 e3       	ldi	r30, 0x31	; 49
     d20:	f0 e0       	ldi	r31, 0x00	; 0
     d22:	80 81       	ld	r24, Z
     d24:	88 60       	ori	r24, 0x08	; 8
     d26:	8c 93       	st	X, r24
     d28:	a2 e3       	ldi	r26, 0x32	; 50
     d2a:	b0 e0       	ldi	r27, 0x00	; 0
     d2c:	e2 e3       	ldi	r30, 0x32	; 50
     d2e:	f0 e0       	ldi	r31, 0x00	; 0
     d30:	80 81       	ld	r24, Z
     d32:	87 7f       	andi	r24, 0xF7	; 247
     d34:	8c 93       	st	X, r24

	// read in data
	byte = PINA ^ 0xff;
     d36:	e9 e3       	ldi	r30, 0x39	; 57
     d38:	f0 e0       	ldi	r31, 0x00	; 0
     d3a:	80 81       	ld	r24, Z
     d3c:	80 95       	com	r24
     d3e:	8a 83       	std	Y+2, r24	; 0x02

	// check if last byte of transmission
	eoi = bit_is_clear(PIND, G_EOI);
     d40:	e0 e3       	ldi	r30, 0x30	; 48
     d42:	f0 e0       	ldi	r31, 0x00	; 0
     d44:	80 81       	ld	r24, Z
     d46:	88 2f       	mov	r24, r24
     d48:	90 e0       	ldi	r25, 0x00	; 0
     d4a:	80 71       	andi	r24, 0x10	; 16
     d4c:	90 70       	andi	r25, 0x00	; 0
     d4e:	19 82       	std	Y+1, r1	; 0x01
     d50:	00 97       	sbiw	r24, 0x00	; 0
     d52:	11 f4       	brne	.+4      	; 0xd58 <gpib_receive+0xbc>
     d54:	81 e0       	ldi	r24, 0x01	; 1
     d56:	89 83       	std	Y+1, r24	; 0x01

	// handshake: release ndac, means I have completed/accepted the read
	release_bit(DDRD, PORTD, G_NDAC);
     d58:	a1 e3       	ldi	r26, 0x31	; 49
     d5a:	b0 e0       	ldi	r27, 0x00	; 0
     d5c:	e1 e3       	ldi	r30, 0x31	; 49
     d5e:	f0 e0       	ldi	r31, 0x00	; 0
     d60:	80 81       	ld	r24, Z
     d62:	8f 7d       	andi	r24, 0xDF	; 223
     d64:	8c 93       	st	X, r24
     d66:	a2 e3       	ldi	r26, 0x32	; 50
     d68:	b0 e0       	ldi	r27, 0x00	; 0
     d6a:	e2 e3       	ldi	r30, 0x32	; 50
     d6c:	f0 e0       	ldi	r31, 0x00	; 0
     d6e:	80 81       	ld	r24, Z
     d70:	80 62       	ori	r24, 0x20	; 32
     d72:	8c 93       	st	X, r24
			uart_puts("\n\rError: DAV timeout (2)\n\r");
			return 0xff;
		}
	}
#else
	loop_until_bit_is_set(PIND,G_DAV);
     d74:	e0 e3       	ldi	r30, 0x30	; 48
     d76:	f0 e0       	ldi	r31, 0x00	; 0
     d78:	80 81       	ld	r24, Z
     d7a:	88 2f       	mov	r24, r24
     d7c:	90 e0       	ldi	r25, 0x00	; 0
     d7e:	84 70       	andi	r24, 0x04	; 4
     d80:	90 70       	andi	r25, 0x00	; 0
     d82:	00 97       	sbiw	r24, 0x00	; 0
     d84:	b9 f3       	breq	.-18     	; 0xd74 <gpib_receive+0xd8>
#endif

	*_byte = byte;
     d86:	ed 81       	ldd	r30, Y+5	; 0x05
     d88:	fe 81       	ldd	r31, Y+6	; 0x06
     d8a:	8a 81       	ldd	r24, Y+2	; 0x02
     d8c:	80 83       	st	Z, r24

	assign_bit(DDRD, PORTD, G_NDAC);
     d8e:	a2 e3       	ldi	r26, 0x32	; 50
     d90:	b0 e0       	ldi	r27, 0x00	; 0
     d92:	e2 e3       	ldi	r30, 0x32	; 50
     d94:	f0 e0       	ldi	r31, 0x00	; 0
     d96:	80 81       	ld	r24, Z
     d98:	8f 7d       	andi	r24, 0xDF	; 223
     d9a:	8c 93       	st	X, r24
     d9c:	a1 e3       	ldi	r26, 0x31	; 49
     d9e:	b0 e0       	ldi	r27, 0x00	; 0
     da0:	e1 e3       	ldi	r30, 0x31	; 49
     da2:	f0 e0       	ldi	r31, 0x00	; 0
     da4:	80 81       	ld	r24, Z
     da6:	80 62       	ori	r24, 0x20	; 32
     da8:	8c 93       	st	X, r24
     daa:	a2 e3       	ldi	r26, 0x32	; 50
     dac:	b0 e0       	ldi	r27, 0x00	; 0
     dae:	e2 e3       	ldi	r30, 0x32	; 50
     db0:	f0 e0       	ldi	r31, 0x00	; 0
     db2:	80 81       	ld	r24, Z
     db4:	8f 7d       	andi	r24, 0xDF	; 223
     db6:	8c 93       	st	X, r24
	sei();
     db8:	78 94       	sei
	return eoi;
     dba:	89 81       	ldd	r24, Y+1	; 0x01
}
     dbc:	26 96       	adiw	r28, 0x06	; 6
     dbe:	0f b6       	in	r0, 0x3f	; 63
     dc0:	f8 94       	cli
     dc2:	de bf       	out	0x3e, r29	; 62
     dc4:	0f be       	out	0x3f, r0	; 63
     dc6:	cd bf       	out	0x3d, r28	; 61
     dc8:	cf 91       	pop	r28
     dca:	df 91       	pop	r29
     dcc:	08 95       	ret

00000dce <gpib_read_until_eoi>:
#endif

/**
 * Reads the answer until EOI is detected (then e becomes true)
 */
void gpib_read_until_eoi(uint8_t machineOutput, uint8_t linebreak) {
     dce:	df 93       	push	r29
     dd0:	cf 93       	push	r28
     dd2:	00 d0       	rcall	.+0      	; 0xdd4 <gpib_read_until_eoi+0x6>
     dd4:	00 d0       	rcall	.+0      	; 0xdd6 <gpib_read_until_eoi+0x8>
     dd6:	00 d0       	rcall	.+0      	; 0xdd8 <gpib_read_until_eoi+0xa>
     dd8:	cd b7       	in	r28, 0x3d	; 61
     dda:	de b7       	in	r29, 0x3e	; 62
     ddc:	8c 83       	std	Y+4, r24	; 0x04
     dde:	6d 83       	std	Y+5, r22	; 0x05
	uchar b, e;
	uchar colptr = 0;
     de0:	19 82       	std	Y+1, r1	; 0x01

	if (controller.talks == 1) {
     de2:	80 91 59 04 	lds	r24, 0x0459
     de6:	81 30       	cpi	r24, 0x01	; 1
     de8:	21 f4       	brne	.+8      	; 0xdf2 <gpib_read_until_eoi+0x24>
		uart_puts("\n\rError: You shall not talk to yourself.\n\r");
     dea:	80 e6       	ldi	r24, 0x60	; 96
     dec:	90 e0       	ldi	r25, 0x00	; 0
     dee:	0e 94 88 17 	call	0x2f10	; 0x2f10 <uart_puts>
	do {
		// gpib bus receive
#ifdef FAKE_READ
		e = fake_receive(&b);
#else
		e = gpib_receive(&b);
     df2:	ce 01       	movw	r24, r28
     df4:	03 96       	adiw	r24, 0x03	; 3
     df6:	0e 94 4e 06 	call	0xc9c	; 0xc9c <gpib_receive>
     dfa:	8a 83       	std	Y+2, r24	; 0x02
#endif
		if (machineOutput && (e == 0xff)) {
     dfc:	8c 81       	ldd	r24, Y+4	; 0x04
     dfe:	88 23       	and	r24, r24
     e00:	41 f0       	breq	.+16     	; 0xe12 <gpib_read_until_eoi+0x44>
     e02:	8a 81       	ldd	r24, Y+2	; 0x02
     e04:	8f 3f       	cpi	r24, 0xFF	; 255
     e06:	29 f4       	brne	.+10     	; 0xe12 <gpib_read_until_eoi+0x44>
			uart_puts("[ERREOI]");
     e08:	8b e8       	ldi	r24, 0x8B	; 139
     e0a:	90 e0       	ldi	r25, 0x00	; 0
     e0c:	0e 94 88 17 	call	0x2f10	; 0x2f10 <uart_puts>
     e10:	1b c0       	rjmp	.+54     	; 0xe48 <gpib_read_until_eoi+0x7a>
			return;
		}
		// write out character
		uart_putc(b);
     e12:	8b 81       	ldd	r24, Y+3	; 0x03
     e14:	0e 94 61 17 	call	0x2ec2	; 0x2ec2 <uart_putc>

		if (linebreak && (colptr++ == linebreak)) {
     e18:	8d 81       	ldd	r24, Y+5	; 0x05
     e1a:	88 23       	and	r24, r24
     e1c:	91 f0       	breq	.+36     	; 0xe42 <gpib_read_until_eoi+0x74>
     e1e:	1e 82       	std	Y+6, r1	; 0x06
     e20:	99 81       	ldd	r25, Y+1	; 0x01
     e22:	8d 81       	ldd	r24, Y+5	; 0x05
     e24:	98 17       	cp	r25, r24
     e26:	11 f4       	brne	.+4      	; 0xe2c <gpib_read_until_eoi+0x5e>
     e28:	81 e0       	ldi	r24, 0x01	; 1
     e2a:	8e 83       	std	Y+6, r24	; 0x06
     e2c:	89 81       	ldd	r24, Y+1	; 0x01
     e2e:	8f 5f       	subi	r24, 0xFF	; 255
     e30:	89 83       	std	Y+1, r24	; 0x01
     e32:	8e 81       	ldd	r24, Y+6	; 0x06
     e34:	88 23       	and	r24, r24
     e36:	29 f0       	breq	.+10     	; 0xe42 <gpib_read_until_eoi+0x74>
			uart_puts_P("\n\r");
     e38:	84 e5       	ldi	r24, 0x54	; 84
     e3a:	90 e0       	ldi	r25, 0x00	; 0
     e3c:	0e 94 a5 17 	call	0x2f4a	; 0x2f4a <uart_puts_p>
			colptr = 0;
     e40:	19 82       	std	Y+1, r1	; 0x01
		}

	} while (!e);
     e42:	8a 81       	ldd	r24, Y+2	; 0x02
     e44:	88 23       	and	r24, r24
     e46:	a9 f2       	breq	.-86     	; 0xdf2 <gpib_read_until_eoi+0x24>
}
     e48:	26 96       	adiw	r28, 0x06	; 6
     e4a:	0f b6       	in	r0, 0x3f	; 63
     e4c:	f8 94       	cli
     e4e:	de bf       	out	0x3e, r29	; 62
     e50:	0f be       	out	0x3f, r0	; 63
     e52:	cd bf       	out	0x3d, r28	; 61
     e54:	cf 91       	pop	r28
     e56:	df 91       	pop	r29
     e58:	08 95       	ret

00000e5a <gpib_controller_assign>:
 * You have to change the initialization of the partner array according to your environment.
 * The partners-array is used by gpib_serial_poll() for looping over all existing devices.
 * 
 * \param address the address to be used by the controller. Usually 0x00.
 */
void gpib_controller_assign(uchar address) {
     e5a:	df 93       	push	r29
     e5c:	cf 93       	push	r28
     e5e:	0f 92       	push	r0
     e60:	cd b7       	in	r28, 0x3d	; 61
     e62:	de b7       	in	r29, 0x3e	; 62
     e64:	89 83       	std	Y+1, r24	; 0x01
	controller.myaddress = address;
     e66:	89 81       	ldd	r24, Y+1	; 0x01
     e68:	80 93 56 04 	sts	0x0456, r24
	controller.talks = 0;
     e6c:	10 92 59 04 	sts	0x0459, r1
	controller.partner.primary = ADDRESS_NOT_SET; // init default active partner
     e70:	8f ef       	ldi	r24, 0xFF	; 255
     e72:	80 93 57 04 	sts	0x0457, r24
	controller.partner.secondary = ADDRESS_NOT_SET;
     e76:	8f ef       	ldi	r24, 0xFF	; 255
     e78:	80 93 58 04 	sts	0x0458, r24
	controller.flavour = FLAVOUR_NONE;
     e7c:	10 92 5a 04 	sts	0x045A, r1
	/** clear list of partners */
	gpib_clear_partners();
     e80:	0e 94 71 0e 	call	0x1ce2	; 0x1ce2 <gpib_clear_partners>
	// set up initial state of bus
	assign_bit(DDRB, PORTB, G_IFC);
     e84:	a8 e3       	ldi	r26, 0x38	; 56
     e86:	b0 e0       	ldi	r27, 0x00	; 0
     e88:	e8 e3       	ldi	r30, 0x38	; 56
     e8a:	f0 e0       	ldi	r31, 0x00	; 0
     e8c:	80 81       	ld	r24, Z
     e8e:	8e 7f       	andi	r24, 0xFE	; 254
     e90:	8c 93       	st	X, r24
     e92:	a7 e3       	ldi	r26, 0x37	; 55
     e94:	b0 e0       	ldi	r27, 0x00	; 0
     e96:	e7 e3       	ldi	r30, 0x37	; 55
     e98:	f0 e0       	ldi	r31, 0x00	; 0
     e9a:	80 81       	ld	r24, Z
     e9c:	81 60       	ori	r24, 0x01	; 1
     e9e:	8c 93       	st	X, r24
     ea0:	a8 e3       	ldi	r26, 0x38	; 56
     ea2:	b0 e0       	ldi	r27, 0x00	; 0
     ea4:	e8 e3       	ldi	r30, 0x38	; 56
     ea6:	f0 e0       	ldi	r31, 0x00	; 0
     ea8:	80 81       	ld	r24, Z
     eaa:	8e 7f       	andi	r24, 0xFE	; 254
     eac:	8c 93       	st	X, r24
	delay_ms(200);
     eae:	88 ec       	ldi	r24, 0xC8	; 200
     eb0:	90 e0       	ldi	r25, 0x00	; 0
     eb2:	0e 94 0b 05 	call	0xa16	; 0xa16 <delay_ms>
	release_bit(DDRB, PORTB, G_IFC);
     eb6:	a7 e3       	ldi	r26, 0x37	; 55
     eb8:	b0 e0       	ldi	r27, 0x00	; 0
     eba:	e7 e3       	ldi	r30, 0x37	; 55
     ebc:	f0 e0       	ldi	r31, 0x00	; 0
     ebe:	80 81       	ld	r24, Z
     ec0:	8e 7f       	andi	r24, 0xFE	; 254
     ec2:	8c 93       	st	X, r24
     ec4:	a8 e3       	ldi	r26, 0x38	; 56
     ec6:	b0 e0       	ldi	r27, 0x00	; 0
     ec8:	e8 e3       	ldi	r30, 0x38	; 56
     eca:	f0 e0       	ldi	r31, 0x00	; 0
     ecc:	80 81       	ld	r24, Z
     ece:	81 60       	ori	r24, 0x01	; 1
     ed0:	8c 93       	st	X, r24
	// set up all devices for remote control
	assign_bit(DDRB, PORTB, G_REN);
     ed2:	a8 e3       	ldi	r26, 0x38	; 56
     ed4:	b0 e0       	ldi	r27, 0x00	; 0
     ed6:	e8 e3       	ldi	r30, 0x38	; 56
     ed8:	f0 e0       	ldi	r31, 0x00	; 0
     eda:	80 81       	ld	r24, Z
     edc:	8d 7f       	andi	r24, 0xFD	; 253
     ede:	8c 93       	st	X, r24
     ee0:	a7 e3       	ldi	r26, 0x37	; 55
     ee2:	b0 e0       	ldi	r27, 0x00	; 0
     ee4:	e7 e3       	ldi	r30, 0x37	; 55
     ee6:	f0 e0       	ldi	r31, 0x00	; 0
     ee8:	80 81       	ld	r24, Z
     eea:	82 60       	ori	r24, 0x02	; 2
     eec:	8c 93       	st	X, r24
     eee:	a8 e3       	ldi	r26, 0x38	; 56
     ef0:	b0 e0       	ldi	r27, 0x00	; 0
     ef2:	e8 e3       	ldi	r30, 0x38	; 56
     ef4:	f0 e0       	ldi	r31, 0x00	; 0
     ef6:	80 81       	ld	r24, Z
     ef8:	8d 7f       	andi	r24, 0xFD	; 253
     efa:	8c 93       	st	X, r24

	// DCL - device clear for all devices on bus
	cmd_buf[0] = G_CMD_DCL;
     efc:	84 e1       	ldi	r24, 0x14	; 20
     efe:	80 93 ff 04 	sts	0x04FF, r24
	gpib_cmd(cmd_buf, 1);
     f02:	8f ef       	ldi	r24, 0xFF	; 255
     f04:	94 e0       	ldi	r25, 0x04	; 4
     f06:	61 e0       	ldi	r22, 0x01	; 1
     f08:	70 e0       	ldi	r23, 0x00	; 0
     f0a:	0e 94 c7 07 	call	0xf8e	; 0xf8e <gpib_cmd>
}
     f0e:	0f 90       	pop	r0
     f10:	cf 91       	pop	r28
     f12:	df 91       	pop	r29
     f14:	08 95       	ret

00000f16 <gpib_controller_release>:

/**
 * Release bus 
 */
void gpib_controller_release(void) {
     f16:	df 93       	push	r29
     f18:	cf 93       	push	r28
     f1a:	cd b7       	in	r28, 0x3d	; 61
     f1c:	de b7       	in	r29, 0x3e	; 62
	// set up initial state of bus
	assign_bit(DDRB, PORTB, G_IFC);
     f1e:	a8 e3       	ldi	r26, 0x38	; 56
     f20:	b0 e0       	ldi	r27, 0x00	; 0
     f22:	e8 e3       	ldi	r30, 0x38	; 56
     f24:	f0 e0       	ldi	r31, 0x00	; 0
     f26:	80 81       	ld	r24, Z
     f28:	8e 7f       	andi	r24, 0xFE	; 254
     f2a:	8c 93       	st	X, r24
     f2c:	a7 e3       	ldi	r26, 0x37	; 55
     f2e:	b0 e0       	ldi	r27, 0x00	; 0
     f30:	e7 e3       	ldi	r30, 0x37	; 55
     f32:	f0 e0       	ldi	r31, 0x00	; 0
     f34:	80 81       	ld	r24, Z
     f36:	81 60       	ori	r24, 0x01	; 1
     f38:	8c 93       	st	X, r24
     f3a:	a8 e3       	ldi	r26, 0x38	; 56
     f3c:	b0 e0       	ldi	r27, 0x00	; 0
     f3e:	e8 e3       	ldi	r30, 0x38	; 56
     f40:	f0 e0       	ldi	r31, 0x00	; 0
     f42:	80 81       	ld	r24, Z
     f44:	8e 7f       	andi	r24, 0xFE	; 254
     f46:	8c 93       	st	X, r24
	delay_ms(200);
     f48:	88 ec       	ldi	r24, 0xC8	; 200
     f4a:	90 e0       	ldi	r25, 0x00	; 0
     f4c:	0e 94 0b 05 	call	0xa16	; 0xa16 <delay_ms>
	release_bit(DDRB, PORTB, G_IFC);
     f50:	a7 e3       	ldi	r26, 0x37	; 55
     f52:	b0 e0       	ldi	r27, 0x00	; 0
     f54:	e7 e3       	ldi	r30, 0x37	; 55
     f56:	f0 e0       	ldi	r31, 0x00	; 0
     f58:	80 81       	ld	r24, Z
     f5a:	8e 7f       	andi	r24, 0xFE	; 254
     f5c:	8c 93       	st	X, r24
     f5e:	a8 e3       	ldi	r26, 0x38	; 56
     f60:	b0 e0       	ldi	r27, 0x00	; 0
     f62:	e8 e3       	ldi	r30, 0x38	; 56
     f64:	f0 e0       	ldi	r31, 0x00	; 0
     f66:	80 81       	ld	r24, Z
     f68:	81 60       	ori	r24, 0x01	; 1
     f6a:	8c 93       	st	X, r24
	// set up all devices for local control
	release_bit(DDRB, PORTB, G_REN);
     f6c:	a7 e3       	ldi	r26, 0x37	; 55
     f6e:	b0 e0       	ldi	r27, 0x00	; 0
     f70:	e7 e3       	ldi	r30, 0x37	; 55
     f72:	f0 e0       	ldi	r31, 0x00	; 0
     f74:	80 81       	ld	r24, Z
     f76:	8d 7f       	andi	r24, 0xFD	; 253
     f78:	8c 93       	st	X, r24
     f7a:	a8 e3       	ldi	r26, 0x38	; 56
     f7c:	b0 e0       	ldi	r27, 0x00	; 0
     f7e:	e8 e3       	ldi	r30, 0x38	; 56
     f80:	f0 e0       	ldi	r31, 0x00	; 0
     f82:	80 81       	ld	r24, Z
     f84:	82 60       	ori	r24, 0x02	; 2
     f86:	8c 93       	st	X, r24
}
     f88:	cf 91       	pop	r28
     f8a:	df 91       	pop	r29
     f8c:	08 95       	ret

00000f8e <gpib_cmd>:
 * \param bytes byte array containing bytes to be send
 * \param length length of valid bytes in byte array or zero.
 * for binary data, lenght must be defined. For strings, length can be set to zero. Then the length of
 * the string is calculated internally.
 */
uchar gpib_cmd(uchar *bytes, int length) {
     f8e:	df 93       	push	r29
     f90:	cf 93       	push	r28
     f92:	cd b7       	in	r28, 0x3d	; 61
     f94:	de b7       	in	r29, 0x3e	; 62
     f96:	2b 97       	sbiw	r28, 0x0b	; 11
     f98:	0f b6       	in	r0, 0x3f	; 63
     f9a:	f8 94       	cli
     f9c:	de bf       	out	0x3e, r29	; 62
     f9e:	0f be       	out	0x3f, r0	; 63
     fa0:	cd bf       	out	0x3d, r28	; 61
     fa2:	9f 83       	std	Y+7, r25	; 0x07
     fa4:	8e 83       	std	Y+6, r24	; 0x06
     fa6:	79 87       	std	Y+9, r23	; 0x09
     fa8:	68 87       	std	Y+8, r22	; 0x08
	uchar c;
	int i;
	// set attention arg true for commands
	uchar attention = 1;
     faa:	81 e0       	ldi	r24, 0x01	; 1
     fac:	8a 83       	std	Y+2, r24	; 0x02

	gpib_write_prologue(attention);
     fae:	8a 81       	ldd	r24, Y+2	; 0x02
     fb0:	0e 94 23 08 	call	0x1046	; 0x1046 <gpib_write_prologue>

	if (length == 0) {
     fb4:	88 85       	ldd	r24, Y+8	; 0x08
     fb6:	99 85       	ldd	r25, Y+9	; 0x09
     fb8:	00 97       	sbiw	r24, 0x00	; 0
     fba:	31 f4       	brne	.+12     	; 0xfc8 <gpib_cmd+0x3a>
		// length==0 means this is a common C string, null-terminated.
		// then, length can be easily calculated
		length = strlen((char*) bytes);
     fbc:	8e 81       	ldd	r24, Y+6	; 0x06
     fbe:	9f 81       	ldd	r25, Y+7	; 0x07
     fc0:	0e 94 04 02 	call	0x408	; 0x408 <strlen>
     fc4:	99 87       	std	Y+9, r25	; 0x09
     fc6:	88 87       	std	Y+8, r24	; 0x08
		sprintf(buf, "gpib_write: 0x%02x\n\r", bytes[0]);
		uart_puts((char*) buf);
	}
#endif

	for (i = 0; i < length; i++) {
     fc8:	1c 82       	std	Y+4, r1	; 0x04
     fca:	1b 82       	std	Y+3, r1	; 0x03
     fcc:	28 c0       	rjmp	.+80     	; 0x101e <gpib_cmd+0x90>
		// put data on bus
		c = bytes[i];
     fce:	2b 81       	ldd	r18, Y+3	; 0x03
     fd0:	3c 81       	ldd	r19, Y+4	; 0x04
     fd2:	8e 81       	ldd	r24, Y+6	; 0x06
     fd4:	9f 81       	ldd	r25, Y+7	; 0x07
     fd6:	fc 01       	movw	r30, r24
     fd8:	e2 0f       	add	r30, r18
     fda:	f3 1f       	adc	r31, r19
     fdc:	80 81       	ld	r24, Z
     fde:	8d 83       	std	Y+5, r24	; 0x05
		//sprintf( buf, "char: %c\n\r", c );
		//uart_puts(buf);

		uchar isLastByte = (i == length - 1) && !attention;
     fe0:	88 85       	ldd	r24, Y+8	; 0x08
     fe2:	99 85       	ldd	r25, Y+9	; 0x09
     fe4:	9c 01       	movw	r18, r24
     fe6:	21 50       	subi	r18, 0x01	; 1
     fe8:	30 40       	sbci	r19, 0x00	; 0
     fea:	8b 81       	ldd	r24, Y+3	; 0x03
     fec:	9c 81       	ldd	r25, Y+4	; 0x04
     fee:	28 17       	cp	r18, r24
     ff0:	39 07       	cpc	r19, r25
     ff2:	41 f4       	brne	.+16     	; 0x1004 <gpib_cmd+0x76>
     ff4:	8a 81       	ldd	r24, Y+2	; 0x02
     ff6:	88 23       	and	r24, r24
     ff8:	29 f4       	brne	.+10     	; 0x1004 <gpib_cmd+0x76>
     ffa:	81 e0       	ldi	r24, 0x01	; 1
     ffc:	90 e0       	ldi	r25, 0x00	; 0
     ffe:	9b 87       	std	Y+11, r25	; 0x0b
    1000:	8a 87       	std	Y+10, r24	; 0x0a
    1002:	02 c0       	rjmp	.+4      	; 0x1008 <gpib_cmd+0x7a>
    1004:	1b 86       	std	Y+11, r1	; 0x0b
    1006:	1a 86       	std	Y+10, r1	; 0x0a
    1008:	9a 85       	ldd	r25, Y+10	; 0x0a
    100a:	99 83       	std	Y+1, r25	; 0x01
		gpib_write_byte(c, isLastByte);
    100c:	8d 81       	ldd	r24, Y+5	; 0x05
    100e:	69 81       	ldd	r22, Y+1	; 0x01
    1010:	0e 94 dc 08 	call	0x11b8	; 0x11b8 <gpib_write_byte>
		sprintf(buf, "gpib_write: 0x%02x\n\r", bytes[0]);
		uart_puts((char*) buf);
	}
#endif

	for (i = 0; i < length; i++) {
    1014:	8b 81       	ldd	r24, Y+3	; 0x03
    1016:	9c 81       	ldd	r25, Y+4	; 0x04
    1018:	01 96       	adiw	r24, 0x01	; 1
    101a:	9c 83       	std	Y+4, r25	; 0x04
    101c:	8b 83       	std	Y+3, r24	; 0x03
    101e:	2b 81       	ldd	r18, Y+3	; 0x03
    1020:	3c 81       	ldd	r19, Y+4	; 0x04
    1022:	88 85       	ldd	r24, Y+8	; 0x08
    1024:	99 85       	ldd	r25, Y+9	; 0x09
    1026:	28 17       	cp	r18, r24
    1028:	39 07       	cpc	r19, r25
    102a:	8c f2       	brlt	.-94     	; 0xfce <gpib_cmd+0x40>

		uchar isLastByte = (i == length - 1) && !attention;
		gpib_write_byte(c, isLastByte);
	}

	gpib_write_epilogue(attention);
    102c:	8a 81       	ldd	r24, Y+2	; 0x02
    102e:	0e 94 72 08 	call	0x10e4	; 0x10e4 <gpib_write_epilogue>

	return 0x00;
    1032:	80 e0       	ldi	r24, 0x00	; 0
}
    1034:	2b 96       	adiw	r28, 0x0b	; 11
    1036:	0f b6       	in	r0, 0x3f	; 63
    1038:	f8 94       	cli
    103a:	de bf       	out	0x3e, r29	; 62
    103c:	0f be       	out	0x3f, r0	; 63
    103e:	cd bf       	out	0x3d, r28	; 61
    1040:	cf 91       	pop	r28
    1042:	df 91       	pop	r29
    1044:	08 95       	ret

00001046 <gpib_write_prologue>:

/**
 * Emits prologue before writing to a listener.
 *
 */
void gpib_write_prologue(uchar attention) {
    1046:	df 93       	push	r29
    1048:	cf 93       	push	r28
    104a:	0f 92       	push	r0
    104c:	cd b7       	in	r28, 0x3d	; 61
    104e:	de b7       	in	r29, 0x3e	; 62
    1050:	89 83       	std	Y+1, r24	; 0x01
	// set talks state. This is used by ISR to recognize own talk
	// (controller must not talk to itself and must not take part in listener handshake when talking)
	controller.talks = 1;
    1052:	81 e0       	ldi	r24, 0x01	; 1
    1054:	80 93 59 04 	sts	0x0459, r24
	if (attention) {
    1058:	89 81       	ldd	r24, Y+1	; 0x01
    105a:	88 23       	and	r24, r24
    105c:	a9 f0       	breq	.+42     	; 0x1088 <gpib_write_prologue+0x42>
		//uart_puts("\n\rgpib_controller_write()\n\r");
		// assign ATN for commands
		assign_bit(DDRD, PORTD, G_ATN);
    105e:	a2 e3       	ldi	r26, 0x32	; 50
    1060:	b0 e0       	ldi	r27, 0x00	; 0
    1062:	e2 e3       	ldi	r30, 0x32	; 50
    1064:	f0 e0       	ldi	r31, 0x00	; 0
    1066:	80 81       	ld	r24, Z
    1068:	8f 77       	andi	r24, 0x7F	; 127
    106a:	8c 93       	st	X, r24
    106c:	a1 e3       	ldi	r26, 0x31	; 49
    106e:	b0 e0       	ldi	r27, 0x00	; 0
    1070:	e1 e3       	ldi	r30, 0x31	; 49
    1072:	f0 e0       	ldi	r31, 0x00	; 0
    1074:	80 81       	ld	r24, Z
    1076:	80 68       	ori	r24, 0x80	; 128
    1078:	8c 93       	st	X, r24
    107a:	a2 e3       	ldi	r26, 0x32	; 50
    107c:	b0 e0       	ldi	r27, 0x00	; 0
    107e:	e2 e3       	ldi	r30, 0x32	; 50
    1080:	f0 e0       	ldi	r31, 0x00	; 0
    1082:	80 81       	ld	r24, Z
    1084:	8f 77       	andi	r24, 0x7F	; 127
    1086:	8c 93       	st	X, r24
	}
	// release EOI during transmission
	release_bit(DDRD, PORTD, G_EOI);
    1088:	a1 e3       	ldi	r26, 0x31	; 49
    108a:	b0 e0       	ldi	r27, 0x00	; 0
    108c:	e1 e3       	ldi	r30, 0x31	; 49
    108e:	f0 e0       	ldi	r31, 0x00	; 0
    1090:	80 81       	ld	r24, Z
    1092:	8f 7e       	andi	r24, 0xEF	; 239
    1094:	8c 93       	st	X, r24
    1096:	a2 e3       	ldi	r26, 0x32	; 50
    1098:	b0 e0       	ldi	r27, 0x00	; 0
    109a:	e2 e3       	ldi	r30, 0x32	; 50
    109c:	f0 e0       	ldi	r31, 0x00	; 0
    109e:	80 81       	ld	r24, Z
    10a0:	80 61       	ori	r24, 0x10	; 16
    10a2:	8c 93       	st	X, r24
	// release DAV, data not valid anymore
	release_bit(DDRD, PORTD, G_DAV);
    10a4:	a1 e3       	ldi	r26, 0x31	; 49
    10a6:	b0 e0       	ldi	r27, 0x00	; 0
    10a8:	e1 e3       	ldi	r30, 0x31	; 49
    10aa:	f0 e0       	ldi	r31, 0x00	; 0
    10ac:	80 81       	ld	r24, Z
    10ae:	8b 7f       	andi	r24, 0xFB	; 251
    10b0:	8c 93       	st	X, r24
    10b2:	a2 e3       	ldi	r26, 0x32	; 50
    10b4:	b0 e0       	ldi	r27, 0x00	; 0
    10b6:	e2 e3       	ldi	r30, 0x32	; 50
    10b8:	f0 e0       	ldi	r31, 0x00	; 0
    10ba:	80 81       	ld	r24, Z
    10bc:	84 60       	ori	r24, 0x04	; 4
    10be:	8c 93       	st	X, r24
	// release NRFD (just to be sure)
	release_bit(DDRD, PORTD, G_NRFD);
    10c0:	a1 e3       	ldi	r26, 0x31	; 49
    10c2:	b0 e0       	ldi	r27, 0x00	; 0
    10c4:	e1 e3       	ldi	r30, 0x31	; 49
    10c6:	f0 e0       	ldi	r31, 0x00	; 0
    10c8:	80 81       	ld	r24, Z
    10ca:	87 7f       	andi	r24, 0xF7	; 247
    10cc:	8c 93       	st	X, r24
    10ce:	a2 e3       	ldi	r26, 0x32	; 50
    10d0:	b0 e0       	ldi	r27, 0x00	; 0
    10d2:	e2 e3       	ldi	r30, 0x32	; 50
    10d4:	f0 e0       	ldi	r31, 0x00	; 0
    10d6:	80 81       	ld	r24, Z
    10d8:	88 60       	ori	r24, 0x08	; 8
    10da:	8c 93       	st	X, r24
}
    10dc:	0f 90       	pop	r0
    10de:	cf 91       	pop	r28
    10e0:	df 91       	pop	r29
    10e2:	08 95       	ret

000010e4 <gpib_write_epilogue>:

/**
 * Emits epilogue after writing to a listener.
 *
 */
void gpib_write_epilogue(uchar attention) {
    10e4:	df 93       	push	r29
    10e6:	cf 93       	push	r28
    10e8:	0f 92       	push	r0
    10ea:	cd b7       	in	r28, 0x3d	; 61
    10ec:	de b7       	in	r29, 0x3e	; 62
    10ee:	89 83       	std	Y+1, r24	; 0x01
	if (attention) {
    10f0:	89 81       	ldd	r24, Y+1	; 0x01
    10f2:	88 23       	and	r24, r24
    10f4:	71 f0       	breq	.+28     	; 0x1112 <gpib_write_epilogue+0x2e>
		// assign ATN for commands
		release_bit(DDRD, PORTD, G_ATN);
    10f6:	a1 e3       	ldi	r26, 0x31	; 49
    10f8:	b0 e0       	ldi	r27, 0x00	; 0
    10fa:	e1 e3       	ldi	r30, 0x31	; 49
    10fc:	f0 e0       	ldi	r31, 0x00	; 0
    10fe:	80 81       	ld	r24, Z
    1100:	8f 77       	andi	r24, 0x7F	; 127
    1102:	8c 93       	st	X, r24
    1104:	a2 e3       	ldi	r26, 0x32	; 50
    1106:	b0 e0       	ldi	r27, 0x00	; 0
    1108:	e2 e3       	ldi	r30, 0x32	; 50
    110a:	f0 e0       	ldi	r31, 0x00	; 0
    110c:	80 81       	ld	r24, Z
    110e:	80 68       	ori	r24, 0x80	; 128
    1110:	8c 93       	st	X, r24
	}
	// clear talk state.Controller does not talk anymore.
	controller.talks = 0;
    1112:	10 92 59 04 	sts	0x0459, r1
}
    1116:	0f 90       	pop	r0
    1118:	cf 91       	pop	r28
    111a:	df 91       	pop	r29
    111c:	08 95       	ret

0000111e <gpib_write_command>:
 * - prefix with GPIB write prologue
 * - the string
 * - postfix with GPIB epilogue
 * - postfix that untalks/unlistens all partners
 */
void gpib_write_command(uchar *s) {
    111e:	df 93       	push	r29
    1120:	cf 93       	push	r28
    1122:	00 d0       	rcall	.+0      	; 0x1124 <gpib_write_command+0x6>
    1124:	cd b7       	in	r28, 0x3d	; 61
    1126:	de b7       	in	r29, 0x3e	; 62
    1128:	9a 83       	std	Y+2, r25	; 0x02
    112a:	89 83       	std	Y+1, r24	; 0x01
	gpib_prepare_write();
    112c:	0e 94 c1 05 	call	0xb82	; 0xb82 <gpib_prepare_write>
	gpib_write_prologue(0);
    1130:	80 e0       	ldi	r24, 0x00	; 0
    1132:	0e 94 23 08 	call	0x1046	; 0x1046 <gpib_write_prologue>
	gpib_write_string(s);
    1136:	89 81       	ldd	r24, Y+1	; 0x01
    1138:	9a 81       	ldd	r25, Y+2	; 0x02
    113a:	0e 94 ad 08 	call	0x115a	; 0x115a <gpib_write_string>
	gpib_write_byte(ASCII_CODE_CR, 1);
    113e:	8d e0       	ldi	r24, 0x0D	; 13
    1140:	61 e0       	ldi	r22, 0x01	; 1
    1142:	0e 94 dc 08 	call	0x11b8	; 0x11b8 <gpib_write_byte>
	gpib_write_epilogue(0);
    1146:	80 e0       	ldi	r24, 0x00	; 0
    1148:	0e 94 72 08 	call	0x10e4	; 0x10e4 <gpib_write_epilogue>
	gpib_untalkUnlisten();
    114c:	0e 94 2b 06 	call	0xc56	; 0xc56 <gpib_untalkUnlisten>
}
    1150:	0f 90       	pop	r0
    1152:	0f 90       	pop	r0
    1154:	cf 91       	pop	r28
    1156:	df 91       	pop	r29
    1158:	08 95       	ret

0000115a <gpib_write_string>:

/**
 * Write string. Only the raw string is written, no prefix and no postfix.
 */
void gpib_write_string(uchar *s) {
    115a:	0f 93       	push	r16
    115c:	1f 93       	push	r17
    115e:	df 93       	push	r29
    1160:	cf 93       	push	r28
    1162:	00 d0       	rcall	.+0      	; 0x1164 <gpib_write_string+0xa>
    1164:	00 d0       	rcall	.+0      	; 0x1166 <gpib_write_string+0xc>
    1166:	cd b7       	in	r28, 0x3d	; 61
    1168:	de b7       	in	r29, 0x3e	; 62
    116a:	9c 83       	std	Y+4, r25	; 0x04
    116c:	8b 83       	std	Y+3, r24	; 0x03
	for (int i = 0; i < strlen(s); i++) {
    116e:	1a 82       	std	Y+2, r1	; 0x02
    1170:	19 82       	std	Y+1, r1	; 0x01
    1172:	10 c0       	rjmp	.+32     	; 0x1194 <gpib_write_string+0x3a>
		gpib_write_byte(s[i], 0);
    1174:	29 81       	ldd	r18, Y+1	; 0x01
    1176:	3a 81       	ldd	r19, Y+2	; 0x02
    1178:	8b 81       	ldd	r24, Y+3	; 0x03
    117a:	9c 81       	ldd	r25, Y+4	; 0x04
    117c:	fc 01       	movw	r30, r24
    117e:	e2 0f       	add	r30, r18
    1180:	f3 1f       	adc	r31, r19
    1182:	80 81       	ld	r24, Z
    1184:	60 e0       	ldi	r22, 0x00	; 0
    1186:	0e 94 dc 08 	call	0x11b8	; 0x11b8 <gpib_write_byte>

/**
 * Write string. Only the raw string is written, no prefix and no postfix.
 */
void gpib_write_string(uchar *s) {
	for (int i = 0; i < strlen(s); i++) {
    118a:	89 81       	ldd	r24, Y+1	; 0x01
    118c:	9a 81       	ldd	r25, Y+2	; 0x02
    118e:	01 96       	adiw	r24, 0x01	; 1
    1190:	9a 83       	std	Y+2, r25	; 0x02
    1192:	89 83       	std	Y+1, r24	; 0x01
    1194:	09 81       	ldd	r16, Y+1	; 0x01
    1196:	1a 81       	ldd	r17, Y+2	; 0x02
    1198:	8b 81       	ldd	r24, Y+3	; 0x03
    119a:	9c 81       	ldd	r25, Y+4	; 0x04
    119c:	0e 94 04 02 	call	0x408	; 0x408 <strlen>
    11a0:	08 17       	cp	r16, r24
    11a2:	19 07       	cpc	r17, r25
    11a4:	38 f3       	brcs	.-50     	; 0x1174 <gpib_write_string+0x1a>
		gpib_write_byte(s[i], 0);
	}
}
    11a6:	0f 90       	pop	r0
    11a8:	0f 90       	pop	r0
    11aa:	0f 90       	pop	r0
    11ac:	0f 90       	pop	r0
    11ae:	cf 91       	pop	r28
    11b0:	df 91       	pop	r29
    11b2:	1f 91       	pop	r17
    11b4:	0f 91       	pop	r16
    11b6:	08 95       	ret

000011b8 <gpib_write_byte>:

/**
 * Emits single byte to GPIB port pins.
 */
uchar gpib_write_byte(uchar c, uchar isLastByte) {
    11b8:	df 93       	push	r29
    11ba:	cf 93       	push	r28
    11bc:	00 d0       	rcall	.+0      	; 0x11be <gpib_write_byte+0x6>
    11be:	00 d0       	rcall	.+0      	; 0x11c0 <gpib_write_byte+0x8>
    11c0:	0f 92       	push	r0
    11c2:	cd b7       	in	r28, 0x3d	; 61
    11c4:	de b7       	in	r29, 0x3e	; 62
    11c6:	8b 83       	std	Y+3, r24	; 0x03
    11c8:	6c 83       	std	Y+4, r22	; 0x04
	int timeout;

	// wait for NDAC assign from all listeners
	release_bit(DDRD, PORTD, G_NDAC);
    11ca:	a1 e3       	ldi	r26, 0x31	; 49
    11cc:	b0 e0       	ldi	r27, 0x00	; 0
    11ce:	e1 e3       	ldi	r30, 0x31	; 49
    11d0:	f0 e0       	ldi	r31, 0x00	; 0
    11d2:	80 81       	ld	r24, Z
    11d4:	8f 7d       	andi	r24, 0xDF	; 223
    11d6:	8c 93       	st	X, r24
    11d8:	a2 e3       	ldi	r26, 0x32	; 50
    11da:	b0 e0       	ldi	r27, 0x00	; 0
    11dc:	e2 e3       	ldi	r30, 0x32	; 50
    11de:	f0 e0       	ldi	r31, 0x00	; 0
    11e0:	80 81       	ld	r24, Z
    11e2:	80 62       	ori	r24, 0x20	; 32
    11e4:	8c 93       	st	X, r24
#ifdef WITH_TIMEOUT
	timeout = s + 5;
    11e6:	80 91 b4 05 	lds	r24, 0x05B4
    11ea:	88 2f       	mov	r24, r24
    11ec:	90 e0       	ldi	r25, 0x00	; 0
    11ee:	05 96       	adiw	r24, 0x05	; 5
    11f0:	9a 83       	std	Y+2, r25	; 0x02
    11f2:	89 83       	std	Y+1, r24	; 0x01
    11f4:	10 c0       	rjmp	.+32     	; 0x1216 <gpib_write_byte+0x5e>
	//gpib_info();
	while ((PIND & _BV(G_NDAC)) && (s <= timeout)) {
		if (s == timeout) {
    11f6:	80 91 b4 05 	lds	r24, 0x05B4
    11fa:	28 2f       	mov	r18, r24
    11fc:	30 e0       	ldi	r19, 0x00	; 0
    11fe:	89 81       	ldd	r24, Y+1	; 0x01
    1200:	9a 81       	ldd	r25, Y+2	; 0x02
    1202:	28 17       	cp	r18, r24
    1204:	39 07       	cpc	r19, r25
    1206:	39 f4       	brne	.+14     	; 0x1216 <gpib_write_byte+0x5e>
			uart_puts("\n\rError: NDAC timeout\n\r");
    1208:	84 e9       	ldi	r24, 0x94	; 148
    120a:	90 e0       	ldi	r25, 0x00	; 0
    120c:	0e 94 88 17 	call	0x2f10	; 0x2f10 <uart_puts>
			return 0xff;
    1210:	8f ef       	ldi	r24, 0xFF	; 255
    1212:	8d 83       	std	Y+5, r24	; 0x05
    1214:	f7 c1       	rjmp	.+1006   	; 0x1604 <gpib_write_byte+0x44c>
	// wait for NDAC assign from all listeners
	release_bit(DDRD, PORTD, G_NDAC);
#ifdef WITH_TIMEOUT
	timeout = s + 5;
	//gpib_info();
	while ((PIND & _BV(G_NDAC)) && (s <= timeout)) {
    1216:	e0 e3       	ldi	r30, 0x30	; 48
    1218:	f0 e0       	ldi	r31, 0x00	; 0
    121a:	80 81       	ld	r24, Z
    121c:	88 2f       	mov	r24, r24
    121e:	90 e0       	ldi	r25, 0x00	; 0
    1220:	80 72       	andi	r24, 0x20	; 32
    1222:	90 70       	andi	r25, 0x00	; 0
    1224:	00 97       	sbiw	r24, 0x00	; 0
    1226:	49 f0       	breq	.+18     	; 0x123a <gpib_write_byte+0x82>
    1228:	80 91 b4 05 	lds	r24, 0x05B4
    122c:	28 2f       	mov	r18, r24
    122e:	30 e0       	ldi	r19, 0x00	; 0
    1230:	89 81       	ldd	r24, Y+1	; 0x01
    1232:	9a 81       	ldd	r25, Y+2	; 0x02
    1234:	82 17       	cp	r24, r18
    1236:	93 07       	cpc	r25, r19
    1238:	f4 f6       	brge	.-68     	; 0x11f6 <gpib_write_byte+0x3e>
	}
#else
	loop_until_bit_is_clear(PIND,G_NDAC);
#endif

	DDRA = 0x00;
    123a:	ea e3       	ldi	r30, 0x3A	; 58
    123c:	f0 e0       	ldi	r31, 0x00	; 0
    123e:	10 82       	st	Z, r1
	if (c & 0x01) {
    1240:	8b 81       	ldd	r24, Y+3	; 0x03
    1242:	88 2f       	mov	r24, r24
    1244:	90 e0       	ldi	r25, 0x00	; 0
    1246:	81 70       	andi	r24, 0x01	; 1
    1248:	90 70       	andi	r25, 0x00	; 0
    124a:	88 23       	and	r24, r24
    124c:	b1 f0       	breq	.+44     	; 0x127a <gpib_write_byte+0xc2>
		assign_bit(DDRA, PORTA, PA0);
    124e:	ab e3       	ldi	r26, 0x3B	; 59
    1250:	b0 e0       	ldi	r27, 0x00	; 0
    1252:	eb e3       	ldi	r30, 0x3B	; 59
    1254:	f0 e0       	ldi	r31, 0x00	; 0
    1256:	80 81       	ld	r24, Z
    1258:	8e 7f       	andi	r24, 0xFE	; 254
    125a:	8c 93       	st	X, r24
    125c:	aa e3       	ldi	r26, 0x3A	; 58
    125e:	b0 e0       	ldi	r27, 0x00	; 0
    1260:	ea e3       	ldi	r30, 0x3A	; 58
    1262:	f0 e0       	ldi	r31, 0x00	; 0
    1264:	80 81       	ld	r24, Z
    1266:	81 60       	ori	r24, 0x01	; 1
    1268:	8c 93       	st	X, r24
    126a:	ab e3       	ldi	r26, 0x3B	; 59
    126c:	b0 e0       	ldi	r27, 0x00	; 0
    126e:	eb e3       	ldi	r30, 0x3B	; 59
    1270:	f0 e0       	ldi	r31, 0x00	; 0
    1272:	80 81       	ld	r24, Z
    1274:	8e 7f       	andi	r24, 0xFE	; 254
    1276:	8c 93       	st	X, r24
    1278:	0e c0       	rjmp	.+28     	; 0x1296 <gpib_write_byte+0xde>
	} else {
		release_bit(DDRA, PORTA, PA0)
    127a:	aa e3       	ldi	r26, 0x3A	; 58
    127c:	b0 e0       	ldi	r27, 0x00	; 0
    127e:	ea e3       	ldi	r30, 0x3A	; 58
    1280:	f0 e0       	ldi	r31, 0x00	; 0
    1282:	80 81       	ld	r24, Z
    1284:	8e 7f       	andi	r24, 0xFE	; 254
    1286:	8c 93       	st	X, r24
    1288:	ab e3       	ldi	r26, 0x3B	; 59
    128a:	b0 e0       	ldi	r27, 0x00	; 0
    128c:	eb e3       	ldi	r30, 0x3B	; 59
    128e:	f0 e0       	ldi	r31, 0x00	; 0
    1290:	80 81       	ld	r24, Z
    1292:	81 60       	ori	r24, 0x01	; 1
    1294:	8c 93       	st	X, r24
	}
	if (c & 0x02) {
    1296:	8b 81       	ldd	r24, Y+3	; 0x03
    1298:	88 2f       	mov	r24, r24
    129a:	90 e0       	ldi	r25, 0x00	; 0
    129c:	82 70       	andi	r24, 0x02	; 2
    129e:	90 70       	andi	r25, 0x00	; 0
    12a0:	00 97       	sbiw	r24, 0x00	; 0
    12a2:	b1 f0       	breq	.+44     	; 0x12d0 <gpib_write_byte+0x118>
		assign_bit(DDRA, PORTA, PA1)
    12a4:	ab e3       	ldi	r26, 0x3B	; 59
    12a6:	b0 e0       	ldi	r27, 0x00	; 0
    12a8:	eb e3       	ldi	r30, 0x3B	; 59
    12aa:	f0 e0       	ldi	r31, 0x00	; 0
    12ac:	80 81       	ld	r24, Z
    12ae:	8d 7f       	andi	r24, 0xFD	; 253
    12b0:	8c 93       	st	X, r24
    12b2:	aa e3       	ldi	r26, 0x3A	; 58
    12b4:	b0 e0       	ldi	r27, 0x00	; 0
    12b6:	ea e3       	ldi	r30, 0x3A	; 58
    12b8:	f0 e0       	ldi	r31, 0x00	; 0
    12ba:	80 81       	ld	r24, Z
    12bc:	82 60       	ori	r24, 0x02	; 2
    12be:	8c 93       	st	X, r24
    12c0:	ab e3       	ldi	r26, 0x3B	; 59
    12c2:	b0 e0       	ldi	r27, 0x00	; 0
    12c4:	eb e3       	ldi	r30, 0x3B	; 59
    12c6:	f0 e0       	ldi	r31, 0x00	; 0
    12c8:	80 81       	ld	r24, Z
    12ca:	8d 7f       	andi	r24, 0xFD	; 253
    12cc:	8c 93       	st	X, r24
    12ce:	0e c0       	rjmp	.+28     	; 0x12ec <gpib_write_byte+0x134>
	} else {
		release_bit(DDRA, PORTA, PA1);
    12d0:	aa e3       	ldi	r26, 0x3A	; 58
    12d2:	b0 e0       	ldi	r27, 0x00	; 0
    12d4:	ea e3       	ldi	r30, 0x3A	; 58
    12d6:	f0 e0       	ldi	r31, 0x00	; 0
    12d8:	80 81       	ld	r24, Z
    12da:	8d 7f       	andi	r24, 0xFD	; 253
    12dc:	8c 93       	st	X, r24
    12de:	ab e3       	ldi	r26, 0x3B	; 59
    12e0:	b0 e0       	ldi	r27, 0x00	; 0
    12e2:	eb e3       	ldi	r30, 0x3B	; 59
    12e4:	f0 e0       	ldi	r31, 0x00	; 0
    12e6:	80 81       	ld	r24, Z
    12e8:	82 60       	ori	r24, 0x02	; 2
    12ea:	8c 93       	st	X, r24
	}
	if (c & 0x04) {
    12ec:	8b 81       	ldd	r24, Y+3	; 0x03
    12ee:	88 2f       	mov	r24, r24
    12f0:	90 e0       	ldi	r25, 0x00	; 0
    12f2:	84 70       	andi	r24, 0x04	; 4
    12f4:	90 70       	andi	r25, 0x00	; 0
    12f6:	00 97       	sbiw	r24, 0x00	; 0
    12f8:	b1 f0       	breq	.+44     	; 0x1326 <gpib_write_byte+0x16e>
		assign_bit(DDRA, PORTA, PA2);
    12fa:	ab e3       	ldi	r26, 0x3B	; 59
    12fc:	b0 e0       	ldi	r27, 0x00	; 0
    12fe:	eb e3       	ldi	r30, 0x3B	; 59
    1300:	f0 e0       	ldi	r31, 0x00	; 0
    1302:	80 81       	ld	r24, Z
    1304:	8b 7f       	andi	r24, 0xFB	; 251
    1306:	8c 93       	st	X, r24
    1308:	aa e3       	ldi	r26, 0x3A	; 58
    130a:	b0 e0       	ldi	r27, 0x00	; 0
    130c:	ea e3       	ldi	r30, 0x3A	; 58
    130e:	f0 e0       	ldi	r31, 0x00	; 0
    1310:	80 81       	ld	r24, Z
    1312:	84 60       	ori	r24, 0x04	; 4
    1314:	8c 93       	st	X, r24
    1316:	ab e3       	ldi	r26, 0x3B	; 59
    1318:	b0 e0       	ldi	r27, 0x00	; 0
    131a:	eb e3       	ldi	r30, 0x3B	; 59
    131c:	f0 e0       	ldi	r31, 0x00	; 0
    131e:	80 81       	ld	r24, Z
    1320:	8b 7f       	andi	r24, 0xFB	; 251
    1322:	8c 93       	st	X, r24
    1324:	0e c0       	rjmp	.+28     	; 0x1342 <gpib_write_byte+0x18a>
	} else {
		release_bit(DDRA, PORTA, PA2);
    1326:	aa e3       	ldi	r26, 0x3A	; 58
    1328:	b0 e0       	ldi	r27, 0x00	; 0
    132a:	ea e3       	ldi	r30, 0x3A	; 58
    132c:	f0 e0       	ldi	r31, 0x00	; 0
    132e:	80 81       	ld	r24, Z
    1330:	8b 7f       	andi	r24, 0xFB	; 251
    1332:	8c 93       	st	X, r24
    1334:	ab e3       	ldi	r26, 0x3B	; 59
    1336:	b0 e0       	ldi	r27, 0x00	; 0
    1338:	eb e3       	ldi	r30, 0x3B	; 59
    133a:	f0 e0       	ldi	r31, 0x00	; 0
    133c:	80 81       	ld	r24, Z
    133e:	84 60       	ori	r24, 0x04	; 4
    1340:	8c 93       	st	X, r24
	}
	if (c & 0x08) {
    1342:	8b 81       	ldd	r24, Y+3	; 0x03
    1344:	88 2f       	mov	r24, r24
    1346:	90 e0       	ldi	r25, 0x00	; 0
    1348:	88 70       	andi	r24, 0x08	; 8
    134a:	90 70       	andi	r25, 0x00	; 0
    134c:	00 97       	sbiw	r24, 0x00	; 0
    134e:	b1 f0       	breq	.+44     	; 0x137c <gpib_write_byte+0x1c4>
		assign_bit(DDRA, PORTA, PA3);
    1350:	ab e3       	ldi	r26, 0x3B	; 59
    1352:	b0 e0       	ldi	r27, 0x00	; 0
    1354:	eb e3       	ldi	r30, 0x3B	; 59
    1356:	f0 e0       	ldi	r31, 0x00	; 0
    1358:	80 81       	ld	r24, Z
    135a:	87 7f       	andi	r24, 0xF7	; 247
    135c:	8c 93       	st	X, r24
    135e:	aa e3       	ldi	r26, 0x3A	; 58
    1360:	b0 e0       	ldi	r27, 0x00	; 0
    1362:	ea e3       	ldi	r30, 0x3A	; 58
    1364:	f0 e0       	ldi	r31, 0x00	; 0
    1366:	80 81       	ld	r24, Z
    1368:	88 60       	ori	r24, 0x08	; 8
    136a:	8c 93       	st	X, r24
    136c:	ab e3       	ldi	r26, 0x3B	; 59
    136e:	b0 e0       	ldi	r27, 0x00	; 0
    1370:	eb e3       	ldi	r30, 0x3B	; 59
    1372:	f0 e0       	ldi	r31, 0x00	; 0
    1374:	80 81       	ld	r24, Z
    1376:	87 7f       	andi	r24, 0xF7	; 247
    1378:	8c 93       	st	X, r24
    137a:	0e c0       	rjmp	.+28     	; 0x1398 <gpib_write_byte+0x1e0>
	} else {
		release_bit(DDRA, PORTA, PA3);
    137c:	aa e3       	ldi	r26, 0x3A	; 58
    137e:	b0 e0       	ldi	r27, 0x00	; 0
    1380:	ea e3       	ldi	r30, 0x3A	; 58
    1382:	f0 e0       	ldi	r31, 0x00	; 0
    1384:	80 81       	ld	r24, Z
    1386:	87 7f       	andi	r24, 0xF7	; 247
    1388:	8c 93       	st	X, r24
    138a:	ab e3       	ldi	r26, 0x3B	; 59
    138c:	b0 e0       	ldi	r27, 0x00	; 0
    138e:	eb e3       	ldi	r30, 0x3B	; 59
    1390:	f0 e0       	ldi	r31, 0x00	; 0
    1392:	80 81       	ld	r24, Z
    1394:	88 60       	ori	r24, 0x08	; 8
    1396:	8c 93       	st	X, r24
	}
	if (c & 0x10) {
    1398:	8b 81       	ldd	r24, Y+3	; 0x03
    139a:	88 2f       	mov	r24, r24
    139c:	90 e0       	ldi	r25, 0x00	; 0
    139e:	80 71       	andi	r24, 0x10	; 16
    13a0:	90 70       	andi	r25, 0x00	; 0
    13a2:	00 97       	sbiw	r24, 0x00	; 0
    13a4:	b1 f0       	breq	.+44     	; 0x13d2 <gpib_write_byte+0x21a>
		assign_bit(DDRA, PORTA, PA4);
    13a6:	ab e3       	ldi	r26, 0x3B	; 59
    13a8:	b0 e0       	ldi	r27, 0x00	; 0
    13aa:	eb e3       	ldi	r30, 0x3B	; 59
    13ac:	f0 e0       	ldi	r31, 0x00	; 0
    13ae:	80 81       	ld	r24, Z
    13b0:	8f 7e       	andi	r24, 0xEF	; 239
    13b2:	8c 93       	st	X, r24
    13b4:	aa e3       	ldi	r26, 0x3A	; 58
    13b6:	b0 e0       	ldi	r27, 0x00	; 0
    13b8:	ea e3       	ldi	r30, 0x3A	; 58
    13ba:	f0 e0       	ldi	r31, 0x00	; 0
    13bc:	80 81       	ld	r24, Z
    13be:	80 61       	ori	r24, 0x10	; 16
    13c0:	8c 93       	st	X, r24
    13c2:	ab e3       	ldi	r26, 0x3B	; 59
    13c4:	b0 e0       	ldi	r27, 0x00	; 0
    13c6:	eb e3       	ldi	r30, 0x3B	; 59
    13c8:	f0 e0       	ldi	r31, 0x00	; 0
    13ca:	80 81       	ld	r24, Z
    13cc:	8f 7e       	andi	r24, 0xEF	; 239
    13ce:	8c 93       	st	X, r24
    13d0:	0e c0       	rjmp	.+28     	; 0x13ee <gpib_write_byte+0x236>
	} else {
		release_bit(DDRA, PORTA, PA4);
    13d2:	aa e3       	ldi	r26, 0x3A	; 58
    13d4:	b0 e0       	ldi	r27, 0x00	; 0
    13d6:	ea e3       	ldi	r30, 0x3A	; 58
    13d8:	f0 e0       	ldi	r31, 0x00	; 0
    13da:	80 81       	ld	r24, Z
    13dc:	8f 7e       	andi	r24, 0xEF	; 239
    13de:	8c 93       	st	X, r24
    13e0:	ab e3       	ldi	r26, 0x3B	; 59
    13e2:	b0 e0       	ldi	r27, 0x00	; 0
    13e4:	eb e3       	ldi	r30, 0x3B	; 59
    13e6:	f0 e0       	ldi	r31, 0x00	; 0
    13e8:	80 81       	ld	r24, Z
    13ea:	80 61       	ori	r24, 0x10	; 16
    13ec:	8c 93       	st	X, r24
	}
	if (c & 0x20) {
    13ee:	8b 81       	ldd	r24, Y+3	; 0x03
    13f0:	88 2f       	mov	r24, r24
    13f2:	90 e0       	ldi	r25, 0x00	; 0
    13f4:	80 72       	andi	r24, 0x20	; 32
    13f6:	90 70       	andi	r25, 0x00	; 0
    13f8:	00 97       	sbiw	r24, 0x00	; 0
    13fa:	b1 f0       	breq	.+44     	; 0x1428 <gpib_write_byte+0x270>
		assign_bit(DDRA, PORTA, PA5);
    13fc:	ab e3       	ldi	r26, 0x3B	; 59
    13fe:	b0 e0       	ldi	r27, 0x00	; 0
    1400:	eb e3       	ldi	r30, 0x3B	; 59
    1402:	f0 e0       	ldi	r31, 0x00	; 0
    1404:	80 81       	ld	r24, Z
    1406:	8f 7d       	andi	r24, 0xDF	; 223
    1408:	8c 93       	st	X, r24
    140a:	aa e3       	ldi	r26, 0x3A	; 58
    140c:	b0 e0       	ldi	r27, 0x00	; 0
    140e:	ea e3       	ldi	r30, 0x3A	; 58
    1410:	f0 e0       	ldi	r31, 0x00	; 0
    1412:	80 81       	ld	r24, Z
    1414:	80 62       	ori	r24, 0x20	; 32
    1416:	8c 93       	st	X, r24
    1418:	ab e3       	ldi	r26, 0x3B	; 59
    141a:	b0 e0       	ldi	r27, 0x00	; 0
    141c:	eb e3       	ldi	r30, 0x3B	; 59
    141e:	f0 e0       	ldi	r31, 0x00	; 0
    1420:	80 81       	ld	r24, Z
    1422:	8f 7d       	andi	r24, 0xDF	; 223
    1424:	8c 93       	st	X, r24
    1426:	0e c0       	rjmp	.+28     	; 0x1444 <gpib_write_byte+0x28c>
	} else {
		release_bit(DDRA, PORTA, PA5);
    1428:	aa e3       	ldi	r26, 0x3A	; 58
    142a:	b0 e0       	ldi	r27, 0x00	; 0
    142c:	ea e3       	ldi	r30, 0x3A	; 58
    142e:	f0 e0       	ldi	r31, 0x00	; 0
    1430:	80 81       	ld	r24, Z
    1432:	8f 7d       	andi	r24, 0xDF	; 223
    1434:	8c 93       	st	X, r24
    1436:	ab e3       	ldi	r26, 0x3B	; 59
    1438:	b0 e0       	ldi	r27, 0x00	; 0
    143a:	eb e3       	ldi	r30, 0x3B	; 59
    143c:	f0 e0       	ldi	r31, 0x00	; 0
    143e:	80 81       	ld	r24, Z
    1440:	80 62       	ori	r24, 0x20	; 32
    1442:	8c 93       	st	X, r24
	}
	if (c & 0x40) {
    1444:	8b 81       	ldd	r24, Y+3	; 0x03
    1446:	88 2f       	mov	r24, r24
    1448:	90 e0       	ldi	r25, 0x00	; 0
    144a:	80 74       	andi	r24, 0x40	; 64
    144c:	90 70       	andi	r25, 0x00	; 0
    144e:	00 97       	sbiw	r24, 0x00	; 0
    1450:	b1 f0       	breq	.+44     	; 0x147e <gpib_write_byte+0x2c6>
		assign_bit(DDRA, PORTA, PA6);
    1452:	ab e3       	ldi	r26, 0x3B	; 59
    1454:	b0 e0       	ldi	r27, 0x00	; 0
    1456:	eb e3       	ldi	r30, 0x3B	; 59
    1458:	f0 e0       	ldi	r31, 0x00	; 0
    145a:	80 81       	ld	r24, Z
    145c:	8f 7b       	andi	r24, 0xBF	; 191
    145e:	8c 93       	st	X, r24
    1460:	aa e3       	ldi	r26, 0x3A	; 58
    1462:	b0 e0       	ldi	r27, 0x00	; 0
    1464:	ea e3       	ldi	r30, 0x3A	; 58
    1466:	f0 e0       	ldi	r31, 0x00	; 0
    1468:	80 81       	ld	r24, Z
    146a:	80 64       	ori	r24, 0x40	; 64
    146c:	8c 93       	st	X, r24
    146e:	ab e3       	ldi	r26, 0x3B	; 59
    1470:	b0 e0       	ldi	r27, 0x00	; 0
    1472:	eb e3       	ldi	r30, 0x3B	; 59
    1474:	f0 e0       	ldi	r31, 0x00	; 0
    1476:	80 81       	ld	r24, Z
    1478:	8f 7b       	andi	r24, 0xBF	; 191
    147a:	8c 93       	st	X, r24
    147c:	0e c0       	rjmp	.+28     	; 0x149a <gpib_write_byte+0x2e2>
	} else {
		release_bit(DDRA, PORTA, PA6);
    147e:	aa e3       	ldi	r26, 0x3A	; 58
    1480:	b0 e0       	ldi	r27, 0x00	; 0
    1482:	ea e3       	ldi	r30, 0x3A	; 58
    1484:	f0 e0       	ldi	r31, 0x00	; 0
    1486:	80 81       	ld	r24, Z
    1488:	8f 7b       	andi	r24, 0xBF	; 191
    148a:	8c 93       	st	X, r24
    148c:	ab e3       	ldi	r26, 0x3B	; 59
    148e:	b0 e0       	ldi	r27, 0x00	; 0
    1490:	eb e3       	ldi	r30, 0x3B	; 59
    1492:	f0 e0       	ldi	r31, 0x00	; 0
    1494:	80 81       	ld	r24, Z
    1496:	80 64       	ori	r24, 0x40	; 64
    1498:	8c 93       	st	X, r24
	}
	if (c & 0x80) {
    149a:	8b 81       	ldd	r24, Y+3	; 0x03
    149c:	88 23       	and	r24, r24
    149e:	b4 f4       	brge	.+44     	; 0x14cc <gpib_write_byte+0x314>
		assign_bit(DDRA, PORTA, PA7);
    14a0:	ab e3       	ldi	r26, 0x3B	; 59
    14a2:	b0 e0       	ldi	r27, 0x00	; 0
    14a4:	eb e3       	ldi	r30, 0x3B	; 59
    14a6:	f0 e0       	ldi	r31, 0x00	; 0
    14a8:	80 81       	ld	r24, Z
    14aa:	8f 77       	andi	r24, 0x7F	; 127
    14ac:	8c 93       	st	X, r24
    14ae:	aa e3       	ldi	r26, 0x3A	; 58
    14b0:	b0 e0       	ldi	r27, 0x00	; 0
    14b2:	ea e3       	ldi	r30, 0x3A	; 58
    14b4:	f0 e0       	ldi	r31, 0x00	; 0
    14b6:	80 81       	ld	r24, Z
    14b8:	80 68       	ori	r24, 0x80	; 128
    14ba:	8c 93       	st	X, r24
    14bc:	ab e3       	ldi	r26, 0x3B	; 59
    14be:	b0 e0       	ldi	r27, 0x00	; 0
    14c0:	eb e3       	ldi	r30, 0x3B	; 59
    14c2:	f0 e0       	ldi	r31, 0x00	; 0
    14c4:	80 81       	ld	r24, Z
    14c6:	8f 77       	andi	r24, 0x7F	; 127
    14c8:	8c 93       	st	X, r24
    14ca:	0e c0       	rjmp	.+28     	; 0x14e8 <gpib_write_byte+0x330>
	} else {
		release_bit(DDRA, PORTA, PA7);
    14cc:	aa e3       	ldi	r26, 0x3A	; 58
    14ce:	b0 e0       	ldi	r27, 0x00	; 0
    14d0:	ea e3       	ldi	r30, 0x3A	; 58
    14d2:	f0 e0       	ldi	r31, 0x00	; 0
    14d4:	80 81       	ld	r24, Z
    14d6:	8f 77       	andi	r24, 0x7F	; 127
    14d8:	8c 93       	st	X, r24
    14da:	ab e3       	ldi	r26, 0x3B	; 59
    14dc:	b0 e0       	ldi	r27, 0x00	; 0
    14de:	eb e3       	ldi	r30, 0x3B	; 59
    14e0:	f0 e0       	ldi	r31, 0x00	; 0
    14e2:	80 81       	ld	r24, Z
    14e4:	80 68       	ori	r24, 0x80	; 128
    14e6:	8c 93       	st	X, r24
	}

	// wait until listeners release NRFD
	//uart_puts("1");
	release_bit(DDRD, PORTD, G_NRFD);
    14e8:	a1 e3       	ldi	r26, 0x31	; 49
    14ea:	b0 e0       	ldi	r27, 0x00	; 0
    14ec:	e1 e3       	ldi	r30, 0x31	; 49
    14ee:	f0 e0       	ldi	r31, 0x00	; 0
    14f0:	80 81       	ld	r24, Z
    14f2:	87 7f       	andi	r24, 0xF7	; 247
    14f4:	8c 93       	st	X, r24
    14f6:	a2 e3       	ldi	r26, 0x32	; 50
    14f8:	b0 e0       	ldi	r27, 0x00	; 0
    14fa:	e2 e3       	ldi	r30, 0x32	; 50
    14fc:	f0 e0       	ldi	r31, 0x00	; 0
    14fe:	80 81       	ld	r24, Z
    1500:	88 60       	ori	r24, 0x08	; 8
    1502:	8c 93       	st	X, r24
#ifdef WITH_TIMEOUT
	//gpib_info();
	timeout = s + 5;
    1504:	80 91 b4 05 	lds	r24, 0x05B4
    1508:	88 2f       	mov	r24, r24
    150a:	90 e0       	ldi	r25, 0x00	; 0
    150c:	05 96       	adiw	r24, 0x05	; 5
    150e:	9a 83       	std	Y+2, r25	; 0x02
    1510:	89 83       	std	Y+1, r24	; 0x01
    1512:	10 c0       	rjmp	.+32     	; 0x1534 <gpib_write_byte+0x37c>
	while (!(PIND & _BV(G_NRFD)) && (s <= timeout)) {
		if (s == timeout) {
    1514:	80 91 b4 05 	lds	r24, 0x05B4
    1518:	28 2f       	mov	r18, r24
    151a:	30 e0       	ldi	r19, 0x00	; 0
    151c:	89 81       	ldd	r24, Y+1	; 0x01
    151e:	9a 81       	ldd	r25, Y+2	; 0x02
    1520:	28 17       	cp	r18, r24
    1522:	39 07       	cpc	r19, r25
    1524:	39 f4       	brne	.+14     	; 0x1534 <gpib_write_byte+0x37c>
			uart_puts("\n\rError: NRFD timeout\n\r");
    1526:	8c ea       	ldi	r24, 0xAC	; 172
    1528:	90 e0       	ldi	r25, 0x00	; 0
    152a:	0e 94 88 17 	call	0x2f10	; 0x2f10 <uart_puts>
			return 0xff;
    152e:	8f ef       	ldi	r24, 0xFF	; 255
    1530:	8d 83       	std	Y+5, r24	; 0x05
    1532:	68 c0       	rjmp	.+208    	; 0x1604 <gpib_write_byte+0x44c>
	//uart_puts("1");
	release_bit(DDRD, PORTD, G_NRFD);
#ifdef WITH_TIMEOUT
	//gpib_info();
	timeout = s + 5;
	while (!(PIND & _BV(G_NRFD)) && (s <= timeout)) {
    1534:	e0 e3       	ldi	r30, 0x30	; 48
    1536:	f0 e0       	ldi	r31, 0x00	; 0
    1538:	80 81       	ld	r24, Z
    153a:	88 2f       	mov	r24, r24
    153c:	90 e0       	ldi	r25, 0x00	; 0
    153e:	88 70       	andi	r24, 0x08	; 8
    1540:	90 70       	andi	r25, 0x00	; 0
    1542:	00 97       	sbiw	r24, 0x00	; 0
    1544:	49 f4       	brne	.+18     	; 0x1558 <gpib_write_byte+0x3a0>
    1546:	80 91 b4 05 	lds	r24, 0x05B4
    154a:	28 2f       	mov	r18, r24
    154c:	30 e0       	ldi	r19, 0x00	; 0
    154e:	89 81       	ldd	r24, Y+1	; 0x01
    1550:	9a 81       	ldd	r25, Y+2	; 0x02
    1552:	82 17       	cp	r24, r18
    1554:	93 07       	cpc	r25, r19
    1556:	f4 f6       	brge	.-68     	; 0x1514 <gpib_write_byte+0x35c>
#else
	loop_until_bit_is_set(PIND,G_NRFD);
#endif

	// assign EOI during transmission of only last byte
	if (isLastByte) {
    1558:	8c 81       	ldd	r24, Y+4	; 0x04
    155a:	88 23       	and	r24, r24
    155c:	a9 f0       	breq	.+42     	; 0x1588 <gpib_write_byte+0x3d0>
		//uart_puts("\n\rE\n\r");
		assign_bit(DDRD, PORTD, G_EOI);
    155e:	a2 e3       	ldi	r26, 0x32	; 50
    1560:	b0 e0       	ldi	r27, 0x00	; 0
    1562:	e2 e3       	ldi	r30, 0x32	; 50
    1564:	f0 e0       	ldi	r31, 0x00	; 0
    1566:	80 81       	ld	r24, Z
    1568:	8f 7e       	andi	r24, 0xEF	; 239
    156a:	8c 93       	st	X, r24
    156c:	a1 e3       	ldi	r26, 0x31	; 49
    156e:	b0 e0       	ldi	r27, 0x00	; 0
    1570:	e1 e3       	ldi	r30, 0x31	; 49
    1572:	f0 e0       	ldi	r31, 0x00	; 0
    1574:	80 81       	ld	r24, Z
    1576:	80 61       	ori	r24, 0x10	; 16
    1578:	8c 93       	st	X, r24
    157a:	a2 e3       	ldi	r26, 0x32	; 50
    157c:	b0 e0       	ldi	r27, 0x00	; 0
    157e:	e2 e3       	ldi	r30, 0x32	; 50
    1580:	f0 e0       	ldi	r31, 0x00	; 0
    1582:	80 81       	ld	r24, Z
    1584:	8f 7e       	andi	r24, 0xEF	; 239
    1586:	8c 93       	st	X, r24
	}

	// assign DAV, data valid for listeners
	assign_bit(DDRD, PORTD, G_DAV);
    1588:	a2 e3       	ldi	r26, 0x32	; 50
    158a:	b0 e0       	ldi	r27, 0x00	; 0
    158c:	e2 e3       	ldi	r30, 0x32	; 50
    158e:	f0 e0       	ldi	r31, 0x00	; 0
    1590:	80 81       	ld	r24, Z
    1592:	8b 7f       	andi	r24, 0xFB	; 251
    1594:	8c 93       	st	X, r24
    1596:	a1 e3       	ldi	r26, 0x31	; 49
    1598:	b0 e0       	ldi	r27, 0x00	; 0
    159a:	e1 e3       	ldi	r30, 0x31	; 49
    159c:	f0 e0       	ldi	r31, 0x00	; 0
    159e:	80 81       	ld	r24, Z
    15a0:	84 60       	ori	r24, 0x04	; 4
    15a2:	8c 93       	st	X, r24
    15a4:	a2 e3       	ldi	r26, 0x32	; 50
    15a6:	b0 e0       	ldi	r27, 0x00	; 0
    15a8:	e2 e3       	ldi	r30, 0x32	; 50
    15aa:	f0 e0       	ldi	r31, 0x00	; 0
    15ac:	80 81       	ld	r24, Z
    15ae:	8b 7f       	andi	r24, 0xFB	; 251
    15b0:	8c 93       	st	X, r24

	// wait for NDAC release
	//uart_puts("2");
	release_bit(DDRD, PORTD, G_NDAC);
    15b2:	a1 e3       	ldi	r26, 0x31	; 49
    15b4:	b0 e0       	ldi	r27, 0x00	; 0
    15b6:	e1 e3       	ldi	r30, 0x31	; 49
    15b8:	f0 e0       	ldi	r31, 0x00	; 0
    15ba:	80 81       	ld	r24, Z
    15bc:	8f 7d       	andi	r24, 0xDF	; 223
    15be:	8c 93       	st	X, r24
    15c0:	a2 e3       	ldi	r26, 0x32	; 50
    15c2:	b0 e0       	ldi	r27, 0x00	; 0
    15c4:	e2 e3       	ldi	r30, 0x32	; 50
    15c6:	f0 e0       	ldi	r31, 0x00	; 0
    15c8:	80 81       	ld	r24, Z
    15ca:	80 62       	ori	r24, 0x20	; 32
    15cc:	8c 93       	st	X, r24
	loop_until_bit_is_set(PIND, G_NDAC);
    15ce:	e0 e3       	ldi	r30, 0x30	; 48
    15d0:	f0 e0       	ldi	r31, 0x00	; 0
    15d2:	80 81       	ld	r24, Z
    15d4:	88 2f       	mov	r24, r24
    15d6:	90 e0       	ldi	r25, 0x00	; 0
    15d8:	80 72       	andi	r24, 0x20	; 32
    15da:	90 70       	andi	r25, 0x00	; 0
    15dc:	00 97       	sbiw	r24, 0x00	; 0
    15de:	b9 f3       	breq	.-18     	; 0x15ce <gpib_write_byte+0x416>

	// release DAV, data not valid anymore
	release_bit(DDRD, PORTD, G_DAV);
    15e0:	a1 e3       	ldi	r26, 0x31	; 49
    15e2:	b0 e0       	ldi	r27, 0x00	; 0
    15e4:	e1 e3       	ldi	r30, 0x31	; 49
    15e6:	f0 e0       	ldi	r31, 0x00	; 0
    15e8:	80 81       	ld	r24, Z
    15ea:	8b 7f       	andi	r24, 0xFB	; 251
    15ec:	8c 93       	st	X, r24
    15ee:	a2 e3       	ldi	r26, 0x32	; 50
    15f0:	b0 e0       	ldi	r27, 0x00	; 0
    15f2:	e2 e3       	ldi	r30, 0x32	; 50
    15f4:	f0 e0       	ldi	r31, 0x00	; 0
    15f6:	80 81       	ld	r24, Z
    15f8:	84 60       	ori	r24, 0x04	; 4
    15fa:	8c 93       	st	X, r24

	// reset Port to all input
	DDRA = 0x00;
    15fc:	ea e3       	ldi	r30, 0x3A	; 58
    15fe:	f0 e0       	ldi	r31, 0x00	; 0
    1600:	10 82       	st	Z, r1

	//uart_puts("3\r\n");

	return 0;
    1602:	1d 82       	std	Y+5, r1	; 0x05
    1604:	8d 81       	ldd	r24, Y+5	; 0x05
}
    1606:	0f 90       	pop	r0
    1608:	0f 90       	pop	r0
    160a:	0f 90       	pop	r0
    160c:	0f 90       	pop	r0
    160e:	0f 90       	pop	r0
    1610:	cf 91       	pop	r28
    1612:	df 91       	pop	r29
    1614:	08 95       	ret

00001616 <gpib_info>:

/**
 * print some useful info about bus state (for example value of handshake pins)
 */
void gpib_info(void) {
    1616:	af 92       	push	r10
    1618:	bf 92       	push	r11
    161a:	cf 92       	push	r12
    161c:	df 92       	push	r13
    161e:	ef 92       	push	r14
    1620:	ff 92       	push	r15
    1622:	0f 93       	push	r16
    1624:	1f 93       	push	r17
    1626:	df 93       	push	r29
    1628:	cf 93       	push	r28
    162a:	cd b7       	in	r28, 0x3d	; 61
    162c:	de b7       	in	r29, 0x3e	; 62
    162e:	2a 97       	sbiw	r28, 0x0a	; 10
    1630:	0f b6       	in	r0, 0x3f	; 63
    1632:	f8 94       	cli
    1634:	de bf       	out	0x3e, r29	; 62
    1636:	0f be       	out	0x3f, r0	; 63
    1638:	cd bf       	out	0x3d, r28	; 61
	uchar dav, nrfd, ndac, eoi, atn, srq, ifc, ren;
	extern uchar buf[80];

	sprintf(buf, "Partner address(primary,secondary): (%u,%u)\n\r",
    163a:	0e 94 40 0e 	call	0x1c80	; 0x1c80 <gpib_get_partner_pad>
    163e:	08 2f       	mov	r16, r24
    1640:	10 e0       	ldi	r17, 0x00	; 0
    1642:	0e 94 49 0e 	call	0x1c92	; 0x1c92 <gpib_get_partner_sad>
    1646:	28 2f       	mov	r18, r24
    1648:	30 e0       	ldi	r19, 0x00	; 0
    164a:	8d b7       	in	r24, 0x3d	; 61
    164c:	9e b7       	in	r25, 0x3e	; 62
    164e:	08 97       	sbiw	r24, 0x08	; 8
    1650:	0f b6       	in	r0, 0x3f	; 63
    1652:	f8 94       	cli
    1654:	9e bf       	out	0x3e, r25	; 62
    1656:	0f be       	out	0x3f, r0	; 63
    1658:	8d bf       	out	0x3d, r24	; 61
    165a:	ed b7       	in	r30, 0x3d	; 61
    165c:	fe b7       	in	r31, 0x3e	; 62
    165e:	31 96       	adiw	r30, 0x01	; 1
    1660:	83 e6       	ldi	r24, 0x63	; 99
    1662:	95 e0       	ldi	r25, 0x05	; 5
    1664:	91 83       	std	Z+1, r25	; 0x01
    1666:	80 83       	st	Z, r24
    1668:	84 ec       	ldi	r24, 0xC4	; 196
    166a:	90 e0       	ldi	r25, 0x00	; 0
    166c:	93 83       	std	Z+3, r25	; 0x03
    166e:	82 83       	std	Z+2, r24	; 0x02
    1670:	15 83       	std	Z+5, r17	; 0x05
    1672:	04 83       	std	Z+4, r16	; 0x04
    1674:	37 83       	std	Z+7, r19	; 0x07
    1676:	26 83       	std	Z+6, r18	; 0x06
    1678:	0e 94 6a 02 	call	0x4d4	; 0x4d4 <sprintf>
    167c:	8d b7       	in	r24, 0x3d	; 61
    167e:	9e b7       	in	r25, 0x3e	; 62
    1680:	08 96       	adiw	r24, 0x08	; 8
    1682:	0f b6       	in	r0, 0x3f	; 63
    1684:	f8 94       	cli
    1686:	9e bf       	out	0x3e, r25	; 62
    1688:	0f be       	out	0x3f, r0	; 63
    168a:	8d bf       	out	0x3d, r24	; 61
			gpib_get_partner_pad(), gpib_get_partner_sad());
	uart_puts(buf);
    168c:	83 e6       	ldi	r24, 0x63	; 99
    168e:	95 e0       	ldi	r25, 0x05	; 5
    1690:	0e 94 88 17 	call	0x2f10	; 0x2f10 <uart_puts>

	uart_puts("Partner list\n\r");
    1694:	82 ef       	ldi	r24, 0xF2	; 242
    1696:	90 e0       	ldi	r25, 0x00	; 0
    1698:	0e 94 88 17 	call	0x2f10	; 0x2f10 <uart_puts>
	for (int i = 0; i < MAX_PARTNER; i++) {
    169c:	1a 82       	std	Y+2, r1	; 0x02
    169e:	19 82       	std	Y+1, r1	; 0x01
    16a0:	49 c0       	rjmp	.+146    	; 0x1734 <gpib_info+0x11e>
		if (controller.partners[i].primary != ADDRESS_NOT_SET) {
    16a2:	89 81       	ldd	r24, Y+1	; 0x01
    16a4:	9a 81       	ldd	r25, Y+2	; 0x02
    16a6:	88 0f       	add	r24, r24
    16a8:	99 1f       	adc	r25, r25
    16aa:	fc 01       	movw	r30, r24
    16ac:	e5 5a       	subi	r30, 0xA5	; 165
    16ae:	fb 4f       	sbci	r31, 0xFB	; 251
    16b0:	80 81       	ld	r24, Z
    16b2:	8f 3f       	cpi	r24, 0xFF	; 255
    16b4:	d1 f1       	breq	.+116    	; 0x172a <gpib_info+0x114>
			sprintf(buf, "Partner(primary,secondary) : (%u,%u)\n\r",
    16b6:	89 81       	ldd	r24, Y+1	; 0x01
    16b8:	9a 81       	ldd	r25, Y+2	; 0x02
    16ba:	88 0f       	add	r24, r24
    16bc:	99 1f       	adc	r25, r25
    16be:	fc 01       	movw	r30, r24
    16c0:	e5 5a       	subi	r30, 0xA5	; 165
    16c2:	fb 4f       	sbci	r31, 0xFB	; 251
    16c4:	80 81       	ld	r24, Z
    16c6:	48 2f       	mov	r20, r24
    16c8:	50 e0       	ldi	r21, 0x00	; 0
    16ca:	89 81       	ldd	r24, Y+1	; 0x01
    16cc:	9a 81       	ldd	r25, Y+2	; 0x02
    16ce:	03 96       	adiw	r24, 0x03	; 3
    16d0:	88 0f       	add	r24, r24
    16d2:	99 1f       	adc	r25, r25
    16d4:	fc 01       	movw	r30, r24
    16d6:	ea 5a       	subi	r30, 0xAA	; 170
    16d8:	fb 4f       	sbci	r31, 0xFB	; 251
    16da:	80 81       	ld	r24, Z
    16dc:	28 2f       	mov	r18, r24
    16de:	30 e0       	ldi	r19, 0x00	; 0
    16e0:	8d b7       	in	r24, 0x3d	; 61
    16e2:	9e b7       	in	r25, 0x3e	; 62
    16e4:	08 97       	sbiw	r24, 0x08	; 8
    16e6:	0f b6       	in	r0, 0x3f	; 63
    16e8:	f8 94       	cli
    16ea:	9e bf       	out	0x3e, r25	; 62
    16ec:	0f be       	out	0x3f, r0	; 63
    16ee:	8d bf       	out	0x3d, r24	; 61
    16f0:	ed b7       	in	r30, 0x3d	; 61
    16f2:	fe b7       	in	r31, 0x3e	; 62
    16f4:	31 96       	adiw	r30, 0x01	; 1
    16f6:	83 e6       	ldi	r24, 0x63	; 99
    16f8:	95 e0       	ldi	r25, 0x05	; 5
    16fa:	91 83       	std	Z+1, r25	; 0x01
    16fc:	80 83       	st	Z, r24
    16fe:	81 e0       	ldi	r24, 0x01	; 1
    1700:	91 e0       	ldi	r25, 0x01	; 1
    1702:	93 83       	std	Z+3, r25	; 0x03
    1704:	82 83       	std	Z+2, r24	; 0x02
    1706:	55 83       	std	Z+5, r21	; 0x05
    1708:	44 83       	std	Z+4, r20	; 0x04
    170a:	37 83       	std	Z+7, r19	; 0x07
    170c:	26 83       	std	Z+6, r18	; 0x06
    170e:	0e 94 6a 02 	call	0x4d4	; 0x4d4 <sprintf>
    1712:	8d b7       	in	r24, 0x3d	; 61
    1714:	9e b7       	in	r25, 0x3e	; 62
    1716:	08 96       	adiw	r24, 0x08	; 8
    1718:	0f b6       	in	r0, 0x3f	; 63
    171a:	f8 94       	cli
    171c:	9e bf       	out	0x3e, r25	; 62
    171e:	0f be       	out	0x3f, r0	; 63
    1720:	8d bf       	out	0x3d, r24	; 61
					controller.partners[i].primary,
					controller.partners[i].secondary);
			uart_puts(buf);
    1722:	83 e6       	ldi	r24, 0x63	; 99
    1724:	95 e0       	ldi	r25, 0x05	; 5
    1726:	0e 94 88 17 	call	0x2f10	; 0x2f10 <uart_puts>
	sprintf(buf, "Partner address(primary,secondary): (%u,%u)\n\r",
			gpib_get_partner_pad(), gpib_get_partner_sad());
	uart_puts(buf);

	uart_puts("Partner list\n\r");
	for (int i = 0; i < MAX_PARTNER; i++) {
    172a:	89 81       	ldd	r24, Y+1	; 0x01
    172c:	9a 81       	ldd	r25, Y+2	; 0x02
    172e:	01 96       	adiw	r24, 0x01	; 1
    1730:	9a 83       	std	Y+2, r25	; 0x02
    1732:	89 83       	std	Y+1, r24	; 0x01
    1734:	89 81       	ldd	r24, Y+1	; 0x01
    1736:	9a 81       	ldd	r25, Y+2	; 0x02
    1738:	85 30       	cpi	r24, 0x05	; 5
    173a:	91 05       	cpc	r25, r1
    173c:	0c f4       	brge	.+2      	; 0x1740 <gpib_info+0x12a>
    173e:	b1 cf       	rjmp	.-158    	; 0x16a2 <gpib_info+0x8c>
					controller.partners[i].secondary);
			uart_puts(buf);
		}
	}

	dav = bit_is_set(PIND, G_DAV);
    1740:	e0 e3       	ldi	r30, 0x30	; 48
    1742:	f0 e0       	ldi	r31, 0x00	; 0
    1744:	80 81       	ld	r24, Z
    1746:	84 70       	andi	r24, 0x04	; 4
    1748:	8a 87       	std	Y+10, r24	; 0x0a
	nrfd = bit_is_set(PIND, G_NRFD);
    174a:	e0 e3       	ldi	r30, 0x30	; 48
    174c:	f0 e0       	ldi	r31, 0x00	; 0
    174e:	80 81       	ld	r24, Z
    1750:	88 70       	andi	r24, 0x08	; 8
    1752:	89 87       	std	Y+9, r24	; 0x09
	ndac = bit_is_set(PIND, G_NDAC);
    1754:	e0 e3       	ldi	r30, 0x30	; 48
    1756:	f0 e0       	ldi	r31, 0x00	; 0
    1758:	80 81       	ld	r24, Z
    175a:	80 72       	andi	r24, 0x20	; 32
    175c:	88 87       	std	Y+8, r24	; 0x08
	eoi = bit_is_set(PIND, G_EOI);
    175e:	e0 e3       	ldi	r30, 0x30	; 48
    1760:	f0 e0       	ldi	r31, 0x00	; 0
    1762:	80 81       	ld	r24, Z
    1764:	80 71       	andi	r24, 0x10	; 16
    1766:	8f 83       	std	Y+7, r24	; 0x07
	atn = bit_is_set(PIND, G_ATN);
    1768:	e0 e3       	ldi	r30, 0x30	; 48
    176a:	f0 e0       	ldi	r31, 0x00	; 0
    176c:	80 81       	ld	r24, Z
    176e:	80 78       	andi	r24, 0x80	; 128
    1770:	8e 83       	std	Y+6, r24	; 0x06
	srq = bit_is_set(PIND, G_SRQ);
    1772:	e0 e3       	ldi	r30, 0x30	; 48
    1774:	f0 e0       	ldi	r31, 0x00	; 0
    1776:	80 81       	ld	r24, Z
    1778:	80 74       	andi	r24, 0x40	; 64
    177a:	8d 83       	std	Y+5, r24	; 0x05
	ifc = bit_is_set(PINB, G_IFC);
    177c:	e6 e3       	ldi	r30, 0x36	; 54
    177e:	f0 e0       	ldi	r31, 0x00	; 0
    1780:	80 81       	ld	r24, Z
    1782:	81 70       	andi	r24, 0x01	; 1
    1784:	8c 83       	std	Y+4, r24	; 0x04
	ren = bit_is_set(PINB, G_REN);
    1786:	e6 e3       	ldi	r30, 0x36	; 54
    1788:	f0 e0       	ldi	r31, 0x00	; 0
    178a:	80 81       	ld	r24, Z
    178c:	82 70       	andi	r24, 0x02	; 2
    178e:	8b 83       	std	Y+3, r24	; 0x03
	//d = PINA;
	//di = d ^ 0xff;
	if (dav == 0x00)
    1790:	8a 85       	ldd	r24, Y+10	; 0x0a
    1792:	88 23       	and	r24, r24
    1794:	19 f4       	brne	.+6      	; 0x179c <gpib_info+0x186>
		dav = '0';
    1796:	80 e3       	ldi	r24, 0x30	; 48
    1798:	8a 87       	std	Y+10, r24	; 0x0a
    179a:	02 c0       	rjmp	.+4      	; 0x17a0 <gpib_info+0x18a>
	else
		dav = '1';
    179c:	81 e3       	ldi	r24, 0x31	; 49
    179e:	8a 87       	std	Y+10, r24	; 0x0a
	if (nrfd == 0x00)
    17a0:	89 85       	ldd	r24, Y+9	; 0x09
    17a2:	88 23       	and	r24, r24
    17a4:	19 f4       	brne	.+6      	; 0x17ac <gpib_info+0x196>
		nrfd = '0';
    17a6:	80 e3       	ldi	r24, 0x30	; 48
    17a8:	89 87       	std	Y+9, r24	; 0x09
    17aa:	02 c0       	rjmp	.+4      	; 0x17b0 <gpib_info+0x19a>
	else
		nrfd = '1';
    17ac:	81 e3       	ldi	r24, 0x31	; 49
    17ae:	89 87       	std	Y+9, r24	; 0x09
	if (ndac == 0x00)
    17b0:	88 85       	ldd	r24, Y+8	; 0x08
    17b2:	88 23       	and	r24, r24
    17b4:	19 f4       	brne	.+6      	; 0x17bc <gpib_info+0x1a6>
		ndac = '0';
    17b6:	80 e3       	ldi	r24, 0x30	; 48
    17b8:	88 87       	std	Y+8, r24	; 0x08
    17ba:	02 c0       	rjmp	.+4      	; 0x17c0 <gpib_info+0x1aa>
	else
		ndac = '1';
    17bc:	81 e3       	ldi	r24, 0x31	; 49
    17be:	88 87       	std	Y+8, r24	; 0x08
	if (eoi == 0x00)
    17c0:	8f 81       	ldd	r24, Y+7	; 0x07
    17c2:	88 23       	and	r24, r24
    17c4:	19 f4       	brne	.+6      	; 0x17cc <gpib_info+0x1b6>
		eoi = '0';
    17c6:	80 e3       	ldi	r24, 0x30	; 48
    17c8:	8f 83       	std	Y+7, r24	; 0x07
    17ca:	02 c0       	rjmp	.+4      	; 0x17d0 <gpib_info+0x1ba>
	else
		eoi = '1';
    17cc:	81 e3       	ldi	r24, 0x31	; 49
    17ce:	8f 83       	std	Y+7, r24	; 0x07
	if (atn == 0x00)
    17d0:	8e 81       	ldd	r24, Y+6	; 0x06
    17d2:	88 23       	and	r24, r24
    17d4:	19 f4       	brne	.+6      	; 0x17dc <gpib_info+0x1c6>
		atn = '0';
    17d6:	80 e3       	ldi	r24, 0x30	; 48
    17d8:	8e 83       	std	Y+6, r24	; 0x06
    17da:	02 c0       	rjmp	.+4      	; 0x17e0 <gpib_info+0x1ca>
	else
		atn = '1';
    17dc:	81 e3       	ldi	r24, 0x31	; 49
    17de:	8e 83       	std	Y+6, r24	; 0x06
	if (srq == 0x00)
    17e0:	8d 81       	ldd	r24, Y+5	; 0x05
    17e2:	88 23       	and	r24, r24
    17e4:	19 f4       	brne	.+6      	; 0x17ec <gpib_info+0x1d6>
		srq = '0';
    17e6:	80 e3       	ldi	r24, 0x30	; 48
    17e8:	8d 83       	std	Y+5, r24	; 0x05
    17ea:	02 c0       	rjmp	.+4      	; 0x17f0 <gpib_info+0x1da>
	else
		srq = '1';
    17ec:	81 e3       	ldi	r24, 0x31	; 49
    17ee:	8d 83       	std	Y+5, r24	; 0x05
	if (ifc == 0x00)
    17f0:	8c 81       	ldd	r24, Y+4	; 0x04
    17f2:	88 23       	and	r24, r24
    17f4:	19 f4       	brne	.+6      	; 0x17fc <gpib_info+0x1e6>
		ifc = '0';
    17f6:	80 e3       	ldi	r24, 0x30	; 48
    17f8:	8c 83       	std	Y+4, r24	; 0x04
    17fa:	02 c0       	rjmp	.+4      	; 0x1800 <gpib_info+0x1ea>
	else
		ifc = '1';
    17fc:	81 e3       	ldi	r24, 0x31	; 49
    17fe:	8c 83       	std	Y+4, r24	; 0x04
	if (ren == 0x00)
    1800:	8b 81       	ldd	r24, Y+3	; 0x03
    1802:	88 23       	and	r24, r24
    1804:	19 f4       	brne	.+6      	; 0x180c <gpib_info+0x1f6>
		ren = '0';
    1806:	80 e3       	ldi	r24, 0x30	; 48
    1808:	8b 83       	std	Y+3, r24	; 0x03
    180a:	02 c0       	rjmp	.+4      	; 0x1810 <gpib_info+0x1fa>
	else
		ren = '1';
    180c:	81 e3       	ldi	r24, 0x31	; 49
    180e:	8b 83       	std	Y+3, r24	; 0x03

	sprintf(buf,
    1810:	8a 85       	ldd	r24, Y+10	; 0x0a
    1812:	a8 2e       	mov	r10, r24
    1814:	bb 24       	eor	r11, r11
    1816:	89 85       	ldd	r24, Y+9	; 0x09
    1818:	28 2f       	mov	r18, r24
    181a:	30 e0       	ldi	r19, 0x00	; 0
    181c:	88 85       	ldd	r24, Y+8	; 0x08
    181e:	48 2f       	mov	r20, r24
    1820:	50 e0       	ldi	r21, 0x00	; 0
    1822:	8f 81       	ldd	r24, Y+7	; 0x07
    1824:	68 2f       	mov	r22, r24
    1826:	70 e0       	ldi	r23, 0x00	; 0
    1828:	8c 81       	ldd	r24, Y+4	; 0x04
    182a:	a8 2f       	mov	r26, r24
    182c:	b0 e0       	ldi	r27, 0x00	; 0
    182e:	8b 81       	ldd	r24, Y+3	; 0x03
    1830:	08 2f       	mov	r16, r24
    1832:	10 e0       	ldi	r17, 0x00	; 0
    1834:	8e 81       	ldd	r24, Y+6	; 0x06
    1836:	e8 2e       	mov	r14, r24
    1838:	ff 24       	eor	r15, r15
    183a:	8d 81       	ldd	r24, Y+5	; 0x05
    183c:	c8 2e       	mov	r12, r24
    183e:	dd 24       	eor	r13, r13
    1840:	8d b7       	in	r24, 0x3d	; 61
    1842:	9e b7       	in	r25, 0x3e	; 62
    1844:	44 97       	sbiw	r24, 0x14	; 20
    1846:	0f b6       	in	r0, 0x3f	; 63
    1848:	f8 94       	cli
    184a:	9e bf       	out	0x3e, r25	; 62
    184c:	0f be       	out	0x3f, r0	; 63
    184e:	8d bf       	out	0x3d, r24	; 61
    1850:	ed b7       	in	r30, 0x3d	; 61
    1852:	fe b7       	in	r31, 0x3e	; 62
    1854:	31 96       	adiw	r30, 0x01	; 1
    1856:	83 e6       	ldi	r24, 0x63	; 99
    1858:	95 e0       	ldi	r25, 0x05	; 5
    185a:	91 83       	std	Z+1, r25	; 0x01
    185c:	80 83       	st	Z, r24
    185e:	88 e2       	ldi	r24, 0x28	; 40
    1860:	91 e0       	ldi	r25, 0x01	; 1
    1862:	93 83       	std	Z+3, r25	; 0x03
    1864:	82 83       	std	Z+2, r24	; 0x02
    1866:	b5 82       	std	Z+5, r11	; 0x05
    1868:	a4 82       	std	Z+4, r10	; 0x04
    186a:	37 83       	std	Z+7, r19	; 0x07
    186c:	26 83       	std	Z+6, r18	; 0x06
    186e:	51 87       	std	Z+9, r21	; 0x09
    1870:	40 87       	std	Z+8, r20	; 0x08
    1872:	73 87       	std	Z+11, r23	; 0x0b
    1874:	62 87       	std	Z+10, r22	; 0x0a
    1876:	b5 87       	std	Z+13, r27	; 0x0d
    1878:	a4 87       	std	Z+12, r26	; 0x0c
    187a:	17 87       	std	Z+15, r17	; 0x0f
    187c:	06 87       	std	Z+14, r16	; 0x0e
    187e:	f1 8a       	std	Z+17, r15	; 0x11
    1880:	e0 8a       	std	Z+16, r14	; 0x10
    1882:	d3 8a       	std	Z+19, r13	; 0x13
    1884:	c2 8a       	std	Z+18, r12	; 0x12
    1886:	0e 94 6a 02 	call	0x4d4	; 0x4d4 <sprintf>
    188a:	8d b7       	in	r24, 0x3d	; 61
    188c:	9e b7       	in	r25, 0x3e	; 62
    188e:	44 96       	adiw	r24, 0x14	; 20
    1890:	0f b6       	in	r0, 0x3f	; 63
    1892:	f8 94       	cli
    1894:	9e bf       	out	0x3e, r25	; 62
    1896:	0f be       	out	0x3f, r0	; 63
    1898:	8d bf       	out	0x3d, r24	; 61
			"dav=%c,nrfd=%c,ndac=%c, eoi=%c, ifc=%c,ren=%c,atn=%c,srq=%c\n\r",
			dav, nrfd, ndac, eoi, ifc, ren, atn, srq);
	uart_puts(buf);
    189a:	83 e6       	ldi	r24, 0x63	; 99
    189c:	95 e0       	ldi	r25, 0x05	; 5
    189e:	0e 94 88 17 	call	0x2f10	; 0x2f10 <uart_puts>
}
    18a2:	2a 96       	adiw	r28, 0x0a	; 10
    18a4:	0f b6       	in	r0, 0x3f	; 63
    18a6:	f8 94       	cli
    18a8:	de bf       	out	0x3e, r29	; 62
    18aa:	0f be       	out	0x3f, r0	; 63
    18ac:	cd bf       	out	0x3d, r28	; 61
    18ae:	cf 91       	pop	r28
    18b0:	df 91       	pop	r29
    18b2:	1f 91       	pop	r17
    18b4:	0f 91       	pop	r16
    18b6:	ff 90       	pop	r15
    18b8:	ef 90       	pop	r14
    18ba:	df 90       	pop	r13
    18bc:	cf 90       	pop	r12
    18be:	bf 90       	pop	r11
    18c0:	af 90       	pop	r10
    18c2:	08 95       	ret

000018c4 <gpib_spoll_start>:

/**
 * Enable serial poll.
 * Effect: all devices will send status byte instead of normal data when addressed as talker
 */
void gpib_spoll_start() {
    18c4:	df 93       	push	r29
    18c6:	cf 93       	push	r28
    18c8:	00 d0       	rcall	.+0      	; 0x18ca <gpib_spoll_start+0x6>
    18ca:	00 d0       	rcall	.+0      	; 0x18cc <gpib_spoll_start+0x8>
    18cc:	cd b7       	in	r28, 0x3d	; 61
    18ce:	de b7       	in	r29, 0x3e	; 62
	uchar controlString[4];
	//uart_puts("before SPE\r\n");
	controlString[0] = G_CMD_SPE;
    18d0:	88 e1       	ldi	r24, 0x18	; 24
    18d2:	89 83       	std	Y+1, r24	; 0x01
	gpib_cmd(controlString, 1);
    18d4:	ce 01       	movw	r24, r28
    18d6:	01 96       	adiw	r24, 0x01	; 1
    18d8:	61 e0       	ldi	r22, 0x01	; 1
    18da:	70 e0       	ldi	r23, 0x00	; 0
    18dc:	0e 94 c7 07 	call	0xf8e	; 0xf8e <gpib_cmd>
	//uart_puts("after SPE\r\n");
}
    18e0:	0f 90       	pop	r0
    18e2:	0f 90       	pop	r0
    18e4:	0f 90       	pop	r0
    18e6:	0f 90       	pop	r0
    18e8:	cf 91       	pop	r28
    18ea:	df 91       	pop	r29
    18ec:	08 95       	ret

000018ee <gpib_spoll_end>:

/**
 * Disable (end) serial poll.All devices will return to normal behaviour as talker
 */
void gpib_spoll_end() {
    18ee:	df 93       	push	r29
    18f0:	cf 93       	push	r28
    18f2:	00 d0       	rcall	.+0      	; 0x18f4 <gpib_spoll_end+0x6>
    18f4:	00 d0       	rcall	.+0      	; 0x18f6 <gpib_spoll_end+0x8>
    18f6:	cd b7       	in	r28, 0x3d	; 61
    18f8:	de b7       	in	r29, 0x3e	; 62
	uchar controlString[4];
	controlString[0] = G_CMD_SPD;
    18fa:	89 e1       	ldi	r24, 0x19	; 25
    18fc:	89 83       	std	Y+1, r24	; 0x01
	//uart_puts("before SPD\r\n");
	gpib_cmd(controlString, 1);
    18fe:	ce 01       	movw	r24, r28
    1900:	01 96       	adiw	r24, 0x01	; 1
    1902:	61 e0       	ldi	r22, 0x01	; 1
    1904:	70 e0       	ldi	r23, 0x00	; 0
    1906:	0e 94 c7 07 	call	0xf8e	; 0xf8e <gpib_cmd>
}
    190a:	0f 90       	pop	r0
    190c:	0f 90       	pop	r0
    190e:	0f 90       	pop	r0
    1910:	0f 90       	pop	r0
    1912:	cf 91       	pop	r28
    1914:	df 91       	pop	r29
    1916:	08 95       	ret

00001918 <gpib_spoll_single>:
 * \param primary primary talker address of device
 * \param secondary secondary talker address of device
 * \param status byte
 * \returns 0xff on failure.
 */
uchar gpib_spoll_single(uchar primary, uchar secondary, uchar *b) {
    1918:	df 93       	push	r29
    191a:	cf 93       	push	r28
    191c:	cd b7       	in	r28, 0x3d	; 61
    191e:	de b7       	in	r29, 0x3e	; 62
    1920:	c9 56       	subi	r28, 0x69	; 105
    1922:	d0 40       	sbci	r29, 0x00	; 0
    1924:	0f b6       	in	r0, 0x3f	; 63
    1926:	f8 94       	cli
    1928:	de bf       	out	0x3e, r29	; 62
    192a:	0f be       	out	0x3f, r0	; 63
    192c:	cd bf       	out	0x3d, r28	; 61
    192e:	fe 01       	movw	r30, r28
    1930:	ea 59       	subi	r30, 0x9A	; 154
    1932:	ff 4f       	sbci	r31, 0xFF	; 255
    1934:	80 83       	st	Z, r24
    1936:	fe 01       	movw	r30, r28
    1938:	e9 59       	subi	r30, 0x99	; 153
    193a:	ff 4f       	sbci	r31, 0xFF	; 255
    193c:	60 83       	st	Z, r22
    193e:	fe 01       	movw	r30, r28
    1940:	e8 59       	subi	r30, 0x98	; 152
    1942:	ff 4f       	sbci	r31, 0xFF	; 255
    1944:	51 83       	std	Z+1, r21	; 0x01
    1946:	40 83       	st	Z, r20
	uchar controlString[100];
	uchar e;

	// address device
	gpib_send_address(primary, secondary);
    1948:	fe 01       	movw	r30, r28
    194a:	ea 59       	subi	r30, 0x9A	; 154
    194c:	ff 4f       	sbci	r31, 0xFF	; 255
    194e:	de 01       	movw	r26, r28
    1950:	a9 59       	subi	r26, 0x99	; 153
    1952:	bf 4f       	sbci	r27, 0xFF	; 255
    1954:	80 81       	ld	r24, Z
    1956:	6c 91       	ld	r22, X
    1958:	0e 94 99 05 	call	0xb32	; 0xb32 <gpib_send_address>

	// now receive data
	//uart_puts("before status byte receive\r\n");
	e = gpib_receive(b);
    195c:	fe 01       	movw	r30, r28
    195e:	e8 59       	subi	r30, 0x98	; 152
    1960:	ff 4f       	sbci	r31, 0xFF	; 255
    1962:	80 81       	ld	r24, Z
    1964:	91 81       	ldd	r25, Z+1	; 0x01
    1966:	0e 94 4e 06 	call	0xc9c	; 0xc9c <gpib_receive>
    196a:	89 83       	std	Y+1, r24	; 0x01
	//uart_puts("after status byte receive\r\n");
	// status byte is now in b
	if (secondary != ADDRESS_NOT_SET) {
    196c:	fe 01       	movw	r30, r28
    196e:	e9 59       	subi	r30, 0x99	; 153
    1970:	ff 4f       	sbci	r31, 0xFF	; 255
    1972:	80 81       	ld	r24, Z
    1974:	8f 3f       	cpi	r24, 0xFF	; 255
    1976:	09 f4       	brne	.+2      	; 0x197a <gpib_spoll_single+0x62>
    1978:	3f c0       	rjmp	.+126    	; 0x19f8 <gpib_spoll_single+0xe0>
		sprintf((char*) controlString,
    197a:	fe 01       	movw	r30, r28
    197c:	e8 59       	subi	r30, 0x98	; 152
    197e:	ff 4f       	sbci	r31, 0xFF	; 255
    1980:	01 90       	ld	r0, Z+
    1982:	f0 81       	ld	r31, Z
    1984:	e0 2d       	mov	r30, r0
    1986:	80 81       	ld	r24, Z
    1988:	48 2f       	mov	r20, r24
    198a:	50 e0       	ldi	r21, 0x00	; 0
    198c:	fe 01       	movw	r30, r28
    198e:	ea 59       	subi	r30, 0x9A	; 154
    1990:	ff 4f       	sbci	r31, 0xFF	; 255
    1992:	80 81       	ld	r24, Z
    1994:	88 2f       	mov	r24, r24
    1996:	90 e0       	ldi	r25, 0x00	; 0
    1998:	bc 01       	movw	r22, r24
    199a:	60 54       	subi	r22, 0x40	; 64
    199c:	70 40       	sbci	r23, 0x00	; 0
    199e:	fe 01       	movw	r30, r28
    19a0:	e9 59       	subi	r30, 0x99	; 153
    19a2:	ff 4f       	sbci	r31, 0xFF	; 255
    19a4:	80 81       	ld	r24, Z
    19a6:	88 2f       	mov	r24, r24
    19a8:	90 e0       	ldi	r25, 0x00	; 0
    19aa:	9c 01       	movw	r18, r24
    19ac:	2f 79       	andi	r18, 0x9F	; 159
    19ae:	30 70       	andi	r19, 0x00	; 0
    19b0:	8d b7       	in	r24, 0x3d	; 61
    19b2:	9e b7       	in	r25, 0x3e	; 62
    19b4:	0a 97       	sbiw	r24, 0x0a	; 10
    19b6:	0f b6       	in	r0, 0x3f	; 63
    19b8:	f8 94       	cli
    19ba:	9e bf       	out	0x3e, r25	; 62
    19bc:	0f be       	out	0x3f, r0	; 63
    19be:	8d bf       	out	0x3d, r24	; 61
    19c0:	ed b7       	in	r30, 0x3d	; 61
    19c2:	fe b7       	in	r31, 0x3e	; 62
    19c4:	31 96       	adiw	r30, 0x01	; 1
    19c6:	ce 01       	movw	r24, r28
    19c8:	02 96       	adiw	r24, 0x02	; 2
    19ca:	91 83       	std	Z+1, r25	; 0x01
    19cc:	80 83       	st	Z, r24
    19ce:	86 e6       	ldi	r24, 0x66	; 102
    19d0:	91 e0       	ldi	r25, 0x01	; 1
    19d2:	93 83       	std	Z+3, r25	; 0x03
    19d4:	82 83       	std	Z+2, r24	; 0x02
    19d6:	55 83       	std	Z+5, r21	; 0x05
    19d8:	44 83       	std	Z+4, r20	; 0x04
    19da:	77 83       	std	Z+7, r23	; 0x07
    19dc:	66 83       	std	Z+6, r22	; 0x06
    19de:	31 87       	std	Z+9, r19	; 0x09
    19e0:	20 87       	std	Z+8, r18	; 0x08
    19e2:	0e 94 6a 02 	call	0x4d4	; 0x4d4 <sprintf>
    19e6:	8d b7       	in	r24, 0x3d	; 61
    19e8:	9e b7       	in	r25, 0x3e	; 62
    19ea:	0a 96       	adiw	r24, 0x0a	; 10
    19ec:	0f b6       	in	r0, 0x3f	; 63
    19ee:	f8 94       	cli
    19f0:	9e bf       	out	0x3e, r25	; 62
    19f2:	0f be       	out	0x3f, r0	; 63
    19f4:	8d bf       	out	0x3d, r24	; 61
    19f6:	33 c0       	rjmp	.+102    	; 0x1a5e <gpib_spoll_single+0x146>
				"Status byte 0x%02x from device(primary,secondary) = (0x%02x,0x%02x)\n\r",
				*b, TalkerAddress2Address(primary),
				secondaryAdressByteToAdress(secondary));
	} else {
		sprintf((char*) controlString,
    19f8:	fe 01       	movw	r30, r28
    19fa:	e8 59       	subi	r30, 0x98	; 152
    19fc:	ff 4f       	sbci	r31, 0xFF	; 255
    19fe:	01 90       	ld	r0, Z+
    1a00:	f0 81       	ld	r31, Z
    1a02:	e0 2d       	mov	r30, r0
    1a04:	80 81       	ld	r24, Z
    1a06:	48 2f       	mov	r20, r24
    1a08:	50 e0       	ldi	r21, 0x00	; 0
    1a0a:	fe 01       	movw	r30, r28
    1a0c:	ea 59       	subi	r30, 0x9A	; 154
    1a0e:	ff 4f       	sbci	r31, 0xFF	; 255
    1a10:	80 81       	ld	r24, Z
    1a12:	88 2f       	mov	r24, r24
    1a14:	90 e0       	ldi	r25, 0x00	; 0
    1a16:	9c 01       	movw	r18, r24
    1a18:	20 54       	subi	r18, 0x40	; 64
    1a1a:	30 40       	sbci	r19, 0x00	; 0
    1a1c:	8d b7       	in	r24, 0x3d	; 61
    1a1e:	9e b7       	in	r25, 0x3e	; 62
    1a20:	08 97       	sbiw	r24, 0x08	; 8
    1a22:	0f b6       	in	r0, 0x3f	; 63
    1a24:	f8 94       	cli
    1a26:	9e bf       	out	0x3e, r25	; 62
    1a28:	0f be       	out	0x3f, r0	; 63
    1a2a:	8d bf       	out	0x3d, r24	; 61
    1a2c:	ed b7       	in	r30, 0x3d	; 61
    1a2e:	fe b7       	in	r31, 0x3e	; 62
    1a30:	31 96       	adiw	r30, 0x01	; 1
    1a32:	ce 01       	movw	r24, r28
    1a34:	02 96       	adiw	r24, 0x02	; 2
    1a36:	91 83       	std	Z+1, r25	; 0x01
    1a38:	80 83       	st	Z, r24
    1a3a:	8c ea       	ldi	r24, 0xAC	; 172
    1a3c:	91 e0       	ldi	r25, 0x01	; 1
    1a3e:	93 83       	std	Z+3, r25	; 0x03
    1a40:	82 83       	std	Z+2, r24	; 0x02
    1a42:	55 83       	std	Z+5, r21	; 0x05
    1a44:	44 83       	std	Z+4, r20	; 0x04
    1a46:	37 83       	std	Z+7, r19	; 0x07
    1a48:	26 83       	std	Z+6, r18	; 0x06
    1a4a:	0e 94 6a 02 	call	0x4d4	; 0x4d4 <sprintf>
    1a4e:	8d b7       	in	r24, 0x3d	; 61
    1a50:	9e b7       	in	r25, 0x3e	; 62
    1a52:	08 96       	adiw	r24, 0x08	; 8
    1a54:	0f b6       	in	r0, 0x3f	; 63
    1a56:	f8 94       	cli
    1a58:	9e bf       	out	0x3e, r25	; 62
    1a5a:	0f be       	out	0x3f, r0	; 63
    1a5c:	8d bf       	out	0x3d, r24	; 61
				"Status byte 0x%02x from device(primary) = 0x%02x\n\r", *b,
				TalkerAddress2Address(primary));
	}
	uart_puts((char*) controlString);
    1a5e:	ce 01       	movw	r24, r28
    1a60:	02 96       	adiw	r24, 0x02	; 2
    1a62:	0e 94 88 17 	call	0x2f10	; 0x2f10 <uart_puts>

	// send UNT and UNL commands (unlisten and untalk)
	// effect: all talker stop talking and all listeners stop listening
	gpib_untalkUnlisten();
    1a66:	0e 94 2b 06 	call	0xc56	; 0xc56 <gpib_untalkUnlisten>
	return e;
    1a6a:	89 81       	ldd	r24, Y+1	; 0x01
}
    1a6c:	c7 59       	subi	r28, 0x97	; 151
    1a6e:	df 4f       	sbci	r29, 0xFF	; 255
    1a70:	0f b6       	in	r0, 0x3f	; 63
    1a72:	f8 94       	cli
    1a74:	de bf       	out	0x3e, r29	; 62
    1a76:	0f be       	out	0x3f, r0	; 63
    1a78:	cd bf       	out	0x3d, r28	; 61
    1a7a:	cf 91       	pop	r28
    1a7c:	df 91       	pop	r29
    1a7e:	08 95       	ret

00001a80 <gpib_serial_poll>:
 * I haven't looked how a device with two byte address behaves.
 *
 * Secondary/primary is returned in inout parameters
 * If any emitter is found, return value is != 0.
 */
uchar gpib_serial_poll(uint8_t *primary_v, uint8_t* secondary_v) {
    1a80:	df 93       	push	r29
    1a82:	cf 93       	push	r28
    1a84:	cd b7       	in	r28, 0x3d	; 61
    1a86:	de b7       	in	r29, 0x3e	; 62
    1a88:	2d 97       	sbiw	r28, 0x0d	; 13
    1a8a:	0f b6       	in	r0, 0x3f	; 63
    1a8c:	f8 94       	cli
    1a8e:	de bf       	out	0x3e, r29	; 62
    1a90:	0f be       	out	0x3f, r0	; 63
    1a92:	cd bf       	out	0x3d, r28	; 61
    1a94:	9b 87       	std	Y+11, r25	; 0x0b
    1a96:	8a 87       	std	Y+10, r24	; 0x0a
    1a98:	7d 87       	std	Y+13, r23	; 0x0d
    1a9a:	6c 87       	std	Y+12, r22	; 0x0c
	uchar b, e;
	uchar primary = 0, secondary, found = 0, foundPrimary = ADDRESS_NOT_SET,
    1a9c:	1f 82       	std	Y+7, r1	; 0x07
    1a9e:	1d 82       	std	Y+5, r1	; 0x05
    1aa0:	8f ef       	ldi	r24, 0xFF	; 255
    1aa2:	8c 83       	std	Y+4, r24	; 0x04
			foundSecondary = ADDRESS_NOT_SET;
    1aa4:	8f ef       	ldi	r24, 0xFF	; 255
    1aa6:	8b 83       	std	Y+3, r24	; 0x03
	int i;

	// send unlisten and untalk to all
	gpib_untalkUnlisten();
    1aa8:	0e 94 2b 06 	call	0xc56	; 0xc56 <gpib_untalkUnlisten>

	// serial poll sequence start
	gpib_spoll_start();
    1aac:	0e 94 62 0c 	call	0x18c4	; 0x18c4 <gpib_spoll_start>

	// searching for SRQ emitter in a loop ...
	for (i = 0; (controller.partners[i].primary != ADDRESS_NOT_SET) && !found;
    1ab0:	1a 82       	std	Y+2, r1	; 0x02
    1ab2:	19 82       	std	Y+1, r1	; 0x01
    1ab4:	a2 c0       	rjmp	.+324    	; 0x1bfa <gpib_serial_poll+0x17a>
			i++) {

		// set partner to talker mode
		primary = address2TalkerAddress(controller.partners[i].primary);
    1ab6:	89 81       	ldd	r24, Y+1	; 0x01
    1ab8:	9a 81       	ldd	r25, Y+2	; 0x02
    1aba:	88 0f       	add	r24, r24
    1abc:	99 1f       	adc	r25, r25
    1abe:	fc 01       	movw	r30, r24
    1ac0:	e5 5a       	subi	r30, 0xA5	; 165
    1ac2:	fb 4f       	sbci	r31, 0xFB	; 251
    1ac4:	80 81       	ld	r24, Z
    1ac6:	80 5c       	subi	r24, 0xC0	; 192
    1ac8:	8f 83       	std	Y+7, r24	; 0x07
		if (controller.partners[i].secondary != ADDRESS_NOT_SET) {
    1aca:	89 81       	ldd	r24, Y+1	; 0x01
    1acc:	9a 81       	ldd	r25, Y+2	; 0x02
    1ace:	03 96       	adiw	r24, 0x03	; 3
    1ad0:	88 0f       	add	r24, r24
    1ad2:	99 1f       	adc	r25, r25
    1ad4:	fc 01       	movw	r30, r24
    1ad6:	ea 5a       	subi	r30, 0xAA	; 170
    1ad8:	fb 4f       	sbci	r31, 0xFB	; 251
    1ada:	80 81       	ld	r24, Z
    1adc:	8f 3f       	cpi	r24, 0xFF	; 255
    1ade:	61 f0       	breq	.+24     	; 0x1af8 <gpib_serial_poll+0x78>
			secondary = secondaryAdressToAdressByte(
    1ae0:	89 81       	ldd	r24, Y+1	; 0x01
    1ae2:	9a 81       	ldd	r25, Y+2	; 0x02
    1ae4:	03 96       	adiw	r24, 0x03	; 3
    1ae6:	88 0f       	add	r24, r24
    1ae8:	99 1f       	adc	r25, r25
    1aea:	fc 01       	movw	r30, r24
    1aec:	ea 5a       	subi	r30, 0xAA	; 170
    1aee:	fb 4f       	sbci	r31, 0xFB	; 251
    1af0:	80 81       	ld	r24, Z
    1af2:	80 66       	ori	r24, 0x60	; 96
    1af4:	8e 83       	std	Y+6, r24	; 0x06
    1af6:	02 c0       	rjmp	.+4      	; 0x1afc <gpib_serial_poll+0x7c>
					controller.partners[i].secondary);
		} else {
			secondary = ADDRESS_NOT_SET;
    1af8:	8f ef       	ldi	r24, 0xFF	; 255
    1afa:	8e 83       	std	Y+6, r24	; 0x06
		}
		// query status byte from device
		e = gpib_spoll_single(primary, secondary, &b);
    1afc:	9e 01       	movw	r18, r28
    1afe:	27 5f       	subi	r18, 0xF7	; 247
    1b00:	3f 4f       	sbci	r19, 0xFF	; 255
    1b02:	8f 81       	ldd	r24, Y+7	; 0x07
    1b04:	6e 81       	ldd	r22, Y+6	; 0x06
    1b06:	a9 01       	movw	r20, r18
    1b08:	0e 94 8c 0c 	call	0x1918	; 0x1918 <gpib_spoll_single>
    1b0c:	88 87       	std	Y+8, r24	; 0x08

		// bit 6 of status byte of SRQ emitter is 1; check this
		// when reading status byte from emitter, he releases SRQ line (may also be tested here)
		if (b & (1 << 6)) {
    1b0e:	89 85       	ldd	r24, Y+9	; 0x09
    1b10:	88 2f       	mov	r24, r24
    1b12:	90 e0       	ldi	r25, 0x00	; 0
    1b14:	80 74       	andi	r24, 0x40	; 64
    1b16:	90 70       	andi	r25, 0x00	; 0
    1b18:	00 97       	sbiw	r24, 0x00	; 0
    1b1a:	09 f4       	brne	.+2      	; 0x1b1e <gpib_serial_poll+0x9e>
    1b1c:	69 c0       	rjmp	.+210    	; 0x1bf0 <gpib_serial_poll+0x170>
			found = 1;
    1b1e:	81 e0       	ldi	r24, 0x01	; 1
    1b20:	8d 83       	std	Y+5, r24	; 0x05
			foundPrimary = controller.partners[i].primary;
    1b22:	89 81       	ldd	r24, Y+1	; 0x01
    1b24:	9a 81       	ldd	r25, Y+2	; 0x02
    1b26:	88 0f       	add	r24, r24
    1b28:	99 1f       	adc	r25, r25
    1b2a:	fc 01       	movw	r30, r24
    1b2c:	e5 5a       	subi	r30, 0xA5	; 165
    1b2e:	fb 4f       	sbci	r31, 0xFB	; 251
    1b30:	80 81       	ld	r24, Z
    1b32:	8c 83       	std	Y+4, r24	; 0x04
			foundSecondary = controller.partners[i].secondary;
    1b34:	89 81       	ldd	r24, Y+1	; 0x01
    1b36:	9a 81       	ldd	r25, Y+2	; 0x02
    1b38:	03 96       	adiw	r24, 0x03	; 3
    1b3a:	88 0f       	add	r24, r24
    1b3c:	99 1f       	adc	r25, r25
    1b3e:	fc 01       	movw	r30, r24
    1b40:	ea 5a       	subi	r30, 0xAA	; 170
    1b42:	fb 4f       	sbci	r31, 0xFB	; 251
    1b44:	80 81       	ld	r24, Z
    1b46:	8b 83       	std	Y+3, r24	; 0x03
			if (controller.partners[i].secondary != ADDRESS_NOT_SET) {
    1b48:	89 81       	ldd	r24, Y+1	; 0x01
    1b4a:	9a 81       	ldd	r25, Y+2	; 0x02
    1b4c:	03 96       	adiw	r24, 0x03	; 3
    1b4e:	88 0f       	add	r24, r24
    1b50:	99 1f       	adc	r25, r25
    1b52:	fc 01       	movw	r30, r24
    1b54:	ea 5a       	subi	r30, 0xAA	; 170
    1b56:	fb 4f       	sbci	r31, 0xFB	; 251
    1b58:	80 81       	ld	r24, Z
    1b5a:	8f 3f       	cpi	r24, 0xFF	; 255
    1b5c:	41 f1       	breq	.+80     	; 0x1bae <gpib_serial_poll+0x12e>
				sprintf((char*) cmd_buf,
    1b5e:	8c 81       	ldd	r24, Y+4	; 0x04
    1b60:	28 2f       	mov	r18, r24
    1b62:	30 e0       	ldi	r19, 0x00	; 0
    1b64:	8b 81       	ldd	r24, Y+3	; 0x03
    1b66:	48 2f       	mov	r20, r24
    1b68:	50 e0       	ldi	r21, 0x00	; 0
    1b6a:	8d b7       	in	r24, 0x3d	; 61
    1b6c:	9e b7       	in	r25, 0x3e	; 62
    1b6e:	08 97       	sbiw	r24, 0x08	; 8
    1b70:	0f b6       	in	r0, 0x3f	; 63
    1b72:	f8 94       	cli
    1b74:	9e bf       	out	0x3e, r25	; 62
    1b76:	0f be       	out	0x3f, r0	; 63
    1b78:	8d bf       	out	0x3d, r24	; 61
    1b7a:	ed b7       	in	r30, 0x3d	; 61
    1b7c:	fe b7       	in	r31, 0x3e	; 62
    1b7e:	31 96       	adiw	r30, 0x01	; 1
    1b80:	8f ef       	ldi	r24, 0xFF	; 255
    1b82:	94 e0       	ldi	r25, 0x04	; 4
    1b84:	91 83       	std	Z+1, r25	; 0x01
    1b86:	80 83       	st	Z, r24
    1b88:	8f ed       	ldi	r24, 0xDF	; 223
    1b8a:	91 e0       	ldi	r25, 0x01	; 1
    1b8c:	93 83       	std	Z+3, r25	; 0x03
    1b8e:	82 83       	std	Z+2, r24	; 0x02
    1b90:	35 83       	std	Z+5, r19	; 0x05
    1b92:	24 83       	std	Z+4, r18	; 0x04
    1b94:	57 83       	std	Z+7, r21	; 0x07
    1b96:	46 83       	std	Z+6, r20	; 0x06
    1b98:	0e 94 6a 02 	call	0x4d4	; 0x4d4 <sprintf>
    1b9c:	8d b7       	in	r24, 0x3d	; 61
    1b9e:	9e b7       	in	r25, 0x3e	; 62
    1ba0:	08 96       	adiw	r24, 0x08	; 8
    1ba2:	0f b6       	in	r0, 0x3f	; 63
    1ba4:	f8 94       	cli
    1ba6:	9e bf       	out	0x3e, r25	; 62
    1ba8:	0f be       	out	0x3f, r0	; 63
    1baa:	8d bf       	out	0x3d, r24	; 61
    1bac:	1d c0       	rjmp	.+58     	; 0x1be8 <gpib_serial_poll+0x168>
						"SRQ emitter is device(primary,secondary) = (0x%02x,0x%02x)\n\r",
						foundPrimary, foundSecondary);
			} else {
				sprintf((char*) cmd_buf,
    1bae:	8c 81       	ldd	r24, Y+4	; 0x04
    1bb0:	28 2f       	mov	r18, r24
    1bb2:	30 e0       	ldi	r19, 0x00	; 0
    1bb4:	00 d0       	rcall	.+0      	; 0x1bb6 <gpib_serial_poll+0x136>
    1bb6:	00 d0       	rcall	.+0      	; 0x1bb8 <gpib_serial_poll+0x138>
    1bb8:	00 d0       	rcall	.+0      	; 0x1bba <gpib_serial_poll+0x13a>
    1bba:	ed b7       	in	r30, 0x3d	; 61
    1bbc:	fe b7       	in	r31, 0x3e	; 62
    1bbe:	31 96       	adiw	r30, 0x01	; 1
    1bc0:	8f ef       	ldi	r24, 0xFF	; 255
    1bc2:	94 e0       	ldi	r25, 0x04	; 4
    1bc4:	91 83       	std	Z+1, r25	; 0x01
    1bc6:	80 83       	st	Z, r24
    1bc8:	8c e1       	ldi	r24, 0x1C	; 28
    1bca:	92 e0       	ldi	r25, 0x02	; 2
    1bcc:	93 83       	std	Z+3, r25	; 0x03
    1bce:	82 83       	std	Z+2, r24	; 0x02
    1bd0:	35 83       	std	Z+5, r19	; 0x05
    1bd2:	24 83       	std	Z+4, r18	; 0x04
    1bd4:	0e 94 6a 02 	call	0x4d4	; 0x4d4 <sprintf>
    1bd8:	8d b7       	in	r24, 0x3d	; 61
    1bda:	9e b7       	in	r25, 0x3e	; 62
    1bdc:	06 96       	adiw	r24, 0x06	; 6
    1bde:	0f b6       	in	r0, 0x3f	; 63
    1be0:	f8 94       	cli
    1be2:	9e bf       	out	0x3e, r25	; 62
    1be4:	0f be       	out	0x3f, r0	; 63
    1be6:	8d bf       	out	0x3d, r24	; 61
						"SRQ emitter is device(primary) = 0x%02x\n\r",
						foundPrimary);
			}
			uart_puts((char*) cmd_buf);
    1be8:	8f ef       	ldi	r24, 0xFF	; 255
    1bea:	94 e0       	ldi	r25, 0x04	; 4
    1bec:	0e 94 88 17 	call	0x2f10	; 0x2f10 <uart_puts>
	// serial poll sequence start
	gpib_spoll_start();

	// searching for SRQ emitter in a loop ...
	for (i = 0; (controller.partners[i].primary != ADDRESS_NOT_SET) && !found;
			i++) {
    1bf0:	89 81       	ldd	r24, Y+1	; 0x01
    1bf2:	9a 81       	ldd	r25, Y+2	; 0x02
    1bf4:	01 96       	adiw	r24, 0x01	; 1
    1bf6:	9a 83       	std	Y+2, r25	; 0x02
    1bf8:	89 83       	std	Y+1, r24	; 0x01

	// serial poll sequence start
	gpib_spoll_start();

	// searching for SRQ emitter in a loop ...
	for (i = 0; (controller.partners[i].primary != ADDRESS_NOT_SET) && !found;
    1bfa:	89 81       	ldd	r24, Y+1	; 0x01
    1bfc:	9a 81       	ldd	r25, Y+2	; 0x02
    1bfe:	88 0f       	add	r24, r24
    1c00:	99 1f       	adc	r25, r25
    1c02:	fc 01       	movw	r30, r24
    1c04:	e5 5a       	subi	r30, 0xA5	; 165
    1c06:	fb 4f       	sbci	r31, 0xFB	; 251
    1c08:	80 81       	ld	r24, Z
    1c0a:	8f 3f       	cpi	r24, 0xFF	; 255
    1c0c:	21 f0       	breq	.+8      	; 0x1c16 <gpib_serial_poll+0x196>
    1c0e:	8d 81       	ldd	r24, Y+5	; 0x05
    1c10:	88 23       	and	r24, r24
    1c12:	09 f4       	brne	.+2      	; 0x1c16 <gpib_serial_poll+0x196>
    1c14:	50 cf       	rjmp	.-352    	; 0x1ab6 <gpib_serial_poll+0x36>
			uart_puts((char*) cmd_buf);
		}
	}

	// serial poll sequence end
	gpib_spoll_end(cmd_buf);
    1c16:	8f ef       	ldi	r24, 0xFF	; 255
    1c18:	94 e0       	ldi	r25, 0x04	; 4
    1c1a:	0e 94 77 0c 	call	0x18ee	; 0x18ee <gpib_spoll_end>

	// "return" values determined
	*primary_v = foundPrimary;
    1c1e:	ea 85       	ldd	r30, Y+10	; 0x0a
    1c20:	fb 85       	ldd	r31, Y+11	; 0x0b
    1c22:	8c 81       	ldd	r24, Y+4	; 0x04
    1c24:	80 83       	st	Z, r24
	*secondary_v = foundSecondary;
    1c26:	ec 85       	ldd	r30, Y+12	; 0x0c
    1c28:	fd 85       	ldd	r31, Y+13	; 0x0d
    1c2a:	8b 81       	ldd	r24, Y+3	; 0x03
    1c2c:	80 83       	st	Z, r24

	return found;
    1c2e:	8d 81       	ldd	r24, Y+5	; 0x05
}
    1c30:	2d 96       	adiw	r28, 0x0d	; 13
    1c32:	0f b6       	in	r0, 0x3f	; 63
    1c34:	f8 94       	cli
    1c36:	de bf       	out	0x3e, r29	; 62
    1c38:	0f be       	out	0x3f, r0	; 63
    1c3a:	cd bf       	out	0x3d, r28	; 61
    1c3c:	cf 91       	pop	r28
    1c3e:	df 91       	pop	r29
    1c40:	08 95       	ret

00001c42 <gpib_set_partner_address>:

/**
 * Set device to be controlled.
 * \param address Address of device.
 */
void gpib_set_partner_address(uchar primary, uchar secondary) {
    1c42:	df 93       	push	r29
    1c44:	cf 93       	push	r28
    1c46:	00 d0       	rcall	.+0      	; 0x1c48 <gpib_set_partner_address+0x6>
    1c48:	cd b7       	in	r28, 0x3d	; 61
    1c4a:	de b7       	in	r29, 0x3e	; 62
    1c4c:	89 83       	std	Y+1, r24	; 0x01
    1c4e:	6a 83       	std	Y+2, r22	; 0x02
	controller.partner.primary = primary;
    1c50:	89 81       	ldd	r24, Y+1	; 0x01
    1c52:	80 93 57 04 	sts	0x0457, r24
	controller.partner.secondary = secondary;
    1c56:	8a 81       	ldd	r24, Y+2	; 0x02
    1c58:	80 93 58 04 	sts	0x0458, r24
}
    1c5c:	0f 90       	pop	r0
    1c5e:	0f 90       	pop	r0
    1c60:	cf 91       	pop	r28
    1c62:	df 91       	pop	r29
    1c64:	08 95       	ret

00001c66 <gpib_set_partner_secondary>:

/**
 * Set device to be controlled.
 * \param address Address of device.
 */
void gpib_set_partner_secondary(uchar secondary) {
    1c66:	df 93       	push	r29
    1c68:	cf 93       	push	r28
    1c6a:	0f 92       	push	r0
    1c6c:	cd b7       	in	r28, 0x3d	; 61
    1c6e:	de b7       	in	r29, 0x3e	; 62
    1c70:	89 83       	std	Y+1, r24	; 0x01
	controller.partner.secondary = secondary;
    1c72:	89 81       	ldd	r24, Y+1	; 0x01
    1c74:	80 93 58 04 	sts	0x0458, r24
}
    1c78:	0f 90       	pop	r0
    1c7a:	cf 91       	pop	r28
    1c7c:	df 91       	pop	r29
    1c7e:	08 95       	ret

00001c80 <gpib_get_partner_pad>:

/**
 * Get primary address of device currently controlled.
 * \returns primary address Address of device.
 */
uchar gpib_get_partner_pad(void) {
    1c80:	df 93       	push	r29
    1c82:	cf 93       	push	r28
    1c84:	cd b7       	in	r28, 0x3d	; 61
    1c86:	de b7       	in	r29, 0x3e	; 62
	return controller.partner.primary;
    1c88:	80 91 57 04 	lds	r24, 0x0457
}
    1c8c:	cf 91       	pop	r28
    1c8e:	df 91       	pop	r29
    1c90:	08 95       	ret

00001c92 <gpib_get_partner_sad>:

/**
 * Get secondary address of device currently controlled.
 * \returns secondary address Address of device.
 */
uchar gpib_get_partner_sad(void) {
    1c92:	df 93       	push	r29
    1c94:	cf 93       	push	r28
    1c96:	cd b7       	in	r28, 0x3d	; 61
    1c98:	de b7       	in	r29, 0x3e	; 62
	return controller.partner.secondary;
    1c9a:	80 91 58 04 	lds	r24, 0x0458
}
    1c9e:	cf 91       	pop	r28
    1ca0:	df 91       	pop	r29
    1ca2:	08 95       	ret

00001ca4 <gpib_get_address>:

/**
 * Get controller address.
 * \returns address of controller.
 */
uchar gpib_get_address(void) {
    1ca4:	df 93       	push	r29
    1ca6:	cf 93       	push	r28
    1ca8:	cd b7       	in	r28, 0x3d	; 61
    1caa:	de b7       	in	r29, 0x3e	; 62
	return controller.myaddress;
    1cac:	80 91 56 04 	lds	r24, 0x0456
}
    1cb0:	cf 91       	pop	r28
    1cb2:	df 91       	pop	r29
    1cb4:	08 95       	ret

00001cb6 <gpib_set_flavour>:

void gpib_set_flavour(uchar flavour) {
    1cb6:	df 93       	push	r29
    1cb8:	cf 93       	push	r28
    1cba:	0f 92       	push	r0
    1cbc:	cd b7       	in	r28, 0x3d	; 61
    1cbe:	de b7       	in	r29, 0x3e	; 62
    1cc0:	89 83       	std	Y+1, r24	; 0x01
	controller.flavour = flavour;
    1cc2:	89 81       	ldd	r24, Y+1	; 0x01
    1cc4:	80 93 5a 04 	sts	0x045A, r24
}
    1cc8:	0f 90       	pop	r0
    1cca:	cf 91       	pop	r28
    1ccc:	df 91       	pop	r29
    1cce:	08 95       	ret

00001cd0 <gpib_get_flavour>:

uchar gpib_get_flavour(void) {
    1cd0:	df 93       	push	r29
    1cd2:	cf 93       	push	r28
    1cd4:	cd b7       	in	r28, 0x3d	; 61
    1cd6:	de b7       	in	r29, 0x3e	; 62
	return controller.flavour;
    1cd8:	80 91 5a 04 	lds	r24, 0x045A
}
    1cdc:	cf 91       	pop	r28
    1cde:	df 91       	pop	r29
    1ce0:	08 95       	ret

00001ce2 <gpib_clear_partners>:

/**
 * Clear partners list
 */
void gpib_clear_partners() {
    1ce2:	df 93       	push	r29
    1ce4:	cf 93       	push	r28
    1ce6:	00 d0       	rcall	.+0      	; 0x1ce8 <gpib_clear_partners+0x6>
    1ce8:	cd b7       	in	r28, 0x3d	; 61
    1cea:	de b7       	in	r29, 0x3e	; 62
	for (int i = 0; i < MAX_PARTNER; i++) {
    1cec:	1a 82       	std	Y+2, r1	; 0x02
    1cee:	19 82       	std	Y+1, r1	; 0x01
    1cf0:	0e c0       	rjmp	.+28     	; 0x1d0e <gpib_clear_partners+0x2c>
		controller.partners[i].primary = ADDRESS_NOT_SET;
    1cf2:	89 81       	ldd	r24, Y+1	; 0x01
    1cf4:	9a 81       	ldd	r25, Y+2	; 0x02
    1cf6:	88 0f       	add	r24, r24
    1cf8:	99 1f       	adc	r25, r25
    1cfa:	fc 01       	movw	r30, r24
    1cfc:	e5 5a       	subi	r30, 0xA5	; 165
    1cfe:	fb 4f       	sbci	r31, 0xFB	; 251
    1d00:	8f ef       	ldi	r24, 0xFF	; 255
    1d02:	80 83       	st	Z, r24

/**
 * Clear partners list
 */
void gpib_clear_partners() {
	for (int i = 0; i < MAX_PARTNER; i++) {
    1d04:	89 81       	ldd	r24, Y+1	; 0x01
    1d06:	9a 81       	ldd	r25, Y+2	; 0x02
    1d08:	01 96       	adiw	r24, 0x01	; 1
    1d0a:	9a 83       	std	Y+2, r25	; 0x02
    1d0c:	89 83       	std	Y+1, r24	; 0x01
    1d0e:	89 81       	ldd	r24, Y+1	; 0x01
    1d10:	9a 81       	ldd	r25, Y+2	; 0x02
    1d12:	85 30       	cpi	r24, 0x05	; 5
    1d14:	91 05       	cpc	r25, r1
    1d16:	6c f3       	brlt	.-38     	; 0x1cf2 <gpib_clear_partners+0x10>
		controller.partners[i].primary = ADDRESS_NOT_SET;
	}
}
    1d18:	0f 90       	pop	r0
    1d1a:	0f 90       	pop	r0
    1d1c:	cf 91       	pop	r28
    1d1e:	df 91       	pop	r29
    1d20:	08 95       	ret

00001d22 <gpib_add_partner_address>:

/**
 * Add partner to list of known devices. Only these acre scanned during a serial poll.
 */
uchar gpib_add_partner_address(uchar primary, uchar secondary) {
    1d22:	df 93       	push	r29
    1d24:	cf 93       	push	r28
    1d26:	00 d0       	rcall	.+0      	; 0x1d28 <gpib_add_partner_address+0x6>
    1d28:	00 d0       	rcall	.+0      	; 0x1d2a <gpib_add_partner_address+0x8>
    1d2a:	0f 92       	push	r0
    1d2c:	cd b7       	in	r28, 0x3d	; 61
    1d2e:	de b7       	in	r29, 0x3e	; 62
    1d30:	8b 83       	std	Y+3, r24	; 0x03
    1d32:	6c 83       	std	Y+4, r22	; 0x04
	int i;
	for (i = 0;
    1d34:	1a 82       	std	Y+2, r1	; 0x02
    1d36:	19 82       	std	Y+1, r1	; 0x01
    1d38:	05 c0       	rjmp	.+10     	; 0x1d44 <gpib_add_partner_address+0x22>
			i < MAX_PARTNER && controller.partners[i].primary != ADDRESS_NOT_SET;
			i++) {
    1d3a:	89 81       	ldd	r24, Y+1	; 0x01
    1d3c:	9a 81       	ldd	r25, Y+2	; 0x02
    1d3e:	01 96       	adiw	r24, 0x01	; 1
    1d40:	9a 83       	std	Y+2, r25	; 0x02
    1d42:	89 83       	std	Y+1, r24	; 0x01
 * Add partner to list of known devices. Only these acre scanned during a serial poll.
 */
uchar gpib_add_partner_address(uchar primary, uchar secondary) {
	int i;
	for (i = 0;
			i < MAX_PARTNER && controller.partners[i].primary != ADDRESS_NOT_SET;
    1d44:	89 81       	ldd	r24, Y+1	; 0x01
    1d46:	9a 81       	ldd	r25, Y+2	; 0x02
    1d48:	85 30       	cpi	r24, 0x05	; 5
    1d4a:	91 05       	cpc	r25, r1
    1d4c:	54 f4       	brge	.+20     	; 0x1d62 <gpib_add_partner_address+0x40>
    1d4e:	89 81       	ldd	r24, Y+1	; 0x01
    1d50:	9a 81       	ldd	r25, Y+2	; 0x02
    1d52:	88 0f       	add	r24, r24
    1d54:	99 1f       	adc	r25, r25
    1d56:	fc 01       	movw	r30, r24
    1d58:	e5 5a       	subi	r30, 0xA5	; 165
    1d5a:	fb 4f       	sbci	r31, 0xFB	; 251
    1d5c:	80 81       	ld	r24, Z
    1d5e:	8f 3f       	cpi	r24, 0xFF	; 255
    1d60:	61 f7       	brne	.-40     	; 0x1d3a <gpib_add_partner_address+0x18>
			i++) {
	}
	if (i == MAX_PARTNER) {
    1d62:	89 81       	ldd	r24, Y+1	; 0x01
    1d64:	9a 81       	ldd	r25, Y+2	; 0x02
    1d66:	85 30       	cpi	r24, 0x05	; 5
    1d68:	91 05       	cpc	r25, r1
    1d6a:	39 f4       	brne	.+14     	; 0x1d7a <gpib_add_partner_address+0x58>
		uart_puts("Too much partners.\n\r");
    1d6c:	86 e4       	ldi	r24, 0x46	; 70
    1d6e:	92 e0       	ldi	r25, 0x02	; 2
    1d70:	0e 94 88 17 	call	0x2f10	; 0x2f10 <uart_puts>
		return 1;
    1d74:	81 e0       	ldi	r24, 0x01	; 1
    1d76:	8d 83       	std	Y+5, r24	; 0x05
    1d78:	14 c0       	rjmp	.+40     	; 0x1da2 <gpib_add_partner_address+0x80>
	}
	controller.partners[i].primary = primary;
    1d7a:	89 81       	ldd	r24, Y+1	; 0x01
    1d7c:	9a 81       	ldd	r25, Y+2	; 0x02
    1d7e:	88 0f       	add	r24, r24
    1d80:	99 1f       	adc	r25, r25
    1d82:	fc 01       	movw	r30, r24
    1d84:	e5 5a       	subi	r30, 0xA5	; 165
    1d86:	fb 4f       	sbci	r31, 0xFB	; 251
    1d88:	8b 81       	ldd	r24, Y+3	; 0x03
    1d8a:	80 83       	st	Z, r24
	controller.partners[i].secondary = secondary;
    1d8c:	89 81       	ldd	r24, Y+1	; 0x01
    1d8e:	9a 81       	ldd	r25, Y+2	; 0x02
    1d90:	03 96       	adiw	r24, 0x03	; 3
    1d92:	88 0f       	add	r24, r24
    1d94:	99 1f       	adc	r25, r25
    1d96:	fc 01       	movw	r30, r24
    1d98:	ea 5a       	subi	r30, 0xAA	; 170
    1d9a:	fb 4f       	sbci	r31, 0xFB	; 251
    1d9c:	8c 81       	ldd	r24, Y+4	; 0x04
    1d9e:	80 83       	st	Z, r24
	return 0;
    1da0:	1d 82       	std	Y+5, r1	; 0x05
    1da2:	8d 81       	ldd	r24, Y+5	; 0x05
}
    1da4:	0f 90       	pop	r0
    1da6:	0f 90       	pop	r0
    1da8:	0f 90       	pop	r0
    1daa:	0f 90       	pop	r0
    1dac:	0f 90       	pop	r0
    1dae:	cf 91       	pop	r28
    1db0:	df 91       	pop	r29
    1db2:	08 95       	ret

00001db4 <gpib_remove_partner_address>:

/**
 * Remove partner from list of known devices.
 */
uchar gpib_remove_partner_address(uchar primary, uchar secondary) {
    1db4:	df 93       	push	r29
    1db6:	cf 93       	push	r28
    1db8:	00 d0       	rcall	.+0      	; 0x1dba <gpib_remove_partner_address+0x6>
    1dba:	00 d0       	rcall	.+0      	; 0x1dbc <gpib_remove_partner_address+0x8>
    1dbc:	0f 92       	push	r0
    1dbe:	cd b7       	in	r28, 0x3d	; 61
    1dc0:	de b7       	in	r29, 0x3e	; 62
    1dc2:	8b 83       	std	Y+3, r24	; 0x03
    1dc4:	6c 83       	std	Y+4, r22	; 0x04
	int i;
	for (i = 0;
    1dc6:	1a 82       	std	Y+2, r1	; 0x02
    1dc8:	19 82       	std	Y+1, r1	; 0x01
    1dca:	05 c0       	rjmp	.+10     	; 0x1dd6 <gpib_remove_partner_address+0x22>
			i < MAX_PARTNER
					&& (controller.partners[i].primary != primary
							|| controller.partners[i].secondary != secondary);
			i++) {
    1dcc:	89 81       	ldd	r24, Y+1	; 0x01
    1dce:	9a 81       	ldd	r25, Y+2	; 0x02
    1dd0:	01 96       	adiw	r24, 0x01	; 1
    1dd2:	9a 83       	std	Y+2, r25	; 0x02
    1dd4:	89 83       	std	Y+1, r24	; 0x01
 * Remove partner from list of known devices.
 */
uchar gpib_remove_partner_address(uchar primary, uchar secondary) {
	int i;
	for (i = 0;
			i < MAX_PARTNER
    1dd6:	89 81       	ldd	r24, Y+1	; 0x01
    1dd8:	9a 81       	ldd	r25, Y+2	; 0x02
    1dda:	85 30       	cpi	r24, 0x05	; 5
    1ddc:	91 05       	cpc	r25, r1
    1dde:	bc f4       	brge	.+46     	; 0x1e0e <gpib_remove_partner_address+0x5a>
    1de0:	89 81       	ldd	r24, Y+1	; 0x01
    1de2:	9a 81       	ldd	r25, Y+2	; 0x02
    1de4:	88 0f       	add	r24, r24
    1de6:	99 1f       	adc	r25, r25
    1de8:	fc 01       	movw	r30, r24
    1dea:	e5 5a       	subi	r30, 0xA5	; 165
    1dec:	fb 4f       	sbci	r31, 0xFB	; 251
    1dee:	90 81       	ld	r25, Z
    1df0:	8b 81       	ldd	r24, Y+3	; 0x03
    1df2:	98 17       	cp	r25, r24
    1df4:	59 f7       	brne	.-42     	; 0x1dcc <gpib_remove_partner_address+0x18>
    1df6:	89 81       	ldd	r24, Y+1	; 0x01
    1df8:	9a 81       	ldd	r25, Y+2	; 0x02
    1dfa:	03 96       	adiw	r24, 0x03	; 3
    1dfc:	88 0f       	add	r24, r24
    1dfe:	99 1f       	adc	r25, r25
    1e00:	fc 01       	movw	r30, r24
    1e02:	ea 5a       	subi	r30, 0xAA	; 170
    1e04:	fb 4f       	sbci	r31, 0xFB	; 251
    1e06:	90 81       	ld	r25, Z
    1e08:	8c 81       	ldd	r24, Y+4	; 0x04
    1e0a:	98 17       	cp	r25, r24
    1e0c:	f9 f6       	brne	.-66     	; 0x1dcc <gpib_remove_partner_address+0x18>
					&& (controller.partners[i].primary != primary
							|| controller.partners[i].secondary != secondary);
			i++) {
	}
	if (i == MAX_PARTNER) {
    1e0e:	89 81       	ldd	r24, Y+1	; 0x01
    1e10:	9a 81       	ldd	r25, Y+2	; 0x02
    1e12:	85 30       	cpi	r24, 0x05	; 5
    1e14:	91 05       	cpc	r25, r1
    1e16:	39 f4       	brne	.+14     	; 0x1e26 <gpib_remove_partner_address+0x72>
		uart_puts("Partner unknown.\n\r");
    1e18:	8b e5       	ldi	r24, 0x5B	; 91
    1e1a:	92 e0       	ldi	r25, 0x02	; 2
    1e1c:	0e 94 88 17 	call	0x2f10	; 0x2f10 <uart_puts>
		return 1;
    1e20:	81 e0       	ldi	r24, 0x01	; 1
    1e22:	8d 83       	std	Y+5, r24	; 0x05
    1e24:	14 c0       	rjmp	.+40     	; 0x1e4e <gpib_remove_partner_address+0x9a>
	}
	controller.partners[i].primary = ADDRESS_NOT_SET;
    1e26:	89 81       	ldd	r24, Y+1	; 0x01
    1e28:	9a 81       	ldd	r25, Y+2	; 0x02
    1e2a:	88 0f       	add	r24, r24
    1e2c:	99 1f       	adc	r25, r25
    1e2e:	fc 01       	movw	r30, r24
    1e30:	e5 5a       	subi	r30, 0xA5	; 165
    1e32:	fb 4f       	sbci	r31, 0xFB	; 251
    1e34:	8f ef       	ldi	r24, 0xFF	; 255
    1e36:	80 83       	st	Z, r24
	controller.partners[i].secondary = ADDRESS_NOT_SET;
    1e38:	89 81       	ldd	r24, Y+1	; 0x01
    1e3a:	9a 81       	ldd	r25, Y+2	; 0x02
    1e3c:	03 96       	adiw	r24, 0x03	; 3
    1e3e:	88 0f       	add	r24, r24
    1e40:	99 1f       	adc	r25, r25
    1e42:	fc 01       	movw	r30, r24
    1e44:	ea 5a       	subi	r30, 0xAA	; 170
    1e46:	fb 4f       	sbci	r31, 0xFB	; 251
    1e48:	8f ef       	ldi	r24, 0xFF	; 255
    1e4a:	80 83       	st	Z, r24
	return 0;
    1e4c:	1d 82       	std	Y+5, r1	; 0x05
    1e4e:	8d 81       	ldd	r24, Y+5	; 0x05
}
    1e50:	0f 90       	pop	r0
    1e52:	0f 90       	pop	r0
    1e54:	0f 90       	pop	r0
    1e56:	0f 90       	pop	r0
    1e58:	0f 90       	pop	r0
    1e5a:	cf 91       	pop	r28
    1e5c:	df 91       	pop	r29
    1e5e:	08 95       	ret

00001e60 <gpib_device_exists>:
/**
 * Returns true if device exists.
 *
 * Existence is checked by reading in the status byte of the device in a serial poll sequence.
 */
uchar gpib_device_exists(uchar primary, uchar secondary) {
    1e60:	df 93       	push	r29
    1e62:	cf 93       	push	r28
    1e64:	00 d0       	rcall	.+0      	; 0x1e66 <gpib_device_exists+0x6>
    1e66:	00 d0       	rcall	.+0      	; 0x1e68 <gpib_device_exists+0x8>
    1e68:	0f 92       	push	r0
    1e6a:	cd b7       	in	r28, 0x3d	; 61
    1e6c:	de b7       	in	r29, 0x3e	; 62
    1e6e:	8b 83       	std	Y+3, r24	; 0x03
    1e70:	6c 83       	std	Y+4, r22	; 0x04
	uchar b, e;

	// send unlisten and untalk to all
	gpib_untalkUnlisten();
    1e72:	0e 94 2b 06 	call	0xc56	; 0xc56 <gpib_untalkUnlisten>

	// serial poll sequence start
	gpib_spoll_start();
    1e76:	0e 94 62 0c 	call	0x18c4	; 0x18c4 <gpib_spoll_start>

	// TODO: do next line with a timeout!!!
	// query status byte from device
	e = gpib_spoll_single(primary, secondary, &b);
    1e7a:	9e 01       	movw	r18, r28
    1e7c:	2e 5f       	subi	r18, 0xFE	; 254
    1e7e:	3f 4f       	sbci	r19, 0xFF	; 255
    1e80:	8b 81       	ldd	r24, Y+3	; 0x03
    1e82:	6c 81       	ldd	r22, Y+4	; 0x04
    1e84:	a9 01       	movw	r20, r18
    1e86:	0e 94 8c 0c 	call	0x1918	; 0x1918 <gpib_spoll_single>
    1e8a:	89 83       	std	Y+1, r24	; 0x01

	// serial poll sequence end
	gpib_spoll_end(cmd_buf);
    1e8c:	8f ef       	ldi	r24, 0xFF	; 255
    1e8e:	94 e0       	ldi	r25, 0x04	; 4
    1e90:	0e 94 77 0c 	call	0x18ee	; 0x18ee <gpib_spoll_end>

	return e != 0xff;
    1e94:	1d 82       	std	Y+5, r1	; 0x05
    1e96:	89 81       	ldd	r24, Y+1	; 0x01
    1e98:	8f 3f       	cpi	r24, 0xFF	; 255
    1e9a:	11 f0       	breq	.+4      	; 0x1ea0 <gpib_device_exists+0x40>
    1e9c:	81 e0       	ldi	r24, 0x01	; 1
    1e9e:	8d 83       	std	Y+5, r24	; 0x05
    1ea0:	8d 81       	ldd	r24, Y+5	; 0x05
}
    1ea2:	0f 90       	pop	r0
    1ea4:	0f 90       	pop	r0
    1ea6:	0f 90       	pop	r0
    1ea8:	0f 90       	pop	r0
    1eaa:	0f 90       	pop	r0
    1eac:	cf 91       	pop	r28
    1eae:	df 91       	pop	r29
    1eb0:	08 95       	ret

00001eb2 <gpib_find_devices>:

void gpib_find_devices(uchar maxAddress) {
    1eb2:	df 93       	push	r29
    1eb4:	cf 93       	push	r28
    1eb6:	00 d0       	rcall	.+0      	; 0x1eb8 <gpib_find_devices+0x6>
    1eb8:	0f 92       	push	r0
    1eba:	cd b7       	in	r28, 0x3d	; 61
    1ebc:	de b7       	in	r29, 0x3e	; 62
    1ebe:	8b 83       	std	Y+3, r24	; 0x03
	for (int i = 1; i < maxAddress; i++) {
    1ec0:	81 e0       	ldi	r24, 0x01	; 1
    1ec2:	90 e0       	ldi	r25, 0x00	; 0
    1ec4:	9a 83       	std	Y+2, r25	; 0x02
    1ec6:	89 83       	std	Y+1, r24	; 0x01
    1ec8:	39 c0       	rjmp	.+114    	; 0x1f3c <gpib_find_devices+0x8a>
		if (gpib_device_exists(address2TalkerAddress(i), ADDRESS_NOT_SET)) {
    1eca:	89 81       	ldd	r24, Y+1	; 0x01
    1ecc:	80 5c       	subi	r24, 0xC0	; 192
    1ece:	6f ef       	ldi	r22, 0xFF	; 255
    1ed0:	0e 94 30 0f 	call	0x1e60	; 0x1e60 <gpib_device_exists>
    1ed4:	88 23       	and	r24, r24
    1ed6:	99 f0       	breq	.+38     	; 0x1efe <gpib_find_devices+0x4c>
			printf("Device found at address: %d", i);
    1ed8:	00 d0       	rcall	.+0      	; 0x1eda <gpib_find_devices+0x28>
    1eda:	00 d0       	rcall	.+0      	; 0x1edc <gpib_find_devices+0x2a>
    1edc:	ed b7       	in	r30, 0x3d	; 61
    1ede:	fe b7       	in	r31, 0x3e	; 62
    1ee0:	31 96       	adiw	r30, 0x01	; 1
    1ee2:	8e e6       	ldi	r24, 0x6E	; 110
    1ee4:	92 e0       	ldi	r25, 0x02	; 2
    1ee6:	91 83       	std	Z+1, r25	; 0x01
    1ee8:	80 83       	st	Z, r24
    1eea:	89 81       	ldd	r24, Y+1	; 0x01
    1eec:	9a 81       	ldd	r25, Y+2	; 0x02
    1eee:	93 83       	std	Z+3, r25	; 0x03
    1ef0:	82 83       	std	Z+2, r24	; 0x02
    1ef2:	0e 94 55 02 	call	0x4aa	; 0x4aa <printf>
    1ef6:	0f 90       	pop	r0
    1ef8:	0f 90       	pop	r0
    1efa:	0f 90       	pop	r0
    1efc:	0f 90       	pop	r0
		}
		if (gpib_device_exists(address2TalkerAddress(i), 0)) {
    1efe:	89 81       	ldd	r24, Y+1	; 0x01
    1f00:	80 5c       	subi	r24, 0xC0	; 192
    1f02:	60 e0       	ldi	r22, 0x00	; 0
    1f04:	0e 94 30 0f 	call	0x1e60	; 0x1e60 <gpib_device_exists>
    1f08:	88 23       	and	r24, r24
    1f0a:	99 f0       	breq	.+38     	; 0x1f32 <gpib_find_devices+0x80>
			printf("Device found at address: (%d,0)", i);
    1f0c:	00 d0       	rcall	.+0      	; 0x1f0e <gpib_find_devices+0x5c>
    1f0e:	00 d0       	rcall	.+0      	; 0x1f10 <gpib_find_devices+0x5e>
    1f10:	ed b7       	in	r30, 0x3d	; 61
    1f12:	fe b7       	in	r31, 0x3e	; 62
    1f14:	31 96       	adiw	r30, 0x01	; 1
    1f16:	8a e8       	ldi	r24, 0x8A	; 138
    1f18:	92 e0       	ldi	r25, 0x02	; 2
    1f1a:	91 83       	std	Z+1, r25	; 0x01
    1f1c:	80 83       	st	Z, r24
    1f1e:	89 81       	ldd	r24, Y+1	; 0x01
    1f20:	9a 81       	ldd	r25, Y+2	; 0x02
    1f22:	93 83       	std	Z+3, r25	; 0x03
    1f24:	82 83       	std	Z+2, r24	; 0x02
    1f26:	0e 94 55 02 	call	0x4aa	; 0x4aa <printf>
    1f2a:	0f 90       	pop	r0
    1f2c:	0f 90       	pop	r0
    1f2e:	0f 90       	pop	r0
    1f30:	0f 90       	pop	r0

	return e != 0xff;
}

void gpib_find_devices(uchar maxAddress) {
	for (int i = 1; i < maxAddress; i++) {
    1f32:	89 81       	ldd	r24, Y+1	; 0x01
    1f34:	9a 81       	ldd	r25, Y+2	; 0x02
    1f36:	01 96       	adiw	r24, 0x01	; 1
    1f38:	9a 83       	std	Y+2, r25	; 0x02
    1f3a:	89 83       	std	Y+1, r24	; 0x01
    1f3c:	8b 81       	ldd	r24, Y+3	; 0x03
    1f3e:	28 2f       	mov	r18, r24
    1f40:	30 e0       	ldi	r19, 0x00	; 0
    1f42:	89 81       	ldd	r24, Y+1	; 0x01
    1f44:	9a 81       	ldd	r25, Y+2	; 0x02
    1f46:	82 17       	cp	r24, r18
    1f48:	93 07       	cpc	r25, r19
    1f4a:	0c f4       	brge	.+2      	; 0x1f4e <gpib_find_devices+0x9c>
    1f4c:	be cf       	rjmp	.-132    	; 0x1eca <gpib_find_devices+0x18>
		}
		if (gpib_device_exists(address2TalkerAddress(i), 0)) {
			printf("Device found at address: (%d,0)", i);
		}
	}
}
    1f4e:	0f 90       	pop	r0
    1f50:	0f 90       	pop	r0
    1f52:	0f 90       	pop	r0
    1f54:	cf 91       	pop	r28
    1f56:	df 91       	pop	r29
    1f58:	08 95       	ret

00001f5a <stringToTwoUchars>:

/**
 * Read two integers from string like "45 56" or one integer. In latter case
 * the second integer is initialized with a special value.
 */
static void stringToTwoUchars(char *string, uchar *a, uchar *b) {
    1f5a:	df 93       	push	r29
    1f5c:	cf 93       	push	r28
    1f5e:	cd b7       	in	r28, 0x3d	; 61
    1f60:	de b7       	in	r29, 0x3e	; 62
    1f62:	28 97       	sbiw	r28, 0x08	; 8
    1f64:	0f b6       	in	r0, 0x3f	; 63
    1f66:	f8 94       	cli
    1f68:	de bf       	out	0x3e, r29	; 62
    1f6a:	0f be       	out	0x3f, r0	; 63
    1f6c:	cd bf       	out	0x3d, r28	; 61
    1f6e:	9c 83       	std	Y+4, r25	; 0x04
    1f70:	8b 83       	std	Y+3, r24	; 0x03
    1f72:	7e 83       	std	Y+6, r23	; 0x06
    1f74:	6d 83       	std	Y+5, r22	; 0x05
    1f76:	58 87       	std	Y+8, r21	; 0x08
    1f78:	4f 83       	std	Y+7, r20	; 0x07
	char *token = strtok(string, " ");
    1f7a:	8b 81       	ldd	r24, Y+3	; 0x03
    1f7c:	9c 81       	ldd	r25, Y+4	; 0x04
    1f7e:	2a ea       	ldi	r18, 0xAA	; 170
    1f80:	32 e0       	ldi	r19, 0x02	; 2
    1f82:	b9 01       	movw	r22, r18
    1f84:	0e 94 ff 01 	call	0x3fe	; 0x3fe <strtok>
    1f88:	9a 83       	std	Y+2, r25	; 0x02
    1f8a:	89 83       	std	Y+1, r24	; 0x01
	*a = atoi((char*) token);
    1f8c:	89 81       	ldd	r24, Y+1	; 0x01
    1f8e:	9a 81       	ldd	r25, Y+2	; 0x02
    1f90:	0e 94 e1 01 	call	0x3c2	; 0x3c2 <atoi>
    1f94:	ed 81       	ldd	r30, Y+5	; 0x05
    1f96:	fe 81       	ldd	r31, Y+6	; 0x06
    1f98:	80 83       	st	Z, r24
	token = strtok(NULL, " ");
    1f9a:	2a ea       	ldi	r18, 0xAA	; 170
    1f9c:	32 e0       	ldi	r19, 0x02	; 2
    1f9e:	80 e0       	ldi	r24, 0x00	; 0
    1fa0:	90 e0       	ldi	r25, 0x00	; 0
    1fa2:	b9 01       	movw	r22, r18
    1fa4:	0e 94 ff 01 	call	0x3fe	; 0x3fe <strtok>
    1fa8:	9a 83       	std	Y+2, r25	; 0x02
    1faa:	89 83       	std	Y+1, r24	; 0x01
	if (token != NULL) {
    1fac:	89 81       	ldd	r24, Y+1	; 0x01
    1fae:	9a 81       	ldd	r25, Y+2	; 0x02
    1fb0:	00 97       	sbiw	r24, 0x00	; 0
    1fb2:	41 f0       	breq	.+16     	; 0x1fc4 <stringToTwoUchars+0x6a>
		*b = atoi((char*) token);
    1fb4:	89 81       	ldd	r24, Y+1	; 0x01
    1fb6:	9a 81       	ldd	r25, Y+2	; 0x02
    1fb8:	0e 94 e1 01 	call	0x3c2	; 0x3c2 <atoi>
    1fbc:	ef 81       	ldd	r30, Y+7	; 0x07
    1fbe:	f8 85       	ldd	r31, Y+8	; 0x08
    1fc0:	80 83       	st	Z, r24
    1fc2:	04 c0       	rjmp	.+8      	; 0x1fcc <stringToTwoUchars+0x72>
	} else {
		*b = ADDRESS_NOT_SET;
    1fc4:	ef 81       	ldd	r30, Y+7	; 0x07
    1fc6:	f8 85       	ldd	r31, Y+8	; 0x08
    1fc8:	8f ef       	ldi	r24, 0xFF	; 255
    1fca:	80 83       	st	Z, r24
	}
}
    1fcc:	28 96       	adiw	r28, 0x08	; 8
    1fce:	0f b6       	in	r0, 0x3f	; 63
    1fd0:	f8 94       	cli
    1fd2:	de bf       	out	0x3e, r29	; 62
    1fd4:	0f be       	out	0x3f, r0	; 63
    1fd6:	cd bf       	out	0x3d, r28	; 61
    1fd8:	cf 91       	pop	r28
    1fda:	df 91       	pop	r29
    1fdc:	08 95       	ret

00001fde <check_errors>:
 * Checks for errors.
 *
 * Reads error queue. output is one error per line.
 *
 */
void check_errors() {
    1fde:	df 93       	push	r29
    1fe0:	cf 93       	push	r28
    1fe2:	cd b7       	in	r28, 0x3d	; 61
    1fe4:	de b7       	in	r29, 0x3e	; 62
    1fe6:	c6 55       	subi	r28, 0x56	; 86
    1fe8:	d0 40       	sbci	r29, 0x00	; 0
    1fea:	0f b6       	in	r0, 0x3f	; 63
    1fec:	f8 94       	cli
    1fee:	de bf       	out	0x3e, r29	; 62
    1ff0:	0f be       	out	0x3f, r0	; 63
    1ff2:	cd bf       	out	0x3d, r28	; 61
	char *error_cmd = "SYST:ERR?";
    1ff4:	8c ea       	ldi	r24, 0xAC	; 172
    1ff6:	92 e0       	ldi	r25, 0x02	; 2
    1ff8:	9d 83       	std	Y+5, r25	; 0x05
    1ffa:	8c 83       	std	Y+4, r24	; 0x04
	uchar msg[80];
	uchar b, e;
	//uchar colptr = 0;
	uchar allErrorsRead = 0;
    1ffc:	1a 82       	std	Y+2, r1	; 0x02
    1ffe:	48 c0       	rjmp	.+144    	; 0x2090 <check_errors+0xb2>

	while (!allErrorsRead) {
		gpib_write_command((uchar*) error_cmd);
    2000:	8c 81       	ldd	r24, Y+4	; 0x04
    2002:	9d 81       	ldd	r25, Y+5	; 0x05
    2004:	0e 94 8f 08 	call	0x111e	; 0x111e <gpib_write_command>
		gpib_prepare_read();
    2008:	0e 94 f6 05 	call	0xbec	; 0xbec <gpib_prepare_read>
		// read the answer until EOI is detected (then e becomes true)
		uchar i = 0;
    200c:	19 82       	std	Y+1, r1	; 0x01
		do {
			// gpib bus receive
			e = gpib_receive(&b);
    200e:	ce 01       	movw	r24, r28
    2010:	8a 5a       	subi	r24, 0xAA	; 170
    2012:	9f 4f       	sbci	r25, 0xFF	; 255
    2014:	0e 94 4e 06 	call	0xc9c	; 0xc9c <gpib_receive>
    2018:	8b 83       	std	Y+3, r24	; 0x03
			msg[i++] = b;
    201a:	89 81       	ldd	r24, Y+1	; 0x01
    201c:	28 2f       	mov	r18, r24
    201e:	30 e0       	ldi	r19, 0x00	; 0
    2020:	fe 01       	movw	r30, r28
    2022:	ea 5a       	subi	r30, 0xAA	; 170
    2024:	ff 4f       	sbci	r31, 0xFF	; 255
    2026:	40 81       	ld	r20, Z
    2028:	ce 01       	movw	r24, r28
    202a:	06 96       	adiw	r24, 0x06	; 6
    202c:	fc 01       	movw	r30, r24
    202e:	e2 0f       	add	r30, r18
    2030:	f3 1f       	adc	r31, r19
    2032:	40 83       	st	Z, r20
    2034:	89 81       	ldd	r24, Y+1	; 0x01
    2036:	8f 5f       	subi	r24, 0xFF	; 255
    2038:	89 83       	std	Y+1, r24	; 0x01
		} while (!e);
    203a:	8b 81       	ldd	r24, Y+3	; 0x03
    203c:	88 23       	and	r24, r24
    203e:	39 f3       	breq	.-50     	; 0x200e <check_errors+0x30>
		// terminate string
		//msg[i++] = '\n';
		msg[i++] = '\r';
    2040:	89 81       	ldd	r24, Y+1	; 0x01
    2042:	28 2f       	mov	r18, r24
    2044:	30 e0       	ldi	r19, 0x00	; 0
    2046:	ce 01       	movw	r24, r28
    2048:	06 96       	adiw	r24, 0x06	; 6
    204a:	fc 01       	movw	r30, r24
    204c:	e2 0f       	add	r30, r18
    204e:	f3 1f       	adc	r31, r19
    2050:	8d e0       	ldi	r24, 0x0D	; 13
    2052:	80 83       	st	Z, r24
    2054:	89 81       	ldd	r24, Y+1	; 0x01
    2056:	8f 5f       	subi	r24, 0xFF	; 255
    2058:	89 83       	std	Y+1, r24	; 0x01
		msg[i] = 0x00;
    205a:	89 81       	ldd	r24, Y+1	; 0x01
    205c:	28 2f       	mov	r18, r24
    205e:	30 e0       	ldi	r19, 0x00	; 0
    2060:	ce 01       	movw	r24, r28
    2062:	06 96       	adiw	r24, 0x06	; 6
    2064:	fc 01       	movw	r30, r24
    2066:	e2 0f       	add	r30, r18
    2068:	f3 1f       	adc	r31, r19
    206a:	10 82       	st	Z, r1
		// check if all errors have been read
		if (strncmp((char*) msg, "+0,", 3) == 0) {
    206c:	ce 01       	movw	r24, r28
    206e:	06 96       	adiw	r24, 0x06	; 6
    2070:	26 eb       	ldi	r18, 0xB6	; 182
    2072:	32 e0       	ldi	r19, 0x02	; 2
    2074:	b9 01       	movw	r22, r18
    2076:	43 e0       	ldi	r20, 0x03	; 3
    2078:	50 e0       	ldi	r21, 0x00	; 0
    207a:	0e 94 0d 02 	call	0x41a	; 0x41a <strncmp>
    207e:	00 97       	sbiw	r24, 0x00	; 0
    2080:	19 f4       	brne	.+6      	; 0x2088 <check_errors+0xaa>
			allErrorsRead = 1;
    2082:	81 e0       	ldi	r24, 0x01	; 1
    2084:	8a 83       	std	Y+2, r24	; 0x02
    2086:	04 c0       	rjmp	.+8      	; 0x2090 <check_errors+0xb2>
		} else {
			uart_puts((char*) msg);
    2088:	ce 01       	movw	r24, r28
    208a:	06 96       	adiw	r24, 0x06	; 6
    208c:	0e 94 88 17 	call	0x2f10	; 0x2f10 <uart_puts>
	uchar msg[80];
	uchar b, e;
	//uchar colptr = 0;
	uchar allErrorsRead = 0;

	while (!allErrorsRead) {
    2090:	8a 81       	ldd	r24, Y+2	; 0x02
    2092:	88 23       	and	r24, r24
    2094:	09 f4       	brne	.+2      	; 0x2098 <check_errors+0xba>
    2096:	b4 cf       	rjmp	.-152    	; 0x2000 <check_errors+0x22>
			allErrorsRead = 1;
		} else {
			uart_puts((char*) msg);
		}
	}
}
    2098:	ca 5a       	subi	r28, 0xAA	; 170
    209a:	df 4f       	sbci	r29, 0xFF	; 255
    209c:	0f b6       	in	r0, 0x3f	; 63
    209e:	f8 94       	cli
    20a0:	de bf       	out	0x3e, r29	; 62
    20a2:	0f be       	out	0x3f, r0	; 63
    20a4:	cd bf       	out	0x3d, r28	; 61
    20a6:	cf 91       	pop	r28
    20a8:	df 91       	pop	r29
    20aa:	08 95       	ret

000020ac <input_char>:

/**
 * Reads in character into parameter c. Checks for errors and prints them out.
 * Returns 0 if there is no char to read, 1 if there was a char read in.
 */
uchar input_char(uchar *ch) {
    20ac:	df 93       	push	r29
    20ae:	cf 93       	push	r28
    20b0:	00 d0       	rcall	.+0      	; 0x20b2 <input_char+0x6>
    20b2:	00 d0       	rcall	.+0      	; 0x20b4 <input_char+0x8>
    20b4:	0f 92       	push	r0
    20b6:	cd b7       	in	r28, 0x3d	; 61
    20b8:	de b7       	in	r29, 0x3e	; 62
    20ba:	9c 83       	std	Y+4, r25	; 0x04
    20bc:	8b 83       	std	Y+3, r24	; 0x03
	 * uart_getc() returns in the lower byte the received character and
	 * in the higher byte (bitmask) the last receive error
	 * UART_NO_DATA is returned when no data is available.
	 *
	 */
	c = uart_getc();
    20be:	0e 94 0b 17 	call	0x2e16	; 0x2e16 <uart_getc>
    20c2:	9a 83       	std	Y+2, r25	; 0x02
    20c4:	89 83       	std	Y+1, r24	; 0x01
	if (c & UART_NO_DATA) {
    20c6:	89 81       	ldd	r24, Y+1	; 0x01
    20c8:	9a 81       	ldd	r25, Y+2	; 0x02
    20ca:	80 70       	andi	r24, 0x00	; 0
    20cc:	91 70       	andi	r25, 0x01	; 1
    20ce:	00 97       	sbiw	r24, 0x00	; 0
    20d0:	11 f0       	breq	.+4      	; 0x20d6 <input_char+0x2a>
		// no data available from UART
		return 0;
    20d2:	1d 82       	std	Y+5, r1	; 0x05
    20d4:	24 c0       	rjmp	.+72     	; 0x211e <input_char+0x72>
	}
	// make uchar from character in int value
	*ch = (uchar) c;
    20d6:	89 81       	ldd	r24, Y+1	; 0x01
    20d8:	eb 81       	ldd	r30, Y+3	; 0x03
    20da:	fc 81       	ldd	r31, Y+4	; 0x04
    20dc:	80 83       	st	Z, r24

	/*
	 * new data available from UART
	 * check for Frame or Overrun error
	 */
	if (c & UART_FRAME_ERROR) {
    20de:	89 81       	ldd	r24, Y+1	; 0x01
    20e0:	9a 81       	ldd	r25, Y+2	; 0x02
    20e2:	80 70       	andi	r24, 0x00	; 0
    20e4:	98 70       	andi	r25, 0x08	; 8
    20e6:	00 97       	sbiw	r24, 0x00	; 0
    20e8:	21 f0       	breq	.+8      	; 0x20f2 <input_char+0x46>
		/* Framing Error detected, i.e no stop bit detected */
		uart_puts_P("UART Frame Error: ");
    20ea:	84 e8       	ldi	r24, 0x84	; 132
    20ec:	90 e0       	ldi	r25, 0x00	; 0
    20ee:	0e 94 a5 17 	call	0x2f4a	; 0x2f4a <uart_puts_p>
	}
	if (c & UART_OVERRUN_ERROR) {
    20f2:	89 81       	ldd	r24, Y+1	; 0x01
    20f4:	9a 81       	ldd	r25, Y+2	; 0x02
    20f6:	80 70       	andi	r24, 0x00	; 0
    20f8:	94 70       	andi	r25, 0x04	; 4
    20fa:	00 97       	sbiw	r24, 0x00	; 0
    20fc:	21 f0       	breq	.+8      	; 0x2106 <input_char+0x5a>
		/*
		 * Overrun, a character already present in the UART UDR register was
		 * not read by the interrupt handler before the next character arrived,
		 * one or more received characters have been dropped
		 */
		uart_puts_P("UART Overrun Error: ");
    20fe:	8f e6       	ldi	r24, 0x6F	; 111
    2100:	90 e0       	ldi	r25, 0x00	; 0
    2102:	0e 94 a5 17 	call	0x2f4a	; 0x2f4a <uart_puts_p>
	}
	if (c & UART_BUFFER_OVERFLOW) {
    2106:	89 81       	ldd	r24, Y+1	; 0x01
    2108:	9a 81       	ldd	r25, Y+2	; 0x02
    210a:	80 70       	andi	r24, 0x00	; 0
    210c:	92 70       	andi	r25, 0x02	; 2
    210e:	00 97       	sbiw	r24, 0x00	; 0
    2110:	21 f0       	breq	.+8      	; 0x211a <input_char+0x6e>
		/*
		 * We are not reading the receive buffer fast enough,
		 * one or more received character have been dropped
		 */
		uart_puts_P("Buffer overflow error: ");
    2112:	87 e5       	ldi	r24, 0x57	; 87
    2114:	90 e0       	ldi	r25, 0x00	; 0
    2116:	0e 94 a5 17 	call	0x2f4a	; 0x2f4a <uart_puts_p>
	}
	return 1;
    211a:	81 e0       	ldi	r24, 0x01	; 1
    211c:	8d 83       	std	Y+5, r24	; 0x05
    211e:	8d 81       	ldd	r24, Y+5	; 0x05
}
    2120:	0f 90       	pop	r0
    2122:	0f 90       	pop	r0
    2124:	0f 90       	pop	r0
    2126:	0f 90       	pop	r0
    2128:	0f 90       	pop	r0
    212a:	cf 91       	pop	r28
    212c:	df 91       	pop	r29
    212e:	08 95       	ret

00002130 <process_char>:
 * a) xon/xoff mode forward buffer to GPIB
 * b) no flow control: prints error message that input buffer is full.
 *
 * Returns 1 if command end is detected, 0 otherwise.
 */
uchar process_char(uchar *buf, uchar ch, int *ptr) {
    2130:	df 93       	push	r29
    2132:	cf 93       	push	r28
    2134:	00 d0       	rcall	.+0      	; 0x2136 <process_char+0x6>
    2136:	00 d0       	rcall	.+0      	; 0x2138 <process_char+0x8>
    2138:	00 d0       	rcall	.+0      	; 0x213a <process_char+0xa>
    213a:	cd b7       	in	r28, 0x3d	; 61
    213c:	de b7       	in	r29, 0x3e	; 62
    213e:	9b 83       	std	Y+3, r25	; 0x03
    2140:	8a 83       	std	Y+2, r24	; 0x02
    2142:	6c 83       	std	Y+4, r22	; 0x04
    2144:	5e 83       	std	Y+6, r21	; 0x06
    2146:	4d 83       	std	Y+5, r20	; 0x05
	uchar ret = 0;
    2148:	19 82       	std	Y+1, r1	; 0x01
	/*
	 * send received character back depending on global flag
	 */
	if (rs232_remote_echo) {
    214a:	80 91 50 04 	lds	r24, 0x0450
    214e:	88 23       	and	r24, r24
    2150:	19 f0       	breq	.+6      	; 0x2158 <process_char+0x28>
		uart_putc((unsigned char) ch);
    2152:	8c 81       	ldd	r24, Y+4	; 0x04
    2154:	0e 94 61 17 	call	0x2ec2	; 0x2ec2 <uart_putc>
	}

	// if input buffer is not full, add char
	if (*ptr < COMMAND_INPUT_BUFFER_SIZE - 1) {
    2158:	ed 81       	ldd	r30, Y+5	; 0x05
    215a:	fe 81       	ldd	r31, Y+6	; 0x06
    215c:	80 81       	ld	r24, Z
    215e:	91 81       	ldd	r25, Z+1	; 0x01
    2160:	8f 34       	cpi	r24, 0x4F	; 79
    2162:	91 05       	cpc	r25, r1
    2164:	ec f4       	brge	.+58     	; 0x21a0 <process_char+0x70>
		buf[(*ptr)++] = ch;
    2166:	ed 81       	ldd	r30, Y+5	; 0x05
    2168:	fe 81       	ldd	r31, Y+6	; 0x06
    216a:	40 81       	ld	r20, Z
    216c:	51 81       	ldd	r21, Z+1	; 0x01
    216e:	9a 01       	movw	r18, r20
    2170:	8a 81       	ldd	r24, Y+2	; 0x02
    2172:	9b 81       	ldd	r25, Y+3	; 0x03
    2174:	fc 01       	movw	r30, r24
    2176:	e2 0f       	add	r30, r18
    2178:	f3 1f       	adc	r31, r19
    217a:	8c 81       	ldd	r24, Y+4	; 0x04
    217c:	80 83       	st	Z, r24
    217e:	ca 01       	movw	r24, r20
    2180:	01 96       	adiw	r24, 0x01	; 1
    2182:	ed 81       	ldd	r30, Y+5	; 0x05
    2184:	fe 81       	ldd	r31, Y+6	; 0x06
    2186:	91 83       	std	Z+1, r25	; 0x01
    2188:	80 83       	st	Z, r24
		buf[*ptr] = '\0';
    218a:	ed 81       	ldd	r30, Y+5	; 0x05
    218c:	fe 81       	ldd	r31, Y+6	; 0x06
    218e:	80 81       	ld	r24, Z
    2190:	91 81       	ldd	r25, Z+1	; 0x01
    2192:	9c 01       	movw	r18, r24
    2194:	8a 81       	ldd	r24, Y+2	; 0x02
    2196:	9b 81       	ldd	r25, Y+3	; 0x03
    2198:	fc 01       	movw	r30, r24
    219a:	e2 0f       	add	r30, r18
    219c:	f3 1f       	adc	r31, r19
    219e:	10 82       	st	Z, r1
	}

	// if command ends or buffer is full ...
	if (ch == ASCII_CODE_CR || *ptr >= COMMAND_INPUT_BUFFER_SIZE - 1) {
    21a0:	8c 81       	ldd	r24, Y+4	; 0x04
    21a2:	8d 30       	cpi	r24, 0x0D	; 13
    21a4:	39 f0       	breq	.+14     	; 0x21b4 <process_char+0x84>
    21a6:	ed 81       	ldd	r30, Y+5	; 0x05
    21a8:	fe 81       	ldd	r31, Y+6	; 0x06
    21aa:	80 81       	ld	r24, Z
    21ac:	91 81       	ldd	r25, Z+1	; 0x01
    21ae:	8f 34       	cpi	r24, 0x4F	; 79
    21b0:	91 05       	cpc	r25, r1
    21b2:	14 f1       	brlt	.+68     	; 0x21f8 <process_char+0xc8>
		if (ch == ASCII_CODE_CR) {
    21b4:	8c 81       	ldd	r24, Y+4	; 0x04
    21b6:	8d 30       	cpi	r24, 0x0D	; 13
    21b8:	b9 f4       	brne	.+46     	; 0x21e8 <process_char+0xb8>
			// adjust string terminator
			buf[--(*ptr)] = '\0';
    21ba:	ed 81       	ldd	r30, Y+5	; 0x05
    21bc:	fe 81       	ldd	r31, Y+6	; 0x06
    21be:	80 81       	ld	r24, Z
    21c0:	91 81       	ldd	r25, Z+1	; 0x01
    21c2:	01 97       	sbiw	r24, 0x01	; 1
    21c4:	ed 81       	ldd	r30, Y+5	; 0x05
    21c6:	fe 81       	ldd	r31, Y+6	; 0x06
    21c8:	91 83       	std	Z+1, r25	; 0x01
    21ca:	80 83       	st	Z, r24
    21cc:	ed 81       	ldd	r30, Y+5	; 0x05
    21ce:	fe 81       	ldd	r31, Y+6	; 0x06
    21d0:	80 81       	ld	r24, Z
    21d2:	91 81       	ldd	r25, Z+1	; 0x01
    21d4:	9c 01       	movw	r18, r24
    21d6:	8a 81       	ldd	r24, Y+2	; 0x02
    21d8:	9b 81       	ldd	r25, Y+3	; 0x03
    21da:	fc 01       	movw	r30, r24
    21dc:	e2 0f       	add	r30, r18
    21de:	f3 1f       	adc	r31, r19
    21e0:	10 82       	st	Z, r1
			// let calling function send last command part (or command itself)
			ret = 1;
    21e2:	81 e0       	ldi	r24, 0x01	; 1
    21e4:	89 83       	std	Y+1, r24	; 0x01
    21e6:	08 c0       	rjmp	.+16     	; 0x21f8 <process_char+0xc8>
		} else {
			// send intermediate part of command.
			uart_puts_P("Command overflow.");
    21e8:	87 e9       	ldi	r24, 0x97	; 151
    21ea:	90 e0       	ldi	r25, 0x00	; 0
    21ec:	0e 94 a5 17 	call	0x2f4a	; 0x2f4a <uart_puts_p>
			*ptr = 0;
    21f0:	ed 81       	ldd	r30, Y+5	; 0x05
    21f2:	fe 81       	ldd	r31, Y+6	; 0x06
    21f4:	11 82       	std	Z+1, r1	; 0x01
    21f6:	10 82       	st	Z, r1
		}
	}
	return ret;
    21f8:	89 81       	ldd	r24, Y+1	; 0x01
}
    21fa:	26 96       	adiw	r28, 0x06	; 6
    21fc:	0f b6       	in	r0, 0x3f	; 63
    21fe:	f8 94       	cli
    2200:	de bf       	out	0x3e, r29	; 62
    2202:	0f be       	out	0x3f, r0	; 63
    2204:	cd bf       	out	0x3d, r28	; 61
    2206:	cf 91       	pop	r28
    2208:	df 91       	pop	r29
    220a:	08 95       	ret

0000220c <input_process>:
 * This approach handles small single line commands (needing no flow control) and large
 * multi-line commands if flow control is xon/xoff.
 *
 * \returns The character read in
 */
uchar input_process(uchar *buf, int *ptr) {
    220c:	df 93       	push	r29
    220e:	cf 93       	push	r28
    2210:	cd b7       	in	r28, 0x3d	; 61
    2212:	de b7       	in	r29, 0x3e	; 62
    2214:	27 97       	sbiw	r28, 0x07	; 7
    2216:	0f b6       	in	r0, 0x3f	; 63
    2218:	f8 94       	cli
    221a:	de bf       	out	0x3e, r29	; 62
    221c:	0f be       	out	0x3f, r0	; 63
    221e:	cd bf       	out	0x3d, r28	; 61
    2220:	9c 83       	std	Y+4, r25	; 0x04
    2222:	8b 83       	std	Y+3, r24	; 0x03
    2224:	7e 83       	std	Y+6, r23	; 0x06
    2226:	6d 83       	std	Y+5, r22	; 0x05
	uchar ch, ret = 0;
    2228:	19 82       	std	Y+1, r1	; 0x01

	if (uart_get_flow_control() == FLOWCONTROL_XONXOFF) {
    222a:	0e 94 05 16 	call	0x2c0a	; 0x2c0a <uart_get_flow_control>
    222e:	81 30       	cpi	r24, 0x01	; 1
    2230:	b9 f4       	brne	.+46     	; 0x2260 <input_process+0x54>
    2232:	12 c0       	rjmp	.+36     	; 0x2258 <input_process+0x4c>
		while (!ret) {
			// if nothing can be read in, return
			if (!input_char(&ch)) {
    2234:	ce 01       	movw	r24, r28
    2236:	02 96       	adiw	r24, 0x02	; 2
    2238:	0e 94 56 10 	call	0x20ac	; 0x20ac <input_char>
    223c:	88 23       	and	r24, r24
    223e:	11 f4       	brne	.+4      	; 0x2244 <input_process+0x38>
				return 0;
    2240:	1f 82       	std	Y+7, r1	; 0x07
    2242:	22 c0       	rjmp	.+68     	; 0x2288 <input_process+0x7c>
			}
			ret = process_char(buf, ch, ptr);
    2244:	4a 81       	ldd	r20, Y+2	; 0x02
    2246:	8b 81       	ldd	r24, Y+3	; 0x03
    2248:	9c 81       	ldd	r25, Y+4	; 0x04
    224a:	2d 81       	ldd	r18, Y+5	; 0x05
    224c:	3e 81       	ldd	r19, Y+6	; 0x06
    224e:	64 2f       	mov	r22, r20
    2250:	a9 01       	movw	r20, r18
    2252:	0e 94 98 10 	call	0x2130	; 0x2130 <process_char>
    2256:	89 83       	std	Y+1, r24	; 0x01
 */
uchar input_process(uchar *buf, int *ptr) {
	uchar ch, ret = 0;

	if (uart_get_flow_control() == FLOWCONTROL_XONXOFF) {
		while (!ret) {
    2258:	89 81       	ldd	r24, Y+1	; 0x01
    225a:	88 23       	and	r24, r24
    225c:	59 f3       	breq	.-42     	; 0x2234 <input_process+0x28>
    225e:	12 c0       	rjmp	.+36     	; 0x2284 <input_process+0x78>
			}
			ret = process_char(buf, ch, ptr);
		}
	} else {
		// if nothing can be read in, return
		if (!input_char(&ch)) {
    2260:	ce 01       	movw	r24, r28
    2262:	02 96       	adiw	r24, 0x02	; 2
    2264:	0e 94 56 10 	call	0x20ac	; 0x20ac <input_char>
    2268:	88 23       	and	r24, r24
    226a:	11 f4       	brne	.+4      	; 0x2270 <input_process+0x64>
			return 0;
    226c:	1f 82       	std	Y+7, r1	; 0x07
    226e:	0c c0       	rjmp	.+24     	; 0x2288 <input_process+0x7c>
		}
		ret = process_char(buf, ch, ptr);
    2270:	4a 81       	ldd	r20, Y+2	; 0x02
    2272:	8b 81       	ldd	r24, Y+3	; 0x03
    2274:	9c 81       	ldd	r25, Y+4	; 0x04
    2276:	2d 81       	ldd	r18, Y+5	; 0x05
    2278:	3e 81       	ldd	r19, Y+6	; 0x06
    227a:	64 2f       	mov	r22, r20
    227c:	a9 01       	movw	r20, r18
    227e:	0e 94 98 10 	call	0x2130	; 0x2130 <process_char>
    2282:	89 83       	std	Y+1, r24	; 0x01
	}
	return ret;
    2284:	89 81       	ldd	r24, Y+1	; 0x01
    2286:	8f 83       	std	Y+7, r24	; 0x07
    2288:	8f 81       	ldd	r24, Y+7	; 0x07
}
    228a:	27 96       	adiw	r28, 0x07	; 7
    228c:	0f b6       	in	r0, 0x3f	; 63
    228e:	f8 94       	cli
    2290:	de bf       	out	0x3e, r29	; 62
    2292:	0f be       	out	0x3f, r0	; 63
    2294:	cd bf       	out	0x3d, r28	; 61
    2296:	cf 91       	pop	r28
    2298:	df 91       	pop	r29
    229a:	08 95       	ret

0000229c <handle_internal_commands>:

/**
 * Handles builtin commands.
 */
void handle_internal_commands(uchar *cmd) {
    229c:	df 93       	push	r29
    229e:	cf 93       	push	r28
    22a0:	00 d0       	rcall	.+0      	; 0x22a2 <handle_internal_commands+0x6>
    22a2:	00 d0       	rcall	.+0      	; 0x22a4 <handle_internal_commands+0x8>
    22a4:	00 d0       	rcall	.+0      	; 0x22a6 <handle_internal_commands+0xa>
    22a6:	cd b7       	in	r28, 0x3d	; 61
    22a8:	de b7       	in	r29, 0x3e	; 62
    22aa:	9c 83       	std	Y+4, r25	; 0x04
    22ac:	8b 83       	std	Y+3, r24	; 0x03
	uchar val, val1;

	switch (cmd[1]) {
    22ae:	8b 81       	ldd	r24, Y+3	; 0x03
    22b0:	9c 81       	ldd	r25, Y+4	; 0x04
    22b2:	fc 01       	movw	r30, r24
    22b4:	31 96       	adiw	r30, 0x01	; 1
    22b6:	80 81       	ld	r24, Z
    22b8:	28 2f       	mov	r18, r24
    22ba:	30 e0       	ldi	r19, 0x00	; 0
    22bc:	3e 83       	std	Y+6, r19	; 0x06
    22be:	2d 83       	std	Y+5, r18	; 0x05
    22c0:	8d 81       	ldd	r24, Y+5	; 0x05
    22c2:	9e 81       	ldd	r25, Y+6	; 0x06
    22c4:	88 36       	cpi	r24, 0x68	; 104
    22c6:	91 05       	cpc	r25, r1
    22c8:	09 f4       	brne	.+2      	; 0x22cc <handle_internal_commands+0x30>
    22ca:	98 c0       	rjmp	.+304    	; 0x23fc <handle_internal_commands+0x160>
    22cc:	2d 81       	ldd	r18, Y+5	; 0x05
    22ce:	3e 81       	ldd	r19, Y+6	; 0x06
    22d0:	29 36       	cpi	r18, 0x69	; 105
    22d2:	31 05       	cpc	r19, r1
    22d4:	2c f5       	brge	.+74     	; 0x2320 <handle_internal_commands+0x84>
    22d6:	8d 81       	ldd	r24, Y+5	; 0x05
    22d8:	9e 81       	ldd	r25, Y+6	; 0x06
    22da:	81 36       	cpi	r24, 0x61	; 97
    22dc:	91 05       	cpc	r25, r1
    22de:	09 f4       	brne	.+2      	; 0x22e2 <handle_internal_commands+0x46>
    22e0:	44 c0       	rjmp	.+136    	; 0x236a <handle_internal_commands+0xce>
    22e2:	2d 81       	ldd	r18, Y+5	; 0x05
    22e4:	3e 81       	ldd	r19, Y+6	; 0x06
    22e6:	22 36       	cpi	r18, 0x62	; 98
    22e8:	31 05       	cpc	r19, r1
    22ea:	6c f4       	brge	.+26     	; 0x2306 <handle_internal_commands+0x6a>
    22ec:	8d 81       	ldd	r24, Y+5	; 0x05
    22ee:	9e 81       	ldd	r25, Y+6	; 0x06
    22f0:	8b 32       	cpi	r24, 0x2B	; 43
    22f2:	91 05       	cpc	r25, r1
    22f4:	09 f4       	brne	.+2      	; 0x22f8 <handle_internal_commands+0x5c>
    22f6:	50 c1       	rjmp	.+672    	; 0x2598 <handle_internal_commands+0x2fc>
    22f8:	2d 81       	ldd	r18, Y+5	; 0x05
    22fa:	3e 81       	ldd	r19, Y+6	; 0x06
    22fc:	2d 32       	cpi	r18, 0x2D	; 45
    22fe:	31 05       	cpc	r19, r1
    2300:	09 f4       	brne	.+2      	; 0x2304 <handle_internal_commands+0x68>
    2302:	88 c1       	rjmp	.+784    	; 0x2614 <handle_internal_commands+0x378>
    2304:	f1 c1       	rjmp	.+994    	; 0x26e8 <handle_internal_commands+0x44c>
    2306:	8d 81       	ldd	r24, Y+5	; 0x05
    2308:	9e 81       	ldd	r25, Y+6	; 0x06
    230a:	85 36       	cpi	r24, 0x65	; 101
    230c:	91 05       	cpc	r25, r1
    230e:	09 f4       	brne	.+2      	; 0x2312 <handle_internal_commands+0x76>
    2310:	6a c0       	rjmp	.+212    	; 0x23e6 <handle_internal_commands+0x14a>
    2312:	2d 81       	ldd	r18, Y+5	; 0x05
    2314:	3e 81       	ldd	r19, Y+6	; 0x06
    2316:	26 36       	cpi	r18, 0x66	; 102
    2318:	31 05       	cpc	r19, r1
    231a:	09 f4       	brne	.+2      	; 0x231e <handle_internal_commands+0x82>
    231c:	6b c0       	rjmp	.+214    	; 0x23f4 <handle_internal_commands+0x158>
    231e:	e4 c1       	rjmp	.+968    	; 0x26e8 <handle_internal_commands+0x44c>
    2320:	8d 81       	ldd	r24, Y+5	; 0x05
    2322:	9e 81       	ldd	r25, Y+6	; 0x06
    2324:	83 37       	cpi	r24, 0x73	; 115
    2326:	91 05       	cpc	r25, r1
    2328:	09 f4       	brne	.+2      	; 0x232c <handle_internal_commands+0x90>
    232a:	0b c1       	rjmp	.+534    	; 0x2542 <handle_internal_commands+0x2a6>
    232c:	2d 81       	ldd	r18, Y+5	; 0x05
    232e:	3e 81       	ldd	r19, Y+6	; 0x06
    2330:	24 37       	cpi	r18, 0x74	; 116
    2332:	31 05       	cpc	r19, r1
    2334:	6c f4       	brge	.+26     	; 0x2350 <handle_internal_commands+0xb4>
    2336:	8d 81       	ldd	r24, Y+5	; 0x05
    2338:	9e 81       	ldd	r25, Y+6	; 0x06
    233a:	89 36       	cpi	r24, 0x69	; 105
    233c:	91 05       	cpc	r25, r1
    233e:	09 f4       	brne	.+2      	; 0x2342 <handle_internal_commands+0xa6>
    2340:	60 c0       	rjmp	.+192    	; 0x2402 <handle_internal_commands+0x166>
    2342:	2d 81       	ldd	r18, Y+5	; 0x05
    2344:	3e 81       	ldd	r19, Y+6	; 0x06
    2346:	22 37       	cpi	r18, 0x72	; 114
    2348:	31 05       	cpc	r19, r1
    234a:	09 f4       	brne	.+2      	; 0x234e <handle_internal_commands+0xb2>
    234c:	e7 c0       	rjmp	.+462    	; 0x251c <handle_internal_commands+0x280>
    234e:	cc c1       	rjmp	.+920    	; 0x26e8 <handle_internal_commands+0x44c>
    2350:	8d 81       	ldd	r24, Y+5	; 0x05
    2352:	9e 81       	ldd	r25, Y+6	; 0x06
    2354:	88 37       	cpi	r24, 0x78	; 120
    2356:	91 05       	cpc	r25, r1
    2358:	09 f4       	brne	.+2      	; 0x235c <handle_internal_commands+0xc0>
    235a:	9a c1       	rjmp	.+820    	; 0x2690 <handle_internal_commands+0x3f4>
    235c:	2d 81       	ldd	r18, Y+5	; 0x05
    235e:	3e 81       	ldd	r19, Y+6	; 0x06
    2360:	29 37       	cpi	r18, 0x79	; 121
    2362:	31 05       	cpc	r19, r1
    2364:	09 f4       	brne	.+2      	; 0x2368 <handle_internal_commands+0xcc>
    2366:	ad c1       	rjmp	.+858    	; 0x26c2 <handle_internal_commands+0x426>
    2368:	bf c1       	rjmp	.+894    	; 0x26e8 <handle_internal_commands+0x44c>
	case 'a':
		/* set partner primary+secondary address */
		stringToTwoUchars((char*) (&(cmd[2])), &val, &val1);
    236a:	8b 81       	ldd	r24, Y+3	; 0x03
    236c:	9c 81       	ldd	r25, Y+4	; 0x04
    236e:	02 96       	adiw	r24, 0x02	; 2
    2370:	ae 01       	movw	r20, r28
    2372:	4e 5f       	subi	r20, 0xFE	; 254
    2374:	5f 4f       	sbci	r21, 0xFF	; 255
    2376:	9e 01       	movw	r18, r28
    2378:	2f 5f       	subi	r18, 0xFF	; 255
    237a:	3f 4f       	sbci	r19, 0xFF	; 255
    237c:	b9 01       	movw	r22, r18
    237e:	0e 94 ad 0f 	call	0x1f5a	; 0x1f5a <stringToTwoUchars>
		sprintf((char*) cmd,
    2382:	89 81       	ldd	r24, Y+1	; 0x01
    2384:	28 2f       	mov	r18, r24
    2386:	30 e0       	ldi	r19, 0x00	; 0
    2388:	8a 81       	ldd	r24, Y+2	; 0x02
    238a:	48 2f       	mov	r20, r24
    238c:	50 e0       	ldi	r21, 0x00	; 0
    238e:	8d b7       	in	r24, 0x3d	; 61
    2390:	9e b7       	in	r25, 0x3e	; 62
    2392:	08 97       	sbiw	r24, 0x08	; 8
    2394:	0f b6       	in	r0, 0x3f	; 63
    2396:	f8 94       	cli
    2398:	9e bf       	out	0x3e, r25	; 62
    239a:	0f be       	out	0x3f, r0	; 63
    239c:	8d bf       	out	0x3d, r24	; 61
    239e:	ed b7       	in	r30, 0x3d	; 61
    23a0:	fe b7       	in	r31, 0x3e	; 62
    23a2:	31 96       	adiw	r30, 0x01	; 1
    23a4:	8b 81       	ldd	r24, Y+3	; 0x03
    23a6:	9c 81       	ldd	r25, Y+4	; 0x04
    23a8:	91 83       	std	Z+1, r25	; 0x01
    23aa:	80 83       	st	Z, r24
    23ac:	8a eb       	ldi	r24, 0xBA	; 186
    23ae:	92 e0       	ldi	r25, 0x02	; 2
    23b0:	93 83       	std	Z+3, r25	; 0x03
    23b2:	82 83       	std	Z+2, r24	; 0x02
    23b4:	35 83       	std	Z+5, r19	; 0x05
    23b6:	24 83       	std	Z+4, r18	; 0x04
    23b8:	57 83       	std	Z+7, r21	; 0x07
    23ba:	46 83       	std	Z+6, r20	; 0x06
    23bc:	0e 94 6a 02 	call	0x4d4	; 0x4d4 <sprintf>
    23c0:	2d b7       	in	r18, 0x3d	; 61
    23c2:	3e b7       	in	r19, 0x3e	; 62
    23c4:	28 5f       	subi	r18, 0xF8	; 248
    23c6:	3f 4f       	sbci	r19, 0xFF	; 255
    23c8:	0f b6       	in	r0, 0x3f	; 63
    23ca:	f8 94       	cli
    23cc:	3e bf       	out	0x3e, r19	; 62
    23ce:	0f be       	out	0x3f, r0	; 63
    23d0:	2d bf       	out	0x3d, r18	; 61
				"Set partner address, primary: %u , secondary: %u\n\r", val,
				val1);
		uart_puts((char*) cmd);
    23d2:	8b 81       	ldd	r24, Y+3	; 0x03
    23d4:	9c 81       	ldd	r25, Y+4	; 0x04
    23d6:	0e 94 88 17 	call	0x2f10	; 0x2f10 <uart_puts>
		gpib_set_partner_address(val, val1);
    23da:	89 81       	ldd	r24, Y+1	; 0x01
    23dc:	9a 81       	ldd	r25, Y+2	; 0x02
    23de:	69 2f       	mov	r22, r25
    23e0:	0e 94 21 0e 	call	0x1c42	; 0x1c42 <gpib_set_partner_address>
    23e4:	87 c1       	rjmp	.+782    	; 0x26f4 <handle_internal_commands+0x458>
		break;
	case 'e':
		uart_puts_P("Check errors\n\r");
    23e6:	88 e3       	ldi	r24, 0x38	; 56
    23e8:	91 e0       	ldi	r25, 0x01	; 1
    23ea:	0e 94 a5 17 	call	0x2f4a	; 0x2f4a <uart_puts_p>
		check_errors();
    23ee:	0e 94 ef 0f 	call	0x1fde	; 0x1fde <check_errors>
    23f2:	80 c1       	rjmp	.+768    	; 0x26f4 <handle_internal_commands+0x458>
		break;
	case 'f':
		/* find devices */
		gpib_find_devices(10);
    23f4:	8a e0       	ldi	r24, 0x0A	; 10
    23f6:	0e 94 59 0f 	call	0x1eb2	; 0x1eb2 <gpib_find_devices>
    23fa:	7c c1       	rjmp	.+760    	; 0x26f4 <handle_internal_commands+0x458>
		break;
	case 'h':
		/* print some usage infos */
		printHelp();
    23fc:	0e 94 42 14 	call	0x2884	; 0x2884 <printHelp>
    2400:	79 c1       	rjmp	.+754    	; 0x26f4 <handle_internal_commands+0x458>
		break;
	case 'i':
		gpib_info();
    2402:	0e 94 0b 0b 	call	0x1616	; 0x1616 <gpib_info>
		sprintf((char*) cmd, "Xon/Xoff flow control: %u\n\r", xonXoffMode);
    2406:	80 91 51 04 	lds	r24, 0x0451
    240a:	28 2f       	mov	r18, r24
    240c:	30 e0       	ldi	r19, 0x00	; 0
    240e:	00 d0       	rcall	.+0      	; 0x2410 <handle_internal_commands+0x174>
    2410:	00 d0       	rcall	.+0      	; 0x2412 <handle_internal_commands+0x176>
    2412:	00 d0       	rcall	.+0      	; 0x2414 <handle_internal_commands+0x178>
    2414:	ed b7       	in	r30, 0x3d	; 61
    2416:	fe b7       	in	r31, 0x3e	; 62
    2418:	31 96       	adiw	r30, 0x01	; 1
    241a:	8b 81       	ldd	r24, Y+3	; 0x03
    241c:	9c 81       	ldd	r25, Y+4	; 0x04
    241e:	91 83       	std	Z+1, r25	; 0x01
    2420:	80 83       	st	Z, r24
    2422:	8d ee       	ldi	r24, 0xED	; 237
    2424:	92 e0       	ldi	r25, 0x02	; 2
    2426:	93 83       	std	Z+3, r25	; 0x03
    2428:	82 83       	std	Z+2, r24	; 0x02
    242a:	35 83       	std	Z+5, r19	; 0x05
    242c:	24 83       	std	Z+4, r18	; 0x04
    242e:	0e 94 6a 02 	call	0x4d4	; 0x4d4 <sprintf>
    2432:	8d b7       	in	r24, 0x3d	; 61
    2434:	9e b7       	in	r25, 0x3e	; 62
    2436:	06 96       	adiw	r24, 0x06	; 6
    2438:	0f b6       	in	r0, 0x3f	; 63
    243a:	f8 94       	cli
    243c:	9e bf       	out	0x3e, r25	; 62
    243e:	0f be       	out	0x3f, r0	; 63
    2440:	8d bf       	out	0x3d, r24	; 61
		uart_puts((char*) cmd);
    2442:	8b 81       	ldd	r24, Y+3	; 0x03
    2444:	9c 81       	ldd	r25, Y+4	; 0x04
    2446:	0e 94 88 17 	call	0x2f10	; 0x2f10 <uart_puts>
		sprintf((char*) cmd, "RS232 echo: %u\n\r", rs232_remote_echo);
    244a:	80 91 50 04 	lds	r24, 0x0450
    244e:	28 2f       	mov	r18, r24
    2450:	30 e0       	ldi	r19, 0x00	; 0
    2452:	00 d0       	rcall	.+0      	; 0x2454 <handle_internal_commands+0x1b8>
    2454:	00 d0       	rcall	.+0      	; 0x2456 <handle_internal_commands+0x1ba>
    2456:	00 d0       	rcall	.+0      	; 0x2458 <handle_internal_commands+0x1bc>
    2458:	ed b7       	in	r30, 0x3d	; 61
    245a:	fe b7       	in	r31, 0x3e	; 62
    245c:	31 96       	adiw	r30, 0x01	; 1
    245e:	8b 81       	ldd	r24, Y+3	; 0x03
    2460:	9c 81       	ldd	r25, Y+4	; 0x04
    2462:	91 83       	std	Z+1, r25	; 0x01
    2464:	80 83       	st	Z, r24
    2466:	89 e0       	ldi	r24, 0x09	; 9
    2468:	93 e0       	ldi	r25, 0x03	; 3
    246a:	93 83       	std	Z+3, r25	; 0x03
    246c:	82 83       	std	Z+2, r24	; 0x02
    246e:	35 83       	std	Z+5, r19	; 0x05
    2470:	24 83       	std	Z+4, r18	; 0x04
    2472:	0e 94 6a 02 	call	0x4d4	; 0x4d4 <sprintf>
    2476:	2d b7       	in	r18, 0x3d	; 61
    2478:	3e b7       	in	r19, 0x3e	; 62
    247a:	2a 5f       	subi	r18, 0xFA	; 250
    247c:	3f 4f       	sbci	r19, 0xFF	; 255
    247e:	0f b6       	in	r0, 0x3f	; 63
    2480:	f8 94       	cli
    2482:	3e bf       	out	0x3e, r19	; 62
    2484:	0f be       	out	0x3f, r0	; 63
    2486:	2d bf       	out	0x3d, r18	; 61
		uart_puts((char*) cmd);
    2488:	8b 81       	ldd	r24, Y+3	; 0x03
    248a:	9c 81       	ldd	r25, Y+4	; 0x04
    248c:	0e 94 88 17 	call	0x2f10	; 0x2f10 <uart_puts>
		sprintf((char*) cmd, "SRQs enabled: %u\n\r", srq_enabled);
    2490:	80 91 52 04 	lds	r24, 0x0452
    2494:	28 2f       	mov	r18, r24
    2496:	30 e0       	ldi	r19, 0x00	; 0
    2498:	00 d0       	rcall	.+0      	; 0x249a <handle_internal_commands+0x1fe>
    249a:	00 d0       	rcall	.+0      	; 0x249c <handle_internal_commands+0x200>
    249c:	00 d0       	rcall	.+0      	; 0x249e <handle_internal_commands+0x202>
    249e:	ed b7       	in	r30, 0x3d	; 61
    24a0:	fe b7       	in	r31, 0x3e	; 62
    24a2:	31 96       	adiw	r30, 0x01	; 1
    24a4:	8b 81       	ldd	r24, Y+3	; 0x03
    24a6:	9c 81       	ldd	r25, Y+4	; 0x04
    24a8:	91 83       	std	Z+1, r25	; 0x01
    24aa:	80 83       	st	Z, r24
    24ac:	8a e1       	ldi	r24, 0x1A	; 26
    24ae:	93 e0       	ldi	r25, 0x03	; 3
    24b0:	93 83       	std	Z+3, r25	; 0x03
    24b2:	82 83       	std	Z+2, r24	; 0x02
    24b4:	35 83       	std	Z+5, r19	; 0x05
    24b6:	24 83       	std	Z+4, r18	; 0x04
    24b8:	0e 94 6a 02 	call	0x4d4	; 0x4d4 <sprintf>
    24bc:	8d b7       	in	r24, 0x3d	; 61
    24be:	9e b7       	in	r25, 0x3e	; 62
    24c0:	06 96       	adiw	r24, 0x06	; 6
    24c2:	0f b6       	in	r0, 0x3f	; 63
    24c4:	f8 94       	cli
    24c6:	9e bf       	out	0x3e, r25	; 62
    24c8:	0f be       	out	0x3f, r0	; 63
    24ca:	8d bf       	out	0x3d, r24	; 61
		uart_puts((char*) cmd);
    24cc:	8b 81       	ldd	r24, Y+3	; 0x03
    24ce:	9c 81       	ldd	r25, Y+4	; 0x04
    24d0:	0e 94 88 17 	call	0x2f10	; 0x2f10 <uart_puts>
		sprintf((char*) cmd, "Linebreak value: %u\n\r", linebreak);
    24d4:	80 91 53 04 	lds	r24, 0x0453
    24d8:	28 2f       	mov	r18, r24
    24da:	30 e0       	ldi	r19, 0x00	; 0
    24dc:	00 d0       	rcall	.+0      	; 0x24de <handle_internal_commands+0x242>
    24de:	00 d0       	rcall	.+0      	; 0x24e0 <handle_internal_commands+0x244>
    24e0:	00 d0       	rcall	.+0      	; 0x24e2 <handle_internal_commands+0x246>
    24e2:	ed b7       	in	r30, 0x3d	; 61
    24e4:	fe b7       	in	r31, 0x3e	; 62
    24e6:	31 96       	adiw	r30, 0x01	; 1
    24e8:	8b 81       	ldd	r24, Y+3	; 0x03
    24ea:	9c 81       	ldd	r25, Y+4	; 0x04
    24ec:	91 83       	std	Z+1, r25	; 0x01
    24ee:	80 83       	st	Z, r24
    24f0:	8d e2       	ldi	r24, 0x2D	; 45
    24f2:	93 e0       	ldi	r25, 0x03	; 3
    24f4:	93 83       	std	Z+3, r25	; 0x03
    24f6:	82 83       	std	Z+2, r24	; 0x02
    24f8:	35 83       	std	Z+5, r19	; 0x05
    24fa:	24 83       	std	Z+4, r18	; 0x04
    24fc:	0e 94 6a 02 	call	0x4d4	; 0x4d4 <sprintf>
    2500:	2d b7       	in	r18, 0x3d	; 61
    2502:	3e b7       	in	r19, 0x3e	; 62
    2504:	2a 5f       	subi	r18, 0xFA	; 250
    2506:	3f 4f       	sbci	r19, 0xFF	; 255
    2508:	0f b6       	in	r0, 0x3f	; 63
    250a:	f8 94       	cli
    250c:	3e bf       	out	0x3e, r19	; 62
    250e:	0f be       	out	0x3f, r0	; 63
    2510:	2d bf       	out	0x3d, r18	; 61
		uart_puts((char*) cmd);
    2512:	8b 81       	ldd	r24, Y+3	; 0x03
    2514:	9c 81       	ldd	r25, Y+4	; 0x04
    2516:	0e 94 88 17 	call	0x2f10	; 0x2f10 <uart_puts>
    251a:	ec c0       	rjmp	.+472    	; 0x26f4 <handle_internal_commands+0x458>
		break;
	case 'r':
		/* SRQ enablement */
		if (!srq_enabled) {
    251c:	80 91 52 04 	lds	r24, 0x0452
    2520:	88 23       	and	r24, r24
    2522:	41 f4       	brne	.+16     	; 0x2534 <handle_internal_commands+0x298>
			srq_enabled = 1;
    2524:	81 e0       	ldi	r24, 0x01	; 1
    2526:	80 93 52 04 	sts	0x0452, r24
			uart_puts_P("SRQs enabled\n\r");
    252a:	89 e2       	ldi	r24, 0x29	; 41
    252c:	91 e0       	ldi	r25, 0x01	; 1
    252e:	0e 94 a5 17 	call	0x2f4a	; 0x2f4a <uart_puts_p>
    2532:	e0 c0       	rjmp	.+448    	; 0x26f4 <handle_internal_commands+0x458>
		} else {
			srq_enabled = 0;
    2534:	10 92 52 04 	sts	0x0452, r1
			uart_puts_P("SRQs disabled\n\r");
    2538:	89 e1       	ldi	r24, 0x19	; 25
    253a:	91 e0       	ldi	r25, 0x01	; 1
    253c:	0e 94 a5 17 	call	0x2f4a	; 0x2f4a <uart_puts_p>
    2540:	d9 c0       	rjmp	.+434    	; 0x26f4 <handle_internal_commands+0x458>
		}
		break;
	case 's':
		/* set partner secondary address */
		val = atoi((char*) (&(cmd[2])));
    2542:	8b 81       	ldd	r24, Y+3	; 0x03
    2544:	9c 81       	ldd	r25, Y+4	; 0x04
    2546:	02 96       	adiw	r24, 0x02	; 2
    2548:	0e 94 e1 01 	call	0x3c2	; 0x3c2 <atoi>
    254c:	89 83       	std	Y+1, r24	; 0x01
		sprintf((char*) cmd, "Set partner secondary address to %u\n\r", val);
    254e:	89 81       	ldd	r24, Y+1	; 0x01
    2550:	28 2f       	mov	r18, r24
    2552:	30 e0       	ldi	r19, 0x00	; 0
    2554:	00 d0       	rcall	.+0      	; 0x2556 <handle_internal_commands+0x2ba>
    2556:	00 d0       	rcall	.+0      	; 0x2558 <handle_internal_commands+0x2bc>
    2558:	00 d0       	rcall	.+0      	; 0x255a <handle_internal_commands+0x2be>
    255a:	ed b7       	in	r30, 0x3d	; 61
    255c:	fe b7       	in	r31, 0x3e	; 62
    255e:	31 96       	adiw	r30, 0x01	; 1
    2560:	8b 81       	ldd	r24, Y+3	; 0x03
    2562:	9c 81       	ldd	r25, Y+4	; 0x04
    2564:	91 83       	std	Z+1, r25	; 0x01
    2566:	80 83       	st	Z, r24
    2568:	83 e4       	ldi	r24, 0x43	; 67
    256a:	93 e0       	ldi	r25, 0x03	; 3
    256c:	93 83       	std	Z+3, r25	; 0x03
    256e:	82 83       	std	Z+2, r24	; 0x02
    2570:	35 83       	std	Z+5, r19	; 0x05
    2572:	24 83       	std	Z+4, r18	; 0x04
    2574:	0e 94 6a 02 	call	0x4d4	; 0x4d4 <sprintf>
    2578:	8d b7       	in	r24, 0x3d	; 61
    257a:	9e b7       	in	r25, 0x3e	; 62
    257c:	06 96       	adiw	r24, 0x06	; 6
    257e:	0f b6       	in	r0, 0x3f	; 63
    2580:	f8 94       	cli
    2582:	9e bf       	out	0x3e, r25	; 62
    2584:	0f be       	out	0x3f, r0	; 63
    2586:	8d bf       	out	0x3d, r24	; 61
		uart_puts((char*) cmd);
    2588:	8b 81       	ldd	r24, Y+3	; 0x03
    258a:	9c 81       	ldd	r25, Y+4	; 0x04
    258c:	0e 94 88 17 	call	0x2f10	; 0x2f10 <uart_puts>
		gpib_set_partner_secondary(val);
    2590:	89 81       	ldd	r24, Y+1	; 0x01
    2592:	0e 94 33 0e 	call	0x1c66	; 0x1c66 <gpib_set_partner_secondary>
    2596:	ae c0       	rjmp	.+348    	; 0x26f4 <handle_internal_commands+0x458>
		break;
	case '+':
		/* add device */
		stringToTwoUchars((char*) (&(cmd[2])), &val, &val1);
    2598:	8b 81       	ldd	r24, Y+3	; 0x03
    259a:	9c 81       	ldd	r25, Y+4	; 0x04
    259c:	02 96       	adiw	r24, 0x02	; 2
    259e:	ae 01       	movw	r20, r28
    25a0:	4e 5f       	subi	r20, 0xFE	; 254
    25a2:	5f 4f       	sbci	r21, 0xFF	; 255
    25a4:	9e 01       	movw	r18, r28
    25a6:	2f 5f       	subi	r18, 0xFF	; 255
    25a8:	3f 4f       	sbci	r19, 0xFF	; 255
    25aa:	b9 01       	movw	r22, r18
    25ac:	0e 94 ad 0f 	call	0x1f5a	; 0x1f5a <stringToTwoUchars>
		sprintf((char*) cmd, "Add device, primary: %u , secondary: %u\n\r", val,
    25b0:	89 81       	ldd	r24, Y+1	; 0x01
    25b2:	28 2f       	mov	r18, r24
    25b4:	30 e0       	ldi	r19, 0x00	; 0
    25b6:	8a 81       	ldd	r24, Y+2	; 0x02
    25b8:	48 2f       	mov	r20, r24
    25ba:	50 e0       	ldi	r21, 0x00	; 0
    25bc:	8d b7       	in	r24, 0x3d	; 61
    25be:	9e b7       	in	r25, 0x3e	; 62
    25c0:	08 97       	sbiw	r24, 0x08	; 8
    25c2:	0f b6       	in	r0, 0x3f	; 63
    25c4:	f8 94       	cli
    25c6:	9e bf       	out	0x3e, r25	; 62
    25c8:	0f be       	out	0x3f, r0	; 63
    25ca:	8d bf       	out	0x3d, r24	; 61
    25cc:	ed b7       	in	r30, 0x3d	; 61
    25ce:	fe b7       	in	r31, 0x3e	; 62
    25d0:	31 96       	adiw	r30, 0x01	; 1
    25d2:	8b 81       	ldd	r24, Y+3	; 0x03
    25d4:	9c 81       	ldd	r25, Y+4	; 0x04
    25d6:	91 83       	std	Z+1, r25	; 0x01
    25d8:	80 83       	st	Z, r24
    25da:	89 e6       	ldi	r24, 0x69	; 105
    25dc:	93 e0       	ldi	r25, 0x03	; 3
    25de:	93 83       	std	Z+3, r25	; 0x03
    25e0:	82 83       	std	Z+2, r24	; 0x02
    25e2:	35 83       	std	Z+5, r19	; 0x05
    25e4:	24 83       	std	Z+4, r18	; 0x04
    25e6:	57 83       	std	Z+7, r21	; 0x07
    25e8:	46 83       	std	Z+6, r20	; 0x06
    25ea:	0e 94 6a 02 	call	0x4d4	; 0x4d4 <sprintf>
    25ee:	2d b7       	in	r18, 0x3d	; 61
    25f0:	3e b7       	in	r19, 0x3e	; 62
    25f2:	28 5f       	subi	r18, 0xF8	; 248
    25f4:	3f 4f       	sbci	r19, 0xFF	; 255
    25f6:	0f b6       	in	r0, 0x3f	; 63
    25f8:	f8 94       	cli
    25fa:	3e bf       	out	0x3e, r19	; 62
    25fc:	0f be       	out	0x3f, r0	; 63
    25fe:	2d bf       	out	0x3d, r18	; 61
				val1);
		uart_puts((char*) cmd);
    2600:	8b 81       	ldd	r24, Y+3	; 0x03
    2602:	9c 81       	ldd	r25, Y+4	; 0x04
    2604:	0e 94 88 17 	call	0x2f10	; 0x2f10 <uart_puts>
		gpib_add_partner_address(val, val1);
    2608:	89 81       	ldd	r24, Y+1	; 0x01
    260a:	9a 81       	ldd	r25, Y+2	; 0x02
    260c:	69 2f       	mov	r22, r25
    260e:	0e 94 91 0e 	call	0x1d22	; 0x1d22 <gpib_add_partner_address>
    2612:	70 c0       	rjmp	.+224    	; 0x26f4 <handle_internal_commands+0x458>
		break;
	case '-':
		/* add device */
		stringToTwoUchars((char*) (&(cmd[2])), &val, &val1);
    2614:	8b 81       	ldd	r24, Y+3	; 0x03
    2616:	9c 81       	ldd	r25, Y+4	; 0x04
    2618:	02 96       	adiw	r24, 0x02	; 2
    261a:	ae 01       	movw	r20, r28
    261c:	4e 5f       	subi	r20, 0xFE	; 254
    261e:	5f 4f       	sbci	r21, 0xFF	; 255
    2620:	9e 01       	movw	r18, r28
    2622:	2f 5f       	subi	r18, 0xFF	; 255
    2624:	3f 4f       	sbci	r19, 0xFF	; 255
    2626:	b9 01       	movw	r22, r18
    2628:	0e 94 ad 0f 	call	0x1f5a	; 0x1f5a <stringToTwoUchars>
		sprintf((char*) cmd, "Remove device, primary: %u , secondary: %u\n\r",
    262c:	89 81       	ldd	r24, Y+1	; 0x01
    262e:	28 2f       	mov	r18, r24
    2630:	30 e0       	ldi	r19, 0x00	; 0
    2632:	8a 81       	ldd	r24, Y+2	; 0x02
    2634:	48 2f       	mov	r20, r24
    2636:	50 e0       	ldi	r21, 0x00	; 0
    2638:	8d b7       	in	r24, 0x3d	; 61
    263a:	9e b7       	in	r25, 0x3e	; 62
    263c:	08 97       	sbiw	r24, 0x08	; 8
    263e:	0f b6       	in	r0, 0x3f	; 63
    2640:	f8 94       	cli
    2642:	9e bf       	out	0x3e, r25	; 62
    2644:	0f be       	out	0x3f, r0	; 63
    2646:	8d bf       	out	0x3d, r24	; 61
    2648:	ed b7       	in	r30, 0x3d	; 61
    264a:	fe b7       	in	r31, 0x3e	; 62
    264c:	31 96       	adiw	r30, 0x01	; 1
    264e:	8b 81       	ldd	r24, Y+3	; 0x03
    2650:	9c 81       	ldd	r25, Y+4	; 0x04
    2652:	91 83       	std	Z+1, r25	; 0x01
    2654:	80 83       	st	Z, r24
    2656:	83 e9       	ldi	r24, 0x93	; 147
    2658:	93 e0       	ldi	r25, 0x03	; 3
    265a:	93 83       	std	Z+3, r25	; 0x03
    265c:	82 83       	std	Z+2, r24	; 0x02
    265e:	35 83       	std	Z+5, r19	; 0x05
    2660:	24 83       	std	Z+4, r18	; 0x04
    2662:	57 83       	std	Z+7, r21	; 0x07
    2664:	46 83       	std	Z+6, r20	; 0x06
    2666:	0e 94 6a 02 	call	0x4d4	; 0x4d4 <sprintf>
    266a:	2d b7       	in	r18, 0x3d	; 61
    266c:	3e b7       	in	r19, 0x3e	; 62
    266e:	28 5f       	subi	r18, 0xF8	; 248
    2670:	3f 4f       	sbci	r19, 0xFF	; 255
    2672:	0f b6       	in	r0, 0x3f	; 63
    2674:	f8 94       	cli
    2676:	3e bf       	out	0x3e, r19	; 62
    2678:	0f be       	out	0x3f, r0	; 63
    267a:	2d bf       	out	0x3d, r18	; 61
				val, val1);
		uart_puts((char*) cmd);
    267c:	8b 81       	ldd	r24, Y+3	; 0x03
    267e:	9c 81       	ldd	r25, Y+4	; 0x04
    2680:	0e 94 88 17 	call	0x2f10	; 0x2f10 <uart_puts>
		gpib_remove_partner_address(val, val1);
    2684:	89 81       	ldd	r24, Y+1	; 0x01
    2686:	9a 81       	ldd	r25, Y+2	; 0x02
    2688:	69 2f       	mov	r22, r25
    268a:	0e 94 da 0e 	call	0x1db4	; 0x1db4 <gpib_remove_partner_address>
    268e:	32 c0       	rjmp	.+100    	; 0x26f4 <handle_internal_commands+0x458>
		break;
	case 'x':
		/* Xon/Xoff flow control */
		if (!xonXoffMode) {
    2690:	80 91 51 04 	lds	r24, 0x0451
    2694:	88 23       	and	r24, r24
    2696:	59 f4       	brne	.+22     	; 0x26ae <handle_internal_commands+0x412>
			xonXoffMode = 1;
    2698:	81 e0       	ldi	r24, 0x01	; 1
    269a:	80 93 51 04 	sts	0x0451, r24
			uart_set_flow_control(FLOWCONTROL_XONXOFF);
    269e:	81 e0       	ldi	r24, 0x01	; 1
    26a0:	0e 94 f8 15 	call	0x2bf0	; 0x2bf0 <uart_set_flow_control>
			uart_puts_P("xon/xoff flowcontrol on\n\r");
    26a4:	8f ef       	ldi	r24, 0xFF	; 255
    26a6:	90 e0       	ldi	r25, 0x00	; 0
    26a8:	0e 94 a5 17 	call	0x2f4a	; 0x2f4a <uart_puts_p>
    26ac:	23 c0       	rjmp	.+70     	; 0x26f4 <handle_internal_commands+0x458>
		} else {
			xonXoffMode = 0;
    26ae:	10 92 51 04 	sts	0x0451, r1
			uart_set_flow_control(FLOWCONTROL_NONE);
    26b2:	80 e0       	ldi	r24, 0x00	; 0
    26b4:	0e 94 f8 15 	call	0x2bf0	; 0x2bf0 <uart_set_flow_control>
			uart_puts_P("xon/xoff flowcontrol off\n\r");
    26b8:	84 ee       	ldi	r24, 0xE4	; 228
    26ba:	90 e0       	ldi	r25, 0x00	; 0
    26bc:	0e 94 a5 17 	call	0x2f4a	; 0x2f4a <uart_puts_p>
    26c0:	19 c0       	rjmp	.+50     	; 0x26f4 <handle_internal_commands+0x458>
		}
		break;
	case 'y':
		/* machine output control */
		if (!machineOutput) {
    26c2:	80 91 65 04 	lds	r24, 0x0465
    26c6:	88 23       	and	r24, r24
    26c8:	41 f4       	brne	.+16     	; 0x26da <handle_internal_commands+0x43e>
			machineOutput = 1;
    26ca:	81 e0       	ldi	r24, 0x01	; 1
    26cc:	80 93 65 04 	sts	0x0465, r24
			uart_puts_P("machine output on\n\r");
    26d0:	80 ed       	ldi	r24, 0xD0	; 208
    26d2:	90 e0       	ldi	r25, 0x00	; 0
    26d4:	0e 94 a5 17 	call	0x2f4a	; 0x2f4a <uart_puts_p>
    26d8:	0d c0       	rjmp	.+26     	; 0x26f4 <handle_internal_commands+0x458>
		} else {
			machineOutput = 0;
    26da:	10 92 65 04 	sts	0x0465, r1
			uart_puts_P("machine output off\n\r");
    26de:	8b eb       	ldi	r24, 0xBB	; 187
    26e0:	90 e0       	ldi	r25, 0x00	; 0
    26e2:	0e 94 a5 17 	call	0x2f4a	; 0x2f4a <uart_puts_p>
    26e6:	06 c0       	rjmp	.+12     	; 0x26f4 <handle_internal_commands+0x458>
		arb();
		uart_puts("arb done\n\r");
		break;
#endif
	default:
		uart_puts_P("unknown command\n\r");
    26e8:	89 ea       	ldi	r24, 0xA9	; 169
    26ea:	90 e0       	ldi	r25, 0x00	; 0
    26ec:	0e 94 a5 17 	call	0x2f4a	; 0x2f4a <uart_puts_p>
		printHelp();
    26f0:	0e 94 42 14 	call	0x2884	; 0x2884 <printHelp>
		break;
	}
	if (machineOutput) {
    26f4:	80 91 65 04 	lds	r24, 0x0465
    26f8:	88 23       	and	r24, r24
    26fa:	21 f0       	breq	.+8      	; 0x2704 <handle_internal_commands+0x468>
		uart_puts("[EOI]");
    26fc:	80 ec       	ldi	r24, 0xC0	; 192
    26fe:	93 e0       	ldi	r25, 0x03	; 3
    2700:	0e 94 88 17 	call	0x2f10	; 0x2f10 <uart_puts>
	}
}
    2704:	26 96       	adiw	r28, 0x06	; 6
    2706:	0f b6       	in	r0, 0x3f	; 63
    2708:	f8 94       	cli
    270a:	de bf       	out	0x3e, r29	; 62
    270c:	0f be       	out	0x3f, r0	; 63
    270e:	cd bf       	out	0x3d, r28	; 61
    2710:	cf 91       	pop	r28
    2712:	df 91       	pop	r29
    2714:	08 95       	ret

00002716 <receiveAnswer>:
		//uart_puts((char*)buf);
	} while (!e);
}
#else

void receiveAnswer() {
    2716:	df 93       	push	r29
    2718:	cf 93       	push	r28
    271a:	cd b7       	in	r28, 0x3d	; 61
    271c:	de b7       	in	r29, 0x3e	; 62
	gpib_prepare_read();
    271e:	0e 94 f6 05 	call	0xbec	; 0xbec <gpib_prepare_read>
	gpib_read_until_eoi(machineOutput, linebreak);
    2722:	80 91 65 04 	lds	r24, 0x0465
    2726:	90 91 53 04 	lds	r25, 0x0453
    272a:	69 2f       	mov	r22, r25
    272c:	0e 94 e7 06 	call	0xdce	; 0xdce <gpib_read_until_eoi>
}
    2730:	cf 91       	pop	r28
    2732:	df 91       	pop	r29
    2734:	08 95       	ret

00002736 <srq_occured>:
#endif

/**
 * Check if a SRQ occured
 */
uchar srq_occured(int* old_time) {
    2736:	df 93       	push	r29
    2738:	cf 93       	push	r28
    273a:	00 d0       	rcall	.+0      	; 0x273c <srq_occured+0x6>
    273c:	0f 92       	push	r0
    273e:	cd b7       	in	r28, 0x3d	; 61
    2740:	de b7       	in	r29, 0x3e	; 62
    2742:	9b 83       	std	Y+3, r25	; 0x03
    2744:	8a 83       	std	Y+2, r24	; 0x02
	uchar srq = 0;
    2746:	19 82       	std	Y+1, r1	; 0x01
	if (*old_time == 0) {
    2748:	ea 81       	ldd	r30, Y+2	; 0x02
    274a:	fb 81       	ldd	r31, Y+3	; 0x03
    274c:	80 81       	ld	r24, Z
    274e:	91 81       	ldd	r25, Z+1	; 0x01
    2750:	00 97       	sbiw	r24, 0x00	; 0
    2752:	49 f4       	brne	.+18     	; 0x2766 <srq_occured+0x30>
		// old_time value initialization on first call with value s
		*old_time = s;
    2754:	80 91 b4 05 	lds	r24, 0x05B4
    2758:	88 2f       	mov	r24, r24
    275a:	90 e0       	ldi	r25, 0x00	; 0
    275c:	ea 81       	ldd	r30, Y+2	; 0x02
    275e:	fb 81       	ldd	r31, Y+3	; 0x03
    2760:	91 83       	std	Z+1, r25	; 0x01
    2762:	80 83       	st	Z, r24
    2764:	1e c0       	rjmp	.+60     	; 0x27a2 <srq_occured+0x6c>
	} else {
		if (s > *old_time) {
    2766:	80 91 b4 05 	lds	r24, 0x05B4
    276a:	28 2f       	mov	r18, r24
    276c:	30 e0       	ldi	r19, 0x00	; 0
    276e:	ea 81       	ldd	r30, Y+2	; 0x02
    2770:	fb 81       	ldd	r31, Y+3	; 0x03
    2772:	80 81       	ld	r24, Z
    2774:	91 81       	ldd	r25, Z+1	; 0x01
    2776:	82 17       	cp	r24, r18
    2778:	93 07       	cpc	r25, r19
    277a:	9c f4       	brge	.+38     	; 0x27a2 <srq_occured+0x6c>
			// some time has passed - check if srq was set
			srq = bit_is_clear(PIND, G_SRQ);
    277c:	e0 e3       	ldi	r30, 0x30	; 48
    277e:	f0 e0       	ldi	r31, 0x00	; 0
    2780:	80 81       	ld	r24, Z
    2782:	88 2f       	mov	r24, r24
    2784:	90 e0       	ldi	r25, 0x00	; 0
    2786:	80 74       	andi	r24, 0x40	; 64
    2788:	90 70       	andi	r25, 0x00	; 0
    278a:	19 82       	std	Y+1, r1	; 0x01
    278c:	00 97       	sbiw	r24, 0x00	; 0
    278e:	11 f4       	brne	.+4      	; 0x2794 <srq_occured+0x5e>
    2790:	81 e0       	ldi	r24, 0x01	; 1
    2792:	89 83       	std	Y+1, r24	; 0x01
			if (srq)
    2794:	89 81       	ldd	r24, Y+1	; 0x01
    2796:	88 23       	and	r24, r24
    2798:	21 f0       	breq	.+8      	; 0x27a2 <srq_occured+0x6c>
				uart_puts_P("\n\rSRQ detected.\n\r");
    279a:	87 e4       	ldi	r24, 0x47	; 71
    279c:	91 e0       	ldi	r25, 0x01	; 1
    279e:	0e 94 a5 17 	call	0x2f4a	; 0x2f4a <uart_puts_p>
		}
	}
	return srq;
    27a2:	89 81       	ldd	r24, Y+1	; 0x01
}
    27a4:	0f 90       	pop	r0
    27a6:	0f 90       	pop	r0
    27a8:	0f 90       	pop	r0
    27aa:	cf 91       	pop	r28
    27ac:	df 91       	pop	r29
    27ae:	08 95       	ret

000027b0 <srq_handle>:

/**
 * Handles SRQs by doing serial poll
 *
 */
uchar srq_handle(uchar *buf, int *buf_ptr) {
    27b0:	df 93       	push	r29
    27b2:	cf 93       	push	r28
    27b4:	cd b7       	in	r28, 0x3d	; 61
    27b6:	de b7       	in	r29, 0x3e	; 62
    27b8:	28 97       	sbiw	r28, 0x08	; 8
    27ba:	0f b6       	in	r0, 0x3f	; 63
    27bc:	f8 94       	cli
    27be:	de bf       	out	0x3e, r29	; 62
    27c0:	0f be       	out	0x3f, r0	; 63
    27c2:	cd bf       	out	0x3d, r28	; 61
    27c4:	9d 83       	std	Y+5, r25	; 0x05
    27c6:	8c 83       	std	Y+4, r24	; 0x04
    27c8:	7f 83       	std	Y+7, r23	; 0x07
    27ca:	6e 83       	std	Y+6, r22	; 0x06
	uchar command_ready = 0;
    27cc:	19 82       	std	Y+1, r1	; 0x01
	uint8_t primary, secondary;

	if (!gpib_serial_poll(&primary, &secondary)) {
    27ce:	ce 01       	movw	r24, r28
    27d0:	02 96       	adiw	r24, 0x02	; 2
    27d2:	9e 01       	movw	r18, r28
    27d4:	2d 5f       	subi	r18, 0xFD	; 253
    27d6:	3f 4f       	sbci	r19, 0xFF	; 255
    27d8:	b9 01       	movw	r22, r18
    27da:	0e 94 40 0d 	call	0x1a80	; 0x1a80 <gpib_serial_poll>
    27de:	88 23       	and	r24, r24
    27e0:	69 f4       	brne	.+26     	; 0x27fc <srq_handle+0x4c>
		uart_puts_P(
    27e2:	84 e7       	ldi	r24, 0x74	; 116
    27e4:	91 e0       	ldi	r25, 0x01	; 1
    27e6:	0e 94 a5 17 	call	0x2f4a	; 0x2f4a <uart_puts_p>
				"\n\rSRQ emitter is not in list of known devices. SRQ Ignored.\n\r");
		uart_puts_P("\n\rSRQs are disabled now.\n\r");
    27ea:	89 e5       	ldi	r24, 0x59	; 89
    27ec:	91 e0       	ldi	r25, 0x01	; 1
    27ee:	0e 94 a5 17 	call	0x2f4a	; 0x2f4a <uart_puts_p>
		srq_enabled = 0;
    27f2:	10 92 52 04 	sts	0x0452, r1
		return command_ready;
    27f6:	89 81       	ldd	r24, Y+1	; 0x01
    27f8:	88 87       	std	Y+8, r24	; 0x08
    27fa:	3a c0       	rjmp	.+116    	; 0x2870 <srq_handle+0xc0>
	}

	if (gpib_get_flavour() == FLAVOUR_TEK) {
    27fc:	0e 94 68 0e 	call	0x1cd0	; 0x1cd0 <gpib_get_flavour>
    2800:	81 30       	cpi	r24, 0x01	; 1
    2802:	a1 f5       	brne	.+104    	; 0x286c <srq_handle+0xbc>
		gpib_set_partner_address(primary, secondary);
    2804:	8a 81       	ldd	r24, Y+2	; 0x02
    2806:	9b 81       	ldd	r25, Y+3	; 0x03
    2808:	69 2f       	mov	r22, r25
    280a:	0e 94 21 0e 	call	0x1c42	; 0x1c42 <gpib_set_partner_address>
		// Tek: check status for reason
		buf[0] = 'E';
    280e:	ec 81       	ldd	r30, Y+4	; 0x04
    2810:	fd 81       	ldd	r31, Y+5	; 0x05
    2812:	85 e4       	ldi	r24, 0x45	; 69
    2814:	80 83       	st	Z, r24
		buf[1] = 'V';
    2816:	8c 81       	ldd	r24, Y+4	; 0x04
    2818:	9d 81       	ldd	r25, Y+5	; 0x05
    281a:	fc 01       	movw	r30, r24
    281c:	31 96       	adiw	r30, 0x01	; 1
    281e:	86 e5       	ldi	r24, 0x56	; 86
    2820:	80 83       	st	Z, r24
		buf[2] = 'E';
    2822:	8c 81       	ldd	r24, Y+4	; 0x04
    2824:	9d 81       	ldd	r25, Y+5	; 0x05
    2826:	fc 01       	movw	r30, r24
    2828:	32 96       	adiw	r30, 0x02	; 2
    282a:	85 e4       	ldi	r24, 0x45	; 69
    282c:	80 83       	st	Z, r24
		buf[3] = 'N';
    282e:	8c 81       	ldd	r24, Y+4	; 0x04
    2830:	9d 81       	ldd	r25, Y+5	; 0x05
    2832:	fc 01       	movw	r30, r24
    2834:	33 96       	adiw	r30, 0x03	; 3
    2836:	8e e4       	ldi	r24, 0x4E	; 78
    2838:	80 83       	st	Z, r24
		buf[4] = 'T';
    283a:	8c 81       	ldd	r24, Y+4	; 0x04
    283c:	9d 81       	ldd	r25, Y+5	; 0x05
    283e:	fc 01       	movw	r30, r24
    2840:	34 96       	adiw	r30, 0x04	; 4
    2842:	84 e5       	ldi	r24, 0x54	; 84
    2844:	80 83       	st	Z, r24
		buf[5] = '?';
    2846:	8c 81       	ldd	r24, Y+4	; 0x04
    2848:	9d 81       	ldd	r25, Y+5	; 0x05
    284a:	fc 01       	movw	r30, r24
    284c:	35 96       	adiw	r30, 0x05	; 5
    284e:	8f e3       	ldi	r24, 0x3F	; 63
    2850:	80 83       	st	Z, r24
		buf[6] = '\0';
    2852:	8c 81       	ldd	r24, Y+4	; 0x04
    2854:	9d 81       	ldd	r25, Y+5	; 0x05
    2856:	fc 01       	movw	r30, r24
    2858:	36 96       	adiw	r30, 0x06	; 6
    285a:	10 82       	st	Z, r1
		*buf_ptr = 6;
    285c:	ee 81       	ldd	r30, Y+6	; 0x06
    285e:	ff 81       	ldd	r31, Y+7	; 0x07
    2860:	86 e0       	ldi	r24, 0x06	; 6
    2862:	90 e0       	ldi	r25, 0x00	; 0
    2864:	91 83       	std	Z+1, r25	; 0x01
    2866:	80 83       	st	Z, r24
		command_ready = 1;
    2868:	81 e0       	ldi	r24, 0x01	; 1
    286a:	89 83       	std	Y+1, r24	; 0x01
	}
	return command_ready;
    286c:	89 81       	ldd	r24, Y+1	; 0x01
    286e:	88 87       	std	Y+8, r24	; 0x08
    2870:	88 85       	ldd	r24, Y+8	; 0x08
}
    2872:	28 96       	adiw	r28, 0x08	; 8
    2874:	0f b6       	in	r0, 0x3f	; 63
    2876:	f8 94       	cli
    2878:	de bf       	out	0x3e, r29	; 62
    287a:	0f be       	out	0x3f, r0	; 63
    287c:	cd bf       	out	0x3d, r28	; 61
    287e:	cf 91       	pop	r28
    2880:	df 91       	pop	r29
    2882:	08 95       	ret

00002884 <printHelp>:

void printHelp() {
    2884:	df 93       	push	r29
    2886:	cf 93       	push	r28
    2888:	cd b7       	in	r28, 0x3d	; 61
    288a:	de b7       	in	r29, 0x3e	; 62
    288c:	c0 55       	subi	r28, 0x50	; 80
    288e:	d0 40       	sbci	r29, 0x00	; 0
    2890:	0f b6       	in	r0, 0x3f	; 63
    2892:	f8 94       	cli
    2894:	de bf       	out	0x3e, r29	; 62
    2896:	0f be       	out	0x3f, r0	; 63
    2898:	cd bf       	out	0x3d, r28	; 61
	char buf[COMMAND_INPUT_BUFFER_SIZE];
	sprintf(buf, "\n\rGPIB Controller (Rev.%s) (c) spurtikus.de 2008-2015\n\r",
    289a:	00 d0       	rcall	.+0      	; 0x289c <printHelp+0x18>
    289c:	00 d0       	rcall	.+0      	; 0x289e <printHelp+0x1a>
    289e:	00 d0       	rcall	.+0      	; 0x28a0 <printHelp+0x1c>
    28a0:	ed b7       	in	r30, 0x3d	; 61
    28a2:	fe b7       	in	r31, 0x3e	; 62
    28a4:	31 96       	adiw	r30, 0x01	; 1
    28a6:	ce 01       	movw	r24, r28
    28a8:	01 96       	adiw	r24, 0x01	; 1
    28aa:	91 83       	std	Z+1, r25	; 0x01
    28ac:	80 83       	st	Z, r24
    28ae:	86 ec       	ldi	r24, 0xC6	; 198
    28b0:	93 e0       	ldi	r25, 0x03	; 3
    28b2:	93 83       	std	Z+3, r25	; 0x03
    28b4:	82 83       	std	Z+2, r24	; 0x02
    28b6:	8e ef       	ldi	r24, 0xFE	; 254
    28b8:	93 e0       	ldi	r25, 0x03	; 3
    28ba:	95 83       	std	Z+5, r25	; 0x05
    28bc:	84 83       	std	Z+4, r24	; 0x04
    28be:	0e 94 6a 02 	call	0x4d4	; 0x4d4 <sprintf>
    28c2:	8d b7       	in	r24, 0x3d	; 61
    28c4:	9e b7       	in	r25, 0x3e	; 62
    28c6:	06 96       	adiw	r24, 0x06	; 6
    28c8:	0f b6       	in	r0, 0x3f	; 63
    28ca:	f8 94       	cli
    28cc:	9e bf       	out	0x3e, r25	; 62
    28ce:	0f be       	out	0x3f, r0	; 63
    28d0:	8d bf       	out	0x3d, r24	; 61
	REVISION);
	uart_puts(buf);
    28d2:	ce 01       	movw	r24, r28
    28d4:	01 96       	adiw	r24, 0x01	; 1
    28d6:	0e 94 88 17 	call	0x2f10	; 0x2f10 <uart_puts>
	uart_puts_P("Internal commands:\n\r");
    28da:	8c e2       	ldi	r24, 0x2C	; 44
    28dc:	93 e0       	ldi	r25, 0x03	; 3
    28de:	0e 94 a5 17 	call	0x2f4a	; 0x2f4a <uart_puts_p>
	uart_puts(
    28e2:	82 e0       	ldi	r24, 0x02	; 2
    28e4:	94 e0       	ldi	r25, 0x04	; 4
    28e6:	0e 94 88 17 	call	0x2f10	; 0x2f10 <uart_puts>
			".a <primary> [<secondary>] - set prim./second. address of remote device.\n\r");
	uart_puts_P(".e - dump error queue.\n\r");
    28ea:	83 e1       	ldi	r24, 0x13	; 19
    28ec:	93 e0       	ldi	r25, 0x03	; 3
    28ee:	0e 94 a5 17 	call	0x2f4a	; 0x2f4a <uart_puts_p>
	uart_puts_P(".f - find partners.\n\r");
    28f2:	8d ef       	ldi	r24, 0xFD	; 253
    28f4:	92 e0       	ldi	r25, 0x02	; 2
    28f6:	0e 94 a5 17 	call	0x2f4a	; 0x2f4a <uart_puts_p>
	uart_puts_P(".h - print help.\n\r");
    28fa:	8a ee       	ldi	r24, 0xEA	; 234
    28fc:	92 e0       	ldi	r25, 0x02	; 2
    28fe:	0e 94 a5 17 	call	0x2f4a	; 0x2f4a <uart_puts_p>
	uart_puts_P(".i - dump info about controller state.\n\r");
    2902:	81 ec       	ldi	r24, 0xC1	; 193
    2904:	92 e0       	ldi	r25, 0x02	; 2
    2906:	0e 94 a5 17 	call	0x2f4a	; 0x2f4a <uart_puts_p>
	uart_puts_P(".r - toggle SRQ enablement.\n\r");
    290a:	83 ea       	ldi	r24, 0xA3	; 163
    290c:	92 e0       	ldi	r25, 0x02	; 2
    290e:	0e 94 a5 17 	call	0x2f4a	; 0x2f4a <uart_puts_p>
	uart_puts_P(".s <secondary> - set secondary address of remote device.\n\r");
    2912:	88 e6       	ldi	r24, 0x68	; 104
    2914:	92 e0       	ldi	r25, 0x02	; 2
    2916:	0e 94 a5 17 	call	0x2f4a	; 0x2f4a <uart_puts_p>
	uart_puts_P(".x - toggle Xon/Xoff flow control.\n\r");
    291a:	83 e4       	ldi	r24, 0x43	; 67
    291c:	92 e0       	ldi	r25, 0x02	; 2
    291e:	0e 94 a5 17 	call	0x2f4a	; 0x2f4a <uart_puts_p>
	uart_puts_P(
    2922:	8d ef       	ldi	r24, 0xFD	; 253
    2924:	91 e0       	ldi	r25, 0x01	; 1
    2926:	0e 94 a5 17 	call	0x2f4a	; 0x2f4a <uart_puts_p>
			".+ <p> [<s>] - add partner device address to list of known devices.\n\r");
	uart_puts_P(
    292a:	82 eb       	ldi	r24, 0xB2	; 178
    292c:	91 e0       	ldi	r25, 0x01	; 1
    292e:	0e 94 a5 17 	call	0x2f4a	; 0x2f4a <uart_puts_p>
			".- <p> [<s>] - remove partner device address from list of known devices.\n\r");
}
    2932:	c0 5b       	subi	r28, 0xB0	; 176
    2934:	df 4f       	sbci	r29, 0xFF	; 255
    2936:	0f b6       	in	r0, 0x3f	; 63
    2938:	f8 94       	cli
    293a:	de bf       	out	0x3e, r29	; 62
    293c:	0f be       	out	0x3f, r0	; 63
    293e:	cd bf       	out	0x3d, r28	; 61
    2940:	cf 91       	pop	r28
    2942:	df 91       	pop	r29
    2944:	08 95       	ret

00002946 <state_machine>:
 * 2. send user entered command, if available, to listeners (act as talker, set devices to listeners)
 * 3. if command was a query, read the answer from device (become listener and set device to talker)
 * 4. check if SRQ occured and handle that
 *
 */
void state_machine() {
    2946:	df 93       	push	r29
    2948:	cf 93       	push	r28
    294a:	cd b7       	in	r28, 0x3d	; 61
    294c:	de b7       	in	r29, 0x3e	; 62
    294e:	c9 55       	subi	r28, 0x59	; 89
    2950:	d0 40       	sbci	r29, 0x00	; 0
    2952:	0f b6       	in	r0, 0x3f	; 63
    2954:	f8 94       	cli
    2956:	de bf       	out	0x3e, r29	; 62
    2958:	0f be       	out	0x3f, r0	; 63
    295a:	cd bf       	out	0x3d, r28	; 61
	int old_time = 0;
    295c:	1e 82       	std	Y+6, r1	; 0x06
    295e:	1d 82       	std	Y+5, r1	; 0x05
	uchar is_query = 0;
    2960:	1c 82       	std	Y+4, r1	; 0x04
	uchar do_prompt = 1;
    2962:	81 e0       	ldi	r24, 0x01	; 1
    2964:	8b 83       	std	Y+3, r24	; 0x03
	uchar ch;

	/** buffers used for commands and output strings */
	uchar buf[COMMAND_INPUT_BUFFER_SIZE];
	/** pointer in buffer */
	int buf_ptr = 0;
    2966:	fe 01       	movw	r30, r28
    2968:	e8 5a       	subi	r30, 0xA8	; 168
    296a:	ff 4f       	sbci	r31, 0xFF	; 255
    296c:	11 82       	std	Z+1, r1	; 0x01
    296e:	10 82       	st	Z, r1

	uchar state = S_INITIAL;
    2970:	81 e0       	ldi	r24, 0x01	; 1
    2972:	8a 83       	std	Y+2, r24	; 0x02
	for (;;) {
		if (state == S_INITIAL) {
    2974:	8a 81       	ldd	r24, Y+2	; 0x02
    2976:	81 30       	cpi	r24, 0x01	; 1
    2978:	69 f4       	brne	.+26     	; 0x2994 <state_machine+0x4e>
			// suppress prompt when outputting to a machine
			if (do_prompt && !machineOutput) {
    297a:	8b 81       	ldd	r24, Y+3	; 0x03
    297c:	88 23       	and	r24, r24
    297e:	51 f0       	breq	.+20     	; 0x2994 <state_machine+0x4e>
    2980:	80 91 65 04 	lds	r24, 0x0465
    2984:	88 23       	and	r24, r24
    2986:	31 f4       	brne	.+12     	; 0x2994 <state_machine+0x4e>
				uart_puts("> ");
    2988:	8d e4       	ldi	r24, 0x4D	; 77
    298a:	94 e0       	ldi	r25, 0x04	; 4
    298c:	0e 94 88 17 	call	0x2f10	; 0x2f10 <uart_puts>
				do_prompt = 0;
    2990:	1b 82       	std	Y+3, r1	; 0x03
				is_query = 0;
    2992:	1c 82       	std	Y+4, r1	; 0x04
			}
		}

		if (!input_char(&ch))
    2994:	ce 01       	movw	r24, r28
    2996:	07 96       	adiw	r24, 0x07	; 7
    2998:	0e 94 56 10 	call	0x20ac	; 0x20ac <input_char>
    299c:	88 23       	and	r24, r24
    299e:	51 f3       	breq	.-44     	; 0x2974 <state_machine+0x2e>
			continue;

		// byte received. Decide with state what to do.

		if (state == S_INITIAL) {
    29a0:	8a 81       	ldd	r24, Y+2	; 0x02
    29a2:	81 30       	cpi	r24, 0x01	; 1
    29a4:	41 f4       	brne	.+16     	; 0x29b6 <state_machine+0x70>
			// internal or external command?
			if (ch == '.') {
    29a6:	8f 81       	ldd	r24, Y+7	; 0x07
    29a8:	8e 32       	cpi	r24, 0x2E	; 46
    29aa:	19 f4       	brne	.+6      	; 0x29b2 <state_machine+0x6c>
				// internal command
				state = S_FIRST_BYTE_INT;
    29ac:	82 e0       	ldi	r24, 0x02	; 2
    29ae:	8a 83       	std	Y+2, r24	; 0x02
    29b0:	02 c0       	rjmp	.+4      	; 0x29b6 <state_machine+0x70>
			} else {
				// gpib command
				state = S_FIRST_BYTE_GPIB;
    29b2:	83 e0       	ldi	r24, 0x03	; 3
    29b4:	8a 83       	std	Y+2, r24	; 0x02

			}
		}

		if (state == S_FIRST_BYTE_INT) {
    29b6:	8a 81       	ldd	r24, Y+2	; 0x02
    29b8:	82 30       	cpi	r24, 0x02	; 2
    29ba:	59 f5       	brne	.+86     	; 0x2a12 <state_machine+0xcc>
			buf[0] = ch;
    29bc:	8f 81       	ldd	r24, Y+7	; 0x07
    29be:	88 87       	std	Y+8, r24	; 0x08
			buf_ptr = 1;
    29c0:	fe 01       	movw	r30, r28
    29c2:	e8 5a       	subi	r30, 0xA8	; 168
    29c4:	ff 4f       	sbci	r31, 0xFF	; 255
    29c6:	81 e0       	ldi	r24, 0x01	; 1
    29c8:	90 e0       	ldi	r25, 0x00	; 0
    29ca:	91 83       	std	Z+1, r25	; 0x01
    29cc:	80 83       	st	Z, r24
			// send received character back depending on global flag
			if (rs232_remote_echo) {
    29ce:	80 91 50 04 	lds	r24, 0x0450
    29d2:	88 23       	and	r24, r24
    29d4:	19 f0       	breq	.+6      	; 0x29dc <state_machine+0x96>
				uart_putc((unsigned char) ch);
    29d6:	8f 81       	ldd	r24, Y+7	; 0x07
    29d8:	0e 94 61 17 	call	0x2ec2	; 0x2ec2 <uart_putc>
			}
			// collect line until CR
			while (!input_process(buf, &buf_ptr))
    29dc:	ce 01       	movw	r24, r28
    29de:	08 96       	adiw	r24, 0x08	; 8
    29e0:	9e 01       	movw	r18, r28
    29e2:	28 5a       	subi	r18, 0xA8	; 168
    29e4:	3f 4f       	sbci	r19, 0xFF	; 255
    29e6:	b9 01       	movw	r22, r18
    29e8:	0e 94 06 11 	call	0x220c	; 0x220c <input_process>
    29ec:	88 23       	and	r24, r24
    29ee:	b1 f3       	breq	.-20     	; 0x29dc <state_machine+0x96>
				;
			uart_puts_P("\n\r");
    29f0:	80 e8       	ldi	r24, 0x80	; 128
    29f2:	93 e0       	ldi	r25, 0x03	; 3
    29f4:	0e 94 a5 17 	call	0x2f4a	; 0x2f4a <uart_puts_p>
			// execute internal command
			handle_internal_commands(buf);
    29f8:	ce 01       	movw	r24, r28
    29fa:	08 96       	adiw	r24, 0x08	; 8
    29fc:	0e 94 4e 11 	call	0x229c	; 0x229c <handle_internal_commands>
			// reset local vars
			state = S_INITIAL;
    2a00:	81 e0       	ldi	r24, 0x01	; 1
    2a02:	8a 83       	std	Y+2, r24	; 0x02
			buf_ptr = 0;
    2a04:	fe 01       	movw	r30, r28
    2a06:	e8 5a       	subi	r30, 0xA8	; 168
    2a08:	ff 4f       	sbci	r31, 0xFF	; 255
    2a0a:	11 82       	std	Z+1, r1	; 0x01
    2a0c:	10 82       	st	Z, r1
			do_prompt = 1;
    2a0e:	81 e0       	ldi	r24, 0x01	; 1
    2a10:	8b 83       	std	Y+3, r24	; 0x03
		}

		if (state == S_FIRST_BYTE_GPIB) {
    2a12:	8a 81       	ldd	r24, Y+2	; 0x02
    2a14:	83 30       	cpi	r24, 0x03	; 3
    2a16:	d1 f4       	brne	.+52     	; 0x2a4c <state_machine+0x106>
			// GPIB command. Check if a partner was defined.
			if (gpib_get_partner_pad() == ADDRESS_NOT_SET) {
    2a18:	0e 94 40 0e 	call	0x1c80	; 0x1c80 <gpib_get_partner_pad>
    2a1c:	8f 3f       	cpi	r24, 0xFF	; 255
    2a1e:	79 f4       	brne	.+30     	; 0x2a3e <state_machine+0xf8>
				uart_puts_P(
    2a20:	8d e4       	ldi	r24, 0x4D	; 77
    2a22:	93 e0       	ldi	r25, 0x03	; 3
    2a24:	0e 94 a5 17 	call	0x2f4a	; 0x2f4a <uart_puts_p>
						"Device address is not set. Can not send command.\n\r");
				// reset local vars
				state = S_INITIAL;
    2a28:	81 e0       	ldi	r24, 0x01	; 1
    2a2a:	8a 83       	std	Y+2, r24	; 0x02
				buf_ptr = 0;
    2a2c:	fe 01       	movw	r30, r28
    2a2e:	e8 5a       	subi	r30, 0xA8	; 168
    2a30:	ff 4f       	sbci	r31, 0xFF	; 255
    2a32:	11 82       	std	Z+1, r1	; 0x01
    2a34:	10 82       	st	Z, r1
				do_prompt = 1;
    2a36:	81 e0       	ldi	r24, 0x01	; 1
    2a38:	8b 83       	std	Y+3, r24	; 0x03
				is_query = 0;
    2a3a:	1c 82       	std	Y+4, r1	; 0x04
    2a3c:	07 c0       	rjmp	.+14     	; 0x2a4c <state_machine+0x106>
			} else {
				// write prologue
				state = S_SEND_BYTES;
    2a3e:	84 e0       	ldi	r24, 0x04	; 4
    2a40:	8a 83       	std	Y+2, r24	; 0x02
				gpib_prepare_write();
    2a42:	0e 94 c1 05 	call	0xb82	; 0xb82 <gpib_prepare_write>
				gpib_write_prologue(0);
    2a46:	80 e0       	ldi	r24, 0x00	; 0
    2a48:	0e 94 23 08 	call	0x1046	; 0x1046 <gpib_write_prologue>
			}
		}

		if (state == S_SEND_BYTES) {
    2a4c:	8a 81       	ldd	r24, Y+2	; 0x02
    2a4e:	84 30       	cpi	r24, 0x04	; 4
    2a50:	29 f5       	brne	.+74     	; 0x2a9c <state_machine+0x156>
			// send received character back depending on global flag
			if (rs232_remote_echo) {
    2a52:	80 91 50 04 	lds	r24, 0x0450
    2a56:	88 23       	and	r24, r24
    2a58:	19 f0       	breq	.+6      	; 0x2a60 <state_machine+0x11a>
				uart_putc((unsigned char) ch);
    2a5a:	8f 81       	ldd	r24, Y+7	; 0x07
    2a5c:	0e 94 61 17 	call	0x2ec2	; 0x2ec2 <uart_putc>
			}
			uchar isLastByte = (ch == ASCII_CODE_CR);
    2a60:	8f 81       	ldd	r24, Y+7	; 0x07
    2a62:	19 82       	std	Y+1, r1	; 0x01
    2a64:	8d 30       	cpi	r24, 0x0D	; 13
    2a66:	11 f4       	brne	.+4      	; 0x2a6c <state_machine+0x126>
    2a68:	81 e0       	ldi	r24, 0x01	; 1
    2a6a:	89 83       	std	Y+1, r24	; 0x01
			gpib_write_byte(ch, isLastByte);
    2a6c:	8f 81       	ldd	r24, Y+7	; 0x07
    2a6e:	69 81       	ldd	r22, Y+1	; 0x01
    2a70:	0e 94 dc 08 	call	0x11b8	; 0x11b8 <gpib_write_byte>

			if (ch == '?') {
    2a74:	8f 81       	ldd	r24, Y+7	; 0x07
    2a76:	8f 33       	cpi	r24, 0x3F	; 63
    2a78:	11 f4       	brne	.+4      	; 0x2a7e <state_machine+0x138>
				is_query = 1;
    2a7a:	81 e0       	ldi	r24, 0x01	; 1
    2a7c:	8c 83       	std	Y+4, r24	; 0x04
			}

			if (isLastByte) {
    2a7e:	89 81       	ldd	r24, Y+1	; 0x01
    2a80:	88 23       	and	r24, r24
    2a82:	61 f0       	breq	.+24     	; 0x2a9c <state_machine+0x156>
				uart_puts_P("\n\r");
    2a84:	8a e4       	ldi	r24, 0x4A	; 74
    2a86:	93 e0       	ldi	r25, 0x03	; 3
    2a88:	0e 94 a5 17 	call	0x2f4a	; 0x2f4a <uart_puts_p>
				if (is_query) {
    2a8c:	8c 81       	ldd	r24, Y+4	; 0x04
    2a8e:	88 23       	and	r24, r24
    2a90:	19 f0       	breq	.+6      	; 0x2a98 <state_machine+0x152>
					//uart_puts("Query. Will check for answer.\n\r");
					state = S_GPIB_ANSWER;
    2a92:	85 e0       	ldi	r24, 0x05	; 5
    2a94:	8a 83       	std	Y+2, r24	; 0x02
    2a96:	02 c0       	rjmp	.+4      	; 0x2a9c <state_machine+0x156>
				} else {
					//uart_puts("Command only.\n\r");
					state = S_GPIB_NO_ANSWER;
    2a98:	86 e0       	ldi	r24, 0x06	; 6
    2a9a:	8a 83       	std	Y+2, r24	; 0x02
				}
			}
		}

		// write epilogue
		if (state == S_GPIB_ANSWER || state == S_GPIB_NO_ANSWER) {
    2a9c:	8a 81       	ldd	r24, Y+2	; 0x02
    2a9e:	85 30       	cpi	r24, 0x05	; 5
    2aa0:	19 f0       	breq	.+6      	; 0x2aa8 <state_machine+0x162>
    2aa2:	8a 81       	ldd	r24, Y+2	; 0x02
    2aa4:	86 30       	cpi	r24, 0x06	; 6
    2aa6:	41 f4       	brne	.+16     	; 0x2ab8 <state_machine+0x172>
			gpib_write_epilogue(0);
    2aa8:	80 e0       	ldi	r24, 0x00	; 0
    2aaa:	0e 94 72 08 	call	0x10e4	; 0x10e4 <gpib_write_epilogue>
			buf_ptr = 0;
    2aae:	fe 01       	movw	r30, r28
    2ab0:	e8 5a       	subi	r30, 0xA8	; 168
    2ab2:	ff 4f       	sbci	r31, 0xFF	; 255
    2ab4:	11 82       	std	Z+1, r1	; 0x01
    2ab6:	10 82       	st	Z, r1
		}

		// if we sent a query, read the answer
		if (state == S_GPIB_ANSWER) {
    2ab8:	8a 81       	ldd	r24, Y+2	; 0x02
    2aba:	85 30       	cpi	r24, 0x05	; 5
    2abc:	21 f4       	brne	.+8      	; 0x2ac6 <state_machine+0x180>
			receiveAnswer();
    2abe:	0e 94 8b 13 	call	0x2716	; 0x2716 <receiveAnswer>
			state = S_FINAL;
    2ac2:	87 e0       	ldi	r24, 0x07	; 7
    2ac4:	8a 83       	std	Y+2, r24	; 0x02
		}

		// finalize state machine
		if (state == S_GPIB_NO_ANSWER || state == S_FINAL) {
    2ac6:	8a 81       	ldd	r24, Y+2	; 0x02
    2ac8:	86 30       	cpi	r24, 0x06	; 6
    2aca:	19 f0       	breq	.+6      	; 0x2ad2 <state_machine+0x18c>
    2acc:	8a 81       	ldd	r24, Y+2	; 0x02
    2ace:	87 30       	cpi	r24, 0x07	; 7
    2ad0:	99 f4       	brne	.+38     	; 0x2af8 <state_machine+0x1b2>
			// untalk/unlisten all partners
			gpib_untalkUnlisten();
    2ad2:	0e 94 2b 06 	call	0xc56	; 0xc56 <gpib_untalkUnlisten>
			if (machineOutput) {
    2ad6:	80 91 65 04 	lds	r24, 0x0465
    2ada:	88 23       	and	r24, r24
    2adc:	29 f0       	breq	.+10     	; 0x2ae8 <state_machine+0x1a2>
				uart_puts_P("[EOI]");
    2ade:	84 e4       	ldi	r24, 0x44	; 68
    2ae0:	93 e0       	ldi	r25, 0x03	; 3
    2ae2:	0e 94 a5 17 	call	0x2f4a	; 0x2f4a <uart_puts_p>
    2ae6:	04 c0       	rjmp	.+8      	; 0x2af0 <state_machine+0x1aa>
			} else {
				// some devices do not send cr,lf at command end, so create it always itself
				uart_puts_P("\n\r");
    2ae8:	81 e4       	ldi	r24, 0x41	; 65
    2aea:	93 e0       	ldi	r25, 0x03	; 3
    2aec:	0e 94 a5 17 	call	0x2f4a	; 0x2f4a <uart_puts_p>
			}
			do_prompt = 1;
    2af0:	81 e0       	ldi	r24, 0x01	; 1
    2af2:	8b 83       	std	Y+3, r24	; 0x03
			state = S_INITIAL;
    2af4:	81 e0       	ldi	r24, 0x01	; 1
    2af6:	8a 83       	std	Y+2, r24	; 0x02
		}

		// SRQ detection - do this every time when time value s has changed
		// s is incremented every second. So we check once a second.
		if (srq_enabled && srq_occured(&old_time)) {
    2af8:	80 91 52 04 	lds	r24, 0x0452
    2afc:	88 23       	and	r24, r24
    2afe:	09 f4       	brne	.+2      	; 0x2b02 <state_machine+0x1bc>
    2b00:	39 cf       	rjmp	.-398    	; 0x2974 <state_machine+0x2e>
    2b02:	ce 01       	movw	r24, r28
    2b04:	05 96       	adiw	r24, 0x05	; 5
    2b06:	0e 94 9b 13 	call	0x2736	; 0x2736 <srq_occured>
    2b0a:	88 23       	and	r24, r24
    2b0c:	09 f4       	brne	.+2      	; 0x2b10 <state_machine+0x1ca>
    2b0e:	32 cf       	rjmp	.-412    	; 0x2974 <state_machine+0x2e>
			// TODO: make handle srq work again
			// the returned command_ready was interpreted to read in an answer
			// but this was turned of for new input loop
			// next two lines replace that but must be tested.
			if (srq_handle(buf, &buf_ptr)) {
    2b10:	ce 01       	movw	r24, r28
    2b12:	08 96       	adiw	r24, 0x08	; 8
    2b14:	9e 01       	movw	r18, r28
    2b16:	28 5a       	subi	r18, 0xA8	; 168
    2b18:	3f 4f       	sbci	r19, 0xFF	; 255
    2b1a:	b9 01       	movw	r22, r18
    2b1c:	0e 94 d8 13 	call	0x27b0	; 0x27b0 <srq_handle>
    2b20:	88 23       	and	r24, r24
    2b22:	09 f4       	brne	.+2      	; 0x2b26 <state_machine+0x1e0>
    2b24:	27 cf       	rjmp	.-434    	; 0x2974 <state_machine+0x2e>
				state = S_GPIB_ANSWER;
    2b26:	85 e0       	ldi	r24, 0x05	; 5
    2b28:	8a 83       	std	Y+2, r24	; 0x02
    2b2a:	24 cf       	rjmp	.-440    	; 0x2974 <state_machine+0x2e>

00002b2c <main>:
 * \brief Implementation of GPIB controller. Reads a command from RS232, sends it via bus.
 * If The command contains a '?', an answer from the device is expected and read in. The
 * answer then is printed out. If an SRQ occured, a serial poll is initiated.
 * 
 */
int main(void) {
    2b2c:	df 93       	push	r29
    2b2e:	cf 93       	push	r28
    2b30:	cd b7       	in	r28, 0x3d	; 61
    2b32:	de b7       	in	r29, 0x3e	; 62
	/*
	 *  Initialize UART library, pass baudrate and avr cpu clock 
	 *  with the macro UART_BAUD_SELECT()
	 */DI();
    2b34:	89 e1       	ldi	r24, 0x19	; 25
    2b36:	90 e0       	ldi	r25, 0x00	; 0
    2b38:	0e 94 d7 16 	call	0x2dae	; 0x2dae <uart_init>

	/*
	 * now enable interrupt, since UART and TIMER library is interrupt controlled
	 */sei();
    2b3c:	78 94       	sei

	/** print some usage infos */
	printHelp();
    2b3e:	0e 94 42 14 	call	0x2884	; 0x2884 <printHelp>

	// init timer for timeout detection
	timer16_init();
    2b42:	0e 94 d8 15 	call	0x2bb0	; 0x2bb0 <timer16_init>

	// init gpib lines
	gpib_init();
    2b46:	0e 94 42 05 	call	0xa84	; 0xa84 <gpib_init>
	// init controller part - assign bus 
	gpib_controller_assign(0x00);
    2b4a:	80 e0       	ldi	r24, 0x00	; 0
    2b4c:	0e 94 2d 07 	call	0xe5a	; 0xe5a <gpib_controller_assign>

	if (xonXoffMode) {
    2b50:	80 91 51 04 	lds	r24, 0x0451
    2b54:	88 23       	and	r24, r24
    2b56:	19 f0       	breq	.+6      	; 0x2b5e <main+0x32>
		uart_set_flow_control(FLOWCONTROL_XONXOFF);
    2b58:	81 e0       	ldi	r24, 0x01	; 1
    2b5a:	0e 94 f8 15 	call	0x2bf0	; 0x2bf0 <uart_set_flow_control>
	}

	// state machine loops forever
	state_machine();
    2b5e:	0e 94 a3 14 	call	0x2946	; 0x2946 <state_machine>
    2b62:	80 e0       	ldi	r24, 0x00	; 0
    2b64:	90 e0       	ldi	r25, 0x00	; 0
}
    2b66:	cf 91       	pop	r28
    2b68:	df 91       	pop	r29
    2b6a:	08 95       	ret

00002b6c <__vector_7>:

/**
 * Interrupt Service Routine - do not call directly
 *  This routine is called when the Timer Value TCNT1 reaches the Output Compare Register Value OCR1A
 */ 
ISR(TIMER1_COMPA_vect) {
    2b6c:	1f 92       	push	r1
    2b6e:	0f 92       	push	r0
    2b70:	0f b6       	in	r0, 0x3f	; 63
    2b72:	0f 92       	push	r0
    2b74:	11 24       	eor	r1, r1
    2b76:	8f 93       	push	r24
    2b78:	df 93       	push	r29
    2b7a:	cf 93       	push	r28
    2b7c:	cd b7       	in	r28, 0x3d	; 61
    2b7e:	de b7       	in	r29, 0x3e	; 62
#if XTAL_CPU % DEBOUNCE
	OCR1A = XTAL_CPU / DEBOUNCE - 1;
#endif
	if (--timer==0) {
    2b80:	80 91 b3 05 	lds	r24, 0x05B3
    2b84:	81 50       	subi	r24, 0x01	; 1
    2b86:	80 93 b3 05 	sts	0x05B3, r24
    2b8a:	80 91 b3 05 	lds	r24, 0x05B3
    2b8e:	88 23       	and	r24, r24
    2b90:	39 f4       	brne	.+14     	; 0x2ba0 <__vector_7+0x34>
		timer=(uint8_t) DEBOUNCE;
    2b92:	10 92 b3 05 	sts	0x05B3, r1
		s++;
    2b96:	80 91 b4 05 	lds	r24, 0x05B4
    2b9a:	8f 5f       	subi	r24, 0xFF	; 255
    2b9c:	80 93 b4 05 	sts	0x05B4, r24
#if XTAL_CPU % DEBOUNCE
		OCR1A = XTAL_CPU / DEBOUNCE + XTAL_CPU % DEBOUNCE - 1;
#endif
	}
}
    2ba0:	cf 91       	pop	r28
    2ba2:	df 91       	pop	r29
    2ba4:	8f 91       	pop	r24
    2ba6:	0f 90       	pop	r0
    2ba8:	0f be       	out	0x3f, r0	; 63
    2baa:	0f 90       	pop	r0
    2bac:	1f 90       	pop	r1
    2bae:	18 95       	reti

00002bb0 <timer16_init>:
/**
 * Timer initialisation.
 *  \brief initializes all registers ands sets second value 's' to zero. Timer is immediately
 * started.
 */ 
void timer16_init( void ) {
    2bb0:	df 93       	push	r29
    2bb2:	cf 93       	push	r28
    2bb4:	cd b7       	in	r28, 0x3d	; 61
    2bb6:	de b7       	in	r29, 0x3e	; 62

	// OCR1A=XTAL/DEBOUNCE-1 -> Bei Erreichen dieses Wertes (31249) wird die ISR besucht
	// die ISR wird also alle 1/256s aufgerufen. Wenn man dort also bis 256 hochzählt, ist genau
	// 1 Sekunde um! 256 ist der Wert der Variable timer und wird über das define DEBOUNCE festgelegt

	TCCR1B = (1<<CS10) ^ (1<<WGM12);	// Prescaler of 1 | CTC mode
    2bb8:	ee e4       	ldi	r30, 0x4E	; 78
    2bba:	f0 e0       	ldi	r31, 0x00	; 0
    2bbc:	89 e0       	ldi	r24, 0x09	; 9
    2bbe:	80 83       	st	Z, r24
	OCR1A  = F_CPU/DEBOUNCE-1;		// Output compare register value 
    2bc0:	ea e4       	ldi	r30, 0x4A	; 74
    2bc2:	f0 e0       	ldi	r31, 0x00	; 0
    2bc4:	83 e2       	ldi	r24, 0x23	; 35
    2bc6:	94 ef       	ldi	r25, 0xF4	; 244
    2bc8:	91 83       	std	Z+1, r25	; 0x01
    2bca:	80 83       	st	Z, r24
	TCNT1 = 0; // Start value for timer register
    2bcc:	ec e4       	ldi	r30, 0x4C	; 76
    2bce:	f0 e0       	ldi	r31, 0x00	; 0
    2bd0:	11 82       	std	Z+1, r1	; 0x01
    2bd2:	10 82       	st	Z, r1
	s=0; // Initialize second value (s) to zero
    2bd4:	10 92 b4 05 	sts	0x05B4, r1
	timer = (uint8_t)DEBOUNCE; 
    2bd8:	10 92 b3 05 	sts	0x05B3, r1
	TIMSK |= (1<<OCIE1A);		// activate timer interrupts which starts timer run
    2bdc:	a9 e5       	ldi	r26, 0x59	; 89
    2bde:	b0 e0       	ldi	r27, 0x00	; 0
    2be0:	e9 e5       	ldi	r30, 0x59	; 89
    2be2:	f0 e0       	ldi	r31, 0x00	; 0
    2be4:	80 81       	ld	r24, Z
    2be6:	80 61       	ori	r24, 0x10	; 16
    2be8:	8c 93       	st	X, r24
}
    2bea:	cf 91       	pop	r28
    2bec:	df 91       	pop	r29
    2bee:	08 95       	ret

00002bf0 <uart_set_flow_control>:
/** number of chars in rx buffer */
static volatile unsigned char chars_in_rx_buffer = 0;

void SendOutOfBand(unsigned char c);

void uart_set_flow_control(unsigned char _flowControl) {
    2bf0:	df 93       	push	r29
    2bf2:	cf 93       	push	r28
    2bf4:	0f 92       	push	r0
    2bf6:	cd b7       	in	r28, 0x3d	; 61
    2bf8:	de b7       	in	r29, 0x3e	; 62
    2bfa:	89 83       	std	Y+1, r24	; 0x01
	flowControl = _flowControl;
    2bfc:	89 81       	ldd	r24, Y+1	; 0x01
    2bfe:	80 93 66 04 	sts	0x0466, r24
}
    2c02:	0f 90       	pop	r0
    2c04:	cf 91       	pop	r28
    2c06:	df 91       	pop	r29
    2c08:	08 95       	ret

00002c0a <uart_get_flow_control>:

unsigned char uart_get_flow_control() {
    2c0a:	df 93       	push	r29
    2c0c:	cf 93       	push	r28
    2c0e:	cd b7       	in	r28, 0x3d	; 61
    2c10:	de b7       	in	r29, 0x3e	; 62
	return flowControl;
    2c12:	80 91 66 04 	lds	r24, 0x0466
}
    2c16:	cf 91       	pop	r28
    2c18:	df 91       	pop	r29
    2c1a:	08 95       	ret

00002c1c <__vector_13>:
SIGNAL(UART0_RECEIVE_INTERRUPT)
/*************************************************************************
 Function: UART Receive Complete interrupt
 Purpose:  called when the UART has received a character
 **************************************************************************/
{
    2c1c:	1f 92       	push	r1
    2c1e:	0f 92       	push	r0
    2c20:	0f b6       	in	r0, 0x3f	; 63
    2c22:	0f 92       	push	r0
    2c24:	11 24       	eor	r1, r1
    2c26:	2f 93       	push	r18
    2c28:	3f 93       	push	r19
    2c2a:	4f 93       	push	r20
    2c2c:	5f 93       	push	r21
    2c2e:	6f 93       	push	r22
    2c30:	7f 93       	push	r23
    2c32:	8f 93       	push	r24
    2c34:	9f 93       	push	r25
    2c36:	af 93       	push	r26
    2c38:	bf 93       	push	r27
    2c3a:	ef 93       	push	r30
    2c3c:	ff 93       	push	r31
    2c3e:	df 93       	push	r29
    2c40:	cf 93       	push	r28
    2c42:	00 d0       	rcall	.+0      	; 0x2c44 <__vector_13+0x28>
    2c44:	00 d0       	rcall	.+0      	; 0x2c46 <__vector_13+0x2a>
    2c46:	cd b7       	in	r28, 0x3d	; 61
    2c48:	de b7       	in	r29, 0x3e	; 62
	unsigned char data;
	unsigned char usr;
	unsigned char lastRxError;

	/* read UART status register and UART data register */
	usr = UART0_STATUS;
    2c4a:	eb e2       	ldi	r30, 0x2B	; 43
    2c4c:	f0 e0       	ldi	r31, 0x00	; 0
    2c4e:	80 81       	ld	r24, Z
    2c50:	8a 83       	std	Y+2, r24	; 0x02
	data = UART0_DATA;
    2c52:	ec e2       	ldi	r30, 0x2C	; 44
    2c54:	f0 e0       	ldi	r31, 0x00	; 0
    2c56:	80 81       	ld	r24, Z
    2c58:	8b 83       	std	Y+3, r24	; 0x03

	/* */
#if defined( AT90_UART )
	lastRxError = (usr & (_BV(FE)|_BV(DOR)) );
#elif defined( ATMEGA_USART )
	lastRxError = (usr & (_BV(FE) | _BV(DOR)));
    2c5a:	8a 81       	ldd	r24, Y+2	; 0x02
    2c5c:	88 71       	andi	r24, 0x18	; 24
    2c5e:	89 83       	std	Y+1, r24	; 0x01
#elif defined ( ATMEGA_UART )
	lastRxError = (usr & (_BV(FE)|_BV(DOR)) );
#endif

	/* calculate buffer index */
	tmphead = (UART_RxHead + 1) & UART_RX_BUFFER_MASK;
    2c60:	80 91 fc 04 	lds	r24, 0x04FC
    2c64:	8f 5f       	subi	r24, 0xFF	; 255
    2c66:	8f 77       	andi	r24, 0x7F	; 127
    2c68:	8c 83       	std	Y+4, r24	; 0x04

	if (tmphead == UART_RxTail) {
    2c6a:	90 91 fd 04 	lds	r25, 0x04FD
    2c6e:	8c 81       	ldd	r24, Y+4	; 0x04
    2c70:	89 17       	cp	r24, r25
    2c72:	19 f4       	brne	.+6      	; 0x2c7a <__vector_13+0x5e>
		/* error: receive buffer overflow */
		lastRxError = UART_BUFFER_OVERFLOW >> 8;
    2c74:	82 e0       	ldi	r24, 0x02	; 2
    2c76:	89 83       	std	Y+1, r24	; 0x01
    2c78:	10 c0       	rjmp	.+32     	; 0x2c9a <__vector_13+0x7e>
	} else {
		/* store new index */
		UART_RxHead = tmphead;
    2c7a:	8c 81       	ldd	r24, Y+4	; 0x04
    2c7c:	80 93 fc 04 	sts	0x04FC, r24
		/* store received data in buffer */
		UART_RxBuf[tmphead] = data;
    2c80:	8c 81       	ldd	r24, Y+4	; 0x04
    2c82:	88 2f       	mov	r24, r24
    2c84:	90 e0       	ldi	r25, 0x00	; 0
    2c86:	fc 01       	movw	r30, r24
    2c88:	e6 58       	subi	r30, 0x86	; 134
    2c8a:	fb 4f       	sbci	r31, 0xFB	; 251
    2c8c:	8b 81       	ldd	r24, Y+3	; 0x03
    2c8e:	80 83       	st	Z, r24
		chars_in_rx_buffer++;
    2c90:	80 91 69 04 	lds	r24, 0x0469
    2c94:	8f 5f       	subi	r24, 0xFF	; 255
    2c96:	80 93 69 04 	sts	0x0469, r24
	}

	if (flowControl == FLOWCONTROL_XONXOFF
    2c9a:	80 91 66 04 	lds	r24, 0x0466
    2c9e:	81 30       	cpi	r24, 0x01	; 1
    2ca0:	99 f4       	brne	.+38     	; 0x2cc8 <__vector_13+0xac>
    2ca2:	80 91 69 04 	lds	r24, 0x0469
    2ca6:	81 36       	cpi	r24, 0x61	; 97
    2ca8:	78 f0       	brcs	.+30     	; 0x2cc8 <__vector_13+0xac>
			&& chars_in_rx_buffer > UART_RX_BUFFER_MAX_MARK) {
		/* immediately send XOFF */
		oob_event = 1;
    2caa:	81 e0       	ldi	r24, 0x01	; 1
    2cac:	80 93 67 04 	sts	0x0467, r24
		if (!after_xoff_sent) {
    2cb0:	80 91 68 04 	lds	r24, 0x0468
    2cb4:	88 23       	and	r24, r24
    2cb6:	31 f4       	brne	.+12     	; 0x2cc4 <__vector_13+0xa8>
			SendOutOfBand(XOFF);
    2cb8:	83 e1       	ldi	r24, 0x13	; 19
    2cba:	0e 94 7e 16 	call	0x2cfc	; 0x2cfc <SendOutOfBand>
			after_xoff_sent = 1;
    2cbe:	81 e0       	ldi	r24, 0x01	; 1
    2cc0:	80 93 68 04 	sts	0x0468, r24
		}
		oob_event = 0;
    2cc4:	10 92 67 04 	sts	0x0467, r1
	}

	UART_LastRxError = lastRxError;
    2cc8:	89 81       	ldd	r24, Y+1	; 0x01
    2cca:	80 93 fe 04 	sts	0x04FE, r24
}
    2cce:	0f 90       	pop	r0
    2cd0:	0f 90       	pop	r0
    2cd2:	0f 90       	pop	r0
    2cd4:	0f 90       	pop	r0
    2cd6:	cf 91       	pop	r28
    2cd8:	df 91       	pop	r29
    2cda:	ff 91       	pop	r31
    2cdc:	ef 91       	pop	r30
    2cde:	bf 91       	pop	r27
    2ce0:	af 91       	pop	r26
    2ce2:	9f 91       	pop	r25
    2ce4:	8f 91       	pop	r24
    2ce6:	7f 91       	pop	r23
    2ce8:	6f 91       	pop	r22
    2cea:	5f 91       	pop	r21
    2cec:	4f 91       	pop	r20
    2cee:	3f 91       	pop	r19
    2cf0:	2f 91       	pop	r18
    2cf2:	0f 90       	pop	r0
    2cf4:	0f be       	out	0x3f, r0	; 63
    2cf6:	0f 90       	pop	r0
    2cf8:	1f 90       	pop	r1
    2cfa:	18 95       	reti

00002cfc <SendOutOfBand>:

void SendOutOfBand(unsigned char c) {
    2cfc:	df 93       	push	r29
    2cfe:	cf 93       	push	r28
    2d00:	0f 92       	push	r0
    2d02:	cd b7       	in	r28, 0x3d	; 61
    2d04:	de b7       	in	r29, 0x3e	; 62
    2d06:	89 83       	std	Y+1, r24	; 0x01
	while (!(UCSRA & (1 << UDRE)))
    2d08:	eb e2       	ldi	r30, 0x2B	; 43
    2d0a:	f0 e0       	ldi	r31, 0x00	; 0
    2d0c:	80 81       	ld	r24, Z
    2d0e:	88 2f       	mov	r24, r24
    2d10:	90 e0       	ldi	r25, 0x00	; 0
    2d12:	80 72       	andi	r24, 0x20	; 32
    2d14:	90 70       	andi	r25, 0x00	; 0
    2d16:	00 97       	sbiw	r24, 0x00	; 0
    2d18:	b9 f3       	breq	.-18     	; 0x2d08 <SendOutOfBand+0xc>
		;
	UDR = c;
    2d1a:	ec e2       	ldi	r30, 0x2C	; 44
    2d1c:	f0 e0       	ldi	r31, 0x00	; 0
    2d1e:	89 81       	ldd	r24, Y+1	; 0x01
    2d20:	80 83       	st	Z, r24
}
    2d22:	0f 90       	pop	r0
    2d24:	cf 91       	pop	r28
    2d26:	df 91       	pop	r29
    2d28:	08 95       	ret

00002d2a <__vector_14>:
SIGNAL(UART0_TRANSMIT_INTERRUPT)
/*************************************************************************
 Function: UART Data Register Empty interrupt
 Purpose:  called when the UART is ready to transmit the next byte
 **************************************************************************/
{
    2d2a:	1f 92       	push	r1
    2d2c:	0f 92       	push	r0
    2d2e:	0f b6       	in	r0, 0x3f	; 63
    2d30:	0f 92       	push	r0
    2d32:	11 24       	eor	r1, r1
    2d34:	8f 93       	push	r24
    2d36:	9f 93       	push	r25
    2d38:	af 93       	push	r26
    2d3a:	bf 93       	push	r27
    2d3c:	ef 93       	push	r30
    2d3e:	ff 93       	push	r31
    2d40:	df 93       	push	r29
    2d42:	cf 93       	push	r28
    2d44:	0f 92       	push	r0
    2d46:	cd b7       	in	r28, 0x3d	; 61
    2d48:	de b7       	in	r29, 0x3e	; 62
	unsigned char tmptail;

	if (oob_event) {
    2d4a:	80 91 67 04 	lds	r24, 0x0467
    2d4e:	88 23       	and	r24, r24
    2d50:	01 f5       	brne	.+64     	; 0x2d92 <__vector_14+0x68>
		/* suppress transmitting during oob handling */
		return;
	}
	if (UART_TxHead != UART_TxTail) {
    2d52:	90 91 fa 04 	lds	r25, 0x04FA
    2d56:	80 91 fb 04 	lds	r24, 0x04FB
    2d5a:	98 17       	cp	r25, r24
    2d5c:	99 f0       	breq	.+38     	; 0x2d84 <__vector_14+0x5a>
		/* calculate and store new buffer index */
		tmptail = (UART_TxTail + 1) & UART_TX_BUFFER_MASK;
    2d5e:	80 91 fb 04 	lds	r24, 0x04FB
    2d62:	8f 5f       	subi	r24, 0xFF	; 255
    2d64:	8f 70       	andi	r24, 0x0F	; 15
    2d66:	89 83       	std	Y+1, r24	; 0x01
		UART_TxTail = tmptail;
    2d68:	89 81       	ldd	r24, Y+1	; 0x01
    2d6a:	80 93 fb 04 	sts	0x04FB, r24
		/* get one byte from buffer and write it to UART */
		UART0_DATA = UART_TxBuf[tmptail]; /* start transmission */
    2d6e:	ac e2       	ldi	r26, 0x2C	; 44
    2d70:	b0 e0       	ldi	r27, 0x00	; 0
    2d72:	89 81       	ldd	r24, Y+1	; 0x01
    2d74:	88 2f       	mov	r24, r24
    2d76:	90 e0       	ldi	r25, 0x00	; 0
    2d78:	fc 01       	movw	r30, r24
    2d7a:	e6 59       	subi	r30, 0x96	; 150
    2d7c:	fb 4f       	sbci	r31, 0xFB	; 251
    2d7e:	80 81       	ld	r24, Z
    2d80:	8c 93       	st	X, r24
    2d82:	07 c0       	rjmp	.+14     	; 0x2d92 <__vector_14+0x68>
	} else {
		/* tx buffer empty, disable UDRE interrupt */
		UART0_CONTROL &= ~_BV(UART0_UDRIE);
    2d84:	aa e2       	ldi	r26, 0x2A	; 42
    2d86:	b0 e0       	ldi	r27, 0x00	; 0
    2d88:	ea e2       	ldi	r30, 0x2A	; 42
    2d8a:	f0 e0       	ldi	r31, 0x00	; 0
    2d8c:	80 81       	ld	r24, Z
    2d8e:	8f 7d       	andi	r24, 0xDF	; 223
    2d90:	8c 93       	st	X, r24
	}
}
    2d92:	0f 90       	pop	r0
    2d94:	cf 91       	pop	r28
    2d96:	df 91       	pop	r29
    2d98:	ff 91       	pop	r31
    2d9a:	ef 91       	pop	r30
    2d9c:	bf 91       	pop	r27
    2d9e:	af 91       	pop	r26
    2da0:	9f 91       	pop	r25
    2da2:	8f 91       	pop	r24
    2da4:	0f 90       	pop	r0
    2da6:	0f be       	out	0x3f, r0	; 63
    2da8:	0f 90       	pop	r0
    2daa:	1f 90       	pop	r1
    2dac:	18 95       	reti

00002dae <uart_init>:
 Function: uart_init()
 Purpose:  initialize UART and set baudrate
 Input:    baudrate using macro UART_BAUD_SELECT()
 Returns:  none
 **************************************************************************/
void uart_init(unsigned int baudrate) {
    2dae:	df 93       	push	r29
    2db0:	cf 93       	push	r28
    2db2:	00 d0       	rcall	.+0      	; 0x2db4 <uart_init+0x6>
    2db4:	cd b7       	in	r28, 0x3d	; 61
    2db6:	de b7       	in	r29, 0x3e	; 62
    2db8:	9a 83       	std	Y+2, r25	; 0x02
    2dba:	89 83       	std	Y+1, r24	; 0x01
	UART_TxHead = 0;
    2dbc:	10 92 fa 04 	sts	0x04FA, r1
	UART_TxTail = 0;
    2dc0:	10 92 fb 04 	sts	0x04FB, r1
	UART_RxHead = 0;
    2dc4:	10 92 fc 04 	sts	0x04FC, r1
	UART_RxTail = 0;
    2dc8:	10 92 fd 04 	sts	0x04FD, r1
	/* enable UART receiver and transmmitter and receive complete interrupt */
	UART0_CONTROL = _BV(RXCIE)|_BV(RXEN)|_BV(TXEN);

#elif defined (ATMEGA_USART)
	/* Set baud rate */
	if (baudrate & 0x8000) {
    2dcc:	89 81       	ldd	r24, Y+1	; 0x01
    2dce:	9a 81       	ldd	r25, Y+2	; 0x02
    2dd0:	99 23       	and	r25, r25
    2dd2:	4c f4       	brge	.+18     	; 0x2de6 <uart_init+0x38>
		UART0_STATUS = (1 << U2X);  //Enable 2x speed
    2dd4:	eb e2       	ldi	r30, 0x2B	; 43
    2dd6:	f0 e0       	ldi	r31, 0x00	; 0
    2dd8:	82 e0       	ldi	r24, 0x02	; 2
    2dda:	80 83       	st	Z, r24
		baudrate &= ~0x8000;
    2ddc:	89 81       	ldd	r24, Y+1	; 0x01
    2dde:	9a 81       	ldd	r25, Y+2	; 0x02
    2de0:	9f 77       	andi	r25, 0x7F	; 127
    2de2:	9a 83       	std	Y+2, r25	; 0x02
    2de4:	89 83       	std	Y+1, r24	; 0x01
	}
	UBRRH = (unsigned char) (baudrate >> 8);
    2de6:	e0 e4       	ldi	r30, 0x40	; 64
    2de8:	f0 e0       	ldi	r31, 0x00	; 0
    2dea:	89 81       	ldd	r24, Y+1	; 0x01
    2dec:	9a 81       	ldd	r25, Y+2	; 0x02
    2dee:	89 2f       	mov	r24, r25
    2df0:	99 27       	eor	r25, r25
    2df2:	80 83       	st	Z, r24
	UBRRL = (unsigned char) baudrate;
    2df4:	e9 e2       	ldi	r30, 0x29	; 41
    2df6:	f0 e0       	ldi	r31, 0x00	; 0
    2df8:	89 81       	ldd	r24, Y+1	; 0x01
    2dfa:	80 83       	st	Z, r24

	/* Enable USART receiver and transmitter and receive complete interrupt */
	UART0_CONTROL = _BV(RXCIE) | (1 << RXEN) | (1 << TXEN);
    2dfc:	ea e2       	ldi	r30, 0x2A	; 42
    2dfe:	f0 e0       	ldi	r31, 0x00	; 0
    2e00:	88 e9       	ldi	r24, 0x98	; 152
    2e02:	80 83       	st	Z, r24

	/* Set frame format: asynchronous, 8data, no parity, 1stop bit */
#ifdef URSEL
	UCSRC = (1 << URSEL) | (3 << UCSZ0);
    2e04:	e0 e4       	ldi	r30, 0x40	; 64
    2e06:	f0 e0       	ldi	r31, 0x00	; 0
    2e08:	86 e8       	ldi	r24, 0x86	; 134
    2e0a:	80 83       	st	Z, r24
	/* Enable UART receiver and transmitter and receive complete interrupt */
	UART0_CONTROL = _BV(RXCIE)|(1<<RXEN)|(1<<TXEN);

#endif

}/* uart_init */
    2e0c:	0f 90       	pop	r0
    2e0e:	0f 90       	pop	r0
    2e10:	cf 91       	pop	r28
    2e12:	df 91       	pop	r29
    2e14:	08 95       	ret

00002e16 <uart_getc>:
 Function: uart_getc()
 Purpose:  return byte from ringbuffer
 Returns:  lower byte:  received byte from ringbuffer
 higher byte: last receive error
 **************************************************************************/
unsigned int uart_getc(void) {
    2e16:	df 93       	push	r29
    2e18:	cf 93       	push	r28
    2e1a:	00 d0       	rcall	.+0      	; 0x2e1c <uart_getc+0x6>
    2e1c:	00 d0       	rcall	.+0      	; 0x2e1e <uart_getc+0x8>
    2e1e:	cd b7       	in	r28, 0x3d	; 61
    2e20:	de b7       	in	r29, 0x3e	; 62
	unsigned char tmptail;
	unsigned char data;

	if (UART_RxHead == UART_RxTail) {
    2e22:	90 91 fc 04 	lds	r25, 0x04FC
    2e26:	80 91 fd 04 	lds	r24, 0x04FD
    2e2a:	98 17       	cp	r25, r24
    2e2c:	29 f4       	brne	.+10     	; 0x2e38 <uart_getc+0x22>
		return UART_NO_DATA; /* no data available */
    2e2e:	80 e0       	ldi	r24, 0x00	; 0
    2e30:	91 e0       	ldi	r25, 0x01	; 1
    2e32:	9c 83       	std	Y+4, r25	; 0x04
    2e34:	8b 83       	std	Y+3, r24	; 0x03
    2e36:	3c c0       	rjmp	.+120    	; 0x2eb0 <uart_getc+0x9a>
	}

	/* calculate /store buffer index */
	tmptail = (UART_RxTail + 1) & UART_RX_BUFFER_MASK;
    2e38:	80 91 fd 04 	lds	r24, 0x04FD
    2e3c:	8f 5f       	subi	r24, 0xFF	; 255
    2e3e:	8f 77       	andi	r24, 0x7F	; 127
    2e40:	8a 83       	std	Y+2, r24	; 0x02
	UART_RxTail = tmptail;
    2e42:	8a 81       	ldd	r24, Y+2	; 0x02
    2e44:	80 93 fd 04 	sts	0x04FD, r24

	/* get data from receive buffer */
	data = UART_RxBuf[tmptail];
    2e48:	8a 81       	ldd	r24, Y+2	; 0x02
    2e4a:	88 2f       	mov	r24, r24
    2e4c:	90 e0       	ldi	r25, 0x00	; 0
    2e4e:	fc 01       	movw	r30, r24
    2e50:	e6 58       	subi	r30, 0x86	; 134
    2e52:	fb 4f       	sbci	r31, 0xFB	; 251
    2e54:	80 81       	ld	r24, Z
    2e56:	89 83       	std	Y+1, r24	; 0x01
	if (chars_in_rx_buffer > 0) {
    2e58:	80 91 69 04 	lds	r24, 0x0469
    2e5c:	88 23       	and	r24, r24
    2e5e:	29 f0       	breq	.+10     	; 0x2e6a <uart_getc+0x54>
		chars_in_rx_buffer--;
    2e60:	80 91 69 04 	lds	r24, 0x0469
    2e64:	81 50       	subi	r24, 0x01	; 1
    2e66:	80 93 69 04 	sts	0x0469, r24
	}
	if ((flowControl == FLOWCONTROL_XONXOFF) && after_xoff_sent) {
    2e6a:	80 91 66 04 	lds	r24, 0x0466
    2e6e:	81 30       	cpi	r24, 0x01	; 1
    2e70:	91 f4       	brne	.+36     	; 0x2e96 <uart_getc+0x80>
    2e72:	80 91 68 04 	lds	r24, 0x0468
    2e76:	88 23       	and	r24, r24
    2e78:	71 f0       	breq	.+28     	; 0x2e96 <uart_getc+0x80>
		if (chars_in_rx_buffer <= UART_RX_BUFFER_MIN_MARK) {
    2e7a:	80 91 69 04 	lds	r24, 0x0469
    2e7e:	81 31       	cpi	r24, 0x11	; 17
    2e80:	50 f4       	brcc	.+20     	; 0x2e96 <uart_getc+0x80>
			/* immediately send XON */
			oob_event = 1;
    2e82:	81 e0       	ldi	r24, 0x01	; 1
    2e84:	80 93 67 04 	sts	0x0467, r24
			SendOutOfBand(XON);
    2e88:	81 e1       	ldi	r24, 0x11	; 17
    2e8a:	0e 94 7e 16 	call	0x2cfc	; 0x2cfc <SendOutOfBand>
			after_xoff_sent = 0;
    2e8e:	10 92 68 04 	sts	0x0468, r1
			oob_event = 0;
    2e92:	10 92 67 04 	sts	0x0467, r1
		}
	}

	return (UART_LastRxError << 8) + data;
    2e96:	80 91 fe 04 	lds	r24, 0x04FE
    2e9a:	88 2f       	mov	r24, r24
    2e9c:	90 e0       	ldi	r25, 0x00	; 0
    2e9e:	38 2f       	mov	r19, r24
    2ea0:	22 27       	eor	r18, r18
    2ea2:	89 81       	ldd	r24, Y+1	; 0x01
    2ea4:	88 2f       	mov	r24, r24
    2ea6:	90 e0       	ldi	r25, 0x00	; 0
    2ea8:	82 0f       	add	r24, r18
    2eaa:	93 1f       	adc	r25, r19
    2eac:	9c 83       	std	Y+4, r25	; 0x04
    2eae:	8b 83       	std	Y+3, r24	; 0x03
    2eb0:	8b 81       	ldd	r24, Y+3	; 0x03
    2eb2:	9c 81       	ldd	r25, Y+4	; 0x04

}/* uart_getc */
    2eb4:	0f 90       	pop	r0
    2eb6:	0f 90       	pop	r0
    2eb8:	0f 90       	pop	r0
    2eba:	0f 90       	pop	r0
    2ebc:	cf 91       	pop	r28
    2ebe:	df 91       	pop	r29
    2ec0:	08 95       	ret

00002ec2 <uart_putc>:
 Function: uart_putc()
 Purpose:  write byte to ringbuffer for transmitting via UART
 Input:    byte to be transmitted
 Returns:  none
 **************************************************************************/
void uart_putc(unsigned char data) {
    2ec2:	df 93       	push	r29
    2ec4:	cf 93       	push	r28
    2ec6:	00 d0       	rcall	.+0      	; 0x2ec8 <uart_putc+0x6>
    2ec8:	cd b7       	in	r28, 0x3d	; 61
    2eca:	de b7       	in	r29, 0x3e	; 62
    2ecc:	8a 83       	std	Y+2, r24	; 0x02
	unsigned char tmphead;

	tmphead = (UART_TxHead + 1) & UART_TX_BUFFER_MASK;
    2ece:	80 91 fa 04 	lds	r24, 0x04FA
    2ed2:	8f 5f       	subi	r24, 0xFF	; 255
    2ed4:	8f 70       	andi	r24, 0x0F	; 15
    2ed6:	89 83       	std	Y+1, r24	; 0x01

	while (tmphead == UART_TxTail) {
    2ed8:	90 91 fb 04 	lds	r25, 0x04FB
    2edc:	89 81       	ldd	r24, Y+1	; 0x01
    2ede:	89 17       	cp	r24, r25
    2ee0:	d9 f3       	breq	.-10     	; 0x2ed8 <uart_putc+0x16>
		;/* wait for free space in buffer */
	}

	UART_TxBuf[tmphead] = data;
    2ee2:	89 81       	ldd	r24, Y+1	; 0x01
    2ee4:	88 2f       	mov	r24, r24
    2ee6:	90 e0       	ldi	r25, 0x00	; 0
    2ee8:	fc 01       	movw	r30, r24
    2eea:	e6 59       	subi	r30, 0x96	; 150
    2eec:	fb 4f       	sbci	r31, 0xFB	; 251
    2eee:	8a 81       	ldd	r24, Y+2	; 0x02
    2ef0:	80 83       	st	Z, r24
	UART_TxHead = tmphead;
    2ef2:	89 81       	ldd	r24, Y+1	; 0x01
    2ef4:	80 93 fa 04 	sts	0x04FA, r24

	/* enable UDRE interrupt */
	UART0_CONTROL |= _BV(UART0_UDRIE);
    2ef8:	aa e2       	ldi	r26, 0x2A	; 42
    2efa:	b0 e0       	ldi	r27, 0x00	; 0
    2efc:	ea e2       	ldi	r30, 0x2A	; 42
    2efe:	f0 e0       	ldi	r31, 0x00	; 0
    2f00:	80 81       	ld	r24, Z
    2f02:	80 62       	ori	r24, 0x20	; 32
    2f04:	8c 93       	st	X, r24

}/* uart_putc */
    2f06:	0f 90       	pop	r0
    2f08:	0f 90       	pop	r0
    2f0a:	cf 91       	pop	r28
    2f0c:	df 91       	pop	r29
    2f0e:	08 95       	ret

00002f10 <uart_puts>:
 Function: uart_puts()
 Purpose:  transmit string to UART
 Input:    string to be transmitted
 Returns:  none
 **************************************************************************/
void uart_puts(const char *s) {
    2f10:	df 93       	push	r29
    2f12:	cf 93       	push	r28
    2f14:	00 d0       	rcall	.+0      	; 0x2f16 <uart_puts+0x6>
    2f16:	cd b7       	in	r28, 0x3d	; 61
    2f18:	de b7       	in	r29, 0x3e	; 62
    2f1a:	9a 83       	std	Y+2, r25	; 0x02
    2f1c:	89 83       	std	Y+1, r24	; 0x01
    2f1e:	0b c0       	rjmp	.+22     	; 0x2f36 <uart_puts+0x26>
	while (*s)
		uart_putc(*s++);
    2f20:	e9 81       	ldd	r30, Y+1	; 0x01
    2f22:	fa 81       	ldd	r31, Y+2	; 0x02
    2f24:	20 81       	ld	r18, Z
    2f26:	89 81       	ldd	r24, Y+1	; 0x01
    2f28:	9a 81       	ldd	r25, Y+2	; 0x02
    2f2a:	01 96       	adiw	r24, 0x01	; 1
    2f2c:	9a 83       	std	Y+2, r25	; 0x02
    2f2e:	89 83       	std	Y+1, r24	; 0x01
    2f30:	82 2f       	mov	r24, r18
    2f32:	0e 94 61 17 	call	0x2ec2	; 0x2ec2 <uart_putc>
 Purpose:  transmit string to UART
 Input:    string to be transmitted
 Returns:  none
 **************************************************************************/
void uart_puts(const char *s) {
	while (*s)
    2f36:	e9 81       	ldd	r30, Y+1	; 0x01
    2f38:	fa 81       	ldd	r31, Y+2	; 0x02
    2f3a:	80 81       	ld	r24, Z
    2f3c:	88 23       	and	r24, r24
    2f3e:	81 f7       	brne	.-32     	; 0x2f20 <uart_puts+0x10>
		uart_putc(*s++);

}/* uart_puts */
    2f40:	0f 90       	pop	r0
    2f42:	0f 90       	pop	r0
    2f44:	cf 91       	pop	r28
    2f46:	df 91       	pop	r29
    2f48:	08 95       	ret

00002f4a <uart_puts_p>:
 Function: uart_puts_p()
 Purpose:  transmit string from program memory to UART
 Input:    program memory string to be transmitted
 Returns:  none
 **************************************************************************/
void uart_puts_p(const char *progmem_s) {
    2f4a:	df 93       	push	r29
    2f4c:	cf 93       	push	r28
    2f4e:	00 d0       	rcall	.+0      	; 0x2f50 <uart_puts_p+0x6>
    2f50:	00 d0       	rcall	.+0      	; 0x2f52 <uart_puts_p+0x8>
    2f52:	00 d0       	rcall	.+0      	; 0x2f54 <uart_puts_p+0xa>
    2f54:	cd b7       	in	r28, 0x3d	; 61
    2f56:	de b7       	in	r29, 0x3e	; 62
    2f58:	9d 83       	std	Y+5, r25	; 0x05
    2f5a:	8c 83       	std	Y+4, r24	; 0x04
    2f5c:	03 c0       	rjmp	.+6      	; 0x2f64 <uart_puts_p+0x1a>
	register char c;

	while ((c = pgm_read_byte(progmem_s++)))
		uart_putc(c);
    2f5e:	8e 81       	ldd	r24, Y+6	; 0x06
    2f60:	0e 94 61 17 	call	0x2ec2	; 0x2ec2 <uart_putc>
 Returns:  none
 **************************************************************************/
void uart_puts_p(const char *progmem_s) {
	register char c;

	while ((c = pgm_read_byte(progmem_s++)))
    2f64:	8c 81       	ldd	r24, Y+4	; 0x04
    2f66:	9d 81       	ldd	r25, Y+5	; 0x05
    2f68:	9b 83       	std	Y+3, r25	; 0x03
    2f6a:	8a 83       	std	Y+2, r24	; 0x02
    2f6c:	8c 81       	ldd	r24, Y+4	; 0x04
    2f6e:	9d 81       	ldd	r25, Y+5	; 0x05
    2f70:	01 96       	adiw	r24, 0x01	; 1
    2f72:	9d 83       	std	Y+5, r25	; 0x05
    2f74:	8c 83       	std	Y+4, r24	; 0x04
    2f76:	ea 81       	ldd	r30, Y+2	; 0x02
    2f78:	fb 81       	ldd	r31, Y+3	; 0x03
    2f7a:	84 91       	lpm	r24, Z+
    2f7c:	89 83       	std	Y+1, r24	; 0x01
    2f7e:	89 81       	ldd	r24, Y+1	; 0x01
    2f80:	8e 83       	std	Y+6, r24	; 0x06
    2f82:	8e 81       	ldd	r24, Y+6	; 0x06
    2f84:	88 23       	and	r24, r24
    2f86:	59 f7       	brne	.-42     	; 0x2f5e <uart_puts_p+0x14>
		uart_putc(c);

}/* uart_puts_p */
    2f88:	26 96       	adiw	r28, 0x06	; 6
    2f8a:	0f b6       	in	r0, 0x3f	; 63
    2f8c:	f8 94       	cli
    2f8e:	de bf       	out	0x3e, r29	; 62
    2f90:	0f be       	out	0x3f, r0	; 63
    2f92:	cd bf       	out	0x3d, r28	; 61
    2f94:	cf 91       	pop	r28
    2f96:	df 91       	pop	r29
    2f98:	08 95       	ret

00002f9a <__prologue_saves__>:
    2f9a:	2f 92       	push	r2
    2f9c:	3f 92       	push	r3
    2f9e:	4f 92       	push	r4
    2fa0:	5f 92       	push	r5
    2fa2:	6f 92       	push	r6
    2fa4:	7f 92       	push	r7
    2fa6:	8f 92       	push	r8
    2fa8:	9f 92       	push	r9
    2faa:	af 92       	push	r10
    2fac:	bf 92       	push	r11
    2fae:	cf 92       	push	r12
    2fb0:	df 92       	push	r13
    2fb2:	ef 92       	push	r14
    2fb4:	ff 92       	push	r15
    2fb6:	0f 93       	push	r16
    2fb8:	1f 93       	push	r17
    2fba:	cf 93       	push	r28
    2fbc:	df 93       	push	r29
    2fbe:	cd b7       	in	r28, 0x3d	; 61
    2fc0:	de b7       	in	r29, 0x3e	; 62
    2fc2:	ca 1b       	sub	r28, r26
    2fc4:	db 0b       	sbc	r29, r27
    2fc6:	0f b6       	in	r0, 0x3f	; 63
    2fc8:	f8 94       	cli
    2fca:	de bf       	out	0x3e, r29	; 62
    2fcc:	0f be       	out	0x3f, r0	; 63
    2fce:	cd bf       	out	0x3d, r28	; 61
    2fd0:	09 94       	ijmp

00002fd2 <__epilogue_restores__>:
    2fd2:	2a 88       	ldd	r2, Y+18	; 0x12
    2fd4:	39 88       	ldd	r3, Y+17	; 0x11
    2fd6:	48 88       	ldd	r4, Y+16	; 0x10
    2fd8:	5f 84       	ldd	r5, Y+15	; 0x0f
    2fda:	6e 84       	ldd	r6, Y+14	; 0x0e
    2fdc:	7d 84       	ldd	r7, Y+13	; 0x0d
    2fde:	8c 84       	ldd	r8, Y+12	; 0x0c
    2fe0:	9b 84       	ldd	r9, Y+11	; 0x0b
    2fe2:	aa 84       	ldd	r10, Y+10	; 0x0a
    2fe4:	b9 84       	ldd	r11, Y+9	; 0x09
    2fe6:	c8 84       	ldd	r12, Y+8	; 0x08
    2fe8:	df 80       	ldd	r13, Y+7	; 0x07
    2fea:	ee 80       	ldd	r14, Y+6	; 0x06
    2fec:	fd 80       	ldd	r15, Y+5	; 0x05
    2fee:	0c 81       	ldd	r16, Y+4	; 0x04
    2ff0:	1b 81       	ldd	r17, Y+3	; 0x03
    2ff2:	aa 81       	ldd	r26, Y+2	; 0x02
    2ff4:	b9 81       	ldd	r27, Y+1	; 0x01
    2ff6:	ce 0f       	add	r28, r30
    2ff8:	d1 1d       	adc	r29, r1
    2ffa:	0f b6       	in	r0, 0x3f	; 63
    2ffc:	f8 94       	cli
    2ffe:	de bf       	out	0x3e, r29	; 62
    3000:	0f be       	out	0x3f, r0	; 63
    3002:	cd bf       	out	0x3d, r28	; 61
    3004:	ed 01       	movw	r28, r26
    3006:	08 95       	ret

00003008 <_exit>:
    3008:	f8 94       	cli

0000300a <__stop_program>:
    300a:	ff cf       	rjmp	.-2      	; 0x300a <__stop_program>
