-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
-- Date        : Sat Nov  2 11:25:08 2024
-- Host        : ASUS_Zenbook_WG running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               C:/Users/stamp/Documents/NUS/Y2S1/EE2026/Project/MODS/MODS.srcs/sources_1/ip/battleground_background/battleground_background_sim_netlist.vhdl
-- Design      : battleground_background
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35tcpg236-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity battleground_background_bindec is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of battleground_background_bindec : entity is "bindec";
end battleground_background_bindec;

architecture STRUCTURE of battleground_background_bindec is
begin
\/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => addra(0),
      I1 => ena,
      I2 => addra(1),
      O => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity battleground_background_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_douta : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of battleground_background_blk_mem_gen_mux : entity is "blk_mem_gen_mux";
end battleground_background_blk_mem_gen_mux;

architecture STRUCTURE of battleground_background_blk_mem_gen_mux is
  signal sel_pipe : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\douta[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(0),
      I1 => ram_douta(0),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(0)
    );
\douta[10]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(10),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(10)
    );
\douta[11]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(11),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(11)
    );
\douta[12]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(12),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(12)
    );
\douta[13]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(13),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(13)
    );
\douta[14]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(14),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(14)
    );
\douta[15]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(15),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(15)
    );
\douta[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(1),
      I1 => ram_douta(1),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(1)
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(2),
      I1 => ram_douta(2),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(2)
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(3),
      I1 => ram_douta(3),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(3)
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(4),
      I1 => ram_douta(4),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(4)
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(5),
      I1 => ram_douta(5),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(5)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(6),
      I1 => ram_douta(6),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(6)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(7),
      I1 => ram_douta(7),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(7)
    );
\douta[8]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(8),
      I1 => ram_douta(8),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(8)
    );
\douta[9]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(9),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(9)
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity battleground_background_blk_mem_gen_prim_wrapper_init is
  port (
    ram_douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of battleground_background_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end battleground_background_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of battleground_background_blk_mem_gen_prim_wrapper_init is
  signal \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ <= \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\;
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"00001C0000100000000003000000040000100000000002000000040000200000",
      INITP_01 => X"0023C01F0000058000007800002F00000000058000003800001C000000000100",
      INITP_02 => X"0000723C79FE7F60005F1FE600007DFC1FCF9EC0002CE0F8000005F00003E580",
      INITP_03 => X"3E7FFFFBFF7FFEF50007EFFB8E07FFC607BFFEE60001EFC7F279FFBC00BFE016",
      INITP_04 => X"E7FFFEFBFFE3FF006F7FFFFD07FFFEFC0FFCFFC0DF7FFFFCF0FFFEFB003F1FFC",
      INITP_05 => X"7F7F00000F7C001EF7FFFEF7037F80000F7F003DF7FFFEFBF81FF0002F7FF0FD",
      INITP_06 => X"0F300002F70FF0D0FE1C00000F700002F7FFFCD0FE7E00000F780006F7FFFED0",
      INITP_07 => X"F00000F0E00000000B000000700380F0E00000000F0000007407C0F0F0000000",
      INITP_08 => X"D00000000F000000F00000B0D00000000B000000F00000B0E00000000B000000",
      INITP_09 => X"0F000006D40000B0D00000000F000000D00000B0D00000000F000000D00000B0",
      INITP_0A => X"001FF0B0E00000000F7FFF18500000B0F00000000F00000CD00000B0F0000000",
      INITP_0B => X"A0007F0000003C000001FEB0C007FFC008007E000007FEB0C000003FEE01FF10",
      INITP_0C => X"00003E1B0731F0801FC0FF0000003C000211F880B0107F0000003C000001FEE0",
      INITP_0D => X"000FC0EF000FFFCD83987FC00007C0DB0003FF8001083F0FFFE3E0C00001FF80",
      INITP_0E => X"FFFFFFF80007FFFE007FE000FFFFFFF00003FFF8003FE000007FFFC7FFF1FFE0",
      INITP_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFF007FFFFFFFFFF001",
      INIT_00 => X"959595959595959595A8ABAFAF95959595959595959595959595959595959595",
      INIT_01 => X"959595959595959595959595959595959595AFAFAFABA8959595959595959595",
      INIT_02 => X"959595959595959595959595959595959595959595A8ABAFAF95959595959595",
      INIT_03 => X"959595959595959595A8A8ABAFAFAF9595959595959595959595959595959595",
      INIT_04 => X"9595959595959595959595959595959595AFAFAFAFABA8959595959595959595",
      INIT_05 => X"959595959595959595959595959595959595959595A8ABABAFAF959595959595",
      INIT_06 => X"95959595959595959595A8ABAFAFAFAFAF95959595959595959595AFAFAFAFAF",
      INIT_07 => X"959595959595959595959595959595AFAFAFAFABABABA8AF9595959595959595",
      INIT_08 => X"959595959595959595959595959595959595959595AFA8ABAFAFAF9595959595",
      INIT_09 => X"959595959595959595AFA8ABABABAFAFAFAFAFAFAF959595AFAFAFAFAFAFAFAF",
      INIT_0A => X"959595959595959595959595AFAFAFAFAFAFABABABA8A8AF9595959595959595",
      INIT_0B => X"959595959595959595959595959595959595959595ABA8ABABAFAFAF95959595",
      INIT_0C => X"9595959595959595AFAFABA8ABABABABAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_0D => X"9595959595959595AFAFAFAFAFAFAFAFAFABABABABA8A8AFAFAF959595959595",
      INIT_0E => X"9595959595959595959595959595959595AFAFAFAFABA8ABABAFAFAFAFAFAF95",
      INIT_0F => X"9595959595959595AFAFABA8A8A8ABABABABAFAFAFAFAFAFAFAFAFABABABABAB",
      INIT_10 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFABABABABABA8A87FA8ABABAFAF9595959595",
      INIT_11 => X"9595959595959595959595959595AFAFAFAFAFAFAFABA8ABABABABABAFAFAFAF",
      INIT_12 => X"959595959595AFAFAFAFABA87F7FA8A8ABABABAFAFAFAFAFABABABABABA8A8A8",
      INIT_13 => X"AFAFAFABABABABABABABAFAFABABABABABA8A87F7F7F7FA8ABABAFAFAFAFAFAF",
      INIT_14 => X"9595959595959595AFAFAFAFAFAFAFAFAFABABABABABA8ABABABABABABABAFAF",
      INIT_15 => X"AF95959595AFAFAFAFABA87F7F7F7F7FA8A8A8ABABABABABABABABA8A87F7FE1",
      INIT_16 => X"AFABABABABA8A8ABABABABABABABABA8A87F7F7F7F7F7F7FA8ABABAFAFAFAFAF",
      INIT_17 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFABABABA8A87FA8A8A8ABABABABAFAF",
      INIT_18 => X"AFAFAFAFAFAFAFAFABA87F7F7F7F7F7F7F7F7FA8A8A8A8A8A8A8A882E17F7FE1",
      INIT_19 => X"ABABABABA8E182A8A8ABABABABA8A87F7F7F7F7F7F7F7F7F7FA8ABABABABAFAF",
      INIT_1A => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFABABABABA87F7F7F7F7F7FA8A8A8ABABAB",
      INIT_1B => X"AFAFAFAFAFABABABABA87F7F7F7F7F7F7F7F7F7F7F7F7FE1828282E1E17F7FE1",
      INIT_1C => X"ABA8A8A8828282E1E1A8A8A8A87F7F7F7F7F7F7F7F7F7F7F7F7FA8A8A8ABABAF",
      INIT_1D => X"AFAFAFAFAFAFAFAFAFAFAFAFAFABABABABABABA87F7F7F7F7F7F7F7F7FA8ABAB",
      INIT_1E => X"ABABABABABABABABA87F7F7F7F7F7F7F7F7F7F7F7F7F7FE182828282E17FE182",
      INIT_1F => X"A8E18282828282E1E17F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7FA8ABAB",
      INIT_20 => X"AFAFAFAFAFAFAFAFAFAFABABABABABABA8A8A87F7F7F7F7F7F7F7F7F7F7FA8A8",
      INIT_21 => X"ABABABABA8A8A8A87F7F7F7F7F7F7F7F7F7F7F7F7F7F7FE18282828282E18282",
      INIT_22 => X"7F7FE18282828282E17F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7FA8A8",
      INIT_23 => X"AFAFAFAFABABABABABABABABABABA8A87F7F7F7F7F7F7F7F7F7FFEFEFEFEFEFE",
      INIT_24 => X"A8A8A8A8E17F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7FE1828282828282E1E1",
      INIT_25 => X"FE7F7FE182828282E17F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7FE182",
      INIT_26 => X"ABABABABABABABABABABABA8A8A87F7F7F7F7F7F7F7F7F7FFEFEFEFEFEFEFEFE",
      INIT_27 => X"828282E1E17F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7FE18282828282E17F7F",
      INIT_28 => X"FEFE7FE182828282E17F7F7F7F7F7F7F7F7F7F7FFEFEFEFE7F7F7F7F7F7FE182",
      INIT_29 => X"ABABABABABA8A8A8A8A8A87F7F7F7F7F7F7F7F7FFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_2A => X"82828282E17F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7FE18282828282E17F7F",
      INIT_2B => X"FEFEFEE182828282E17F7F7F7F7F7F7FFEFEFEFEFEFEFEFEFEFE7F7F7F7FE182",
      INIT_2C => X"A8A8A8A8A8E18282E17F7F7F7F7F7F7F7FFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_2D => X"82828282E17F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7FE182828282E17F7F7F",
      INIT_2E => X"FEFEFEE182828282E17F7F7F7F7FFEFEFEFEFEFEFEFEFEFEFEFEFE7F7F7F7FE1",
      INIT_2F => X"E182828282828282E17F7F7F7F7F7F7FFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_30 => X"82828282E17F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7FE18282E182E1FEFEFE",
      INIT_31 => X"FEFEFEE182828282E17F7F7F7FFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE7F7FE1",
      INIT_32 => X"82828282828282E1FE7F7F7F7F7F7FFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_33 => X"82828282E17F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7FFEE18282E182E1FEFEFE",
      INIT_34 => X"FEFEFEE182828282E17F7F7FFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE7FE1",
      INIT_35 => X"82828282828282E1FEFEFE7F7F7FFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_36 => X"82828282E17F7F7FFEFEFEFE7F7F7F7F7F7F7F7FFEFEFEE18282E182E1FEFEFE",
      INIT_37 => X"FEFEFEE182828282E1FE7F7FFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE7FE1",
      INIT_38 => X"82828282E1E1E1FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_39 => X"E1828282E17FFEFEFEFEFEFEFE7F7F7F7F7FFEFEFEFEFEE182828282E1FEFEFE",
      INIT_3A => X"FEFEFEE182828282E1FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEE1",
      INIT_3B => X"828282E1E1FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_3C => X"E1828282E1FEFEFEFEFEFEFEFEFE7F7F7FFEFEFEFEFEFEE182828282E1FEFEFE",
      INIT_3D => X"FEFEFEE182E18282E1FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEE1",
      INIT_3E => X"828282E1E1FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_3F => X"82828282E1FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEE182828282E1FEFEFE",
      INIT_40 => X"FEFEFEE182E18282E1FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEE1",
      INIT_41 => X"828282E1E1FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_42 => X"82828282E1FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEE182E18282E1FEFEFE",
      INIT_43 => X"FEFEFEE182E18282E1FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEA8A8E1",
      INIT_44 => X"8282E182E1FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_45 => X"82828282E1FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEE182E18282E1FEFEFE",
      INIT_46 => X"FEFEFEE182828282E1FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEA8A8AFAFE1",
      INIT_47 => X"8282E182E1FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_48 => X"8282E182E1A8FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEE182E18282E1FEFEFE",
      INIT_49 => X"FEFEFEE182828282E1FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEA8AFAFAFAFE1",
      INIT_4A => X"8282E182E1FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_4B => X"8282E182E1AFA8FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEE182E18282E1FEFEFE",
      INIT_4C => X"FEFEFEE182828282E1FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEA8AFAFAFAFAFE1",
      INIT_4D => X"8282E182E1FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_4E => X"8282E182E1ABA8FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEE182E18282E1FEFEFE",
      INIT_4F => X"FEFEFEE182828282E1FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEA8AFAFAFABABE1",
      INIT_50 => X"82828282E1FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_51 => X"8282E182E147A8A8FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEE182E18282E1FEFEFE",
      INIT_52 => X"FEFEFEE182828282E1FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEA847AFAFABABA8A8",
      INIT_53 => X"82828282A8FEFEA8A8FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_54 => X"A882E182A8A89595A8FEFEFEFEFEFEFEFEFEFEFEFEFEFEE182E18282E1FEFEFE",
      INIT_55 => X"FEFEFEE182828282E1616161616161616161616161616161A847AFABABA89595",
      INIT_56 => X"828282A895A8A89595A8A8FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_57 => X"95A8A8A89595959595A8A8616161616161616161FEFEFEE182E18282E1FEA8A8",
      INIT_58 => X"616161E1828282A8A86B6B6B6B6B6BAFAFAFAFAFAFAFAFAFA84747ABA8959595",
      INIT_59 => X"8282A89595959595959595A8FEFEFEFEFEFEFEFEFEFEFEFEFEFE616161616161",
      INIT_5A => X"9595959595959595959595A86BAFAFAFAFAFAFAF616161E182E18282E1A89595",
      INIT_5B => X"A8A86BE182A8A89595A86B6B6B6B6B6B6BAFAFAFAFAFAF6BA84747A895959595",
      INIT_5C => X"8282A895AF959595AF9595AFA8616161616161616161616161616B6B6B6BA8A8",
      INIT_5D => X"959595959595AFAF959595A86B6B6BAFAFAFAFAFAFAFAFE182E18282A8959595",
      INIT_5E => X"9595A8A8A89595959595A8A86B6B6B6B6B6BAFAFAFAF6B6BA847A8959595AF95",
      INIT_5F => X"82A8ABAFAF9595AFAFAF95AFA86B6B6B6BAFAFAFAFAFAFAF6B6B6B6B6BA89595",
      INIT_60 => X"AF959595AFAFAFAFAF9595AFA86B6BAFAFAFAFAFAFAFAFE1828282A895959595",
      INIT_61 => X"959595959595959595959595A86B6B6B6B6BAFAFAFAF6B6B6BA8A8AF95AFAFAF",
      INIT_62 => X"82A8ABABAFAFAFAFAFAFAFABA86B6B6B6BAFAFAFAFAFAFAF6B6B6B6BA8959595",
      INIT_63 => X"AFAFAFAFAFAFABAFAFAFAFABA86B6BAFAFAFAFAFAF6B6BE182E1A8959595AF95",
      INIT_64 => X"95959595959595AFAF959595A86B6B6B6B6BAFAFAFAF6B6B6B6BA8AFAFAFAFAF",
      INIT_65 => X"E1E1A8ABABABABABABABA8A86B6B6B6BAFAFAFAFAFAFAFAF6B6B6BA8959595AF",
      INIT_66 => X"AFAFAFAFAFABABABAFAFABABA86B6BAFAFAFAFAF6B6B6BE182E1A8AF95AFAFAF",
      INIT_67 => X"AFAF959595AFAFAFAFAF9595AFA86B6B6B6BAFAFAFAFAF6B6B6BA8ABABAFABAB",
      INIT_68 => X"6B6B6BA8A8A8A8A8A8A86B6B6B6B6BAFAFAFAFAFAFAFAFAFAF6B6BA8AF95AFAF",
      INIT_69 => X"ABABABABABABABABABABABA86B6BAFAFAFAFAF6B6B6B6BE18282A8AFAFAFAFAF",
      INIT_6A => X"AFAFAFAFAFAFAFABAFAFAFAFABA86B6B6B6BAFAFAFAFAFAF6B6B6BA8ABABABAB",
      INIT_6B => X"6B6B6B6B6B6B6B6B6B6B6B6B6B6BAFAFAFAFAFAFAFAFAFAFAF6B6BA8AFAFAFAF",
      INIT_6C => X"A8A8A8A8A8A8A8A8A8A8A86B6BAFAFAFAFAF6B6B6B6B6BE18282A8ABABAFABAB",
      INIT_6D => X"ABAFAFAFAFAFABABABAFAFABABA86B6B6BAFAFAFAFAFAFAFAFAF6B6BA8A8A8A8",
      INIT_6E => X"6B6B6B6B6B6B6B6B6B6B6B6BAFAFAFAFAFAFAFAFAFAFAFAFAFAF6BA8ABABAFAB",
      INIT_6F => X"6B6B6B6B6B6B6B6B6B6B6B6BAFAFAFAFAFAF6B6B6B6B6BE1828282A8ABABABAB",
      INIT_70 => X"ABABABABABABABABABABABABA86B6BAFAFAFAFAFAFAFAFAFAFAFAF6B6B6B6B6B",
      INIT_71 => X"6B6B6B6B6B6B6B6B6BAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6B6BA8ABABAB",
      INIT_72 => X"6B6B6B6B6B6B6B6B6B6BAFAFAFAFAFAFAFAFAF6B6B6B6B6BE1E1E1E1A8A8A8A8",
      INIT_73 => X"A8A8A8A8A8A8A8A8A8A8A8A86B6BAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6B6B6B",
      INIT_74 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6BA8A8A8",
      INIT_75 => X"6B6B6B6B6B6B6B6B6BAFAFAFAFAFAFAFAFAFAF6B6B6B6B6B6B6B6B6B6B6B6B6B",
      INIT_76 => X"6B6B6B6B6B6B6B6B6B6B6B6B6BAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6B",
      INIT_77 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6B6B6B",
      INIT_78 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6B6B6B6B6B6B6B6B6B6B6BAF",
      INIT_79 => X"6B6B6B6B6B6B6B6B6BAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_7A => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_7B => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6B6B6B6B6B6B6BAFAFAF",
      INIT_7C => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_7D => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_7E => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_7F => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => ram_douta(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => ram_douta(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ena,
      I1 => addra(12),
      O => \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \battleground_background_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \battleground_background_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \battleground_background_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \battleground_background_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_70\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"85AF85AF85AF85AF85AF85AF85AF85AF85AF85AF85AF85AF85AF85AF85AF85AF",
      INIT_01 => X"85AF85AF85AF85AF85AF85AF85AF85AF85AF85AF85AF85AF85AF85AF85AF85AF",
      INIT_02 => X"1161116111611161116111611161116111611161116111611161116111611161",
      INIT_03 => X"1161116111611161116111611161116111611161116111611161116111611161",
      INIT_04 => X"1161116111611161116111611161116111611161116111611161116111611161",
      INIT_05 => X"1161116111611161116111611161116111611161116111611161116111611161",
      INIT_06 => X"1161116111611161116111611161116111611161116111611161116111611161",
      INIT_07 => X"1161116111611161116111611161116111611161116111611161116111611161",
      INIT_08 => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_09 => X"D6B4D6B4C5F2C5F2C5F2D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_0A => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_0B => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_0C => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_0D => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_0E => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_0F => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_10 => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_11 => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_12 => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_13 => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_14 => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_15 => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4C5F2C5F2C5F2D6B4D6B4D6B4D6B4D6B4",
      INIT_16 => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_17 => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_18 => X"C5F2C5F2C5F2D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_19 => X"D6B4D6B4D6B4D6B4D6B4C5F2C5F2C5F2C5F2C5F2C5F2C5F2C5F2C5F2C5F2C5F2",
      INIT_1A => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_1B => X"D6B4D6B4D6B4D6B4D6B4D6B4C5F2C5F2C5F2C5F2D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_1C => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_1D => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4C5F2C5F2C5F2C5F2D6B4D6B4D6B4D6B4",
      INIT_1E => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_1F => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_20 => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4C5F2C5F2C5F2D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_21 => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_22 => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_23 => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4C5F2C5F2C5F2C5F2D6B4D6B4",
      INIT_24 => X"C5F2C5F2C5F2C5F2C5F2D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_25 => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4C5F2C5F2C5F2",
      INIT_26 => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_27 => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_28 => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_29 => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_2A => X"D6B4D6B4C5F2C5F2C5F2C5F2D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_2B => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_2C => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_2D => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_2E => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_2F => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_30 => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_31 => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_32 => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_33 => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_34 => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4C5F2C5F2C5F2C5F2C5F2",
      INIT_35 => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_36 => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_37 => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_38 => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4C5F2C5F2C5F2D6B4D6B4D6B4D6B4",
      INIT_39 => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_3A => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4C5F2C5F2C5F2C5F2D6B4D6B4",
      INIT_3B => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_3C => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_3D => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_3E => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_3F => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_40 => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_41 => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_42 => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_43 => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_44 => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_45 => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_46 => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_47 => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_48 => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_49 => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_4A => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_4B => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_4C => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_4D => X"C5F2C5F2C5F2C5F2C5F2C5F2C5F2C5F2D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_4E => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4C5F2C5F2C5F2C5F2",
      INIT_4F => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_50 => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_51 => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_52 => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_53 => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_54 => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_55 => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_56 => X"D6B4D6B4D6B4D6B4C5F2C5F2D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_57 => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4C5F2C5F2C5F2C5F2C5F2C5F2D6B4D6B4D6B4",
      INIT_58 => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_59 => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_5A => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4C5F2C5F2C5F2C5F2C5F2D6B4",
      INIT_5B => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_5C => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_5D => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_5E => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_5F => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_60 => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_61 => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_62 => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_63 => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4C5F2C5F2C5F2D6B4D6B4D6B4D6B4",
      INIT_64 => X"D6B4D6B4D6B4D6B4D6B4D6B4C5F2D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_65 => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_66 => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_67 => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_68 => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_69 => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_6A => X"D6B4D6B4D6B4D6B4D6B4D6B4C5F2C5F2D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_6B => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_6C => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_6D => X"D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4D6B4",
      INIT_6E => X"40E140E140E140E140E140E140E140E140E140E140E140E140E140E140E140E1",
      INIT_6F => X"40E140E140E140E140E140E140E140E140E140E140E140E140E140E140E140E1",
      INIT_70 => X"40E140E140E140E140E140E140E140E140E140E140E140E140E140E140E140E1",
      INIT_71 => X"40E140E140E140E140E140E140E140E140E140E140E140E140E140E140E140E1",
      INIT_72 => X"40E140E140E140E140E140E140E140E140E140E140E140E140E140E140E140E1",
      INIT_73 => X"40E140E140E140E140E140E140E140E140E140E140E140E140E140E140E140E1",
      INIT_74 => X"82E982E982E982E982E982E982E982E982E982E982E982E982E982E982E982E9",
      INIT_75 => X"82E982E982E982E982E982E982E982E982E982E982E982E982E982E982E982E9",
      INIT_76 => X"82E982E982E982E982E982E982E982E982E982E982E982E982E982E982E982E9",
      INIT_77 => X"82E982E982E982E982E982E982E982E982E982E982E982E982E982E982E982E9",
      INIT_78 => X"82E982E982E982E982E982E982E982E982E982E982E982E982E982E982E982E9",
      INIT_79 => X"82E982E982E982E982E982E982E982E982E982E982E982E982E982E982E982E9",
      INIT_7A => X"82E982E982E982E982E982E982E982E982E982E982E982E982E982E982E982E9",
      INIT_7B => X"82E982E982E982E982E982E982E982E982E982E982E982E982E982E982E982E9",
      INIT_7C => X"82E982E982E982E982E982E982E982E982E982E982E982E982E982E982E982E9",
      INIT_7D => X"82E982E982E982E982E982E982E982E982E982E982E982E982E982E982E982E9",
      INIT_7E => X"82E982E982E982E982E982E982E982E982E982E982E982E982E982E982E982E9",
      INIT_7F => X"82E982E982E982E982E982E982E982E982E982E982E982E982E982E982E982E9",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => addra(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 16) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 16),
      DOADO(15 downto 0) => DOADO(15 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 2),
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_70\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \battleground_background_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    \douta[15]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clka : in STD_LOGIC;
    \addra[12]\ : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \battleground_background_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \battleground_background_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \battleground_background_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"232323232323232323090D121223232323232323232323232323232323232323",
      INIT_01 => X"2323232323232323232323232323232323231212120D09232323232323232323",
      INIT_02 => X"232323232323232323232323232323232323232323090D121223232323232323",
      INIT_03 => X"23232323232323232309090D1212122323232323232323232323232323232323",
      INIT_04 => X"2323232323232323232323232323232323121212120D09232323232323232323",
      INIT_05 => X"232323232323232323232323232323232323232323090D0D1212232323232323",
      INIT_06 => X"23232323232323232323090D1212121212232323232323232323231212121212",
      INIT_07 => X"232323232323232323232323232323121212120D0D0D09122323232323232323",
      INIT_08 => X"23232323232323232323232323232323232323232312090D1212122323232323",
      INIT_09 => X"23232323232323232312090D0D0D121212121212122323231212121212121212",
      INIT_0A => X"2323232323232323232323231212121212120D0D0D0909122323232323232323",
      INIT_0B => X"2323232323232323232323232323232323232323230D090D0D12121223232323",
      INIT_0C => X"232323232323232312120D090D0D0D0D12121212121212121212121212121212",
      INIT_0D => X"23232323232323231212121212121212120D0D0D0D0909121212232323232323",
      INIT_0E => X"2323232323232323232323232323232323121212120D090D0D12121212121223",
      INIT_0F => X"232323232323232312120D0909090D0D0D0D1212121212121212120D0D0D0D0D",
      INIT_10 => X"12121212121212121212121212120D0D0D0D0D09096B090D0D12122323232323",
      INIT_11 => X"2323232323232323232323232323121212121212120D090D0D0D0D0D12121212",
      INIT_12 => X"232323232323121212120D096B6B09090D0D0D12121212120D0D0D0D0D090909",
      INIT_13 => X"1212120D0D0D0D0D0D0D12120D0D0D0D0D09096B6B6B6B090D0D121212121212",
      INIT_14 => X"23232323232323231212121212121212120D0D0D0D0D090D0D0D0D0D0D0D1212",
      INIT_15 => X"1223232323121212120D096B6B6B6B6B0909090D0D0D0D0D0D0D0D09096B6B20",
      INIT_16 => X"120D0D0D0D09090D0D0D0D0D0D0D0D09096B6B6B6B6B6B6B090D0D1212121212",
      INIT_17 => X"12121212121212121212121212121212120D0D0D09096B0909090D0D0D0D1212",
      INIT_18 => X"12121212121212120D096B6B6B6B6B6B6B6B6B090909090909090938206B6B20",
      INIT_19 => X"0D0D0D0D09203809090D0D0D0D09096B6B6B6B6B6B6B6B6B6B090D0D0D0D1212",
      INIT_1A => X"1212121212121212121212121212120D0D0D0D096B6B6B6B6B6B0909090D0D0D",
      INIT_1B => X"12121212120D0D0D0D096B6B6B6B6B6B6B6B6B6B6B6B6B2038383820206B6B20",
      INIT_1C => X"0D0909093838382020090909096B6B6B6B6B6B6B6B6B6B6B6B6B0909090D0D12",
      INIT_1D => X"121212121212121212121212120D0D0D0D0D0D096B6B6B6B6B6B6B6B6B090D0D",
      INIT_1E => X"0D0D0D0D0D0D0D0D096B6B6B6B6B6B6B6B6B6B6B6B6B6B2038383838206B2038",
      INIT_1F => X"0920383838383820206B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B090D0D",
      INIT_20 => X"121212121212121212120D0D0D0D0D0D0909096B6B6B6B6B6B6B6B6B6B6B0909",
      INIT_21 => X"0D0D0D0D090909096B6B6B6B6B6B6B6B6B6B6B6B6B6B6B203838383838203838",
      INIT_22 => X"6B6B203838383838206B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B0909",
      INIT_23 => X"121212120D0D0D0D0D0D0D0D0D0D09096B6B6B6B6B6B6B6B6B6B5B5B5B5B5B5B",
      INIT_24 => X"09090909206B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B203838383838382020",
      INIT_25 => X"5B6B6B2038383838206B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2038",
      INIT_26 => X"0D0D0D0D0D0D0D0D0D0D0D0909096B6B6B6B6B6B6B6B6B6B5B5B5B5B5B5B5B5B",
      INIT_27 => X"38383820206B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B203838383838206B6B",
      INIT_28 => X"5B5B6B2038383838206B6B6B6B6B6B6B6B6B6B6B5B5B5B5B6B6B6B6B6B6B2038",
      INIT_29 => X"0D0D0D0D0D0909090909096B6B6B6B6B6B6B6B6B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_2A => X"38383838206B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B203838383838206B6B",
      INIT_2B => X"5B5B5B2038383838206B6B6B6B6B6B6B5B5B5B5B5B5B5B5B5B5B6B6B6B6B2038",
      INIT_2C => X"0909090909203838206B6B6B6B6B6B6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_2D => X"38383838206B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2038383838206B6B6B",
      INIT_2E => X"5B5B5B2038383838206B6B6B6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B6B6B6B6B20",
      INIT_2F => X"2038383838383838206B6B6B6B6B6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_30 => X"38383838206B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2038382038205B5B5B",
      INIT_31 => X"5B5B5B2038383838206B6B6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B6B6B20",
      INIT_32 => X"38383838383838205B6B6B6B6B6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_33 => X"38383838206B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B5B2038382038205B5B5B",
      INIT_34 => X"5B5B5B2038383838206B6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B6B20",
      INIT_35 => X"38383838383838205B5B5B6B6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_36 => X"38383838206B6B6B5B5B5B5B6B6B6B6B6B6B6B6B5B5B5B2038382038205B5B5B",
      INIT_37 => X"5B5B5B2038383838205B6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B6B20",
      INIT_38 => X"383838382020205B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_39 => X"20383838206B5B5B5B5B5B5B5B6B6B6B6B6B5B5B5B5B5B2038383838205B5B5B",
      INIT_3A => X"5B5B5B2038383838205B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B20",
      INIT_3B => X"38383820205B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_3C => X"20383838205B5B5B5B5B5B5B5B5B6B6B6B5B5B5B5B5B5B2038383838205B5B5B",
      INIT_3D => X"5B5B5B2038203838205B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B20",
      INIT_3E => X"38383820205B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_3F => X"38383838205B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B2038383838205B5B5B",
      INIT_40 => X"5B5B5B2038203838205B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B20",
      INIT_41 => X"38383820205B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_42 => X"38383838205B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B2038203838205B5B5B",
      INIT_43 => X"5B5B5B2038203838205B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B090920",
      INIT_44 => X"38382038205B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_45 => X"38383838205B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B2038203838205B5B5B",
      INIT_46 => X"5B5B5B2038383838205B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B0909121220",
      INIT_47 => X"38382038205B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_48 => X"3838203820095B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B2038203838205B5B5B",
      INIT_49 => X"5B5B5B2038383838205B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B091212121220",
      INIT_4A => X"38382038205B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_4B => X"383820382012095B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B2038203838205B5B5B",
      INIT_4C => X"5B5B5B2038383838205B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B09121212121220",
      INIT_4D => X"38382038205B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_4E => X"38382038200D095B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B2038203838205B5B5B",
      INIT_4F => X"5B5B5B2038383838205B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B091212120D0D20",
      INIT_50 => X"38383838205B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_51 => X"38382038200909095B5B5B5B5B5B5B5B5B5B5B5B5B5B5B2038203838205B5B5B",
      INIT_52 => X"5B5B5B2038383838205B5B5B5B5B5B5B5B5B5B5B5B5B5B5B090912120D0D0909",
      INIT_53 => X"38383838095B5B09095B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_54 => X"0938203809092323095B5B5B5B5B5B5B5B5B5B5B5B5B5B2038203838205B5B5B",
      INIT_55 => X"5B5B5B2038383838200808080808080808080808080808080909120D0D092323",
      INIT_56 => X"38383809230909232309095B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_57 => X"23090909232323232309090808080808080808085B5B5B2038203838205B0909",
      INIT_58 => X"0808082038383809093232323232324242424242424242420909090D09232323",
      INIT_59 => X"3838092323232323232323095B5B5B5B5B5B5B5B5B5B5B5B5B5B080808080808",
      INIT_5A => X"2323232323232323232323093242424242424242080808203820383820092323",
      INIT_5B => X"0909322038090923230932323232323232424242424242320909090923232323",
      INIT_5C => X"3838092312232323122323120908080808080808080808080808323232320909",
      INIT_5D => X"2323232323231212232323093232324242424242424242203820383809232323",
      INIT_5E => X"2323090909232323232309093232323232324242424232320909092323231223",
      INIT_5F => X"38090D1212232312121223120932323232424242424242423232323232092323",
      INIT_60 => X"1223232312121212122323120932324242424242424242203838380923232323",
      INIT_61 => X"2323232323232323232323230932323232324242424232323209091223121212",
      INIT_62 => X"38090D0D121212121212120D0932323232424242424242423232323209232323",
      INIT_63 => X"1212121212120D121212120D0932324242424242423232203820092323231223",
      INIT_64 => X"2323232323232312122323230932323232324242424232323232091212121212",
      INIT_65 => X"2020090D0D0D0D0D0D0D09093232323242424242424242423232320923232312",
      INIT_66 => X"12121212120D0D0D12120D0D0932324242424242323232203820091223121212",
      INIT_67 => X"1212232323121212121223231209323232324242424242323232090D0D120D0D",
      INIT_68 => X"3232320909090909090932323232324242424242424242424232320912231212",
      INIT_69 => X"0D0D0D0D0D0D0D0D0D0D0D093232424242424232323232203838091212121212",
      INIT_6A => X"121212121212120D121212120D0932323232424242424242323232090D0D0D0D",
      INIT_6B => X"3232323232323232323232323232424242424242424242424232320912121212",
      INIT_6C => X"0909090909090909090909323242424242423232323232203838090D0D120D0D",
      INIT_6D => X"0D12121212120D0D0D12120D0D09323232424242424242424242323209090909",
      INIT_6E => X"323232323232323232323232424242424242424242424242424232090D0D120D",
      INIT_6F => X"323232323232323232323232424242424242323232323220383838090D0D0D0D",
      INIT_70 => X"0D0D0D0D0D0D0D0D0D0D0D0D0932324242424242424242424242423232323232",
      INIT_71 => X"32323232323232323242424242424242424242424242424242423232090D0D0D",
      INIT_72 => X"3232323232323232323242424242424242424232323232322020202009090909",
      INIT_73 => X"0909090909090909090909093232424242424242424242424242424242323232",
      INIT_74 => X"4242424242424242424242424242424242424242424242424242424232090909",
      INIT_75 => X"3232323232323232324242424242424242424232323232323232323232323232",
      INIT_76 => X"3232323232323232323232323242424242424242424242424242424242424232",
      INIT_77 => X"4242424242424242424242424242424242424242424242424242424242323232",
      INIT_78 => X"4242424242424242424242424242424242424242323232323232323232323242",
      INIT_79 => X"3232323232323232324242424242424242424242424242424242424242424242",
      INIT_7A => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_7B => X"4242424242424242424242424242424242424242424232323232323232424242",
      INIT_7C => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_7D => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_7E => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_7F => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\,
      DOADO(6 downto 0) => \douta[15]\(6 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addra[12]\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity battleground_background_blk_mem_gen_prim_width is
  port (
    ram_douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of battleground_background_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end battleground_background_blk_mem_gen_prim_width;

architecture STRUCTURE of battleground_background_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.battleground_background_blk_mem_gen_prim_wrapper_init
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\,
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      ena => ena,
      ram_douta(8 downto 0) => ram_douta(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \battleground_background_blk_mem_gen_prim_width__parameterized0\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \battleground_background_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \battleground_background_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \battleground_background_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\battleground_background_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      DOADO(15 downto 0) => DOADO(15 downto 0),
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      ena => ena,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \battleground_background_blk_mem_gen_prim_width__parameterized1\ is
  port (
    \douta[15]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clka : in STD_LOGIC;
    \addra[12]\ : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \battleground_background_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \battleground_background_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \battleground_background_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\battleground_background_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      \addra[12]\ => \addra[12]\,
      clka => clka,
      \douta[15]\(6 downto 0) => \douta[15]\(6 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity battleground_background_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of battleground_background_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end battleground_background_blk_mem_gen_generic_cstr;

architecture STRUCTURE of battleground_background_blk_mem_gen_generic_cstr is
  signal ena_array : STD_LOGIC_VECTOR ( 2 to 2 );
  signal ram_douta : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \ramloop[0].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_6\ : STD_LOGIC;
begin
\bindec_a.bindec_inst_a\: entity work.battleground_background_bindec
     port map (
      addra(1 downto 0) => addra(12 downto 11),
      ena => ena,
      ena_array(0) => ena_array(2)
    );
\has_mux_a.A\: entity work.battleground_background_blk_mem_gen_mux
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[2].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[2].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[2].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[2].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[2].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[2].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[2].ram.r_n_6\,
      DOADO(15) => \ramloop[1].ram.r_n_0\,
      DOADO(14) => \ramloop[1].ram.r_n_1\,
      DOADO(13) => \ramloop[1].ram.r_n_2\,
      DOADO(12) => \ramloop[1].ram.r_n_3\,
      DOADO(11) => \ramloop[1].ram.r_n_4\,
      DOADO(10) => \ramloop[1].ram.r_n_5\,
      DOADO(9) => \ramloop[1].ram.r_n_6\,
      DOADO(8) => \ramloop[1].ram.r_n_7\,
      DOADO(7) => \ramloop[1].ram.r_n_8\,
      DOADO(6) => \ramloop[1].ram.r_n_9\,
      DOADO(5) => \ramloop[1].ram.r_n_10\,
      DOADO(4) => \ramloop[1].ram.r_n_11\,
      DOADO(3) => \ramloop[1].ram.r_n_12\,
      DOADO(2) => \ramloop[1].ram.r_n_13\,
      DOADO(1) => \ramloop[1].ram.r_n_14\,
      DOADO(0) => \ramloop[1].ram.r_n_15\,
      addra(1 downto 0) => addra(12 downto 11),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0),
      ena => ena,
      ram_douta(8 downto 0) => ram_douta(8 downto 0)
    );
\ramloop[0].ram.r\: entity work.battleground_background_blk_mem_gen_prim_width
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ => \ramloop[0].ram.r_n_9\,
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      ena => ena,
      ram_douta(8 downto 0) => ram_douta(8 downto 0)
    );
\ramloop[1].ram.r\: entity work.\battleground_background_blk_mem_gen_prim_width__parameterized0\
     port map (
      DOADO(15) => \ramloop[1].ram.r_n_0\,
      DOADO(14) => \ramloop[1].ram.r_n_1\,
      DOADO(13) => \ramloop[1].ram.r_n_2\,
      DOADO(12) => \ramloop[1].ram.r_n_3\,
      DOADO(11) => \ramloop[1].ram.r_n_4\,
      DOADO(10) => \ramloop[1].ram.r_n_5\,
      DOADO(9) => \ramloop[1].ram.r_n_6\,
      DOADO(8) => \ramloop[1].ram.r_n_7\,
      DOADO(7) => \ramloop[1].ram.r_n_8\,
      DOADO(6) => \ramloop[1].ram.r_n_9\,
      DOADO(5) => \ramloop[1].ram.r_n_10\,
      DOADO(4) => \ramloop[1].ram.r_n_11\,
      DOADO(3) => \ramloop[1].ram.r_n_12\,
      DOADO(2) => \ramloop[1].ram.r_n_13\,
      DOADO(1) => \ramloop[1].ram.r_n_14\,
      DOADO(0) => \ramloop[1].ram.r_n_15\,
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      ena => ena,
      ena_array(0) => ena_array(2)
    );
\ramloop[2].ram.r\: entity work.\battleground_background_blk_mem_gen_prim_width__parameterized1\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      \addra[12]\ => \ramloop[0].ram.r_n_9\,
      clka => clka,
      \douta[15]\(6) => \ramloop[2].ram.r_n_0\,
      \douta[15]\(5) => \ramloop[2].ram.r_n_1\,
      \douta[15]\(4) => \ramloop[2].ram.r_n_2\,
      \douta[15]\(3) => \ramloop[2].ram.r_n_3\,
      \douta[15]\(2) => \ramloop[2].ram.r_n_4\,
      \douta[15]\(1) => \ramloop[2].ram.r_n_5\,
      \douta[15]\(0) => \ramloop[2].ram.r_n_6\,
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity battleground_background_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of battleground_background_blk_mem_gen_top : entity is "blk_mem_gen_top";
end battleground_background_blk_mem_gen_top;

architecture STRUCTURE of battleground_background_blk_mem_gen_top is
begin
\valid.cstr\: entity work.battleground_background_blk_mem_gen_generic_cstr
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity battleground_background_blk_mem_gen_v8_4_1_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of battleground_background_blk_mem_gen_v8_4_1_synth : entity is "blk_mem_gen_v8_4_1_synth";
end battleground_background_blk_mem_gen_v8_4_1_synth;

architecture STRUCTURE of battleground_background_blk_mem_gen_v8_4_1_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.battleground_background_blk_mem_gen_top
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity battleground_background_blk_mem_gen_v8_4_1 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of battleground_background_blk_mem_gen_v8_4_1 : entity is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of battleground_background_blk_mem_gen_v8_4_1 : entity is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of battleground_background_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of battleground_background_blk_mem_gen_v8_4_1 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of battleground_background_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of battleground_background_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of battleground_background_blk_mem_gen_v8_4_1 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of battleground_background_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of battleground_background_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of battleground_background_blk_mem_gen_v8_4_1 : entity is "3";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of battleground_background_blk_mem_gen_v8_4_1 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of battleground_background_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of battleground_background_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of battleground_background_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of battleground_background_blk_mem_gen_v8_4_1 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of battleground_background_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of battleground_background_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of battleground_background_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of battleground_background_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of battleground_background_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of battleground_background_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of battleground_background_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of battleground_background_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of battleground_background_blk_mem_gen_v8_4_1 : entity is "Estimated Power for IP     :     3.913716 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of battleground_background_blk_mem_gen_v8_4_1 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of battleground_background_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of battleground_background_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of battleground_background_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of battleground_background_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of battleground_background_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of battleground_background_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of battleground_background_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of battleground_background_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of battleground_background_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of battleground_background_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of battleground_background_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of battleground_background_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of battleground_background_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of battleground_background_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of battleground_background_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of battleground_background_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of battleground_background_blk_mem_gen_v8_4_1 : entity is "battleground_background.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of battleground_background_blk_mem_gen_v8_4_1 : entity is "battleground_background.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of battleground_background_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of battleground_background_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of battleground_background_blk_mem_gen_v8_4_1 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of battleground_background_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of battleground_background_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of battleground_background_blk_mem_gen_v8_4_1 : entity is 6144;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of battleground_background_blk_mem_gen_v8_4_1 : entity is 6144;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of battleground_background_blk_mem_gen_v8_4_1 : entity is 16;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of battleground_background_blk_mem_gen_v8_4_1 : entity is 16;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of battleground_background_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of battleground_background_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of battleground_background_blk_mem_gen_v8_4_1 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of battleground_background_blk_mem_gen_v8_4_1 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of battleground_background_blk_mem_gen_v8_4_1 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of battleground_background_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of battleground_background_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of battleground_background_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of battleground_background_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of battleground_background_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of battleground_background_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of battleground_background_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of battleground_background_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of battleground_background_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of battleground_background_blk_mem_gen_v8_4_1 : entity is 6144;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of battleground_background_blk_mem_gen_v8_4_1 : entity is 6144;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of battleground_background_blk_mem_gen_v8_4_1 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of battleground_background_blk_mem_gen_v8_4_1 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of battleground_background_blk_mem_gen_v8_4_1 : entity is 16;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of battleground_background_blk_mem_gen_v8_4_1 : entity is 16;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of battleground_background_blk_mem_gen_v8_4_1 : entity is "artix7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of battleground_background_blk_mem_gen_v8_4_1 : entity is "blk_mem_gen_v8_4_1";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of battleground_background_blk_mem_gen_v8_4_1 : entity is "yes";
end battleground_background_blk_mem_gen_v8_4_1;

architecture STRUCTURE of battleground_background_blk_mem_gen_v8_4_1 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.battleground_background_blk_mem_gen_v8_4_1_synth
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity battleground_background is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of battleground_background : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of battleground_background : entity is "battleground_background,blk_mem_gen_v8_4_1,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of battleground_background : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of battleground_background : entity is "blk_mem_gen_v8_4_1,Vivado 2018.2";
end battleground_background;

architecture STRUCTURE of battleground_background is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "3";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     3.913716 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "battleground_background.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "battleground_background.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 6144;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 6144;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 16;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 16;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 6144;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 6144;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 16;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 16;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER";
  attribute x_interface_info of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.battleground_background_blk_mem_gen_v8_4_1
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      addrb(12 downto 0) => B"0000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(15 downto 0) => B"0000000000000000",
      dinb(15 downto 0) => B"0000000000000000",
      douta(15 downto 0) => douta(15 downto 0),
      doutb(15 downto 0) => NLW_U0_doutb_UNCONNECTED(15 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(12 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(12 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(12 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(12 downto 0),
      s_axi_rdata(15 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(15 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(15 downto 0) => B"0000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
