INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tobias/Desktop/epiano7/epiano7.srcs/sources_1/imports/epiano7/timer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'timer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tobias/Desktop/epiano7/epiano7.srcs/sources_1/imports/epiano7/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_level'
