// Seed: 428953846
module module_0 ();
  initial @(posedge 1 == id_1 or posedge id_1);
  assign id_1 = 1;
  module_2(
      id_1, id_1, id_1
  ); id_2(
      id_1, id_1 - id_1, 1'h0, (1 ^ 1), 1, 1'b0
  );
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1,
    output tri0 id_2,
    input supply0 id_3,
    input wor id_4
);
  wire id_6;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
