\doxysection{SPI\+\_\+\+Type\+Def Struct Reference}
\label{struct_s_p_i___type_def}\index{SPI\_TypeDef@{SPI\_TypeDef}}


Serial Peripheral Interface.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t \textbf{ CR1}
\item 
uint16\+\_\+t \textbf{ RESERVED0}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t \textbf{ CR2}
\item 
uint16\+\_\+t \textbf{ RESERVED1}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t \textbf{ SR}
\item 
uint16\+\_\+t \textbf{ RESERVED2}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t \textbf{ DR}
\item 
uint16\+\_\+t \textbf{ RESERVED3}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t \textbf{ CRCPR}
\item 
uint16\+\_\+t \textbf{ RESERVED4}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t \textbf{ RXCRCR}
\item 
uint16\+\_\+t \textbf{ RESERVED5}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t \textbf{ TXCRCR}
\item 
uint16\+\_\+t \textbf{ RESERVED6}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t \textbf{ I2\+SCFGR}
\item 
uint16\+\_\+t \textbf{ RESERVED7}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t \textbf{ I2\+SPR}
\item 
uint16\+\_\+t \textbf{ RESERVED8}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Serial Peripheral Interface. 

\doxysubsection{Field Documentation}
\label{struct_s_p_i___type_def_a61400ce239355b62aa25c95fcc18a5e1} 
\index{SPI\_TypeDef@{SPI\_TypeDef}!CR1@{CR1}}
\index{CR1@{CR1}!SPI\_TypeDef@{SPI\_TypeDef}}
\doxysubsubsection{CR1}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t CR1}

SPI control register 1 (not used in I2S mode), Address offset\+: 0x00 \label{struct_s_p_i___type_def_a2a3e81bd118d1bc52d24a0b0772e6a0c} 
\index{SPI\_TypeDef@{SPI\_TypeDef}!CR2@{CR2}}
\index{CR2@{CR2}!SPI\_TypeDef@{SPI\_TypeDef}}
\doxysubsubsection{CR2}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t CR2}

SPI control register 2, Address offset\+: 0x04 \label{struct_s_p_i___type_def_a942ae09a7662bad70ef336f2bed43a19} 
\index{SPI\_TypeDef@{SPI\_TypeDef}!CRCPR@{CRCPR}}
\index{CRCPR@{CRCPR}!SPI\_TypeDef@{SPI\_TypeDef}}
\doxysubsubsection{CRCPR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t CRCPR}

SPI CRC polynomial register (not used in I2S mode), Address offset\+: 0x10 \label{struct_s_p_i___type_def_a0a1acc0425516ff7969709d118b96a3b} 
\index{SPI\_TypeDef@{SPI\_TypeDef}!DR@{DR}}
\index{DR@{DR}!SPI\_TypeDef@{SPI\_TypeDef}}
\doxysubsubsection{DR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t DR}

SPI data register, Address offset\+: 0x0C \label{struct_s_p_i___type_def_acb40abca5ca4cd2b2855adf2186effe8} 
\index{SPI\_TypeDef@{SPI\_TypeDef}!I2SCFGR@{I2SCFGR}}
\index{I2SCFGR@{I2SCFGR}!SPI\_TypeDef@{SPI\_TypeDef}}
\doxysubsubsection{I2SCFGR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t I2\+SCFGR}

SPI\+\_\+\+I2S configuration register, Address offset\+: 0x1C \label{struct_s_p_i___type_def_a02ce1ece243cc4ce1d66ebeca247fee1} 
\index{SPI\_TypeDef@{SPI\_TypeDef}!I2SPR@{I2SPR}}
\index{I2SPR@{I2SPR}!SPI\_TypeDef@{SPI\_TypeDef}}
\doxysubsubsection{I2SPR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t I2\+SPR}

SPI\+\_\+\+I2S prescaler register, Address offset\+: 0x20 \label{struct_s_p_i___type_def_a149feba01f9c4a49570c6d88619f504f} 
\index{SPI\_TypeDef@{SPI\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!SPI\_TypeDef@{SPI\_TypeDef}}
\doxysubsubsection{RESERVED0}
{\footnotesize\ttfamily uint16\+\_\+t RESERVED0}

Reserved, 0x02 ~\newline
 \label{struct_s_p_i___type_def_a8249a3955aace28d92109b391311eb30} 
\index{SPI\_TypeDef@{SPI\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!SPI\_TypeDef@{SPI\_TypeDef}}
\doxysubsubsection{RESERVED1}
{\footnotesize\ttfamily uint16\+\_\+t RESERVED1}

Reserved, 0x06 ~\newline
 \label{struct_s_p_i___type_def_a5573848497a716a9947fd87487709feb} 
\index{SPI\_TypeDef@{SPI\_TypeDef}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!SPI\_TypeDef@{SPI\_TypeDef}}
\doxysubsubsection{RESERVED2}
{\footnotesize\ttfamily uint16\+\_\+t RESERVED2}

Reserved, 0x0A ~\newline
 \label{struct_s_p_i___type_def_a6c3b31022e6f59b800e9f5cc2a89d54c} 
\index{SPI\_TypeDef@{SPI\_TypeDef}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!SPI\_TypeDef@{SPI\_TypeDef}}
\doxysubsubsection{RESERVED3}
{\footnotesize\ttfamily uint16\+\_\+t RESERVED3}

Reserved, 0x0E ~\newline
 \label{struct_s_p_i___type_def_aa0223808025f5bf9c056185038c9d545} 
\index{SPI\_TypeDef@{SPI\_TypeDef}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!SPI\_TypeDef@{SPI\_TypeDef}}
\doxysubsubsection{RESERVED4}
{\footnotesize\ttfamily uint16\+\_\+t RESERVED4}

Reserved, 0x12 ~\newline
 \label{struct_s_p_i___type_def_abd36010ac282682d1f3c641b183b1b6f} 
\index{SPI\_TypeDef@{SPI\_TypeDef}!RESERVED5@{RESERVED5}}
\index{RESERVED5@{RESERVED5}!SPI\_TypeDef@{SPI\_TypeDef}}
\doxysubsubsection{RESERVED5}
{\footnotesize\ttfamily uint16\+\_\+t RESERVED5}

Reserved, 0x16 ~\newline
 \label{struct_s_p_i___type_def_aab502dde158ab7da8e7823d1f8a06edb} 
\index{SPI\_TypeDef@{SPI\_TypeDef}!RESERVED6@{RESERVED6}}
\index{RESERVED6@{RESERVED6}!SPI\_TypeDef@{SPI\_TypeDef}}
\doxysubsubsection{RESERVED6}
{\footnotesize\ttfamily uint16\+\_\+t RESERVED6}

Reserved, 0x1A ~\newline
 \label{struct_s_p_i___type_def_ab1820c97e368d349f5f4121f015d9fab} 
\index{SPI\_TypeDef@{SPI\_TypeDef}!RESERVED7@{RESERVED7}}
\index{RESERVED7@{RESERVED7}!SPI\_TypeDef@{SPI\_TypeDef}}
\doxysubsubsection{RESERVED7}
{\footnotesize\ttfamily uint16\+\_\+t RESERVED7}

Reserved, 0x1E ~\newline
 \label{struct_s_p_i___type_def_afc22764fbf9ee7ce28174d65d0260f18} 
\index{SPI\_TypeDef@{SPI\_TypeDef}!RESERVED8@{RESERVED8}}
\index{RESERVED8@{RESERVED8}!SPI\_TypeDef@{SPI\_TypeDef}}
\doxysubsubsection{RESERVED8}
{\footnotesize\ttfamily uint16\+\_\+t RESERVED8}

Reserved, 0x22 ~\newline
 \label{struct_s_p_i___type_def_a7ad53aa3735ccdd785e3eec02faf5eb9} 
\index{SPI\_TypeDef@{SPI\_TypeDef}!RXCRCR@{RXCRCR}}
\index{RXCRCR@{RXCRCR}!SPI\_TypeDef@{SPI\_TypeDef}}
\doxysubsubsection{RXCRCR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t RXCRCR}

SPI RX CRC register (not used in I2S mode), Address offset\+: 0x14 \label{struct_s_p_i___type_def_a44962ea5442d203bf4954035d1bfeb9d} 
\index{SPI\_TypeDef@{SPI\_TypeDef}!SR@{SR}}
\index{SR@{SR}!SPI\_TypeDef@{SPI\_TypeDef}}
\doxysubsubsection{SR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t SR}

SPI status register, Address offset\+: 0x08 \label{struct_s_p_i___type_def_a0238d40f977d03709c97033b8379f98f} 
\index{SPI\_TypeDef@{SPI\_TypeDef}!TXCRCR@{TXCRCR}}
\index{TXCRCR@{TXCRCR}!SPI\_TypeDef@{SPI\_TypeDef}}
\doxysubsubsection{TXCRCR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t TXCRCR}

SPI TX CRC register (not used in I2S mode), Address offset\+: 0x18 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Inc/\textbf{ stm32f4xx.\+h}\end{DoxyCompactItemize}
