// Seed: 3108942880
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_11;
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd17,
    parameter id_2 = 32'd46
) (
    input  wire _id_0
    , id_4,
    input  tri  id_1
    , id_5,
    output tri0 _id_2
);
  logic [-1  ==  id_0 : id_2] id_6;
  ;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5,
      id_6,
      id_5,
      id_4,
      id_5,
      id_5
  );
endmodule
