



#ifndef ASIC_REG_DCORE0_TPC0_QM_CGM_REGS_H_
#define ASIC_REG_DCORE0_TPC0_QM_CGM_REGS_H_



#define mmDCORE0_TPC0_QM_CGM_CFG 0x400AD80

#define mmDCORE0_TPC0_QM_CGM_STS 0x400AD84

#define mmDCORE0_TPC0_QM_CGM_CFG1 0x400AD88

#endif 
