$date
	Sun Sep 12 22:23:00 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb $end
$var wire 1 ! outY $end
$var reg 1 " inA $end
$var reg 1 # inB $end
$scope module DUT $end
$var wire 1 " in_a $end
$var wire 1 # in_b $end
$var wire 1 ! out_y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
x!
$end
#2
1#
#4
0#
1"
#6
1#
#7
1!
#18
