Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Nov  7 15:09:59 2024
| Host         : ES2172 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_design_wrapper_timing_summary_routed.rpt -pb system_design_wrapper_timing_summary_routed.pb -rpx system_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_design_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -18.119    -4379.945                    256                 3030        0.077        0.000                      0                 3030        9.020        0.000                       0                  1236  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -18.119    -4379.945                    256                 2892        0.077        0.000                      0                 2892        9.020        0.000                       0                  1236  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              15.176        0.000                      0                  138        0.299        0.000                      0                  138  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          256  Failing Endpoints,  Worst Slack      -18.119ns,  Total Violation    -4379.945ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -18.119ns  (required time - arrival time)
  Source:                 system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg4_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[52]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        37.816ns  (logic 8.173ns (21.612%)  route 29.643ns (78.388%))
  Logic Levels:           45  (LUT2=4 LUT3=6 LUT4=1 LUT5=2 LUT6=25 MUXF7=6 MUXF8=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 22.718 - 20.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        1.670     2.978    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y95         FDRE                                         r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg4_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y95         FDRE (Prop_fdre_C_Q)         0.518     3.496 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg4_reg[5]/Q
                         net (fo=36, routed)          1.665     5.161    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/key[5]
    SLICE_X8Y96          LUT6 (Prop_lut6_I5_O)        0.124     5.285 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g2_b2__16/O
                         net (fo=2, routed)           0.000     5.285    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/g0_b0_i_9__0_1
    SLICE_X8Y96          MUXF7 (Prop_muxf7_I0_O)      0.209     5.494 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/sbox_table[0]_inferred__0/g0_b0_i_18/O
                         net (fo=3, routed)           0.000     5.494    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/slv_reg4_reg[6]_4
    SLICE_X8Y96          MUXF8 (Prop_muxf8_I1_O)      0.088     5.582 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/sbox_table[0]_inferred__0/g0_b0_i_9/O
                         net (fo=6, routed)           0.784     6.366    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/generate_round_keys[1].key_exp_i/p_0_in[10]
    SLICE_X6Y95          LUT5 (Prop_lut5_I2_O)        0.319     6.685 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3__0/O
                         net (fo=34, routed)          1.482     8.167    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[138]
    SLICE_X2Y97          LUT6 (Prop_lut6_I2_O)        0.124     8.291 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b3__21/O
                         net (fo=1, routed)           0.000     8.291    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[2].key_exp_i/g0_b0_i_16__1_2
    SLICE_X2Y97          MUXF7 (Prop_muxf7_I1_O)      0.245     8.536 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[2].key_exp_i/sbox_table[0]_inferred__1/g0_b0_i_27/O
                         net (fo=1, routed)           0.440     8.976    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_143
    SLICE_X3Y95          LUT5 (Prop_lut5_I2_O)        0.298     9.274 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_16__1/O
                         net (fo=3, routed)           0.506     9.780    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[371]
    SLICE_X3Y94          LUT6 (Prop_lut6_I0_O)        0.124     9.904 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_10__1/O
                         net (fo=4, routed)           0.504    10.408    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[339]
    SLICE_X3Y92          LUT6 (Prop_lut6_I0_O)        0.124    10.532 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_4__13/O
                         net (fo=34, routed)          1.302    11.834    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[275]
    SLICE_X9Y92          LUT6 (Prop_lut6_I3_O)        0.124    11.958 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g2_b0__26/O
                         net (fo=1, routed)           0.666    12.624    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g2_b0__26_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I2_O)        0.124    12.748 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_7__6/O
                         net (fo=7, routed)           0.782    13.530    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[504]
    SLICE_X10Y91         LUT6 (Prop_lut6_I0_O)        0.124    13.654 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_1__30/O
                         net (fo=34, routed)          1.230    14.884    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[408]
    SLICE_X19Y93         LUT6 (Prop_lut6_I0_O)        0.124    15.008 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b3__27/O
                         net (fo=1, routed)           0.000    15.008    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[4].key_exp_i/g0_b0_i_22_0
    SLICE_X19Y93         MUXF7 (Prop_muxf7_I1_O)      0.217    15.225 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[4].key_exp_i/g0_b0_i_29/O
                         net (fo=1, routed)           0.859    16.083    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_219
    SLICE_X19Y93         LUT6 (Prop_lut6_I0_O)        0.299    16.382 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_22/O
                         net (fo=3, routed)           0.447    16.830    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[611]
    SLICE_X19Y93         LUT3 (Prop_lut3_I2_O)        0.124    16.954 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_16__19/O
                         net (fo=3, routed)           0.470    17.423    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[579]
    SLICE_X20Y93         LUT6 (Prop_lut6_I5_O)        0.124    17.547 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_10__23/O
                         net (fo=5, routed)           0.569    18.117    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[547]
    SLICE_X21Y94         LUT2 (Prop_lut2_I0_O)        0.124    18.241 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_4__3/O
                         net (fo=34, routed)          1.331    19.572    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[515]
    SLICE_X23Y97         LUT6 (Prop_lut6_I3_O)        0.124    19.696 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b3__32/O
                         net (fo=1, routed)           0.000    19.696    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[5].key_exp_i/g0_b0_i_16__4_0
    SLICE_X23Y97         MUXF7 (Prop_muxf7_I1_O)      0.217    19.913 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[5].key_exp_i/sbox_table[0]_inferred__0/g0_b0_i_24/O
                         net (fo=1, routed)           0.650    20.563    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_285
    SLICE_X23Y94         LUT6 (Prop_lut6_I0_O)        0.299    20.862 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_16__4/O
                         net (fo=4, routed)           0.597    21.459    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[747]
    SLICE_X25Y90         LUT2 (Prop_lut2_I0_O)        0.124    21.583 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_10__8/O
                         net (fo=5, routed)           0.538    22.121    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[715]
    SLICE_X24Y90         LUT3 (Prop_lut3_I0_O)        0.150    22.271 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_4__16/O
                         net (fo=34, routed)          1.007    23.278    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[651]
    SLICE_X25Y89         LUT6 (Prop_lut6_I3_O)        0.355    23.633 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b2__37/O
                         net (fo=1, routed)           0.000    23.633    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[6].key_exp_i/g0_b0_i_15__13
    SLICE_X25Y89         MUXF7 (Prop_muxf7_I0_O)      0.212    23.845 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[6].key_exp_i/sbox_table[0]_inferred__1/g0_b0_i_21/O
                         net (fo=1, routed)           0.563    24.408    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_342
    SLICE_X23Y87         LUT6 (Prop_lut6_I0_O)        0.299    24.707 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_15__13/O
                         net (fo=3, routed)           0.600    25.307    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[882]
    SLICE_X24Y86         LUT2 (Prop_lut2_I0_O)        0.117    25.424 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_9__12/O
                         net (fo=4, routed)           0.708    26.132    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[850]
    SLICE_X24Y86         LUT4 (Prop_lut4_I2_O)        0.348    26.480 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3__33/O
                         net (fo=35, routed)          1.282    27.762    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[786]
    SLICE_X29Y87         LUT6 (Prop_lut6_I2_O)        0.124    27.886 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g2_b4__42/O
                         net (fo=1, routed)           0.835    28.720    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g2_b4__42_n_0
    SLICE_X30Y87         LUT6 (Prop_lut6_I2_O)        0.124    28.844 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_17__13/O
                         net (fo=5, routed)           0.620    29.465    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1020]
    SLICE_X25Y83         LUT3 (Prop_lut3_I2_O)        0.124    29.589 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_11__30/O
                         net (fo=7, routed)           0.334    29.923    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[956]
    SLICE_X23Y83         LUT2 (Prop_lut2_I0_O)        0.124    30.047 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_5__10/O
                         net (fo=34, routed)          1.359    31.406    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[924]
    SLICE_X19Y79         LUT6 (Prop_lut6_I4_O)        0.124    31.530 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b1__43/O
                         net (fo=1, routed)           0.745    32.275    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b1__43_n_0
    SLICE_X22Y80         LUT6 (Prop_lut6_I4_O)        0.124    32.399 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_14__22/O
                         net (fo=3, routed)           0.184    32.583    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1121]
    SLICE_X22Y80         LUT3 (Prop_lut3_I2_O)        0.124    32.707 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_8__19/O
                         net (fo=6, routed)           0.452    33.159    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1089]
    SLICE_X21Y81         LUT3 (Prop_lut3_I0_O)        0.124    33.283 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_2__19/O
                         net (fo=34, routed)          1.589    34.872    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1025]
    SLICE_X8Y84          LUT6 (Prop_lut6_I1_O)        0.124    34.996 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b5__48/O
                         net (fo=1, routed)           0.000    34.996    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[9].key_exp_i/g0_b0_i_12__16_0
    SLICE_X8Y84          MUXF7 (Prop_muxf7_I1_O)      0.214    35.210 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[9].key_exp_i/sbox_table[0]_inferred__0/g0_b0_i_20/O
                         net (fo=1, routed)           0.452    35.662    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_477
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.297    35.959 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_12__16/O
                         net (fo=8, routed)           0.467    36.426    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1261]
    SLICE_X7Y82          LUT3 (Prop_lut3_I0_O)        0.124    36.550 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_6__24/O
                         net (fo=35, routed)          1.460    38.010    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1165]
    SLICE_X0Y81          LUT6 (Prop_lut6_I5_O)        0.124    38.134 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g2_b4__53/O
                         net (fo=3, routed)           0.829    38.963    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/ciphertext_reg[84]_0
    SLICE_X3Y80          LUT6 (Prop_lut6_I1_O)        0.124    39.087 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/sbox_table[0]_inferred__1/state[52]_i_8/O
                         net (fo=2, routed)           0.503    39.590    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/generate_round_keys[10].key_exp_i/p_0_in[20]
    SLICE_X2Y80          LUT6 (Prop_lut6_I0_O)        0.124    39.714 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[52]_i_5/O
                         net (fo=1, routed)           0.678    40.392    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[52]_i_5_n_0
    SLICE_X1Y80          LUT6 (Prop_lut6_I4_O)        0.124    40.516 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[52]_i_2/O
                         net (fo=1, routed)           0.154    40.670    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state0[52]
    SLICE_X1Y80          LUT6 (Prop_lut6_I5_O)        0.124    40.794 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[52]_i_1/O
                         net (fo=1, routed)           0.000    40.794    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[52]_i_1_n_0
    SLICE_X1Y80          FDCE                                         r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        1.526    22.718    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X1Y80          FDCE                                         r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[52]/C
                         clock pessimism              0.230    22.948    
                         clock uncertainty           -0.302    22.646    
    SLICE_X1Y80          FDCE (Setup_fdce_C_D)        0.029    22.675    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[52]
  -------------------------------------------------------------------
                         required time                         22.675    
                         arrival time                         -40.794    
  -------------------------------------------------------------------
                         slack                                -18.119    

Slack (VIOLATED) :        -18.026ns  (required time - arrival time)
  Source:                 system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg4_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[48]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        37.680ns  (logic 8.735ns (23.182%)  route 28.945ns (76.818%))
  Logic Levels:           47  (LUT2=4 LUT3=6 LUT4=1 LUT5=2 LUT6=25 MUXF7=8 MUXF8=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 22.673 - 20.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        1.670     2.978    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y95         FDRE                                         r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg4_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y95         FDRE (Prop_fdre_C_Q)         0.518     3.496 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg4_reg[5]/Q
                         net (fo=36, routed)          1.665     5.161    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/key[5]
    SLICE_X8Y96          LUT6 (Prop_lut6_I5_O)        0.124     5.285 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g2_b2__16/O
                         net (fo=2, routed)           0.000     5.285    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/g0_b0_i_9__0_1
    SLICE_X8Y96          MUXF7 (Prop_muxf7_I0_O)      0.209     5.494 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/sbox_table[0]_inferred__0/g0_b0_i_18/O
                         net (fo=3, routed)           0.000     5.494    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/slv_reg4_reg[6]_4
    SLICE_X8Y96          MUXF8 (Prop_muxf8_I1_O)      0.088     5.582 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/sbox_table[0]_inferred__0/g0_b0_i_9/O
                         net (fo=6, routed)           0.784     6.366    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/generate_round_keys[1].key_exp_i/p_0_in[10]
    SLICE_X6Y95          LUT5 (Prop_lut5_I2_O)        0.319     6.685 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3__0/O
                         net (fo=34, routed)          1.482     8.167    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[138]
    SLICE_X2Y97          LUT6 (Prop_lut6_I2_O)        0.124     8.291 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b3__21/O
                         net (fo=1, routed)           0.000     8.291    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[2].key_exp_i/g0_b0_i_16__1_2
    SLICE_X2Y97          MUXF7 (Prop_muxf7_I1_O)      0.245     8.536 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[2].key_exp_i/sbox_table[0]_inferred__1/g0_b0_i_27/O
                         net (fo=1, routed)           0.440     8.976    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_143
    SLICE_X3Y95          LUT5 (Prop_lut5_I2_O)        0.298     9.274 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_16__1/O
                         net (fo=3, routed)           0.506     9.780    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[371]
    SLICE_X3Y94          LUT6 (Prop_lut6_I0_O)        0.124     9.904 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_10__1/O
                         net (fo=4, routed)           0.504    10.408    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[339]
    SLICE_X3Y92          LUT6 (Prop_lut6_I0_O)        0.124    10.532 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_4__13/O
                         net (fo=34, routed)          1.302    11.834    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[275]
    SLICE_X9Y92          LUT6 (Prop_lut6_I3_O)        0.124    11.958 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g2_b0__26/O
                         net (fo=1, routed)           0.666    12.624    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g2_b0__26_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I2_O)        0.124    12.748 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_7__6/O
                         net (fo=7, routed)           0.782    13.530    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[504]
    SLICE_X10Y91         LUT6 (Prop_lut6_I0_O)        0.124    13.654 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_1__30/O
                         net (fo=34, routed)          1.230    14.884    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[408]
    SLICE_X19Y93         LUT6 (Prop_lut6_I0_O)        0.124    15.008 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b3__27/O
                         net (fo=1, routed)           0.000    15.008    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[4].key_exp_i/g0_b0_i_22_0
    SLICE_X19Y93         MUXF7 (Prop_muxf7_I1_O)      0.217    15.225 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[4].key_exp_i/g0_b0_i_29/O
                         net (fo=1, routed)           0.859    16.083    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_219
    SLICE_X19Y93         LUT6 (Prop_lut6_I0_O)        0.299    16.382 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_22/O
                         net (fo=3, routed)           0.447    16.830    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[611]
    SLICE_X19Y93         LUT3 (Prop_lut3_I2_O)        0.124    16.954 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_16__19/O
                         net (fo=3, routed)           0.470    17.423    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[579]
    SLICE_X20Y93         LUT6 (Prop_lut6_I5_O)        0.124    17.547 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_10__23/O
                         net (fo=5, routed)           0.569    18.117    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[547]
    SLICE_X21Y94         LUT2 (Prop_lut2_I0_O)        0.124    18.241 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_4__3/O
                         net (fo=34, routed)          1.331    19.572    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[515]
    SLICE_X23Y97         LUT6 (Prop_lut6_I3_O)        0.124    19.696 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b3__32/O
                         net (fo=1, routed)           0.000    19.696    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[5].key_exp_i/g0_b0_i_16__4_0
    SLICE_X23Y97         MUXF7 (Prop_muxf7_I1_O)      0.217    19.913 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[5].key_exp_i/sbox_table[0]_inferred__0/g0_b0_i_24/O
                         net (fo=1, routed)           0.650    20.563    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_285
    SLICE_X23Y94         LUT6 (Prop_lut6_I0_O)        0.299    20.862 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_16__4/O
                         net (fo=4, routed)           0.597    21.459    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[747]
    SLICE_X25Y90         LUT2 (Prop_lut2_I0_O)        0.124    21.583 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_10__8/O
                         net (fo=5, routed)           0.538    22.121    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[715]
    SLICE_X24Y90         LUT3 (Prop_lut3_I0_O)        0.150    22.271 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_4__16/O
                         net (fo=34, routed)          1.213    23.484    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[651]
    SLICE_X28Y89         LUT6 (Prop_lut6_I3_O)        0.355    23.839 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b4__37/O
                         net (fo=1, routed)           0.000    23.839    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[6].key_exp_i/g0_b0_i_17__8_0
    SLICE_X28Y89         MUXF7 (Prop_muxf7_I1_O)      0.214    24.053 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[6].key_exp_i/sbox_table[0]_inferred__1/g0_b0_i_23/O
                         net (fo=1, routed)           0.328    24.381    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_344
    SLICE_X26Y90         LUT6 (Prop_lut6_I0_O)        0.297    24.678 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_17__8/O
                         net (fo=3, routed)           0.476    25.155    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[884]
    SLICE_X27Y90         LUT2 (Prop_lut2_I0_O)        0.124    25.279 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_11__13/O
                         net (fo=4, routed)           0.841    26.119    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[852]
    SLICE_X24Y87         LUT4 (Prop_lut4_I2_O)        0.124    26.243 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_5__33/O
                         net (fo=35, routed)          1.338    27.581    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[788]
    SLICE_X27Y85         LUT6 (Prop_lut6_I4_O)        0.124    27.705 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b3__42/O
                         net (fo=1, routed)           0.000    27.705    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[7].key_exp_i/g0_b0_i_16__14_0
    SLICE_X27Y85         MUXF7 (Prop_muxf7_I1_O)      0.217    27.922 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[7].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_24/O
                         net (fo=1, routed)           0.577    28.499    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_401
    SLICE_X27Y86         LUT6 (Prop_lut6_I0_O)        0.299    28.798 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_16__14/O
                         net (fo=6, routed)           0.578    29.376    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1019]
    SLICE_X23Y85         LUT3 (Prop_lut3_I2_O)        0.124    29.500 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_10__30/O
                         net (fo=7, routed)           0.462    29.962    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[955]
    SLICE_X23Y84         LUT2 (Prop_lut2_I0_O)        0.124    30.086 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_4__10/O
                         net (fo=34, routed)          1.244    31.330    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[923]
    SLICE_X24Y80         LUT6 (Prop_lut6_I3_O)        0.124    31.454 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b2__43/O
                         net (fo=1, routed)           0.000    31.454    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[8].key_exp_i/g0_b0_i_15__23_0
    SLICE_X24Y80         MUXF7 (Prop_muxf7_I1_O)      0.214    31.668 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[8].key_exp_i/g0_b0_i_22/O
                         net (fo=1, routed)           0.434    32.101    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_410
    SLICE_X23Y82         LUT6 (Prop_lut6_I0_O)        0.297    32.398 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_15__23/O
                         net (fo=3, routed)           0.512    32.911    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1122]
    SLICE_X22Y82         LUT3 (Prop_lut3_I2_O)        0.124    33.035 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_9__19/O
                         net (fo=6, routed)           0.335    33.370    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1090]
    SLICE_X21Y82         LUT3 (Prop_lut3_I0_O)        0.124    33.494 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3__19/O
                         net (fo=34, routed)          1.287    34.781    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1026]
    SLICE_X14Y84         LUT6 (Prop_lut6_I2_O)        0.124    34.905 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b4__48/O
                         net (fo=1, routed)           0.000    34.905    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[9].key_exp_i/g0_b0_i_11__16
    SLICE_X14Y84         MUXF7 (Prop_muxf7_I0_O)      0.212    35.117 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[9].key_exp_i/sbox_table[0]_inferred__0/g0_b0_i_19/O
                         net (fo=1, routed)           0.780    35.897    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_476
    SLICE_X9Y84          LUT6 (Prop_lut6_I0_O)        0.299    36.196 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_11__16/O
                         net (fo=8, routed)           0.491    36.688    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1260]
    SLICE_X6Y82          LUT3 (Prop_lut3_I0_O)        0.124    36.812 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_5__24/O
                         net (fo=35, routed)          0.913    37.725    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1164]
    SLICE_X8Y82          LUT6 (Prop_lut6_I4_O)        0.124    37.849 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b0__53/O
                         net (fo=3, routed)           0.801    38.650    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/ciphertext_reg[80]
    SLICE_X7Y79          LUT6 (Prop_lut6_I0_O)        0.124    38.774 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/sbox_table[0]_inferred__1/state[48]_i_8/O
                         net (fo=2, routed)           0.275    39.049    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/generate_round_keys[10].key_exp_i/p_0_in[16]
    SLICE_X7Y79          LUT6 (Prop_lut6_I0_O)        0.124    39.173 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[48]_i_5/O
                         net (fo=1, routed)           0.602    39.775    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[48]_i_5_n_0
    SLICE_X7Y78          LUT6 (Prop_lut6_I4_O)        0.124    39.899 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[48]_i_2/O
                         net (fo=1, routed)           0.636    40.534    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state0[48]
    SLICE_X7Y76          LUT6 (Prop_lut6_I5_O)        0.124    40.658 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[48]_i_1/O
                         net (fo=1, routed)           0.000    40.658    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[48]_i_1_n_0
    SLICE_X7Y76          FDCE                                         r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        1.481    22.673    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X7Y76          FDCE                                         r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[48]/C
                         clock pessimism              0.230    22.903    
                         clock uncertainty           -0.302    22.601    
    SLICE_X7Y76          FDCE (Setup_fdce_C_D)        0.031    22.632    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[48]
  -------------------------------------------------------------------
                         required time                         22.632    
                         arrival time                         -40.658    
  -------------------------------------------------------------------
                         slack                                -18.026    

Slack (VIOLATED) :        -17.966ns  (required time - arrival time)
  Source:                 system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg4_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[104]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        37.618ns  (logic 9.119ns (24.241%)  route 28.499ns (75.759%))
  Logic Levels:           47  (LUT2=4 LUT3=6 LUT4=1 LUT5=3 LUT6=23 MUXF7=9 MUXF8=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 22.667 - 20.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        1.664     2.972    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y92         FDRE                                         r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg4_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg4_reg[28]/Q
                         net (fo=36, routed)          2.179     5.607    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/key[28]
    SLICE_X13Y91         LUT6 (Prop_lut6_I4_O)        0.124     5.731 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b2__15/O
                         net (fo=2, routed)           0.000     5.731    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/g0_b0_i_9_3
    SLICE_X13Y91         MUXF7 (Prop_muxf7_I1_O)      0.217     5.948 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/g0_b0_i_18/O
                         net (fo=3, routed)           0.000     5.948    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/slv_reg4_reg[30]_4
    SLICE_X13Y91         MUXF8 (Prop_muxf8_I1_O)      0.094     6.042 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/g0_b0_i_9/O
                         net (fo=6, routed)           0.717     6.758    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/generate_round_keys[1].key_exp_i/p_0_in[2]
    SLICE_X12Y96         LUT5 (Prop_lut5_I2_O)        0.316     7.074 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3/O
                         net (fo=34, routed)          0.970     8.044    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[130]
    SLICE_X10Y97         LUT6 (Prop_lut6_I2_O)        0.124     8.168 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b5__20/O
                         net (fo=1, routed)           0.000     8.168    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[2].key_exp_i/g0_b0_i_18__0_0
    SLICE_X10Y97         MUXF7 (Prop_muxf7_I1_O)      0.214     8.382 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[2].key_exp_i/sbox_table[0]_inferred__0/g0_b0_i_30/O
                         net (fo=1, routed)           0.717     9.099    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_130
    SLICE_X9Y94          LUT5 (Prop_lut5_I0_O)        0.297     9.396 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_18__0/O
                         net (fo=3, routed)           0.169     9.565    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[365]
    SLICE_X9Y94          LUT6 (Prop_lut6_I0_O)        0.124     9.689 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_12__0/O
                         net (fo=4, routed)           0.565    10.254    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[333]
    SLICE_X7Y91          LUT6 (Prop_lut6_I0_O)        0.124    10.378 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_6__12/O
                         net (fo=34, routed)          1.209    11.587    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[269]
    SLICE_X6Y96          LUT6 (Prop_lut6_I5_O)        0.124    11.711 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b2__25/O
                         net (fo=1, routed)           0.000    11.711    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[3].key_exp_i/g0_b0_i_9__5_0
    SLICE_X6Y96          MUXF7 (Prop_muxf7_I1_O)      0.214    11.925 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[3].key_exp_i/sbox_table[0]_inferred__1/g0_b0_i_17/O
                         net (fo=1, routed)           0.964    12.889    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_198
    SLICE_X2Y93          LUT6 (Prop_lut6_I0_O)        0.297    13.186 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_9__5/O
                         net (fo=7, routed)           0.606    13.792    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[498]
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124    13.916 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3__29/O
                         net (fo=34, routed)          1.469    15.385    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[402]
    SLICE_X9Y92          LUT6 (Prop_lut6_I2_O)        0.124    15.509 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0__30/O
                         net (fo=1, routed)           0.000    15.509    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[4].key_exp_i/g0_b0_i_19__2
    SLICE_X9Y92          MUXF7 (Prop_muxf7_I0_O)      0.212    15.721 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[4].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_25/O
                         net (fo=1, routed)           0.551    16.272    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_254
    SLICE_X7Y92          LUT6 (Prop_lut6_I0_O)        0.299    16.571 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_19__2/O
                         net (fo=3, routed)           0.616    17.187    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[632]
    SLICE_X11Y91         LUT3 (Prop_lut3_I2_O)        0.124    17.311 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_13__22/O
                         net (fo=3, routed)           0.444    17.754    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[600]
    SLICE_X12Y91         LUT6 (Prop_lut6_I5_O)        0.124    17.878 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_7__26/O
                         net (fo=5, routed)           0.818    18.697    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[568]
    SLICE_X20Y93         LUT2 (Prop_lut2_I0_O)        0.124    18.821 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_1__6/O
                         net (fo=34, routed)          1.279    20.100    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[536]
    SLICE_X22Y98         LUT6 (Prop_lut6_I0_O)        0.124    20.224 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b5__31/O
                         net (fo=1, routed)           0.000    20.224    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[5].key_exp_i/g0_b0_i_18__3
    SLICE_X22Y98         MUXF7 (Prop_muxf7_I0_O)      0.212    20.436 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[5].key_exp_i/g0_b0_i_26/O
                         net (fo=1, routed)           0.823    21.259    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_269
    SLICE_X22Y98         LUT6 (Prop_lut6_I0_O)        0.299    21.558 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_18__3/O
                         net (fo=4, routed)           0.475    22.033    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[741]
    SLICE_X22Y97         LUT2 (Prop_lut2_I0_O)        0.124    22.157 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_12__7/O
                         net (fo=5, routed)           0.322    22.479    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[709]
    SLICE_X23Y97         LUT3 (Prop_lut3_I0_O)        0.124    22.603 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_6__15/O
                         net (fo=34, routed)          0.810    23.413    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[645]
    SLICE_X24Y92         LUT6 (Prop_lut6_I5_O)        0.124    23.538 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b2__36/O
                         net (fo=1, routed)           0.000    23.538    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[6].key_exp_i/g0_b0_i_15__12_0
    SLICE_X24Y92         MUXF7 (Prop_muxf7_I1_O)      0.214    23.752 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[6].key_exp_i/sbox_table[0]_inferred__0/g0_b0_i_21/O
                         net (fo=1, routed)           0.824    24.575    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_332
    SLICE_X24Y92         LUT6 (Prop_lut6_I0_O)        0.297    24.872 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_15__12/O
                         net (fo=3, routed)           0.818    25.690    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[874]
    SLICE_X23Y90         LUT2 (Prop_lut2_I0_O)        0.149    25.839 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_9__11/O
                         net (fo=4, routed)           0.450    26.289    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[842]
    SLICE_X23Y89         LUT4 (Prop_lut4_I2_O)        0.332    26.621 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3__32/O
                         net (fo=35, routed)          1.177    27.798    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[778]
    SLICE_X28Y88         LUT6 (Prop_lut6_I2_O)        0.124    27.922 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b4__41/O
                         net (fo=1, routed)           0.000    27.922    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[7].key_exp_i/g0_b0_i_17__12_0
    SLICE_X28Y88         MUXF7 (Prop_muxf7_I1_O)      0.214    28.136 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[7].key_exp_i/sbox_table[0]_inferred__1/g0_b0_i_25/O
                         net (fo=1, routed)           0.617    28.753    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_392
    SLICE_X27Y88         LUT6 (Prop_lut6_I0_O)        0.297    29.050 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_17__12/O
                         net (fo=5, routed)           0.555    29.606    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1012]
    SLICE_X25Y87         LUT3 (Prop_lut3_I2_O)        0.124    29.730 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_11__29/O
                         net (fo=7, routed)           0.670    30.400    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[948]
    SLICE_X25Y85         LUT2 (Prop_lut2_I0_O)        0.149    30.549 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_5__9/O
                         net (fo=34, routed)          0.863    31.412    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[916]
    SLICE_X26Y84         LUT6 (Prop_lut6_I4_O)        0.332    31.744 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b4__46/O
                         net (fo=1, routed)           0.000    31.744    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[8].key_exp_i/g0_b0_i_17__17_0
    SLICE_X26Y84         MUXF7 (Prop_muxf7_I1_O)      0.217    31.961 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[8].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_24/O
                         net (fo=1, routed)           0.597    32.558    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_450
    SLICE_X30Y84         LUT6 (Prop_lut6_I0_O)        0.299    32.857 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_17__17/O
                         net (fo=3, routed)           0.724    33.581    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1148]
    SLICE_X25Y84         LUT3 (Prop_lut3_I2_O)        0.124    33.705 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_11__22/O
                         net (fo=6, routed)           0.319    34.024    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1116]
    SLICE_X25Y82         LUT3 (Prop_lut3_I0_O)        0.124    34.148 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_5__22/O
                         net (fo=34, routed)          0.981    35.129    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1052]
    SLICE_X24Y81         LUT6 (Prop_lut6_I4_O)        0.124    35.253 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g2_b0__47/O
                         net (fo=1, routed)           0.667    35.920    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g2_b0__47_n_0
    SLICE_X24Y80         LUT6 (Prop_lut6_I2_O)        0.124    36.044 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_7__15/O
                         net (fo=8, routed)           0.434    36.478    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1248]
    SLICE_X23Y80         LUT3 (Prop_lut3_I0_O)        0.124    36.602 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_1__23/O
                         net (fo=33, routed)          1.345    37.947    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1152]
    SLICE_X17Y81         LUT6 (Prop_lut6_I0_O)        0.124    38.071 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b0__52/O
                         net (fo=2, routed)           0.000    38.071    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/ciphertext_reg[72]_1
    SLICE_X17Y81         MUXF7 (Prop_muxf7_I1_O)      0.217    38.288 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/sbox_table[0]_inferred__0/ciphertext_reg[72]_i_3/O
                         net (fo=5, routed)           0.695    38.983    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_545
    SLICE_X18Y81         LUT5 (Prop_lut5_I3_O)        0.299    39.282 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[104]_i_6/O
                         net (fo=1, routed)           0.416    39.698    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[104]_i_6_n_0
    SLICE_X18Y80         LUT6 (Prop_lut6_I2_O)        0.124    39.822 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[104]_i_3/O
                         net (fo=1, routed)           0.643    40.466    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[104]_i_3_n_0
    SLICE_X18Y76         LUT6 (Prop_lut6_I4_O)        0.124    40.590 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[104]_i_1/O
                         net (fo=1, routed)           0.000    40.590    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[104]_i_1_n_0
    SLICE_X18Y76         FDCE                                         r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[104]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        1.475    22.667    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X18Y76         FDCE                                         r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[104]/C
                         clock pessimism              0.230    22.897    
                         clock uncertainty           -0.302    22.595    
    SLICE_X18Y76         FDCE (Setup_fdce_C_D)        0.029    22.624    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[104]
  -------------------------------------------------------------------
                         required time                         22.624    
                         arrival time                         -40.590    
  -------------------------------------------------------------------
                         slack                                -17.966    

Slack (VIOLATED) :        -17.915ns  (required time - arrival time)
  Source:                 system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg4_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[77]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        37.572ns  (logic 9.506ns (25.301%)  route 28.066ns (74.699%))
  Logic Levels:           48  (LUT2=4 LUT3=6 LUT4=1 LUT5=3 LUT6=23 MUXF7=10 MUXF8=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 22.670 - 20.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        1.664     2.972    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y92         FDRE                                         r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg4_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg4_reg[28]/Q
                         net (fo=36, routed)          2.179     5.607    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/key[28]
    SLICE_X13Y91         LUT6 (Prop_lut6_I4_O)        0.124     5.731 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b2__15/O
                         net (fo=2, routed)           0.000     5.731    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/g0_b0_i_9_3
    SLICE_X13Y91         MUXF7 (Prop_muxf7_I1_O)      0.217     5.948 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/g0_b0_i_18/O
                         net (fo=3, routed)           0.000     5.948    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/slv_reg4_reg[30]_4
    SLICE_X13Y91         MUXF8 (Prop_muxf8_I1_O)      0.094     6.042 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/g0_b0_i_9/O
                         net (fo=6, routed)           0.717     6.758    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/generate_round_keys[1].key_exp_i/p_0_in[2]
    SLICE_X12Y96         LUT5 (Prop_lut5_I2_O)        0.316     7.074 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3/O
                         net (fo=34, routed)          0.970     8.044    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[130]
    SLICE_X10Y97         LUT6 (Prop_lut6_I2_O)        0.124     8.168 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b5__20/O
                         net (fo=1, routed)           0.000     8.168    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[2].key_exp_i/g0_b0_i_18__0_0
    SLICE_X10Y97         MUXF7 (Prop_muxf7_I1_O)      0.214     8.382 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[2].key_exp_i/sbox_table[0]_inferred__0/g0_b0_i_30/O
                         net (fo=1, routed)           0.717     9.099    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_130
    SLICE_X9Y94          LUT5 (Prop_lut5_I0_O)        0.297     9.396 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_18__0/O
                         net (fo=3, routed)           0.169     9.565    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[365]
    SLICE_X9Y94          LUT6 (Prop_lut6_I0_O)        0.124     9.689 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_12__0/O
                         net (fo=4, routed)           0.565    10.254    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[333]
    SLICE_X7Y91          LUT6 (Prop_lut6_I0_O)        0.124    10.378 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_6__12/O
                         net (fo=34, routed)          1.209    11.587    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[269]
    SLICE_X6Y96          LUT6 (Prop_lut6_I5_O)        0.124    11.711 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b2__25/O
                         net (fo=1, routed)           0.000    11.711    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[3].key_exp_i/g0_b0_i_9__5_0
    SLICE_X6Y96          MUXF7 (Prop_muxf7_I1_O)      0.214    11.925 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[3].key_exp_i/sbox_table[0]_inferred__1/g0_b0_i_17/O
                         net (fo=1, routed)           0.964    12.889    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_198
    SLICE_X2Y93          LUT6 (Prop_lut6_I0_O)        0.297    13.186 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_9__5/O
                         net (fo=7, routed)           0.606    13.792    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[498]
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124    13.916 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3__29/O
                         net (fo=34, routed)          1.469    15.385    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[402]
    SLICE_X9Y92          LUT6 (Prop_lut6_I2_O)        0.124    15.509 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0__30/O
                         net (fo=1, routed)           0.000    15.509    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[4].key_exp_i/g0_b0_i_19__2
    SLICE_X9Y92          MUXF7 (Prop_muxf7_I0_O)      0.212    15.721 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[4].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_25/O
                         net (fo=1, routed)           0.551    16.272    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_254
    SLICE_X7Y92          LUT6 (Prop_lut6_I0_O)        0.299    16.571 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_19__2/O
                         net (fo=3, routed)           0.616    17.187    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[632]
    SLICE_X11Y91         LUT3 (Prop_lut3_I2_O)        0.124    17.311 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_13__22/O
                         net (fo=3, routed)           0.444    17.754    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[600]
    SLICE_X12Y91         LUT6 (Prop_lut6_I5_O)        0.124    17.878 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_7__26/O
                         net (fo=5, routed)           0.818    18.697    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[568]
    SLICE_X20Y93         LUT2 (Prop_lut2_I0_O)        0.124    18.821 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_1__6/O
                         net (fo=34, routed)          1.279    20.100    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[536]
    SLICE_X22Y98         LUT6 (Prop_lut6_I0_O)        0.124    20.224 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b5__31/O
                         net (fo=1, routed)           0.000    20.224    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[5].key_exp_i/g0_b0_i_18__3
    SLICE_X22Y98         MUXF7 (Prop_muxf7_I0_O)      0.212    20.436 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[5].key_exp_i/g0_b0_i_26/O
                         net (fo=1, routed)           0.823    21.259    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_269
    SLICE_X22Y98         LUT6 (Prop_lut6_I0_O)        0.299    21.558 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_18__3/O
                         net (fo=4, routed)           0.475    22.033    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[741]
    SLICE_X22Y97         LUT2 (Prop_lut2_I0_O)        0.124    22.157 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_12__7/O
                         net (fo=5, routed)           0.322    22.479    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[709]
    SLICE_X23Y97         LUT3 (Prop_lut3_I0_O)        0.124    22.603 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_6__15/O
                         net (fo=34, routed)          0.810    23.413    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[645]
    SLICE_X24Y92         LUT6 (Prop_lut6_I5_O)        0.124    23.538 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b2__36/O
                         net (fo=1, routed)           0.000    23.538    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[6].key_exp_i/g0_b0_i_15__12_0
    SLICE_X24Y92         MUXF7 (Prop_muxf7_I1_O)      0.214    23.752 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[6].key_exp_i/sbox_table[0]_inferred__0/g0_b0_i_21/O
                         net (fo=1, routed)           0.824    24.575    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_332
    SLICE_X24Y92         LUT6 (Prop_lut6_I0_O)        0.297    24.872 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_15__12/O
                         net (fo=3, routed)           0.818    25.690    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[874]
    SLICE_X23Y90         LUT2 (Prop_lut2_I0_O)        0.149    25.839 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_9__11/O
                         net (fo=4, routed)           0.450    26.289    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[842]
    SLICE_X23Y89         LUT4 (Prop_lut4_I2_O)        0.332    26.621 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3__32/O
                         net (fo=35, routed)          1.177    27.798    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[778]
    SLICE_X28Y88         LUT6 (Prop_lut6_I2_O)        0.124    27.922 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b4__41/O
                         net (fo=1, routed)           0.000    27.922    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[7].key_exp_i/g0_b0_i_17__12_0
    SLICE_X28Y88         MUXF7 (Prop_muxf7_I1_O)      0.214    28.136 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[7].key_exp_i/sbox_table[0]_inferred__1/g0_b0_i_25/O
                         net (fo=1, routed)           0.617    28.753    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_392
    SLICE_X27Y88         LUT6 (Prop_lut6_I0_O)        0.297    29.050 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_17__12/O
                         net (fo=5, routed)           0.555    29.606    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1012]
    SLICE_X25Y87         LUT3 (Prop_lut3_I2_O)        0.124    29.730 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_11__29/O
                         net (fo=7, routed)           0.670    30.400    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[948]
    SLICE_X25Y85         LUT2 (Prop_lut2_I0_O)        0.149    30.549 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_5__9/O
                         net (fo=34, routed)          0.863    31.412    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[916]
    SLICE_X26Y84         LUT6 (Prop_lut6_I4_O)        0.332    31.744 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b4__46/O
                         net (fo=1, routed)           0.000    31.744    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[8].key_exp_i/g0_b0_i_17__17_0
    SLICE_X26Y84         MUXF7 (Prop_muxf7_I1_O)      0.217    31.961 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[8].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_24/O
                         net (fo=1, routed)           0.597    32.558    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_450
    SLICE_X30Y84         LUT6 (Prop_lut6_I0_O)        0.299    32.857 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_17__17/O
                         net (fo=3, routed)           0.724    33.581    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1148]
    SLICE_X25Y84         LUT3 (Prop_lut3_I2_O)        0.124    33.705 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_11__22/O
                         net (fo=6, routed)           0.319    34.024    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1116]
    SLICE_X25Y82         LUT3 (Prop_lut3_I0_O)        0.124    34.148 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_5__22/O
                         net (fo=34, routed)          0.781    34.929    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1052]
    SLICE_X26Y82         LUT6 (Prop_lut6_I4_O)        0.124    35.053 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b4__47/O
                         net (fo=1, routed)           0.000    35.053    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[9].key_exp_i/g0_b0_i_11__15_0
    SLICE_X26Y82         MUXF7 (Prop_muxf7_I1_O)      0.217    35.270 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[9].key_exp_i/g0_b0_i_19/O
                         net (fo=1, routed)           0.578    35.848    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_460
    SLICE_X26Y80         LUT6 (Prop_lut6_I0_O)        0.299    36.147 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_11__15/O
                         net (fo=8, routed)           0.466    36.613    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1252]
    SLICE_X26Y81         LUT3 (Prop_lut3_I0_O)        0.124    36.737 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_5__23/O
                         net (fo=33, routed)          1.240    37.977    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1156]
    SLICE_X20Y80         LUT6 (Prop_lut6_I4_O)        0.124    38.101 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b5__52/O
                         net (fo=2, routed)           0.000    38.101    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/ciphertext_reg[77]_1
    SLICE_X20Y80         MUXF7 (Prop_muxf7_I1_O)      0.214    38.315 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/sbox_table[0]_inferred__0/ciphertext_reg[77]_i_3/O
                         net (fo=5, routed)           0.635    38.950    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_554
    SLICE_X20Y78         LUT5 (Prop_lut5_I1_O)        0.297    39.247 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[77]_i_6/O
                         net (fo=1, routed)           0.644    39.892    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[77]_i_6_n_0
    SLICE_X20Y81         LUT6 (Prop_lut6_I2_O)        0.124    40.016 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[77]_i_3/O
                         net (fo=1, routed)           0.404    40.420    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[77]_i_3_n_0
    SLICE_X21Y79         LUT6 (Prop_lut6_I4_O)        0.124    40.544 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[77]_i_1/O
                         net (fo=1, routed)           0.000    40.544    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[77]_i_1_n_0
    SLICE_X21Y79         FDCE                                         r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[77]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        1.478    22.670    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X21Y79         FDCE                                         r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[77]/C
                         clock pessimism              0.230    22.900    
                         clock uncertainty           -0.302    22.598    
    SLICE_X21Y79         FDCE (Setup_fdce_C_D)        0.031    22.629    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[77]
  -------------------------------------------------------------------
                         required time                         22.629    
                         arrival time                         -40.544    
  -------------------------------------------------------------------
                         slack                                -17.915    

Slack (VIOLATED) :        -17.908ns  (required time - arrival time)
  Source:                 system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg4_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        37.565ns  (logic 9.238ns (24.592%)  route 28.327ns (75.408%))
  Logic Levels:           48  (LUT2=4 LUT3=7 LUT4=1 LUT5=2 LUT6=24 MUXF7=9 MUXF8=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 22.671 - 20.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        1.664     2.972    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y92         FDRE                                         r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg4_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg4_reg[28]/Q
                         net (fo=36, routed)          2.179     5.607    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/key[28]
    SLICE_X13Y91         LUT6 (Prop_lut6_I4_O)        0.124     5.731 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b2__15/O
                         net (fo=2, routed)           0.000     5.731    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/g0_b0_i_9_3
    SLICE_X13Y91         MUXF7 (Prop_muxf7_I1_O)      0.217     5.948 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/g0_b0_i_18/O
                         net (fo=3, routed)           0.000     5.948    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/slv_reg4_reg[30]_4
    SLICE_X13Y91         MUXF8 (Prop_muxf8_I1_O)      0.094     6.042 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/g0_b0_i_9/O
                         net (fo=6, routed)           0.717     6.758    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/generate_round_keys[1].key_exp_i/p_0_in[2]
    SLICE_X12Y96         LUT5 (Prop_lut5_I2_O)        0.316     7.074 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3/O
                         net (fo=34, routed)          0.970     8.044    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[130]
    SLICE_X10Y97         LUT6 (Prop_lut6_I2_O)        0.124     8.168 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b5__20/O
                         net (fo=1, routed)           0.000     8.168    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[2].key_exp_i/g0_b0_i_18__0_0
    SLICE_X10Y97         MUXF7 (Prop_muxf7_I1_O)      0.214     8.382 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[2].key_exp_i/sbox_table[0]_inferred__0/g0_b0_i_30/O
                         net (fo=1, routed)           0.717     9.099    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_130
    SLICE_X9Y94          LUT5 (Prop_lut5_I0_O)        0.297     9.396 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_18__0/O
                         net (fo=3, routed)           0.169     9.565    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[365]
    SLICE_X9Y94          LUT6 (Prop_lut6_I0_O)        0.124     9.689 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_12__0/O
                         net (fo=4, routed)           0.565    10.254    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[333]
    SLICE_X7Y91          LUT6 (Prop_lut6_I0_O)        0.124    10.378 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_6__12/O
                         net (fo=34, routed)          1.209    11.587    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[269]
    SLICE_X6Y96          LUT6 (Prop_lut6_I5_O)        0.124    11.711 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b2__25/O
                         net (fo=1, routed)           0.000    11.711    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[3].key_exp_i/g0_b0_i_9__5_0
    SLICE_X6Y96          MUXF7 (Prop_muxf7_I1_O)      0.214    11.925 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[3].key_exp_i/sbox_table[0]_inferred__1/g0_b0_i_17/O
                         net (fo=1, routed)           0.964    12.889    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_198
    SLICE_X2Y93          LUT6 (Prop_lut6_I0_O)        0.297    13.186 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_9__5/O
                         net (fo=7, routed)           0.606    13.792    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[498]
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124    13.916 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3__29/O
                         net (fo=34, routed)          1.469    15.385    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[402]
    SLICE_X9Y92          LUT6 (Prop_lut6_I2_O)        0.124    15.509 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0__30/O
                         net (fo=1, routed)           0.000    15.509    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[4].key_exp_i/g0_b0_i_19__2
    SLICE_X9Y92          MUXF7 (Prop_muxf7_I0_O)      0.212    15.721 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[4].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_25/O
                         net (fo=1, routed)           0.551    16.272    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_254
    SLICE_X7Y92          LUT6 (Prop_lut6_I0_O)        0.299    16.571 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_19__2/O
                         net (fo=3, routed)           0.616    17.187    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[632]
    SLICE_X11Y91         LUT3 (Prop_lut3_I2_O)        0.124    17.311 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_13__22/O
                         net (fo=3, routed)           0.444    17.754    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[600]
    SLICE_X12Y91         LUT6 (Prop_lut6_I5_O)        0.124    17.878 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_7__26/O
                         net (fo=5, routed)           0.818    18.697    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[568]
    SLICE_X20Y93         LUT2 (Prop_lut2_I0_O)        0.124    18.821 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_1__6/O
                         net (fo=34, routed)          1.279    20.100    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[536]
    SLICE_X22Y98         LUT6 (Prop_lut6_I0_O)        0.124    20.224 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b5__31/O
                         net (fo=1, routed)           0.000    20.224    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[5].key_exp_i/g0_b0_i_18__3
    SLICE_X22Y98         MUXF7 (Prop_muxf7_I0_O)      0.212    20.436 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[5].key_exp_i/g0_b0_i_26/O
                         net (fo=1, routed)           0.823    21.259    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_269
    SLICE_X22Y98         LUT6 (Prop_lut6_I0_O)        0.299    21.558 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_18__3/O
                         net (fo=4, routed)           0.475    22.033    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[741]
    SLICE_X22Y97         LUT2 (Prop_lut2_I0_O)        0.124    22.157 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_12__7/O
                         net (fo=5, routed)           0.322    22.479    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[709]
    SLICE_X23Y97         LUT3 (Prop_lut3_I0_O)        0.124    22.603 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_6__15/O
                         net (fo=34, routed)          0.810    23.413    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[645]
    SLICE_X24Y92         LUT6 (Prop_lut6_I5_O)        0.124    23.538 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b2__36/O
                         net (fo=1, routed)           0.000    23.538    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[6].key_exp_i/g0_b0_i_15__12_0
    SLICE_X24Y92         MUXF7 (Prop_muxf7_I1_O)      0.214    23.752 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[6].key_exp_i/sbox_table[0]_inferred__0/g0_b0_i_21/O
                         net (fo=1, routed)           0.824    24.575    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_332
    SLICE_X24Y92         LUT6 (Prop_lut6_I0_O)        0.297    24.872 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_15__12/O
                         net (fo=3, routed)           0.818    25.690    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[874]
    SLICE_X23Y90         LUT2 (Prop_lut2_I0_O)        0.149    25.839 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_9__11/O
                         net (fo=4, routed)           0.450    26.289    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[842]
    SLICE_X23Y89         LUT4 (Prop_lut4_I2_O)        0.332    26.621 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3__32/O
                         net (fo=35, routed)          1.177    27.798    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[778]
    SLICE_X28Y88         LUT6 (Prop_lut6_I2_O)        0.124    27.922 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b4__41/O
                         net (fo=1, routed)           0.000    27.922    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[7].key_exp_i/g0_b0_i_17__12_0
    SLICE_X28Y88         MUXF7 (Prop_muxf7_I1_O)      0.214    28.136 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[7].key_exp_i/sbox_table[0]_inferred__1/g0_b0_i_25/O
                         net (fo=1, routed)           0.617    28.753    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_392
    SLICE_X27Y88         LUT6 (Prop_lut6_I0_O)        0.297    29.050 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_17__12/O
                         net (fo=5, routed)           0.555    29.606    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1012]
    SLICE_X25Y87         LUT3 (Prop_lut3_I2_O)        0.124    29.730 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_11__29/O
                         net (fo=7, routed)           0.670    30.400    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[948]
    SLICE_X25Y85         LUT2 (Prop_lut2_I0_O)        0.149    30.549 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_5__9/O
                         net (fo=34, routed)          1.197    31.746    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[916]
    SLICE_X26Y80         LUT6 (Prop_lut6_I4_O)        0.332    32.078 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b5__46/O
                         net (fo=1, routed)           0.000    32.078    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[8].key_exp_i/g0_b0_i_18__17_0
    SLICE_X26Y80         MUXF7 (Prop_muxf7_I1_O)      0.217    32.295 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[8].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_25/O
                         net (fo=1, routed)           0.476    32.771    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_451
    SLICE_X28Y83         LUT6 (Prop_lut6_I0_O)        0.299    33.070 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_18__17/O
                         net (fo=3, routed)           0.578    33.648    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1149]
    SLICE_X23Y83         LUT3 (Prop_lut3_I2_O)        0.124    33.772 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_12__22/O
                         net (fo=6, routed)           0.296    34.068    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1117]
    SLICE_X25Y83         LUT3 (Prop_lut3_I0_O)        0.124    34.192 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_6__22/O
                         net (fo=34, routed)          0.603    34.795    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1053]
    SLICE_X24Y82         LUT6 (Prop_lut6_I5_O)        0.124    34.919 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b1__47/O
                         net (fo=1, routed)           0.000    34.919    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[9].key_exp_i/g0_b0_i_8__15_0
    SLICE_X24Y82         MUXF7 (Prop_muxf7_I1_O)      0.214    35.133 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[9].key_exp_i/g0_b0_i_16/O
                         net (fo=1, routed)           0.744    35.877    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_457
    SLICE_X22Y80         LUT6 (Prop_lut6_I0_O)        0.297    36.174 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_8__15/O
                         net (fo=8, routed)           0.468    36.643    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1249]
    SLICE_X21Y80         LUT3 (Prop_lut3_I0_O)        0.124    36.767 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_2__23/O
                         net (fo=33, routed)          1.112    37.879    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1153]
    SLICE_X21Y78         LUT6 (Prop_lut6_I1_O)        0.124    38.003 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b3__52/O
                         net (fo=3, routed)           0.987    38.990    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/ciphertext_reg[75]
    SLICE_X19Y79         LUT6 (Prop_lut6_I0_O)        0.124    39.114 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/sbox_table[0]_inferred__0/state[43]_i_8/O
                         net (fo=2, routed)           0.415    39.528    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/generate_round_keys[10].key_exp_i/p_0_in[11]
    SLICE_X19Y79         LUT3 (Prop_lut3_I1_O)        0.124    39.652 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[11]_i_6/O
                         net (fo=1, routed)           0.289    39.942    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[11]_i_6_n_0
    SLICE_X19Y80         LUT6 (Prop_lut6_I2_O)        0.124    40.066 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[11]_i_3/O
                         net (fo=1, routed)           0.348    40.413    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[11]_i_3_n_0
    SLICE_X18Y80         LUT6 (Prop_lut6_I4_O)        0.124    40.537 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[11]_i_1/O
                         net (fo=1, routed)           0.000    40.537    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[11]_i_1_n_0
    SLICE_X18Y80         FDCE                                         r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        1.479    22.671    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X18Y80         FDCE                                         r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[11]/C
                         clock pessimism              0.230    22.901    
                         clock uncertainty           -0.302    22.599    
    SLICE_X18Y80         FDCE (Setup_fdce_C_D)        0.031    22.630    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[11]
  -------------------------------------------------------------------
                         required time                         22.630    
                         arrival time                         -40.537    
  -------------------------------------------------------------------
                         slack                                -17.908    

Slack (VIOLATED) :        -17.876ns  (required time - arrival time)
  Source:                 system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg4_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[110]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        37.422ns  (logic 9.533ns (25.474%)  route 27.889ns (74.526%))
  Logic Levels:           48  (LUT2=4 LUT3=6 LUT4=1 LUT5=3 LUT6=23 MUXF7=10 MUXF8=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 22.662 - 20.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        1.664     2.972    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y92         FDRE                                         r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg4_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg4_reg[28]/Q
                         net (fo=36, routed)          2.179     5.607    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/key[28]
    SLICE_X13Y91         LUT6 (Prop_lut6_I4_O)        0.124     5.731 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b2__15/O
                         net (fo=2, routed)           0.000     5.731    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/g0_b0_i_9_3
    SLICE_X13Y91         MUXF7 (Prop_muxf7_I1_O)      0.217     5.948 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/g0_b0_i_18/O
                         net (fo=3, routed)           0.000     5.948    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/slv_reg4_reg[30]_4
    SLICE_X13Y91         MUXF8 (Prop_muxf8_I1_O)      0.094     6.042 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/g0_b0_i_9/O
                         net (fo=6, routed)           0.717     6.758    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/generate_round_keys[1].key_exp_i/p_0_in[2]
    SLICE_X12Y96         LUT5 (Prop_lut5_I2_O)        0.316     7.074 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3/O
                         net (fo=34, routed)          0.970     8.044    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[130]
    SLICE_X10Y97         LUT6 (Prop_lut6_I2_O)        0.124     8.168 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b5__20/O
                         net (fo=1, routed)           0.000     8.168    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[2].key_exp_i/g0_b0_i_18__0_0
    SLICE_X10Y97         MUXF7 (Prop_muxf7_I1_O)      0.214     8.382 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[2].key_exp_i/sbox_table[0]_inferred__0/g0_b0_i_30/O
                         net (fo=1, routed)           0.717     9.099    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_130
    SLICE_X9Y94          LUT5 (Prop_lut5_I0_O)        0.297     9.396 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_18__0/O
                         net (fo=3, routed)           0.169     9.565    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[365]
    SLICE_X9Y94          LUT6 (Prop_lut6_I0_O)        0.124     9.689 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_12__0/O
                         net (fo=4, routed)           0.565    10.254    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[333]
    SLICE_X7Y91          LUT6 (Prop_lut6_I0_O)        0.124    10.378 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_6__12/O
                         net (fo=34, routed)          1.209    11.587    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[269]
    SLICE_X6Y96          LUT6 (Prop_lut6_I5_O)        0.124    11.711 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b2__25/O
                         net (fo=1, routed)           0.000    11.711    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[3].key_exp_i/g0_b0_i_9__5_0
    SLICE_X6Y96          MUXF7 (Prop_muxf7_I1_O)      0.214    11.925 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[3].key_exp_i/sbox_table[0]_inferred__1/g0_b0_i_17/O
                         net (fo=1, routed)           0.964    12.889    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_198
    SLICE_X2Y93          LUT6 (Prop_lut6_I0_O)        0.297    13.186 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_9__5/O
                         net (fo=7, routed)           0.606    13.792    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[498]
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124    13.916 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3__29/O
                         net (fo=34, routed)          1.469    15.385    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[402]
    SLICE_X9Y92          LUT6 (Prop_lut6_I2_O)        0.124    15.509 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0__30/O
                         net (fo=1, routed)           0.000    15.509    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[4].key_exp_i/g0_b0_i_19__2
    SLICE_X9Y92          MUXF7 (Prop_muxf7_I0_O)      0.212    15.721 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[4].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_25/O
                         net (fo=1, routed)           0.551    16.272    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_254
    SLICE_X7Y92          LUT6 (Prop_lut6_I0_O)        0.299    16.571 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_19__2/O
                         net (fo=3, routed)           0.616    17.187    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[632]
    SLICE_X11Y91         LUT3 (Prop_lut3_I2_O)        0.124    17.311 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_13__22/O
                         net (fo=3, routed)           0.444    17.754    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[600]
    SLICE_X12Y91         LUT6 (Prop_lut6_I5_O)        0.124    17.878 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_7__26/O
                         net (fo=5, routed)           0.818    18.697    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[568]
    SLICE_X20Y93         LUT2 (Prop_lut2_I0_O)        0.124    18.821 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_1__6/O
                         net (fo=34, routed)          1.279    20.100    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[536]
    SLICE_X22Y98         LUT6 (Prop_lut6_I0_O)        0.124    20.224 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b5__31/O
                         net (fo=1, routed)           0.000    20.224    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[5].key_exp_i/g0_b0_i_18__3
    SLICE_X22Y98         MUXF7 (Prop_muxf7_I0_O)      0.212    20.436 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[5].key_exp_i/g0_b0_i_26/O
                         net (fo=1, routed)           0.823    21.259    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_269
    SLICE_X22Y98         LUT6 (Prop_lut6_I0_O)        0.299    21.558 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_18__3/O
                         net (fo=4, routed)           0.475    22.033    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[741]
    SLICE_X22Y97         LUT2 (Prop_lut2_I0_O)        0.124    22.157 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_12__7/O
                         net (fo=5, routed)           0.322    22.479    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[709]
    SLICE_X23Y97         LUT3 (Prop_lut3_I0_O)        0.124    22.603 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_6__15/O
                         net (fo=34, routed)          0.810    23.413    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[645]
    SLICE_X24Y92         LUT6 (Prop_lut6_I5_O)        0.124    23.538 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b2__36/O
                         net (fo=1, routed)           0.000    23.538    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[6].key_exp_i/g0_b0_i_15__12_0
    SLICE_X24Y92         MUXF7 (Prop_muxf7_I1_O)      0.214    23.752 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[6].key_exp_i/sbox_table[0]_inferred__0/g0_b0_i_21/O
                         net (fo=1, routed)           0.824    24.575    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_332
    SLICE_X24Y92         LUT6 (Prop_lut6_I0_O)        0.297    24.872 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_15__12/O
                         net (fo=3, routed)           0.818    25.690    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[874]
    SLICE_X23Y90         LUT2 (Prop_lut2_I0_O)        0.149    25.839 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_9__11/O
                         net (fo=4, routed)           0.450    26.289    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[842]
    SLICE_X23Y89         LUT4 (Prop_lut4_I2_O)        0.332    26.621 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3__32/O
                         net (fo=35, routed)          1.177    27.798    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[778]
    SLICE_X28Y88         LUT6 (Prop_lut6_I2_O)        0.124    27.922 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b4__41/O
                         net (fo=1, routed)           0.000    27.922    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[7].key_exp_i/g0_b0_i_17__12_0
    SLICE_X28Y88         MUXF7 (Prop_muxf7_I1_O)      0.214    28.136 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[7].key_exp_i/sbox_table[0]_inferred__1/g0_b0_i_25/O
                         net (fo=1, routed)           0.617    28.753    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_392
    SLICE_X27Y88         LUT6 (Prop_lut6_I0_O)        0.297    29.050 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_17__12/O
                         net (fo=5, routed)           0.555    29.606    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1012]
    SLICE_X25Y87         LUT3 (Prop_lut3_I2_O)        0.124    29.730 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_11__29/O
                         net (fo=7, routed)           0.670    30.400    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[948]
    SLICE_X25Y85         LUT2 (Prop_lut2_I0_O)        0.149    30.549 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_5__9/O
                         net (fo=34, routed)          1.197    31.746    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[916]
    SLICE_X26Y80         LUT6 (Prop_lut6_I4_O)        0.332    32.078 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b5__46/O
                         net (fo=1, routed)           0.000    32.078    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[8].key_exp_i/g0_b0_i_18__17_0
    SLICE_X26Y80         MUXF7 (Prop_muxf7_I1_O)      0.217    32.295 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[8].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_25/O
                         net (fo=1, routed)           0.476    32.771    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_451
    SLICE_X28Y83         LUT6 (Prop_lut6_I0_O)        0.299    33.070 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_18__17/O
                         net (fo=3, routed)           0.578    33.648    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1149]
    SLICE_X23Y83         LUT3 (Prop_lut3_I2_O)        0.124    33.772 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_12__22/O
                         net (fo=6, routed)           0.296    34.068    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1117]
    SLICE_X25Y83         LUT3 (Prop_lut3_I0_O)        0.124    34.192 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_6__22/O
                         net (fo=34, routed)          0.603    34.795    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1053]
    SLICE_X24Y82         LUT6 (Prop_lut6_I5_O)        0.124    34.919 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b1__47/O
                         net (fo=1, routed)           0.000    34.919    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[9].key_exp_i/g0_b0_i_8__15_0
    SLICE_X24Y82         MUXF7 (Prop_muxf7_I1_O)      0.214    35.133 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[9].key_exp_i/g0_b0_i_16/O
                         net (fo=1, routed)           0.744    35.877    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_457
    SLICE_X22Y80         LUT6 (Prop_lut6_I0_O)        0.297    36.174 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_8__15/O
                         net (fo=8, routed)           0.468    36.643    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1249]
    SLICE_X21Y80         LUT3 (Prop_lut3_I0_O)        0.124    36.767 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_2__23/O
                         net (fo=33, routed)          1.196    37.963    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1153]
    SLICE_X23Y81         LUT6 (Prop_lut6_I1_O)        0.124    38.087 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b6__52/O
                         net (fo=2, routed)           0.000    38.087    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/ciphertext_reg[78]_1
    SLICE_X23Y81         MUXF7 (Prop_muxf7_I1_O)      0.245    38.332 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/sbox_table[0]_inferred__0/ciphertext_reg[78]_i_3/O
                         net (fo=5, routed)           0.632    38.964    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_556
    SLICE_X22Y78         LUT5 (Prop_lut5_I3_O)        0.298    39.262 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[110]_i_6/O
                         net (fo=1, routed)           0.441    39.702    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[110]_i_6_n_0
    SLICE_X22Y76         LUT6 (Prop_lut6_I2_O)        0.124    39.826 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[110]_i_3/O
                         net (fo=1, routed)           0.444    40.270    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[110]_i_3_n_0
    SLICE_X22Y76         LUT6 (Prop_lut6_I4_O)        0.124    40.394 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[110]_i_1/O
                         net (fo=1, routed)           0.000    40.394    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[110]_i_1_n_0
    SLICE_X22Y76         FDCE                                         r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        1.470    22.662    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X22Y76         FDCE                                         r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[110]/C
                         clock pessimism              0.130    22.792    
                         clock uncertainty           -0.302    22.490    
    SLICE_X22Y76         FDCE (Setup_fdce_C_D)        0.029    22.519    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[110]
  -------------------------------------------------------------------
                         required time                         22.519    
                         arrival time                         -40.394    
  -------------------------------------------------------------------
                         slack                                -17.876    

Slack (VIOLATED) :        -17.869ns  (required time - arrival time)
  Source:                 system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg4_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[41]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        37.527ns  (logic 9.238ns (24.617%)  route 28.289ns (75.383%))
  Logic Levels:           48  (LUT2=4 LUT3=6 LUT4=1 LUT5=2 LUT6=25 MUXF7=9 MUXF8=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 22.671 - 20.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        1.664     2.972    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y92         FDRE                                         r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg4_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg4_reg[28]/Q
                         net (fo=36, routed)          2.179     5.607    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/key[28]
    SLICE_X13Y91         LUT6 (Prop_lut6_I4_O)        0.124     5.731 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b2__15/O
                         net (fo=2, routed)           0.000     5.731    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/g0_b0_i_9_3
    SLICE_X13Y91         MUXF7 (Prop_muxf7_I1_O)      0.217     5.948 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/g0_b0_i_18/O
                         net (fo=3, routed)           0.000     5.948    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/slv_reg4_reg[30]_4
    SLICE_X13Y91         MUXF8 (Prop_muxf8_I1_O)      0.094     6.042 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/g0_b0_i_9/O
                         net (fo=6, routed)           0.717     6.758    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/generate_round_keys[1].key_exp_i/p_0_in[2]
    SLICE_X12Y96         LUT5 (Prop_lut5_I2_O)        0.316     7.074 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3/O
                         net (fo=34, routed)          0.970     8.044    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[130]
    SLICE_X10Y97         LUT6 (Prop_lut6_I2_O)        0.124     8.168 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b5__20/O
                         net (fo=1, routed)           0.000     8.168    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[2].key_exp_i/g0_b0_i_18__0_0
    SLICE_X10Y97         MUXF7 (Prop_muxf7_I1_O)      0.214     8.382 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[2].key_exp_i/sbox_table[0]_inferred__0/g0_b0_i_30/O
                         net (fo=1, routed)           0.717     9.099    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_130
    SLICE_X9Y94          LUT5 (Prop_lut5_I0_O)        0.297     9.396 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_18__0/O
                         net (fo=3, routed)           0.169     9.565    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[365]
    SLICE_X9Y94          LUT6 (Prop_lut6_I0_O)        0.124     9.689 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_12__0/O
                         net (fo=4, routed)           0.565    10.254    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[333]
    SLICE_X7Y91          LUT6 (Prop_lut6_I0_O)        0.124    10.378 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_6__12/O
                         net (fo=34, routed)          1.209    11.587    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[269]
    SLICE_X6Y96          LUT6 (Prop_lut6_I5_O)        0.124    11.711 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b2__25/O
                         net (fo=1, routed)           0.000    11.711    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[3].key_exp_i/g0_b0_i_9__5_0
    SLICE_X6Y96          MUXF7 (Prop_muxf7_I1_O)      0.214    11.925 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[3].key_exp_i/sbox_table[0]_inferred__1/g0_b0_i_17/O
                         net (fo=1, routed)           0.964    12.889    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_198
    SLICE_X2Y93          LUT6 (Prop_lut6_I0_O)        0.297    13.186 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_9__5/O
                         net (fo=7, routed)           0.606    13.792    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[498]
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124    13.916 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3__29/O
                         net (fo=34, routed)          1.469    15.385    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[402]
    SLICE_X9Y92          LUT6 (Prop_lut6_I2_O)        0.124    15.509 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0__30/O
                         net (fo=1, routed)           0.000    15.509    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[4].key_exp_i/g0_b0_i_19__2
    SLICE_X9Y92          MUXF7 (Prop_muxf7_I0_O)      0.212    15.721 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[4].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_25/O
                         net (fo=1, routed)           0.551    16.272    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_254
    SLICE_X7Y92          LUT6 (Prop_lut6_I0_O)        0.299    16.571 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_19__2/O
                         net (fo=3, routed)           0.616    17.187    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[632]
    SLICE_X11Y91         LUT3 (Prop_lut3_I2_O)        0.124    17.311 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_13__22/O
                         net (fo=3, routed)           0.444    17.754    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[600]
    SLICE_X12Y91         LUT6 (Prop_lut6_I5_O)        0.124    17.878 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_7__26/O
                         net (fo=5, routed)           0.818    18.697    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[568]
    SLICE_X20Y93         LUT2 (Prop_lut2_I0_O)        0.124    18.821 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_1__6/O
                         net (fo=34, routed)          1.279    20.100    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[536]
    SLICE_X22Y98         LUT6 (Prop_lut6_I0_O)        0.124    20.224 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b5__31/O
                         net (fo=1, routed)           0.000    20.224    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[5].key_exp_i/g0_b0_i_18__3
    SLICE_X22Y98         MUXF7 (Prop_muxf7_I0_O)      0.212    20.436 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[5].key_exp_i/g0_b0_i_26/O
                         net (fo=1, routed)           0.823    21.259    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_269
    SLICE_X22Y98         LUT6 (Prop_lut6_I0_O)        0.299    21.558 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_18__3/O
                         net (fo=4, routed)           0.475    22.033    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[741]
    SLICE_X22Y97         LUT2 (Prop_lut2_I0_O)        0.124    22.157 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_12__7/O
                         net (fo=5, routed)           0.322    22.479    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[709]
    SLICE_X23Y97         LUT3 (Prop_lut3_I0_O)        0.124    22.603 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_6__15/O
                         net (fo=34, routed)          0.810    23.413    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[645]
    SLICE_X24Y92         LUT6 (Prop_lut6_I5_O)        0.124    23.538 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b2__36/O
                         net (fo=1, routed)           0.000    23.538    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[6].key_exp_i/g0_b0_i_15__12_0
    SLICE_X24Y92         MUXF7 (Prop_muxf7_I1_O)      0.214    23.752 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[6].key_exp_i/sbox_table[0]_inferred__0/g0_b0_i_21/O
                         net (fo=1, routed)           0.824    24.575    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_332
    SLICE_X24Y92         LUT6 (Prop_lut6_I0_O)        0.297    24.872 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_15__12/O
                         net (fo=3, routed)           0.818    25.690    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[874]
    SLICE_X23Y90         LUT2 (Prop_lut2_I0_O)        0.149    25.839 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_9__11/O
                         net (fo=4, routed)           0.450    26.289    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[842]
    SLICE_X23Y89         LUT4 (Prop_lut4_I2_O)        0.332    26.621 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3__32/O
                         net (fo=35, routed)          1.177    27.798    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[778]
    SLICE_X28Y88         LUT6 (Prop_lut6_I2_O)        0.124    27.922 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b4__41/O
                         net (fo=1, routed)           0.000    27.922    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[7].key_exp_i/g0_b0_i_17__12_0
    SLICE_X28Y88         MUXF7 (Prop_muxf7_I1_O)      0.214    28.136 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[7].key_exp_i/sbox_table[0]_inferred__1/g0_b0_i_25/O
                         net (fo=1, routed)           0.617    28.753    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_392
    SLICE_X27Y88         LUT6 (Prop_lut6_I0_O)        0.297    29.050 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_17__12/O
                         net (fo=5, routed)           0.555    29.606    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1012]
    SLICE_X25Y87         LUT3 (Prop_lut3_I2_O)        0.124    29.730 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_11__29/O
                         net (fo=7, routed)           0.670    30.400    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[948]
    SLICE_X25Y85         LUT2 (Prop_lut2_I0_O)        0.149    30.549 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_5__9/O
                         net (fo=34, routed)          1.197    31.746    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[916]
    SLICE_X26Y80         LUT6 (Prop_lut6_I4_O)        0.332    32.078 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b5__46/O
                         net (fo=1, routed)           0.000    32.078    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[8].key_exp_i/g0_b0_i_18__17_0
    SLICE_X26Y80         MUXF7 (Prop_muxf7_I1_O)      0.217    32.295 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[8].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_25/O
                         net (fo=1, routed)           0.476    32.771    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_451
    SLICE_X28Y83         LUT6 (Prop_lut6_I0_O)        0.299    33.070 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_18__17/O
                         net (fo=3, routed)           0.578    33.648    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1149]
    SLICE_X23Y83         LUT3 (Prop_lut3_I2_O)        0.124    33.772 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_12__22/O
                         net (fo=6, routed)           0.296    34.068    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1117]
    SLICE_X25Y83         LUT3 (Prop_lut3_I0_O)        0.124    34.192 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_6__22/O
                         net (fo=34, routed)          0.603    34.795    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1053]
    SLICE_X24Y82         LUT6 (Prop_lut6_I5_O)        0.124    34.919 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b1__47/O
                         net (fo=1, routed)           0.000    34.919    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[9].key_exp_i/g0_b0_i_8__15_0
    SLICE_X24Y82         MUXF7 (Prop_muxf7_I1_O)      0.214    35.133 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[9].key_exp_i/g0_b0_i_16/O
                         net (fo=1, routed)           0.744    35.877    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_457
    SLICE_X22Y80         LUT6 (Prop_lut6_I0_O)        0.297    36.174 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_8__15/O
                         net (fo=8, routed)           0.468    36.643    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1249]
    SLICE_X21Y80         LUT3 (Prop_lut3_I0_O)        0.124    36.767 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_2__23/O
                         net (fo=33, routed)          1.252    38.018    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1153]
    SLICE_X19Y82         LUT6 (Prop_lut6_I1_O)        0.124    38.142 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b1__52/O
                         net (fo=3, routed)           0.816    38.958    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/ciphertext_reg[73]
    SLICE_X17Y82         LUT6 (Prop_lut6_I0_O)        0.124    39.082 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/sbox_table[0]_inferred__0/state[41]_i_8/O
                         net (fo=2, routed)           0.314    39.396    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/generate_round_keys[10].key_exp_i/p_0_in[9]
    SLICE_X15Y82         LUT6 (Prop_lut6_I0_O)        0.124    39.520 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[41]_i_4/O
                         net (fo=1, routed)           0.446    39.967    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[41]_i_4_n_0
    SLICE_X17Y80         LUT6 (Prop_lut6_I3_O)        0.124    40.091 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[41]_i_2/O
                         net (fo=1, routed)           0.284    40.375    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state0[41]
    SLICE_X19Y80         LUT6 (Prop_lut6_I5_O)        0.124    40.499 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[41]_i_1/O
                         net (fo=1, routed)           0.000    40.499    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[41]_i_1_n_0
    SLICE_X19Y80         FDCE                                         r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        1.479    22.671    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X19Y80         FDCE                                         r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[41]/C
                         clock pessimism              0.230    22.901    
                         clock uncertainty           -0.302    22.599    
    SLICE_X19Y80         FDCE (Setup_fdce_C_D)        0.031    22.630    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[41]
  -------------------------------------------------------------------
                         required time                         22.630    
                         arrival time                         -40.499    
  -------------------------------------------------------------------
                         slack                                -17.869    

Slack (VIOLATED) :        -17.863ns  (required time - arrival time)
  Source:                 system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg4_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[43]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        37.517ns  (logic 9.238ns (24.624%)  route 28.279ns (75.376%))
  Logic Levels:           48  (LUT2=4 LUT3=6 LUT4=1 LUT5=2 LUT6=25 MUXF7=9 MUXF8=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 22.667 - 20.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        1.664     2.972    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y92         FDRE                                         r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg4_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg4_reg[28]/Q
                         net (fo=36, routed)          2.179     5.607    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/key[28]
    SLICE_X13Y91         LUT6 (Prop_lut6_I4_O)        0.124     5.731 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b2__15/O
                         net (fo=2, routed)           0.000     5.731    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/g0_b0_i_9_3
    SLICE_X13Y91         MUXF7 (Prop_muxf7_I1_O)      0.217     5.948 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/g0_b0_i_18/O
                         net (fo=3, routed)           0.000     5.948    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/slv_reg4_reg[30]_4
    SLICE_X13Y91         MUXF8 (Prop_muxf8_I1_O)      0.094     6.042 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/g0_b0_i_9/O
                         net (fo=6, routed)           0.717     6.758    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/generate_round_keys[1].key_exp_i/p_0_in[2]
    SLICE_X12Y96         LUT5 (Prop_lut5_I2_O)        0.316     7.074 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3/O
                         net (fo=34, routed)          0.970     8.044    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[130]
    SLICE_X10Y97         LUT6 (Prop_lut6_I2_O)        0.124     8.168 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b5__20/O
                         net (fo=1, routed)           0.000     8.168    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[2].key_exp_i/g0_b0_i_18__0_0
    SLICE_X10Y97         MUXF7 (Prop_muxf7_I1_O)      0.214     8.382 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[2].key_exp_i/sbox_table[0]_inferred__0/g0_b0_i_30/O
                         net (fo=1, routed)           0.717     9.099    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_130
    SLICE_X9Y94          LUT5 (Prop_lut5_I0_O)        0.297     9.396 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_18__0/O
                         net (fo=3, routed)           0.169     9.565    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[365]
    SLICE_X9Y94          LUT6 (Prop_lut6_I0_O)        0.124     9.689 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_12__0/O
                         net (fo=4, routed)           0.565    10.254    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[333]
    SLICE_X7Y91          LUT6 (Prop_lut6_I0_O)        0.124    10.378 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_6__12/O
                         net (fo=34, routed)          1.209    11.587    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[269]
    SLICE_X6Y96          LUT6 (Prop_lut6_I5_O)        0.124    11.711 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b2__25/O
                         net (fo=1, routed)           0.000    11.711    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[3].key_exp_i/g0_b0_i_9__5_0
    SLICE_X6Y96          MUXF7 (Prop_muxf7_I1_O)      0.214    11.925 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[3].key_exp_i/sbox_table[0]_inferred__1/g0_b0_i_17/O
                         net (fo=1, routed)           0.964    12.889    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_198
    SLICE_X2Y93          LUT6 (Prop_lut6_I0_O)        0.297    13.186 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_9__5/O
                         net (fo=7, routed)           0.606    13.792    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[498]
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124    13.916 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3__29/O
                         net (fo=34, routed)          1.469    15.385    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[402]
    SLICE_X9Y92          LUT6 (Prop_lut6_I2_O)        0.124    15.509 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0__30/O
                         net (fo=1, routed)           0.000    15.509    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[4].key_exp_i/g0_b0_i_19__2
    SLICE_X9Y92          MUXF7 (Prop_muxf7_I0_O)      0.212    15.721 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[4].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_25/O
                         net (fo=1, routed)           0.551    16.272    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_254
    SLICE_X7Y92          LUT6 (Prop_lut6_I0_O)        0.299    16.571 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_19__2/O
                         net (fo=3, routed)           0.616    17.187    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[632]
    SLICE_X11Y91         LUT3 (Prop_lut3_I2_O)        0.124    17.311 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_13__22/O
                         net (fo=3, routed)           0.444    17.754    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[600]
    SLICE_X12Y91         LUT6 (Prop_lut6_I5_O)        0.124    17.878 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_7__26/O
                         net (fo=5, routed)           0.818    18.697    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[568]
    SLICE_X20Y93         LUT2 (Prop_lut2_I0_O)        0.124    18.821 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_1__6/O
                         net (fo=34, routed)          1.279    20.100    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[536]
    SLICE_X22Y98         LUT6 (Prop_lut6_I0_O)        0.124    20.224 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b5__31/O
                         net (fo=1, routed)           0.000    20.224    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[5].key_exp_i/g0_b0_i_18__3
    SLICE_X22Y98         MUXF7 (Prop_muxf7_I0_O)      0.212    20.436 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[5].key_exp_i/g0_b0_i_26/O
                         net (fo=1, routed)           0.823    21.259    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_269
    SLICE_X22Y98         LUT6 (Prop_lut6_I0_O)        0.299    21.558 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_18__3/O
                         net (fo=4, routed)           0.475    22.033    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[741]
    SLICE_X22Y97         LUT2 (Prop_lut2_I0_O)        0.124    22.157 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_12__7/O
                         net (fo=5, routed)           0.322    22.479    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[709]
    SLICE_X23Y97         LUT3 (Prop_lut3_I0_O)        0.124    22.603 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_6__15/O
                         net (fo=34, routed)          0.810    23.413    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[645]
    SLICE_X24Y92         LUT6 (Prop_lut6_I5_O)        0.124    23.538 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b2__36/O
                         net (fo=1, routed)           0.000    23.538    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[6].key_exp_i/g0_b0_i_15__12_0
    SLICE_X24Y92         MUXF7 (Prop_muxf7_I1_O)      0.214    23.752 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[6].key_exp_i/sbox_table[0]_inferred__0/g0_b0_i_21/O
                         net (fo=1, routed)           0.824    24.575    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_332
    SLICE_X24Y92         LUT6 (Prop_lut6_I0_O)        0.297    24.872 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_15__12/O
                         net (fo=3, routed)           0.818    25.690    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[874]
    SLICE_X23Y90         LUT2 (Prop_lut2_I0_O)        0.149    25.839 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_9__11/O
                         net (fo=4, routed)           0.450    26.289    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[842]
    SLICE_X23Y89         LUT4 (Prop_lut4_I2_O)        0.332    26.621 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3__32/O
                         net (fo=35, routed)          1.177    27.798    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[778]
    SLICE_X28Y88         LUT6 (Prop_lut6_I2_O)        0.124    27.922 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b4__41/O
                         net (fo=1, routed)           0.000    27.922    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[7].key_exp_i/g0_b0_i_17__12_0
    SLICE_X28Y88         MUXF7 (Prop_muxf7_I1_O)      0.214    28.136 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[7].key_exp_i/sbox_table[0]_inferred__1/g0_b0_i_25/O
                         net (fo=1, routed)           0.617    28.753    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_392
    SLICE_X27Y88         LUT6 (Prop_lut6_I0_O)        0.297    29.050 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_17__12/O
                         net (fo=5, routed)           0.555    29.606    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1012]
    SLICE_X25Y87         LUT3 (Prop_lut3_I2_O)        0.124    29.730 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_11__29/O
                         net (fo=7, routed)           0.670    30.400    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[948]
    SLICE_X25Y85         LUT2 (Prop_lut2_I0_O)        0.149    30.549 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_5__9/O
                         net (fo=34, routed)          1.197    31.746    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[916]
    SLICE_X26Y80         LUT6 (Prop_lut6_I4_O)        0.332    32.078 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b5__46/O
                         net (fo=1, routed)           0.000    32.078    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[8].key_exp_i/g0_b0_i_18__17_0
    SLICE_X26Y80         MUXF7 (Prop_muxf7_I1_O)      0.217    32.295 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[8].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_25/O
                         net (fo=1, routed)           0.476    32.771    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_451
    SLICE_X28Y83         LUT6 (Prop_lut6_I0_O)        0.299    33.070 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_18__17/O
                         net (fo=3, routed)           0.578    33.648    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1149]
    SLICE_X23Y83         LUT3 (Prop_lut3_I2_O)        0.124    33.772 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_12__22/O
                         net (fo=6, routed)           0.296    34.068    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1117]
    SLICE_X25Y83         LUT3 (Prop_lut3_I0_O)        0.124    34.192 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_6__22/O
                         net (fo=34, routed)          0.603    34.795    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1053]
    SLICE_X24Y82         LUT6 (Prop_lut6_I5_O)        0.124    34.919 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b1__47/O
                         net (fo=1, routed)           0.000    34.919    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[9].key_exp_i/g0_b0_i_8__15_0
    SLICE_X24Y82         MUXF7 (Prop_muxf7_I1_O)      0.214    35.133 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[9].key_exp_i/g0_b0_i_16/O
                         net (fo=1, routed)           0.744    35.877    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_457
    SLICE_X22Y80         LUT6 (Prop_lut6_I0_O)        0.297    36.174 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_8__15/O
                         net (fo=8, routed)           0.468    36.643    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1249]
    SLICE_X21Y80         LUT3 (Prop_lut3_I0_O)        0.124    36.767 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_2__23/O
                         net (fo=33, routed)          1.112    37.879    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1153]
    SLICE_X21Y78         LUT6 (Prop_lut6_I1_O)        0.124    38.003 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b3__52/O
                         net (fo=3, routed)           0.987    38.990    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/ciphertext_reg[75]
    SLICE_X19Y79         LUT6 (Prop_lut6_I0_O)        0.124    39.114 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/sbox_table[0]_inferred__0/state[43]_i_8/O
                         net (fo=2, routed)           0.585    39.698    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/generate_round_keys[10].key_exp_i/p_0_in[11]
    SLICE_X17Y76         LUT6 (Prop_lut6_I0_O)        0.124    39.822 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[43]_i_4/O
                         net (fo=1, routed)           0.154    39.977    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[43]_i_4_n_0
    SLICE_X17Y76         LUT6 (Prop_lut6_I3_O)        0.124    40.101 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[43]_i_2/O
                         net (fo=1, routed)           0.264    40.365    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state0[43]
    SLICE_X17Y76         LUT6 (Prop_lut6_I5_O)        0.124    40.489 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[43]_i_1/O
                         net (fo=1, routed)           0.000    40.489    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[43]_i_1_n_0
    SLICE_X17Y76         FDCE                                         r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        1.475    22.667    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X17Y76         FDCE                                         r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[43]/C
                         clock pessimism              0.230    22.897    
                         clock uncertainty           -0.302    22.595    
    SLICE_X17Y76         FDCE (Setup_fdce_C_D)        0.031    22.626    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[43]
  -------------------------------------------------------------------
                         required time                         22.626    
                         arrival time                         -40.489    
  -------------------------------------------------------------------
                         slack                                -17.863    

Slack (VIOLATED) :        -17.807ns  (required time - arrival time)
  Source:                 system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg4_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[111]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        37.358ns  (logic 9.511ns (25.459%)  route 27.847ns (74.541%))
  Logic Levels:           48  (LUT2=4 LUT3=6 LUT4=1 LUT5=3 LUT6=23 MUXF7=10 MUXF8=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 22.666 - 20.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        1.664     2.972    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y92         FDRE                                         r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg4_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg4_reg[28]/Q
                         net (fo=36, routed)          2.179     5.607    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/key[28]
    SLICE_X13Y91         LUT6 (Prop_lut6_I4_O)        0.124     5.731 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b2__15/O
                         net (fo=2, routed)           0.000     5.731    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/g0_b0_i_9_3
    SLICE_X13Y91         MUXF7 (Prop_muxf7_I1_O)      0.217     5.948 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/g0_b0_i_18/O
                         net (fo=3, routed)           0.000     5.948    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/slv_reg4_reg[30]_4
    SLICE_X13Y91         MUXF8 (Prop_muxf8_I1_O)      0.094     6.042 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/g0_b0_i_9/O
                         net (fo=6, routed)           0.717     6.758    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/generate_round_keys[1].key_exp_i/p_0_in[2]
    SLICE_X12Y96         LUT5 (Prop_lut5_I2_O)        0.316     7.074 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3/O
                         net (fo=34, routed)          0.970     8.044    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[130]
    SLICE_X10Y97         LUT6 (Prop_lut6_I2_O)        0.124     8.168 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b5__20/O
                         net (fo=1, routed)           0.000     8.168    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[2].key_exp_i/g0_b0_i_18__0_0
    SLICE_X10Y97         MUXF7 (Prop_muxf7_I1_O)      0.214     8.382 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[2].key_exp_i/sbox_table[0]_inferred__0/g0_b0_i_30/O
                         net (fo=1, routed)           0.717     9.099    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_130
    SLICE_X9Y94          LUT5 (Prop_lut5_I0_O)        0.297     9.396 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_18__0/O
                         net (fo=3, routed)           0.169     9.565    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[365]
    SLICE_X9Y94          LUT6 (Prop_lut6_I0_O)        0.124     9.689 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_12__0/O
                         net (fo=4, routed)           0.565    10.254    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[333]
    SLICE_X7Y91          LUT6 (Prop_lut6_I0_O)        0.124    10.378 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_6__12/O
                         net (fo=34, routed)          1.209    11.587    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[269]
    SLICE_X6Y96          LUT6 (Prop_lut6_I5_O)        0.124    11.711 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b2__25/O
                         net (fo=1, routed)           0.000    11.711    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[3].key_exp_i/g0_b0_i_9__5_0
    SLICE_X6Y96          MUXF7 (Prop_muxf7_I1_O)      0.214    11.925 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[3].key_exp_i/sbox_table[0]_inferred__1/g0_b0_i_17/O
                         net (fo=1, routed)           0.964    12.889    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_198
    SLICE_X2Y93          LUT6 (Prop_lut6_I0_O)        0.297    13.186 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_9__5/O
                         net (fo=7, routed)           0.606    13.792    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[498]
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124    13.916 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3__29/O
                         net (fo=34, routed)          1.469    15.385    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[402]
    SLICE_X9Y92          LUT6 (Prop_lut6_I2_O)        0.124    15.509 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0__30/O
                         net (fo=1, routed)           0.000    15.509    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[4].key_exp_i/g0_b0_i_19__2
    SLICE_X9Y92          MUXF7 (Prop_muxf7_I0_O)      0.212    15.721 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[4].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_25/O
                         net (fo=1, routed)           0.551    16.272    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_254
    SLICE_X7Y92          LUT6 (Prop_lut6_I0_O)        0.299    16.571 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_19__2/O
                         net (fo=3, routed)           0.616    17.187    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[632]
    SLICE_X11Y91         LUT3 (Prop_lut3_I2_O)        0.124    17.311 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_13__22/O
                         net (fo=3, routed)           0.444    17.754    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[600]
    SLICE_X12Y91         LUT6 (Prop_lut6_I5_O)        0.124    17.878 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_7__26/O
                         net (fo=5, routed)           0.818    18.697    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[568]
    SLICE_X20Y93         LUT2 (Prop_lut2_I0_O)        0.124    18.821 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_1__6/O
                         net (fo=34, routed)          1.279    20.100    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[536]
    SLICE_X22Y98         LUT6 (Prop_lut6_I0_O)        0.124    20.224 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b5__31/O
                         net (fo=1, routed)           0.000    20.224    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[5].key_exp_i/g0_b0_i_18__3
    SLICE_X22Y98         MUXF7 (Prop_muxf7_I0_O)      0.212    20.436 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[5].key_exp_i/g0_b0_i_26/O
                         net (fo=1, routed)           0.823    21.259    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_269
    SLICE_X22Y98         LUT6 (Prop_lut6_I0_O)        0.299    21.558 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_18__3/O
                         net (fo=4, routed)           0.475    22.033    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[741]
    SLICE_X22Y97         LUT2 (Prop_lut2_I0_O)        0.124    22.157 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_12__7/O
                         net (fo=5, routed)           0.322    22.479    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[709]
    SLICE_X23Y97         LUT3 (Prop_lut3_I0_O)        0.124    22.603 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_6__15/O
                         net (fo=34, routed)          0.810    23.413    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[645]
    SLICE_X24Y92         LUT6 (Prop_lut6_I5_O)        0.124    23.538 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b2__36/O
                         net (fo=1, routed)           0.000    23.538    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[6].key_exp_i/g0_b0_i_15__12_0
    SLICE_X24Y92         MUXF7 (Prop_muxf7_I1_O)      0.214    23.752 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[6].key_exp_i/sbox_table[0]_inferred__0/g0_b0_i_21/O
                         net (fo=1, routed)           0.824    24.575    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_332
    SLICE_X24Y92         LUT6 (Prop_lut6_I0_O)        0.297    24.872 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_15__12/O
                         net (fo=3, routed)           0.818    25.690    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[874]
    SLICE_X23Y90         LUT2 (Prop_lut2_I0_O)        0.149    25.839 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_9__11/O
                         net (fo=4, routed)           0.450    26.289    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[842]
    SLICE_X23Y89         LUT4 (Prop_lut4_I2_O)        0.332    26.621 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3__32/O
                         net (fo=35, routed)          1.177    27.798    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[778]
    SLICE_X28Y88         LUT6 (Prop_lut6_I2_O)        0.124    27.922 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b4__41/O
                         net (fo=1, routed)           0.000    27.922    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[7].key_exp_i/g0_b0_i_17__12_0
    SLICE_X28Y88         MUXF7 (Prop_muxf7_I1_O)      0.214    28.136 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[7].key_exp_i/sbox_table[0]_inferred__1/g0_b0_i_25/O
                         net (fo=1, routed)           0.617    28.753    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_392
    SLICE_X27Y88         LUT6 (Prop_lut6_I0_O)        0.297    29.050 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_17__12/O
                         net (fo=5, routed)           0.555    29.606    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1012]
    SLICE_X25Y87         LUT3 (Prop_lut3_I2_O)        0.124    29.730 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_11__29/O
                         net (fo=7, routed)           0.670    30.400    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[948]
    SLICE_X25Y85         LUT2 (Prop_lut2_I0_O)        0.149    30.549 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_5__9/O
                         net (fo=34, routed)          0.863    31.412    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[916]
    SLICE_X26Y84         LUT6 (Prop_lut6_I4_O)        0.332    31.744 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b4__46/O
                         net (fo=1, routed)           0.000    31.744    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[8].key_exp_i/g0_b0_i_17__17_0
    SLICE_X26Y84         MUXF7 (Prop_muxf7_I1_O)      0.217    31.961 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[8].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_24/O
                         net (fo=1, routed)           0.597    32.558    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_450
    SLICE_X30Y84         LUT6 (Prop_lut6_I0_O)        0.299    32.857 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_17__17/O
                         net (fo=3, routed)           0.724    33.581    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1148]
    SLICE_X25Y84         LUT3 (Prop_lut3_I2_O)        0.124    33.705 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_11__22/O
                         net (fo=6, routed)           0.319    34.024    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1116]
    SLICE_X25Y82         LUT3 (Prop_lut3_I0_O)        0.124    34.148 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_5__22/O
                         net (fo=34, routed)          0.781    34.929    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1052]
    SLICE_X26Y82         LUT6 (Prop_lut6_I4_O)        0.124    35.053 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b4__47/O
                         net (fo=1, routed)           0.000    35.053    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[9].key_exp_i/g0_b0_i_11__15_0
    SLICE_X26Y82         MUXF7 (Prop_muxf7_I1_O)      0.217    35.270 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[9].key_exp_i/g0_b0_i_19/O
                         net (fo=1, routed)           0.578    35.848    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_460
    SLICE_X26Y80         LUT6 (Prop_lut6_I0_O)        0.299    36.147 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_11__15/O
                         net (fo=8, routed)           0.466    36.613    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1252]
    SLICE_X26Y81         LUT3 (Prop_lut3_I0_O)        0.124    36.737 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_5__23/O
                         net (fo=33, routed)          1.174    37.911    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1156]
    SLICE_X21Y80         LUT6 (Prop_lut6_I4_O)        0.124    38.035 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b7__52/O
                         net (fo=3, routed)           0.000    38.035    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/ciphertext_reg[79]_1
    SLICE_X21Y80         MUXF7 (Prop_muxf7_I1_O)      0.217    38.252 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/sbox_table[0]_inferred__0/ciphertext_reg[79]_i_4/O
                         net (fo=5, routed)           0.644    38.897    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_558
    SLICE_X23Y80         LUT5 (Prop_lut5_I3_O)        0.299    39.196 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[111]_i_6/O
                         net (fo=1, routed)           0.442    39.638    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[111]_i_6_n_0
    SLICE_X22Y79         LUT6 (Prop_lut6_I2_O)        0.124    39.762 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[111]_i_3/O
                         net (fo=1, routed)           0.444    40.206    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[111]_i_3_n_0
    SLICE_X22Y79         LUT6 (Prop_lut6_I4_O)        0.124    40.330 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[111]_i_1/O
                         net (fo=1, routed)           0.000    40.330    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[111]_i_1_n_0
    SLICE_X22Y79         FDCE                                         r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        1.474    22.666    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X22Y79         FDCE                                         r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[111]/C
                         clock pessimism              0.130    22.796    
                         clock uncertainty           -0.302    22.494    
    SLICE_X22Y79         FDCE (Setup_fdce_C_D)        0.029    22.523    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[111]
  -------------------------------------------------------------------
                         required time                         22.523    
                         arrival time                         -40.330    
  -------------------------------------------------------------------
                         slack                                -17.807    

Slack (VIOLATED) :        -17.806ns  (required time - arrival time)
  Source:                 system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg4_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        37.506ns  (logic 8.735ns (23.290%)  route 28.771ns (76.710%))
  Logic Levels:           47  (LUT2=4 LUT3=7 LUT4=1 LUT5=2 LUT6=24 MUXF7=8 MUXF8=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 22.721 - 20.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        1.670     2.978    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y95         FDRE                                         r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg4_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y95         FDRE (Prop_fdre_C_Q)         0.518     3.496 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg4_reg[5]/Q
                         net (fo=36, routed)          1.665     5.161    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/key[5]
    SLICE_X8Y96          LUT6 (Prop_lut6_I5_O)        0.124     5.285 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g2_b2__16/O
                         net (fo=2, routed)           0.000     5.285    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/g0_b0_i_9__0_1
    SLICE_X8Y96          MUXF7 (Prop_muxf7_I0_O)      0.209     5.494 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/sbox_table[0]_inferred__0/g0_b0_i_18/O
                         net (fo=3, routed)           0.000     5.494    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/slv_reg4_reg[6]_4
    SLICE_X8Y96          MUXF8 (Prop_muxf8_I1_O)      0.088     5.582 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/sbox_table[0]_inferred__0/g0_b0_i_9/O
                         net (fo=6, routed)           0.784     6.366    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/generate_round_keys[1].key_exp_i/p_0_in[10]
    SLICE_X6Y95          LUT5 (Prop_lut5_I2_O)        0.319     6.685 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3__0/O
                         net (fo=34, routed)          1.482     8.167    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[138]
    SLICE_X2Y97          LUT6 (Prop_lut6_I2_O)        0.124     8.291 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b3__21/O
                         net (fo=1, routed)           0.000     8.291    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[2].key_exp_i/g0_b0_i_16__1_2
    SLICE_X2Y97          MUXF7 (Prop_muxf7_I1_O)      0.245     8.536 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[2].key_exp_i/sbox_table[0]_inferred__1/g0_b0_i_27/O
                         net (fo=1, routed)           0.440     8.976    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_143
    SLICE_X3Y95          LUT5 (Prop_lut5_I2_O)        0.298     9.274 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_16__1/O
                         net (fo=3, routed)           0.506     9.780    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[371]
    SLICE_X3Y94          LUT6 (Prop_lut6_I0_O)        0.124     9.904 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_10__1/O
                         net (fo=4, routed)           0.504    10.408    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[339]
    SLICE_X3Y92          LUT6 (Prop_lut6_I0_O)        0.124    10.532 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_4__13/O
                         net (fo=34, routed)          1.302    11.834    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[275]
    SLICE_X9Y92          LUT6 (Prop_lut6_I3_O)        0.124    11.958 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g2_b0__26/O
                         net (fo=1, routed)           0.666    12.624    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g2_b0__26_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I2_O)        0.124    12.748 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_7__6/O
                         net (fo=7, routed)           0.782    13.530    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[504]
    SLICE_X10Y91         LUT6 (Prop_lut6_I0_O)        0.124    13.654 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_1__30/O
                         net (fo=34, routed)          1.230    14.884    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[408]
    SLICE_X19Y93         LUT6 (Prop_lut6_I0_O)        0.124    15.008 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b3__27/O
                         net (fo=1, routed)           0.000    15.008    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[4].key_exp_i/g0_b0_i_22_0
    SLICE_X19Y93         MUXF7 (Prop_muxf7_I1_O)      0.217    15.225 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[4].key_exp_i/g0_b0_i_29/O
                         net (fo=1, routed)           0.859    16.083    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_219
    SLICE_X19Y93         LUT6 (Prop_lut6_I0_O)        0.299    16.382 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_22/O
                         net (fo=3, routed)           0.447    16.830    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[611]
    SLICE_X19Y93         LUT3 (Prop_lut3_I2_O)        0.124    16.954 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_16__19/O
                         net (fo=3, routed)           0.470    17.423    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[579]
    SLICE_X20Y93         LUT6 (Prop_lut6_I5_O)        0.124    17.547 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_10__23/O
                         net (fo=5, routed)           0.569    18.117    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[547]
    SLICE_X21Y94         LUT2 (Prop_lut2_I0_O)        0.124    18.241 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_4__3/O
                         net (fo=34, routed)          1.331    19.572    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[515]
    SLICE_X23Y97         LUT6 (Prop_lut6_I3_O)        0.124    19.696 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b3__32/O
                         net (fo=1, routed)           0.000    19.696    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[5].key_exp_i/g0_b0_i_16__4_0
    SLICE_X23Y97         MUXF7 (Prop_muxf7_I1_O)      0.217    19.913 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[5].key_exp_i/sbox_table[0]_inferred__0/g0_b0_i_24/O
                         net (fo=1, routed)           0.650    20.563    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_285
    SLICE_X23Y94         LUT6 (Prop_lut6_I0_O)        0.299    20.862 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_16__4/O
                         net (fo=4, routed)           0.597    21.459    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[747]
    SLICE_X25Y90         LUT2 (Prop_lut2_I0_O)        0.124    21.583 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_10__8/O
                         net (fo=5, routed)           0.538    22.121    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[715]
    SLICE_X24Y90         LUT3 (Prop_lut3_I0_O)        0.150    22.271 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_4__16/O
                         net (fo=34, routed)          1.213    23.484    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[651]
    SLICE_X28Y89         LUT6 (Prop_lut6_I3_O)        0.355    23.839 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b4__37/O
                         net (fo=1, routed)           0.000    23.839    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[6].key_exp_i/g0_b0_i_17__8_0
    SLICE_X28Y89         MUXF7 (Prop_muxf7_I1_O)      0.214    24.053 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[6].key_exp_i/sbox_table[0]_inferred__1/g0_b0_i_23/O
                         net (fo=1, routed)           0.328    24.381    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_344
    SLICE_X26Y90         LUT6 (Prop_lut6_I0_O)        0.297    24.678 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_17__8/O
                         net (fo=3, routed)           0.476    25.155    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[884]
    SLICE_X27Y90         LUT2 (Prop_lut2_I0_O)        0.124    25.279 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_11__13/O
                         net (fo=4, routed)           0.841    26.119    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[852]
    SLICE_X24Y87         LUT4 (Prop_lut4_I2_O)        0.124    26.243 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_5__33/O
                         net (fo=35, routed)          1.338    27.581    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[788]
    SLICE_X27Y85         LUT6 (Prop_lut6_I4_O)        0.124    27.705 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b3__42/O
                         net (fo=1, routed)           0.000    27.705    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[7].key_exp_i/g0_b0_i_16__14_0
    SLICE_X27Y85         MUXF7 (Prop_muxf7_I1_O)      0.217    27.922 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[7].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_24/O
                         net (fo=1, routed)           0.577    28.499    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_401
    SLICE_X27Y86         LUT6 (Prop_lut6_I0_O)        0.299    28.798 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_16__14/O
                         net (fo=6, routed)           0.578    29.376    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1019]
    SLICE_X23Y85         LUT3 (Prop_lut3_I2_O)        0.124    29.500 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_10__30/O
                         net (fo=7, routed)           0.462    29.962    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[955]
    SLICE_X23Y84         LUT2 (Prop_lut2_I0_O)        0.124    30.086 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_4__10/O
                         net (fo=34, routed)          1.244    31.330    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[923]
    SLICE_X24Y80         LUT6 (Prop_lut6_I3_O)        0.124    31.454 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b2__43/O
                         net (fo=1, routed)           0.000    31.454    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[8].key_exp_i/g0_b0_i_15__23_0
    SLICE_X24Y80         MUXF7 (Prop_muxf7_I1_O)      0.214    31.668 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[8].key_exp_i/g0_b0_i_22/O
                         net (fo=1, routed)           0.434    32.101    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_410
    SLICE_X23Y82         LUT6 (Prop_lut6_I0_O)        0.297    32.398 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_15__23/O
                         net (fo=3, routed)           0.512    32.911    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1122]
    SLICE_X22Y82         LUT3 (Prop_lut3_I2_O)        0.124    33.035 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_9__19/O
                         net (fo=6, routed)           0.335    33.370    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1090]
    SLICE_X21Y82         LUT3 (Prop_lut3_I0_O)        0.124    33.494 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3__19/O
                         net (fo=34, routed)          1.287    34.781    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1026]
    SLICE_X14Y84         LUT6 (Prop_lut6_I2_O)        0.124    34.905 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b4__48/O
                         net (fo=1, routed)           0.000    34.905    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[9].key_exp_i/g0_b0_i_11__16
    SLICE_X14Y84         MUXF7 (Prop_muxf7_I0_O)      0.212    35.117 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[9].key_exp_i/sbox_table[0]_inferred__0/g0_b0_i_19/O
                         net (fo=1, routed)           0.780    35.897    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_476
    SLICE_X9Y84          LUT6 (Prop_lut6_I0_O)        0.299    36.196 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_11__16/O
                         net (fo=8, routed)           0.491    36.688    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1260]
    SLICE_X6Y82          LUT3 (Prop_lut3_I0_O)        0.124    36.812 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_5__24/O
                         net (fo=35, routed)          1.201    38.013    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1164]
    SLICE_X5Y80          LUT6 (Prop_lut6_I4_O)        0.124    38.137 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b2__53/O
                         net (fo=2, routed)           0.670    38.807    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/ciphertext_reg[82]_1
    SLICE_X5Y80          LUT6 (Prop_lut6_I3_O)        0.124    38.931 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/sbox_table[0]_inferred__1/state[50]_i_8/O
                         net (fo=2, routed)           0.437    39.368    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/generate_round_keys[10].key_exp_i/p_0_in[18]
    SLICE_X4Y79          LUT3 (Prop_lut3_I1_O)        0.124    39.492 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[18]_i_6/O
                         net (fo=1, routed)           0.439    39.932    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[18]_i_6_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I2_O)        0.124    40.056 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[18]_i_3/O
                         net (fo=1, routed)           0.304    40.360    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[18]_i_3_n_0
    SLICE_X3Y78          LUT6 (Prop_lut6_I4_O)        0.124    40.484 r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[18]_i_1/O
                         net (fo=1, routed)           0.000    40.484    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[18]_i_1_n_0
    SLICE_X3Y78          FDCE                                         r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        1.529    22.721    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X3Y78          FDCE                                         r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[18]/C
                         clock pessimism              0.230    22.951    
                         clock uncertainty           -0.302    22.649    
    SLICE_X3Y78          FDCE (Setup_fdce_C_D)        0.029    22.678    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[18]
  -------------------------------------------------------------------
                         required time                         22.678    
                         arrival time                         -40.484    
  -------------------------------------------------------------------
                         slack                                -17.806    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        0.584     0.925    system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X4Y40          FDRE                                         r  system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.112     1.201    system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[4]
    SLICE_X4Y41          SRLC32E                                      r  system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        0.852     1.222    system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y41          SRLC32E                                      r  system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.281     0.941    
    SLICE_X4Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.123    system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.128ns (51.940%)  route 0.118ns (48.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        0.584     0.925    system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y42          FDRE                                         r  system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.118     1.171    system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X0Y42          SRLC32E                                      r  system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        0.850     1.220    system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y42          SRLC32E                                      r  system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.262     0.958    
    SLICE_X0Y42          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.088    system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_design_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.193%)  route 0.284ns (66.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        0.584     0.925    system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y51          FDRE                                         r  system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.284     1.349    system_design_i/processing_system7_0/inst/M_AXI_GP0_BID[4]
    PS7_X0Y0             PS7                                          r  system_design_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        0.893     1.263    system_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[4])
                                                      0.000     1.234    system_design_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        0.582     0.923    system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X1Y51          FDRE                                         r  system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/Q
                         net (fo=1, routed)           0.059     1.110    system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[13]
    SLICE_X0Y51          SRL16E                                       r  system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        0.851     1.221    system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X0Y51          SRL16E                                       r  system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
                         clock pessimism             -0.285     0.936    
    SLICE_X0Y51          SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     0.992    system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4
  -------------------------------------------------------------------
                         required time                         -0.992    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_design_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.958%)  route 0.287ns (67.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        0.584     0.925    system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y51          FDRE                                         r  system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.287     1.352    system_design_i/processing_system7_0/inst/M_AXI_GP0_BID[0]
    PS7_X0Y0             PS7                                          r  system_design_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        0.893     1.263    system_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[0])
                                                      0.000     1.234    system_design_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.052%)  route 0.120ns (45.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        0.586     0.927    system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X2Y48          FDRE                                         r  system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/Q
                         net (fo=1, routed)           0.120     1.187    system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[7]
    SLICE_X0Y49          SRL16E                                       r  system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        0.852     1.222    system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X0Y49          SRL16E                                       r  system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
                         clock pessimism             -0.262     0.960    
    SLICE_X0Y49          SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.068    system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        0.562     0.903    system_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X15Y40         FDRE                                         r  system_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.099    system_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X15Y40         FDRE                                         r  system_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        0.830     1.200    system_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X15Y40         FDRE                                         r  system_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.297     0.903    
    SLICE_X15Y40         FDRE (Hold_fdre_C_D)         0.075     0.978    system_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.978    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        0.584     0.925    system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X2Y42          FDRE                                         r  system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.059     1.124    system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[7]
    SLICE_X2Y42          FDRE                                         r  system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        0.852     1.222    system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y42          FDRE                                         r  system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                         clock pessimism             -0.297     0.925    
    SLICE_X2Y42          FDRE (Hold_fdre_C_D)         0.076     1.001    system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        0.584     0.925    system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X2Y42          FDRE                                         r  system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/Q
                         net (fo=1, routed)           0.062     1.127    system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[9]
    SLICE_X2Y42          FDRE                                         r  system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        0.852     1.222    system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y42          FDRE                                         r  system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
                         clock pessimism             -0.297     0.925    
    SLICE_X2Y42          FDRE (Hold_fdre_C_D)         0.078     1.003    system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.003    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        0.582     0.923    system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X1Y51          FDRE                                         r  system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/Q
                         net (fo=1, routed)           0.059     1.110    system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[12]
    SLICE_X0Y51          SRL16E                                       r  system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        0.851     1.221    system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X0Y51          SRL16E                                       r  system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
                         clock pessimism             -0.285     0.936    
    SLICE_X0Y51          SRL16E (Hold_srl16e_CLK_D)
                                                      0.049     0.985    system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4
  -------------------------------------------------------------------
                         required time                         -0.985    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         20.000      17.845     BUFGCTRL_X0Y15  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C      n/a            1.000         20.000      19.000     SLICE_X5Y46     system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDSE/C      n/a            1.000         20.000      19.000     SLICE_X5Y41     system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C      n/a            1.000         20.000      19.000     SLICE_X5Y41     system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDSE/C      n/a            1.000         20.000      19.000     SLICE_X4Y39     system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDSE/C      n/a            1.000         20.000      19.000     SLICE_X4Y39     system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/axi_araddr_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X8Y43     system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X7Y45     system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X7Y45     system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X7Y45     system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y46     system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y49     system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y49     system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y49     system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y49     system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y49     system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y49     system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y46     system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y46     system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y46     system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y46     system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y46     system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y49     system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y49     system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y49     system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y49     system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y49     system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y49     system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y49     system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y49     system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       15.176ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.299ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.176ns  (required time - arrival time)
  Source:                 system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[87]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.021ns  (logic 0.456ns (11.340%)  route 3.565ns (88.660%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 22.726 - 20.000 ) 
    Source Clock Delay      (SCD):    2.952ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        1.644     2.952    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y71         FDRE                                         r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y71         FDRE (Prop_fdre_C_Q)         0.456     3.408 f  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=140, routed)         3.565     6.973    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/Q[0]
    SLICE_X2Y83          FDCE                                         f  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[87]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        1.534    22.726    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X2Y83          FDCE                                         r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[87]/C
                         clock pessimism              0.130    22.856    
                         clock uncertainty           -0.302    22.554    
    SLICE_X2Y83          FDCE (Recov_fdce_C_CLR)     -0.405    22.149    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[87]
  -------------------------------------------------------------------
                         required time                         22.149    
                         arrival time                          -6.973    
  -------------------------------------------------------------------
                         slack                                 15.176    

Slack (MET) :             15.180ns  (required time - arrival time)
  Source:                 system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[17]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.017ns  (logic 0.456ns (11.352%)  route 3.561ns (88.648%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 22.726 - 20.000 ) 
    Source Clock Delay      (SCD):    2.952ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        1.644     2.952    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y71         FDRE                                         r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y71         FDRE (Prop_fdre_C_Q)         0.456     3.408 f  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=140, routed)         3.561     6.969    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/Q[0]
    SLICE_X3Y83          FDCE                                         f  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        1.534    22.726    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X3Y83          FDCE                                         r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[17]/C
                         clock pessimism              0.130    22.856    
                         clock uncertainty           -0.302    22.554    
    SLICE_X3Y83          FDCE (Recov_fdce_C_CLR)     -0.405    22.149    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[17]
  -------------------------------------------------------------------
                         required time                         22.149    
                         arrival time                          -6.969    
  -------------------------------------------------------------------
                         slack                                 15.180    

Slack (MET) :             15.214ns  (required time - arrival time)
  Source:                 system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_counter_reg[0]_rep/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.039ns  (logic 0.456ns (11.290%)  route 3.583ns (88.710%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    2.952ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        1.644     2.952    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y71         FDRE                                         r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y71         FDRE (Prop_fdre_C_Q)         0.456     3.408 f  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=140, routed)         3.583     6.991    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/Q[0]
    SLICE_X33Y95         FDCE                                         f  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_counter_reg[0]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        1.490    22.682    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X33Y95         FDCE                                         r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_counter_reg[0]_rep/C
                         clock pessimism              0.230    22.912    
                         clock uncertainty           -0.302    22.610    
    SLICE_X33Y95         FDCE (Recov_fdce_C_CLR)     -0.405    22.205    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_counter_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         22.205    
                         arrival time                          -6.991    
  -------------------------------------------------------------------
                         slack                                 15.214    

Slack (MET) :             15.300ns  (required time - arrival time)
  Source:                 system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_counter_reg[0]_rep__0/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.039ns  (logic 0.456ns (11.290%)  route 3.583ns (88.710%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    2.952ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        1.644     2.952    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y71         FDRE                                         r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y71         FDRE (Prop_fdre_C_Q)         0.456     3.408 f  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=140, routed)         3.583     6.991    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/Q[0]
    SLICE_X32Y95         FDCE                                         f  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_counter_reg[0]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        1.490    22.682    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X32Y95         FDCE                                         r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_counter_reg[0]_rep__0/C
                         clock pessimism              0.230    22.912    
                         clock uncertainty           -0.302    22.610    
    SLICE_X32Y95         FDCE (Recov_fdce_C_CLR)     -0.319    22.291    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_counter_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         22.291    
                         arrival time                          -6.991    
  -------------------------------------------------------------------
                         slack                                 15.300    

Slack (MET) :             15.300ns  (required time - arrival time)
  Source:                 system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_counter_reg[0]_rep__2/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.039ns  (logic 0.456ns (11.290%)  route 3.583ns (88.710%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    2.952ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        1.644     2.952    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y71         FDRE                                         r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y71         FDRE (Prop_fdre_C_Q)         0.456     3.408 f  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=140, routed)         3.583     6.991    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/Q[0]
    SLICE_X32Y95         FDCE                                         f  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_counter_reg[0]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        1.490    22.682    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X32Y95         FDCE                                         r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_counter_reg[0]_rep__2/C
                         clock pessimism              0.230    22.912    
                         clock uncertainty           -0.302    22.610    
    SLICE_X32Y95         FDCE (Recov_fdce_C_CLR)     -0.319    22.291    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_counter_reg[0]_rep__2
  -------------------------------------------------------------------
                         required time                         22.291    
                         arrival time                          -6.991    
  -------------------------------------------------------------------
                         slack                                 15.300    

Slack (MET) :             15.300ns  (required time - arrival time)
  Source:                 system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.039ns  (logic 0.456ns (11.290%)  route 3.583ns (88.710%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    2.952ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        1.644     2.952    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y71         FDRE                                         r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y71         FDRE (Prop_fdre_C_Q)         0.456     3.408 f  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=140, routed)         3.583     6.991    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/Q[0]
    SLICE_X32Y95         FDCE                                         f  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        1.490    22.682    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X32Y95         FDCE                                         r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_counter_reg[1]/C
                         clock pessimism              0.230    22.912    
                         clock uncertainty           -0.302    22.610    
    SLICE_X32Y95         FDCE (Recov_fdce_C_CLR)     -0.319    22.291    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         22.291    
                         arrival time                          -6.991    
  -------------------------------------------------------------------
                         slack                                 15.300    

Slack (MET) :             15.300ns  (required time - arrival time)
  Source:                 system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.039ns  (logic 0.456ns (11.290%)  route 3.583ns (88.710%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    2.952ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        1.644     2.952    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y71         FDRE                                         r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y71         FDRE (Prop_fdre_C_Q)         0.456     3.408 f  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=140, routed)         3.583     6.991    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/Q[0]
    SLICE_X32Y95         FDCE                                         f  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        1.490    22.682    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X32Y95         FDCE                                         r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_counter_reg[2]/C
                         clock pessimism              0.230    22.912    
                         clock uncertainty           -0.302    22.610    
    SLICE_X32Y95         FDCE (Recov_fdce_C_CLR)     -0.319    22.291    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         22.291    
                         arrival time                          -6.991    
  -------------------------------------------------------------------
                         slack                                 15.300    

Slack (MET) :             15.316ns  (required time - arrival time)
  Source:                 system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[54]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.881ns  (logic 0.456ns (11.749%)  route 3.425ns (88.251%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 22.727 - 20.000 ) 
    Source Clock Delay      (SCD):    2.952ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        1.644     2.952    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y71         FDRE                                         r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y71         FDRE (Prop_fdre_C_Q)         0.456     3.408 f  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=140, routed)         3.425     6.833    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/Q[0]
    SLICE_X2Y84          FDCE                                         f  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[54]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        1.535    22.727    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X2Y84          FDCE                                         r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[54]/C
                         clock pessimism              0.130    22.857    
                         clock uncertainty           -0.302    22.555    
    SLICE_X2Y84          FDCE (Recov_fdce_C_CLR)     -0.405    22.150    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[54]
  -------------------------------------------------------------------
                         required time                         22.150    
                         arrival time                          -6.833    
  -------------------------------------------------------------------
                         slack                                 15.316    

Slack (MET) :             15.321ns  (required time - arrival time)
  Source:                 system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[23]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 0.456ns (11.762%)  route 3.421ns (88.238%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 22.727 - 20.000 ) 
    Source Clock Delay      (SCD):    2.952ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        1.644     2.952    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y71         FDRE                                         r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y71         FDRE (Prop_fdre_C_Q)         0.456     3.408 f  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=140, routed)         3.421     6.829    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/Q[0]
    SLICE_X3Y84          FDCE                                         f  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        1.535    22.727    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X3Y84          FDCE                                         r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[23]/C
                         clock pessimism              0.130    22.857    
                         clock uncertainty           -0.302    22.555    
    SLICE_X3Y84          FDCE (Recov_fdce_C_CLR)     -0.405    22.150    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[23]
  -------------------------------------------------------------------
                         required time                         22.150    
                         arrival time                          -6.829    
  -------------------------------------------------------------------
                         slack                                 15.321    

Slack (MET) :             15.329ns  (required time - arrival time)
  Source:                 system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.923ns  (logic 0.456ns (11.623%)  route 3.467ns (88.377%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 22.681 - 20.000 ) 
    Source Clock Delay      (SCD):    2.952ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        1.644     2.952    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y71         FDRE                                         r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y71         FDRE (Prop_fdre_C_Q)         0.456     3.408 f  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=140, routed)         3.467     6.875    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/Q[0]
    SLICE_X31Y95         FDCE                                         f  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        1.489    22.681    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X31Y95         FDCE                                         r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_counter_reg[0]/C
                         clock pessimism              0.230    22.911    
                         clock uncertainty           -0.302    22.609    
    SLICE_X31Y95         FDCE (Recov_fdce_C_CLR)     -0.405    22.204    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         22.204    
                         arrival time                          -6.875    
  -------------------------------------------------------------------
                         slack                                 15.329    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[75]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.088%)  route 0.328ns (69.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        0.548     0.889    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y71         FDRE                                         r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y71         FDRE (Prop_fdre_C_Q)         0.141     1.030 f  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=140, routed)         0.328     1.357    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/Q[0]
    SLICE_X17Y74         FDCE                                         f  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[75]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        0.814     1.184    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X17Y74         FDCE                                         r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[75]/C
                         clock pessimism             -0.034     1.150    
    SLICE_X17Y74         FDCE (Remov_fdce_C_CLR)     -0.092     1.058    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[75]
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[79]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.141ns (27.031%)  route 0.381ns (72.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        0.548     0.889    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y71         FDRE                                         r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y71         FDRE (Prop_fdre_C_Q)         0.141     1.030 f  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=140, routed)         0.381     1.410    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/Q[0]
    SLICE_X20Y75         FDCE                                         f  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[79]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        0.813     1.183    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X20Y75         FDCE                                         r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[79]/C
                         clock pessimism             -0.034     1.149    
    SLICE_X20Y75         FDCE (Remov_fdce_C_CLR)     -0.067     1.082    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[79]
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[92]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.141ns (25.466%)  route 0.413ns (74.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        0.548     0.889    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y71         FDRE                                         r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y71         FDRE (Prop_fdre_C_Q)         0.141     1.030 f  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=140, routed)         0.413     1.442    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/Q[0]
    SLICE_X11Y72         FDCE                                         f  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[92]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        0.820     1.190    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X11Y72         FDCE                                         r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[92]/C
                         clock pessimism             -0.034     1.156    
    SLICE_X11Y72         FDCE (Remov_fdce_C_CLR)     -0.092     1.064    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[92]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.442    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[43]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.141ns (23.398%)  route 0.462ns (76.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        0.548     0.889    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y71         FDRE                                         r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y71         FDRE (Prop_fdre_C_Q)         0.141     1.030 f  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=140, routed)         0.462     1.491    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/Q[0]
    SLICE_X17Y76         FDCE                                         f  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[43]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        0.815     1.185    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X17Y76         FDCE                                         r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[43]/C
                         clock pessimism             -0.034     1.151    
    SLICE_X17Y76         FDCE (Remov_fdce_C_CLR)     -0.092     1.059    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.491    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[26]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.141ns (22.451%)  route 0.487ns (77.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        0.548     0.889    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y71         FDRE                                         r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y71         FDRE (Prop_fdre_C_Q)         0.141     1.030 f  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=140, routed)         0.487     1.517    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/Q[0]
    SLICE_X19Y76         FDCE                                         f  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        0.815     1.185    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X19Y76         FDCE                                         r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[26]/C
                         clock pessimism             -0.034     1.151    
    SLICE_X19Y76         FDCE (Remov_fdce_C_CLR)     -0.092     1.059    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.517    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[104]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.141ns (22.296%)  route 0.491ns (77.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        0.548     0.889    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y71         FDRE                                         r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y71         FDRE (Prop_fdre_C_Q)         0.141     1.030 f  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=140, routed)         0.491     1.521    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/Q[0]
    SLICE_X18Y76         FDCE                                         f  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[104]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        0.815     1.185    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X18Y76         FDCE                                         r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[104]/C
                         clock pessimism             -0.034     1.151    
    SLICE_X18Y76         FDCE (Remov_fdce_C_CLR)     -0.092     1.059    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[104]
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.521    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[76]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.141ns (20.900%)  route 0.534ns (79.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        0.548     0.889    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y71         FDRE                                         r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y71         FDRE (Prop_fdre_C_Q)         0.141     1.030 f  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=140, routed)         0.534     1.563    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/Q[0]
    SLICE_X20Y76         FDCE                                         f  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[76]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        0.814     1.184    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X20Y76         FDCE                                         r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[76]/C
                         clock pessimism             -0.034     1.150    
    SLICE_X20Y76         FDCE (Remov_fdce_C_CLR)     -0.067     1.083    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[76]
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.563    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[125]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.141ns (20.172%)  route 0.558ns (79.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        0.548     0.889    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y71         FDRE                                         r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y71         FDRE (Prop_fdre_C_Q)         0.141     1.030 f  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=140, routed)         0.558     1.588    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/Q[0]
    SLICE_X10Y76         FDCE                                         f  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[125]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        0.818     1.188    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X10Y76         FDCE                                         r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[125]/C
                         clock pessimism             -0.034     1.154    
    SLICE_X10Y76         FDCE (Remov_fdce_C_CLR)     -0.067     1.087    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[125]
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.141ns (20.017%)  route 0.563ns (79.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        0.548     0.889    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y71         FDRE                                         r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y71         FDRE (Prop_fdre_C_Q)         0.141     1.030 f  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=140, routed)         0.563     1.593    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/Q[0]
    SLICE_X16Y77         FDCE                                         f  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        0.817     1.187    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X16Y77         FDCE                                         r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[12]/C
                         clock pessimism             -0.034     1.153    
    SLICE_X16Y77         FDCE (Remov_fdce_C_CLR)     -0.067     1.086    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[124]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.141ns (20.172%)  route 0.558ns (79.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        0.548     0.889    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y71         FDRE                                         r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y71         FDRE (Prop_fdre_C_Q)         0.141     1.030 f  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=140, routed)         0.558     1.588    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/Q[0]
    SLICE_X11Y76         FDCE                                         f  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[124]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1236, routed)        0.818     1.188    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X11Y76         FDCE                                         r  system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[124]/C
                         clock pessimism             -0.034     1.154    
    SLICE_X11Y76         FDCE (Remov_fdce_C_CLR)     -0.092     1.062    system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[124]
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.526    





