\doxysection{C\+:/\+Users/leowa/\+Documents/\+Platform\+IO/\+Projects/\+CANTram\+Framework\+Usage/lib/\+CANTram\+Framework/src/modules/\+Main\+Module\+V1\+\_\+0\+\_\+outputs.cpp File Reference}
\hypertarget{_main_module_v1__0__outputs_8cpp}{}\label{_main_module_v1__0__outputs_8cpp}\index{C:/Users/leowa/Documents/PlatformIO/Projects/CANTramFrameworkUsage/lib/CANTramFramework/src/modules/MainModuleV1\_0\_outputs.cpp@{C:/Users/leowa/Documents/PlatformIO/Projects/CANTramFrameworkUsage/lib/CANTramFramework/src/modules/MainModuleV1\_0\_outputs.cpp}}


This file contains all output related functionallity of the Mainmodule\+V1\+\_\+0. This includes native GPIO pins and shift register pins.  


{\ttfamily \#include "{}Main\+Module\+V1\+\_\+0.\+h"{}}\newline
{\ttfamily \#include $<$Arduino.\+h$>$}\newline
{\ttfamily \#include "{}CANTram\+Core.\+h"{}}\newline
{\ttfamily \#include $<$SPI.\+h$>$}\newline
{\ttfamily \#include "{}Output\+Definition.\+h"{}}\newline
{\ttfamily \#include "{}Debug.\+h"{}}\newline
{\ttfamily \#include "{}Hardware\+Resource.\+h"{}}\newline
{\ttfamily \#include "{}driver/adc.\+h"{}}\newline
{\ttfamily \#include "{}soc/adc\+\_\+channel.\+h"{}}\newline
{\ttfamily \#include "{}esp\+\_\+adc\+\_\+cal.\+h"{}}\newline
{\ttfamily \#include "{}Adafruit\+\_\+\+MCP23\+X17.\+h"{}}\newline
Include dependency graph for Main\+Module\+V1\+\_\+0\+\_\+outputs.\+cpp\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d3/dc5/_main_module_v1__0__outputs_8cpp__incl}
\end{center}
\end{figure}


\doxysubsection{Detailed Description}
This file contains all output related functionallity of the Mainmodule\+V1\+\_\+0. This includes native GPIO pins and shift register pins. 

\begin{DoxyAuthor}{Author}
your name (\href{mailto:you@domain.com}{\texttt{you@domain.\+com}}) 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
0.\+1 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
2025-\/10-\/24
\end{DoxyDate}
\begin{DoxyCopyright}{Copyright}
Copyright (c) 2025 
\end{DoxyCopyright}
