vendor_name = ModelSim
source_file = 1, D:/FPGA/mux2_1_2/sim/tb_mux2_1.v
source_file = 1, D:/FPGA/mux2_1_2/rtl/mux2_1.v
source_file = 1, D:/FPGA/mux2_1_2/quartus_prj/db/mux2_1.cbx.xml
design_name = mux2_1
instance = comp, \led_out~output , led_out~output, mux2_1, 1
instance = comp, \key1~input , key1~input, mux2_1, 1
instance = comp, \key3~input , key3~input, mux2_1, 1
instance = comp, \key2~input , key2~input, mux2_1, 1
instance = comp, \led_out~0 , led_out~0, mux2_1, 1
