{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1571829232414 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1571829232440 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 23 11:13:51 2019 " "Processing started: Wed Oct 23 11:13:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1571829232440 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1571829232440 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bin2ssd -c bin2ssd " "Command: quartus_map --read_settings_files=on --write_settings_files=off bin2ssd -c bin2ssd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1571829232441 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1571829233088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2ssd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin2ssd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2ssd-v1 " "Found design unit 1: bin2ssd-v1" {  } { { "bin2ssd.vhd" "" { Text "/home/elisa.r/DLP/componentes_contador/bin2ssd.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571829234152 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2ssd " "Found entity 1: bin2ssd" {  } { { "bin2ssd.vhd" "" { Text "/home/elisa.r/DLP/componentes_contador/bin2ssd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571829234152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571829234152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_up.vhd 2 1 " "Found 2 design units, including 1 entities, in source file count_up.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count_up-v1 " "Found design unit 1: count_up-v1" {  } { { "count_up.vhd" "" { Text "/home/elisa.r/DLP/componentes_contador/count_up.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571829234227 ""} { "Info" "ISGN_ENTITY_NAME" "1 count_up " "Found entity 1: count_up" {  } { { "count_up.vhd" "" { Text "/home/elisa.r/DLP/componentes_contador/count_up.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571829234227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571829234227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer0_9H.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer0_9H.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer0_9H-v1 " "Found design unit 1: timer0_9H-v1" {  } { { "timer0_9H.vhd" "" { Text "/home/elisa.r/DLP/componentes_contador/timer0_9H.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571829234277 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer0_9H " "Found entity 1: timer0_9H" {  } { { "timer0_9H.vhd" "" { Text "/home/elisa.r/DLP/componentes_contador/timer0_9H.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571829234277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571829234277 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "timer0_9H " "Elaborating entity \"timer0_9H\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1571829234623 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bin_lixo_25 timer0_9H.vhd(20) " "Verilog HDL or VHDL warning at timer0_9H.vhd(20): object \"bin_lixo_25\" assigned a value but never read" {  } { { "timer0_9H.vhd" "" { Text "/home/elisa.r/DLP/componentes_contador/timer0_9H.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1571829234628 "|timer0_9H"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2ssd bin2ssd:c1 " "Elaborating entity \"bin2ssd\" for hierarchy \"bin2ssd:c1\"" {  } { { "timer0_9H.vhd" "c1" { Text "/home/elisa.r/DLP/componentes_contador/timer0_9H.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571829234827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_up count_up:c2 " "Elaborating entity \"count_up\" for hierarchy \"count_up:c2\"" {  } { { "timer0_9H.vhd" "c2" { Text "/home/elisa.r/DLP/componentes_contador/timer0_9H.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571829234971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_up count_up:c3 " "Elaborating entity \"count_up\" for hierarchy \"count_up:c3\"" {  } { { "timer0_9H.vhd" "c3" { Text "/home/elisa.r/DLP/componentes_contador/timer0_9H.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571829235116 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1571829237612 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1571829239234 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571829239234 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "73 " "Implemented 73 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1571829240036 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1571829240036 ""} { "Info" "ICUT_CUT_TM_LCELLS" "64 " "Implemented 64 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1571829240036 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1571829240036 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "422 " "Peak virtual memory: 422 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1571829240303 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 23 11:14:00 2019 " "Processing ended: Wed Oct 23 11:14:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1571829240303 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1571829240303 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1571829240303 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1571829240303 ""}
