/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [3:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire [17:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [7:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [10:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = in_data[90] ? _00_ : celloutsig_0_3z[6];
  assign celloutsig_0_6z = ~(in_data[35] | celloutsig_0_5z[7]);
  assign celloutsig_1_8z = ~(celloutsig_1_4z | celloutsig_1_7z);
  assign celloutsig_1_0z = ~((in_data[98] | in_data[151]) & (in_data[167] | in_data[189]));
  assign celloutsig_1_10z = ~((celloutsig_1_5z | celloutsig_1_9z) & (celloutsig_1_1z | celloutsig_1_8z));
  assign celloutsig_1_19z = ~((celloutsig_1_9z | celloutsig_1_4z) & (celloutsig_1_14z | celloutsig_1_5z));
  assign celloutsig_0_7z = celloutsig_0_6z | ~(celloutsig_0_4z);
  assign celloutsig_0_1z = in_data[18] | ~(in_data[17]);
  assign celloutsig_1_11z = celloutsig_1_0z | ~(celloutsig_1_2z);
  reg [3:0] _11_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _11_ <= 4'h0;
    else _11_ <= in_data[3:0];
  assign { _01_[3:2], _00_, _01_[0] } = _11_;
  assign celloutsig_1_6z = { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_4z } || in_data[175:168];
  assign celloutsig_0_3z = { in_data[58:48], _01_[3:2], _00_, _01_[0], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z } * { in_data[76:66], _01_[3:2], _00_, _01_[0], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_5z = { celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z } != { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_0z = in_data[25:19] !== in_data[45:39];
  assign celloutsig_1_3z = { in_data[132:125], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z } !== in_data[186:176];
  assign celloutsig_1_13z = { celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_9z } | { celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_6z };
  assign celloutsig_1_7z = celloutsig_1_3z & celloutsig_1_2z;
  assign celloutsig_1_1z = ~^ { in_data[151:147], celloutsig_1_0z };
  assign celloutsig_1_4z = ~^ { in_data[188:180], celloutsig_1_3z };
  assign celloutsig_0_5z = in_data[30:23] << in_data[31:24];
  assign celloutsig_1_2z = ~((celloutsig_1_1z & celloutsig_1_0z) | (celloutsig_1_1z & celloutsig_1_0z));
  assign celloutsig_1_9z = ~((celloutsig_1_8z & celloutsig_1_4z) | (celloutsig_1_3z & in_data[146]));
  assign celloutsig_1_12z = ~((celloutsig_1_11z & celloutsig_1_10z) | (celloutsig_1_5z & celloutsig_1_5z));
  assign celloutsig_1_14z = ~((celloutsig_1_1z & celloutsig_1_11z) | (celloutsig_1_3z & celloutsig_1_9z));
  assign celloutsig_1_18z = ~((in_data[103] & celloutsig_1_13z[10]) | (celloutsig_1_8z & celloutsig_1_7z));
  assign _01_[1] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_6z, celloutsig_0_7z };
endmodule
