
S_Timer.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001d5c  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000008  00800060  00001d5c  00001df0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000000c  00800068  00800068  00001df8  2**0
                  ALLOC
  3 .stab         000015f0  00000000  00000000  00001df8  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000bc0  00000000  00000000  000033e8  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  00003fa8  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  000040e8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  00004258  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  00005ea1  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  00006d8c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  00007b3c  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  00007c9c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  00007f29  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  000086f7  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 26 0e 	jmp	0x1c4c	; 0x1c4c <__vector_10>
      2c:	0c 94 f9 0d 	jmp	0x1bf2	; 0x1bf2 <__vector_11>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_clear_bss>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a8 e6       	ldi	r26, 0x68	; 104
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	01 c0       	rjmp	.+2      	; 0x6a <.do_clear_bss_start>

00000068 <.do_clear_bss_loop>:
      68:	1d 92       	st	X+, r1

0000006a <.do_clear_bss_start>:
      6a:	a4 37       	cpi	r26, 0x74	; 116
      6c:	b1 07       	cpc	r27, r17
      6e:	e1 f7       	brne	.-8      	; 0x68 <.do_clear_bss_loop>

00000070 <__do_copy_data>:
      70:	10 e0       	ldi	r17, 0x00	; 0
      72:	a0 e6       	ldi	r26, 0x60	; 96
      74:	b0 e0       	ldi	r27, 0x00	; 0
      76:	ec e5       	ldi	r30, 0x5C	; 92
      78:	fd e1       	ldi	r31, 0x1D	; 29
      7a:	02 c0       	rjmp	.+4      	; 0x80 <.do_copy_data_start>

0000007c <.do_copy_data_loop>:
      7c:	05 90       	lpm	r0, Z+
      7e:	0d 92       	st	X+, r0

00000080 <.do_copy_data_start>:
      80:	a8 36       	cpi	r26, 0x68	; 104
      82:	b1 07       	cpc	r27, r17
      84:	d9 f7       	brne	.-10     	; 0x7c <.do_copy_data_loop>
      86:	0e 94 a3 05 	call	0xb46	; 0xb46 <main>
      8a:	0c 94 ac 0e 	jmp	0x1d58	; 0x1d58 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 75 0e 	jmp	0x1cea	; 0x1cea <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 91 0e 	jmp	0x1d22	; 0x1d22 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 81 0e 	jmp	0x1d02	; 0x1d02 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 9d 0e 	jmp	0x1d3a	; 0x1d3a <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 81 0e 	jmp	0x1d02	; 0x1d02 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 9d 0e 	jmp	0x1d3a	; 0x1d3a <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 75 0e 	jmp	0x1cea	; 0x1cea <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 91 0e 	jmp	0x1d22	; 0x1d22 <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 81 0e 	jmp	0x1d02	; 0x1d02 <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 9d 0e 	jmp	0x1d3a	; 0x1d3a <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 81 0e 	jmp	0x1d02	; 0x1d02 <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 9d 0e 	jmp	0x1d3a	; 0x1d3a <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 81 0e 	jmp	0x1d02	; 0x1d02 <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 9d 0e 	jmp	0x1d3a	; 0x1d3a <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 85 0e 	jmp	0x1d0a	; 0x1d0a <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 a1 0e 	jmp	0x1d42	; 0x1d42 <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__stack+0x113>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__stack+0x10d>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__stack+0x117>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__stack+0xaf>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__stack+0x11>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__stack+0x65>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__stack+0x21>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__stack+0x19>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__stack+0x37>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__stack+0x2f>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__stack+0x59>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__stack+0x89>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__stack+0x91>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__stack+0x91>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__stack+0xa9>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__stack+0xfd>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__stack+0x10d>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__stack+0xdf>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__stack+0xef>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__stack+0xe7>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__stack+0xfd>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__stack+0xff>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__stack+0x117>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <main>:
#include"DIO_retval.h"
#include"DIO.h"
#include"PWM.h"
void OV_TGL_FUNC(void);
void CTC_TGL_FUNC(void);
int main(){
     b46:	df 93       	push	r29
     b48:	cf 93       	push	r28
     b4a:	cd b7       	in	r28, 0x3d	; 61
     b4c:	de b7       	in	r29, 0x3e	; 62
     b4e:	6e 97       	sbiw	r28, 0x1e	; 30
     b50:	0f b6       	in	r0, 0x3f	; 63
     b52:	f8 94       	cli
     b54:	de bf       	out	0x3e, r29	; 62
     b56:	0f be       	out	0x3f, r0	; 63
     b58:	cd bf       	out	0x3d, r28	; 61
	uint8_t state;
	uint8_t counter;
	state=DIO_setPinDirection(PORTA,PIN0,PIN_OUTPUT);
     b5a:	80 e0       	ldi	r24, 0x00	; 0
     b5c:	60 e0       	ldi	r22, 0x00	; 0
     b5e:	41 e0       	ldi	r20, 0x01	; 1
     b60:	0e 94 b9 07 	call	0xf72	; 0xf72 <DIO_setPinDirection>
     b64:	8e 8f       	std	Y+30, r24	; 0x1e
	state=DIO_setPinDirection(PORTB,PIN0,PIN_OUTPUT);
     b66:	81 e0       	ldi	r24, 0x01	; 1
     b68:	60 e0       	ldi	r22, 0x00	; 0
     b6a:	41 e0       	ldi	r20, 0x01	; 1
     b6c:	0e 94 b9 07 	call	0xf72	; 0xf72 <DIO_setPinDirection>
     b70:	8e 8f       	std	Y+30, r24	; 0x1e
	state=DIO_setPinDirection(PORTC,PIN0,PIN_OUTPUT);
     b72:	82 e0       	ldi	r24, 0x02	; 2
     b74:	60 e0       	ldi	r22, 0x00	; 0
     b76:	41 e0       	ldi	r20, 0x01	; 1
     b78:	0e 94 b9 07 	call	0xf72	; 0xf72 <DIO_setPinDirection>
     b7c:	8e 8f       	std	Y+30, r24	; 0x1e
	state=DIO_setPinDirection(PORTD,PIN0,PIN_OUTPUT);
     b7e:	83 e0       	ldi	r24, 0x03	; 3
     b80:	60 e0       	ldi	r22, 0x00	; 0
     b82:	41 e0       	ldi	r20, 0x01	; 1
     b84:	0e 94 b9 07 	call	0xf72	; 0xf72 <DIO_setPinDirection>
     b88:	8e 8f       	std	Y+30, r24	; 0x1e
	state=DIO_setPinDirection(PORTB,PIN3,PIN_OUTPUT);
     b8a:	81 e0       	ldi	r24, 0x01	; 1
     b8c:	63 e0       	ldi	r22, 0x03	; 3
     b8e:	41 e0       	ldi	r20, 0x01	; 1
     b90:	0e 94 b9 07 	call	0xf72	; 0xf72 <DIO_setPinDirection>
     b94:	8e 8f       	std	Y+30, r24	; 0x1e
	PWM_init(PWM0);
     b96:	80 e0       	ldi	r24, 0x00	; 0
     b98:	0e 94 ad 0c 	call	0x195a	; 0x195a <PWM_init>
	//TIMER_callBackFunc(TIMER0,TIMER_OV_INTERRUPT,&OV_TGL_FUNC);
	//TIMER_callBackFunc(TIMER0,TIMER_CTC_INTERRUPT,&CTC_TGL_FUNC);
	//TIMER_EN_Interrupt(TIMER0);
	GI_vdEnableGI();
     b9c:	0e 94 dd 0d 	call	0x1bba	; 0x1bba <GI_vdEnableGI>
	TIMER_start(TIMER0);
     ba0:	80 e0       	ldi	r24, 0x00	; 0
     ba2:	0e 94 41 0d 	call	0x1a82	; 0x1a82 <TIMER_start>

	while(1){

		for(counter=1;counter<255;counter++){
     ba6:	81 e0       	ldi	r24, 0x01	; 1
     ba8:	8d 8f       	std	Y+29, r24	; 0x1d
     baa:	79 c0       	rjmp	.+242    	; 0xc9e <main+0x158>
			PWM_dutyCycle(PWM0,counter);
     bac:	80 e0       	ldi	r24, 0x00	; 0
     bae:	6d 8d       	ldd	r22, Y+29	; 0x1d
     bb0:	0e 94 d7 0c 	call	0x19ae	; 0x19ae <PWM_dutyCycle>
     bb4:	80 e0       	ldi	r24, 0x00	; 0
     bb6:	90 e0       	ldi	r25, 0x00	; 0
     bb8:	a0 e2       	ldi	r26, 0x20	; 32
     bba:	b1 e4       	ldi	r27, 0x41	; 65
     bbc:	89 8f       	std	Y+25, r24	; 0x19
     bbe:	9a 8f       	std	Y+26, r25	; 0x1a
     bc0:	ab 8f       	std	Y+27, r26	; 0x1b
     bc2:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     bc4:	69 8d       	ldd	r22, Y+25	; 0x19
     bc6:	7a 8d       	ldd	r23, Y+26	; 0x1a
     bc8:	8b 8d       	ldd	r24, Y+27	; 0x1b
     bca:	9c 8d       	ldd	r25, Y+28	; 0x1c
     bcc:	20 e0       	ldi	r18, 0x00	; 0
     bce:	30 e0       	ldi	r19, 0x00	; 0
     bd0:	4a ef       	ldi	r20, 0xFA	; 250
     bd2:	54 e4       	ldi	r21, 0x44	; 68
     bd4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     bd8:	dc 01       	movw	r26, r24
     bda:	cb 01       	movw	r24, r22
     bdc:	8d 8b       	std	Y+21, r24	; 0x15
     bde:	9e 8b       	std	Y+22, r25	; 0x16
     be0:	af 8b       	std	Y+23, r26	; 0x17
     be2:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
     be4:	6d 89       	ldd	r22, Y+21	; 0x15
     be6:	7e 89       	ldd	r23, Y+22	; 0x16
     be8:	8f 89       	ldd	r24, Y+23	; 0x17
     bea:	98 8d       	ldd	r25, Y+24	; 0x18
     bec:	20 e0       	ldi	r18, 0x00	; 0
     bee:	30 e0       	ldi	r19, 0x00	; 0
     bf0:	40 e8       	ldi	r20, 0x80	; 128
     bf2:	5f e3       	ldi	r21, 0x3F	; 63
     bf4:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
     bf8:	88 23       	and	r24, r24
     bfa:	2c f4       	brge	.+10     	; 0xc06 <main+0xc0>
		__ticks = 1;
     bfc:	81 e0       	ldi	r24, 0x01	; 1
     bfe:	90 e0       	ldi	r25, 0x00	; 0
     c00:	9c 8b       	std	Y+20, r25	; 0x14
     c02:	8b 8b       	std	Y+19, r24	; 0x13
     c04:	3f c0       	rjmp	.+126    	; 0xc84 <main+0x13e>
	else if (__tmp > 65535)
     c06:	6d 89       	ldd	r22, Y+21	; 0x15
     c08:	7e 89       	ldd	r23, Y+22	; 0x16
     c0a:	8f 89       	ldd	r24, Y+23	; 0x17
     c0c:	98 8d       	ldd	r25, Y+24	; 0x18
     c0e:	20 e0       	ldi	r18, 0x00	; 0
     c10:	3f ef       	ldi	r19, 0xFF	; 255
     c12:	4f e7       	ldi	r20, 0x7F	; 127
     c14:	57 e4       	ldi	r21, 0x47	; 71
     c16:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
     c1a:	18 16       	cp	r1, r24
     c1c:	4c f5       	brge	.+82     	; 0xc70 <main+0x12a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     c1e:	69 8d       	ldd	r22, Y+25	; 0x19
     c20:	7a 8d       	ldd	r23, Y+26	; 0x1a
     c22:	8b 8d       	ldd	r24, Y+27	; 0x1b
     c24:	9c 8d       	ldd	r25, Y+28	; 0x1c
     c26:	20 e0       	ldi	r18, 0x00	; 0
     c28:	30 e0       	ldi	r19, 0x00	; 0
     c2a:	40 e2       	ldi	r20, 0x20	; 32
     c2c:	51 e4       	ldi	r21, 0x41	; 65
     c2e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     c32:	dc 01       	movw	r26, r24
     c34:	cb 01       	movw	r24, r22
     c36:	bc 01       	movw	r22, r24
     c38:	cd 01       	movw	r24, r26
     c3a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     c3e:	dc 01       	movw	r26, r24
     c40:	cb 01       	movw	r24, r22
     c42:	9c 8b       	std	Y+20, r25	; 0x14
     c44:	8b 8b       	std	Y+19, r24	; 0x13
     c46:	0f c0       	rjmp	.+30     	; 0xc66 <main+0x120>
     c48:	88 ec       	ldi	r24, 0xC8	; 200
     c4a:	90 e0       	ldi	r25, 0x00	; 0
     c4c:	9a 8b       	std	Y+18, r25	; 0x12
     c4e:	89 8b       	std	Y+17, r24	; 0x11
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     c50:	89 89       	ldd	r24, Y+17	; 0x11
     c52:	9a 89       	ldd	r25, Y+18	; 0x12
     c54:	01 97       	sbiw	r24, 0x01	; 1
     c56:	f1 f7       	brne	.-4      	; 0xc54 <main+0x10e>
     c58:	9a 8b       	std	Y+18, r25	; 0x12
     c5a:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     c5c:	8b 89       	ldd	r24, Y+19	; 0x13
     c5e:	9c 89       	ldd	r25, Y+20	; 0x14
     c60:	01 97       	sbiw	r24, 0x01	; 1
     c62:	9c 8b       	std	Y+20, r25	; 0x14
     c64:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     c66:	8b 89       	ldd	r24, Y+19	; 0x13
     c68:	9c 89       	ldd	r25, Y+20	; 0x14
     c6a:	00 97       	sbiw	r24, 0x00	; 0
     c6c:	69 f7       	brne	.-38     	; 0xc48 <main+0x102>
     c6e:	14 c0       	rjmp	.+40     	; 0xc98 <main+0x152>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     c70:	6d 89       	ldd	r22, Y+21	; 0x15
     c72:	7e 89       	ldd	r23, Y+22	; 0x16
     c74:	8f 89       	ldd	r24, Y+23	; 0x17
     c76:	98 8d       	ldd	r25, Y+24	; 0x18
     c78:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     c7c:	dc 01       	movw	r26, r24
     c7e:	cb 01       	movw	r24, r22
     c80:	9c 8b       	std	Y+20, r25	; 0x14
     c82:	8b 8b       	std	Y+19, r24	; 0x13
     c84:	8b 89       	ldd	r24, Y+19	; 0x13
     c86:	9c 89       	ldd	r25, Y+20	; 0x14
     c88:	98 8b       	std	Y+16, r25	; 0x10
     c8a:	8f 87       	std	Y+15, r24	; 0x0f
     c8c:	8f 85       	ldd	r24, Y+15	; 0x0f
     c8e:	98 89       	ldd	r25, Y+16	; 0x10
     c90:	01 97       	sbiw	r24, 0x01	; 1
     c92:	f1 f7       	brne	.-4      	; 0xc90 <main+0x14a>
     c94:	98 8b       	std	Y+16, r25	; 0x10
     c96:	8f 87       	std	Y+15, r24	; 0x0f
	GI_vdEnableGI();
	TIMER_start(TIMER0);

	while(1){

		for(counter=1;counter<255;counter++){
     c98:	8d 8d       	ldd	r24, Y+29	; 0x1d
     c9a:	8f 5f       	subi	r24, 0xFF	; 255
     c9c:	8d 8f       	std	Y+29, r24	; 0x1d
     c9e:	8d 8d       	ldd	r24, Y+29	; 0x1d
     ca0:	8f 3f       	cpi	r24, 0xFF	; 255
     ca2:	09 f0       	breq	.+2      	; 0xca6 <main+0x160>
     ca4:	83 cf       	rjmp	.-250    	; 0xbac <main+0x66>
     ca6:	79 c0       	rjmp	.+242    	; 0xd9a <main+0x254>
			PWM_dutyCycle(PWM0,counter);
			_delay_ms(10);
		}
		for(;counter>0;counter--){
			PWM_dutyCycle(PWM0,counter);
     ca8:	80 e0       	ldi	r24, 0x00	; 0
     caa:	6d 8d       	ldd	r22, Y+29	; 0x1d
     cac:	0e 94 d7 0c 	call	0x19ae	; 0x19ae <PWM_dutyCycle>
     cb0:	80 e0       	ldi	r24, 0x00	; 0
     cb2:	90 e0       	ldi	r25, 0x00	; 0
     cb4:	a0 e2       	ldi	r26, 0x20	; 32
     cb6:	b1 e4       	ldi	r27, 0x41	; 65
     cb8:	8b 87       	std	Y+11, r24	; 0x0b
     cba:	9c 87       	std	Y+12, r25	; 0x0c
     cbc:	ad 87       	std	Y+13, r26	; 0x0d
     cbe:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     cc0:	6b 85       	ldd	r22, Y+11	; 0x0b
     cc2:	7c 85       	ldd	r23, Y+12	; 0x0c
     cc4:	8d 85       	ldd	r24, Y+13	; 0x0d
     cc6:	9e 85       	ldd	r25, Y+14	; 0x0e
     cc8:	20 e0       	ldi	r18, 0x00	; 0
     cca:	30 e0       	ldi	r19, 0x00	; 0
     ccc:	4a ef       	ldi	r20, 0xFA	; 250
     cce:	54 e4       	ldi	r21, 0x44	; 68
     cd0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     cd4:	dc 01       	movw	r26, r24
     cd6:	cb 01       	movw	r24, r22
     cd8:	8f 83       	std	Y+7, r24	; 0x07
     cda:	98 87       	std	Y+8, r25	; 0x08
     cdc:	a9 87       	std	Y+9, r26	; 0x09
     cde:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
     ce0:	6f 81       	ldd	r22, Y+7	; 0x07
     ce2:	78 85       	ldd	r23, Y+8	; 0x08
     ce4:	89 85       	ldd	r24, Y+9	; 0x09
     ce6:	9a 85       	ldd	r25, Y+10	; 0x0a
     ce8:	20 e0       	ldi	r18, 0x00	; 0
     cea:	30 e0       	ldi	r19, 0x00	; 0
     cec:	40 e8       	ldi	r20, 0x80	; 128
     cee:	5f e3       	ldi	r21, 0x3F	; 63
     cf0:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
     cf4:	88 23       	and	r24, r24
     cf6:	2c f4       	brge	.+10     	; 0xd02 <main+0x1bc>
		__ticks = 1;
     cf8:	81 e0       	ldi	r24, 0x01	; 1
     cfa:	90 e0       	ldi	r25, 0x00	; 0
     cfc:	9e 83       	std	Y+6, r25	; 0x06
     cfe:	8d 83       	std	Y+5, r24	; 0x05
     d00:	3f c0       	rjmp	.+126    	; 0xd80 <main+0x23a>
	else if (__tmp > 65535)
     d02:	6f 81       	ldd	r22, Y+7	; 0x07
     d04:	78 85       	ldd	r23, Y+8	; 0x08
     d06:	89 85       	ldd	r24, Y+9	; 0x09
     d08:	9a 85       	ldd	r25, Y+10	; 0x0a
     d0a:	20 e0       	ldi	r18, 0x00	; 0
     d0c:	3f ef       	ldi	r19, 0xFF	; 255
     d0e:	4f e7       	ldi	r20, 0x7F	; 127
     d10:	57 e4       	ldi	r21, 0x47	; 71
     d12:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
     d16:	18 16       	cp	r1, r24
     d18:	4c f5       	brge	.+82     	; 0xd6c <main+0x226>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     d1a:	6b 85       	ldd	r22, Y+11	; 0x0b
     d1c:	7c 85       	ldd	r23, Y+12	; 0x0c
     d1e:	8d 85       	ldd	r24, Y+13	; 0x0d
     d20:	9e 85       	ldd	r25, Y+14	; 0x0e
     d22:	20 e0       	ldi	r18, 0x00	; 0
     d24:	30 e0       	ldi	r19, 0x00	; 0
     d26:	40 e2       	ldi	r20, 0x20	; 32
     d28:	51 e4       	ldi	r21, 0x41	; 65
     d2a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     d2e:	dc 01       	movw	r26, r24
     d30:	cb 01       	movw	r24, r22
     d32:	bc 01       	movw	r22, r24
     d34:	cd 01       	movw	r24, r26
     d36:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     d3a:	dc 01       	movw	r26, r24
     d3c:	cb 01       	movw	r24, r22
     d3e:	9e 83       	std	Y+6, r25	; 0x06
     d40:	8d 83       	std	Y+5, r24	; 0x05
     d42:	0f c0       	rjmp	.+30     	; 0xd62 <main+0x21c>
     d44:	88 ec       	ldi	r24, 0xC8	; 200
     d46:	90 e0       	ldi	r25, 0x00	; 0
     d48:	9c 83       	std	Y+4, r25	; 0x04
     d4a:	8b 83       	std	Y+3, r24	; 0x03
     d4c:	8b 81       	ldd	r24, Y+3	; 0x03
     d4e:	9c 81       	ldd	r25, Y+4	; 0x04
     d50:	01 97       	sbiw	r24, 0x01	; 1
     d52:	f1 f7       	brne	.-4      	; 0xd50 <main+0x20a>
     d54:	9c 83       	std	Y+4, r25	; 0x04
     d56:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     d58:	8d 81       	ldd	r24, Y+5	; 0x05
     d5a:	9e 81       	ldd	r25, Y+6	; 0x06
     d5c:	01 97       	sbiw	r24, 0x01	; 1
     d5e:	9e 83       	std	Y+6, r25	; 0x06
     d60:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     d62:	8d 81       	ldd	r24, Y+5	; 0x05
     d64:	9e 81       	ldd	r25, Y+6	; 0x06
     d66:	00 97       	sbiw	r24, 0x00	; 0
     d68:	69 f7       	brne	.-38     	; 0xd44 <main+0x1fe>
     d6a:	14 c0       	rjmp	.+40     	; 0xd94 <main+0x24e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     d6c:	6f 81       	ldd	r22, Y+7	; 0x07
     d6e:	78 85       	ldd	r23, Y+8	; 0x08
     d70:	89 85       	ldd	r24, Y+9	; 0x09
     d72:	9a 85       	ldd	r25, Y+10	; 0x0a
     d74:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     d78:	dc 01       	movw	r26, r24
     d7a:	cb 01       	movw	r24, r22
     d7c:	9e 83       	std	Y+6, r25	; 0x06
     d7e:	8d 83       	std	Y+5, r24	; 0x05
     d80:	8d 81       	ldd	r24, Y+5	; 0x05
     d82:	9e 81       	ldd	r25, Y+6	; 0x06
     d84:	9a 83       	std	Y+2, r25	; 0x02
     d86:	89 83       	std	Y+1, r24	; 0x01
     d88:	89 81       	ldd	r24, Y+1	; 0x01
     d8a:	9a 81       	ldd	r25, Y+2	; 0x02
     d8c:	01 97       	sbiw	r24, 0x01	; 1
     d8e:	f1 f7       	brne	.-4      	; 0xd8c <main+0x246>
     d90:	9a 83       	std	Y+2, r25	; 0x02
     d92:	89 83       	std	Y+1, r24	; 0x01

		for(counter=1;counter<255;counter++){
			PWM_dutyCycle(PWM0,counter);
			_delay_ms(10);
		}
		for(;counter>0;counter--){
     d94:	8d 8d       	ldd	r24, Y+29	; 0x1d
     d96:	81 50       	subi	r24, 0x01	; 1
     d98:	8d 8f       	std	Y+29, r24	; 0x1d
     d9a:	8d 8d       	ldd	r24, Y+29	; 0x1d
     d9c:	88 23       	and	r24, r24
     d9e:	09 f0       	breq	.+2      	; 0xda2 <main+0x25c>
     da0:	83 cf       	rjmp	.-250    	; 0xca8 <main+0x162>
     da2:	01 cf       	rjmp	.-510    	; 0xba6 <main+0x60>

00000da4 <OV_TGL_FUNC>:
			_delay_ms(10);
		}
	}
}

void OV_TGL_FUNC(void){
     da4:	df 93       	push	r29
     da6:	cf 93       	push	r28
     da8:	cd b7       	in	r28, 0x3d	; 61
     daa:	de b7       	in	r29, 0x3e	; 62
	static volatile uint32_t OV_counter = 0;
	OV_counter++;
     dac:	80 91 68 00 	lds	r24, 0x0068
     db0:	90 91 69 00 	lds	r25, 0x0069
     db4:	a0 91 6a 00 	lds	r26, 0x006A
     db8:	b0 91 6b 00 	lds	r27, 0x006B
     dbc:	01 96       	adiw	r24, 0x01	; 1
     dbe:	a1 1d       	adc	r26, r1
     dc0:	b1 1d       	adc	r27, r1
     dc2:	80 93 68 00 	sts	0x0068, r24
     dc6:	90 93 69 00 	sts	0x0069, r25
     dca:	a0 93 6a 00 	sts	0x006A, r26
     dce:	b0 93 6b 00 	sts	0x006B, r27
	if((OV_counter%4000)==0){
     dd2:	80 91 68 00 	lds	r24, 0x0068
     dd6:	90 91 69 00 	lds	r25, 0x0069
     dda:	a0 91 6a 00 	lds	r26, 0x006A
     dde:	b0 91 6b 00 	lds	r27, 0x006B
     de2:	20 ea       	ldi	r18, 0xA0	; 160
     de4:	3f e0       	ldi	r19, 0x0F	; 15
     de6:	40 e0       	ldi	r20, 0x00	; 0
     de8:	50 e0       	ldi	r21, 0x00	; 0
     dea:	bc 01       	movw	r22, r24
     dec:	cd 01       	movw	r24, r26
     dee:	0e 94 53 0e 	call	0x1ca6	; 0x1ca6 <__udivmodsi4>
     df2:	dc 01       	movw	r26, r24
     df4:	cb 01       	movw	r24, r22
     df6:	00 97       	sbiw	r24, 0x00	; 0
     df8:	a1 05       	cpc	r26, r1
     dfa:	b1 05       	cpc	r27, r1
     dfc:	21 f4       	brne	.+8      	; 0xe06 <OV_TGL_FUNC+0x62>
		DIO_TogglePin(PORTC,PIN0);
     dfe:	82 e0       	ldi	r24, 0x02	; 2
     e00:	60 e0       	ldi	r22, 0x00	; 0
     e02:	0e 94 0f 0b 	call	0x161e	; 0x161e <DIO_TogglePin>
	}
	if ((OV_counter%8000)==0){
     e06:	80 91 68 00 	lds	r24, 0x0068
     e0a:	90 91 69 00 	lds	r25, 0x0069
     e0e:	a0 91 6a 00 	lds	r26, 0x006A
     e12:	b0 91 6b 00 	lds	r27, 0x006B
     e16:	20 e4       	ldi	r18, 0x40	; 64
     e18:	3f e1       	ldi	r19, 0x1F	; 31
     e1a:	40 e0       	ldi	r20, 0x00	; 0
     e1c:	50 e0       	ldi	r21, 0x00	; 0
     e1e:	bc 01       	movw	r22, r24
     e20:	cd 01       	movw	r24, r26
     e22:	0e 94 53 0e 	call	0x1ca6	; 0x1ca6 <__udivmodsi4>
     e26:	dc 01       	movw	r26, r24
     e28:	cb 01       	movw	r24, r22
     e2a:	00 97       	sbiw	r24, 0x00	; 0
     e2c:	a1 05       	cpc	r26, r1
     e2e:	b1 05       	cpc	r27, r1
     e30:	21 f4       	brne	.+8      	; 0xe3a <OV_TGL_FUNC+0x96>
		DIO_TogglePin(PORTD,PIN0);
     e32:	83 e0       	ldi	r24, 0x03	; 3
     e34:	60 e0       	ldi	r22, 0x00	; 0
     e36:	0e 94 0f 0b 	call	0x161e	; 0x161e <DIO_TogglePin>
	}
}
     e3a:	cf 91       	pop	r28
     e3c:	df 91       	pop	r29
     e3e:	08 95       	ret

00000e40 <CTC_TGL_FUNC>:
void CTC_TGL_FUNC(void){
     e40:	df 93       	push	r29
     e42:	cf 93       	push	r28
     e44:	cd b7       	in	r28, 0x3d	; 61
     e46:	de b7       	in	r29, 0x3e	; 62
	static volatile uint32_t CTC_counter = 0;
	CTC_counter++;
     e48:	80 91 6c 00 	lds	r24, 0x006C
     e4c:	90 91 6d 00 	lds	r25, 0x006D
     e50:	a0 91 6e 00 	lds	r26, 0x006E
     e54:	b0 91 6f 00 	lds	r27, 0x006F
     e58:	01 96       	adiw	r24, 0x01	; 1
     e5a:	a1 1d       	adc	r26, r1
     e5c:	b1 1d       	adc	r27, r1
     e5e:	80 93 6c 00 	sts	0x006C, r24
     e62:	90 93 6d 00 	sts	0x006D, r25
     e66:	a0 93 6e 00 	sts	0x006E, r26
     e6a:	b0 93 6f 00 	sts	0x006F, r27
	if((CTC_counter%2000)==0){
     e6e:	80 91 6c 00 	lds	r24, 0x006C
     e72:	90 91 6d 00 	lds	r25, 0x006D
     e76:	a0 91 6e 00 	lds	r26, 0x006E
     e7a:	b0 91 6f 00 	lds	r27, 0x006F
     e7e:	20 ed       	ldi	r18, 0xD0	; 208
     e80:	37 e0       	ldi	r19, 0x07	; 7
     e82:	40 e0       	ldi	r20, 0x00	; 0
     e84:	50 e0       	ldi	r21, 0x00	; 0
     e86:	bc 01       	movw	r22, r24
     e88:	cd 01       	movw	r24, r26
     e8a:	0e 94 53 0e 	call	0x1ca6	; 0x1ca6 <__udivmodsi4>
     e8e:	dc 01       	movw	r26, r24
     e90:	cb 01       	movw	r24, r22
     e92:	00 97       	sbiw	r24, 0x00	; 0
     e94:	a1 05       	cpc	r26, r1
     e96:	b1 05       	cpc	r27, r1
     e98:	21 f4       	brne	.+8      	; 0xea2 <CTC_TGL_FUNC+0x62>
		DIO_TogglePin(PORTB,PIN0);
     e9a:	81 e0       	ldi	r24, 0x01	; 1
     e9c:	60 e0       	ldi	r22, 0x00	; 0
     e9e:	0e 94 0f 0b 	call	0x161e	; 0x161e <DIO_TogglePin>
	}
	if ((CTC_counter%4000)==0){
     ea2:	80 91 6c 00 	lds	r24, 0x006C
     ea6:	90 91 6d 00 	lds	r25, 0x006D
     eaa:	a0 91 6e 00 	lds	r26, 0x006E
     eae:	b0 91 6f 00 	lds	r27, 0x006F
     eb2:	20 ea       	ldi	r18, 0xA0	; 160
     eb4:	3f e0       	ldi	r19, 0x0F	; 15
     eb6:	40 e0       	ldi	r20, 0x00	; 0
     eb8:	50 e0       	ldi	r21, 0x00	; 0
     eba:	bc 01       	movw	r22, r24
     ebc:	cd 01       	movw	r24, r26
     ebe:	0e 94 53 0e 	call	0x1ca6	; 0x1ca6 <__udivmodsi4>
     ec2:	dc 01       	movw	r26, r24
     ec4:	cb 01       	movw	r24, r22
     ec6:	00 97       	sbiw	r24, 0x00	; 0
     ec8:	a1 05       	cpc	r26, r1
     eca:	b1 05       	cpc	r27, r1
     ecc:	21 f4       	brne	.+8      	; 0xed6 <CTC_TGL_FUNC+0x96>
		DIO_TogglePin(PORTA,PIN0);
     ece:	80 e0       	ldi	r24, 0x00	; 0
     ed0:	60 e0       	ldi	r22, 0x00	; 0
     ed2:	0e 94 0f 0b 	call	0x161e	; 0x161e <DIO_TogglePin>
	}

}
     ed6:	cf 91       	pop	r28
     ed8:	df 91       	pop	r29
     eda:	08 95       	ret

00000edc <DIO_setPortDirection>:


/* APIs IMPLEMENTATION */

/* API to Set Port Direction */
DIO_ERROR_state_t DIO_setPortDirection(uint8_t PortID, uint8_t PortDirection) {
     edc:	df 93       	push	r29
     ede:	cf 93       	push	r28
     ee0:	00 d0       	rcall	.+0      	; 0xee2 <DIO_setPortDirection+0x6>
     ee2:	00 d0       	rcall	.+0      	; 0xee4 <DIO_setPortDirection+0x8>
     ee4:	0f 92       	push	r0
     ee6:	cd b7       	in	r28, 0x3d	; 61
     ee8:	de b7       	in	r29, 0x3e	; 62
     eea:	89 83       	std	Y+1, r24	; 0x01
     eec:	6a 83       	std	Y+2, r22	; 0x02
	//Check for the ports if it is between 0 to 3
	if ((PortID <= PORTD ) && (PortID >= PORTA )) {
     eee:	89 81       	ldd	r24, Y+1	; 0x01
     ef0:	84 30       	cpi	r24, 0x04	; 4
     ef2:	a0 f5       	brcc	.+104    	; 0xf5c <DIO_setPortDirection+0x80>
		switch (PortID) {
     ef4:	89 81       	ldd	r24, Y+1	; 0x01
     ef6:	28 2f       	mov	r18, r24
     ef8:	30 e0       	ldi	r19, 0x00	; 0
     efa:	3d 83       	std	Y+5, r19	; 0x05
     efc:	2c 83       	std	Y+4, r18	; 0x04
     efe:	8c 81       	ldd	r24, Y+4	; 0x04
     f00:	9d 81       	ldd	r25, Y+5	; 0x05
     f02:	81 30       	cpi	r24, 0x01	; 1
     f04:	91 05       	cpc	r25, r1
     f06:	d1 f0       	breq	.+52     	; 0xf3c <DIO_setPortDirection+0x60>
     f08:	2c 81       	ldd	r18, Y+4	; 0x04
     f0a:	3d 81       	ldd	r19, Y+5	; 0x05
     f0c:	22 30       	cpi	r18, 0x02	; 2
     f0e:	31 05       	cpc	r19, r1
     f10:	2c f4       	brge	.+10     	; 0xf1c <DIO_setPortDirection+0x40>
     f12:	8c 81       	ldd	r24, Y+4	; 0x04
     f14:	9d 81       	ldd	r25, Y+5	; 0x05
     f16:	00 97       	sbiw	r24, 0x00	; 0
     f18:	61 f0       	breq	.+24     	; 0xf32 <DIO_setPortDirection+0x56>
     f1a:	1e c0       	rjmp	.+60     	; 0xf58 <DIO_setPortDirection+0x7c>
     f1c:	2c 81       	ldd	r18, Y+4	; 0x04
     f1e:	3d 81       	ldd	r19, Y+5	; 0x05
     f20:	22 30       	cpi	r18, 0x02	; 2
     f22:	31 05       	cpc	r19, r1
     f24:	81 f0       	breq	.+32     	; 0xf46 <DIO_setPortDirection+0x6a>
     f26:	8c 81       	ldd	r24, Y+4	; 0x04
     f28:	9d 81       	ldd	r25, Y+5	; 0x05
     f2a:	83 30       	cpi	r24, 0x03	; 3
     f2c:	91 05       	cpc	r25, r1
     f2e:	81 f0       	breq	.+32     	; 0xf50 <DIO_setPortDirection+0x74>
     f30:	13 c0       	rjmp	.+38     	; 0xf58 <DIO_setPortDirection+0x7c>
		case PORTA :
			PORTA_DIR = PortDirection;
     f32:	ea e3       	ldi	r30, 0x3A	; 58
     f34:	f0 e0       	ldi	r31, 0x00	; 0
     f36:	8a 81       	ldd	r24, Y+2	; 0x02
     f38:	80 83       	st	Z, r24
     f3a:	0e c0       	rjmp	.+28     	; 0xf58 <DIO_setPortDirection+0x7c>
			break;
		case PORTB :
			PORTB_DIR = PortDirection;
     f3c:	e7 e3       	ldi	r30, 0x37	; 55
     f3e:	f0 e0       	ldi	r31, 0x00	; 0
     f40:	8a 81       	ldd	r24, Y+2	; 0x02
     f42:	80 83       	st	Z, r24
     f44:	09 c0       	rjmp	.+18     	; 0xf58 <DIO_setPortDirection+0x7c>
			break;
		case PORTC :
			PORTC_DIR = PortDirection;
     f46:	e4 e3       	ldi	r30, 0x34	; 52
     f48:	f0 e0       	ldi	r31, 0x00	; 0
     f4a:	8a 81       	ldd	r24, Y+2	; 0x02
     f4c:	80 83       	st	Z, r24
     f4e:	04 c0       	rjmp	.+8      	; 0xf58 <DIO_setPortDirection+0x7c>
			break;
		case PORTD :
			PORTD_DIR = PortDirection;
     f50:	e1 e3       	ldi	r30, 0x31	; 49
     f52:	f0 e0       	ldi	r31, 0x00	; 0
     f54:	8a 81       	ldd	r24, Y+2	; 0x02
     f56:	80 83       	st	Z, r24
			break;

		} //END of SWITCH
		return E_DIO_SUCCESS ;
     f58:	1b 82       	std	Y+3, r1	; 0x03
     f5a:	02 c0       	rjmp	.+4      	; 0xf60 <DIO_setPortDirection+0x84>
	}	  //END of IF
	else {
		return E_DIO_INVALID_PORT_NUMBER ;
     f5c:	91 e0       	ldi	r25, 0x01	; 1
     f5e:	9b 83       	std	Y+3, r25	; 0x03
     f60:	8b 81       	ldd	r24, Y+3	; 0x03

	}	  //END of ELSE
}	  //END DIO_setPortDirection
     f62:	0f 90       	pop	r0
     f64:	0f 90       	pop	r0
     f66:	0f 90       	pop	r0
     f68:	0f 90       	pop	r0
     f6a:	0f 90       	pop	r0
     f6c:	cf 91       	pop	r28
     f6e:	df 91       	pop	r29
     f70:	08 95       	ret

00000f72 <DIO_setPinDirection>:

/* API to Set Pin Direction */
DIO_ERROR_state_t DIO_setPinDirection(uint8_t PortID, uint8_t PinNumber,
		uint8_t PinDirection) {
     f72:	df 93       	push	r29
     f74:	cf 93       	push	r28
     f76:	cd b7       	in	r28, 0x3d	; 61
     f78:	de b7       	in	r29, 0x3e	; 62
     f7a:	28 97       	sbiw	r28, 0x08	; 8
     f7c:	0f b6       	in	r0, 0x3f	; 63
     f7e:	f8 94       	cli
     f80:	de bf       	out	0x3e, r29	; 62
     f82:	0f be       	out	0x3f, r0	; 63
     f84:	cd bf       	out	0x3d, r28	; 61
     f86:	89 83       	std	Y+1, r24	; 0x01
     f88:	6a 83       	std	Y+2, r22	; 0x02
     f8a:	4b 83       	std	Y+3, r20	; 0x03
	//Check for the ports if it is between 0 to 3
	if ((PortID <= PORTD ) && (PortID >= PORTA ) && (PinNumber >= PIN0 )
     f8c:	89 81       	ldd	r24, Y+1	; 0x01
     f8e:	84 30       	cpi	r24, 0x04	; 4
     f90:	08 f0       	brcs	.+2      	; 0xf94 <DIO_setPinDirection+0x22>
     f92:	f4 c0       	rjmp	.+488    	; 0x117c <DIO_setPinDirection+0x20a>
     f94:	8a 81       	ldd	r24, Y+2	; 0x02
     f96:	88 30       	cpi	r24, 0x08	; 8
     f98:	08 f0       	brcs	.+2      	; 0xf9c <DIO_setPinDirection+0x2a>
     f9a:	f0 c0       	rjmp	.+480    	; 0x117c <DIO_setPinDirection+0x20a>
			&& (PinNumber <= PIN7 )) {
		if (PinDirection == PIN_OUTPUT) {
     f9c:	8b 81       	ldd	r24, Y+3	; 0x03
     f9e:	81 30       	cpi	r24, 0x01	; 1
     fa0:	09 f0       	breq	.+2      	; 0xfa4 <DIO_setPinDirection+0x32>
     fa2:	70 c0       	rjmp	.+224    	; 0x1084 <DIO_setPinDirection+0x112>
			switch (PortID) {
     fa4:	89 81       	ldd	r24, Y+1	; 0x01
     fa6:	28 2f       	mov	r18, r24
     fa8:	30 e0       	ldi	r19, 0x00	; 0
     faa:	38 87       	std	Y+8, r19	; 0x08
     fac:	2f 83       	std	Y+7, r18	; 0x07
     fae:	8f 81       	ldd	r24, Y+7	; 0x07
     fb0:	98 85       	ldd	r25, Y+8	; 0x08
     fb2:	81 30       	cpi	r24, 0x01	; 1
     fb4:	91 05       	cpc	r25, r1
     fb6:	49 f1       	breq	.+82     	; 0x100a <DIO_setPinDirection+0x98>
     fb8:	2f 81       	ldd	r18, Y+7	; 0x07
     fba:	38 85       	ldd	r19, Y+8	; 0x08
     fbc:	22 30       	cpi	r18, 0x02	; 2
     fbe:	31 05       	cpc	r19, r1
     fc0:	2c f4       	brge	.+10     	; 0xfcc <DIO_setPinDirection+0x5a>
     fc2:	8f 81       	ldd	r24, Y+7	; 0x07
     fc4:	98 85       	ldd	r25, Y+8	; 0x08
     fc6:	00 97       	sbiw	r24, 0x00	; 0
     fc8:	61 f0       	breq	.+24     	; 0xfe2 <DIO_setPinDirection+0x70>
     fca:	5a c0       	rjmp	.+180    	; 0x1080 <DIO_setPinDirection+0x10e>
     fcc:	2f 81       	ldd	r18, Y+7	; 0x07
     fce:	38 85       	ldd	r19, Y+8	; 0x08
     fd0:	22 30       	cpi	r18, 0x02	; 2
     fd2:	31 05       	cpc	r19, r1
     fd4:	71 f1       	breq	.+92     	; 0x1032 <DIO_setPinDirection+0xc0>
     fd6:	8f 81       	ldd	r24, Y+7	; 0x07
     fd8:	98 85       	ldd	r25, Y+8	; 0x08
     fda:	83 30       	cpi	r24, 0x03	; 3
     fdc:	91 05       	cpc	r25, r1
     fde:	e9 f1       	breq	.+122    	; 0x105a <DIO_setPinDirection+0xe8>
     fe0:	4f c0       	rjmp	.+158    	; 0x1080 <DIO_setPinDirection+0x10e>
			case PORTA :
				Set_Bit(PORTA_DIR, PinNumber);
     fe2:	aa e3       	ldi	r26, 0x3A	; 58
     fe4:	b0 e0       	ldi	r27, 0x00	; 0
     fe6:	ea e3       	ldi	r30, 0x3A	; 58
     fe8:	f0 e0       	ldi	r31, 0x00	; 0
     fea:	80 81       	ld	r24, Z
     fec:	48 2f       	mov	r20, r24
     fee:	8a 81       	ldd	r24, Y+2	; 0x02
     ff0:	28 2f       	mov	r18, r24
     ff2:	30 e0       	ldi	r19, 0x00	; 0
     ff4:	81 e0       	ldi	r24, 0x01	; 1
     ff6:	90 e0       	ldi	r25, 0x00	; 0
     ff8:	02 2e       	mov	r0, r18
     ffa:	02 c0       	rjmp	.+4      	; 0x1000 <DIO_setPinDirection+0x8e>
     ffc:	88 0f       	add	r24, r24
     ffe:	99 1f       	adc	r25, r25
    1000:	0a 94       	dec	r0
    1002:	e2 f7       	brpl	.-8      	; 0xffc <DIO_setPinDirection+0x8a>
    1004:	84 2b       	or	r24, r20
    1006:	8c 93       	st	X, r24
    1008:	3b c0       	rjmp	.+118    	; 0x1080 <DIO_setPinDirection+0x10e>
				break;
			case PORTB :
				Set_Bit(PORTB_DIR, PinNumber);
    100a:	a7 e3       	ldi	r26, 0x37	; 55
    100c:	b0 e0       	ldi	r27, 0x00	; 0
    100e:	e7 e3       	ldi	r30, 0x37	; 55
    1010:	f0 e0       	ldi	r31, 0x00	; 0
    1012:	80 81       	ld	r24, Z
    1014:	48 2f       	mov	r20, r24
    1016:	8a 81       	ldd	r24, Y+2	; 0x02
    1018:	28 2f       	mov	r18, r24
    101a:	30 e0       	ldi	r19, 0x00	; 0
    101c:	81 e0       	ldi	r24, 0x01	; 1
    101e:	90 e0       	ldi	r25, 0x00	; 0
    1020:	02 2e       	mov	r0, r18
    1022:	02 c0       	rjmp	.+4      	; 0x1028 <DIO_setPinDirection+0xb6>
    1024:	88 0f       	add	r24, r24
    1026:	99 1f       	adc	r25, r25
    1028:	0a 94       	dec	r0
    102a:	e2 f7       	brpl	.-8      	; 0x1024 <DIO_setPinDirection+0xb2>
    102c:	84 2b       	or	r24, r20
    102e:	8c 93       	st	X, r24
    1030:	27 c0       	rjmp	.+78     	; 0x1080 <DIO_setPinDirection+0x10e>
				break;
			case PORTC :
				Set_Bit(PORTC_DIR, PinNumber);
    1032:	a4 e3       	ldi	r26, 0x34	; 52
    1034:	b0 e0       	ldi	r27, 0x00	; 0
    1036:	e4 e3       	ldi	r30, 0x34	; 52
    1038:	f0 e0       	ldi	r31, 0x00	; 0
    103a:	80 81       	ld	r24, Z
    103c:	48 2f       	mov	r20, r24
    103e:	8a 81       	ldd	r24, Y+2	; 0x02
    1040:	28 2f       	mov	r18, r24
    1042:	30 e0       	ldi	r19, 0x00	; 0
    1044:	81 e0       	ldi	r24, 0x01	; 1
    1046:	90 e0       	ldi	r25, 0x00	; 0
    1048:	02 2e       	mov	r0, r18
    104a:	02 c0       	rjmp	.+4      	; 0x1050 <DIO_setPinDirection+0xde>
    104c:	88 0f       	add	r24, r24
    104e:	99 1f       	adc	r25, r25
    1050:	0a 94       	dec	r0
    1052:	e2 f7       	brpl	.-8      	; 0x104c <DIO_setPinDirection+0xda>
    1054:	84 2b       	or	r24, r20
    1056:	8c 93       	st	X, r24
    1058:	13 c0       	rjmp	.+38     	; 0x1080 <DIO_setPinDirection+0x10e>
				break;
			case PORTD :
				Set_Bit(PORTD_DIR, PinNumber);
    105a:	a1 e3       	ldi	r26, 0x31	; 49
    105c:	b0 e0       	ldi	r27, 0x00	; 0
    105e:	e1 e3       	ldi	r30, 0x31	; 49
    1060:	f0 e0       	ldi	r31, 0x00	; 0
    1062:	80 81       	ld	r24, Z
    1064:	48 2f       	mov	r20, r24
    1066:	8a 81       	ldd	r24, Y+2	; 0x02
    1068:	28 2f       	mov	r18, r24
    106a:	30 e0       	ldi	r19, 0x00	; 0
    106c:	81 e0       	ldi	r24, 0x01	; 1
    106e:	90 e0       	ldi	r25, 0x00	; 0
    1070:	02 2e       	mov	r0, r18
    1072:	02 c0       	rjmp	.+4      	; 0x1078 <DIO_setPinDirection+0x106>
    1074:	88 0f       	add	r24, r24
    1076:	99 1f       	adc	r25, r25
    1078:	0a 94       	dec	r0
    107a:	e2 f7       	brpl	.-8      	; 0x1074 <DIO_setPinDirection+0x102>
    107c:	84 2b       	or	r24, r20
    107e:	8c 93       	st	X, r24
				break;

			} //END of SWITCH
			return E_DIO_SUCCESS ;
    1080:	1e 82       	std	Y+6, r1	; 0x06
    1082:	7e c0       	rjmp	.+252    	; 0x1180 <DIO_setPinDirection+0x20e>
		} // END of IF that check for the direction if it is INPUT
		else if (PinDirection == PIN_INPUT) {
    1084:	8b 81       	ldd	r24, Y+3	; 0x03
    1086:	88 23       	and	r24, r24
    1088:	09 f0       	breq	.+2      	; 0x108c <DIO_setPinDirection+0x11a>
    108a:	75 c0       	rjmp	.+234    	; 0x1176 <DIO_setPinDirection+0x204>
			switch (PortID) {
    108c:	89 81       	ldd	r24, Y+1	; 0x01
    108e:	28 2f       	mov	r18, r24
    1090:	30 e0       	ldi	r19, 0x00	; 0
    1092:	3d 83       	std	Y+5, r19	; 0x05
    1094:	2c 83       	std	Y+4, r18	; 0x04
    1096:	8c 81       	ldd	r24, Y+4	; 0x04
    1098:	9d 81       	ldd	r25, Y+5	; 0x05
    109a:	81 30       	cpi	r24, 0x01	; 1
    109c:	91 05       	cpc	r25, r1
    109e:	59 f1       	breq	.+86     	; 0x10f6 <DIO_setPinDirection+0x184>
    10a0:	2c 81       	ldd	r18, Y+4	; 0x04
    10a2:	3d 81       	ldd	r19, Y+5	; 0x05
    10a4:	22 30       	cpi	r18, 0x02	; 2
    10a6:	31 05       	cpc	r19, r1
    10a8:	2c f4       	brge	.+10     	; 0x10b4 <DIO_setPinDirection+0x142>
    10aa:	8c 81       	ldd	r24, Y+4	; 0x04
    10ac:	9d 81       	ldd	r25, Y+5	; 0x05
    10ae:	00 97       	sbiw	r24, 0x00	; 0
    10b0:	69 f0       	breq	.+26     	; 0x10cc <DIO_setPinDirection+0x15a>
    10b2:	5f c0       	rjmp	.+190    	; 0x1172 <DIO_setPinDirection+0x200>
    10b4:	2c 81       	ldd	r18, Y+4	; 0x04
    10b6:	3d 81       	ldd	r19, Y+5	; 0x05
    10b8:	22 30       	cpi	r18, 0x02	; 2
    10ba:	31 05       	cpc	r19, r1
    10bc:	89 f1       	breq	.+98     	; 0x1120 <DIO_setPinDirection+0x1ae>
    10be:	8c 81       	ldd	r24, Y+4	; 0x04
    10c0:	9d 81       	ldd	r25, Y+5	; 0x05
    10c2:	83 30       	cpi	r24, 0x03	; 3
    10c4:	91 05       	cpc	r25, r1
    10c6:	09 f4       	brne	.+2      	; 0x10ca <DIO_setPinDirection+0x158>
    10c8:	40 c0       	rjmp	.+128    	; 0x114a <DIO_setPinDirection+0x1d8>
    10ca:	53 c0       	rjmp	.+166    	; 0x1172 <DIO_setPinDirection+0x200>
			case PORTA :
				Clr_Bit(PORTA_DIR, PinNumber);
    10cc:	aa e3       	ldi	r26, 0x3A	; 58
    10ce:	b0 e0       	ldi	r27, 0x00	; 0
    10d0:	ea e3       	ldi	r30, 0x3A	; 58
    10d2:	f0 e0       	ldi	r31, 0x00	; 0
    10d4:	80 81       	ld	r24, Z
    10d6:	48 2f       	mov	r20, r24
    10d8:	8a 81       	ldd	r24, Y+2	; 0x02
    10da:	28 2f       	mov	r18, r24
    10dc:	30 e0       	ldi	r19, 0x00	; 0
    10de:	81 e0       	ldi	r24, 0x01	; 1
    10e0:	90 e0       	ldi	r25, 0x00	; 0
    10e2:	02 2e       	mov	r0, r18
    10e4:	02 c0       	rjmp	.+4      	; 0x10ea <DIO_setPinDirection+0x178>
    10e6:	88 0f       	add	r24, r24
    10e8:	99 1f       	adc	r25, r25
    10ea:	0a 94       	dec	r0
    10ec:	e2 f7       	brpl	.-8      	; 0x10e6 <DIO_setPinDirection+0x174>
    10ee:	80 95       	com	r24
    10f0:	84 23       	and	r24, r20
    10f2:	8c 93       	st	X, r24
    10f4:	3e c0       	rjmp	.+124    	; 0x1172 <DIO_setPinDirection+0x200>
				break;
			case PORTB :
				Clr_Bit(PORTB_DIR, PinNumber);
    10f6:	a7 e3       	ldi	r26, 0x37	; 55
    10f8:	b0 e0       	ldi	r27, 0x00	; 0
    10fa:	e7 e3       	ldi	r30, 0x37	; 55
    10fc:	f0 e0       	ldi	r31, 0x00	; 0
    10fe:	80 81       	ld	r24, Z
    1100:	48 2f       	mov	r20, r24
    1102:	8a 81       	ldd	r24, Y+2	; 0x02
    1104:	28 2f       	mov	r18, r24
    1106:	30 e0       	ldi	r19, 0x00	; 0
    1108:	81 e0       	ldi	r24, 0x01	; 1
    110a:	90 e0       	ldi	r25, 0x00	; 0
    110c:	02 2e       	mov	r0, r18
    110e:	02 c0       	rjmp	.+4      	; 0x1114 <DIO_setPinDirection+0x1a2>
    1110:	88 0f       	add	r24, r24
    1112:	99 1f       	adc	r25, r25
    1114:	0a 94       	dec	r0
    1116:	e2 f7       	brpl	.-8      	; 0x1110 <DIO_setPinDirection+0x19e>
    1118:	80 95       	com	r24
    111a:	84 23       	and	r24, r20
    111c:	8c 93       	st	X, r24
    111e:	29 c0       	rjmp	.+82     	; 0x1172 <DIO_setPinDirection+0x200>
				break;
			case PORTC :
				Clr_Bit(PORTC_DIR, PinNumber);
    1120:	a4 e3       	ldi	r26, 0x34	; 52
    1122:	b0 e0       	ldi	r27, 0x00	; 0
    1124:	e4 e3       	ldi	r30, 0x34	; 52
    1126:	f0 e0       	ldi	r31, 0x00	; 0
    1128:	80 81       	ld	r24, Z
    112a:	48 2f       	mov	r20, r24
    112c:	8a 81       	ldd	r24, Y+2	; 0x02
    112e:	28 2f       	mov	r18, r24
    1130:	30 e0       	ldi	r19, 0x00	; 0
    1132:	81 e0       	ldi	r24, 0x01	; 1
    1134:	90 e0       	ldi	r25, 0x00	; 0
    1136:	02 2e       	mov	r0, r18
    1138:	02 c0       	rjmp	.+4      	; 0x113e <DIO_setPinDirection+0x1cc>
    113a:	88 0f       	add	r24, r24
    113c:	99 1f       	adc	r25, r25
    113e:	0a 94       	dec	r0
    1140:	e2 f7       	brpl	.-8      	; 0x113a <DIO_setPinDirection+0x1c8>
    1142:	80 95       	com	r24
    1144:	84 23       	and	r24, r20
    1146:	8c 93       	st	X, r24
    1148:	14 c0       	rjmp	.+40     	; 0x1172 <DIO_setPinDirection+0x200>
				break;
			case PORTD :
				Clr_Bit(PORTD_DIR, PinNumber);
    114a:	a1 e3       	ldi	r26, 0x31	; 49
    114c:	b0 e0       	ldi	r27, 0x00	; 0
    114e:	e1 e3       	ldi	r30, 0x31	; 49
    1150:	f0 e0       	ldi	r31, 0x00	; 0
    1152:	80 81       	ld	r24, Z
    1154:	48 2f       	mov	r20, r24
    1156:	8a 81       	ldd	r24, Y+2	; 0x02
    1158:	28 2f       	mov	r18, r24
    115a:	30 e0       	ldi	r19, 0x00	; 0
    115c:	81 e0       	ldi	r24, 0x01	; 1
    115e:	90 e0       	ldi	r25, 0x00	; 0
    1160:	02 2e       	mov	r0, r18
    1162:	02 c0       	rjmp	.+4      	; 0x1168 <DIO_setPinDirection+0x1f6>
    1164:	88 0f       	add	r24, r24
    1166:	99 1f       	adc	r25, r25
    1168:	0a 94       	dec	r0
    116a:	e2 f7       	brpl	.-8      	; 0x1164 <DIO_setPinDirection+0x1f2>
    116c:	80 95       	com	r24
    116e:	84 23       	and	r24, r20
    1170:	8c 93       	st	X, r24
				break;

			} //END of SWITCH
			return E_DIO_SUCCESS ;
    1172:	1e 82       	std	Y+6, r1	; 0x06
    1174:	05 c0       	rjmp	.+10     	; 0x1180 <DIO_setPinDirection+0x20e>
		} // END of ELSE IF that check for the direction if it is INPUT
		else {
			return E_DIO_INVALID_PIN_DIRECTION ;
    1176:	92 e0       	ldi	r25, 0x02	; 2
    1178:	9e 83       	std	Y+6, r25	; 0x06
    117a:	02 c0       	rjmp	.+4      	; 0x1180 <DIO_setPinDirection+0x20e>
		} //END OF ELSE

	}	  //END of IF That checking the port and pin number

	else {
		return E_DIO_INVALID_PORT_NUMBER ;
    117c:	21 e0       	ldi	r18, 0x01	; 1
    117e:	2e 83       	std	Y+6, r18	; 0x06
    1180:	8e 81       	ldd	r24, Y+6	; 0x06

	}	  //END of ELSE
}	  //END DIO_setPinDirection
    1182:	28 96       	adiw	r28, 0x08	; 8
    1184:	0f b6       	in	r0, 0x3f	; 63
    1186:	f8 94       	cli
    1188:	de bf       	out	0x3e, r29	; 62
    118a:	0f be       	out	0x3f, r0	; 63
    118c:	cd bf       	out	0x3d, r28	; 61
    118e:	cf 91       	pop	r28
    1190:	df 91       	pop	r29
    1192:	08 95       	ret

00001194 <DIO_writePortValue>:

/* API to Write Port  Value */
DIO_ERROR_state_t DIO_writePortValue(uint8_t PortID, uint8_t PortValue) {
    1194:	df 93       	push	r29
    1196:	cf 93       	push	r28
    1198:	00 d0       	rcall	.+0      	; 0x119a <DIO_writePortValue+0x6>
    119a:	00 d0       	rcall	.+0      	; 0x119c <DIO_writePortValue+0x8>
    119c:	0f 92       	push	r0
    119e:	cd b7       	in	r28, 0x3d	; 61
    11a0:	de b7       	in	r29, 0x3e	; 62
    11a2:	89 83       	std	Y+1, r24	; 0x01
    11a4:	6a 83       	std	Y+2, r22	; 0x02
	//Check for the ports if it is between 0 to 3
	if ((PortID <= PORTD ) && (PortID >= PORTA )) {
    11a6:	89 81       	ldd	r24, Y+1	; 0x01
    11a8:	84 30       	cpi	r24, 0x04	; 4
    11aa:	a0 f5       	brcc	.+104    	; 0x1214 <DIO_writePortValue+0x80>
		switch (PortID) {
    11ac:	89 81       	ldd	r24, Y+1	; 0x01
    11ae:	28 2f       	mov	r18, r24
    11b0:	30 e0       	ldi	r19, 0x00	; 0
    11b2:	3d 83       	std	Y+5, r19	; 0x05
    11b4:	2c 83       	std	Y+4, r18	; 0x04
    11b6:	8c 81       	ldd	r24, Y+4	; 0x04
    11b8:	9d 81       	ldd	r25, Y+5	; 0x05
    11ba:	81 30       	cpi	r24, 0x01	; 1
    11bc:	91 05       	cpc	r25, r1
    11be:	d1 f0       	breq	.+52     	; 0x11f4 <DIO_writePortValue+0x60>
    11c0:	2c 81       	ldd	r18, Y+4	; 0x04
    11c2:	3d 81       	ldd	r19, Y+5	; 0x05
    11c4:	22 30       	cpi	r18, 0x02	; 2
    11c6:	31 05       	cpc	r19, r1
    11c8:	2c f4       	brge	.+10     	; 0x11d4 <DIO_writePortValue+0x40>
    11ca:	8c 81       	ldd	r24, Y+4	; 0x04
    11cc:	9d 81       	ldd	r25, Y+5	; 0x05
    11ce:	00 97       	sbiw	r24, 0x00	; 0
    11d0:	61 f0       	breq	.+24     	; 0x11ea <DIO_writePortValue+0x56>
    11d2:	1e c0       	rjmp	.+60     	; 0x1210 <DIO_writePortValue+0x7c>
    11d4:	2c 81       	ldd	r18, Y+4	; 0x04
    11d6:	3d 81       	ldd	r19, Y+5	; 0x05
    11d8:	22 30       	cpi	r18, 0x02	; 2
    11da:	31 05       	cpc	r19, r1
    11dc:	81 f0       	breq	.+32     	; 0x11fe <DIO_writePortValue+0x6a>
    11de:	8c 81       	ldd	r24, Y+4	; 0x04
    11e0:	9d 81       	ldd	r25, Y+5	; 0x05
    11e2:	83 30       	cpi	r24, 0x03	; 3
    11e4:	91 05       	cpc	r25, r1
    11e6:	81 f0       	breq	.+32     	; 0x1208 <DIO_writePortValue+0x74>
    11e8:	13 c0       	rjmp	.+38     	; 0x1210 <DIO_writePortValue+0x7c>
		case PORTA :
			PORTA_DATA = PortValue;
    11ea:	eb e3       	ldi	r30, 0x3B	; 59
    11ec:	f0 e0       	ldi	r31, 0x00	; 0
    11ee:	8a 81       	ldd	r24, Y+2	; 0x02
    11f0:	80 83       	st	Z, r24
    11f2:	0e c0       	rjmp	.+28     	; 0x1210 <DIO_writePortValue+0x7c>
			break;
		case PORTB :
			PORTB_DATA = PortValue;
    11f4:	e8 e3       	ldi	r30, 0x38	; 56
    11f6:	f0 e0       	ldi	r31, 0x00	; 0
    11f8:	8a 81       	ldd	r24, Y+2	; 0x02
    11fa:	80 83       	st	Z, r24
    11fc:	09 c0       	rjmp	.+18     	; 0x1210 <DIO_writePortValue+0x7c>
			break;
		case PORTC :
			PORTC_DATA = PortValue;
    11fe:	e5 e3       	ldi	r30, 0x35	; 53
    1200:	f0 e0       	ldi	r31, 0x00	; 0
    1202:	8a 81       	ldd	r24, Y+2	; 0x02
    1204:	80 83       	st	Z, r24
    1206:	04 c0       	rjmp	.+8      	; 0x1210 <DIO_writePortValue+0x7c>
			break;
		case PORTD :
			PORTD_DATA = PortValue;
    1208:	e2 e3       	ldi	r30, 0x32	; 50
    120a:	f0 e0       	ldi	r31, 0x00	; 0
    120c:	8a 81       	ldd	r24, Y+2	; 0x02
    120e:	80 83       	st	Z, r24
			break;

		} //END of SWITCH
		return E_DIO_SUCCESS ;
    1210:	1b 82       	std	Y+3, r1	; 0x03
    1212:	02 c0       	rjmp	.+4      	; 0x1218 <DIO_writePortValue+0x84>
	}	  //END of IF
	else {
		return E_DIO_INVALID_PORT_NUMBER ;
    1214:	91 e0       	ldi	r25, 0x01	; 1
    1216:	9b 83       	std	Y+3, r25	; 0x03
    1218:	8b 81       	ldd	r24, Y+3	; 0x03

	}	  //END of ELSE
}	  //END DIO_writePortValue
    121a:	0f 90       	pop	r0
    121c:	0f 90       	pop	r0
    121e:	0f 90       	pop	r0
    1220:	0f 90       	pop	r0
    1222:	0f 90       	pop	r0
    1224:	cf 91       	pop	r28
    1226:	df 91       	pop	r29
    1228:	08 95       	ret

0000122a <DIO_writePinValue>:

/* API to Write Pin  Value */
DIO_ERROR_state_t DIO_writePinValue(uint8_t PortID, uint8_t PinNumber,
		uint8_t PinDirection) {
    122a:	df 93       	push	r29
    122c:	cf 93       	push	r28
    122e:	cd b7       	in	r28, 0x3d	; 61
    1230:	de b7       	in	r29, 0x3e	; 62
    1232:	28 97       	sbiw	r28, 0x08	; 8
    1234:	0f b6       	in	r0, 0x3f	; 63
    1236:	f8 94       	cli
    1238:	de bf       	out	0x3e, r29	; 62
    123a:	0f be       	out	0x3f, r0	; 63
    123c:	cd bf       	out	0x3d, r28	; 61
    123e:	89 83       	std	Y+1, r24	; 0x01
    1240:	6a 83       	std	Y+2, r22	; 0x02
    1242:	4b 83       	std	Y+3, r20	; 0x03
	//Check for the ports if it is between 0 to 3
	if ((PortID <= PORTD ) && (PortID >= PORTA ) && (PinNumber >= PIN0 )
    1244:	89 81       	ldd	r24, Y+1	; 0x01
    1246:	84 30       	cpi	r24, 0x04	; 4
    1248:	08 f0       	brcs	.+2      	; 0x124c <DIO_writePinValue+0x22>
    124a:	f4 c0       	rjmp	.+488    	; 0x1434 <DIO_writePinValue+0x20a>
    124c:	8a 81       	ldd	r24, Y+2	; 0x02
    124e:	88 30       	cpi	r24, 0x08	; 8
    1250:	08 f0       	brcs	.+2      	; 0x1254 <DIO_writePinValue+0x2a>
    1252:	f0 c0       	rjmp	.+480    	; 0x1434 <DIO_writePinValue+0x20a>
			&& (PinNumber <= PIN7 )) {
		if (PinDirection == PIN_HIGH) {
    1254:	8b 81       	ldd	r24, Y+3	; 0x03
    1256:	81 30       	cpi	r24, 0x01	; 1
    1258:	09 f0       	breq	.+2      	; 0x125c <DIO_writePinValue+0x32>
    125a:	70 c0       	rjmp	.+224    	; 0x133c <DIO_writePinValue+0x112>
			switch (PortID) {
    125c:	89 81       	ldd	r24, Y+1	; 0x01
    125e:	28 2f       	mov	r18, r24
    1260:	30 e0       	ldi	r19, 0x00	; 0
    1262:	38 87       	std	Y+8, r19	; 0x08
    1264:	2f 83       	std	Y+7, r18	; 0x07
    1266:	8f 81       	ldd	r24, Y+7	; 0x07
    1268:	98 85       	ldd	r25, Y+8	; 0x08
    126a:	81 30       	cpi	r24, 0x01	; 1
    126c:	91 05       	cpc	r25, r1
    126e:	49 f1       	breq	.+82     	; 0x12c2 <DIO_writePinValue+0x98>
    1270:	2f 81       	ldd	r18, Y+7	; 0x07
    1272:	38 85       	ldd	r19, Y+8	; 0x08
    1274:	22 30       	cpi	r18, 0x02	; 2
    1276:	31 05       	cpc	r19, r1
    1278:	2c f4       	brge	.+10     	; 0x1284 <DIO_writePinValue+0x5a>
    127a:	8f 81       	ldd	r24, Y+7	; 0x07
    127c:	98 85       	ldd	r25, Y+8	; 0x08
    127e:	00 97       	sbiw	r24, 0x00	; 0
    1280:	61 f0       	breq	.+24     	; 0x129a <DIO_writePinValue+0x70>
    1282:	5a c0       	rjmp	.+180    	; 0x1338 <DIO_writePinValue+0x10e>
    1284:	2f 81       	ldd	r18, Y+7	; 0x07
    1286:	38 85       	ldd	r19, Y+8	; 0x08
    1288:	22 30       	cpi	r18, 0x02	; 2
    128a:	31 05       	cpc	r19, r1
    128c:	71 f1       	breq	.+92     	; 0x12ea <DIO_writePinValue+0xc0>
    128e:	8f 81       	ldd	r24, Y+7	; 0x07
    1290:	98 85       	ldd	r25, Y+8	; 0x08
    1292:	83 30       	cpi	r24, 0x03	; 3
    1294:	91 05       	cpc	r25, r1
    1296:	e9 f1       	breq	.+122    	; 0x1312 <DIO_writePinValue+0xe8>
    1298:	4f c0       	rjmp	.+158    	; 0x1338 <DIO_writePinValue+0x10e>
			case PORTA :
				Set_Bit(PORTA_DATA, PinNumber);
    129a:	ab e3       	ldi	r26, 0x3B	; 59
    129c:	b0 e0       	ldi	r27, 0x00	; 0
    129e:	eb e3       	ldi	r30, 0x3B	; 59
    12a0:	f0 e0       	ldi	r31, 0x00	; 0
    12a2:	80 81       	ld	r24, Z
    12a4:	48 2f       	mov	r20, r24
    12a6:	8a 81       	ldd	r24, Y+2	; 0x02
    12a8:	28 2f       	mov	r18, r24
    12aa:	30 e0       	ldi	r19, 0x00	; 0
    12ac:	81 e0       	ldi	r24, 0x01	; 1
    12ae:	90 e0       	ldi	r25, 0x00	; 0
    12b0:	02 2e       	mov	r0, r18
    12b2:	02 c0       	rjmp	.+4      	; 0x12b8 <DIO_writePinValue+0x8e>
    12b4:	88 0f       	add	r24, r24
    12b6:	99 1f       	adc	r25, r25
    12b8:	0a 94       	dec	r0
    12ba:	e2 f7       	brpl	.-8      	; 0x12b4 <DIO_writePinValue+0x8a>
    12bc:	84 2b       	or	r24, r20
    12be:	8c 93       	st	X, r24
    12c0:	3b c0       	rjmp	.+118    	; 0x1338 <DIO_writePinValue+0x10e>
				break;
			case PORTB :
				Set_Bit(PORTB_DATA, PinNumber);
    12c2:	a8 e3       	ldi	r26, 0x38	; 56
    12c4:	b0 e0       	ldi	r27, 0x00	; 0
    12c6:	e8 e3       	ldi	r30, 0x38	; 56
    12c8:	f0 e0       	ldi	r31, 0x00	; 0
    12ca:	80 81       	ld	r24, Z
    12cc:	48 2f       	mov	r20, r24
    12ce:	8a 81       	ldd	r24, Y+2	; 0x02
    12d0:	28 2f       	mov	r18, r24
    12d2:	30 e0       	ldi	r19, 0x00	; 0
    12d4:	81 e0       	ldi	r24, 0x01	; 1
    12d6:	90 e0       	ldi	r25, 0x00	; 0
    12d8:	02 2e       	mov	r0, r18
    12da:	02 c0       	rjmp	.+4      	; 0x12e0 <DIO_writePinValue+0xb6>
    12dc:	88 0f       	add	r24, r24
    12de:	99 1f       	adc	r25, r25
    12e0:	0a 94       	dec	r0
    12e2:	e2 f7       	brpl	.-8      	; 0x12dc <DIO_writePinValue+0xb2>
    12e4:	84 2b       	or	r24, r20
    12e6:	8c 93       	st	X, r24
    12e8:	27 c0       	rjmp	.+78     	; 0x1338 <DIO_writePinValue+0x10e>
				break;
			case PORTC :
				Set_Bit(PORTC_DATA, PinNumber);
    12ea:	a5 e3       	ldi	r26, 0x35	; 53
    12ec:	b0 e0       	ldi	r27, 0x00	; 0
    12ee:	e5 e3       	ldi	r30, 0x35	; 53
    12f0:	f0 e0       	ldi	r31, 0x00	; 0
    12f2:	80 81       	ld	r24, Z
    12f4:	48 2f       	mov	r20, r24
    12f6:	8a 81       	ldd	r24, Y+2	; 0x02
    12f8:	28 2f       	mov	r18, r24
    12fa:	30 e0       	ldi	r19, 0x00	; 0
    12fc:	81 e0       	ldi	r24, 0x01	; 1
    12fe:	90 e0       	ldi	r25, 0x00	; 0
    1300:	02 2e       	mov	r0, r18
    1302:	02 c0       	rjmp	.+4      	; 0x1308 <DIO_writePinValue+0xde>
    1304:	88 0f       	add	r24, r24
    1306:	99 1f       	adc	r25, r25
    1308:	0a 94       	dec	r0
    130a:	e2 f7       	brpl	.-8      	; 0x1304 <DIO_writePinValue+0xda>
    130c:	84 2b       	or	r24, r20
    130e:	8c 93       	st	X, r24
    1310:	13 c0       	rjmp	.+38     	; 0x1338 <DIO_writePinValue+0x10e>
				break;
			case PORTD :
				Set_Bit(PORTD_DATA, PinNumber);
    1312:	a2 e3       	ldi	r26, 0x32	; 50
    1314:	b0 e0       	ldi	r27, 0x00	; 0
    1316:	e2 e3       	ldi	r30, 0x32	; 50
    1318:	f0 e0       	ldi	r31, 0x00	; 0
    131a:	80 81       	ld	r24, Z
    131c:	48 2f       	mov	r20, r24
    131e:	8a 81       	ldd	r24, Y+2	; 0x02
    1320:	28 2f       	mov	r18, r24
    1322:	30 e0       	ldi	r19, 0x00	; 0
    1324:	81 e0       	ldi	r24, 0x01	; 1
    1326:	90 e0       	ldi	r25, 0x00	; 0
    1328:	02 2e       	mov	r0, r18
    132a:	02 c0       	rjmp	.+4      	; 0x1330 <DIO_writePinValue+0x106>
    132c:	88 0f       	add	r24, r24
    132e:	99 1f       	adc	r25, r25
    1330:	0a 94       	dec	r0
    1332:	e2 f7       	brpl	.-8      	; 0x132c <DIO_writePinValue+0x102>
    1334:	84 2b       	or	r24, r20
    1336:	8c 93       	st	X, r24
				break;

			} //END of SWITCH
			return E_DIO_SUCCESS ;
    1338:	1e 82       	std	Y+6, r1	; 0x06
    133a:	7e c0       	rjmp	.+252    	; 0x1438 <DIO_writePinValue+0x20e>
		} // END of IF that check for the direction if it is INPUT
		else if (PinDirection == PIN_LOW) {
    133c:	8b 81       	ldd	r24, Y+3	; 0x03
    133e:	88 23       	and	r24, r24
    1340:	09 f0       	breq	.+2      	; 0x1344 <DIO_writePinValue+0x11a>
    1342:	75 c0       	rjmp	.+234    	; 0x142e <DIO_writePinValue+0x204>
			switch (PortID) {
    1344:	89 81       	ldd	r24, Y+1	; 0x01
    1346:	28 2f       	mov	r18, r24
    1348:	30 e0       	ldi	r19, 0x00	; 0
    134a:	3d 83       	std	Y+5, r19	; 0x05
    134c:	2c 83       	std	Y+4, r18	; 0x04
    134e:	8c 81       	ldd	r24, Y+4	; 0x04
    1350:	9d 81       	ldd	r25, Y+5	; 0x05
    1352:	81 30       	cpi	r24, 0x01	; 1
    1354:	91 05       	cpc	r25, r1
    1356:	59 f1       	breq	.+86     	; 0x13ae <DIO_writePinValue+0x184>
    1358:	2c 81       	ldd	r18, Y+4	; 0x04
    135a:	3d 81       	ldd	r19, Y+5	; 0x05
    135c:	22 30       	cpi	r18, 0x02	; 2
    135e:	31 05       	cpc	r19, r1
    1360:	2c f4       	brge	.+10     	; 0x136c <DIO_writePinValue+0x142>
    1362:	8c 81       	ldd	r24, Y+4	; 0x04
    1364:	9d 81       	ldd	r25, Y+5	; 0x05
    1366:	00 97       	sbiw	r24, 0x00	; 0
    1368:	69 f0       	breq	.+26     	; 0x1384 <DIO_writePinValue+0x15a>
    136a:	5f c0       	rjmp	.+190    	; 0x142a <DIO_writePinValue+0x200>
    136c:	2c 81       	ldd	r18, Y+4	; 0x04
    136e:	3d 81       	ldd	r19, Y+5	; 0x05
    1370:	22 30       	cpi	r18, 0x02	; 2
    1372:	31 05       	cpc	r19, r1
    1374:	89 f1       	breq	.+98     	; 0x13d8 <DIO_writePinValue+0x1ae>
    1376:	8c 81       	ldd	r24, Y+4	; 0x04
    1378:	9d 81       	ldd	r25, Y+5	; 0x05
    137a:	83 30       	cpi	r24, 0x03	; 3
    137c:	91 05       	cpc	r25, r1
    137e:	09 f4       	brne	.+2      	; 0x1382 <DIO_writePinValue+0x158>
    1380:	40 c0       	rjmp	.+128    	; 0x1402 <DIO_writePinValue+0x1d8>
    1382:	53 c0       	rjmp	.+166    	; 0x142a <DIO_writePinValue+0x200>
			case PORTA :
				Clr_Bit(PORTA_DATA, PinNumber);
    1384:	ab e3       	ldi	r26, 0x3B	; 59
    1386:	b0 e0       	ldi	r27, 0x00	; 0
    1388:	eb e3       	ldi	r30, 0x3B	; 59
    138a:	f0 e0       	ldi	r31, 0x00	; 0
    138c:	80 81       	ld	r24, Z
    138e:	48 2f       	mov	r20, r24
    1390:	8a 81       	ldd	r24, Y+2	; 0x02
    1392:	28 2f       	mov	r18, r24
    1394:	30 e0       	ldi	r19, 0x00	; 0
    1396:	81 e0       	ldi	r24, 0x01	; 1
    1398:	90 e0       	ldi	r25, 0x00	; 0
    139a:	02 2e       	mov	r0, r18
    139c:	02 c0       	rjmp	.+4      	; 0x13a2 <DIO_writePinValue+0x178>
    139e:	88 0f       	add	r24, r24
    13a0:	99 1f       	adc	r25, r25
    13a2:	0a 94       	dec	r0
    13a4:	e2 f7       	brpl	.-8      	; 0x139e <DIO_writePinValue+0x174>
    13a6:	80 95       	com	r24
    13a8:	84 23       	and	r24, r20
    13aa:	8c 93       	st	X, r24
    13ac:	3e c0       	rjmp	.+124    	; 0x142a <DIO_writePinValue+0x200>
				break;
			case PORTB :
				Clr_Bit(PORTB_DATA, PinNumber);
    13ae:	a8 e3       	ldi	r26, 0x38	; 56
    13b0:	b0 e0       	ldi	r27, 0x00	; 0
    13b2:	e8 e3       	ldi	r30, 0x38	; 56
    13b4:	f0 e0       	ldi	r31, 0x00	; 0
    13b6:	80 81       	ld	r24, Z
    13b8:	48 2f       	mov	r20, r24
    13ba:	8a 81       	ldd	r24, Y+2	; 0x02
    13bc:	28 2f       	mov	r18, r24
    13be:	30 e0       	ldi	r19, 0x00	; 0
    13c0:	81 e0       	ldi	r24, 0x01	; 1
    13c2:	90 e0       	ldi	r25, 0x00	; 0
    13c4:	02 2e       	mov	r0, r18
    13c6:	02 c0       	rjmp	.+4      	; 0x13cc <DIO_writePinValue+0x1a2>
    13c8:	88 0f       	add	r24, r24
    13ca:	99 1f       	adc	r25, r25
    13cc:	0a 94       	dec	r0
    13ce:	e2 f7       	brpl	.-8      	; 0x13c8 <DIO_writePinValue+0x19e>
    13d0:	80 95       	com	r24
    13d2:	84 23       	and	r24, r20
    13d4:	8c 93       	st	X, r24
    13d6:	29 c0       	rjmp	.+82     	; 0x142a <DIO_writePinValue+0x200>
				break;
			case PORTC :
				Clr_Bit(PORTC_DATA, PinNumber);
    13d8:	a5 e3       	ldi	r26, 0x35	; 53
    13da:	b0 e0       	ldi	r27, 0x00	; 0
    13dc:	e5 e3       	ldi	r30, 0x35	; 53
    13de:	f0 e0       	ldi	r31, 0x00	; 0
    13e0:	80 81       	ld	r24, Z
    13e2:	48 2f       	mov	r20, r24
    13e4:	8a 81       	ldd	r24, Y+2	; 0x02
    13e6:	28 2f       	mov	r18, r24
    13e8:	30 e0       	ldi	r19, 0x00	; 0
    13ea:	81 e0       	ldi	r24, 0x01	; 1
    13ec:	90 e0       	ldi	r25, 0x00	; 0
    13ee:	02 2e       	mov	r0, r18
    13f0:	02 c0       	rjmp	.+4      	; 0x13f6 <DIO_writePinValue+0x1cc>
    13f2:	88 0f       	add	r24, r24
    13f4:	99 1f       	adc	r25, r25
    13f6:	0a 94       	dec	r0
    13f8:	e2 f7       	brpl	.-8      	; 0x13f2 <DIO_writePinValue+0x1c8>
    13fa:	80 95       	com	r24
    13fc:	84 23       	and	r24, r20
    13fe:	8c 93       	st	X, r24
    1400:	14 c0       	rjmp	.+40     	; 0x142a <DIO_writePinValue+0x200>
				break;
			case PORTD :
				Clr_Bit(PORTD_DATA, PinNumber);
    1402:	a2 e3       	ldi	r26, 0x32	; 50
    1404:	b0 e0       	ldi	r27, 0x00	; 0
    1406:	e2 e3       	ldi	r30, 0x32	; 50
    1408:	f0 e0       	ldi	r31, 0x00	; 0
    140a:	80 81       	ld	r24, Z
    140c:	48 2f       	mov	r20, r24
    140e:	8a 81       	ldd	r24, Y+2	; 0x02
    1410:	28 2f       	mov	r18, r24
    1412:	30 e0       	ldi	r19, 0x00	; 0
    1414:	81 e0       	ldi	r24, 0x01	; 1
    1416:	90 e0       	ldi	r25, 0x00	; 0
    1418:	02 2e       	mov	r0, r18
    141a:	02 c0       	rjmp	.+4      	; 0x1420 <DIO_writePinValue+0x1f6>
    141c:	88 0f       	add	r24, r24
    141e:	99 1f       	adc	r25, r25
    1420:	0a 94       	dec	r0
    1422:	e2 f7       	brpl	.-8      	; 0x141c <DIO_writePinValue+0x1f2>
    1424:	80 95       	com	r24
    1426:	84 23       	and	r24, r20
    1428:	8c 93       	st	X, r24
				break;

			} //END of SWITCH
			return E_DIO_SUCCESS ;
    142a:	1e 82       	std	Y+6, r1	; 0x06
    142c:	05 c0       	rjmp	.+10     	; 0x1438 <DIO_writePinValue+0x20e>
		} // END of ELSE IF that check for the direction if it is INPUT
		else {
			return E_DIO_INVALID_PIN_DIRECTION ;
    142e:	92 e0       	ldi	r25, 0x02	; 2
    1430:	9e 83       	std	Y+6, r25	; 0x06
    1432:	02 c0       	rjmp	.+4      	; 0x1438 <DIO_writePinValue+0x20e>
		} //END OF ELSE

	}	  //END of IF That checking the port and pin number

	else {
		return E_DIO_INVALID_PORT_NUMBER ;
    1434:	21 e0       	ldi	r18, 0x01	; 1
    1436:	2e 83       	std	Y+6, r18	; 0x06
    1438:	8e 81       	ldd	r24, Y+6	; 0x06

	}	  //END of ELSE
}	  //END of DIO_writePinValue
    143a:	28 96       	adiw	r28, 0x08	; 8
    143c:	0f b6       	in	r0, 0x3f	; 63
    143e:	f8 94       	cli
    1440:	de bf       	out	0x3e, r29	; 62
    1442:	0f be       	out	0x3f, r0	; 63
    1444:	cd bf       	out	0x3d, r28	; 61
    1446:	cf 91       	pop	r28
    1448:	df 91       	pop	r29
    144a:	08 95       	ret

0000144c <DIO_readPort>:

/* API to Read Port  Value */
DIO_ERROR_state_t DIO_readPort(uint8_t PortID, uint8_t* PortState) {
    144c:	df 93       	push	r29
    144e:	cf 93       	push	r28
    1450:	00 d0       	rcall	.+0      	; 0x1452 <DIO_readPort+0x6>
    1452:	00 d0       	rcall	.+0      	; 0x1454 <DIO_readPort+0x8>
    1454:	00 d0       	rcall	.+0      	; 0x1456 <DIO_readPort+0xa>
    1456:	cd b7       	in	r28, 0x3d	; 61
    1458:	de b7       	in	r29, 0x3e	; 62
    145a:	89 83       	std	Y+1, r24	; 0x01
    145c:	7b 83       	std	Y+3, r23	; 0x03
    145e:	6a 83       	std	Y+2, r22	; 0x02
	//Check for the ports if it is between 0 to 3
	if ((PortID <= PORTD ) && (PortID >= PORTA )) {
    1460:	89 81       	ldd	r24, Y+1	; 0x01
    1462:	84 30       	cpi	r24, 0x04	; 4
    1464:	e0 f5       	brcc	.+120    	; 0x14de <DIO_readPort+0x92>
		switch (PortID) {
    1466:	89 81       	ldd	r24, Y+1	; 0x01
    1468:	28 2f       	mov	r18, r24
    146a:	30 e0       	ldi	r19, 0x00	; 0
    146c:	3e 83       	std	Y+6, r19	; 0x06
    146e:	2d 83       	std	Y+5, r18	; 0x05
    1470:	8d 81       	ldd	r24, Y+5	; 0x05
    1472:	9e 81       	ldd	r25, Y+6	; 0x06
    1474:	81 30       	cpi	r24, 0x01	; 1
    1476:	91 05       	cpc	r25, r1
    1478:	e1 f0       	breq	.+56     	; 0x14b2 <DIO_readPort+0x66>
    147a:	2d 81       	ldd	r18, Y+5	; 0x05
    147c:	3e 81       	ldd	r19, Y+6	; 0x06
    147e:	22 30       	cpi	r18, 0x02	; 2
    1480:	31 05       	cpc	r19, r1
    1482:	2c f4       	brge	.+10     	; 0x148e <DIO_readPort+0x42>
    1484:	8d 81       	ldd	r24, Y+5	; 0x05
    1486:	9e 81       	ldd	r25, Y+6	; 0x06
    1488:	00 97       	sbiw	r24, 0x00	; 0
    148a:	61 f0       	breq	.+24     	; 0x14a4 <DIO_readPort+0x58>
    148c:	26 c0       	rjmp	.+76     	; 0x14da <DIO_readPort+0x8e>
    148e:	2d 81       	ldd	r18, Y+5	; 0x05
    1490:	3e 81       	ldd	r19, Y+6	; 0x06
    1492:	22 30       	cpi	r18, 0x02	; 2
    1494:	31 05       	cpc	r19, r1
    1496:	a1 f0       	breq	.+40     	; 0x14c0 <DIO_readPort+0x74>
    1498:	8d 81       	ldd	r24, Y+5	; 0x05
    149a:	9e 81       	ldd	r25, Y+6	; 0x06
    149c:	83 30       	cpi	r24, 0x03	; 3
    149e:	91 05       	cpc	r25, r1
    14a0:	b1 f0       	breq	.+44     	; 0x14ce <DIO_readPort+0x82>
    14a2:	1b c0       	rjmp	.+54     	; 0x14da <DIO_readPort+0x8e>
		case PORTA :
			*(PortState) = PORTA_STAT;
    14a4:	e9 e3       	ldi	r30, 0x39	; 57
    14a6:	f0 e0       	ldi	r31, 0x00	; 0
    14a8:	80 81       	ld	r24, Z
    14aa:	ea 81       	ldd	r30, Y+2	; 0x02
    14ac:	fb 81       	ldd	r31, Y+3	; 0x03
    14ae:	80 83       	st	Z, r24
    14b0:	14 c0       	rjmp	.+40     	; 0x14da <DIO_readPort+0x8e>
			break;
		case PORTB :
			*(PortState) = PORTB_STAT;
    14b2:	e6 e3       	ldi	r30, 0x36	; 54
    14b4:	f0 e0       	ldi	r31, 0x00	; 0
    14b6:	80 81       	ld	r24, Z
    14b8:	ea 81       	ldd	r30, Y+2	; 0x02
    14ba:	fb 81       	ldd	r31, Y+3	; 0x03
    14bc:	80 83       	st	Z, r24
    14be:	0d c0       	rjmp	.+26     	; 0x14da <DIO_readPort+0x8e>
			break;
		case PORTC :
			*(PortState) = PORTC_STAT;
    14c0:	e3 e3       	ldi	r30, 0x33	; 51
    14c2:	f0 e0       	ldi	r31, 0x00	; 0
    14c4:	80 81       	ld	r24, Z
    14c6:	ea 81       	ldd	r30, Y+2	; 0x02
    14c8:	fb 81       	ldd	r31, Y+3	; 0x03
    14ca:	80 83       	st	Z, r24
    14cc:	06 c0       	rjmp	.+12     	; 0x14da <DIO_readPort+0x8e>
			break;
		case PORTD :
			*(PortState) = PORTD_STAT;
    14ce:	e0 e3       	ldi	r30, 0x30	; 48
    14d0:	f0 e0       	ldi	r31, 0x00	; 0
    14d2:	80 81       	ld	r24, Z
    14d4:	ea 81       	ldd	r30, Y+2	; 0x02
    14d6:	fb 81       	ldd	r31, Y+3	; 0x03
    14d8:	80 83       	st	Z, r24
			break;

		} //END of SWITCH
		return E_DIO_SUCCESS ;
    14da:	1c 82       	std	Y+4, r1	; 0x04
    14dc:	02 c0       	rjmp	.+4      	; 0x14e2 <DIO_readPort+0x96>
	}	  //END of IF
	else {
		return E_DIO_INVALID_PORT_NUMBER ;
    14de:	91 e0       	ldi	r25, 0x01	; 1
    14e0:	9c 83       	std	Y+4, r25	; 0x04
    14e2:	8c 81       	ldd	r24, Y+4	; 0x04

	}	  //END of ELSE
}	  //END of DIO_readPort
    14e4:	26 96       	adiw	r28, 0x06	; 6
    14e6:	0f b6       	in	r0, 0x3f	; 63
    14e8:	f8 94       	cli
    14ea:	de bf       	out	0x3e, r29	; 62
    14ec:	0f be       	out	0x3f, r0	; 63
    14ee:	cd bf       	out	0x3d, r28	; 61
    14f0:	cf 91       	pop	r28
    14f2:	df 91       	pop	r29
    14f4:	08 95       	ret

000014f6 <DIO_readPin>:

/* API to Read Pin  Value */
DIO_ERROR_state_t DIO_readPin(uint8_t PortID, uint8_t PinNumber,
		uint8_t* PinState) {
    14f6:	df 93       	push	r29
    14f8:	cf 93       	push	r28
    14fa:	cd b7       	in	r28, 0x3d	; 61
    14fc:	de b7       	in	r29, 0x3e	; 62
    14fe:	27 97       	sbiw	r28, 0x07	; 7
    1500:	0f b6       	in	r0, 0x3f	; 63
    1502:	f8 94       	cli
    1504:	de bf       	out	0x3e, r29	; 62
    1506:	0f be       	out	0x3f, r0	; 63
    1508:	cd bf       	out	0x3d, r28	; 61
    150a:	89 83       	std	Y+1, r24	; 0x01
    150c:	6a 83       	std	Y+2, r22	; 0x02
    150e:	5c 83       	std	Y+4, r21	; 0x04
    1510:	4b 83       	std	Y+3, r20	; 0x03
	//Check for the ports if it is between 0 to 3
	if ((PortID <= PORTD ) && (PortID >= PORTA ) && (PinNumber >= PIN0 )
    1512:	89 81       	ldd	r24, Y+1	; 0x01
    1514:	84 30       	cpi	r24, 0x04	; 4
    1516:	08 f0       	brcs	.+2      	; 0x151a <DIO_readPin+0x24>
    1518:	76 c0       	rjmp	.+236    	; 0x1606 <DIO_readPin+0x110>
    151a:	8a 81       	ldd	r24, Y+2	; 0x02
    151c:	88 30       	cpi	r24, 0x08	; 8
    151e:	08 f0       	brcs	.+2      	; 0x1522 <DIO_readPin+0x2c>
    1520:	72 c0       	rjmp	.+228    	; 0x1606 <DIO_readPin+0x110>
			&& (PinNumber <= PIN7 )) {

		switch (PortID) {
    1522:	89 81       	ldd	r24, Y+1	; 0x01
    1524:	28 2f       	mov	r18, r24
    1526:	30 e0       	ldi	r19, 0x00	; 0
    1528:	3f 83       	std	Y+7, r19	; 0x07
    152a:	2e 83       	std	Y+6, r18	; 0x06
    152c:	4e 81       	ldd	r20, Y+6	; 0x06
    152e:	5f 81       	ldd	r21, Y+7	; 0x07
    1530:	41 30       	cpi	r20, 0x01	; 1
    1532:	51 05       	cpc	r21, r1
    1534:	59 f1       	breq	.+86     	; 0x158c <DIO_readPin+0x96>
    1536:	8e 81       	ldd	r24, Y+6	; 0x06
    1538:	9f 81       	ldd	r25, Y+7	; 0x07
    153a:	82 30       	cpi	r24, 0x02	; 2
    153c:	91 05       	cpc	r25, r1
    153e:	34 f4       	brge	.+12     	; 0x154c <DIO_readPin+0x56>
    1540:	2e 81       	ldd	r18, Y+6	; 0x06
    1542:	3f 81       	ldd	r19, Y+7	; 0x07
    1544:	21 15       	cp	r18, r1
    1546:	31 05       	cpc	r19, r1
    1548:	69 f0       	breq	.+26     	; 0x1564 <DIO_readPin+0x6e>
    154a:	5b c0       	rjmp	.+182    	; 0x1602 <DIO_readPin+0x10c>
    154c:	4e 81       	ldd	r20, Y+6	; 0x06
    154e:	5f 81       	ldd	r21, Y+7	; 0x07
    1550:	42 30       	cpi	r20, 0x02	; 2
    1552:	51 05       	cpc	r21, r1
    1554:	79 f1       	breq	.+94     	; 0x15b4 <DIO_readPin+0xbe>
    1556:	8e 81       	ldd	r24, Y+6	; 0x06
    1558:	9f 81       	ldd	r25, Y+7	; 0x07
    155a:	83 30       	cpi	r24, 0x03	; 3
    155c:	91 05       	cpc	r25, r1
    155e:	09 f4       	brne	.+2      	; 0x1562 <DIO_readPin+0x6c>
    1560:	3d c0       	rjmp	.+122    	; 0x15dc <DIO_readPin+0xe6>
    1562:	4f c0       	rjmp	.+158    	; 0x1602 <DIO_readPin+0x10c>
		case PORTA :
			*(PinState) = Get_Bit(PORTA_STAT, PinNumber);
    1564:	e9 e3       	ldi	r30, 0x39	; 57
    1566:	f0 e0       	ldi	r31, 0x00	; 0
    1568:	80 81       	ld	r24, Z
    156a:	28 2f       	mov	r18, r24
    156c:	30 e0       	ldi	r19, 0x00	; 0
    156e:	8a 81       	ldd	r24, Y+2	; 0x02
    1570:	88 2f       	mov	r24, r24
    1572:	90 e0       	ldi	r25, 0x00	; 0
    1574:	a9 01       	movw	r20, r18
    1576:	02 c0       	rjmp	.+4      	; 0x157c <DIO_readPin+0x86>
    1578:	55 95       	asr	r21
    157a:	47 95       	ror	r20
    157c:	8a 95       	dec	r24
    157e:	e2 f7       	brpl	.-8      	; 0x1578 <DIO_readPin+0x82>
    1580:	ca 01       	movw	r24, r20
    1582:	81 70       	andi	r24, 0x01	; 1
    1584:	eb 81       	ldd	r30, Y+3	; 0x03
    1586:	fc 81       	ldd	r31, Y+4	; 0x04
    1588:	80 83       	st	Z, r24
    158a:	3b c0       	rjmp	.+118    	; 0x1602 <DIO_readPin+0x10c>
			break;
		case PORTB :
			*(PinState) = Get_Bit(PORTB_STAT, PinNumber);
    158c:	e6 e3       	ldi	r30, 0x36	; 54
    158e:	f0 e0       	ldi	r31, 0x00	; 0
    1590:	80 81       	ld	r24, Z
    1592:	28 2f       	mov	r18, r24
    1594:	30 e0       	ldi	r19, 0x00	; 0
    1596:	8a 81       	ldd	r24, Y+2	; 0x02
    1598:	88 2f       	mov	r24, r24
    159a:	90 e0       	ldi	r25, 0x00	; 0
    159c:	a9 01       	movw	r20, r18
    159e:	02 c0       	rjmp	.+4      	; 0x15a4 <DIO_readPin+0xae>
    15a0:	55 95       	asr	r21
    15a2:	47 95       	ror	r20
    15a4:	8a 95       	dec	r24
    15a6:	e2 f7       	brpl	.-8      	; 0x15a0 <DIO_readPin+0xaa>
    15a8:	ca 01       	movw	r24, r20
    15aa:	81 70       	andi	r24, 0x01	; 1
    15ac:	eb 81       	ldd	r30, Y+3	; 0x03
    15ae:	fc 81       	ldd	r31, Y+4	; 0x04
    15b0:	80 83       	st	Z, r24
    15b2:	27 c0       	rjmp	.+78     	; 0x1602 <DIO_readPin+0x10c>
			break;
		case PORTC :
			*(PinState) = Get_Bit(PORTC_STAT, PinNumber);
    15b4:	e3 e3       	ldi	r30, 0x33	; 51
    15b6:	f0 e0       	ldi	r31, 0x00	; 0
    15b8:	80 81       	ld	r24, Z
    15ba:	28 2f       	mov	r18, r24
    15bc:	30 e0       	ldi	r19, 0x00	; 0
    15be:	8a 81       	ldd	r24, Y+2	; 0x02
    15c0:	88 2f       	mov	r24, r24
    15c2:	90 e0       	ldi	r25, 0x00	; 0
    15c4:	a9 01       	movw	r20, r18
    15c6:	02 c0       	rjmp	.+4      	; 0x15cc <DIO_readPin+0xd6>
    15c8:	55 95       	asr	r21
    15ca:	47 95       	ror	r20
    15cc:	8a 95       	dec	r24
    15ce:	e2 f7       	brpl	.-8      	; 0x15c8 <DIO_readPin+0xd2>
    15d0:	ca 01       	movw	r24, r20
    15d2:	81 70       	andi	r24, 0x01	; 1
    15d4:	eb 81       	ldd	r30, Y+3	; 0x03
    15d6:	fc 81       	ldd	r31, Y+4	; 0x04
    15d8:	80 83       	st	Z, r24
    15da:	13 c0       	rjmp	.+38     	; 0x1602 <DIO_readPin+0x10c>
			break;
		case PORTD :
			*(PinState) = Get_Bit(PORTD_STAT, PinNumber);
    15dc:	e0 e3       	ldi	r30, 0x30	; 48
    15de:	f0 e0       	ldi	r31, 0x00	; 0
    15e0:	80 81       	ld	r24, Z
    15e2:	28 2f       	mov	r18, r24
    15e4:	30 e0       	ldi	r19, 0x00	; 0
    15e6:	8a 81       	ldd	r24, Y+2	; 0x02
    15e8:	88 2f       	mov	r24, r24
    15ea:	90 e0       	ldi	r25, 0x00	; 0
    15ec:	a9 01       	movw	r20, r18
    15ee:	02 c0       	rjmp	.+4      	; 0x15f4 <DIO_readPin+0xfe>
    15f0:	55 95       	asr	r21
    15f2:	47 95       	ror	r20
    15f4:	8a 95       	dec	r24
    15f6:	e2 f7       	brpl	.-8      	; 0x15f0 <DIO_readPin+0xfa>
    15f8:	ca 01       	movw	r24, r20
    15fa:	81 70       	andi	r24, 0x01	; 1
    15fc:	eb 81       	ldd	r30, Y+3	; 0x03
    15fe:	fc 81       	ldd	r31, Y+4	; 0x04
    1600:	80 83       	st	Z, r24
			break;

		} //END of SWITCH
		return E_DIO_SUCCESS ;
    1602:	1d 82       	std	Y+5, r1	; 0x05
    1604:	02 c0       	rjmp	.+4      	; 0x160a <DIO_readPin+0x114>

	}	  //END of IF That checking the port and pin number

	else {
		return E_DIO_INVALID_PORT_NUMBER ;
    1606:	51 e0       	ldi	r21, 0x01	; 1
    1608:	5d 83       	std	Y+5, r21	; 0x05
    160a:	8d 81       	ldd	r24, Y+5	; 0x05

	}	  //END of ELSE
}    //END of DIO_readPint
    160c:	27 96       	adiw	r28, 0x07	; 7
    160e:	0f b6       	in	r0, 0x3f	; 63
    1610:	f8 94       	cli
    1612:	de bf       	out	0x3e, r29	; 62
    1614:	0f be       	out	0x3f, r0	; 63
    1616:	cd bf       	out	0x3d, r28	; 61
    1618:	cf 91       	pop	r28
    161a:	df 91       	pop	r29
    161c:	08 95       	ret

0000161e <DIO_TogglePin>:

/*
 * API to toggle pin
 * */
DIO_ERROR_state_t DIO_TogglePin(uint8_t PortID, uint8_t PinNumber){
    161e:	df 93       	push	r29
    1620:	cf 93       	push	r28
    1622:	00 d0       	rcall	.+0      	; 0x1624 <DIO_TogglePin+0x6>
    1624:	00 d0       	rcall	.+0      	; 0x1626 <DIO_TogglePin+0x8>
    1626:	0f 92       	push	r0
    1628:	cd b7       	in	r28, 0x3d	; 61
    162a:	de b7       	in	r29, 0x3e	; 62
    162c:	89 83       	std	Y+1, r24	; 0x01
    162e:	6a 83       	std	Y+2, r22	; 0x02
	//Check for the ports if it is between 0 to 3
		if ((PortID <= PORTD ) && (PortID >= PORTA ) && (PinNumber >= PIN0 )
    1630:	89 81       	ldd	r24, Y+1	; 0x01
    1632:	84 30       	cpi	r24, 0x04	; 4
    1634:	08 f0       	brcs	.+2      	; 0x1638 <DIO_TogglePin+0x1a>
    1636:	74 c0       	rjmp	.+232    	; 0x1720 <DIO_TogglePin+0x102>
    1638:	8a 81       	ldd	r24, Y+2	; 0x02
    163a:	88 30       	cpi	r24, 0x08	; 8
    163c:	08 f0       	brcs	.+2      	; 0x1640 <DIO_TogglePin+0x22>
    163e:	70 c0       	rjmp	.+224    	; 0x1720 <DIO_TogglePin+0x102>
				&& (PinNumber <= PIN7 )) {
			switch (PortID) {
    1640:	89 81       	ldd	r24, Y+1	; 0x01
    1642:	28 2f       	mov	r18, r24
    1644:	30 e0       	ldi	r19, 0x00	; 0
    1646:	3d 83       	std	Y+5, r19	; 0x05
    1648:	2c 83       	std	Y+4, r18	; 0x04
    164a:	8c 81       	ldd	r24, Y+4	; 0x04
    164c:	9d 81       	ldd	r25, Y+5	; 0x05
    164e:	81 30       	cpi	r24, 0x01	; 1
    1650:	91 05       	cpc	r25, r1
    1652:	49 f1       	breq	.+82     	; 0x16a6 <DIO_TogglePin+0x88>
    1654:	2c 81       	ldd	r18, Y+4	; 0x04
    1656:	3d 81       	ldd	r19, Y+5	; 0x05
    1658:	22 30       	cpi	r18, 0x02	; 2
    165a:	31 05       	cpc	r19, r1
    165c:	2c f4       	brge	.+10     	; 0x1668 <DIO_TogglePin+0x4a>
    165e:	8c 81       	ldd	r24, Y+4	; 0x04
    1660:	9d 81       	ldd	r25, Y+5	; 0x05
    1662:	00 97       	sbiw	r24, 0x00	; 0
    1664:	61 f0       	breq	.+24     	; 0x167e <DIO_TogglePin+0x60>
    1666:	5a c0       	rjmp	.+180    	; 0x171c <DIO_TogglePin+0xfe>
    1668:	2c 81       	ldd	r18, Y+4	; 0x04
    166a:	3d 81       	ldd	r19, Y+5	; 0x05
    166c:	22 30       	cpi	r18, 0x02	; 2
    166e:	31 05       	cpc	r19, r1
    1670:	71 f1       	breq	.+92     	; 0x16ce <DIO_TogglePin+0xb0>
    1672:	8c 81       	ldd	r24, Y+4	; 0x04
    1674:	9d 81       	ldd	r25, Y+5	; 0x05
    1676:	83 30       	cpi	r24, 0x03	; 3
    1678:	91 05       	cpc	r25, r1
    167a:	e9 f1       	breq	.+122    	; 0x16f6 <DIO_TogglePin+0xd8>
    167c:	4f c0       	rjmp	.+158    	; 0x171c <DIO_TogglePin+0xfe>
			case PORTA :
				Toggle_Bit(PORTA_DATA, PinNumber);
    167e:	ab e3       	ldi	r26, 0x3B	; 59
    1680:	b0 e0       	ldi	r27, 0x00	; 0
    1682:	eb e3       	ldi	r30, 0x3B	; 59
    1684:	f0 e0       	ldi	r31, 0x00	; 0
    1686:	80 81       	ld	r24, Z
    1688:	48 2f       	mov	r20, r24
    168a:	8a 81       	ldd	r24, Y+2	; 0x02
    168c:	28 2f       	mov	r18, r24
    168e:	30 e0       	ldi	r19, 0x00	; 0
    1690:	81 e0       	ldi	r24, 0x01	; 1
    1692:	90 e0       	ldi	r25, 0x00	; 0
    1694:	02 2e       	mov	r0, r18
    1696:	02 c0       	rjmp	.+4      	; 0x169c <DIO_TogglePin+0x7e>
    1698:	88 0f       	add	r24, r24
    169a:	99 1f       	adc	r25, r25
    169c:	0a 94       	dec	r0
    169e:	e2 f7       	brpl	.-8      	; 0x1698 <DIO_TogglePin+0x7a>
    16a0:	84 27       	eor	r24, r20
    16a2:	8c 93       	st	X, r24
    16a4:	3b c0       	rjmp	.+118    	; 0x171c <DIO_TogglePin+0xfe>
				break;
			case PORTB :
				Toggle_Bit(PORTB_DATA, PinNumber);
    16a6:	a8 e3       	ldi	r26, 0x38	; 56
    16a8:	b0 e0       	ldi	r27, 0x00	; 0
    16aa:	e8 e3       	ldi	r30, 0x38	; 56
    16ac:	f0 e0       	ldi	r31, 0x00	; 0
    16ae:	80 81       	ld	r24, Z
    16b0:	48 2f       	mov	r20, r24
    16b2:	8a 81       	ldd	r24, Y+2	; 0x02
    16b4:	28 2f       	mov	r18, r24
    16b6:	30 e0       	ldi	r19, 0x00	; 0
    16b8:	81 e0       	ldi	r24, 0x01	; 1
    16ba:	90 e0       	ldi	r25, 0x00	; 0
    16bc:	02 2e       	mov	r0, r18
    16be:	02 c0       	rjmp	.+4      	; 0x16c4 <DIO_TogglePin+0xa6>
    16c0:	88 0f       	add	r24, r24
    16c2:	99 1f       	adc	r25, r25
    16c4:	0a 94       	dec	r0
    16c6:	e2 f7       	brpl	.-8      	; 0x16c0 <DIO_TogglePin+0xa2>
    16c8:	84 27       	eor	r24, r20
    16ca:	8c 93       	st	X, r24
    16cc:	27 c0       	rjmp	.+78     	; 0x171c <DIO_TogglePin+0xfe>
				break;
			case PORTC :
				Toggle_Bit(PORTC_DATA, PinNumber);
    16ce:	a5 e3       	ldi	r26, 0x35	; 53
    16d0:	b0 e0       	ldi	r27, 0x00	; 0
    16d2:	e5 e3       	ldi	r30, 0x35	; 53
    16d4:	f0 e0       	ldi	r31, 0x00	; 0
    16d6:	80 81       	ld	r24, Z
    16d8:	48 2f       	mov	r20, r24
    16da:	8a 81       	ldd	r24, Y+2	; 0x02
    16dc:	28 2f       	mov	r18, r24
    16de:	30 e0       	ldi	r19, 0x00	; 0
    16e0:	81 e0       	ldi	r24, 0x01	; 1
    16e2:	90 e0       	ldi	r25, 0x00	; 0
    16e4:	02 2e       	mov	r0, r18
    16e6:	02 c0       	rjmp	.+4      	; 0x16ec <DIO_TogglePin+0xce>
    16e8:	88 0f       	add	r24, r24
    16ea:	99 1f       	adc	r25, r25
    16ec:	0a 94       	dec	r0
    16ee:	e2 f7       	brpl	.-8      	; 0x16e8 <DIO_TogglePin+0xca>
    16f0:	84 27       	eor	r24, r20
    16f2:	8c 93       	st	X, r24
    16f4:	13 c0       	rjmp	.+38     	; 0x171c <DIO_TogglePin+0xfe>
				break;
			case PORTD :
				Toggle_Bit(PORTD_DATA, PinNumber);
    16f6:	a2 e3       	ldi	r26, 0x32	; 50
    16f8:	b0 e0       	ldi	r27, 0x00	; 0
    16fa:	e2 e3       	ldi	r30, 0x32	; 50
    16fc:	f0 e0       	ldi	r31, 0x00	; 0
    16fe:	80 81       	ld	r24, Z
    1700:	48 2f       	mov	r20, r24
    1702:	8a 81       	ldd	r24, Y+2	; 0x02
    1704:	28 2f       	mov	r18, r24
    1706:	30 e0       	ldi	r19, 0x00	; 0
    1708:	81 e0       	ldi	r24, 0x01	; 1
    170a:	90 e0       	ldi	r25, 0x00	; 0
    170c:	02 2e       	mov	r0, r18
    170e:	02 c0       	rjmp	.+4      	; 0x1714 <DIO_TogglePin+0xf6>
    1710:	88 0f       	add	r24, r24
    1712:	99 1f       	adc	r25, r25
    1714:	0a 94       	dec	r0
    1716:	e2 f7       	brpl	.-8      	; 0x1710 <DIO_TogglePin+0xf2>
    1718:	84 27       	eor	r24, r20
    171a:	8c 93       	st	X, r24
				break;

			} //END of SWITCH
			return E_DIO_SUCCESS ;
    171c:	1b 82       	std	Y+3, r1	; 0x03
    171e:	02 c0       	rjmp	.+4      	; 0x1724 <DIO_TogglePin+0x106>

		}	  //END of IF That checking the port and pin number

		else {
			return E_DIO_INVALID_PORT_NUMBER ;
    1720:	91 e0       	ldi	r25, 0x01	; 1
    1722:	9b 83       	std	Y+3, r25	; 0x03
    1724:	8b 81       	ldd	r24, Y+3	; 0x03

		}	  //END of ELSE

}
    1726:	0f 90       	pop	r0
    1728:	0f 90       	pop	r0
    172a:	0f 90       	pop	r0
    172c:	0f 90       	pop	r0
    172e:	0f 90       	pop	r0
    1730:	cf 91       	pop	r28
    1732:	df 91       	pop	r29
    1734:	08 95       	ret

00001736 <DIO_SetPullupRes>:
DIO_ERROR_state_t DIO_SetPullupRes(uint8_t PortID, uint8_t PinNumber){
    1736:	df 93       	push	r29
    1738:	cf 93       	push	r28
    173a:	00 d0       	rcall	.+0      	; 0x173c <DIO_SetPullupRes+0x6>
    173c:	00 d0       	rcall	.+0      	; 0x173e <DIO_SetPullupRes+0x8>
    173e:	0f 92       	push	r0
    1740:	cd b7       	in	r28, 0x3d	; 61
    1742:	de b7       	in	r29, 0x3e	; 62
    1744:	89 83       	std	Y+1, r24	; 0x01
    1746:	6a 83       	std	Y+2, r22	; 0x02
	//Check for the ports if it is between 0 to 3
		if ((PortID <= PORTD ) && (PortID >= PORTA ) && (PinNumber >= PIN0 )
    1748:	89 81       	ldd	r24, Y+1	; 0x01
    174a:	84 30       	cpi	r24, 0x04	; 4
    174c:	08 f0       	brcs	.+2      	; 0x1750 <DIO_SetPullupRes+0x1a>
    174e:	d1 c0       	rjmp	.+418    	; 0x18f2 <DIO_SetPullupRes+0x1bc>
    1750:	8a 81       	ldd	r24, Y+2	; 0x02
    1752:	88 30       	cpi	r24, 0x08	; 8
    1754:	08 f0       	brcs	.+2      	; 0x1758 <DIO_SetPullupRes+0x22>
    1756:	cd c0       	rjmp	.+410    	; 0x18f2 <DIO_SetPullupRes+0x1bc>
				&& (PinNumber <= PIN7 )) {
			switch (PortID) {
    1758:	89 81       	ldd	r24, Y+1	; 0x01
    175a:	28 2f       	mov	r18, r24
    175c:	30 e0       	ldi	r19, 0x00	; 0
    175e:	3d 83       	std	Y+5, r19	; 0x05
    1760:	2c 83       	std	Y+4, r18	; 0x04
    1762:	4c 81       	ldd	r20, Y+4	; 0x04
    1764:	5d 81       	ldd	r21, Y+5	; 0x05
    1766:	41 30       	cpi	r20, 0x01	; 1
    1768:	51 05       	cpc	r21, r1
    176a:	09 f4       	brne	.+2      	; 0x176e <DIO_SetPullupRes+0x38>
    176c:	42 c0       	rjmp	.+132    	; 0x17f2 <DIO_SetPullupRes+0xbc>
    176e:	8c 81       	ldd	r24, Y+4	; 0x04
    1770:	9d 81       	ldd	r25, Y+5	; 0x05
    1772:	82 30       	cpi	r24, 0x02	; 2
    1774:	91 05       	cpc	r25, r1
    1776:	34 f4       	brge	.+12     	; 0x1784 <DIO_SetPullupRes+0x4e>
    1778:	2c 81       	ldd	r18, Y+4	; 0x04
    177a:	3d 81       	ldd	r19, Y+5	; 0x05
    177c:	21 15       	cp	r18, r1
    177e:	31 05       	cpc	r19, r1
    1780:	71 f0       	breq	.+28     	; 0x179e <DIO_SetPullupRes+0x68>
    1782:	b5 c0       	rjmp	.+362    	; 0x18ee <DIO_SetPullupRes+0x1b8>
    1784:	4c 81       	ldd	r20, Y+4	; 0x04
    1786:	5d 81       	ldd	r21, Y+5	; 0x05
    1788:	42 30       	cpi	r20, 0x02	; 2
    178a:	51 05       	cpc	r21, r1
    178c:	09 f4       	brne	.+2      	; 0x1790 <DIO_SetPullupRes+0x5a>
    178e:	5b c0       	rjmp	.+182    	; 0x1846 <DIO_SetPullupRes+0x110>
    1790:	8c 81       	ldd	r24, Y+4	; 0x04
    1792:	9d 81       	ldd	r25, Y+5	; 0x05
    1794:	83 30       	cpi	r24, 0x03	; 3
    1796:	91 05       	cpc	r25, r1
    1798:	09 f4       	brne	.+2      	; 0x179c <DIO_SetPullupRes+0x66>
    179a:	7f c0       	rjmp	.+254    	; 0x189a <DIO_SetPullupRes+0x164>
    179c:	a8 c0       	rjmp	.+336    	; 0x18ee <DIO_SetPullupRes+0x1b8>
			case PORTA :
				if(Get_Bit(PORTA_DIR, PinNumber)==PIN_INPUT){
    179e:	ea e3       	ldi	r30, 0x3A	; 58
    17a0:	f0 e0       	ldi	r31, 0x00	; 0
    17a2:	80 81       	ld	r24, Z
    17a4:	28 2f       	mov	r18, r24
    17a6:	30 e0       	ldi	r19, 0x00	; 0
    17a8:	8a 81       	ldd	r24, Y+2	; 0x02
    17aa:	88 2f       	mov	r24, r24
    17ac:	90 e0       	ldi	r25, 0x00	; 0
    17ae:	a9 01       	movw	r20, r18
    17b0:	02 c0       	rjmp	.+4      	; 0x17b6 <DIO_SetPullupRes+0x80>
    17b2:	55 95       	asr	r21
    17b4:	47 95       	ror	r20
    17b6:	8a 95       	dec	r24
    17b8:	e2 f7       	brpl	.-8      	; 0x17b2 <DIO_SetPullupRes+0x7c>
    17ba:	ca 01       	movw	r24, r20
    17bc:	81 70       	andi	r24, 0x01	; 1
    17be:	90 70       	andi	r25, 0x00	; 0
    17c0:	00 97       	sbiw	r24, 0x00	; 0
    17c2:	a1 f4       	brne	.+40     	; 0x17ec <DIO_SetPullupRes+0xb6>
					Set_Bit(PORTA_DATA, PinNumber);
    17c4:	ab e3       	ldi	r26, 0x3B	; 59
    17c6:	b0 e0       	ldi	r27, 0x00	; 0
    17c8:	eb e3       	ldi	r30, 0x3B	; 59
    17ca:	f0 e0       	ldi	r31, 0x00	; 0
    17cc:	80 81       	ld	r24, Z
    17ce:	48 2f       	mov	r20, r24
    17d0:	8a 81       	ldd	r24, Y+2	; 0x02
    17d2:	28 2f       	mov	r18, r24
    17d4:	30 e0       	ldi	r19, 0x00	; 0
    17d6:	81 e0       	ldi	r24, 0x01	; 1
    17d8:	90 e0       	ldi	r25, 0x00	; 0
    17da:	02 2e       	mov	r0, r18
    17dc:	02 c0       	rjmp	.+4      	; 0x17e2 <DIO_SetPullupRes+0xac>
    17de:	88 0f       	add	r24, r24
    17e0:	99 1f       	adc	r25, r25
    17e2:	0a 94       	dec	r0
    17e4:	e2 f7       	brpl	.-8      	; 0x17de <DIO_SetPullupRes+0xa8>
    17e6:	84 2b       	or	r24, r20
    17e8:	8c 93       	st	X, r24
    17ea:	81 c0       	rjmp	.+258    	; 0x18ee <DIO_SetPullupRes+0x1b8>
				}// END of IF which checking if the  pin is INPUT
				else{
					return E_DIO_SET_TO_NON_INPUT;
    17ec:	53 e0       	ldi	r21, 0x03	; 3
    17ee:	5b 83       	std	Y+3, r21	; 0x03
    17f0:	82 c0       	rjmp	.+260    	; 0x18f6 <DIO_SetPullupRes+0x1c0>
				}
				break;
			case PORTB :
				if(Get_Bit(PORTB_DIR, PinNumber)==PIN_INPUT){
    17f2:	e7 e3       	ldi	r30, 0x37	; 55
    17f4:	f0 e0       	ldi	r31, 0x00	; 0
    17f6:	80 81       	ld	r24, Z
    17f8:	28 2f       	mov	r18, r24
    17fa:	30 e0       	ldi	r19, 0x00	; 0
    17fc:	8a 81       	ldd	r24, Y+2	; 0x02
    17fe:	88 2f       	mov	r24, r24
    1800:	90 e0       	ldi	r25, 0x00	; 0
    1802:	a9 01       	movw	r20, r18
    1804:	02 c0       	rjmp	.+4      	; 0x180a <DIO_SetPullupRes+0xd4>
    1806:	55 95       	asr	r21
    1808:	47 95       	ror	r20
    180a:	8a 95       	dec	r24
    180c:	e2 f7       	brpl	.-8      	; 0x1806 <DIO_SetPullupRes+0xd0>
    180e:	ca 01       	movw	r24, r20
    1810:	81 70       	andi	r24, 0x01	; 1
    1812:	90 70       	andi	r25, 0x00	; 0
    1814:	00 97       	sbiw	r24, 0x00	; 0
    1816:	a1 f4       	brne	.+40     	; 0x1840 <DIO_SetPullupRes+0x10a>
					Set_Bit(PORTB_DATA, PinNumber);
    1818:	a8 e3       	ldi	r26, 0x38	; 56
    181a:	b0 e0       	ldi	r27, 0x00	; 0
    181c:	e8 e3       	ldi	r30, 0x38	; 56
    181e:	f0 e0       	ldi	r31, 0x00	; 0
    1820:	80 81       	ld	r24, Z
    1822:	48 2f       	mov	r20, r24
    1824:	8a 81       	ldd	r24, Y+2	; 0x02
    1826:	28 2f       	mov	r18, r24
    1828:	30 e0       	ldi	r19, 0x00	; 0
    182a:	81 e0       	ldi	r24, 0x01	; 1
    182c:	90 e0       	ldi	r25, 0x00	; 0
    182e:	02 2e       	mov	r0, r18
    1830:	02 c0       	rjmp	.+4      	; 0x1836 <DIO_SetPullupRes+0x100>
    1832:	88 0f       	add	r24, r24
    1834:	99 1f       	adc	r25, r25
    1836:	0a 94       	dec	r0
    1838:	e2 f7       	brpl	.-8      	; 0x1832 <DIO_SetPullupRes+0xfc>
    183a:	84 2b       	or	r24, r20
    183c:	8c 93       	st	X, r24
    183e:	57 c0       	rjmp	.+174    	; 0x18ee <DIO_SetPullupRes+0x1b8>
				}// END of IF which checking if the  pin is INPUT
				else{
					return E_DIO_SET_TO_NON_INPUT;
    1840:	53 e0       	ldi	r21, 0x03	; 3
    1842:	5b 83       	std	Y+3, r21	; 0x03
    1844:	58 c0       	rjmp	.+176    	; 0x18f6 <DIO_SetPullupRes+0x1c0>
				}
				break;
			case PORTC :
				if(Get_Bit(PORTC_DIR, PinNumber)==PIN_INPUT){
    1846:	e4 e3       	ldi	r30, 0x34	; 52
    1848:	f0 e0       	ldi	r31, 0x00	; 0
    184a:	80 81       	ld	r24, Z
    184c:	28 2f       	mov	r18, r24
    184e:	30 e0       	ldi	r19, 0x00	; 0
    1850:	8a 81       	ldd	r24, Y+2	; 0x02
    1852:	88 2f       	mov	r24, r24
    1854:	90 e0       	ldi	r25, 0x00	; 0
    1856:	a9 01       	movw	r20, r18
    1858:	02 c0       	rjmp	.+4      	; 0x185e <DIO_SetPullupRes+0x128>
    185a:	55 95       	asr	r21
    185c:	47 95       	ror	r20
    185e:	8a 95       	dec	r24
    1860:	e2 f7       	brpl	.-8      	; 0x185a <DIO_SetPullupRes+0x124>
    1862:	ca 01       	movw	r24, r20
    1864:	81 70       	andi	r24, 0x01	; 1
    1866:	90 70       	andi	r25, 0x00	; 0
    1868:	00 97       	sbiw	r24, 0x00	; 0
    186a:	a1 f4       	brne	.+40     	; 0x1894 <DIO_SetPullupRes+0x15e>
					Set_Bit(PORTC_DATA, PinNumber);
    186c:	a5 e3       	ldi	r26, 0x35	; 53
    186e:	b0 e0       	ldi	r27, 0x00	; 0
    1870:	e5 e3       	ldi	r30, 0x35	; 53
    1872:	f0 e0       	ldi	r31, 0x00	; 0
    1874:	80 81       	ld	r24, Z
    1876:	48 2f       	mov	r20, r24
    1878:	8a 81       	ldd	r24, Y+2	; 0x02
    187a:	28 2f       	mov	r18, r24
    187c:	30 e0       	ldi	r19, 0x00	; 0
    187e:	81 e0       	ldi	r24, 0x01	; 1
    1880:	90 e0       	ldi	r25, 0x00	; 0
    1882:	02 2e       	mov	r0, r18
    1884:	02 c0       	rjmp	.+4      	; 0x188a <DIO_SetPullupRes+0x154>
    1886:	88 0f       	add	r24, r24
    1888:	99 1f       	adc	r25, r25
    188a:	0a 94       	dec	r0
    188c:	e2 f7       	brpl	.-8      	; 0x1886 <DIO_SetPullupRes+0x150>
    188e:	84 2b       	or	r24, r20
    1890:	8c 93       	st	X, r24
    1892:	2d c0       	rjmp	.+90     	; 0x18ee <DIO_SetPullupRes+0x1b8>
				}// END of IF which checking if the  pin is INPUT
				else{
					return E_DIO_SET_TO_NON_INPUT;
    1894:	53 e0       	ldi	r21, 0x03	; 3
    1896:	5b 83       	std	Y+3, r21	; 0x03
    1898:	2e c0       	rjmp	.+92     	; 0x18f6 <DIO_SetPullupRes+0x1c0>
				}
				break;
			case PORTD :
				if(Get_Bit(PORTD_DIR, PinNumber)==PIN_INPUT){
    189a:	e1 e3       	ldi	r30, 0x31	; 49
    189c:	f0 e0       	ldi	r31, 0x00	; 0
    189e:	80 81       	ld	r24, Z
    18a0:	28 2f       	mov	r18, r24
    18a2:	30 e0       	ldi	r19, 0x00	; 0
    18a4:	8a 81       	ldd	r24, Y+2	; 0x02
    18a6:	88 2f       	mov	r24, r24
    18a8:	90 e0       	ldi	r25, 0x00	; 0
    18aa:	a9 01       	movw	r20, r18
    18ac:	02 c0       	rjmp	.+4      	; 0x18b2 <DIO_SetPullupRes+0x17c>
    18ae:	55 95       	asr	r21
    18b0:	47 95       	ror	r20
    18b2:	8a 95       	dec	r24
    18b4:	e2 f7       	brpl	.-8      	; 0x18ae <DIO_SetPullupRes+0x178>
    18b6:	ca 01       	movw	r24, r20
    18b8:	81 70       	andi	r24, 0x01	; 1
    18ba:	90 70       	andi	r25, 0x00	; 0
    18bc:	00 97       	sbiw	r24, 0x00	; 0
    18be:	a1 f4       	brne	.+40     	; 0x18e8 <DIO_SetPullupRes+0x1b2>
					Set_Bit(PORTD_DATA, PinNumber);
    18c0:	a2 e3       	ldi	r26, 0x32	; 50
    18c2:	b0 e0       	ldi	r27, 0x00	; 0
    18c4:	e2 e3       	ldi	r30, 0x32	; 50
    18c6:	f0 e0       	ldi	r31, 0x00	; 0
    18c8:	80 81       	ld	r24, Z
    18ca:	48 2f       	mov	r20, r24
    18cc:	8a 81       	ldd	r24, Y+2	; 0x02
    18ce:	28 2f       	mov	r18, r24
    18d0:	30 e0       	ldi	r19, 0x00	; 0
    18d2:	81 e0       	ldi	r24, 0x01	; 1
    18d4:	90 e0       	ldi	r25, 0x00	; 0
    18d6:	02 2e       	mov	r0, r18
    18d8:	02 c0       	rjmp	.+4      	; 0x18de <DIO_SetPullupRes+0x1a8>
    18da:	88 0f       	add	r24, r24
    18dc:	99 1f       	adc	r25, r25
    18de:	0a 94       	dec	r0
    18e0:	e2 f7       	brpl	.-8      	; 0x18da <DIO_SetPullupRes+0x1a4>
    18e2:	84 2b       	or	r24, r20
    18e4:	8c 93       	st	X, r24
    18e6:	03 c0       	rjmp	.+6      	; 0x18ee <DIO_SetPullupRes+0x1b8>
				}// END of IF which checking if the  pin is INPUT
				else{
					return E_DIO_SET_TO_NON_INPUT;
    18e8:	53 e0       	ldi	r21, 0x03	; 3
    18ea:	5b 83       	std	Y+3, r21	; 0x03
    18ec:	04 c0       	rjmp	.+8      	; 0x18f6 <DIO_SetPullupRes+0x1c0>
				}
				break;

			} //END of SWITCH
			return E_DIO_SUCCESS ;
    18ee:	1b 82       	std	Y+3, r1	; 0x03
    18f0:	02 c0       	rjmp	.+4      	; 0x18f6 <DIO_SetPullupRes+0x1c0>

		}	  //END of IF That checking the port and pin number

		else {
			return E_DIO_INVALID_PORT_NUMBER ;
    18f2:	81 e0       	ldi	r24, 0x01	; 1
    18f4:	8b 83       	std	Y+3, r24	; 0x03
    18f6:	8b 81       	ldd	r24, Y+3	; 0x03

		}	  //END of ELSE

}
    18f8:	0f 90       	pop	r0
    18fa:	0f 90       	pop	r0
    18fc:	0f 90       	pop	r0
    18fe:	0f 90       	pop	r0
    1900:	0f 90       	pop	r0
    1902:	cf 91       	pop	r28
    1904:	df 91       	pop	r29
    1906:	08 95       	ret

00001908 <LED_Init>:
#include"DIO_REG.h"
#include"DIO_retval.h"
#include"DIO.h"


void LED_Init(uint8_t PortID, uint8_t PinNumber){
    1908:	df 93       	push	r29
    190a:	cf 93       	push	r28
    190c:	00 d0       	rcall	.+0      	; 0x190e <LED_Init+0x6>
    190e:	0f 92       	push	r0
    1910:	cd b7       	in	r28, 0x3d	; 61
    1912:	de b7       	in	r29, 0x3e	; 62
    1914:	8a 83       	std	Y+2, r24	; 0x02
    1916:	6b 83       	std	Y+3, r22	; 0x03
	uint8_t state=0;
    1918:	19 82       	std	Y+1, r1	; 0x01
	state=DIO_setPinDirection(PortID,PinNumber,PIN_OUTPUT);
    191a:	8a 81       	ldd	r24, Y+2	; 0x02
    191c:	6b 81       	ldd	r22, Y+3	; 0x03
    191e:	41 e0       	ldi	r20, 0x01	; 1
    1920:	0e 94 b9 07 	call	0xf72	; 0xf72 <DIO_setPinDirection>
    1924:	89 83       	std	Y+1, r24	; 0x01
}
    1926:	0f 90       	pop	r0
    1928:	0f 90       	pop	r0
    192a:	0f 90       	pop	r0
    192c:	cf 91       	pop	r28
    192e:	df 91       	pop	r29
    1930:	08 95       	ret

00001932 <LED_toggle>:
void LED_toggle(uint8_t PortID, uint8_t PinNumber){
    1932:	df 93       	push	r29
    1934:	cf 93       	push	r28
    1936:	00 d0       	rcall	.+0      	; 0x1938 <LED_toggle+0x6>
    1938:	0f 92       	push	r0
    193a:	cd b7       	in	r28, 0x3d	; 61
    193c:	de b7       	in	r29, 0x3e	; 62
    193e:	8a 83       	std	Y+2, r24	; 0x02
    1940:	6b 83       	std	Y+3, r22	; 0x03
	uint8_t state=0;
    1942:	19 82       	std	Y+1, r1	; 0x01
	state=DIO_TogglePin(PortID,PinNumber);
    1944:	8a 81       	ldd	r24, Y+2	; 0x02
    1946:	6b 81       	ldd	r22, Y+3	; 0x03
    1948:	0e 94 0f 0b 	call	0x161e	; 0x161e <DIO_TogglePin>
    194c:	89 83       	std	Y+1, r24	; 0x01
}
    194e:	0f 90       	pop	r0
    1950:	0f 90       	pop	r0
    1952:	0f 90       	pop	r0
    1954:	cf 91       	pop	r28
    1956:	df 91       	pop	r29
    1958:	08 95       	ret

0000195a <PWM_init>:
#define TIMER_8B_REG_MAX  (uint8_t)256
#define HUNDRED_PERCNT    (uint8_t)100



void PWM_init(uint8_t pwm_no) {
    195a:	df 93       	push	r29
    195c:	cf 93       	push	r28
    195e:	00 d0       	rcall	.+0      	; 0x1960 <PWM_init+0x6>
    1960:	0f 92       	push	r0
    1962:	cd b7       	in	r28, 0x3d	; 61
    1964:	de b7       	in	r29, 0x3e	; 62
    1966:	89 83       	std	Y+1, r24	; 0x01
	if ((pwm_no >= PWM0 ) && (pwm_no <= PWM2 )) {
    1968:	89 81       	ldd	r24, Y+1	; 0x01
    196a:	83 30       	cpi	r24, 0x03	; 3
    196c:	d0 f4       	brcc	.+52     	; 0x19a2 <PWM_init+0x48>
		switch (pwm_no) {
    196e:	89 81       	ldd	r24, Y+1	; 0x01
    1970:	28 2f       	mov	r18, r24
    1972:	30 e0       	ldi	r19, 0x00	; 0
    1974:	3b 83       	std	Y+3, r19	; 0x03
    1976:	2a 83       	std	Y+2, r18	; 0x02
    1978:	8a 81       	ldd	r24, Y+2	; 0x02
    197a:	9b 81       	ldd	r25, Y+3	; 0x03
    197c:	81 30       	cpi	r24, 0x01	; 1
    197e:	91 05       	cpc	r25, r1
    1980:	81 f0       	breq	.+32     	; 0x19a2 <PWM_init+0x48>
    1982:	2a 81       	ldd	r18, Y+2	; 0x02
    1984:	3b 81       	ldd	r19, Y+3	; 0x03
    1986:	22 30       	cpi	r18, 0x02	; 2
    1988:	31 05       	cpc	r19, r1
    198a:	41 f0       	breq	.+16     	; 0x199c <PWM_init+0x42>
    198c:	8a 81       	ldd	r24, Y+2	; 0x02
    198e:	9b 81       	ldd	r25, Y+3	; 0x03
    1990:	00 97       	sbiw	r24, 0x00	; 0
    1992:	39 f4       	brne	.+14     	; 0x19a2 <PWM_init+0x48>
		case PWM0 :
			TIMER_init(PWM0);
    1994:	80 e0       	ldi	r24, 0x00	; 0
    1996:	0e 94 04 0d 	call	0x1a08	; 0x1a08 <TIMER_init>
    199a:	03 c0       	rjmp	.+6      	; 0x19a2 <PWM_init+0x48>
			break;
		case PWM1 :
			break;
		case PWM2 :
			TIMER_init(PWM2);
    199c:	82 e0       	ldi	r24, 0x02	; 2
    199e:	0e 94 04 0d 	call	0x1a08	; 0x1a08 <TIMER_init>

			break;
		} //END of the SWITCH
	} //End of the IF
}
    19a2:	0f 90       	pop	r0
    19a4:	0f 90       	pop	r0
    19a6:	0f 90       	pop	r0
    19a8:	cf 91       	pop	r28
    19aa:	df 91       	pop	r29
    19ac:	08 95       	ret

000019ae <PWM_dutyCycle>:

void PWM_dutyCycle(uint8_t pwm_no, uint8_t dutyCycle) {
    19ae:	df 93       	push	r29
    19b0:	cf 93       	push	r28
    19b2:	00 d0       	rcall	.+0      	; 0x19b4 <PWM_dutyCycle+0x6>
    19b4:	00 d0       	rcall	.+0      	; 0x19b6 <PWM_dutyCycle+0x8>
    19b6:	cd b7       	in	r28, 0x3d	; 61
    19b8:	de b7       	in	r29, 0x3e	; 62
    19ba:	89 83       	std	Y+1, r24	; 0x01
    19bc:	6a 83       	std	Y+2, r22	; 0x02
	if ((pwm_no >= PWM0 ) && (pwm_no <= PWM2 )) {
    19be:	89 81       	ldd	r24, Y+1	; 0x01
    19c0:	83 30       	cpi	r24, 0x03	; 3
    19c2:	d8 f4       	brcc	.+54     	; 0x19fa <PWM_dutyCycle+0x4c>
		switch (pwm_no) {
    19c4:	89 81       	ldd	r24, Y+1	; 0x01
    19c6:	28 2f       	mov	r18, r24
    19c8:	30 e0       	ldi	r19, 0x00	; 0
    19ca:	3c 83       	std	Y+4, r19	; 0x04
    19cc:	2b 83       	std	Y+3, r18	; 0x03
    19ce:	8b 81       	ldd	r24, Y+3	; 0x03
    19d0:	9c 81       	ldd	r25, Y+4	; 0x04
    19d2:	81 30       	cpi	r24, 0x01	; 1
    19d4:	91 05       	cpc	r25, r1
    19d6:	89 f0       	breq	.+34     	; 0x19fa <PWM_dutyCycle+0x4c>
    19d8:	2b 81       	ldd	r18, Y+3	; 0x03
    19da:	3c 81       	ldd	r19, Y+4	; 0x04
    19dc:	22 30       	cpi	r18, 0x02	; 2
    19de:	31 05       	cpc	r19, r1
    19e0:	49 f0       	breq	.+18     	; 0x19f4 <PWM_dutyCycle+0x46>
    19e2:	8b 81       	ldd	r24, Y+3	; 0x03
    19e4:	9c 81       	ldd	r25, Y+4	; 0x04
    19e6:	00 97       	sbiw	r24, 0x00	; 0
    19e8:	41 f4       	brne	.+16     	; 0x19fa <PWM_dutyCycle+0x4c>
		case PWM0 :
			OCR0=dutyCycle;//DUTY CYCLE IS A PERCENTAGE FROM 0% TO 100%
    19ea:	ec e5       	ldi	r30, 0x5C	; 92
    19ec:	f0 e0       	ldi	r31, 0x00	; 0
    19ee:	8a 81       	ldd	r24, Y+2	; 0x02
    19f0:	80 83       	st	Z, r24
    19f2:	03 c0       	rjmp	.+6      	; 0x19fa <PWM_dutyCycle+0x4c>
			break;
		case PWM1 :
			break;
		case PWM2 :
			OCR2=(dutyCycle/HUNDRED_PERCNT)*TIMER_8B_REG_MAX;//DUTY CYCLE IS A PERCENTAGE FROM 0% TO 100%
    19f4:	e3 e4       	ldi	r30, 0x43	; 67
    19f6:	f0 e0       	ldi	r31, 0x00	; 0
    19f8:	10 82       	st	Z, r1
			break;
		} //END of the SWITCH
	} //End of the IF


}
    19fa:	0f 90       	pop	r0
    19fc:	0f 90       	pop	r0
    19fe:	0f 90       	pop	r0
    1a00:	0f 90       	pop	r0
    1a02:	cf 91       	pop	r28
    1a04:	df 91       	pop	r29
    1a06:	08 95       	ret

00001a08 <TIMER_init>:

#define I_BIT 7

/*TIMER APIs
 */
void TIMER_init(uint8_t timer_no) {
    1a08:	df 93       	push	r29
    1a0a:	cf 93       	push	r28
    1a0c:	00 d0       	rcall	.+0      	; 0x1a0e <TIMER_init+0x6>
    1a0e:	0f 92       	push	r0
    1a10:	cd b7       	in	r28, 0x3d	; 61
    1a12:	de b7       	in	r29, 0x3e	; 62
    1a14:	89 83       	std	Y+1, r24	; 0x01
	if ((timer_no >= TIMER0 ) && (timer_no <= TIMER2 )) {
    1a16:	89 81       	ldd	r24, Y+1	; 0x01
    1a18:	83 30       	cpi	r24, 0x03	; 3
    1a1a:	68 f5       	brcc	.+90     	; 0x1a76 <TIMER_init+0x6e>
		switch (timer_no) {
    1a1c:	89 81       	ldd	r24, Y+1	; 0x01
    1a1e:	28 2f       	mov	r18, r24
    1a20:	30 e0       	ldi	r19, 0x00	; 0
    1a22:	3b 83       	std	Y+3, r19	; 0x03
    1a24:	2a 83       	std	Y+2, r18	; 0x02
    1a26:	8a 81       	ldd	r24, Y+2	; 0x02
    1a28:	9b 81       	ldd	r25, Y+3	; 0x03
    1a2a:	81 30       	cpi	r24, 0x01	; 1
    1a2c:	91 05       	cpc	r25, r1
    1a2e:	19 f1       	breq	.+70     	; 0x1a76 <TIMER_init+0x6e>
    1a30:	2a 81       	ldd	r18, Y+2	; 0x02
    1a32:	3b 81       	ldd	r19, Y+3	; 0x03
    1a34:	22 30       	cpi	r18, 0x02	; 2
    1a36:	31 05       	cpc	r19, r1
    1a38:	b9 f0       	breq	.+46     	; 0x1a68 <TIMER_init+0x60>
    1a3a:	8a 81       	ldd	r24, Y+2	; 0x02
    1a3c:	9b 81       	ldd	r25, Y+3	; 0x03
    1a3e:	00 97       	sbiw	r24, 0x00	; 0
    1a40:	d1 f4       	brne	.+52     	; 0x1a76 <TIMER_init+0x6e>
		case TIMER0 :
			TCCR0 |= TIMER0_MODE;
    1a42:	a3 e5       	ldi	r26, 0x53	; 83
    1a44:	b0 e0       	ldi	r27, 0x00	; 0
    1a46:	e3 e5       	ldi	r30, 0x53	; 83
    1a48:	f0 e0       	ldi	r31, 0x00	; 0
    1a4a:	80 81       	ld	r24, Z
    1a4c:	88 64       	ori	r24, 0x48	; 72
    1a4e:	8c 93       	st	X, r24
			TCCR0 |= OCN_OUTPUT;
    1a50:	a3 e5       	ldi	r26, 0x53	; 83
    1a52:	b0 e0       	ldi	r27, 0x00	; 0
    1a54:	e3 e5       	ldi	r30, 0x53	; 83
    1a56:	f0 e0       	ldi	r31, 0x00	; 0
    1a58:	80 81       	ld	r24, Z
    1a5a:	80 62       	ori	r24, 0x20	; 32
    1a5c:	8c 93       	st	X, r24

			OCR0 = 128; //NEED TO CHANGE,ONLY TO TEST
    1a5e:	ec e5       	ldi	r30, 0x5C	; 92
    1a60:	f0 e0       	ldi	r31, 0x00	; 0
    1a62:	80 e8       	ldi	r24, 0x80	; 128
    1a64:	80 83       	st	Z, r24
    1a66:	07 c0       	rjmp	.+14     	; 0x1a76 <TIMER_init+0x6e>
			break;
		case TIMER1 :
			break;
		case TIMER2 :
			TCCR2 |= TIMER0_MODE;
    1a68:	a5 e4       	ldi	r26, 0x45	; 69
    1a6a:	b0 e0       	ldi	r27, 0x00	; 0
    1a6c:	e5 e4       	ldi	r30, 0x45	; 69
    1a6e:	f0 e0       	ldi	r31, 0x00	; 0
    1a70:	80 81       	ld	r24, Z
    1a72:	88 64       	ori	r24, 0x48	; 72
    1a74:	8c 93       	st	X, r24
			break;
		} //END of the SWITCH
	} //End of the IF

}
    1a76:	0f 90       	pop	r0
    1a78:	0f 90       	pop	r0
    1a7a:	0f 90       	pop	r0
    1a7c:	cf 91       	pop	r28
    1a7e:	df 91       	pop	r29
    1a80:	08 95       	ret

00001a82 <TIMER_start>:
void TIMER_start(uint8_t timer_no) {
    1a82:	df 93       	push	r29
    1a84:	cf 93       	push	r28
    1a86:	0f 92       	push	r0
    1a88:	cd b7       	in	r28, 0x3d	; 61
    1a8a:	de b7       	in	r29, 0x3e	; 62
    1a8c:	89 83       	std	Y+1, r24	; 0x01
	if ((timer_no >= TIMER0 ) && (timer_no <= TIMER2 )) {
    1a8e:	89 81       	ldd	r24, Y+1	; 0x01
    1a90:	83 30       	cpi	r24, 0x03	; 3
    1a92:	60 f4       	brcc	.+24     	; 0x1aac <TIMER_start+0x2a>
		switch (timer_no) {
    1a94:	89 81       	ldd	r24, Y+1	; 0x01
    1a96:	88 2f       	mov	r24, r24
    1a98:	90 e0       	ldi	r25, 0x00	; 0
    1a9a:	00 97       	sbiw	r24, 0x00	; 0
    1a9c:	39 f4       	brne	.+14     	; 0x1aac <TIMER_start+0x2a>
		case TIMER0 :
			TCCR0 |= TIMER0_PRESCALER;
    1a9e:	a3 e5       	ldi	r26, 0x53	; 83
    1aa0:	b0 e0       	ldi	r27, 0x00	; 0
    1aa2:	e3 e5       	ldi	r30, 0x53	; 83
    1aa4:	f0 e0       	ldi	r31, 0x00	; 0
    1aa6:	80 81       	ld	r24, Z
    1aa8:	82 60       	ori	r24, 0x02	; 2
    1aaa:	8c 93       	st	X, r24
			break;
		case TIMER2 :
			break;
		} //END of the SWITCH
	} //End of the IF
}
    1aac:	0f 90       	pop	r0
    1aae:	cf 91       	pop	r28
    1ab0:	df 91       	pop	r29
    1ab2:	08 95       	ret

00001ab4 <TIMER_EN_Interrupt>:
void TIMER_EN_Interrupt(uint8_t timer_no) {
    1ab4:	df 93       	push	r29
    1ab6:	cf 93       	push	r28
    1ab8:	0f 92       	push	r0
    1aba:	cd b7       	in	r28, 0x3d	; 61
    1abc:	de b7       	in	r29, 0x3e	; 62
    1abe:	89 83       	std	Y+1, r24	; 0x01
	if ((timer_no >= TIMER0 ) && (timer_no <= TIMER2 )) {
    1ac0:	89 81       	ldd	r24, Y+1	; 0x01
    1ac2:	83 30       	cpi	r24, 0x03	; 3
    1ac4:	60 f4       	brcc	.+24     	; 0x1ade <TIMER_EN_Interrupt+0x2a>
		switch (timer_no) {
    1ac6:	89 81       	ldd	r24, Y+1	; 0x01
    1ac8:	88 2f       	mov	r24, r24
    1aca:	90 e0       	ldi	r25, 0x00	; 0
    1acc:	00 97       	sbiw	r24, 0x00	; 0
    1ace:	39 f4       	brne	.+14     	; 0x1ade <TIMER_EN_Interrupt+0x2a>
		case TIMER0 :
			TIMSK |= TIMER0_INTERRUPT;
    1ad0:	a9 e5       	ldi	r26, 0x59	; 89
    1ad2:	b0 e0       	ldi	r27, 0x00	; 0
    1ad4:	e9 e5       	ldi	r30, 0x59	; 89
    1ad6:	f0 e0       	ldi	r31, 0x00	; 0
    1ad8:	80 81       	ld	r24, Z
    1ada:	83 60       	ori	r24, 0x03	; 3
    1adc:	8c 93       	st	X, r24
			break;
		case TIMER2 :
			break;
		} //END of the SWITCH
	} //End of the IF
}
    1ade:	0f 90       	pop	r0
    1ae0:	cf 91       	pop	r28
    1ae2:	df 91       	pop	r29
    1ae4:	08 95       	ret

00001ae6 <TIMER_DIS_Interrupt>:

void TIMER_DIS_Interrupt(uint8_t timer_no) {
    1ae6:	df 93       	push	r29
    1ae8:	cf 93       	push	r28
    1aea:	0f 92       	push	r0
    1aec:	cd b7       	in	r28, 0x3d	; 61
    1aee:	de b7       	in	r29, 0x3e	; 62
    1af0:	89 83       	std	Y+1, r24	; 0x01
	if ((timer_no >= TIMER0 ) && (timer_no <= TIMER2 )) {
    1af2:	89 81       	ldd	r24, Y+1	; 0x01
    1af4:	83 30       	cpi	r24, 0x03	; 3
    1af6:	60 f4       	brcc	.+24     	; 0x1b10 <TIMER_DIS_Interrupt+0x2a>
		switch (timer_no) {
    1af8:	89 81       	ldd	r24, Y+1	; 0x01
    1afa:	88 2f       	mov	r24, r24
    1afc:	90 e0       	ldi	r25, 0x00	; 0
    1afe:	00 97       	sbiw	r24, 0x00	; 0
    1b00:	39 f4       	brne	.+14     	; 0x1b10 <TIMER_DIS_Interrupt+0x2a>
		case TIMER0 :
			TIMSK &= ~(TIMER0_INTERRUPT );
    1b02:	a9 e5       	ldi	r26, 0x59	; 89
    1b04:	b0 e0       	ldi	r27, 0x00	; 0
    1b06:	e9 e5       	ldi	r30, 0x59	; 89
    1b08:	f0 e0       	ldi	r31, 0x00	; 0
    1b0a:	80 81       	ld	r24, Z
    1b0c:	8c 7f       	andi	r24, 0xFC	; 252
    1b0e:	8c 93       	st	X, r24
			break;
		case TIMER2 :
			break;
		} //END of the SWITCH
	} //End of the IF
}
    1b10:	0f 90       	pop	r0
    1b12:	cf 91       	pop	r28
    1b14:	df 91       	pop	r29
    1b16:	08 95       	ret

00001b18 <TIMER_callBackFunc>:
void TIMER_callBackFunc(uint8_t timer_no, uint8_t interrupt_ch,
		void (*PTR_FUNC)(void)) {
    1b18:	df 93       	push	r29
    1b1a:	cf 93       	push	r28
    1b1c:	00 d0       	rcall	.+0      	; 0x1b1e <TIMER_callBackFunc+0x6>
    1b1e:	00 d0       	rcall	.+0      	; 0x1b20 <TIMER_callBackFunc+0x8>
    1b20:	00 d0       	rcall	.+0      	; 0x1b22 <TIMER_callBackFunc+0xa>
    1b22:	cd b7       	in	r28, 0x3d	; 61
    1b24:	de b7       	in	r29, 0x3e	; 62
    1b26:	89 83       	std	Y+1, r24	; 0x01
    1b28:	6a 83       	std	Y+2, r22	; 0x02
    1b2a:	5c 83       	std	Y+4, r21	; 0x04
    1b2c:	4b 83       	std	Y+3, r20	; 0x03
	if ((timer_no >= TIMER0 ) && (timer_no <= TIMER2 )) {
    1b2e:	89 81       	ldd	r24, Y+1	; 0x01
    1b30:	83 30       	cpi	r24, 0x03	; 3
    1b32:	08 f5       	brcc	.+66     	; 0x1b76 <TIMER_callBackFunc+0x5e>
		switch (timer_no) {
    1b34:	89 81       	ldd	r24, Y+1	; 0x01
    1b36:	88 2f       	mov	r24, r24
    1b38:	90 e0       	ldi	r25, 0x00	; 0
    1b3a:	00 97       	sbiw	r24, 0x00	; 0
    1b3c:	e1 f4       	brne	.+56     	; 0x1b76 <TIMER_callBackFunc+0x5e>
		case TIMER0 :
			switch (interrupt_ch) {
    1b3e:	8a 81       	ldd	r24, Y+2	; 0x02
    1b40:	28 2f       	mov	r18, r24
    1b42:	30 e0       	ldi	r19, 0x00	; 0
    1b44:	3e 83       	std	Y+6, r19	; 0x06
    1b46:	2d 83       	std	Y+5, r18	; 0x05
    1b48:	8d 81       	ldd	r24, Y+5	; 0x05
    1b4a:	9e 81       	ldd	r25, Y+6	; 0x06
    1b4c:	00 97       	sbiw	r24, 0x00	; 0
    1b4e:	31 f0       	breq	.+12     	; 0x1b5c <TIMER_callBackFunc+0x44>
    1b50:	2d 81       	ldd	r18, Y+5	; 0x05
    1b52:	3e 81       	ldd	r19, Y+6	; 0x06
    1b54:	21 30       	cpi	r18, 0x01	; 1
    1b56:	31 05       	cpc	r19, r1
    1b58:	41 f0       	breq	.+16     	; 0x1b6a <TIMER_callBackFunc+0x52>
    1b5a:	0d c0       	rjmp	.+26     	; 0x1b76 <TIMER_callBackFunc+0x5e>
			case TIMER_OV_INTERRUPT :
				Gptr_OVINT = PTR_FUNC;
    1b5c:	8b 81       	ldd	r24, Y+3	; 0x03
    1b5e:	9c 81       	ldd	r25, Y+4	; 0x04
    1b60:	90 93 71 00 	sts	0x0071, r25
    1b64:	80 93 70 00 	sts	0x0070, r24
    1b68:	06 c0       	rjmp	.+12     	; 0x1b76 <TIMER_callBackFunc+0x5e>

				break;
			case TIMER_CTC_INTERRUPT :
				Gptr_CTCINT = PTR_FUNC;
    1b6a:	8b 81       	ldd	r24, Y+3	; 0x03
    1b6c:	9c 81       	ldd	r25, Y+4	; 0x04
    1b6e:	90 93 73 00 	sts	0x0073, r25
    1b72:	80 93 72 00 	sts	0x0072, r24
			break;
		case TIMER2 :
			break;
		} //END of the SWITCH
	} //End of the IF
}
    1b76:	26 96       	adiw	r28, 0x06	; 6
    1b78:	0f b6       	in	r0, 0x3f	; 63
    1b7a:	f8 94       	cli
    1b7c:	de bf       	out	0x3e, r29	; 62
    1b7e:	0f be       	out	0x3f, r0	; 63
    1b80:	cd bf       	out	0x3d, r28	; 61
    1b82:	cf 91       	pop	r28
    1b84:	df 91       	pop	r29
    1b86:	08 95       	ret

00001b88 <TIMER_stop>:
void TIMER_stop(uint8_t timer_no) {
    1b88:	df 93       	push	r29
    1b8a:	cf 93       	push	r28
    1b8c:	0f 92       	push	r0
    1b8e:	cd b7       	in	r28, 0x3d	; 61
    1b90:	de b7       	in	r29, 0x3e	; 62
    1b92:	89 83       	std	Y+1, r24	; 0x01
	if ((timer_no >= TIMER0 ) && (timer_no <= TIMER2 )) {
    1b94:	89 81       	ldd	r24, Y+1	; 0x01
    1b96:	83 30       	cpi	r24, 0x03	; 3
    1b98:	60 f4       	brcc	.+24     	; 0x1bb2 <TIMER_stop+0x2a>
		switch (timer_no) {
    1b9a:	89 81       	ldd	r24, Y+1	; 0x01
    1b9c:	88 2f       	mov	r24, r24
    1b9e:	90 e0       	ldi	r25, 0x00	; 0
    1ba0:	00 97       	sbiw	r24, 0x00	; 0
    1ba2:	39 f4       	brne	.+14     	; 0x1bb2 <TIMER_stop+0x2a>
		case TIMER0 :
			TCCR0 &= ~(TIMER0_PRESCALER );
    1ba4:	a3 e5       	ldi	r26, 0x53	; 83
    1ba6:	b0 e0       	ldi	r27, 0x00	; 0
    1ba8:	e3 e5       	ldi	r30, 0x53	; 83
    1baa:	f0 e0       	ldi	r31, 0x00	; 0
    1bac:	80 81       	ld	r24, Z
    1bae:	8d 7f       	andi	r24, 0xFD	; 253
    1bb0:	8c 93       	st	X, r24
			break;
		case TIMER2 :
			break;
		} //END of the SWITCH
	} //End of the IF
}
    1bb2:	0f 90       	pop	r0
    1bb4:	cf 91       	pop	r28
    1bb6:	df 91       	pop	r29
    1bb8:	08 95       	ret

00001bba <GI_vdEnableGI>:
void GI_vdEnableGI (void)
{
    1bba:	df 93       	push	r29
    1bbc:	cf 93       	push	r28
    1bbe:	cd b7       	in	r28, 0x3d	; 61
    1bc0:	de b7       	in	r29, 0x3e	; 62
	Set_Bit(SREG_REGISTER,I_BIT);
    1bc2:	af e5       	ldi	r26, 0x5F	; 95
    1bc4:	b0 e0       	ldi	r27, 0x00	; 0
    1bc6:	ef e5       	ldi	r30, 0x5F	; 95
    1bc8:	f0 e0       	ldi	r31, 0x00	; 0
    1bca:	80 81       	ld	r24, Z
    1bcc:	80 68       	ori	r24, 0x80	; 128
    1bce:	8c 93       	st	X, r24
}
    1bd0:	cf 91       	pop	r28
    1bd2:	df 91       	pop	r29
    1bd4:	08 95       	ret

00001bd6 <GI_vdDisableGI>:


void GI_vdDisableGI (void)
{
    1bd6:	df 93       	push	r29
    1bd8:	cf 93       	push	r28
    1bda:	cd b7       	in	r28, 0x3d	; 61
    1bdc:	de b7       	in	r29, 0x3e	; 62
	Clr_Bit(SREG_REGISTER, I_BIT);
    1bde:	af e5       	ldi	r26, 0x5F	; 95
    1be0:	b0 e0       	ldi	r27, 0x00	; 0
    1be2:	ef e5       	ldi	r30, 0x5F	; 95
    1be4:	f0 e0       	ldi	r31, 0x00	; 0
    1be6:	80 81       	ld	r24, Z
    1be8:	8f 77       	andi	r24, 0x7F	; 127
    1bea:	8c 93       	st	X, r24
}
    1bec:	cf 91       	pop	r28
    1bee:	df 91       	pop	r29
    1bf0:	08 95       	ret

00001bf2 <__vector_11>:

void __vector_11(void) __attribute__((signal)); // Overflow Interrupt for timer/counter 0
void __vector_11(void) {
    1bf2:	1f 92       	push	r1
    1bf4:	0f 92       	push	r0
    1bf6:	0f b6       	in	r0, 0x3f	; 63
    1bf8:	0f 92       	push	r0
    1bfa:	11 24       	eor	r1, r1
    1bfc:	2f 93       	push	r18
    1bfe:	3f 93       	push	r19
    1c00:	4f 93       	push	r20
    1c02:	5f 93       	push	r21
    1c04:	6f 93       	push	r22
    1c06:	7f 93       	push	r23
    1c08:	8f 93       	push	r24
    1c0a:	9f 93       	push	r25
    1c0c:	af 93       	push	r26
    1c0e:	bf 93       	push	r27
    1c10:	ef 93       	push	r30
    1c12:	ff 93       	push	r31
    1c14:	df 93       	push	r29
    1c16:	cf 93       	push	r28
    1c18:	cd b7       	in	r28, 0x3d	; 61
    1c1a:	de b7       	in	r29, 0x3e	; 62
	Gptr_OVINT();
    1c1c:	e0 91 70 00 	lds	r30, 0x0070
    1c20:	f0 91 71 00 	lds	r31, 0x0071
    1c24:	09 95       	icall
}
    1c26:	cf 91       	pop	r28
    1c28:	df 91       	pop	r29
    1c2a:	ff 91       	pop	r31
    1c2c:	ef 91       	pop	r30
    1c2e:	bf 91       	pop	r27
    1c30:	af 91       	pop	r26
    1c32:	9f 91       	pop	r25
    1c34:	8f 91       	pop	r24
    1c36:	7f 91       	pop	r23
    1c38:	6f 91       	pop	r22
    1c3a:	5f 91       	pop	r21
    1c3c:	4f 91       	pop	r20
    1c3e:	3f 91       	pop	r19
    1c40:	2f 91       	pop	r18
    1c42:	0f 90       	pop	r0
    1c44:	0f be       	out	0x3f, r0	; 63
    1c46:	0f 90       	pop	r0
    1c48:	1f 90       	pop	r1
    1c4a:	18 95       	reti

00001c4c <__vector_10>:
void __vector_10(void) __attribute__((signal)); //Compare Interrupt for timer/counter 0
void __vector_10(void) {
    1c4c:	1f 92       	push	r1
    1c4e:	0f 92       	push	r0
    1c50:	0f b6       	in	r0, 0x3f	; 63
    1c52:	0f 92       	push	r0
    1c54:	11 24       	eor	r1, r1
    1c56:	2f 93       	push	r18
    1c58:	3f 93       	push	r19
    1c5a:	4f 93       	push	r20
    1c5c:	5f 93       	push	r21
    1c5e:	6f 93       	push	r22
    1c60:	7f 93       	push	r23
    1c62:	8f 93       	push	r24
    1c64:	9f 93       	push	r25
    1c66:	af 93       	push	r26
    1c68:	bf 93       	push	r27
    1c6a:	ef 93       	push	r30
    1c6c:	ff 93       	push	r31
    1c6e:	df 93       	push	r29
    1c70:	cf 93       	push	r28
    1c72:	cd b7       	in	r28, 0x3d	; 61
    1c74:	de b7       	in	r29, 0x3e	; 62
	Gptr_CTCINT();
    1c76:	e0 91 72 00 	lds	r30, 0x0072
    1c7a:	f0 91 73 00 	lds	r31, 0x0073
    1c7e:	09 95       	icall
	 if ( counter == 5000)
	 {
	 Timer0ptr();
	 counter = 0;
	 }*/
}
    1c80:	cf 91       	pop	r28
    1c82:	df 91       	pop	r29
    1c84:	ff 91       	pop	r31
    1c86:	ef 91       	pop	r30
    1c88:	bf 91       	pop	r27
    1c8a:	af 91       	pop	r26
    1c8c:	9f 91       	pop	r25
    1c8e:	8f 91       	pop	r24
    1c90:	7f 91       	pop	r23
    1c92:	6f 91       	pop	r22
    1c94:	5f 91       	pop	r21
    1c96:	4f 91       	pop	r20
    1c98:	3f 91       	pop	r19
    1c9a:	2f 91       	pop	r18
    1c9c:	0f 90       	pop	r0
    1c9e:	0f be       	out	0x3f, r0	; 63
    1ca0:	0f 90       	pop	r0
    1ca2:	1f 90       	pop	r1
    1ca4:	18 95       	reti

00001ca6 <__udivmodsi4>:
    1ca6:	a1 e2       	ldi	r26, 0x21	; 33
    1ca8:	1a 2e       	mov	r1, r26
    1caa:	aa 1b       	sub	r26, r26
    1cac:	bb 1b       	sub	r27, r27
    1cae:	fd 01       	movw	r30, r26
    1cb0:	0d c0       	rjmp	.+26     	; 0x1ccc <__udivmodsi4_ep>

00001cb2 <__udivmodsi4_loop>:
    1cb2:	aa 1f       	adc	r26, r26
    1cb4:	bb 1f       	adc	r27, r27
    1cb6:	ee 1f       	adc	r30, r30
    1cb8:	ff 1f       	adc	r31, r31
    1cba:	a2 17       	cp	r26, r18
    1cbc:	b3 07       	cpc	r27, r19
    1cbe:	e4 07       	cpc	r30, r20
    1cc0:	f5 07       	cpc	r31, r21
    1cc2:	20 f0       	brcs	.+8      	; 0x1ccc <__udivmodsi4_ep>
    1cc4:	a2 1b       	sub	r26, r18
    1cc6:	b3 0b       	sbc	r27, r19
    1cc8:	e4 0b       	sbc	r30, r20
    1cca:	f5 0b       	sbc	r31, r21

00001ccc <__udivmodsi4_ep>:
    1ccc:	66 1f       	adc	r22, r22
    1cce:	77 1f       	adc	r23, r23
    1cd0:	88 1f       	adc	r24, r24
    1cd2:	99 1f       	adc	r25, r25
    1cd4:	1a 94       	dec	r1
    1cd6:	69 f7       	brne	.-38     	; 0x1cb2 <__udivmodsi4_loop>
    1cd8:	60 95       	com	r22
    1cda:	70 95       	com	r23
    1cdc:	80 95       	com	r24
    1cde:	90 95       	com	r25
    1ce0:	9b 01       	movw	r18, r22
    1ce2:	ac 01       	movw	r20, r24
    1ce4:	bd 01       	movw	r22, r26
    1ce6:	cf 01       	movw	r24, r30
    1ce8:	08 95       	ret

00001cea <__prologue_saves__>:
    1cea:	2f 92       	push	r2
    1cec:	3f 92       	push	r3
    1cee:	4f 92       	push	r4
    1cf0:	5f 92       	push	r5
    1cf2:	6f 92       	push	r6
    1cf4:	7f 92       	push	r7
    1cf6:	8f 92       	push	r8
    1cf8:	9f 92       	push	r9
    1cfa:	af 92       	push	r10
    1cfc:	bf 92       	push	r11
    1cfe:	cf 92       	push	r12
    1d00:	df 92       	push	r13
    1d02:	ef 92       	push	r14
    1d04:	ff 92       	push	r15
    1d06:	0f 93       	push	r16
    1d08:	1f 93       	push	r17
    1d0a:	cf 93       	push	r28
    1d0c:	df 93       	push	r29
    1d0e:	cd b7       	in	r28, 0x3d	; 61
    1d10:	de b7       	in	r29, 0x3e	; 62
    1d12:	ca 1b       	sub	r28, r26
    1d14:	db 0b       	sbc	r29, r27
    1d16:	0f b6       	in	r0, 0x3f	; 63
    1d18:	f8 94       	cli
    1d1a:	de bf       	out	0x3e, r29	; 62
    1d1c:	0f be       	out	0x3f, r0	; 63
    1d1e:	cd bf       	out	0x3d, r28	; 61
    1d20:	09 94       	ijmp

00001d22 <__epilogue_restores__>:
    1d22:	2a 88       	ldd	r2, Y+18	; 0x12
    1d24:	39 88       	ldd	r3, Y+17	; 0x11
    1d26:	48 88       	ldd	r4, Y+16	; 0x10
    1d28:	5f 84       	ldd	r5, Y+15	; 0x0f
    1d2a:	6e 84       	ldd	r6, Y+14	; 0x0e
    1d2c:	7d 84       	ldd	r7, Y+13	; 0x0d
    1d2e:	8c 84       	ldd	r8, Y+12	; 0x0c
    1d30:	9b 84       	ldd	r9, Y+11	; 0x0b
    1d32:	aa 84       	ldd	r10, Y+10	; 0x0a
    1d34:	b9 84       	ldd	r11, Y+9	; 0x09
    1d36:	c8 84       	ldd	r12, Y+8	; 0x08
    1d38:	df 80       	ldd	r13, Y+7	; 0x07
    1d3a:	ee 80       	ldd	r14, Y+6	; 0x06
    1d3c:	fd 80       	ldd	r15, Y+5	; 0x05
    1d3e:	0c 81       	ldd	r16, Y+4	; 0x04
    1d40:	1b 81       	ldd	r17, Y+3	; 0x03
    1d42:	aa 81       	ldd	r26, Y+2	; 0x02
    1d44:	b9 81       	ldd	r27, Y+1	; 0x01
    1d46:	ce 0f       	add	r28, r30
    1d48:	d1 1d       	adc	r29, r1
    1d4a:	0f b6       	in	r0, 0x3f	; 63
    1d4c:	f8 94       	cli
    1d4e:	de bf       	out	0x3e, r29	; 62
    1d50:	0f be       	out	0x3f, r0	; 63
    1d52:	cd bf       	out	0x3d, r28	; 61
    1d54:	ed 01       	movw	r28, r26
    1d56:	08 95       	ret

00001d58 <_exit>:
    1d58:	f8 94       	cli

00001d5a <__stop_program>:
    1d5a:	ff cf       	rjmp	.-2      	; 0x1d5a <__stop_program>
