#! /mingw64/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\msys64\mingw64\lib\ivl\system.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\v2005_math.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\va_math.vpi";
S_00000264bb199050 .scope module, "cpu_tb" "cpu_tb" 2 1;
 .timescale 0 0;
v00000264bb1ec4d0_0 .var "CLK", 0 0;
v00000264bb1ecc50_0 .net "INSTRUCTION", 31 0, L_00000264bb1eccf0;  1 drivers
v00000264bb1ec390_0 .net "PC", 31 0, v00000264bb167a80_0;  1 drivers
v00000264bb1ed010_0 .var "RESET", 0 0;
v00000264bb1ec570_0 .net *"_ivl_0", 7 0, L_00000264bb1ec070;  1 drivers
v00000264bb1eb5d0_0 .net *"_ivl_10", 31 0, L_00000264bb1ec9d0;  1 drivers
v00000264bb1eb990_0 .net *"_ivl_12", 7 0, L_00000264bb1eb7b0;  1 drivers
L_00000264bb220118 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000264bb1ed330_0 .net/2u *"_ivl_14", 31 0, L_00000264bb220118;  1 drivers
v00000264bb1ebb70_0 .net *"_ivl_16", 31 0, L_00000264bb1ed150;  1 drivers
v00000264bb1ebdf0_0 .net *"_ivl_18", 7 0, L_00000264bb1ed1f0;  1 drivers
L_00000264bb220088 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v00000264bb1ed0b0_0 .net/2u *"_ivl_2", 31 0, L_00000264bb220088;  1 drivers
v00000264bb1ec930_0 .net *"_ivl_4", 31 0, L_00000264bb1ebd50;  1 drivers
v00000264bb1ebcb0_0 .net *"_ivl_6", 7 0, L_00000264bb1ec890;  1 drivers
L_00000264bb2200d0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v00000264bb1ecd90_0 .net/2u *"_ivl_8", 31 0, L_00000264bb2200d0;  1 drivers
v00000264bb1ece30 .array "instr_mem", 0 1023, 7 0;
L_00000264bb1ec070 .array/port v00000264bb1ece30, L_00000264bb1ebd50;
L_00000264bb1ebd50 .arith/sum 32, v00000264bb167a80_0, L_00000264bb220088;
L_00000264bb1ec890 .array/port v00000264bb1ece30, L_00000264bb1ec9d0;
L_00000264bb1ec9d0 .arith/sum 32, v00000264bb167a80_0, L_00000264bb2200d0;
L_00000264bb1eb7b0 .array/port v00000264bb1ece30, L_00000264bb1ed150;
L_00000264bb1ed150 .arith/sum 32, v00000264bb167a80_0, L_00000264bb220118;
L_00000264bb1ed1f0 .array/port v00000264bb1ece30, v00000264bb167a80_0;
L_00000264bb1eccf0 .delay 32 (2,2,2) L_00000264bb1eccf0/d;
L_00000264bb1eccf0/d .concat [ 8 8 8 8], L_00000264bb1ed1f0, L_00000264bb1eb7b0, L_00000264bb1ec890, L_00000264bb1ec070;
S_00000264bb1853f0 .scope module, "mycpu" "cpu" 2 38, 3 4 0, S_00000264bb199050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 32 "INSTRUCTION";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RESET";
v00000264bb197b30_0 .var "ALUOP", 2 0;
v00000264bb197810_0 .net "ALURESULT", 7 0, v00000264bb1971d0_0;  1 drivers
v00000264bb1978b0_0 .net "CLK", 0 0, v00000264bb1ec4d0_0;  1 drivers
v00000264bb197950_0 .net "IMMEDIATE", 7 0, L_00000264bb1ed3d0;  1 drivers
v00000264bb1979f0_0 .net "INSTRUCTION", 31 0, L_00000264bb1eccf0;  alias, 1 drivers
v00000264bb167260_0 .var "OPCODE", 7 0;
v00000264bb1679e0_0 .net "OPERAND2", 7 0, v00000264bb197130_0;  1 drivers
v00000264bb167a80_0 .var "PC", 31 0;
v00000264bb167300_0 .var "PCreg", 31 0;
v00000264bb167bc0_0 .net "READREG1", 2 0, L_00000264bb1ed290;  1 drivers
v00000264bb167d00_0 .net "READREG2", 2 0, L_00000264bb1ecb10;  1 drivers
v00000264bb1ebad0_0 .net "REGOUT1", 7 0, v00000264bb198990_0;  1 drivers
v00000264bb1ed470_0 .net "REGOUT2", 7 0, v00000264bb198ad0_0;  1 drivers
v00000264bb1ebf30_0 .net "RESET", 0 0, v00000264bb1ed010_0;  1 drivers
v00000264bb1ebc10_0 .var "WRITEENABLE", 0 0;
v00000264bb1eb8f0_0 .net "WRITEREG", 2 0, L_00000264bb1ec430;  1 drivers
v00000264bb1ecf70_0 .net *"_ivl_1", 7 0, L_00000264bb1eca70;  1 drivers
v00000264bb1ebfd0_0 .net *"_ivl_11", 7 0, L_00000264bb1eb670;  1 drivers
v00000264bb1ec2f0_0 .net *"_ivl_7", 7 0, L_00000264bb1ecbb0;  1 drivers
v00000264bb1ec7f0_0 .var "immSelect", 0 0;
v00000264bb1eba30_0 .net "negatedOp", 7 0, L_00000264bb1eb850;  1 drivers
v00000264bb1eced0_0 .net "registerOp", 7 0, v00000264bb197310_0;  1 drivers
v00000264bb1ec110_0 .var "signSelect", 0 0;
E_00000264bb162630 .event anyedge, v00000264bb1979f0_0;
E_00000264bb162370 .event anyedge, v00000264bb167a80_0;
L_00000264bb1eca70 .part L_00000264bb1eccf0, 8, 8;
L_00000264bb1ed290 .part L_00000264bb1eca70, 0, 3;
L_00000264bb1ed3d0 .part L_00000264bb1eccf0, 0, 8;
L_00000264bb1ecbb0 .part L_00000264bb1eccf0, 0, 8;
L_00000264bb1ecb10 .part L_00000264bb1ecbb0, 0, 3;
L_00000264bb1eb670 .part L_00000264bb1eccf0, 16, 8;
L_00000264bb1ec430 .part L_00000264bb1eb670, 0, 3;
S_00000264bb185580 .scope module, "immediateMUX" "mux" 3 46, 3 159 0, S_00000264bb1853f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN1";
    .port_info 1 /INPUT 8 "IN2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUT";
v00000264bb1983f0_0 .net "IN1", 7 0, v00000264bb197310_0;  alias, 1 drivers
v00000264bb197db0_0 .net "IN2", 7 0, L_00000264bb1ed3d0;  alias, 1 drivers
v00000264bb197130_0 .var "OUT", 7 0;
v00000264bb198850_0 .net "SELECT", 0 0, v00000264bb1ec7f0_0;  1 drivers
E_00000264bb1625b0 .event anyedge, v00000264bb198850_0, v00000264bb197db0_0, v00000264bb1983f0_0;
S_00000264bb185920 .scope module, "my_alu" "alu" 3 40, 4 6 0, S_00000264bb1853f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 3 "SELECT";
v00000264bb198670_0 .net "DATA1", 7 0, v00000264bb198990_0;  alias, 1 drivers
v00000264bb197270_0 .net "DATA2", 7 0, v00000264bb197130_0;  alias, 1 drivers
v00000264bb1971d0_0 .var "RESULT", 7 0;
v00000264bb197450_0 .net "SELECT", 2 0, v00000264bb197b30_0;  1 drivers
v00000264bb198710_0 .net "addResult", 7 0, v00000264bb1987b0_0;  1 drivers
v00000264bb1980d0_0 .net "andResult", 7 0, v00000264bb1982b0_0;  1 drivers
v00000264bb197bd0_0 .net "forwardResult", 7 0, v00000264bb198c10_0;  1 drivers
v00000264bb198530_0 .net "orResult", 7 0, v00000264bb198490_0;  1 drivers
E_00000264bb161cf0 .event anyedge, v00000264bb197450_0, v00000264bb197130_0, v00000264bb1973b0_0;
S_00000264bb185ab0 .scope module, "addModuleAlu" "addModule" 4 14, 5 1 0, S_00000264bb185920;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "addResult";
v00000264bb1973b0_0 .net "DATA1", 7 0, v00000264bb198990_0;  alias, 1 drivers
v00000264bb1985d0_0 .net "DATA2", 7 0, v00000264bb197130_0;  alias, 1 drivers
v00000264bb1987b0_0 .var "addResult", 7 0;
E_00000264bb162b30 .event anyedge, v00000264bb197130_0, v00000264bb1973b0_0;
S_00000264bb11de50 .scope module, "andModuleAlu" "andModule" 4 19, 6 1 0, S_00000264bb185920;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "andResult";
v00000264bb1976d0_0 .net "DATA1", 7 0, v00000264bb198990_0;  alias, 1 drivers
v00000264bb1974f0_0 .net "DATA2", 7 0, v00000264bb197130_0;  alias, 1 drivers
v00000264bb1982b0_0 .var "andResult", 7 0;
S_00000264bb11dfe0 .scope module, "forwardModuleAlu" "forwardModule" 4 29, 7 1 0, S_00000264bb185920;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "forwardResult";
v00000264bb198210_0 .net "DATA1", 7 0, v00000264bb198990_0;  alias, 1 drivers
v00000264bb198350_0 .net "DATA2", 7 0, v00000264bb197130_0;  alias, 1 drivers
v00000264bb198c10_0 .var "forwardResult", 7 0;
S_00000264bb189eb0 .scope module, "orModuleAlu" "orModule" 4 24, 8 1 0, S_00000264bb185920;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "orResult";
v00000264bb197c70_0 .net "DATA1", 7 0, v00000264bb198990_0;  alias, 1 drivers
v00000264bb198b70_0 .net "DATA2", 7 0, v00000264bb197130_0;  alias, 1 drivers
v00000264bb198490_0 .var "orResult", 7 0;
S_00000264bb18a040 .scope module, "my_reg" "reg_file" 3 38, 9 1 0, S_00000264bb1853f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
v00000264bb197e50_0 .net "CLK", 0 0, v00000264bb1ec4d0_0;  alias, 1 drivers
v00000264bb1988f0_0 .net "IN", 7 0, v00000264bb1971d0_0;  alias, 1 drivers
v00000264bb198170_0 .net "INADDRESS", 2 0, L_00000264bb1ec430;  alias, 1 drivers
v00000264bb198990_0 .var "OUT1", 7 0;
v00000264bb198a30_0 .net "OUT1ADDRESS", 2 0, L_00000264bb1ed290;  alias, 1 drivers
v00000264bb198ad0_0 .var "OUT2", 7 0;
v00000264bb198cb0_0 .net "OUT2ADDRESS", 2 0, L_00000264bb1ecb10;  alias, 1 drivers
v00000264bb198d50_0 .net "RESET", 0 0, v00000264bb1ed010_0;  alias, 1 drivers
v00000264bb198df0_0 .net "WRITE", 0 0, v00000264bb1ebc10_0;  1 drivers
v00000264bb197a90_0 .var/i "i", 31 0;
v00000264bb198e90 .array "registers", 0 7, 7 0;
E_00000264bb162b70 .event posedge, v00000264bb197e50_0;
v00000264bb198e90_0 .array/port v00000264bb198e90, 0;
v00000264bb198e90_1 .array/port v00000264bb198e90, 1;
v00000264bb198e90_2 .array/port v00000264bb198e90, 2;
E_00000264bb162eb0/0 .event anyedge, v00000264bb198cb0_0, v00000264bb198e90_0, v00000264bb198e90_1, v00000264bb198e90_2;
v00000264bb198e90_3 .array/port v00000264bb198e90, 3;
v00000264bb198e90_4 .array/port v00000264bb198e90, 4;
v00000264bb198e90_5 .array/port v00000264bb198e90, 5;
v00000264bb198e90_6 .array/port v00000264bb198e90, 6;
E_00000264bb162eb0/1 .event anyedge, v00000264bb198e90_3, v00000264bb198e90_4, v00000264bb198e90_5, v00000264bb198e90_6;
v00000264bb198e90_7 .array/port v00000264bb198e90, 7;
E_00000264bb162eb0/2 .event anyedge, v00000264bb198e90_7;
E_00000264bb162eb0 .event/or E_00000264bb162eb0/0, E_00000264bb162eb0/1, E_00000264bb162eb0/2;
E_00000264bb162d30/0 .event anyedge, v00000264bb198a30_0, v00000264bb198e90_0, v00000264bb198e90_1, v00000264bb198e90_2;
E_00000264bb162d30/1 .event anyedge, v00000264bb198e90_3, v00000264bb198e90_4, v00000264bb198e90_5, v00000264bb198e90_6;
E_00000264bb162d30/2 .event anyedge, v00000264bb198e90_7;
E_00000264bb162d30 .event/or E_00000264bb162d30/0, E_00000264bb162d30/1, E_00000264bb162d30/2;
S_00000264bb176460 .scope module, "my_twosComp" "twosComp" 3 42, 3 151 0, S_00000264bb1853f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT";
L_00000264bb196550 .functor NOT 8, v00000264bb198ad0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v00000264bb198f30_0 .net "IN", 7 0, v00000264bb198ad0_0;  alias, 1 drivers
v00000264bb197090_0 .net "OUT", 7 0, L_00000264bb1eb850;  alias, 1 drivers
v00000264bb197590_0 .net *"_ivl_0", 7 0, L_00000264bb196550;  1 drivers
L_00000264bb220160 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v00000264bb197ef0_0 .net/2u *"_ivl_2", 7 0, L_00000264bb220160;  1 drivers
L_00000264bb1eb850 .delay 8 (1,1,1) L_00000264bb1eb850/d;
L_00000264bb1eb850/d .arith/sum 8, L_00000264bb196550, L_00000264bb220160;
S_00000264bb1765f0 .scope module, "negationMUX" "mux" 3 44, 3 159 0, S_00000264bb1853f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN1";
    .port_info 1 /INPUT 8 "IN2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUT";
v00000264bb197f90_0 .net "IN1", 7 0, v00000264bb198ad0_0;  alias, 1 drivers
v00000264bb197770_0 .net "IN2", 7 0, L_00000264bb1eb850;  alias, 1 drivers
v00000264bb197310_0 .var "OUT", 7 0;
v00000264bb197630_0 .net "SELECT", 0 0, v00000264bb1ec110_0;  1 drivers
E_00000264bb162d70 .event anyedge, v00000264bb197630_0, v00000264bb197090_0, v00000264bb198ad0_0;
    .scope S_00000264bb18a040;
T_0 ;
    %wait E_00000264bb162d30;
    %delay 2, 0;
    %load/vec4 v00000264bb198a30_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000264bb198e90, 4;
    %store/vec4 v00000264bb198990_0, 0, 8;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000264bb18a040;
T_1 ;
    %wait E_00000264bb162eb0;
    %delay 2, 0;
    %load/vec4 v00000264bb198cb0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000264bb198e90, 4;
    %store/vec4 v00000264bb198ad0_0, 0, 8;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000264bb18a040;
T_2 ;
    %wait E_00000264bb162b70;
    %load/vec4 v00000264bb198d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000264bb197a90_0, 0, 32;
T_2.2 ;
    %load/vec4 v00000264bb197a90_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.3, 5;
    %delay 1, 0;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v00000264bb197a90_0;
    %store/vec4a v00000264bb198e90, 4, 0;
    %load/vec4 v00000264bb197a90_0;
    %addi 1, 0, 32;
    %store/vec4 v00000264bb197a90_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000264bb198df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %delay 1, 0;
    %load/vec4 v00000264bb1988f0_0;
    %load/vec4 v00000264bb198170_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v00000264bb198e90, 4, 0;
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000264bb185ab0;
T_3 ;
    %wait E_00000264bb162b30;
    %delay 2, 0;
    %load/vec4 v00000264bb1973b0_0;
    %load/vec4 v00000264bb1985d0_0;
    %add;
    %store/vec4 v00000264bb1987b0_0, 0, 8;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000264bb11de50;
T_4 ;
    %wait E_00000264bb162b30;
    %delay 1, 0;
    %load/vec4 v00000264bb1976d0_0;
    %load/vec4 v00000264bb1974f0_0;
    %and;
    %store/vec4 v00000264bb1982b0_0, 0, 8;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000264bb189eb0;
T_5 ;
    %wait E_00000264bb162b30;
    %delay 1, 0;
    %load/vec4 v00000264bb197c70_0;
    %load/vec4 v00000264bb198b70_0;
    %or;
    %store/vec4 v00000264bb198490_0, 0, 8;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000264bb11dfe0;
T_6 ;
    %wait E_00000264bb162b30;
    %delay 1, 0;
    %load/vec4 v00000264bb198350_0;
    %store/vec4 v00000264bb198c10_0, 0, 8;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000264bb185920;
T_7 ;
    %wait E_00000264bb161cf0;
    %load/vec4 v00000264bb197450_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %jmp T_7.4;
T_7.0 ;
    %load/vec4 v00000264bb197bd0_0;
    %store/vec4 v00000264bb1971d0_0, 0, 8;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v00000264bb198710_0;
    %store/vec4 v00000264bb1971d0_0, 0, 8;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v00000264bb1980d0_0;
    %store/vec4 v00000264bb1971d0_0, 0, 8;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v00000264bb198530_0;
    %store/vec4 v00000264bb1971d0_0, 0, 8;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000264bb1765f0;
T_8 ;
    %wait E_00000264bb162d70;
    %load/vec4 v00000264bb197630_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v00000264bb197770_0;
    %store/vec4 v00000264bb197310_0, 0, 8;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000264bb197f90_0;
    %store/vec4 v00000264bb197310_0, 0, 8;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000264bb185580;
T_9 ;
    %wait E_00000264bb1625b0;
    %load/vec4 v00000264bb198850_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v00000264bb197db0_0;
    %store/vec4 v00000264bb197130_0, 0, 8;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000264bb1983f0_0;
    %store/vec4 v00000264bb197130_0, 0, 8;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000264bb1853f0;
T_10 ;
    %wait E_00000264bb162b70;
    %load/vec4 v00000264bb1ebf30_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.0, 4;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000264bb167a80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000264bb167300_0, 0, 32;
    %jmp T_10.1;
T_10.0 ;
    %delay 1, 0;
    %load/vec4 v00000264bb167300_0;
    %store/vec4 v00000264bb167a80_0, 0, 32;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000264bb1853f0;
T_11 ;
    %wait E_00000264bb162370;
    %delay 1, 0;
    %load/vec4 v00000264bb167300_0;
    %addi 4, 0, 32;
    %store/vec4 v00000264bb167300_0, 0, 32;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000264bb1853f0;
T_12 ;
    %wait E_00000264bb162630;
    %load/vec4 v00000264bb1979f0_0;
    %parti/s 8, 24, 6;
    %store/vec4 v00000264bb167260_0, 0, 8;
    %delay 1, 0;
    %load/vec4 v00000264bb167260_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %jmp T_12.6;
T_12.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000264bb197b30_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000264bb1ec7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000264bb1ec110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000264bb1ebc10_0, 0, 1;
    %jmp T_12.6;
T_12.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000264bb197b30_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000264bb1ec7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000264bb1ec110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000264bb1ebc10_0, 0, 1;
    %jmp T_12.6;
T_12.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000264bb197b30_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000264bb1ec7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000264bb1ec110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000264bb1ebc10_0, 0, 1;
    %jmp T_12.6;
T_12.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000264bb197b30_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000264bb1ec7f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000264bb1ec110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000264bb1ebc10_0, 0, 1;
    %jmp T_12.6;
T_12.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000264bb197b30_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000264bb1ec7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000264bb1ec110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000264bb1ebc10_0, 0, 1;
    %jmp T_12.6;
T_12.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000264bb197b30_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000264bb1ec7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000264bb1ec110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000264bb1ebc10_0, 0, 1;
    %jmp T_12.6;
T_12.6 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_00000264bb199050;
T_13 ;
    %pushi/vec4 262149, 0, 32;
    %split/vec4 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000264bb1ece30, 4, 0;
    %split/vec4 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000264bb1ece30, 4, 0;
    %split/vec4 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000264bb1ece30, 4, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000264bb1ece30, 4, 0;
    %pushi/vec4 131077, 0, 32;
    %split/vec4 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000264bb1ece30, 4, 0;
    %split/vec4 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000264bb1ece30, 4, 0;
    %split/vec4 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000264bb1ece30, 4, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000264bb1ece30, 4, 0;
    %pushi/vec4 33948674, 0, 32;
    %split/vec4 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000264bb1ece30, 4, 0;
    %split/vec4 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000264bb1ece30, 4, 0;
    %split/vec4 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000264bb1ece30, 4, 0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000264bb1ece30, 4, 0;
    %end;
    .thread T_13;
    .scope S_00000264bb199050;
T_14 ;
    %vpi_call 2 44 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 45 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000264bb199050 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000264bb1ec4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000264bb1ed010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000264bb1ed010_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000264bb1ed010_0, 0, 1;
    %delay 500, 0;
    %vpi_call 2 57 "$finish" {0 0 0};
    %end;
    .thread T_14;
    .scope S_00000264bb199050;
T_15 ;
    %delay 4, 0;
    %load/vec4 v00000264bb1ec4d0_0;
    %inv;
    %store/vec4 v00000264bb1ec4d0_0, 0, 1;
    %jmp T_15;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "cpuTestbench.v";
    "cpu.v";
    "./alu.v";
    "./add/add.v";
    "./and/and.v";
    "./forward/forward.v";
    "./or/or.v";
    "./reg.v";
