library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use ieee.std_logic_unsigned.all;
--USE work.fulladd_package.all ;
entity GUTIERREZ_TEST_16_BIT_ADD_SUB is
end GUTIERREZ_TEST_16_BIT_ADD_SUB;
architecture arch_test of GUTIERREZ_TEST_16_BIT_ADD_SUB is
--componengt declaration for the Unit Under Test
component GUTIERREZ_ADD_SUB_16_BITS
PORT (SUBTRACT: IN STD_LOGIC;
X,Y: IN STD_LOGIC_VECTOR(15 DOWNTO 0);
S: OUT STD_LOGIC_VECTOR(15 DOWNTO 0);
Cout,Overflow: OUT STD_LOGIC );
end component;
signal A,B,Sum_temp :STD_LOGIC_VECTOR(15 DOWNTO 0);
signal Ci,Co :STD_LOGIC;
begin
-----Instantiate the Unit Under Test (UUT)
uut: GUTIERREZ_ADD_SUB_16_BITS port map (
SUBTRACT => Ci,
X => A,
Y => B,
S => Sum_temp,
Cout =>Co
);
---- Test Bench ---User Defined Process
tb : process
begin
--Hold reset state for 100 ns
wait for 100 ns;
report "Hello Simulator";
A<="0000";
B<="0000";
Ci<='1';
--Loop over all values of A
for I in 0 to 17 loop
--Loop over all values of B
for J in 0 to 17 loop
--Wait for outputto update
wait for 10 ns;
---report " the A+B = " & integer'image(to_integer(unsigned((A+B))));
---The statement below checks for ALL possible input values if the ouput is correct.
assert (Sum_temp = A-B) report "The sum from 4 bit adder is S= " & integer'image(to_integer(signed((Sum_temp)))) &
" while the expected A+B = " & integer'image(to_integer(signed((A-B)))) severity ERROR;
--Increment to the next value of B
B<=B+"0001";
end loop;
--Increment to the next value of A
A<=A+"0001";
--Echo to users test is finished
end loop;
report "Test completed";
wait; -- will wait for ever
end process;
---END User Defined Process
end arch_test;