
# ##############################################################################
# Created by Base System Builder Wizard for Xilinx EDK 14.6 Build EDK_P.68d
# Tue Apr  8 10:50:38 2014
# Target Board:  xilinx.com kc705 Rev C
# Family:    kintex7
# Device:    xc7k325t
# Package:   ffg900
# Speed Grade:  -2
# ##############################################################################
 PARAMETER VERSION = 2.1.0


 PORT RESET = RESET, DIR = I, SIGIS = RST, RST_POLARITY = 1
 PORT CLK_P = CLK, DIR = I, DIFFERENTIAL_POLARITY = P, SIGIS = CLK, CLK_FREQ = 200000000
 PORT CLK_N = CLK, DIR = I, DIFFERENTIAL_POLARITY = N, SIGIS = CLK, CLK_FREQ = 200000000
 PORT sfp_sgd = sfp_sgd, DIR = I
 PORT sfp_txf = sfp_txf, DIR = I
 PORT sfp_rs = sfp_ss, DIR = I
 PORT sfp_txd = sfp_txd, DIR = O
 PORT txp = txp, DIR = O
 PORT txn = txn, DIR = O
 PORT rxp = rxp, DIR = I
 PORT rxn = rxn, DIR = I
 PORT refclk_p = refclk_p, DIR = I, SIGIS = CLK, CLK_FREQ = 156250000
 PORT refclk_n = refclk_n, DIR = I


BEGIN proc_sys_reset
 PARAMETER INSTANCE = proc_sys_reset_0
 PARAMETER HW_VER = 3.00.a
 PARAMETER C_EXT_RESET_HIGH = 1
 PORT Dcm_locked = proc_sys_reset_0_Dcm_locked
 PORT Slowest_sync_clk = clk_100_0000MHzPLLE0
 PORT Interconnect_aresetn = proc_sys_reset_0_Interconnect_aresetn
 PORT Ext_Reset_In = RESET
 PORT BUS_STRUCT_RESET = proc_sys_reset_0_BUS_STRUCT_RESET
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_0
 PARAMETER HW_VER = 4.03.a
 PARAMETER C_CLKIN_FREQ = 200000000
 PARAMETER C_CLKOUT0_FREQ = 400000000
 PARAMETER C_CLKOUT0_PHASE = 337.5
 PARAMETER C_CLKOUT0_GROUP = PLLE0
 PARAMETER C_CLKOUT0_BUF = FALSE
 PARAMETER C_CLKOUT1_FREQ = 400000000
 PARAMETER C_CLKOUT1_GROUP = PLLE0
 PARAMETER C_CLKOUT1_BUF = FALSE
 PARAMETER C_CLKOUT2_FREQ = 25000000
 PARAMETER C_CLKOUT2_PHASE = 9.84375
 PARAMETER C_CLKOUT2_DUTY_CYCLE = 0.0625
 PARAMETER C_CLKOUT2_GROUP = PLLE0
 PARAMETER C_CLKOUT2_BUF = FALSE
 PARAMETER C_CLKOUT3_FREQ = 100000000
 PARAMETER C_CLKOUT3_GROUP = PLLE0
 PARAMETER C_CLKOUT4_FREQ = 125000000
 PARAMETER C_CLKOUT4_GROUP = NONE
 PARAMETER C_CLKOUT5_FREQ = 200000000
 PARAMETER C_CLKOUT5_GROUP = PLLE0
 PORT LOCKED = proc_sys_reset_0_Dcm_locked
 PORT CLKOUT3 = clk_100_0000MHzPLLE0
 PORT RST = RESET
 PORT CLKOUT4 = clk_125_0000MHz
 PORT CLKOUT2 = clk_25_0000MHz9.84375PLLE0_nobuf
 PORT CLKOUT1 = clk_400_0000MHzPLLE0_nobuf
 PORT CLKOUT0 = clk_400_0000MHz337.5PLLE0_nobuf
 PORT CLKOUT5 = clk_200_0000MHzPLLE0
 PORT CLKIN = CLK
END

BEGIN axi_systemc
 PARAMETER INSTANCE = axi_systemc_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x01FFFFFF
 PARAMETER C_INTERCONNECT_S_AXI_MASTERS = ETHERNET_dma.M_AXI_SG & ETHERNET_dma.M_AXI_MM2S & ETHERNET_dma.M_AXI_S2MM
 PARAMETER C_S_AXI_SUPPORTS_NARROW_BURST = 1
 BUS_INTERFACE M_AXI = axi4_0
 BUS_INTERFACE S_AXI = axi4_0
 PORT axi_aclk = clk_100_0000MHzPLLE0
 PORT ready = ten_mac_phy_linkup
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi4_0
 PARAMETER HW_VER = 1.06.a
 PORT interconnect_aclk = clk_100_0000MHzPLLE0
 PORT INTERCONNECT_ARESETN = proc_sys_reset_0_Interconnect_aresetn
END

BEGIN axi_dma
 PARAMETER INSTANCE = ETHERNET_dma
 PARAMETER HW_VER = 6.03.a
 PARAMETER C_SG_INCLUDE_DESC_QUEUE = 1
 PARAMETER C_SG_USE_STSAPP_LENGTH = 1
 PARAMETER C_INCLUDE_MM2S_DRE = 1
 PARAMETER C_INCLUDE_S2MM_DRE = 1
 PARAMETER C_DLYTMR_RESOLUTION = 1250
 PARAMETER C_PRMRY_IS_ACLK_ASYNC = 0
 PARAMETER C_SG_INCLUDE_STSCNTRL_STRM = 1
 PARAMETER C_SG_LENGTH_WIDTH = 16
 PARAMETER C_INCLUDE_MM2S = 1
 PARAMETER C_INCLUDE_S2MM = 1
 PARAMETER C_M_AXI_MM2S_DATA_WIDTH = 64
 PARAMETER C_M_AXI_S2MM_DATA_WIDTH = 64
 PARAMETER C_S_AXIS_S2MM_TDATA_WIDTH = 64
 PARAMETER C_M_AXIS_MM2S_TDATA_WIDTH = 64
 PARAMETER C_BASEADDR = 0x41e00000
 PARAMETER C_HIGHADDR = 0x41e0ffff
 PARAMETER C_INTERCONNECT_S_AXI_LITE_MASTERS = axi_systemc_0.M_AXI
 BUS_INTERFACE S_AXI_LITE = axi4_0
 BUS_INTERFACE M_AXI_SG = axi4_0
 BUS_INTERFACE M_AXI_MM2S = axi4_0
 BUS_INTERFACE M_AXI_S2MM = axi4_0
 BUS_INTERFACE M_AXIS_MM2S = ETHERNET_dma_txd
 BUS_INTERFACE M_AXIS_MM2S_CNTRL = ETHERNET_dma_txc
 BUS_INTERFACE S_AXIS_S2MM_STS = ETHERNET_dma_rxs
 BUS_INTERFACE S_AXIS_S2MM = ETHERNET_dma_rxd
 PORT s_axi_lite_aclk = clk_100_0000MHzPLLE0
 PORT m_axi_sg_aclk = clk_100_0000MHzPLLE0
 PORT m_axi_mm2s_aclk = clk_100_0000MHzPLLE0
 PORT m_axi_s2mm_aclk = clk_100_0000MHzPLLE0
 PORT mm2s_prmry_reset_out_n = AXI_STR_TXD_ARESETN
 PORT mm2s_cntrl_reset_out_n = AXI_STR_TXC_ARESETN
 PORT s2mm_prmry_reset_out_n = AXI_STR_RXD_ARESETN
 PORT s2mm_sts_reset_out_n = AXI_STR_RXS_ARESETN
 PORT mm2s_introut = ETHERNET_dma_mm2s_introut
 PORT s2mm_introut = ETHERNET_dma_s2mm_introut
END

BEGIN axi_ethernet
 PARAMETER INSTANCE = ETHERNET
 PARAMETER HW_VER = 3.01.a
 PARAMETER C_TXMEM = 4096
 PARAMETER C_RXMEM = 4096
 PARAMETER C_TXCSUM = 2
 PARAMETER C_RXCSUM = 2
 PARAMETER C_INTERCONNECT_S_AXI_IS_ACLK_ASYNC = 0
 PARAMETER C_BASEADDR = 0x41240000
 PARAMETER C_HIGHADDR = 0x4124ffff
 PARAMETER C_INTERCONNECT_S_AXI_MASTERS = axi_systemc_0.M_AXI
 BUS_INTERFACE S_AXI = axi4_0
 BUS_INTERFACE AXI_STR_TXD = ETHERNET_dma_txd
 BUS_INTERFACE AXI_STR_TXC = ETHERNET_dma_txc
 BUS_INTERFACE AXI_STR_RXS = ETHERNET_dma_rxs
 BUS_INTERFACE AXI_STR_RXD = ETHERNET_dma_rxd
 BUS_INTERFACE AXI_MAC_TX = mac_axis_tx
 BUS_INTERFACE AXI_MAC_RX = mac_axis_rx
 BUS_INTERFACE DEVICE_IF  = mac_ipif
 PORT AXI_STR_TXD_ACLK = clk_100_0000MHzPLLE0
 PORT AXI_STR_TXC_ACLK = clk_100_0000MHzPLLE0
 PORT AXI_STR_RXD_ACLK = clk_100_0000MHzPLLE0
 PORT AXI_STR_RXS_ACLK = clk_100_0000MHzPLLE0
 PORT S_AXI_ACLK = clk_100_0000MHzPLLE0
END

BEGIN axi_10gmacphy
 PARAMETER INSTANCE = ten_mac_phy
 PARAMETER HW_VER = 1.00.a
 PARAMETER EXAMPLE_SIM_GTRESET_SPEEDUP = TRUE
 BUS_INTERFACE AXI_MAC_TX = mac_axis_tx
 BUS_INTERFACE AXI_MAC_RX = mac_axis_rx
 BUS_INTERFACE DEVICE_IF  = mac_ipif
 PORT refclk_p = refclk_p
 PORT refclk_n = refclk_n
 PORT signal_detect = sfp_sgd
 PORT tx_fault = sfp_txf
 PORT sfp_rs = sfp_rs
 PORT tx_disable = sfp_txd
 PORT txp = txp
 PORT txn = txn
 PORT rxp = rxp
 PORT rxn = rxn
 PORT reset = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT bus2ip_clk = clk_100_0000MHzPLLE0
 PORT bus2ip_reset = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT linkup = ten_mac_phy_linkup
END

