Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Apr 13 18:36:41 2022
| Host         : ALEX-LAPTOP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 53 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.612     -831.492                    563                 2517        0.056        0.000                      0                 2517        4.500        0.000                       0                  1047  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -2.612     -831.492                    563                 2517        0.056        0.000                      0                 2517        4.500        0.000                       0                  1047  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :          563  Failing Endpoints,  Worst Slack       -2.612ns,  Total Violation     -831.492ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.612ns  (required time - arrival time)
  Source:                 sigma/pc/M_pc_q_reg[7]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/rf/M_r_q_reg[208]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.496ns  (logic 3.819ns (30.563%)  route 8.677ns (69.437%))
  Logic Levels:           16  (CARRY4=2 LUT3=3 LUT4=2 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        1.546     5.130    sigma/pc/clk_IBUF_BUFG
    SLICE_X41Y83         FDRE                                         r  sigma/pc/M_pc_q_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDRE (Prop_fdre_C_Q)         0.456     5.586 r  sigma/pc/M_pc_q_reg[7]_rep/Q
                         net (fo=136, routed)         1.340     6.926    sigma/pc/M_pc_q_reg[7]_rep_n_0
    SLICE_X44Y82         LUT6 (Prop_lut6_I3_O)        0.124     7.050 r  sigma/pc/M_r_q[481]_i_12/O
                         net (fo=1, routed)           0.000     7.050    sigma/pc/M_r_q[481]_i_12_n_0
    SLICE_X44Y82         MUXF7 (Prop_muxf7_I0_O)      0.212     7.262 r  sigma/pc/M_r_q_reg[481]_i_6/O
                         net (fo=2, routed)           0.781     8.043    sigma/pc/M_r_q_reg[481]_i_6_n_0
    SLICE_X44Y83         LUT6 (Prop_lut6_I3_O)        0.299     8.342 r  sigma/pc/M_r_q[481]_i_3/O
                         net (fo=6, routed)           0.831     9.173    sigma/pc/M_instructions_id__0__0[30]
    SLICE_X44Y84         LUT6 (Prop_lut6_I0_O)        0.124     9.297 r  sigma/pc/ram_reg_i_67/O
                         net (fo=4, routed)           0.184     9.481    sigma/pc/ram_reg_i_67_n_0
    SLICE_X44Y84         LUT3 (Prop_lut3_I1_O)        0.124     9.605 r  sigma/pc/ram_reg_i_147/O
                         net (fo=64, routed)          0.980    10.585    sigma/rf/M_rf_ra2[2]
    SLICE_X43Y86         MUXF7 (Prop_muxf7_S_O)       0.296    10.881 r  sigma/rf/ram_reg_i_126/O
                         net (fo=1, routed)           0.814    11.695    sigma/rf/ram_reg_i_126_n_0
    SLICE_X42Y88         LUT6 (Prop_lut6_I3_O)        0.298    11.993 r  sigma/rf/ram_reg_i_55/O
                         net (fo=2, routed)           0.556    12.549    sigma/pc/M_rf_rd2[0]
    SLICE_X42Y88         LUT3 (Prop_lut3_I0_O)        0.124    12.673 r  sigma/pc/M_r_q[356]_i_32/O
                         net (fo=2, routed)           0.462    13.135    sigma/pc/M_r_q[356]_i_32_n_0
    SLICE_X42Y85         LUT3 (Prop_lut3_I0_O)        0.124    13.259 r  sigma/pc/M_r_q[487]_i_15/O
                         net (fo=1, routed)           0.000    13.259    sigma/pc/M_r_q[487]_i_15_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.772 r  sigma/pc/M_r_q_reg[487]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.772    sigma/pc/M_r_q_reg[487]_i_6_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.095 r  sigma/pc/M_r_q_reg[491]_i_7/O[1]
                         net (fo=2, routed)           0.674    14.769    sigma/rf/M_r_q[352]_i_21_1[1]
    SLICE_X40Y87         LUT4 (Prop_lut4_I3_O)        0.306    15.075 r  sigma/rf/M_r_q[352]_i_45/O
                         net (fo=1, routed)           0.312    15.386    sigma/rf/M_r_q[352]_i_45_n_0
    SLICE_X42Y88         LUT5 (Prop_lut5_I4_O)        0.124    15.510 r  sigma/rf/M_r_q[352]_i_21/O
                         net (fo=1, routed)           0.161    15.671    sigma/rf/M_r_q[352]_i_21_n_0
    SLICE_X42Y88         LUT6 (Prop_lut6_I5_O)        0.124    15.795 r  sigma/rf/M_r_q[352]_i_7/O
                         net (fo=2, routed)           0.428    16.223    sigma/pc/M_r_q_reg[480]
    SLICE_X39Y88         LUT4 (Prop_lut4_I1_O)        0.124    16.347 f  sigma/pc/M_r_q[480]_i_2/O
                         net (fo=1, routed)           0.351    16.699    sigma/pc/M_r_q[480]_i_2_n_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I0_O)        0.124    16.823 r  sigma/pc/M_r_q[480]_i_1/O
                         net (fo=30, routed)          0.803    17.626    sigma/rf/M_rf_wd[0]
    SLICE_X39Y85         FDRE                                         r  sigma/rf/M_r_q_reg[208]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        1.430    14.834    sigma/rf/clk_IBUF_BUFG
    SLICE_X39Y85         FDRE                                         r  sigma/rf/M_r_q_reg[208]/C
                         clock pessimism              0.258    15.092    
                         clock uncertainty           -0.035    15.057    
    SLICE_X39Y85         FDRE (Setup_fdre_C_D)       -0.043    15.014    sigma/rf/M_r_q_reg[208]
  -------------------------------------------------------------------
                         required time                         15.014    
                         arrival time                         -17.626    
  -------------------------------------------------------------------
                         slack                                 -2.612    

Slack (VIOLATED) :        -2.533ns  (required time - arrival time)
  Source:                 sigma/pc/M_pc_q_reg[7]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/rf/M_r_q_reg[80]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.346ns  (logic 3.819ns (30.932%)  route 8.527ns (69.068%))
  Logic Levels:           16  (CARRY4=2 LUT3=3 LUT4=2 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        1.546     5.130    sigma/pc/clk_IBUF_BUFG
    SLICE_X41Y83         FDRE                                         r  sigma/pc/M_pc_q_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDRE (Prop_fdre_C_Q)         0.456     5.586 r  sigma/pc/M_pc_q_reg[7]_rep/Q
                         net (fo=136, routed)         1.340     6.926    sigma/pc/M_pc_q_reg[7]_rep_n_0
    SLICE_X44Y82         LUT6 (Prop_lut6_I3_O)        0.124     7.050 r  sigma/pc/M_r_q[481]_i_12/O
                         net (fo=1, routed)           0.000     7.050    sigma/pc/M_r_q[481]_i_12_n_0
    SLICE_X44Y82         MUXF7 (Prop_muxf7_I0_O)      0.212     7.262 r  sigma/pc/M_r_q_reg[481]_i_6/O
                         net (fo=2, routed)           0.781     8.043    sigma/pc/M_r_q_reg[481]_i_6_n_0
    SLICE_X44Y83         LUT6 (Prop_lut6_I3_O)        0.299     8.342 r  sigma/pc/M_r_q[481]_i_3/O
                         net (fo=6, routed)           0.831     9.173    sigma/pc/M_instructions_id__0__0[30]
    SLICE_X44Y84         LUT6 (Prop_lut6_I0_O)        0.124     9.297 r  sigma/pc/ram_reg_i_67/O
                         net (fo=4, routed)           0.184     9.481    sigma/pc/ram_reg_i_67_n_0
    SLICE_X44Y84         LUT3 (Prop_lut3_I1_O)        0.124     9.605 r  sigma/pc/ram_reg_i_147/O
                         net (fo=64, routed)          0.980    10.585    sigma/rf/M_rf_ra2[2]
    SLICE_X43Y86         MUXF7 (Prop_muxf7_S_O)       0.296    10.881 r  sigma/rf/ram_reg_i_126/O
                         net (fo=1, routed)           0.814    11.695    sigma/rf/ram_reg_i_126_n_0
    SLICE_X42Y88         LUT6 (Prop_lut6_I3_O)        0.298    11.993 r  sigma/rf/ram_reg_i_55/O
                         net (fo=2, routed)           0.556    12.549    sigma/pc/M_rf_rd2[0]
    SLICE_X42Y88         LUT3 (Prop_lut3_I0_O)        0.124    12.673 r  sigma/pc/M_r_q[356]_i_32/O
                         net (fo=2, routed)           0.462    13.135    sigma/pc/M_r_q[356]_i_32_n_0
    SLICE_X42Y85         LUT3 (Prop_lut3_I0_O)        0.124    13.259 r  sigma/pc/M_r_q[487]_i_15/O
                         net (fo=1, routed)           0.000    13.259    sigma/pc/M_r_q[487]_i_15_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.772 r  sigma/pc/M_r_q_reg[487]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.772    sigma/pc/M_r_q_reg[487]_i_6_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.095 r  sigma/pc/M_r_q_reg[491]_i_7/O[1]
                         net (fo=2, routed)           0.674    14.769    sigma/rf/M_r_q[352]_i_21_1[1]
    SLICE_X40Y87         LUT4 (Prop_lut4_I3_O)        0.306    15.075 r  sigma/rf/M_r_q[352]_i_45/O
                         net (fo=1, routed)           0.312    15.386    sigma/rf/M_r_q[352]_i_45_n_0
    SLICE_X42Y88         LUT5 (Prop_lut5_I4_O)        0.124    15.510 r  sigma/rf/M_r_q[352]_i_21/O
                         net (fo=1, routed)           0.161    15.671    sigma/rf/M_r_q[352]_i_21_n_0
    SLICE_X42Y88         LUT6 (Prop_lut6_I5_O)        0.124    15.795 r  sigma/rf/M_r_q[352]_i_7/O
                         net (fo=2, routed)           0.428    16.223    sigma/pc/M_r_q_reg[480]
    SLICE_X39Y88         LUT4 (Prop_lut4_I1_O)        0.124    16.347 f  sigma/pc/M_r_q[480]_i_2/O
                         net (fo=1, routed)           0.351    16.699    sigma/pc/M_r_q[480]_i_2_n_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I0_O)        0.124    16.823 r  sigma/pc/M_r_q[480]_i_1/O
                         net (fo=30, routed)          0.654    17.476    sigma/rf/M_rf_wd[0]
    SLICE_X35Y88         FDRE                                         r  sigma/rf/M_r_q_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        1.431    14.835    sigma/rf/clk_IBUF_BUFG
    SLICE_X35Y88         FDRE                                         r  sigma/rf/M_r_q_reg[80]/C
                         clock pessimism              0.186    15.022    
                         clock uncertainty           -0.035    14.986    
    SLICE_X35Y88         FDRE (Setup_fdre_C_D)       -0.043    14.943    sigma/rf/M_r_q_reg[80]
  -------------------------------------------------------------------
                         required time                         14.943    
                         arrival time                         -17.476    
  -------------------------------------------------------------------
                         slack                                 -2.533    

Slack (VIOLATED) :        -2.494ns  (required time - arrival time)
  Source:                 sigma/pc/M_pc_q_reg[7]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/rf/M_r_q_reg[272]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.337ns  (logic 3.819ns (30.955%)  route 8.518ns (69.045%))
  Logic Levels:           16  (CARRY4=2 LUT3=3 LUT4=2 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        1.546     5.130    sigma/pc/clk_IBUF_BUFG
    SLICE_X41Y83         FDRE                                         r  sigma/pc/M_pc_q_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDRE (Prop_fdre_C_Q)         0.456     5.586 r  sigma/pc/M_pc_q_reg[7]_rep/Q
                         net (fo=136, routed)         1.340     6.926    sigma/pc/M_pc_q_reg[7]_rep_n_0
    SLICE_X44Y82         LUT6 (Prop_lut6_I3_O)        0.124     7.050 r  sigma/pc/M_r_q[481]_i_12/O
                         net (fo=1, routed)           0.000     7.050    sigma/pc/M_r_q[481]_i_12_n_0
    SLICE_X44Y82         MUXF7 (Prop_muxf7_I0_O)      0.212     7.262 r  sigma/pc/M_r_q_reg[481]_i_6/O
                         net (fo=2, routed)           0.781     8.043    sigma/pc/M_r_q_reg[481]_i_6_n_0
    SLICE_X44Y83         LUT6 (Prop_lut6_I3_O)        0.299     8.342 r  sigma/pc/M_r_q[481]_i_3/O
                         net (fo=6, routed)           0.831     9.173    sigma/pc/M_instructions_id__0__0[30]
    SLICE_X44Y84         LUT6 (Prop_lut6_I0_O)        0.124     9.297 r  sigma/pc/ram_reg_i_67/O
                         net (fo=4, routed)           0.184     9.481    sigma/pc/ram_reg_i_67_n_0
    SLICE_X44Y84         LUT3 (Prop_lut3_I1_O)        0.124     9.605 r  sigma/pc/ram_reg_i_147/O
                         net (fo=64, routed)          0.980    10.585    sigma/rf/M_rf_ra2[2]
    SLICE_X43Y86         MUXF7 (Prop_muxf7_S_O)       0.296    10.881 r  sigma/rf/ram_reg_i_126/O
                         net (fo=1, routed)           0.814    11.695    sigma/rf/ram_reg_i_126_n_0
    SLICE_X42Y88         LUT6 (Prop_lut6_I3_O)        0.298    11.993 r  sigma/rf/ram_reg_i_55/O
                         net (fo=2, routed)           0.556    12.549    sigma/pc/M_rf_rd2[0]
    SLICE_X42Y88         LUT3 (Prop_lut3_I0_O)        0.124    12.673 r  sigma/pc/M_r_q[356]_i_32/O
                         net (fo=2, routed)           0.462    13.135    sigma/pc/M_r_q[356]_i_32_n_0
    SLICE_X42Y85         LUT3 (Prop_lut3_I0_O)        0.124    13.259 r  sigma/pc/M_r_q[487]_i_15/O
                         net (fo=1, routed)           0.000    13.259    sigma/pc/M_r_q[487]_i_15_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.772 r  sigma/pc/M_r_q_reg[487]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.772    sigma/pc/M_r_q_reg[487]_i_6_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.095 r  sigma/pc/M_r_q_reg[491]_i_7/O[1]
                         net (fo=2, routed)           0.674    14.769    sigma/rf/M_r_q[352]_i_21_1[1]
    SLICE_X40Y87         LUT4 (Prop_lut4_I3_O)        0.306    15.075 r  sigma/rf/M_r_q[352]_i_45/O
                         net (fo=1, routed)           0.312    15.386    sigma/rf/M_r_q[352]_i_45_n_0
    SLICE_X42Y88         LUT5 (Prop_lut5_I4_O)        0.124    15.510 r  sigma/rf/M_r_q[352]_i_21/O
                         net (fo=1, routed)           0.161    15.671    sigma/rf/M_r_q[352]_i_21_n_0
    SLICE_X42Y88         LUT6 (Prop_lut6_I5_O)        0.124    15.795 r  sigma/rf/M_r_q[352]_i_7/O
                         net (fo=2, routed)           0.428    16.223    sigma/pc/M_r_q_reg[480]
    SLICE_X39Y88         LUT4 (Prop_lut4_I1_O)        0.124    16.347 f  sigma/pc/M_r_q[480]_i_2/O
                         net (fo=1, routed)           0.351    16.699    sigma/pc/M_r_q[480]_i_2_n_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I0_O)        0.124    16.823 r  sigma/pc/M_r_q[480]_i_1/O
                         net (fo=30, routed)          0.645    17.467    sigma/rf/M_rf_wd[0]
    SLICE_X34Y88         FDRE                                         r  sigma/rf/M_r_q_reg[272]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        1.431    14.835    sigma/rf/clk_IBUF_BUFG
    SLICE_X34Y88         FDRE                                         r  sigma/rf/M_r_q_reg[272]/C
                         clock pessimism              0.186    15.022    
                         clock uncertainty           -0.035    14.986    
    SLICE_X34Y88         FDRE (Setup_fdre_C_D)       -0.013    14.973    sigma/rf/M_r_q_reg[272]
  -------------------------------------------------------------------
                         required time                         14.973    
                         arrival time                         -17.467    
  -------------------------------------------------------------------
                         slack                                 -2.494    

Slack (VIOLATED) :        -2.461ns  (required time - arrival time)
  Source:                 sigma/pc/M_pc_q_reg[7]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/rf/M_r_q_reg[224]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.351ns  (logic 3.819ns (30.922%)  route 8.532ns (69.078%))
  Logic Levels:           16  (CARRY4=2 LUT3=3 LUT4=2 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        1.546     5.130    sigma/pc/clk_IBUF_BUFG
    SLICE_X41Y83         FDRE                                         r  sigma/pc/M_pc_q_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDRE (Prop_fdre_C_Q)         0.456     5.586 r  sigma/pc/M_pc_q_reg[7]_rep/Q
                         net (fo=136, routed)         1.340     6.926    sigma/pc/M_pc_q_reg[7]_rep_n_0
    SLICE_X44Y82         LUT6 (Prop_lut6_I3_O)        0.124     7.050 r  sigma/pc/M_r_q[481]_i_12/O
                         net (fo=1, routed)           0.000     7.050    sigma/pc/M_r_q[481]_i_12_n_0
    SLICE_X44Y82         MUXF7 (Prop_muxf7_I0_O)      0.212     7.262 r  sigma/pc/M_r_q_reg[481]_i_6/O
                         net (fo=2, routed)           0.781     8.043    sigma/pc/M_r_q_reg[481]_i_6_n_0
    SLICE_X44Y83         LUT6 (Prop_lut6_I3_O)        0.299     8.342 r  sigma/pc/M_r_q[481]_i_3/O
                         net (fo=6, routed)           0.831     9.173    sigma/pc/M_instructions_id__0__0[30]
    SLICE_X44Y84         LUT6 (Prop_lut6_I0_O)        0.124     9.297 r  sigma/pc/ram_reg_i_67/O
                         net (fo=4, routed)           0.184     9.481    sigma/pc/ram_reg_i_67_n_0
    SLICE_X44Y84         LUT3 (Prop_lut3_I1_O)        0.124     9.605 r  sigma/pc/ram_reg_i_147/O
                         net (fo=64, routed)          0.980    10.585    sigma/rf/M_rf_ra2[2]
    SLICE_X43Y86         MUXF7 (Prop_muxf7_S_O)       0.296    10.881 r  sigma/rf/ram_reg_i_126/O
                         net (fo=1, routed)           0.814    11.695    sigma/rf/ram_reg_i_126_n_0
    SLICE_X42Y88         LUT6 (Prop_lut6_I3_O)        0.298    11.993 r  sigma/rf/ram_reg_i_55/O
                         net (fo=2, routed)           0.556    12.549    sigma/pc/M_rf_rd2[0]
    SLICE_X42Y88         LUT3 (Prop_lut3_I0_O)        0.124    12.673 r  sigma/pc/M_r_q[356]_i_32/O
                         net (fo=2, routed)           0.462    13.135    sigma/pc/M_r_q[356]_i_32_n_0
    SLICE_X42Y85         LUT3 (Prop_lut3_I0_O)        0.124    13.259 r  sigma/pc/M_r_q[487]_i_15/O
                         net (fo=1, routed)           0.000    13.259    sigma/pc/M_r_q[487]_i_15_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.772 r  sigma/pc/M_r_q_reg[487]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.772    sigma/pc/M_r_q_reg[487]_i_6_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.095 r  sigma/pc/M_r_q_reg[491]_i_7/O[1]
                         net (fo=2, routed)           0.674    14.769    sigma/rf/M_r_q[352]_i_21_1[1]
    SLICE_X40Y87         LUT4 (Prop_lut4_I3_O)        0.306    15.075 r  sigma/rf/M_r_q[352]_i_45/O
                         net (fo=1, routed)           0.312    15.386    sigma/rf/M_r_q[352]_i_45_n_0
    SLICE_X42Y88         LUT5 (Prop_lut5_I4_O)        0.124    15.510 r  sigma/rf/M_r_q[352]_i_21/O
                         net (fo=1, routed)           0.161    15.671    sigma/rf/M_r_q[352]_i_21_n_0
    SLICE_X42Y88         LUT6 (Prop_lut6_I5_O)        0.124    15.795 r  sigma/rf/M_r_q[352]_i_7/O
                         net (fo=2, routed)           0.428    16.223    sigma/pc/M_r_q_reg[480]
    SLICE_X39Y88         LUT4 (Prop_lut4_I1_O)        0.124    16.347 f  sigma/pc/M_r_q[480]_i_2/O
                         net (fo=1, routed)           0.351    16.699    sigma/pc/M_r_q[480]_i_2_n_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I0_O)        0.124    16.823 r  sigma/pc/M_r_q[480]_i_1/O
                         net (fo=30, routed)          0.658    17.481    sigma/rf/M_rf_wd[0]
    SLICE_X39Y90         FDRE                                         r  sigma/rf/M_r_q_reg[224]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        1.433    14.837    sigma/rf/clk_IBUF_BUFG
    SLICE_X39Y90         FDRE                                         r  sigma/rf/M_r_q_reg[224]/C
                         clock pessimism              0.258    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X39Y90         FDRE (Setup_fdre_C_D)       -0.040    15.020    sigma/rf/M_r_q_reg[224]
  -------------------------------------------------------------------
                         required time                         15.020    
                         arrival time                         -17.481    
  -------------------------------------------------------------------
                         slack                                 -2.461    

Slack (VIOLATED) :        -2.458ns  (required time - arrival time)
  Source:                 sigma/pc/M_pc_q_reg[7]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/rf/M_r_q_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 3.819ns (30.869%)  route 8.553ns (69.131%))
  Logic Levels:           16  (CARRY4=2 LUT3=3 LUT4=2 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        1.546     5.130    sigma/pc/clk_IBUF_BUFG
    SLICE_X41Y83         FDRE                                         r  sigma/pc/M_pc_q_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDRE (Prop_fdre_C_Q)         0.456     5.586 r  sigma/pc/M_pc_q_reg[7]_rep/Q
                         net (fo=136, routed)         1.340     6.926    sigma/pc/M_pc_q_reg[7]_rep_n_0
    SLICE_X44Y82         LUT6 (Prop_lut6_I3_O)        0.124     7.050 r  sigma/pc/M_r_q[481]_i_12/O
                         net (fo=1, routed)           0.000     7.050    sigma/pc/M_r_q[481]_i_12_n_0
    SLICE_X44Y82         MUXF7 (Prop_muxf7_I0_O)      0.212     7.262 r  sigma/pc/M_r_q_reg[481]_i_6/O
                         net (fo=2, routed)           0.781     8.043    sigma/pc/M_r_q_reg[481]_i_6_n_0
    SLICE_X44Y83         LUT6 (Prop_lut6_I3_O)        0.299     8.342 r  sigma/pc/M_r_q[481]_i_3/O
                         net (fo=6, routed)           0.831     9.173    sigma/pc/M_instructions_id__0__0[30]
    SLICE_X44Y84         LUT6 (Prop_lut6_I0_O)        0.124     9.297 r  sigma/pc/ram_reg_i_67/O
                         net (fo=4, routed)           0.184     9.481    sigma/pc/ram_reg_i_67_n_0
    SLICE_X44Y84         LUT3 (Prop_lut3_I1_O)        0.124     9.605 r  sigma/pc/ram_reg_i_147/O
                         net (fo=64, routed)          0.980    10.585    sigma/rf/M_rf_ra2[2]
    SLICE_X43Y86         MUXF7 (Prop_muxf7_S_O)       0.296    10.881 r  sigma/rf/ram_reg_i_126/O
                         net (fo=1, routed)           0.814    11.695    sigma/rf/ram_reg_i_126_n_0
    SLICE_X42Y88         LUT6 (Prop_lut6_I3_O)        0.298    11.993 r  sigma/rf/ram_reg_i_55/O
                         net (fo=2, routed)           0.556    12.549    sigma/pc/M_rf_rd2[0]
    SLICE_X42Y88         LUT3 (Prop_lut3_I0_O)        0.124    12.673 r  sigma/pc/M_r_q[356]_i_32/O
                         net (fo=2, routed)           0.462    13.135    sigma/pc/M_r_q[356]_i_32_n_0
    SLICE_X42Y85         LUT3 (Prop_lut3_I0_O)        0.124    13.259 r  sigma/pc/M_r_q[487]_i_15/O
                         net (fo=1, routed)           0.000    13.259    sigma/pc/M_r_q[487]_i_15_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.772 r  sigma/pc/M_r_q_reg[487]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.772    sigma/pc/M_r_q_reg[487]_i_6_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.095 r  sigma/pc/M_r_q_reg[491]_i_7/O[1]
                         net (fo=2, routed)           0.674    14.769    sigma/rf/M_r_q[352]_i_21_1[1]
    SLICE_X40Y87         LUT4 (Prop_lut4_I3_O)        0.306    15.075 r  sigma/rf/M_r_q[352]_i_45/O
                         net (fo=1, routed)           0.312    15.386    sigma/rf/M_r_q[352]_i_45_n_0
    SLICE_X42Y88         LUT5 (Prop_lut5_I4_O)        0.124    15.510 r  sigma/rf/M_r_q[352]_i_21/O
                         net (fo=1, routed)           0.161    15.671    sigma/rf/M_r_q[352]_i_21_n_0
    SLICE_X42Y88         LUT6 (Prop_lut6_I5_O)        0.124    15.795 r  sigma/rf/M_r_q[352]_i_7/O
                         net (fo=2, routed)           0.428    16.223    sigma/pc/M_r_q_reg[480]
    SLICE_X39Y88         LUT4 (Prop_lut4_I1_O)        0.124    16.347 f  sigma/pc/M_r_q[480]_i_2/O
                         net (fo=1, routed)           0.351    16.699    sigma/pc/M_r_q[480]_i_2_n_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I0_O)        0.124    16.823 r  sigma/pc/M_r_q[480]_i_1/O
                         net (fo=30, routed)          0.679    17.502    sigma/rf/M_rf_wd[0]
    SLICE_X38Y85         FDRE                                         r  sigma/rf/M_r_q_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        1.430    14.834    sigma/rf/clk_IBUF_BUFG
    SLICE_X38Y85         FDRE                                         r  sigma/rf/M_r_q_reg[96]/C
                         clock pessimism              0.258    15.092    
                         clock uncertainty           -0.035    15.057    
    SLICE_X38Y85         FDRE (Setup_fdre_C_D)       -0.013    15.044    sigma/rf/M_r_q_reg[96]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -17.502    
  -------------------------------------------------------------------
                         slack                                 -2.458    

Slack (VIOLATED) :        -2.456ns  (required time - arrival time)
  Source:                 sigma/pc/M_pc_q_reg[7]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/rf/M_r_q_reg[368]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.359ns  (logic 3.819ns (30.901%)  route 8.540ns (69.099%))
  Logic Levels:           16  (CARRY4=2 LUT3=3 LUT4=2 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        1.546     5.130    sigma/pc/clk_IBUF_BUFG
    SLICE_X41Y83         FDRE                                         r  sigma/pc/M_pc_q_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDRE (Prop_fdre_C_Q)         0.456     5.586 r  sigma/pc/M_pc_q_reg[7]_rep/Q
                         net (fo=136, routed)         1.340     6.926    sigma/pc/M_pc_q_reg[7]_rep_n_0
    SLICE_X44Y82         LUT6 (Prop_lut6_I3_O)        0.124     7.050 r  sigma/pc/M_r_q[481]_i_12/O
                         net (fo=1, routed)           0.000     7.050    sigma/pc/M_r_q[481]_i_12_n_0
    SLICE_X44Y82         MUXF7 (Prop_muxf7_I0_O)      0.212     7.262 r  sigma/pc/M_r_q_reg[481]_i_6/O
                         net (fo=2, routed)           0.781     8.043    sigma/pc/M_r_q_reg[481]_i_6_n_0
    SLICE_X44Y83         LUT6 (Prop_lut6_I3_O)        0.299     8.342 r  sigma/pc/M_r_q[481]_i_3/O
                         net (fo=6, routed)           0.831     9.173    sigma/pc/M_instructions_id__0__0[30]
    SLICE_X44Y84         LUT6 (Prop_lut6_I0_O)        0.124     9.297 r  sigma/pc/ram_reg_i_67/O
                         net (fo=4, routed)           0.184     9.481    sigma/pc/ram_reg_i_67_n_0
    SLICE_X44Y84         LUT3 (Prop_lut3_I1_O)        0.124     9.605 r  sigma/pc/ram_reg_i_147/O
                         net (fo=64, routed)          0.980    10.585    sigma/rf/M_rf_ra2[2]
    SLICE_X43Y86         MUXF7 (Prop_muxf7_S_O)       0.296    10.881 r  sigma/rf/ram_reg_i_126/O
                         net (fo=1, routed)           0.814    11.695    sigma/rf/ram_reg_i_126_n_0
    SLICE_X42Y88         LUT6 (Prop_lut6_I3_O)        0.298    11.993 r  sigma/rf/ram_reg_i_55/O
                         net (fo=2, routed)           0.556    12.549    sigma/pc/M_rf_rd2[0]
    SLICE_X42Y88         LUT3 (Prop_lut3_I0_O)        0.124    12.673 r  sigma/pc/M_r_q[356]_i_32/O
                         net (fo=2, routed)           0.462    13.135    sigma/pc/M_r_q[356]_i_32_n_0
    SLICE_X42Y85         LUT3 (Prop_lut3_I0_O)        0.124    13.259 r  sigma/pc/M_r_q[487]_i_15/O
                         net (fo=1, routed)           0.000    13.259    sigma/pc/M_r_q[487]_i_15_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.772 r  sigma/pc/M_r_q_reg[487]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.772    sigma/pc/M_r_q_reg[487]_i_6_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.095 r  sigma/pc/M_r_q_reg[491]_i_7/O[1]
                         net (fo=2, routed)           0.674    14.769    sigma/rf/M_r_q[352]_i_21_1[1]
    SLICE_X40Y87         LUT4 (Prop_lut4_I3_O)        0.306    15.075 r  sigma/rf/M_r_q[352]_i_45/O
                         net (fo=1, routed)           0.312    15.386    sigma/rf/M_r_q[352]_i_45_n_0
    SLICE_X42Y88         LUT5 (Prop_lut5_I4_O)        0.124    15.510 r  sigma/rf/M_r_q[352]_i_21/O
                         net (fo=1, routed)           0.161    15.671    sigma/rf/M_r_q[352]_i_21_n_0
    SLICE_X42Y88         LUT6 (Prop_lut6_I5_O)        0.124    15.795 r  sigma/rf/M_r_q[352]_i_7/O
                         net (fo=2, routed)           0.428    16.223    sigma/pc/M_r_q_reg[480]
    SLICE_X39Y88         LUT4 (Prop_lut4_I1_O)        0.124    16.347 f  sigma/pc/M_r_q[480]_i_2/O
                         net (fo=1, routed)           0.351    16.699    sigma/pc/M_r_q[480]_i_2_n_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I0_O)        0.124    16.823 r  sigma/pc/M_r_q[480]_i_1/O
                         net (fo=30, routed)          0.666    17.489    sigma/rf/M_rf_wd[0]
    SLICE_X41Y89         FDRE                                         r  sigma/rf/M_r_q_reg[368]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        1.435    14.839    sigma/rf/clk_IBUF_BUFG
    SLICE_X41Y89         FDRE                                         r  sigma/rf/M_r_q_reg[368]/C
                         clock pessimism              0.272    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X41Y89         FDRE (Setup_fdre_C_D)       -0.043    15.033    sigma/rf/M_r_q_reg[368]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -17.489    
  -------------------------------------------------------------------
                         slack                                 -2.456    

Slack (VIOLATED) :        -2.455ns  (required time - arrival time)
  Source:                 sigma/pc/M_pc_q_reg[7]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/rf/M_r_q_reg[160]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.342ns  (logic 3.819ns (30.943%)  route 8.523ns (69.057%))
  Logic Levels:           16  (CARRY4=2 LUT3=3 LUT4=2 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        1.546     5.130    sigma/pc/clk_IBUF_BUFG
    SLICE_X41Y83         FDRE                                         r  sigma/pc/M_pc_q_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDRE (Prop_fdre_C_Q)         0.456     5.586 r  sigma/pc/M_pc_q_reg[7]_rep/Q
                         net (fo=136, routed)         1.340     6.926    sigma/pc/M_pc_q_reg[7]_rep_n_0
    SLICE_X44Y82         LUT6 (Prop_lut6_I3_O)        0.124     7.050 r  sigma/pc/M_r_q[481]_i_12/O
                         net (fo=1, routed)           0.000     7.050    sigma/pc/M_r_q[481]_i_12_n_0
    SLICE_X44Y82         MUXF7 (Prop_muxf7_I0_O)      0.212     7.262 r  sigma/pc/M_r_q_reg[481]_i_6/O
                         net (fo=2, routed)           0.781     8.043    sigma/pc/M_r_q_reg[481]_i_6_n_0
    SLICE_X44Y83         LUT6 (Prop_lut6_I3_O)        0.299     8.342 r  sigma/pc/M_r_q[481]_i_3/O
                         net (fo=6, routed)           0.831     9.173    sigma/pc/M_instructions_id__0__0[30]
    SLICE_X44Y84         LUT6 (Prop_lut6_I0_O)        0.124     9.297 r  sigma/pc/ram_reg_i_67/O
                         net (fo=4, routed)           0.184     9.481    sigma/pc/ram_reg_i_67_n_0
    SLICE_X44Y84         LUT3 (Prop_lut3_I1_O)        0.124     9.605 r  sigma/pc/ram_reg_i_147/O
                         net (fo=64, routed)          0.980    10.585    sigma/rf/M_rf_ra2[2]
    SLICE_X43Y86         MUXF7 (Prop_muxf7_S_O)       0.296    10.881 r  sigma/rf/ram_reg_i_126/O
                         net (fo=1, routed)           0.814    11.695    sigma/rf/ram_reg_i_126_n_0
    SLICE_X42Y88         LUT6 (Prop_lut6_I3_O)        0.298    11.993 r  sigma/rf/ram_reg_i_55/O
                         net (fo=2, routed)           0.556    12.549    sigma/pc/M_rf_rd2[0]
    SLICE_X42Y88         LUT3 (Prop_lut3_I0_O)        0.124    12.673 r  sigma/pc/M_r_q[356]_i_32/O
                         net (fo=2, routed)           0.462    13.135    sigma/pc/M_r_q[356]_i_32_n_0
    SLICE_X42Y85         LUT3 (Prop_lut3_I0_O)        0.124    13.259 r  sigma/pc/M_r_q[487]_i_15/O
                         net (fo=1, routed)           0.000    13.259    sigma/pc/M_r_q[487]_i_15_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.772 r  sigma/pc/M_r_q_reg[487]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.772    sigma/pc/M_r_q_reg[487]_i_6_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.095 r  sigma/pc/M_r_q_reg[491]_i_7/O[1]
                         net (fo=2, routed)           0.674    14.769    sigma/rf/M_r_q[352]_i_21_1[1]
    SLICE_X40Y87         LUT4 (Prop_lut4_I3_O)        0.306    15.075 r  sigma/rf/M_r_q[352]_i_45/O
                         net (fo=1, routed)           0.312    15.386    sigma/rf/M_r_q[352]_i_45_n_0
    SLICE_X42Y88         LUT5 (Prop_lut5_I4_O)        0.124    15.510 r  sigma/rf/M_r_q[352]_i_21/O
                         net (fo=1, routed)           0.161    15.671    sigma/rf/M_r_q[352]_i_21_n_0
    SLICE_X42Y88         LUT6 (Prop_lut6_I5_O)        0.124    15.795 r  sigma/rf/M_r_q[352]_i_7/O
                         net (fo=2, routed)           0.428    16.223    sigma/pc/M_r_q_reg[480]
    SLICE_X39Y88         LUT4 (Prop_lut4_I1_O)        0.124    16.347 f  sigma/pc/M_r_q[480]_i_2/O
                         net (fo=1, routed)           0.351    16.699    sigma/pc/M_r_q[480]_i_2_n_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I0_O)        0.124    16.823 r  sigma/pc/M_r_q[480]_i_1/O
                         net (fo=30, routed)          0.649    17.472    sigma/rf/M_rf_wd[0]
    SLICE_X37Y89         FDRE                                         r  sigma/rf/M_r_q_reg[160]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        1.433    14.837    sigma/rf/clk_IBUF_BUFG
    SLICE_X37Y89         FDRE                                         r  sigma/rf/M_r_q_reg[160]/C
                         clock pessimism              0.258    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X37Y89         FDRE (Setup_fdre_C_D)       -0.043    15.017    sigma/rf/M_r_q_reg[160]
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                         -17.472    
  -------------------------------------------------------------------
                         slack                                 -2.455    

Slack (VIOLATED) :        -2.455ns  (required time - arrival time)
  Source:                 sigma/pc/M_pc_q_reg[7]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/rf/M_r_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.357ns  (logic 3.819ns (30.905%)  route 8.538ns (69.095%))
  Logic Levels:           16  (CARRY4=2 LUT3=3 LUT4=2 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        1.546     5.130    sigma/pc/clk_IBUF_BUFG
    SLICE_X41Y83         FDRE                                         r  sigma/pc/M_pc_q_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDRE (Prop_fdre_C_Q)         0.456     5.586 r  sigma/pc/M_pc_q_reg[7]_rep/Q
                         net (fo=136, routed)         1.340     6.926    sigma/pc/M_pc_q_reg[7]_rep_n_0
    SLICE_X44Y82         LUT6 (Prop_lut6_I3_O)        0.124     7.050 r  sigma/pc/M_r_q[481]_i_12/O
                         net (fo=1, routed)           0.000     7.050    sigma/pc/M_r_q[481]_i_12_n_0
    SLICE_X44Y82         MUXF7 (Prop_muxf7_I0_O)      0.212     7.262 r  sigma/pc/M_r_q_reg[481]_i_6/O
                         net (fo=2, routed)           0.781     8.043    sigma/pc/M_r_q_reg[481]_i_6_n_0
    SLICE_X44Y83         LUT6 (Prop_lut6_I3_O)        0.299     8.342 r  sigma/pc/M_r_q[481]_i_3/O
                         net (fo=6, routed)           0.831     9.173    sigma/pc/M_instructions_id__0__0[30]
    SLICE_X44Y84         LUT6 (Prop_lut6_I0_O)        0.124     9.297 r  sigma/pc/ram_reg_i_67/O
                         net (fo=4, routed)           0.184     9.481    sigma/pc/ram_reg_i_67_n_0
    SLICE_X44Y84         LUT3 (Prop_lut3_I1_O)        0.124     9.605 r  sigma/pc/ram_reg_i_147/O
                         net (fo=64, routed)          0.980    10.585    sigma/rf/M_rf_ra2[2]
    SLICE_X43Y86         MUXF7 (Prop_muxf7_S_O)       0.296    10.881 r  sigma/rf/ram_reg_i_126/O
                         net (fo=1, routed)           0.814    11.695    sigma/rf/ram_reg_i_126_n_0
    SLICE_X42Y88         LUT6 (Prop_lut6_I3_O)        0.298    11.993 r  sigma/rf/ram_reg_i_55/O
                         net (fo=2, routed)           0.556    12.549    sigma/pc/M_rf_rd2[0]
    SLICE_X42Y88         LUT3 (Prop_lut3_I0_O)        0.124    12.673 r  sigma/pc/M_r_q[356]_i_32/O
                         net (fo=2, routed)           0.462    13.135    sigma/pc/M_r_q[356]_i_32_n_0
    SLICE_X42Y85         LUT3 (Prop_lut3_I0_O)        0.124    13.259 r  sigma/pc/M_r_q[487]_i_15/O
                         net (fo=1, routed)           0.000    13.259    sigma/pc/M_r_q[487]_i_15_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.772 r  sigma/pc/M_r_q_reg[487]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.772    sigma/pc/M_r_q_reg[487]_i_6_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.095 r  sigma/pc/M_r_q_reg[491]_i_7/O[1]
                         net (fo=2, routed)           0.674    14.769    sigma/rf/M_r_q[352]_i_21_1[1]
    SLICE_X40Y87         LUT4 (Prop_lut4_I3_O)        0.306    15.075 r  sigma/rf/M_r_q[352]_i_45/O
                         net (fo=1, routed)           0.312    15.386    sigma/rf/M_r_q[352]_i_45_n_0
    SLICE_X42Y88         LUT5 (Prop_lut5_I4_O)        0.124    15.510 r  sigma/rf/M_r_q[352]_i_21/O
                         net (fo=1, routed)           0.161    15.671    sigma/rf/M_r_q[352]_i_21_n_0
    SLICE_X42Y88         LUT6 (Prop_lut6_I5_O)        0.124    15.795 r  sigma/rf/M_r_q[352]_i_7/O
                         net (fo=2, routed)           0.428    16.223    sigma/pc/M_r_q_reg[480]
    SLICE_X39Y88         LUT4 (Prop_lut4_I1_O)        0.124    16.347 f  sigma/pc/M_r_q[480]_i_2/O
                         net (fo=1, routed)           0.351    16.699    sigma/pc/M_r_q[480]_i_2_n_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I0_O)        0.124    16.823 r  sigma/pc/M_r_q[480]_i_1/O
                         net (fo=30, routed)          0.665    17.487    sigma/rf/M_rf_wd[0]
    SLICE_X43Y86         FDRE                                         r  sigma/rf/M_r_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        1.432    14.836    sigma/rf/clk_IBUF_BUFG
    SLICE_X43Y86         FDRE                                         r  sigma/rf/M_r_q_reg[16]/C
                         clock pessimism              0.272    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X43Y86         FDRE (Setup_fdre_C_D)       -0.040    15.033    sigma/rf/M_r_q_reg[16]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -17.487    
  -------------------------------------------------------------------
                         slack                                 -2.455    

Slack (VIOLATED) :        -2.446ns  (required time - arrival time)
  Source:                 sigma/pc/M_pc_q_reg[7]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/rf/M_r_q_reg[176]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.362ns  (logic 3.819ns (30.894%)  route 8.543ns (69.106%))
  Logic Levels:           16  (CARRY4=2 LUT3=3 LUT4=2 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        1.546     5.130    sigma/pc/clk_IBUF_BUFG
    SLICE_X41Y83         FDRE                                         r  sigma/pc/M_pc_q_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDRE (Prop_fdre_C_Q)         0.456     5.586 r  sigma/pc/M_pc_q_reg[7]_rep/Q
                         net (fo=136, routed)         1.340     6.926    sigma/pc/M_pc_q_reg[7]_rep_n_0
    SLICE_X44Y82         LUT6 (Prop_lut6_I3_O)        0.124     7.050 r  sigma/pc/M_r_q[481]_i_12/O
                         net (fo=1, routed)           0.000     7.050    sigma/pc/M_r_q[481]_i_12_n_0
    SLICE_X44Y82         MUXF7 (Prop_muxf7_I0_O)      0.212     7.262 r  sigma/pc/M_r_q_reg[481]_i_6/O
                         net (fo=2, routed)           0.781     8.043    sigma/pc/M_r_q_reg[481]_i_6_n_0
    SLICE_X44Y83         LUT6 (Prop_lut6_I3_O)        0.299     8.342 r  sigma/pc/M_r_q[481]_i_3/O
                         net (fo=6, routed)           0.831     9.173    sigma/pc/M_instructions_id__0__0[30]
    SLICE_X44Y84         LUT6 (Prop_lut6_I0_O)        0.124     9.297 r  sigma/pc/ram_reg_i_67/O
                         net (fo=4, routed)           0.184     9.481    sigma/pc/ram_reg_i_67_n_0
    SLICE_X44Y84         LUT3 (Prop_lut3_I1_O)        0.124     9.605 r  sigma/pc/ram_reg_i_147/O
                         net (fo=64, routed)          0.980    10.585    sigma/rf/M_rf_ra2[2]
    SLICE_X43Y86         MUXF7 (Prop_muxf7_S_O)       0.296    10.881 r  sigma/rf/ram_reg_i_126/O
                         net (fo=1, routed)           0.814    11.695    sigma/rf/ram_reg_i_126_n_0
    SLICE_X42Y88         LUT6 (Prop_lut6_I3_O)        0.298    11.993 r  sigma/rf/ram_reg_i_55/O
                         net (fo=2, routed)           0.556    12.549    sigma/pc/M_rf_rd2[0]
    SLICE_X42Y88         LUT3 (Prop_lut3_I0_O)        0.124    12.673 r  sigma/pc/M_r_q[356]_i_32/O
                         net (fo=2, routed)           0.462    13.135    sigma/pc/M_r_q[356]_i_32_n_0
    SLICE_X42Y85         LUT3 (Prop_lut3_I0_O)        0.124    13.259 r  sigma/pc/M_r_q[487]_i_15/O
                         net (fo=1, routed)           0.000    13.259    sigma/pc/M_r_q[487]_i_15_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.772 r  sigma/pc/M_r_q_reg[487]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.772    sigma/pc/M_r_q_reg[487]_i_6_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.095 r  sigma/pc/M_r_q_reg[491]_i_7/O[1]
                         net (fo=2, routed)           0.674    14.769    sigma/rf/M_r_q[352]_i_21_1[1]
    SLICE_X40Y87         LUT4 (Prop_lut4_I3_O)        0.306    15.075 r  sigma/rf/M_r_q[352]_i_45/O
                         net (fo=1, routed)           0.312    15.386    sigma/rf/M_r_q[352]_i_45_n_0
    SLICE_X42Y88         LUT5 (Prop_lut5_I4_O)        0.124    15.510 r  sigma/rf/M_r_q[352]_i_21/O
                         net (fo=1, routed)           0.161    15.671    sigma/rf/M_r_q[352]_i_21_n_0
    SLICE_X42Y88         LUT6 (Prop_lut6_I5_O)        0.124    15.795 r  sigma/rf/M_r_q[352]_i_7/O
                         net (fo=2, routed)           0.428    16.223    sigma/pc/M_r_q_reg[480]
    SLICE_X39Y88         LUT4 (Prop_lut4_I1_O)        0.124    16.347 f  sigma/pc/M_r_q[480]_i_2/O
                         net (fo=1, routed)           0.351    16.699    sigma/pc/M_r_q[480]_i_2_n_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I0_O)        0.124    16.823 r  sigma/pc/M_r_q[480]_i_1/O
                         net (fo=30, routed)          0.669    17.492    sigma/rf/M_rf_wd[0]
    SLICE_X42Y89         FDRE                                         r  sigma/rf/M_r_q_reg[176]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        1.435    14.839    sigma/rf/clk_IBUF_BUFG
    SLICE_X42Y89         FDRE                                         r  sigma/rf/M_r_q_reg[176]/C
                         clock pessimism              0.272    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X42Y89         FDRE (Setup_fdre_C_D)       -0.030    15.046    sigma/rf/M_r_q_reg[176]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                         -17.492    
  -------------------------------------------------------------------
                         slack                                 -2.446    

Slack (VIOLATED) :        -2.438ns  (required time - arrival time)
  Source:                 sigma/pc/M_pc_q_reg[7]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/rf/M_r_q_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.353ns  (logic 3.819ns (30.916%)  route 8.534ns (69.084%))
  Logic Levels:           16  (CARRY4=2 LUT3=3 LUT4=2 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        1.546     5.130    sigma/pc/clk_IBUF_BUFG
    SLICE_X41Y83         FDRE                                         r  sigma/pc/M_pc_q_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDRE (Prop_fdre_C_Q)         0.456     5.586 r  sigma/pc/M_pc_q_reg[7]_rep/Q
                         net (fo=136, routed)         1.340     6.926    sigma/pc/M_pc_q_reg[7]_rep_n_0
    SLICE_X44Y82         LUT6 (Prop_lut6_I3_O)        0.124     7.050 r  sigma/pc/M_r_q[481]_i_12/O
                         net (fo=1, routed)           0.000     7.050    sigma/pc/M_r_q[481]_i_12_n_0
    SLICE_X44Y82         MUXF7 (Prop_muxf7_I0_O)      0.212     7.262 r  sigma/pc/M_r_q_reg[481]_i_6/O
                         net (fo=2, routed)           0.781     8.043    sigma/pc/M_r_q_reg[481]_i_6_n_0
    SLICE_X44Y83         LUT6 (Prop_lut6_I3_O)        0.299     8.342 r  sigma/pc/M_r_q[481]_i_3/O
                         net (fo=6, routed)           0.831     9.173    sigma/pc/M_instructions_id__0__0[30]
    SLICE_X44Y84         LUT6 (Prop_lut6_I0_O)        0.124     9.297 r  sigma/pc/ram_reg_i_67/O
                         net (fo=4, routed)           0.184     9.481    sigma/pc/ram_reg_i_67_n_0
    SLICE_X44Y84         LUT3 (Prop_lut3_I1_O)        0.124     9.605 r  sigma/pc/ram_reg_i_147/O
                         net (fo=64, routed)          0.980    10.585    sigma/rf/M_rf_ra2[2]
    SLICE_X43Y86         MUXF7 (Prop_muxf7_S_O)       0.296    10.881 r  sigma/rf/ram_reg_i_126/O
                         net (fo=1, routed)           0.814    11.695    sigma/rf/ram_reg_i_126_n_0
    SLICE_X42Y88         LUT6 (Prop_lut6_I3_O)        0.298    11.993 r  sigma/rf/ram_reg_i_55/O
                         net (fo=2, routed)           0.556    12.549    sigma/pc/M_rf_rd2[0]
    SLICE_X42Y88         LUT3 (Prop_lut3_I0_O)        0.124    12.673 r  sigma/pc/M_r_q[356]_i_32/O
                         net (fo=2, routed)           0.462    13.135    sigma/pc/M_r_q[356]_i_32_n_0
    SLICE_X42Y85         LUT3 (Prop_lut3_I0_O)        0.124    13.259 r  sigma/pc/M_r_q[487]_i_15/O
                         net (fo=1, routed)           0.000    13.259    sigma/pc/M_r_q[487]_i_15_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.772 r  sigma/pc/M_r_q_reg[487]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.772    sigma/pc/M_r_q_reg[487]_i_6_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.095 r  sigma/pc/M_r_q_reg[491]_i_7/O[1]
                         net (fo=2, routed)           0.674    14.769    sigma/rf/M_r_q[352]_i_21_1[1]
    SLICE_X40Y87         LUT4 (Prop_lut4_I3_O)        0.306    15.075 r  sigma/rf/M_r_q[352]_i_45/O
                         net (fo=1, routed)           0.312    15.386    sigma/rf/M_r_q[352]_i_45_n_0
    SLICE_X42Y88         LUT5 (Prop_lut5_I4_O)        0.124    15.510 r  sigma/rf/M_r_q[352]_i_21/O
                         net (fo=1, routed)           0.161    15.671    sigma/rf/M_r_q[352]_i_21_n_0
    SLICE_X42Y88         LUT6 (Prop_lut6_I5_O)        0.124    15.795 r  sigma/rf/M_r_q[352]_i_7/O
                         net (fo=2, routed)           0.428    16.223    sigma/pc/M_r_q_reg[480]
    SLICE_X39Y88         LUT4 (Prop_lut4_I1_O)        0.124    16.347 f  sigma/pc/M_r_q[480]_i_2/O
                         net (fo=1, routed)           0.351    16.699    sigma/pc/M_r_q[480]_i_2_n_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I0_O)        0.124    16.823 r  sigma/pc/M_r_q[480]_i_1/O
                         net (fo=30, routed)          0.660    17.483    sigma/rf/M_rf_wd[0]
    SLICE_X38Y92         FDRE                                         r  sigma/rf/M_r_q_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        1.434    14.838    sigma/rf/clk_IBUF_BUFG
    SLICE_X38Y92         FDRE                                         r  sigma/rf/M_r_q_reg[48]/C
                         clock pessimism              0.258    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X38Y92         FDRE (Setup_fdre_C_D)       -0.016    15.045    sigma/rf/M_r_q_reg[48]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -17.483    
  -------------------------------------------------------------------
                         slack                                 -2.438    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 sigma/arith/rand/M_x_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/arith/rand/M_w_q_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.719%)  route 0.174ns (48.281%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        0.643     1.587    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X37Y100        FDRE                                         r  sigma/arith/rand/M_x_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.141     1.728 r  sigma/arith/rand/M_x_q_reg[18]/Q
                         net (fo=4, routed)           0.174     1.902    sigma/arith/rand/M_x_q[18]
    SLICE_X38Y98         LUT5 (Prop_lut5_I2_O)        0.045     1.947 r  sigma/arith/rand/M_w_q[21]_i_1/O
                         net (fo=1, routed)           0.000     1.947    sigma/arith/rand/M_w_q[21]_i_1_n_0
    SLICE_X38Y98         FDSE                                         r  sigma/arith/rand/M_w_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        0.830     2.020    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X38Y98         FDSE                                         r  sigma/arith/rand/M_w_q_reg[21]/C
                         clock pessimism             -0.251     1.770    
    SLICE_X38Y98         FDSE (Hold_fdse_C_D)         0.121     1.891    sigma/arith/rand/M_w_q_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 sigma/arith/rand/M_x_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/arith/rand/M_w_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.186ns (72.200%)  route 0.072ns (27.800%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        0.562     1.506    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X41Y98         FDRE                                         r  sigma/arith/rand/M_x_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sigma/arith/rand/M_x_q_reg[4]/Q
                         net (fo=3, routed)           0.072     1.718    sigma/arith/rand/M_x_q[4]
    SLICE_X40Y98         LUT5 (Prop_lut5_I1_O)        0.045     1.763 r  sigma/arith/rand/M_w_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.763    sigma/arith/rand/M_w_q[4]_i_1_n_0
    SLICE_X40Y98         FDSE                                         r  sigma/arith/rand/M_w_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        0.832     2.021    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X40Y98         FDSE                                         r  sigma/arith/rand/M_w_q_reg[4]/C
                         clock pessimism             -0.503     1.519    
    SLICE_X40Y98         FDSE (Hold_fdse_C_D)         0.092     1.611    sigma/arith/rand/M_w_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 sigma/arith/rand/M_x_q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/arith/rand/M_w_q_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.827%)  route 0.110ns (37.173%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        0.562     1.506    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X37Y98         FDRE                                         r  sigma/arith/rand/M_x_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sigma/arith/rand/M_x_q_reg[26]/Q
                         net (fo=2, routed)           0.110     1.757    sigma/arith/rand/M_x_q[26]
    SLICE_X38Y98         LUT3 (Prop_lut3_I1_O)        0.045     1.802 r  sigma/arith/rand/M_w_q[26]_i_1/O
                         net (fo=1, routed)           0.000     1.802    sigma/arith/rand/M_w_q[26]_i_1_n_0
    SLICE_X38Y98         FDSE                                         r  sigma/arith/rand/M_w_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        0.830     2.020    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X38Y98         FDSE                                         r  sigma/arith/rand/M_w_q_reg[26]/C
                         clock pessimism             -0.499     1.522    
    SLICE_X38Y98         FDSE (Hold_fdse_C_D)         0.121     1.643    sigma/arith/rand/M_w_q_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 sigma/arith/rand/M_x_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/arith/rand/M_w_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.956%)  route 0.119ns (39.044%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        0.561     1.505    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X37Y95         FDRE                                         r  sigma/arith/rand/M_x_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y95         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  sigma/arith/rand/M_x_q_reg[0]/Q
                         net (fo=3, routed)           0.119     1.765    sigma/arith/rand/M_x_q[0]
    SLICE_X38Y95         LUT4 (Prop_lut4_I3_O)        0.045     1.810 r  sigma/arith/rand/M_w_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.810    sigma/arith/rand/M_w_q[0]_i_1_n_0
    SLICE_X38Y95         FDRE                                         r  sigma/arith/rand/M_w_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        0.829     2.019    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X38Y95         FDRE                                         r  sigma/arith/rand/M_w_q_reg[0]/C
                         clock pessimism             -0.499     1.521    
    SLICE_X38Y95         FDRE (Hold_fdre_C_D)         0.121     1.642    sigma/arith/rand/M_w_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 sigma/arith/rand/M_x_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/arith/rand/M_w_q_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.956%)  route 0.119ns (39.044%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        0.561     1.505    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X37Y95         FDRE                                         r  sigma/arith/rand/M_x_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y95         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  sigma/arith/rand/M_x_q_reg[0]/Q
                         net (fo=3, routed)           0.119     1.765    sigma/arith/rand/M_x_q[0]
    SLICE_X38Y95         LUT6 (Prop_lut6_I4_O)        0.045     1.810 r  sigma/arith/rand/M_w_q[11]_i_1/O
                         net (fo=1, routed)           0.000     1.810    sigma/arith/rand/M_w_q[11]_i_1_n_0
    SLICE_X38Y95         FDSE                                         r  sigma/arith/rand/M_w_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        0.829     2.019    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X38Y95         FDSE                                         r  sigma/arith/rand/M_w_q_reg[11]/C
                         clock pessimism             -0.499     1.521    
    SLICE_X38Y95         FDSE (Hold_fdse_C_D)         0.121     1.642    sigma/arith/rand/M_w_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 sigma/arith/rand/M_x_q_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/arith/rand/M_w_q_reg[16]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.354%)  route 0.122ns (39.646%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        0.561     1.505    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X37Y96         FDSE                                         r  sigma/arith/rand/M_x_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDSE (Prop_fdse_C_Q)         0.141     1.646 r  sigma/arith/rand/M_x_q_reg[16]/Q
                         net (fo=4, routed)           0.122     1.768    sigma/arith/rand/M_x_q[16]
    SLICE_X38Y96         LUT5 (Prop_lut5_I1_O)        0.045     1.813 r  sigma/arith/rand/M_w_q[16]_i_1/O
                         net (fo=1, routed)           0.000     1.813    sigma/arith/rand/M_w_q[16]_i_1_n_0
    SLICE_X38Y96         FDSE                                         r  sigma/arith/rand/M_w_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        0.829     2.019    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X38Y96         FDSE                                         r  sigma/arith/rand/M_w_q_reg[16]/C
                         clock pessimism             -0.499     1.521    
    SLICE_X38Y96         FDSE (Hold_fdse_C_D)         0.121     1.642    sigma/arith/rand/M_w_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 sigma/arith/rand/M_x_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/arith/rand/M_w_q_reg[29]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.186ns (38.947%)  route 0.292ns (61.053%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        0.643     1.587    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X37Y100        FDRE                                         r  sigma/arith/rand/M_x_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.141     1.728 r  sigma/arith/rand/M_x_q_reg[18]/Q
                         net (fo=4, routed)           0.292     2.020    sigma/arith/rand/M_x_q[18]
    SLICE_X38Y99         LUT3 (Prop_lut3_I2_O)        0.045     2.065 r  sigma/arith/rand/M_w_q[29]_i_1/O
                         net (fo=1, routed)           0.000     2.065    sigma/arith/rand/M_w_q[29]_i_1_n_0
    SLICE_X38Y99         FDSE                                         r  sigma/arith/rand/M_w_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        0.830     2.020    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X38Y99         FDSE                                         r  sigma/arith/rand/M_w_q_reg[29]/C
                         clock pessimism             -0.251     1.770    
    SLICE_X38Y99         FDSE (Hold_fdse_C_D)         0.121     1.891    sigma/arith/rand/M_w_q_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 sigma/arith/rand/M_x_q_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/arith/rand/M_w_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.661%)  route 0.126ns (40.339%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        0.562     1.506    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X36Y97         FDSE                                         r  sigma/arith/rand/M_x_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDSE (Prop_fdse_C_Q)         0.141     1.647 r  sigma/arith/rand/M_x_q_reg[13]/Q
                         net (fo=4, routed)           0.126     1.773    sigma/arith/rand/M_x_q[13]
    SLICE_X38Y97         LUT5 (Prop_lut5_I1_O)        0.045     1.818 r  sigma/arith/rand/M_w_q[13]_i_1/O
                         net (fo=1, routed)           0.000     1.818    sigma/arith/rand/M_w_q[13]_i_1_n_0
    SLICE_X38Y97         FDRE                                         r  sigma/arith/rand/M_w_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        0.830     2.020    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X38Y97         FDRE                                         r  sigma/arith/rand/M_w_q_reg[13]/C
                         clock pessimism             -0.499     1.522    
    SLICE_X38Y97         FDRE (Hold_fdre_C_D)         0.121     1.643    sigma/arith/rand/M_w_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 sigma/arith/rand/M_w_q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/arith/rand/M_z_q_reg[28]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.650%)  route 0.143ns (50.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        0.562     1.506    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X43Y98         FDRE                                         r  sigma/arith/rand/M_w_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sigma/arith/rand/M_w_q_reg[28]/Q
                         net (fo=3, routed)           0.143     1.790    sigma/arith/rand/M_w_q_reg_n_0_[28]
    SLICE_X44Y98         FDSE                                         r  sigma/arith/rand/M_z_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        0.833     2.022    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X44Y98         FDSE                                         r  sigma/arith/rand/M_z_q_reg[28]/C
                         clock pessimism             -0.480     1.543    
    SLICE_X44Y98         FDSE (Hold_fdse_C_D)         0.072     1.615    sigma/arith/rand/M_z_q_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 sigma/arith/rand/M_x_q_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/arith/rand/M_w_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        0.562     1.506    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X36Y99         FDSE                                         r  sigma/arith/rand/M_x_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDSE (Prop_fdse_C_Q)         0.141     1.647 r  sigma/arith/rand/M_x_q_reg[10]/Q
                         net (fo=4, routed)           0.098     1.745    sigma/arith/rand/M_x_q[10]
    SLICE_X37Y99         LUT6 (Prop_lut6_I1_O)        0.045     1.790 r  sigma/arith/rand/M_w_q[10]_i_1/O
                         net (fo=1, routed)           0.000     1.790    sigma/arith/rand/M_w_q[10]_i_1_n_0
    SLICE_X37Y99         FDRE                                         r  sigma/arith/rand/M_w_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        0.830     2.020    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X37Y99         FDRE                                         r  sigma/arith/rand/M_w_q_reg[10]/C
                         clock pessimism             -0.502     1.519    
    SLICE_X37Y99         FDRE (Hold_fdre_C_D)         0.091     1.610    sigma/arith/rand/M_w_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y34   sigma/data/ram/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y98   sigma/arith/rand/M_z_q_reg[4]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X36Y96   sigma/arith/rand/M_z_q_reg[5]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X44Y97   sigma/arith/rand/M_z_q_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y98   sigma/arith/rand/M_z_q_reg[7]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X36Y94   sigma/arith/rand/M_z_q_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y96   sigma/arith/rand/M_z_q_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y78   sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y80   sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y98   sigma/arith/rand/M_z_q_reg[4]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X36Y96   sigma/arith/rand/M_z_q_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y98   sigma/arith/rand/M_z_q_reg[7]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X36Y94   sigma/arith/rand/M_z_q_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y96   sigma/arith/rand/M_z_q_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y78   sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y73   sigma/button_cond_gen_0[11].button_cond/M_ctr_q_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y73   sigma/button_cond_gen_0[11].button_cond/M_ctr_q_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y71   sigma/button_cond_gen_0[14].button_cond/M_ctr_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y71   sigma/button_cond_gen_0[14].button_cond/M_ctr_q_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y98   sigma/arith/rand/M_z_q_reg[4]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X36Y96   sigma/arith/rand/M_z_q_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y98   sigma/arith/rand/M_z_q_reg[7]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X36Y94   sigma/arith/rand/M_z_q_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y96   sigma/arith/rand/M_z_q_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y80   sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y80   sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y81   sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y74   sigma/button_cond_gen_0[14].button_cond/M_ctr_q_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y74   sigma/button_cond_gen_0[14].button_cond/M_ctr_q_reg[19]/C



