`include "defines.v"

module mycpu_top(
    input wire[5:0]     int,
    //AXIæ—¶é’Ÿä¸å¤ä½ä¿¡å?
    input wire          aclk,//AXIæ—¶é’Ÿ
    input wire          aresetn,//AXIå¤ä½ï¼Œä½ç”µå¹³æœ‰æ•ˆ

    //è¯»è¯·æ±‚åœ°å?é€šé“ï¼?(ä»¥arå¼?å¤?)
    output wire[3:0]    arid,//è¯»è¯·æ±‚çš„IDå?  å–æŒ‡ä¸?0 å–æ•°ä¸?1
    output wire[31:0]   araddr,//è¯»è¯·æ±‚çš„åœ°å€
    output wire[3:0]    arlen,//è¯»è¯·æ±‚æ§åˆ¶ä¿¡å·ï¼Œè¯·æ±‚ä¼ è¾“çš„é•¿åº?(æ•°æ®ä¼ è¾“æ‹æ•°) å›ºå®šä¸?0
    output wire[2:0]    arsize,//è¯»è¯·æ±‚æ§åˆ¶ä¿¡å·ï¼Œè¯·æ±‚ä¼ è¾“çš„å¤§å°?(æ•°æ®ä¼ è¾“æ¯æ‹çš„å­—èŠ‚æ•°)
    output wire[1:0]    arburst,//è¯»è¯·æ±‚æ§åˆ¶ä¿¡å·ï¼Œä¼ è¾“ç±»å‹  å›ºå®šä¸?2â€™b01
    output wire[1:0]    arlock,//è¯»è¯·æ±‚æ§åˆ¶ä¿¡å·ï¼ŒåŸå­é”?  å›ºå®šä¸?0
    output wire[3:0]    arcache,//è¯»è¯·æ±‚æ§åˆ¶ä¿¡å·ï¼ŒCACHEå±æ?? å›ºå®šä¸?0
    output wire[2:0]    arprot,//è¯»è¯·æ±‚æ§åˆ¶ä¿¡å·ï¼Œä¿æŠ¤å±æ?? å›ºå®šä¸?0
    output wire         arvalid,//è¯»è¯·æ±‚åœ°å?æ¡æ‰‹ä¿¡å·ï¼Œè¯»è¯·æ±‚åœ°å€æœ‰æ•ˆ
    input wire          arready,//è¯»è¯·æ±‚åœ°å?æ¡æ‰‹ä¿¡å·ï¼Œslaveç«¯å‡†å¤‡å¥½æ¥å—åœ°å€ä¼ è¾“

    //è¯»è¯·æ±‚æ•°æ®é?šé“ï¼?(ä»¥rå¼?å¤?)
    input wire[3:0]     rid,//è¯»è¯·æ±‚çš„IDå·ï¼ŒåŒä¸€è¯·æ±‚çš„ridåº”å’Œaridä¸?è‡?  æŒ‡ä»¤å›æ¥ä¸?0æ•°æ® å›æ¥ä¸?1
    input wire[31:0]    rdata,//è¯»è¯·æ±‚çš„è¯»å›æ•°æ®
    input wire[1:0]     rresp,//è¯»è¯·æ±‚æ§åˆ¶ä¿¡å·ï¼Œæœ¬æ¬¡è¯»è¯·æ±‚æ˜¯å¦æˆåŠŸå®Œæˆ? å¯å¿½ç•?
    input wire          rlast,//è¯»è¯·æ±‚æ§åˆ¶ä¿¡å·ï¼Œæœ¬æ¬¡è¯»è¯·æ±‚çš„æœ?åä¸€æ‹æ•°æ®çš„æŒ‡ç¤ºä¿¡å· å¯å¿½ç•?
    input wire          rvalid,//è¯»è¯·æ±‚æ•°æ®æ¡æ‰‹ä¿¡å·ï¼Œè¯»è¯·æ±‚æ•°æ®æœ‰æ•?
    output wire         rready,//è¯»è¯·æ±‚æ•°æ®æ¡æ‰‹ä¿¡å·ï¼Œmasterç«¯å‡†å¤‡å¥½æ¥å—æ•°æ®ä¼ è¾“
    
    //å†™è¯·æ±‚åœ°å?é€šé“ï¼?(ä»¥awå¼?å¤?)
    output wire[3:0]    awid,//å†™è¯·æ±‚id å›ºå®šä¸?1
    output wire[31:0]   awaddr,//å†™è¯·æ±‚åœ°å?
    output wire[3:0]    awlen,//å†™è¯·æ±‚æ§åˆ¶ä¿¡å·ï¼Œè¯·æ±‚ä¼ è¾“çš„é•¿åº?(æ•°æ®ä¼ è¾“æ‹æ•°) å›ºå®šä¸?0
    output wire[2:0]    awsize,//å†™è¯·æ±‚æ§åˆ¶ä¿¡å·ï¼Œè¯·æ±‚ä¼ è¾“çš„å¤§å°?(æ•°æ®ä¼ è¾“æ¯æ‹çš„å­—èŠ‚æ•°)
    output wire[1:0]    awburst,//å†™è¯·æ±‚æ§åˆ¶ä¿¡å·ï¼Œä¼ è¾“ç±»å‹ å›ºå®šä¸?2â€™b01
    output wire[1:0]    awlock,//å†™è¯·æ±‚æ§åˆ¶ä¿¡å·ï¼ŒåŸå­é”? å›ºå®šä¸?0
    output wire[3:0]    awcache,//å†™è¯·æ±‚æ§åˆ¶ä¿¡å·ï¼ŒCACHEå±æ?? å›ºå®šä¸?0
    output wire[2:0]    awprot,//å†™è¯·æ±‚æ§åˆ¶ä¿¡å·ï¼Œä¿æŠ¤å±æ?? å›ºå®šä¸?0
    output wire         awvalid,//å†™è¯·æ±‚åœ°å?æ¡æ‰‹ä¿¡å·ï¼Œå†™è¯·æ±‚åœ°å€æœ‰æ•ˆ
    input wire          awready,//å†™è¯·æ±‚åœ°å?æ¡æ‰‹ä¿¡å·ï¼Œslaveç«¯å‡†å¤‡å¥½æ¥å—åœ°å€ä¼ è¾“
    
    //å†™è¯·æ±‚æ•°æ®é?šé“ï¼?(ä»¥wå¼?å¤?)
    output wire[3:0]    wid, //å†™è¯·æ±‚çš„IDå? å›ºå®šä¸?1
    output wire[31:0]   wdata, //å†™è¯·æ±‚çš„å†™æ•°æ?
    output wire[3:0]    wstrb, //å†™è¯·æ±‚æ§åˆ¶ä¿¡å·ï¼Œå­—èŠ‚é€‰é?šä½
    output wire         wlast, //å†™è¯·æ±‚æ§åˆ¶ä¿¡å·ï¼Œæœ¬æ¬¡å†™è¯·æ±‚çš„æœ?åä¸€æ‹æ•°æ®çš„æŒ‡ç¤ºä¿¡å· å›ºå®šä¸?1
    output wire         wvalid, //å†™è¯·æ±‚æ•°æ®æ¡æ‰‹ä¿¡å·ï¼Œå†™è¯·æ±‚æ•°æ®æœ‰æ•?
    input  wire         wready, //å†™è¯·æ±‚æ•°æ®æ¡æ‰‹ä¿¡å·ï¼Œslaveç«¯å‡†å¤‡å¥½æ¥å—æ•°æ®ä¼ è¾“
    
    //å†™è¯·æ±‚å“åº”é?šé“ï¼?(ä»¥bå¼?å¤?)
    input wire[3:0]     bid,//å†™è¯·æ±‚çš„IDå·ï¼ŒåŒä¸€è¯·æ±‚çš„bidã€widå’Œawidåº”ä¸€è‡?  å¯å¿½ç•?
    input wire[1:0]     bresp,//å†™è¯·æ±‚æ§åˆ¶ä¿¡å·ï¼Œæœ¬æ¬¡å†™è¯·æ±‚æ˜¯å¦æˆåŠŸå®Œæˆ?  å¯å¿½ç•?
    input wire          bvalid,//å†™è¯·æ±‚å“åº”æ¡æ‰‹ä¿¡å·ï¼Œå†™è¯·æ±‚å“åº”æœ‰æ•?
    output wire         bready,//å†™è¯·æ±‚å“åº”æ¡æ‰‹ä¿¡å·ï¼Œmasterç«¯å‡†å¤‡å¥½æ¥å—å†™å“åº?

    //debug 
    output wire[31:0]   debug_wb_pc,
    output wire[3:0]    debug_wb_rf_wen,
    output wire[4:0]    debug_wb_rf_wnum,
    output wire[31:0]   debug_wb_rf_wdata
);

wire        flush;
//inst
wire[31:0]      pc_from_cpu;
wire            pc_en_from_cpu;
wire[31:0]      inst_from_axi_interface;
wire            inst_valid_from_axi_interface;

//data
wire        data_ren;
wire        data_wen;
wire[3:0]   data_wsel;
wire[31:0]  data_addr;
wire[31:0]  data_wdata;

wire[31:0]  data_rdata;
wire        data_rvalid;
wire        data_bvalid;
wire        cached_trans;
wire[31:0]  ex_data_addr;

axi_master_interface u_axi_master_interface(
	.aclk             (aclk             ),
    .aresetn          (aresetn          ),

    .arid             (arid             ),
    .araddr           (araddr           ),
    .arlen            (arlen            ),
    .arsize           (arsize           ),
    .arburst          (arburst          ),
    .arlock           (arlock           ),
    .arcache          (arcache          ),
    .arprot           (arprot           ),
    .arvalid          (arvalid          ),
    .arready          (arready          ),

    .rid              (rid              ),
    .rdata            (rdata            ),
    .rresp            (rresp            ),
    .rlast            (rlast            ),
    .rvalid           (rvalid           ),
    .rready           (rready           ),

    .awid             (awid             ),
    .awaddr           (awaddr           ),
    .awlen            (awlen            ),
    .awsize           (awsize           ),
    .awburst          (awburst          ),
    .awlock           (awlock           ),
    .awcache          (awcache          ),
    .awprot           (awprot           ),
    .awvalid          (awvalid          ),
    .awready          (awready          ),

    .wid              (wid              ),
    .wdata            (wdata            ),
    .wstrb            (wstrb            ),
    .wlast            (wlast            ),
    .wvalid           (wvalid           ),
    .wready           (wready           ),

    .bid              (bid              ),
    .bresp            (bresp            ),
    .bvalid           (bvalid           ),
    .bready           (bready           ),

    .flush            (flush),
    .pc_i             (pc_from_cpu             ),
    .pc_en_i          (pc_en_from_cpu            ),
    .inst_o           (inst_from_axi_interface             ),
    .inst_valid_o     (inst_valid_from_axi_interface       ),

    .data_ren         (data_ren         ),
    .data_wen         (data_wen         ),
    .data_wsel        (data_wsel        ),
    .data_addr        (data_addr        ),
    .data_wdata       (data_wdata       ),
    .cached_trans     (cached_trans),
    .ex_data_addr     (ex_data_addr),
    .data_rdata       (data_rdata       ),
    .data_rvalid      (data_rvalid      ),
    .data_bvalid      (data_bvalid      )
);



mycpu u_mycpu(
	.clk               (aclk               ),
    .resetn            (aresetn            ),
    .intr              (int               ),
    
    .pc_o              (pc_from_cpu              ),
    .pc_en             (pc_en_from_cpu             ),
    .inst              (inst_from_axi_interface              ),
    .inst_valid        (inst_valid_from_axi_interface        ),

    .data_axi_ren      (data_ren      ),
    .data_axi_wen      (data_wen     ),
    .data_axi_wsel     (data_wsel),
    .data_axi_addr     (data_addr    ),
    .data_axi_wdata    (data_wdata   ),
    .cached_trans      (cached_trans),
    .ex_data_addr      (ex_data_addr),

    .data_axi_rdata    (data_rdata   ),
    .data_axi_rvalid   (data_rvalid),
    .data_axi_bvalid   (data_bvalid),
    
    .axi_flush         (flush),

    .debug_wb_pc       (debug_wb_pc       ),
    .debug_wb_rf_wen   (debug_wb_rf_wen   ),
    .debug_wb_rf_wnum  (debug_wb_rf_wnum  ),
    .debug_wb_rf_wdata (debug_wb_rf_wdata )
);



endmodule