
stm32world_pwm1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002bf0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000009c  08002d80  08002d80  00003d80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002e1c  08002e1c  00004068  2**0
                  CONTENTS
  4 .ARM          00000008  08002e1c  08002e1c  00003e1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002e24  08002e24  00004068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002e24  08002e24  00003e24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002e28  08002e28  00003e28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08002e2c  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00004068  2**0
                  CONTENTS
 10 .bss          00000200  20000068  20000068  00004068  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000268  20000268  00004068  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00004068  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000f12b  00000000  00000000  00004098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001c39  00000000  00000000  000131c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 000080f9  00000000  00000000  00014dfc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000c08  00000000  00000000  0001cef8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000937  00000000  00000000  0001db00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0001fd3a  00000000  00000000  0001e437  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00011abe  00000000  00000000  0003e171  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000c1e0d  00000000  00000000  0004fc2f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  00111a3c  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00002798  00000000  00000000  00111a80  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000055  00000000  00000000  00114218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08002d68 	.word	0x08002d68

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	08002d68 	.word	0x08002d68

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000280:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000284:	f000 b96a 	b.w	800055c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	460c      	mov	r4, r1
 80002a8:	2b00      	cmp	r3, #0
 80002aa:	d14e      	bne.n	800034a <__udivmoddi4+0xaa>
 80002ac:	4694      	mov	ip, r2
 80002ae:	458c      	cmp	ip, r1
 80002b0:	4686      	mov	lr, r0
 80002b2:	fab2 f282 	clz	r2, r2
 80002b6:	d962      	bls.n	800037e <__udivmoddi4+0xde>
 80002b8:	b14a      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002ba:	f1c2 0320 	rsb	r3, r2, #32
 80002be:	4091      	lsls	r1, r2
 80002c0:	fa20 f303 	lsr.w	r3, r0, r3
 80002c4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002c8:	4319      	orrs	r1, r3
 80002ca:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ce:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002d2:	fa1f f68c 	uxth.w	r6, ip
 80002d6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002da:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002de:	fb07 1114 	mls	r1, r7, r4, r1
 80002e2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e6:	fb04 f106 	mul.w	r1, r4, r6
 80002ea:	4299      	cmp	r1, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x64>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 80002f6:	f080 8112 	bcs.w	800051e <__udivmoddi4+0x27e>
 80002fa:	4299      	cmp	r1, r3
 80002fc:	f240 810f 	bls.w	800051e <__udivmoddi4+0x27e>
 8000300:	3c02      	subs	r4, #2
 8000302:	4463      	add	r3, ip
 8000304:	1a59      	subs	r1, r3, r1
 8000306:	fa1f f38e 	uxth.w	r3, lr
 800030a:	fbb1 f0f7 	udiv	r0, r1, r7
 800030e:	fb07 1110 	mls	r1, r7, r0, r1
 8000312:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000316:	fb00 f606 	mul.w	r6, r0, r6
 800031a:	429e      	cmp	r6, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x94>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000326:	f080 80fc 	bcs.w	8000522 <__udivmoddi4+0x282>
 800032a:	429e      	cmp	r6, r3
 800032c:	f240 80f9 	bls.w	8000522 <__udivmoddi4+0x282>
 8000330:	4463      	add	r3, ip
 8000332:	3802      	subs	r0, #2
 8000334:	1b9b      	subs	r3, r3, r6
 8000336:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800033a:	2100      	movs	r1, #0
 800033c:	b11d      	cbz	r5, 8000346 <__udivmoddi4+0xa6>
 800033e:	40d3      	lsrs	r3, r2
 8000340:	2200      	movs	r2, #0
 8000342:	e9c5 3200 	strd	r3, r2, [r5]
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d905      	bls.n	800035a <__udivmoddi4+0xba>
 800034e:	b10d      	cbz	r5, 8000354 <__udivmoddi4+0xb4>
 8000350:	e9c5 0100 	strd	r0, r1, [r5]
 8000354:	2100      	movs	r1, #0
 8000356:	4608      	mov	r0, r1
 8000358:	e7f5      	b.n	8000346 <__udivmoddi4+0xa6>
 800035a:	fab3 f183 	clz	r1, r3
 800035e:	2900      	cmp	r1, #0
 8000360:	d146      	bne.n	80003f0 <__udivmoddi4+0x150>
 8000362:	42a3      	cmp	r3, r4
 8000364:	d302      	bcc.n	800036c <__udivmoddi4+0xcc>
 8000366:	4290      	cmp	r0, r2
 8000368:	f0c0 80f0 	bcc.w	800054c <__udivmoddi4+0x2ac>
 800036c:	1a86      	subs	r6, r0, r2
 800036e:	eb64 0303 	sbc.w	r3, r4, r3
 8000372:	2001      	movs	r0, #1
 8000374:	2d00      	cmp	r5, #0
 8000376:	d0e6      	beq.n	8000346 <__udivmoddi4+0xa6>
 8000378:	e9c5 6300 	strd	r6, r3, [r5]
 800037c:	e7e3      	b.n	8000346 <__udivmoddi4+0xa6>
 800037e:	2a00      	cmp	r2, #0
 8000380:	f040 8090 	bne.w	80004a4 <__udivmoddi4+0x204>
 8000384:	eba1 040c 	sub.w	r4, r1, ip
 8000388:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800038c:	fa1f f78c 	uxth.w	r7, ip
 8000390:	2101      	movs	r1, #1
 8000392:	fbb4 f6f8 	udiv	r6, r4, r8
 8000396:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800039a:	fb08 4416 	mls	r4, r8, r6, r4
 800039e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003a2:	fb07 f006 	mul.w	r0, r7, r6
 80003a6:	4298      	cmp	r0, r3
 80003a8:	d908      	bls.n	80003bc <__udivmoddi4+0x11c>
 80003aa:	eb1c 0303 	adds.w	r3, ip, r3
 80003ae:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x11a>
 80003b4:	4298      	cmp	r0, r3
 80003b6:	f200 80cd 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 80003ba:	4626      	mov	r6, r4
 80003bc:	1a1c      	subs	r4, r3, r0
 80003be:	fa1f f38e 	uxth.w	r3, lr
 80003c2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003c6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ca:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ce:	fb00 f707 	mul.w	r7, r0, r7
 80003d2:	429f      	cmp	r7, r3
 80003d4:	d908      	bls.n	80003e8 <__udivmoddi4+0x148>
 80003d6:	eb1c 0303 	adds.w	r3, ip, r3
 80003da:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 80003de:	d202      	bcs.n	80003e6 <__udivmoddi4+0x146>
 80003e0:	429f      	cmp	r7, r3
 80003e2:	f200 80b0 	bhi.w	8000546 <__udivmoddi4+0x2a6>
 80003e6:	4620      	mov	r0, r4
 80003e8:	1bdb      	subs	r3, r3, r7
 80003ea:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003ee:	e7a5      	b.n	800033c <__udivmoddi4+0x9c>
 80003f0:	f1c1 0620 	rsb	r6, r1, #32
 80003f4:	408b      	lsls	r3, r1
 80003f6:	fa22 f706 	lsr.w	r7, r2, r6
 80003fa:	431f      	orrs	r7, r3
 80003fc:	fa20 fc06 	lsr.w	ip, r0, r6
 8000400:	fa04 f301 	lsl.w	r3, r4, r1
 8000404:	ea43 030c 	orr.w	r3, r3, ip
 8000408:	40f4      	lsrs	r4, r6
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	0c38      	lsrs	r0, r7, #16
 8000410:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000414:	fbb4 fef0 	udiv	lr, r4, r0
 8000418:	fa1f fc87 	uxth.w	ip, r7
 800041c:	fb00 441e 	mls	r4, r0, lr, r4
 8000420:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000424:	fb0e f90c 	mul.w	r9, lr, ip
 8000428:	45a1      	cmp	r9, r4
 800042a:	fa02 f201 	lsl.w	r2, r2, r1
 800042e:	d90a      	bls.n	8000446 <__udivmoddi4+0x1a6>
 8000430:	193c      	adds	r4, r7, r4
 8000432:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000436:	f080 8084 	bcs.w	8000542 <__udivmoddi4+0x2a2>
 800043a:	45a1      	cmp	r9, r4
 800043c:	f240 8081 	bls.w	8000542 <__udivmoddi4+0x2a2>
 8000440:	f1ae 0e02 	sub.w	lr, lr, #2
 8000444:	443c      	add	r4, r7
 8000446:	eba4 0409 	sub.w	r4, r4, r9
 800044a:	fa1f f983 	uxth.w	r9, r3
 800044e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000452:	fb00 4413 	mls	r4, r0, r3, r4
 8000456:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800045a:	fb03 fc0c 	mul.w	ip, r3, ip
 800045e:	45a4      	cmp	ip, r4
 8000460:	d907      	bls.n	8000472 <__udivmoddi4+0x1d2>
 8000462:	193c      	adds	r4, r7, r4
 8000464:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000468:	d267      	bcs.n	800053a <__udivmoddi4+0x29a>
 800046a:	45a4      	cmp	ip, r4
 800046c:	d965      	bls.n	800053a <__udivmoddi4+0x29a>
 800046e:	3b02      	subs	r3, #2
 8000470:	443c      	add	r4, r7
 8000472:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000476:	fba0 9302 	umull	r9, r3, r0, r2
 800047a:	eba4 040c 	sub.w	r4, r4, ip
 800047e:	429c      	cmp	r4, r3
 8000480:	46ce      	mov	lr, r9
 8000482:	469c      	mov	ip, r3
 8000484:	d351      	bcc.n	800052a <__udivmoddi4+0x28a>
 8000486:	d04e      	beq.n	8000526 <__udivmoddi4+0x286>
 8000488:	b155      	cbz	r5, 80004a0 <__udivmoddi4+0x200>
 800048a:	ebb8 030e 	subs.w	r3, r8, lr
 800048e:	eb64 040c 	sbc.w	r4, r4, ip
 8000492:	fa04 f606 	lsl.w	r6, r4, r6
 8000496:	40cb      	lsrs	r3, r1
 8000498:	431e      	orrs	r6, r3
 800049a:	40cc      	lsrs	r4, r1
 800049c:	e9c5 6400 	strd	r6, r4, [r5]
 80004a0:	2100      	movs	r1, #0
 80004a2:	e750      	b.n	8000346 <__udivmoddi4+0xa6>
 80004a4:	f1c2 0320 	rsb	r3, r2, #32
 80004a8:	fa20 f103 	lsr.w	r1, r0, r3
 80004ac:	fa0c fc02 	lsl.w	ip, ip, r2
 80004b0:	fa24 f303 	lsr.w	r3, r4, r3
 80004b4:	4094      	lsls	r4, r2
 80004b6:	430c      	orrs	r4, r1
 80004b8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004bc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004c0:	fa1f f78c 	uxth.w	r7, ip
 80004c4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004c8:	fb08 3110 	mls	r1, r8, r0, r3
 80004cc:	0c23      	lsrs	r3, r4, #16
 80004ce:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004d2:	fb00 f107 	mul.w	r1, r0, r7
 80004d6:	4299      	cmp	r1, r3
 80004d8:	d908      	bls.n	80004ec <__udivmoddi4+0x24c>
 80004da:	eb1c 0303 	adds.w	r3, ip, r3
 80004de:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 80004e2:	d22c      	bcs.n	800053e <__udivmoddi4+0x29e>
 80004e4:	4299      	cmp	r1, r3
 80004e6:	d92a      	bls.n	800053e <__udivmoddi4+0x29e>
 80004e8:	3802      	subs	r0, #2
 80004ea:	4463      	add	r3, ip
 80004ec:	1a5b      	subs	r3, r3, r1
 80004ee:	b2a4      	uxth	r4, r4
 80004f0:	fbb3 f1f8 	udiv	r1, r3, r8
 80004f4:	fb08 3311 	mls	r3, r8, r1, r3
 80004f8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004fc:	fb01 f307 	mul.w	r3, r1, r7
 8000500:	42a3      	cmp	r3, r4
 8000502:	d908      	bls.n	8000516 <__udivmoddi4+0x276>
 8000504:	eb1c 0404 	adds.w	r4, ip, r4
 8000508:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800050c:	d213      	bcs.n	8000536 <__udivmoddi4+0x296>
 800050e:	42a3      	cmp	r3, r4
 8000510:	d911      	bls.n	8000536 <__udivmoddi4+0x296>
 8000512:	3902      	subs	r1, #2
 8000514:	4464      	add	r4, ip
 8000516:	1ae4      	subs	r4, r4, r3
 8000518:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800051c:	e739      	b.n	8000392 <__udivmoddi4+0xf2>
 800051e:	4604      	mov	r4, r0
 8000520:	e6f0      	b.n	8000304 <__udivmoddi4+0x64>
 8000522:	4608      	mov	r0, r1
 8000524:	e706      	b.n	8000334 <__udivmoddi4+0x94>
 8000526:	45c8      	cmp	r8, r9
 8000528:	d2ae      	bcs.n	8000488 <__udivmoddi4+0x1e8>
 800052a:	ebb9 0e02 	subs.w	lr, r9, r2
 800052e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000532:	3801      	subs	r0, #1
 8000534:	e7a8      	b.n	8000488 <__udivmoddi4+0x1e8>
 8000536:	4631      	mov	r1, r6
 8000538:	e7ed      	b.n	8000516 <__udivmoddi4+0x276>
 800053a:	4603      	mov	r3, r0
 800053c:	e799      	b.n	8000472 <__udivmoddi4+0x1d2>
 800053e:	4630      	mov	r0, r6
 8000540:	e7d4      	b.n	80004ec <__udivmoddi4+0x24c>
 8000542:	46d6      	mov	lr, sl
 8000544:	e77f      	b.n	8000446 <__udivmoddi4+0x1a6>
 8000546:	4463      	add	r3, ip
 8000548:	3802      	subs	r0, #2
 800054a:	e74d      	b.n	80003e8 <__udivmoddi4+0x148>
 800054c:	4606      	mov	r6, r0
 800054e:	4623      	mov	r3, r4
 8000550:	4608      	mov	r0, r1
 8000552:	e70f      	b.n	8000374 <__udivmoddi4+0xd4>
 8000554:	3e02      	subs	r6, #2
 8000556:	4463      	add	r3, ip
 8000558:	e730      	b.n	80003bc <__udivmoddi4+0x11c>
 800055a:	bf00      	nop

0800055c <__aeabi_idiv0>:
 800055c:	4770      	bx	lr
 800055e:	bf00      	nop

08000560 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000560:	b084      	sub	sp, #16
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000562:	2200      	movs	r2, #0
 8000564:	9201      	str	r2, [sp, #4]
 8000566:	4b10      	ldr	r3, [pc, #64]	@ (80005a8 <MX_GPIO_Init+0x48>)
 8000568:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800056a:	f041 0180 	orr.w	r1, r1, #128	@ 0x80
 800056e:	6319      	str	r1, [r3, #48]	@ 0x30
 8000570:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8000572:	f001 0180 	and.w	r1, r1, #128	@ 0x80
 8000576:	9101      	str	r1, [sp, #4]
 8000578:	9901      	ldr	r1, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800057a:	9202      	str	r2, [sp, #8]
 800057c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800057e:	f041 0101 	orr.w	r1, r1, #1
 8000582:	6319      	str	r1, [r3, #48]	@ 0x30
 8000584:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8000586:	f001 0101 	and.w	r1, r1, #1
 800058a:	9102      	str	r1, [sp, #8]
 800058c:	9902      	ldr	r1, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800058e:	9203      	str	r2, [sp, #12]
 8000590:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000592:	f042 0202 	orr.w	r2, r2, #2
 8000596:	631a      	str	r2, [r3, #48]	@ 0x30
 8000598:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800059a:	f003 0302 	and.w	r3, r3, #2
 800059e:	9303      	str	r3, [sp, #12]
 80005a0:	9b03      	ldr	r3, [sp, #12]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80005a2:	b004      	add	sp, #16
 80005a4:	4770      	bx	lr
 80005a6:	bf00      	nop
 80005a8:	40023800 	.word	0x40023800

080005ac <_write>:
    if (fd == 1 || fd == 2) {
 80005ac:	3801      	subs	r0, #1
 80005ae:	2801      	cmp	r0, #1
 80005b0:	d80a      	bhi.n	80005c8 <_write+0x1c>
int _write(int fd, char *ptr, int len) {
 80005b2:	b510      	push	{r4, lr}
 80005b4:	4614      	mov	r4, r2
        hstatus = HAL_UART_Transmit(&huart1, (uint8_t*) ptr, len, HAL_MAX_DELAY);
 80005b6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80005ba:	b292      	uxth	r2, r2
 80005bc:	4805      	ldr	r0, [pc, #20]	@ (80005d4 <_write+0x28>)
 80005be:	f001 fbde 	bl	8001d7e <HAL_UART_Transmit>
        if (hstatus == HAL_OK)
 80005c2:	b920      	cbnz	r0, 80005ce <_write+0x22>
            return len;
 80005c4:	4620      	mov	r0, r4
}
 80005c6:	bd10      	pop	{r4, pc}
    return -1;
 80005c8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
}
 80005cc:	4770      	bx	lr
            return -1;
 80005ce:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80005d2:	e7f8      	b.n	80005c6 <_write+0x1a>
 80005d4:	20000084 	.word	0x20000084

080005d8 <Error_Handler>:
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005d8:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1)
 80005da:	e7fe      	b.n	80005da <Error_Handler+0x2>

080005dc <MX_USART1_UART_Init>:
{
 80005dc:	b508      	push	{r3, lr}
  huart1.Instance = USART1;
 80005de:	480a      	ldr	r0, [pc, #40]	@ (8000608 <MX_USART1_UART_Init+0x2c>)
 80005e0:	4b0a      	ldr	r3, [pc, #40]	@ (800060c <MX_USART1_UART_Init+0x30>)
 80005e2:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 921600;
 80005e4:	f44f 2361 	mov.w	r3, #921600	@ 0xe1000
 80005e8:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80005ea:	2300      	movs	r3, #0
 80005ec:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80005ee:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80005f0:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80005f2:	220c      	movs	r2, #12
 80005f4:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80005f6:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80005f8:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80005fa:	f001 fb90 	bl	8001d1e <HAL_UART_Init>
 80005fe:	b900      	cbnz	r0, 8000602 <MX_USART1_UART_Init+0x26>
}
 8000600:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000602:	f7ff ffe9 	bl	80005d8 <Error_Handler>
 8000606:	bf00      	nop
 8000608:	20000084 	.word	0x20000084
 800060c:	40011000 	.word	0x40011000

08000610 <MX_TIM4_Init>:
{
 8000610:	b500      	push	{lr}
 8000612:	b08f      	sub	sp, #60	@ 0x3c
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000614:	2300      	movs	r3, #0
 8000616:	930a      	str	r3, [sp, #40]	@ 0x28
 8000618:	930b      	str	r3, [sp, #44]	@ 0x2c
 800061a:	930c      	str	r3, [sp, #48]	@ 0x30
 800061c:	930d      	str	r3, [sp, #52]	@ 0x34
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800061e:	9308      	str	r3, [sp, #32]
 8000620:	9309      	str	r3, [sp, #36]	@ 0x24
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000622:	9301      	str	r3, [sp, #4]
 8000624:	9302      	str	r3, [sp, #8]
 8000626:	9303      	str	r3, [sp, #12]
 8000628:	9304      	str	r3, [sp, #16]
 800062a:	9305      	str	r3, [sp, #20]
 800062c:	9306      	str	r3, [sp, #24]
 800062e:	9307      	str	r3, [sp, #28]
  htim4.Instance = TIM4;
 8000630:	481f      	ldr	r0, [pc, #124]	@ (80006b0 <MX_TIM4_Init+0xa0>)
 8000632:	4a20      	ldr	r2, [pc, #128]	@ (80006b4 <MX_TIM4_Init+0xa4>)
 8000634:	6002      	str	r2, [r0, #0]
  htim4.Init.Prescaler = 839;
 8000636:	f240 3247 	movw	r2, #839	@ 0x347
 800063a:	6042      	str	r2, [r0, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800063c:	6083      	str	r3, [r0, #8]
  htim4.Init.Period = 999;
 800063e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000642:	60c2      	str	r2, [r0, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000644:	6103      	str	r3, [r0, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000646:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000648:	f001 f80e 	bl	8001668 <HAL_TIM_Base_Init>
 800064c:	bb28      	cbnz	r0, 800069a <MX_TIM4_Init+0x8a>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800064e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000652:	930a      	str	r3, [sp, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000654:	a90a      	add	r1, sp, #40	@ 0x28
 8000656:	4816      	ldr	r0, [pc, #88]	@ (80006b0 <MX_TIM4_Init+0xa0>)
 8000658:	f001 f911 	bl	800187e <HAL_TIM_ConfigClockSource>
 800065c:	b9f8      	cbnz	r0, 800069e <MX_TIM4_Init+0x8e>
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800065e:	4814      	ldr	r0, [pc, #80]	@ (80006b0 <MX_TIM4_Init+0xa0>)
 8000660:	f001 f82e 	bl	80016c0 <HAL_TIM_PWM_Init>
 8000664:	b9e8      	cbnz	r0, 80006a2 <MX_TIM4_Init+0x92>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000666:	2300      	movs	r3, #0
 8000668:	9308      	str	r3, [sp, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800066a:	9309      	str	r3, [sp, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800066c:	a908      	add	r1, sp, #32
 800066e:	4810      	ldr	r0, [pc, #64]	@ (80006b0 <MX_TIM4_Init+0xa0>)
 8000670:	f001 fa16 	bl	8001aa0 <HAL_TIMEx_MasterConfigSynchronization>
 8000674:	b9b8      	cbnz	r0, 80006a6 <MX_TIM4_Init+0x96>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000676:	2360      	movs	r3, #96	@ 0x60
 8000678:	9301      	str	r3, [sp, #4]
  sConfigOC.Pulse = 0;
 800067a:	2200      	movs	r2, #0
 800067c:	9202      	str	r2, [sp, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 800067e:	2302      	movs	r3, #2
 8000680:	9303      	str	r3, [sp, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000682:	9205      	str	r2, [sp, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000684:	a901      	add	r1, sp, #4
 8000686:	480a      	ldr	r0, [pc, #40]	@ (80006b0 <MX_TIM4_Init+0xa0>)
 8000688:	f001 f87e 	bl	8001788 <HAL_TIM_PWM_ConfigChannel>
 800068c:	b968      	cbnz	r0, 80006aa <MX_TIM4_Init+0x9a>
  HAL_TIM_MspPostInit(&htim4);
 800068e:	4808      	ldr	r0, [pc, #32]	@ (80006b0 <MX_TIM4_Init+0xa0>)
 8000690:	f000 f8e4 	bl	800085c <HAL_TIM_MspPostInit>
}
 8000694:	b00f      	add	sp, #60	@ 0x3c
 8000696:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 800069a:	f7ff ff9d 	bl	80005d8 <Error_Handler>
    Error_Handler();
 800069e:	f7ff ff9b 	bl	80005d8 <Error_Handler>
    Error_Handler();
 80006a2:	f7ff ff99 	bl	80005d8 <Error_Handler>
    Error_Handler();
 80006a6:	f7ff ff97 	bl	80005d8 <Error_Handler>
    Error_Handler();
 80006aa:	f7ff ff95 	bl	80005d8 <Error_Handler>
 80006ae:	bf00      	nop
 80006b0:	200000cc 	.word	0x200000cc
 80006b4:	40000800 	.word	0x40000800

080006b8 <SystemClock_Config>:
{
 80006b8:	b500      	push	{lr}
 80006ba:	b095      	sub	sp, #84	@ 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006bc:	2230      	movs	r2, #48	@ 0x30
 80006be:	2100      	movs	r1, #0
 80006c0:	a808      	add	r0, sp, #32
 80006c2:	f001 fdcd 	bl	8002260 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006c6:	2300      	movs	r3, #0
 80006c8:	9303      	str	r3, [sp, #12]
 80006ca:	9304      	str	r3, [sp, #16]
 80006cc:	9305      	str	r3, [sp, #20]
 80006ce:	9306      	str	r3, [sp, #24]
 80006d0:	9307      	str	r3, [sp, #28]
  __HAL_RCC_PWR_CLK_ENABLE();
 80006d2:	9301      	str	r3, [sp, #4]
 80006d4:	4a20      	ldr	r2, [pc, #128]	@ (8000758 <SystemClock_Config+0xa0>)
 80006d6:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 80006d8:	f041 5180 	orr.w	r1, r1, #268435456	@ 0x10000000
 80006dc:	6411      	str	r1, [r2, #64]	@ 0x40
 80006de:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80006e0:	f002 5280 	and.w	r2, r2, #268435456	@ 0x10000000
 80006e4:	9201      	str	r2, [sp, #4]
 80006e6:	9a01      	ldr	r2, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006e8:	9302      	str	r3, [sp, #8]
 80006ea:	4b1c      	ldr	r3, [pc, #112]	@ (800075c <SystemClock_Config+0xa4>)
 80006ec:	681a      	ldr	r2, [r3, #0]
 80006ee:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80006f2:	601a      	str	r2, [r3, #0]
 80006f4:	681b      	ldr	r3, [r3, #0]
 80006f6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80006fa:	9302      	str	r3, [sp, #8]
 80006fc:	9b02      	ldr	r3, [sp, #8]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80006fe:	2301      	movs	r3, #1
 8000700:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000702:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000706:	9309      	str	r3, [sp, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000708:	2302      	movs	r3, #2
 800070a:	930e      	str	r3, [sp, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800070c:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8000710:	920f      	str	r2, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000712:	2208      	movs	r2, #8
 8000714:	9210      	str	r2, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000716:	22a8      	movs	r2, #168	@ 0xa8
 8000718:	9211      	str	r2, [sp, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800071a:	9312      	str	r3, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800071c:	2304      	movs	r3, #4
 800071e:	9313      	str	r3, [sp, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000720:	a808      	add	r0, sp, #32
 8000722:	f000 fb33 	bl	8000d8c <HAL_RCC_OscConfig>
 8000726:	b998      	cbnz	r0, 8000750 <SystemClock_Config+0x98>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000728:	230f      	movs	r3, #15
 800072a:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800072c:	2302      	movs	r3, #2
 800072e:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000730:	2300      	movs	r3, #0
 8000732:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000734:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000738:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800073a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800073e:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000740:	2105      	movs	r1, #5
 8000742:	a803      	add	r0, sp, #12
 8000744:	f000 fd86 	bl	8001254 <HAL_RCC_ClockConfig>
 8000748:	b920      	cbnz	r0, 8000754 <SystemClock_Config+0x9c>
}
 800074a:	b015      	add	sp, #84	@ 0x54
 800074c:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000750:	f7ff ff42 	bl	80005d8 <Error_Handler>
    Error_Handler();
 8000754:	f7ff ff40 	bl	80005d8 <Error_Handler>
 8000758:	40023800 	.word	0x40023800
 800075c:	40007000 	.word	0x40007000

08000760 <main>:
{
 8000760:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  HAL_Init();
 8000762:	f000 f987 	bl	8000a74 <HAL_Init>
  SystemClock_Config();
 8000766:	f7ff ffa7 	bl	80006b8 <SystemClock_Config>
  MX_GPIO_Init();
 800076a:	f7ff fef9 	bl	8000560 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800076e:	f7ff ff35 	bl	80005dc <MX_USART1_UART_Init>
  MX_TIM4_Init();
 8000772:	f7ff ff4d 	bl	8000610 <MX_TIM4_Init>
    printf("\n\n\n\n-------------\nStarting pwm1\n");
 8000776:	4819      	ldr	r0, [pc, #100]	@ (80007dc <main+0x7c>)
 8000778:	f001 fc92 	bl	80020a0 <puts>
    printf("Starting timer channel");
 800077c:	4818      	ldr	r0, [pc, #96]	@ (80007e0 <main+0x80>)
 800077e:	f001 fc27 	bl	8001fd0 <iprintf>
    HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8000782:	2100      	movs	r1, #0
 8000784:	4817      	ldr	r0, [pc, #92]	@ (80007e4 <main+0x84>)
 8000786:	f001 f909 	bl	800199c <HAL_TIM_PWM_Start>
    uint32_t now = 0, loop_cnt = 0, next_tick = 1000, next_change = 0;
 800078a:	2600      	movs	r6, #0
 800078c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000790:	4632      	mov	r2, r6
    int8_t pwm_change = 1;
 8000792:	2701      	movs	r7, #1
    uint16_t pwm_value = 0;
 8000794:	4635      	mov	r5, r6
 8000796:	e00d      	b.n	80007b4 <main+0x54>
            printf("Tick %lu (loop = %lu)\n", now / 1000, loop_cnt);
 8000798:	4913      	ldr	r1, [pc, #76]	@ (80007e8 <main+0x88>)
 800079a:	fba1 3104 	umull	r3, r1, r1, r4
 800079e:	0989      	lsrs	r1, r1, #6
 80007a0:	4812      	ldr	r0, [pc, #72]	@ (80007ec <main+0x8c>)
 80007a2:	f001 fc15 	bl	8001fd0 <iprintf>
            next_tick = now + 1000;
 80007a6:	f504 717a 	add.w	r1, r4, #1000	@ 0x3e8
            loop_cnt = 0;
 80007aa:	2200      	movs	r2, #0
 80007ac:	e006      	b.n	80007bc <main+0x5c>
            if (pwm_value == 0) pwm_change = 1;
 80007ae:	2701      	movs	r7, #1
            next_change = now + 2;
 80007b0:	1ca6      	adds	r6, r4, #2
        ++loop_cnt;
 80007b2:	3201      	adds	r2, #1
        now = uwTick;
 80007b4:	4b0e      	ldr	r3, [pc, #56]	@ (80007f0 <main+0x90>)
 80007b6:	681c      	ldr	r4, [r3, #0]
        if (now >= next_tick) {
 80007b8:	42a1      	cmp	r1, r4
 80007ba:	d9ed      	bls.n	8000798 <main+0x38>
        if (now >= next_change) {
 80007bc:	42a6      	cmp	r6, r4
 80007be:	d8f8      	bhi.n	80007b2 <main+0x52>
            __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, pwm_value);
 80007c0:	4b08      	ldr	r3, [pc, #32]	@ (80007e4 <main+0x84>)
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	635d      	str	r5, [r3, #52]	@ 0x34
            pwm_value += pwm_change;
 80007c6:	443d      	add	r5, r7
 80007c8:	b2ad      	uxth	r5, r5
            if (pwm_value == 0) pwm_change = 1;
 80007ca:	2d00      	cmp	r5, #0
 80007cc:	d0ef      	beq.n	80007ae <main+0x4e>
            if (pwm_value == 1000) pwm_change = -1;
 80007ce:	f5b5 7f7a 	cmp.w	r5, #1000	@ 0x3e8
 80007d2:	d1ed      	bne.n	80007b0 <main+0x50>
 80007d4:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80007d8:	e7ea      	b.n	80007b0 <main+0x50>
 80007da:	bf00      	nop
 80007dc:	08002d80 	.word	0x08002d80
 80007e0:	08002da0 	.word	0x08002da0
 80007e4:	200000cc 	.word	0x200000cc
 80007e8:	10624dd3 	.word	0x10624dd3
 80007ec:	08002db8 	.word	0x08002db8
 80007f0:	20000118 	.word	0x20000118

080007f4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007f4:	b082      	sub	sp, #8

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007f6:	2100      	movs	r1, #0
 80007f8:	9100      	str	r1, [sp, #0]
 80007fa:	4b0b      	ldr	r3, [pc, #44]	@ (8000828 <HAL_MspInit+0x34>)
 80007fc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80007fe:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8000802:	645a      	str	r2, [r3, #68]	@ 0x44
 8000804:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000806:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 800080a:	9200      	str	r2, [sp, #0]
 800080c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800080e:	9101      	str	r1, [sp, #4]
 8000810:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000812:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8000816:	641a      	str	r2, [r3, #64]	@ 0x40
 8000818:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800081a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800081e:	9301      	str	r3, [sp, #4]
 8000820:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000822:	b002      	add	sp, #8
 8000824:	4770      	bx	lr
 8000826:	bf00      	nop
 8000828:	40023800 	.word	0x40023800

0800082c <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM4)
 800082c:	6802      	ldr	r2, [r0, #0]
 800082e:	4b09      	ldr	r3, [pc, #36]	@ (8000854 <HAL_TIM_Base_MspInit+0x28>)
 8000830:	429a      	cmp	r2, r3
 8000832:	d000      	beq.n	8000836 <HAL_TIM_Base_MspInit+0xa>
 8000834:	4770      	bx	lr
{
 8000836:	b082      	sub	sp, #8
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8000838:	2300      	movs	r3, #0
 800083a:	9301      	str	r3, [sp, #4]
 800083c:	4b06      	ldr	r3, [pc, #24]	@ (8000858 <HAL_TIM_Base_MspInit+0x2c>)
 800083e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000840:	f042 0204 	orr.w	r2, r2, #4
 8000844:	641a      	str	r2, [r3, #64]	@ 0x40
 8000846:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000848:	f003 0304 	and.w	r3, r3, #4
 800084c:	9301      	str	r3, [sp, #4]
 800084e:	9b01      	ldr	r3, [sp, #4]

  /* USER CODE END TIM4_MspInit 1 */

  }

}
 8000850:	b002      	add	sp, #8
 8000852:	4770      	bx	lr
 8000854:	40000800 	.word	0x40000800
 8000858:	40023800 	.word	0x40023800

0800085c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800085c:	b500      	push	{lr}
 800085e:	b087      	sub	sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000860:	2300      	movs	r3, #0
 8000862:	9301      	str	r3, [sp, #4]
 8000864:	9302      	str	r3, [sp, #8]
 8000866:	9303      	str	r3, [sp, #12]
 8000868:	9304      	str	r3, [sp, #16]
 800086a:	9305      	str	r3, [sp, #20]
  if(htim->Instance==TIM4)
 800086c:	6802      	ldr	r2, [r0, #0]
 800086e:	4b0e      	ldr	r3, [pc, #56]	@ (80008a8 <HAL_TIM_MspPostInit+0x4c>)
 8000870:	429a      	cmp	r2, r3
 8000872:	d002      	beq.n	800087a <HAL_TIM_MspPostInit+0x1e>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8000874:	b007      	add	sp, #28
 8000876:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800087a:	2300      	movs	r3, #0
 800087c:	9300      	str	r3, [sp, #0]
 800087e:	4b0b      	ldr	r3, [pc, #44]	@ (80008ac <HAL_TIM_MspPostInit+0x50>)
 8000880:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000882:	f042 0202 	orr.w	r2, r2, #2
 8000886:	631a      	str	r2, [r3, #48]	@ 0x30
 8000888:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800088a:	f003 0302 	and.w	r3, r3, #2
 800088e:	9300      	str	r3, [sp, #0]
 8000890:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000892:	2340      	movs	r3, #64	@ 0x40
 8000894:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000896:	2302      	movs	r3, #2
 8000898:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800089a:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800089c:	a901      	add	r1, sp, #4
 800089e:	4804      	ldr	r0, [pc, #16]	@ (80008b0 <HAL_TIM_MspPostInit+0x54>)
 80008a0:	f000 f97e 	bl	8000ba0 <HAL_GPIO_Init>
}
 80008a4:	e7e6      	b.n	8000874 <HAL_TIM_MspPostInit+0x18>
 80008a6:	bf00      	nop
 80008a8:	40000800 	.word	0x40000800
 80008ac:	40023800 	.word	0x40023800
 80008b0:	40020400 	.word	0x40020400

080008b4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80008b4:	b500      	push	{lr}
 80008b6:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008b8:	2300      	movs	r3, #0
 80008ba:	9303      	str	r3, [sp, #12]
 80008bc:	9304      	str	r3, [sp, #16]
 80008be:	9305      	str	r3, [sp, #20]
 80008c0:	9306      	str	r3, [sp, #24]
 80008c2:	9307      	str	r3, [sp, #28]
  if(huart->Instance==USART1)
 80008c4:	6802      	ldr	r2, [r0, #0]
 80008c6:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80008ca:	f503 3388 	add.w	r3, r3, #69632	@ 0x11000
 80008ce:	429a      	cmp	r2, r3
 80008d0:	d002      	beq.n	80008d8 <HAL_UART_MspInit+0x24>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 80008d2:	b009      	add	sp, #36	@ 0x24
 80008d4:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_USART1_CLK_ENABLE();
 80008d8:	2100      	movs	r1, #0
 80008da:	9101      	str	r1, [sp, #4]
 80008dc:	f503 3394 	add.w	r3, r3, #75776	@ 0x12800
 80008e0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80008e2:	f042 0210 	orr.w	r2, r2, #16
 80008e6:	645a      	str	r2, [r3, #68]	@ 0x44
 80008e8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80008ea:	f002 0210 	and.w	r2, r2, #16
 80008ee:	9201      	str	r2, [sp, #4]
 80008f0:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008f2:	9102      	str	r1, [sp, #8]
 80008f4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80008f6:	f042 0201 	orr.w	r2, r2, #1
 80008fa:	631a      	str	r2, [r3, #48]	@ 0x30
 80008fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008fe:	f003 0301 	and.w	r3, r3, #1
 8000902:	9302      	str	r3, [sp, #8]
 8000904:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000906:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800090a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800090c:	2302      	movs	r3, #2
 800090e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000910:	2303      	movs	r3, #3
 8000912:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000914:	2307      	movs	r3, #7
 8000916:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000918:	a903      	add	r1, sp, #12
 800091a:	4802      	ldr	r0, [pc, #8]	@ (8000924 <HAL_UART_MspInit+0x70>)
 800091c:	f000 f940 	bl	8000ba0 <HAL_GPIO_Init>
}
 8000920:	e7d7      	b.n	80008d2 <HAL_UART_MspInit+0x1e>
 8000922:	bf00      	nop
 8000924:	40020000 	.word	0x40020000

08000928 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000928:	e7fe      	b.n	8000928 <NMI_Handler>

0800092a <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800092a:	e7fe      	b.n	800092a <HardFault_Handler>

0800092c <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800092c:	e7fe      	b.n	800092c <MemManage_Handler>

0800092e <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800092e:	e7fe      	b.n	800092e <BusFault_Handler>

08000930 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000930:	e7fe      	b.n	8000930 <UsageFault_Handler>

08000932 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000932:	4770      	bx	lr

08000934 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000934:	4770      	bx	lr

08000936 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000936:	4770      	bx	lr

08000938 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000938:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800093a:	f000 f8b5 	bl	8000aa8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800093e:	bd08      	pop	{r3, pc}

08000940 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000940:	b570      	push	{r4, r5, r6, lr}
 8000942:	460c      	mov	r4, r1
 8000944:	4616      	mov	r6, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000946:	2500      	movs	r5, #0
 8000948:	e006      	b.n	8000958 <_read+0x18>
  {
    *ptr++ = __io_getchar();
 800094a:	f3af 8000 	nop.w
 800094e:	4621      	mov	r1, r4
 8000950:	f801 0b01 	strb.w	r0, [r1], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000954:	3501      	adds	r5, #1
    *ptr++ = __io_getchar();
 8000956:	460c      	mov	r4, r1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000958:	42b5      	cmp	r5, r6
 800095a:	dbf6      	blt.n	800094a <_read+0xa>
  }

  return len;
}
 800095c:	4630      	mov	r0, r6
 800095e:	bd70      	pop	{r4, r5, r6, pc}

08000960 <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 8000960:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000964:	4770      	bx	lr

08000966 <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 8000966:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800096a:	604b      	str	r3, [r1, #4]
  return 0;
}
 800096c:	2000      	movs	r0, #0
 800096e:	4770      	bx	lr

08000970 <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 8000970:	2001      	movs	r0, #1
 8000972:	4770      	bx	lr

08000974 <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 8000974:	2000      	movs	r0, #0
 8000976:	4770      	bx	lr

08000978 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000978:	b510      	push	{r4, lr}
 800097a:	4603      	mov	r3, r0
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800097c:	4a0c      	ldr	r2, [pc, #48]	@ (80009b0 <_sbrk+0x38>)
 800097e:	490d      	ldr	r1, [pc, #52]	@ (80009b4 <_sbrk+0x3c>)
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000980:	480d      	ldr	r0, [pc, #52]	@ (80009b8 <_sbrk+0x40>)
 8000982:	6800      	ldr	r0, [r0, #0]
 8000984:	b140      	cbz	r0, 8000998 <_sbrk+0x20>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000986:	480c      	ldr	r0, [pc, #48]	@ (80009b8 <_sbrk+0x40>)
 8000988:	6800      	ldr	r0, [r0, #0]
 800098a:	4403      	add	r3, r0
 800098c:	1a52      	subs	r2, r2, r1
 800098e:	4293      	cmp	r3, r2
 8000990:	d806      	bhi.n	80009a0 <_sbrk+0x28>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8000992:	4a09      	ldr	r2, [pc, #36]	@ (80009b8 <_sbrk+0x40>)
 8000994:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 8000996:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8000998:	4807      	ldr	r0, [pc, #28]	@ (80009b8 <_sbrk+0x40>)
 800099a:	4c08      	ldr	r4, [pc, #32]	@ (80009bc <_sbrk+0x44>)
 800099c:	6004      	str	r4, [r0, #0]
 800099e:	e7f2      	b.n	8000986 <_sbrk+0xe>
    errno = ENOMEM;
 80009a0:	f001 fcac 	bl	80022fc <__errno>
 80009a4:	230c      	movs	r3, #12
 80009a6:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 80009a8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80009ac:	e7f3      	b.n	8000996 <_sbrk+0x1e>
 80009ae:	bf00      	nop
 80009b0:	20020000 	.word	0x20020000
 80009b4:	00000400 	.word	0x00000400
 80009b8:	20000114 	.word	0x20000114
 80009bc:	20000268 	.word	0x20000268

080009c0 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80009c0:	4a03      	ldr	r2, [pc, #12]	@ (80009d0 <SystemInit+0x10>)
 80009c2:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 80009c6:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80009ca:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80009ce:	4770      	bx	lr
 80009d0:	e000ed00 	.word	0xe000ed00

080009d4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80009d4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000a0c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80009d8:	f7ff fff2 	bl	80009c0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80009dc:	480c      	ldr	r0, [pc, #48]	@ (8000a10 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80009de:	490d      	ldr	r1, [pc, #52]	@ (8000a14 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80009e0:	4a0d      	ldr	r2, [pc, #52]	@ (8000a18 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80009e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80009e4:	e002      	b.n	80009ec <LoopCopyDataInit>

080009e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80009e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80009e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80009ea:	3304      	adds	r3, #4

080009ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80009ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80009ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80009f0:	d3f9      	bcc.n	80009e6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80009f2:	4a0a      	ldr	r2, [pc, #40]	@ (8000a1c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80009f4:	4c0a      	ldr	r4, [pc, #40]	@ (8000a20 <LoopFillZerobss+0x22>)
  movs r3, #0
 80009f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80009f8:	e001      	b.n	80009fe <LoopFillZerobss>

080009fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80009fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009fc:	3204      	adds	r2, #4

080009fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80009fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a00:	d3fb      	bcc.n	80009fa <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8000a02:	f001 fc81 	bl	8002308 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000a06:	f7ff feab 	bl	8000760 <main>
  bx  lr    
 8000a0a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000a0c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000a10:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a14:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000a18:	08002e2c 	.word	0x08002e2c
  ldr r2, =_sbss
 8000a1c:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000a20:	20000268 	.word	0x20000268

08000a24 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000a24:	e7fe      	b.n	8000a24 <ADC_IRQHandler>
	...

08000a28 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a28:	b510      	push	{r4, lr}
 8000a2a:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a2c:	4b0e      	ldr	r3, [pc, #56]	@ (8000a68 <HAL_InitTick+0x40>)
 8000a2e:	781a      	ldrb	r2, [r3, #0]
 8000a30:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a34:	fbb3 f3f2 	udiv	r3, r3, r2
 8000a38:	4a0c      	ldr	r2, [pc, #48]	@ (8000a6c <HAL_InitTick+0x44>)
 8000a3a:	6810      	ldr	r0, [r2, #0]
 8000a3c:	fbb0 f0f3 	udiv	r0, r0, r3
 8000a40:	f000 f89a 	bl	8000b78 <HAL_SYSTICK_Config>
 8000a44:	b968      	cbnz	r0, 8000a62 <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a46:	2c0f      	cmp	r4, #15
 8000a48:	d901      	bls.n	8000a4e <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 8000a4a:	2001      	movs	r0, #1
 8000a4c:	e00a      	b.n	8000a64 <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a4e:	2200      	movs	r2, #0
 8000a50:	4621      	mov	r1, r4
 8000a52:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000a56:	f000 f87f 	bl	8000b58 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a5a:	4b05      	ldr	r3, [pc, #20]	@ (8000a70 <HAL_InitTick+0x48>)
 8000a5c:	601c      	str	r4, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8000a5e:	2000      	movs	r0, #0
 8000a60:	e000      	b.n	8000a64 <HAL_InitTick+0x3c>
    return HAL_ERROR;
 8000a62:	2001      	movs	r0, #1
}
 8000a64:	bd10      	pop	{r4, pc}
 8000a66:	bf00      	nop
 8000a68:	20000004 	.word	0x20000004
 8000a6c:	20000000 	.word	0x20000000
 8000a70:	20000008 	.word	0x20000008

08000a74 <HAL_Init>:
{
 8000a74:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000a76:	4b0b      	ldr	r3, [pc, #44]	@ (8000aa4 <HAL_Init+0x30>)
 8000a78:	681a      	ldr	r2, [r3, #0]
 8000a7a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8000a7e:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000a80:	681a      	ldr	r2, [r3, #0]
 8000a82:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8000a86:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a88:	681a      	ldr	r2, [r3, #0]
 8000a8a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8000a8e:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a90:	2003      	movs	r0, #3
 8000a92:	f000 f84f 	bl	8000b34 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a96:	200f      	movs	r0, #15
 8000a98:	f7ff ffc6 	bl	8000a28 <HAL_InitTick>
  HAL_MspInit();
 8000a9c:	f7ff feaa 	bl	80007f4 <HAL_MspInit>
}
 8000aa0:	2000      	movs	r0, #0
 8000aa2:	bd08      	pop	{r3, pc}
 8000aa4:	40023c00 	.word	0x40023c00

08000aa8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000aa8:	4a03      	ldr	r2, [pc, #12]	@ (8000ab8 <HAL_IncTick+0x10>)
 8000aaa:	6811      	ldr	r1, [r2, #0]
 8000aac:	4b03      	ldr	r3, [pc, #12]	@ (8000abc <HAL_IncTick+0x14>)
 8000aae:	781b      	ldrb	r3, [r3, #0]
 8000ab0:	440b      	add	r3, r1
 8000ab2:	6013      	str	r3, [r2, #0]
}
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop
 8000ab8:	20000118 	.word	0x20000118
 8000abc:	20000004 	.word	0x20000004

08000ac0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000ac0:	4b01      	ldr	r3, [pc, #4]	@ (8000ac8 <HAL_GetTick+0x8>)
 8000ac2:	6818      	ldr	r0, [r3, #0]
}
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop
 8000ac8:	20000118 	.word	0x20000118

08000acc <__NVIC_SetPriority>:
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 8000acc:	2800      	cmp	r0, #0
 8000ace:	db08      	blt.n	8000ae2 <__NVIC_SetPriority+0x16>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ad0:	0109      	lsls	r1, r1, #4
 8000ad2:	b2c9      	uxtb	r1, r1
 8000ad4:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8000ad8:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 8000adc:	f880 1300 	strb.w	r1, [r0, #768]	@ 0x300
 8000ae0:	4770      	bx	lr
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ae2:	f000 000f 	and.w	r0, r0, #15
 8000ae6:	0109      	lsls	r1, r1, #4
 8000ae8:	b2c9      	uxtb	r1, r1
 8000aea:	4b01      	ldr	r3, [pc, #4]	@ (8000af0 <__NVIC_SetPriority+0x24>)
 8000aec:	5419      	strb	r1, [r3, r0]
  }
}
 8000aee:	4770      	bx	lr
 8000af0:	e000ed14 	.word	0xe000ed14

08000af4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000af4:	b500      	push	{lr}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000af6:	f000 0007 	and.w	r0, r0, #7
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000afa:	f1c0 0c07 	rsb	ip, r0, #7
 8000afe:	f1bc 0f04 	cmp.w	ip, #4
 8000b02:	bf28      	it	cs
 8000b04:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b08:	1d03      	adds	r3, r0, #4
 8000b0a:	2b06      	cmp	r3, #6
 8000b0c:	d90f      	bls.n	8000b2e <NVIC_EncodePriority+0x3a>
 8000b0e:	1ec3      	subs	r3, r0, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b10:	f04f 3eff 	mov.w	lr, #4294967295	@ 0xffffffff
 8000b14:	fa0e f00c 	lsl.w	r0, lr, ip
 8000b18:	ea21 0100 	bic.w	r1, r1, r0
 8000b1c:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b1e:	fa0e fe03 	lsl.w	lr, lr, r3
 8000b22:	ea22 020e 	bic.w	r2, r2, lr
         );
}
 8000b26:	ea41 0002 	orr.w	r0, r1, r2
 8000b2a:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b2e:	2300      	movs	r3, #0
 8000b30:	e7ee      	b.n	8000b10 <NVIC_EncodePriority+0x1c>
	...

08000b34 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b34:	4a07      	ldr	r2, [pc, #28]	@ (8000b54 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000b36:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b38:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8000b3c:	041b      	lsls	r3, r3, #16
 8000b3e:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000b40:	0200      	lsls	r0, r0, #8
 8000b42:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b46:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8000b48:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000b4c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8000b50:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8000b52:	4770      	bx	lr
 8000b54:	e000ed00 	.word	0xe000ed00

08000b58 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000b58:	b510      	push	{r4, lr}
 8000b5a:	4604      	mov	r4, r0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b5c:	4b05      	ldr	r3, [pc, #20]	@ (8000b74 <HAL_NVIC_SetPriority+0x1c>)
 8000b5e:	68d8      	ldr	r0, [r3, #12]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000b60:	f3c0 2002 	ubfx	r0, r0, #8, #3
 8000b64:	f7ff ffc6 	bl	8000af4 <NVIC_EncodePriority>
 8000b68:	4601      	mov	r1, r0
 8000b6a:	4620      	mov	r0, r4
 8000b6c:	f7ff ffae 	bl	8000acc <__NVIC_SetPriority>
}
 8000b70:	bd10      	pop	{r4, pc}
 8000b72:	bf00      	nop
 8000b74:	e000ed00 	.word	0xe000ed00

08000b78 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b78:	3801      	subs	r0, #1
 8000b7a:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000b7e:	d20b      	bcs.n	8000b98 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b80:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8000b84:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b86:	4a05      	ldr	r2, [pc, #20]	@ (8000b9c <HAL_SYSTICK_Config+0x24>)
 8000b88:	21f0      	movs	r1, #240	@ 0xf0
 8000b8a:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b8e:	2000      	movs	r0, #0
 8000b90:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b92:	2207      	movs	r2, #7
 8000b94:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000b96:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000b98:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000b9a:	4770      	bx	lr
 8000b9c:	e000ed00 	.word	0xe000ed00

08000ba0 <HAL_GPIO_Init>:
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	2b0f      	cmp	r3, #15
 8000ba4:	f200 80e9 	bhi.w	8000d7a <HAL_GPIO_Init+0x1da>
{
 8000ba8:	b570      	push	{r4, r5, r6, lr}
 8000baa:	b082      	sub	sp, #8
 8000bac:	e065      	b.n	8000c7a <HAL_GPIO_Init+0xda>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000bae:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000bb0:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8000bb4:	2403      	movs	r4, #3
 8000bb6:	fa04 f40e 	lsl.w	r4, r4, lr
 8000bba:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000bbe:	68cc      	ldr	r4, [r1, #12]
 8000bc0:	fa04 f40e 	lsl.w	r4, r4, lr
 8000bc4:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 8000bc6:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000bc8:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000bca:	ea24 0402 	bic.w	r4, r4, r2
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000bce:	684a      	ldr	r2, [r1, #4]
 8000bd0:	f3c2 1200 	ubfx	r2, r2, #4, #1
 8000bd4:	409a      	lsls	r2, r3
 8000bd6:	4322      	orrs	r2, r4
        GPIOx->OTYPER = temp;
 8000bd8:	6042      	str	r2, [r0, #4]
 8000bda:	e05c      	b.n	8000c96 <HAL_GPIO_Init+0xf6>
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000bdc:	08dc      	lsrs	r4, r3, #3
 8000bde:	3408      	adds	r4, #8
 8000be0:	f850 2024 	ldr.w	r2, [r0, r4, lsl #2]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000be4:	f003 0507 	and.w	r5, r3, #7
 8000be8:	00ad      	lsls	r5, r5, #2
 8000bea:	f04f 0e0f 	mov.w	lr, #15
 8000bee:	fa0e fe05 	lsl.w	lr, lr, r5
 8000bf2:	ea22 0e0e 	bic.w	lr, r2, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000bf6:	690a      	ldr	r2, [r1, #16]
 8000bf8:	40aa      	lsls	r2, r5
 8000bfa:	ea42 020e 	orr.w	r2, r2, lr
        GPIOx->AFR[position >> 3U] = temp;
 8000bfe:	f840 2024 	str.w	r2, [r0, r4, lsl #2]
 8000c02:	e05c      	b.n	8000cbe <HAL_GPIO_Init+0x11e>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000c04:	2207      	movs	r2, #7
 8000c06:	e000      	b.n	8000c0a <HAL_GPIO_Init+0x6a>
 8000c08:	2200      	movs	r2, #0
 8000c0a:	fa02 f20e 	lsl.w	r2, r2, lr
 8000c0e:	432a      	orrs	r2, r5
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000c10:	3402      	adds	r4, #2
 8000c12:	4d5a      	ldr	r5, [pc, #360]	@ (8000d7c <HAL_GPIO_Init+0x1dc>)
 8000c14:	f845 2024 	str.w	r2, [r5, r4, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000c18:	4a59      	ldr	r2, [pc, #356]	@ (8000d80 <HAL_GPIO_Init+0x1e0>)
 8000c1a:	6894      	ldr	r4, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
 8000c1c:	ea6f 020c 	mvn.w	r2, ip
 8000c20:	ea24 050c 	bic.w	r5, r4, ip
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000c24:	684e      	ldr	r6, [r1, #4]
 8000c26:	f416 1f80 	tst.w	r6, #1048576	@ 0x100000
 8000c2a:	d001      	beq.n	8000c30 <HAL_GPIO_Init+0x90>
        {
          temp |= iocurrent;
 8000c2c:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->RTSR = temp;
 8000c30:	4c53      	ldr	r4, [pc, #332]	@ (8000d80 <HAL_GPIO_Init+0x1e0>)
 8000c32:	60a5      	str	r5, [r4, #8]

        temp = EXTI->FTSR;
 8000c34:	68e4      	ldr	r4, [r4, #12]
        temp &= ~((uint32_t)iocurrent);
 8000c36:	ea02 0504 	and.w	r5, r2, r4
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000c3a:	684e      	ldr	r6, [r1, #4]
 8000c3c:	f416 1f00 	tst.w	r6, #2097152	@ 0x200000
 8000c40:	d001      	beq.n	8000c46 <HAL_GPIO_Init+0xa6>
        {
          temp |= iocurrent;
 8000c42:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->FTSR = temp;
 8000c46:	4c4e      	ldr	r4, [pc, #312]	@ (8000d80 <HAL_GPIO_Init+0x1e0>)
 8000c48:	60e5      	str	r5, [r4, #12]

        temp = EXTI->EMR;
 8000c4a:	6864      	ldr	r4, [r4, #4]
        temp &= ~((uint32_t)iocurrent);
 8000c4c:	ea02 0504 	and.w	r5, r2, r4
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000c50:	684e      	ldr	r6, [r1, #4]
 8000c52:	f416 3f00 	tst.w	r6, #131072	@ 0x20000
 8000c56:	d001      	beq.n	8000c5c <HAL_GPIO_Init+0xbc>
        {
          temp |= iocurrent;
 8000c58:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->EMR = temp;
 8000c5c:	4c48      	ldr	r4, [pc, #288]	@ (8000d80 <HAL_GPIO_Init+0x1e0>)
 8000c5e:	6065      	str	r5, [r4, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000c60:	6824      	ldr	r4, [r4, #0]
        temp &= ~((uint32_t)iocurrent);
 8000c62:	4022      	ands	r2, r4
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000c64:	684d      	ldr	r5, [r1, #4]
 8000c66:	f415 3f80 	tst.w	r5, #65536	@ 0x10000
 8000c6a:	d001      	beq.n	8000c70 <HAL_GPIO_Init+0xd0>
        {
          temp |= iocurrent;
 8000c6c:	ea4c 0204 	orr.w	r2, ip, r4
        }
        EXTI->IMR = temp;
 8000c70:	4c43      	ldr	r4, [pc, #268]	@ (8000d80 <HAL_GPIO_Init+0x1e0>)
 8000c72:	6022      	str	r2, [r4, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000c74:	3301      	adds	r3, #1
 8000c76:	2b0f      	cmp	r3, #15
 8000c78:	d87d      	bhi.n	8000d76 <HAL_GPIO_Init+0x1d6>
    ioposition = 0x01U << position;
 8000c7a:	2201      	movs	r2, #1
 8000c7c:	409a      	lsls	r2, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000c7e:	680c      	ldr	r4, [r1, #0]
 8000c80:	ea04 0c02 	and.w	ip, r4, r2
    if(iocurrent == ioposition)
 8000c84:	ea32 0404 	bics.w	r4, r2, r4
 8000c88:	d1f4      	bne.n	8000c74 <HAL_GPIO_Init+0xd4>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000c8a:	684c      	ldr	r4, [r1, #4]
 8000c8c:	f004 0403 	and.w	r4, r4, #3
 8000c90:	3c01      	subs	r4, #1
 8000c92:	2c01      	cmp	r4, #1
 8000c94:	d98b      	bls.n	8000bae <HAL_GPIO_Init+0xe>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000c96:	684a      	ldr	r2, [r1, #4]
 8000c98:	f002 0203 	and.w	r2, r2, #3
 8000c9c:	2a03      	cmp	r2, #3
 8000c9e:	d009      	beq.n	8000cb4 <HAL_GPIO_Init+0x114>
        temp = GPIOx->PUPDR;
 8000ca0:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000ca2:	005d      	lsls	r5, r3, #1
 8000ca4:	2203      	movs	r2, #3
 8000ca6:	40aa      	lsls	r2, r5
 8000ca8:	ea24 0402 	bic.w	r4, r4, r2
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000cac:	688a      	ldr	r2, [r1, #8]
 8000cae:	40aa      	lsls	r2, r5
 8000cb0:	4322      	orrs	r2, r4
        GPIOx->PUPDR = temp;
 8000cb2:	60c2      	str	r2, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000cb4:	684a      	ldr	r2, [r1, #4]
 8000cb6:	f002 0203 	and.w	r2, r2, #3
 8000cba:	2a02      	cmp	r2, #2
 8000cbc:	d08e      	beq.n	8000bdc <HAL_GPIO_Init+0x3c>
      temp = GPIOx->MODER;
 8000cbe:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000cc0:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8000cc4:	2203      	movs	r2, #3
 8000cc6:	fa02 f20e 	lsl.w	r2, r2, lr
 8000cca:	ea24 0402 	bic.w	r4, r4, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000cce:	684a      	ldr	r2, [r1, #4]
 8000cd0:	f002 0203 	and.w	r2, r2, #3
 8000cd4:	fa02 f20e 	lsl.w	r2, r2, lr
 8000cd8:	4322      	orrs	r2, r4
      GPIOx->MODER = temp;
 8000cda:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000cdc:	684a      	ldr	r2, [r1, #4]
 8000cde:	f412 3f40 	tst.w	r2, #196608	@ 0x30000
 8000ce2:	d0c7      	beq.n	8000c74 <HAL_GPIO_Init+0xd4>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	9201      	str	r2, [sp, #4]
 8000ce8:	4a26      	ldr	r2, [pc, #152]	@ (8000d84 <HAL_GPIO_Init+0x1e4>)
 8000cea:	6c54      	ldr	r4, [r2, #68]	@ 0x44
 8000cec:	f444 4480 	orr.w	r4, r4, #16384	@ 0x4000
 8000cf0:	6454      	str	r4, [r2, #68]	@ 0x44
 8000cf2:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8000cf4:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8000cf8:	9201      	str	r2, [sp, #4]
 8000cfa:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8000cfc:	089c      	lsrs	r4, r3, #2
 8000cfe:	1ca5      	adds	r5, r4, #2
 8000d00:	4a1e      	ldr	r2, [pc, #120]	@ (8000d7c <HAL_GPIO_Init+0x1dc>)
 8000d02:	f852 5025 	ldr.w	r5, [r2, r5, lsl #2]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000d06:	f003 0e03 	and.w	lr, r3, #3
 8000d0a:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8000d0e:	220f      	movs	r2, #15
 8000d10:	fa02 f20e 	lsl.w	r2, r2, lr
 8000d14:	ea25 0502 	bic.w	r5, r5, r2
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000d18:	4a1b      	ldr	r2, [pc, #108]	@ (8000d88 <HAL_GPIO_Init+0x1e8>)
 8000d1a:	4290      	cmp	r0, r2
 8000d1c:	f43f af74 	beq.w	8000c08 <HAL_GPIO_Init+0x68>
 8000d20:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8000d24:	4290      	cmp	r0, r2
 8000d26:	d01a      	beq.n	8000d5e <HAL_GPIO_Init+0x1be>
 8000d28:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8000d2c:	4290      	cmp	r0, r2
 8000d2e:	d018      	beq.n	8000d62 <HAL_GPIO_Init+0x1c2>
 8000d30:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8000d34:	4290      	cmp	r0, r2
 8000d36:	d016      	beq.n	8000d66 <HAL_GPIO_Init+0x1c6>
 8000d38:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8000d3c:	4290      	cmp	r0, r2
 8000d3e:	d014      	beq.n	8000d6a <HAL_GPIO_Init+0x1ca>
 8000d40:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8000d44:	4290      	cmp	r0, r2
 8000d46:	d012      	beq.n	8000d6e <HAL_GPIO_Init+0x1ce>
 8000d48:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8000d4c:	4290      	cmp	r0, r2
 8000d4e:	d010      	beq.n	8000d72 <HAL_GPIO_Init+0x1d2>
 8000d50:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8000d54:	4290      	cmp	r0, r2
 8000d56:	f43f af55 	beq.w	8000c04 <HAL_GPIO_Init+0x64>
 8000d5a:	2208      	movs	r2, #8
 8000d5c:	e755      	b.n	8000c0a <HAL_GPIO_Init+0x6a>
 8000d5e:	2201      	movs	r2, #1
 8000d60:	e753      	b.n	8000c0a <HAL_GPIO_Init+0x6a>
 8000d62:	2202      	movs	r2, #2
 8000d64:	e751      	b.n	8000c0a <HAL_GPIO_Init+0x6a>
 8000d66:	2203      	movs	r2, #3
 8000d68:	e74f      	b.n	8000c0a <HAL_GPIO_Init+0x6a>
 8000d6a:	2204      	movs	r2, #4
 8000d6c:	e74d      	b.n	8000c0a <HAL_GPIO_Init+0x6a>
 8000d6e:	2205      	movs	r2, #5
 8000d70:	e74b      	b.n	8000c0a <HAL_GPIO_Init+0x6a>
 8000d72:	2206      	movs	r2, #6
 8000d74:	e749      	b.n	8000c0a <HAL_GPIO_Init+0x6a>
      }
    }
  }
}
 8000d76:	b002      	add	sp, #8
 8000d78:	bd70      	pop	{r4, r5, r6, pc}
 8000d7a:	4770      	bx	lr
 8000d7c:	40013800 	.word	0x40013800
 8000d80:	40013c00 	.word	0x40013c00
 8000d84:	40023800 	.word	0x40023800
 8000d88:	40020000 	.word	0x40020000

08000d8c <HAL_RCC_OscConfig>:
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000d8c:	2800      	cmp	r0, #0
 8000d8e:	f000 81e0 	beq.w	8001152 <HAL_RCC_OscConfig+0x3c6>
{
 8000d92:	b570      	push	{r4, r5, r6, lr}
 8000d94:	b082      	sub	sp, #8
 8000d96:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d98:	6803      	ldr	r3, [r0, #0]
 8000d9a:	f013 0f01 	tst.w	r3, #1
 8000d9e:	d03b      	beq.n	8000e18 <HAL_RCC_OscConfig+0x8c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000da0:	4b9f      	ldr	r3, [pc, #636]	@ (8001020 <HAL_RCC_OscConfig+0x294>)
 8000da2:	689b      	ldr	r3, [r3, #8]
 8000da4:	f003 030c 	and.w	r3, r3, #12
 8000da8:	2b04      	cmp	r3, #4
 8000daa:	d02c      	beq.n	8000e06 <HAL_RCC_OscConfig+0x7a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000dac:	4b9c      	ldr	r3, [pc, #624]	@ (8001020 <HAL_RCC_OscConfig+0x294>)
 8000dae:	689b      	ldr	r3, [r3, #8]
 8000db0:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000db4:	2b08      	cmp	r3, #8
 8000db6:	d021      	beq.n	8000dfc <HAL_RCC_OscConfig+0x70>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000db8:	6863      	ldr	r3, [r4, #4]
 8000dba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000dbe:	d04f      	beq.n	8000e60 <HAL_RCC_OscConfig+0xd4>
 8000dc0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000dc4:	d052      	beq.n	8000e6c <HAL_RCC_OscConfig+0xe0>
 8000dc6:	4b96      	ldr	r3, [pc, #600]	@ (8001020 <HAL_RCC_OscConfig+0x294>)
 8000dc8:	681a      	ldr	r2, [r3, #0]
 8000dca:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8000dce:	601a      	str	r2, [r3, #0]
 8000dd0:	681a      	ldr	r2, [r3, #0]
 8000dd2:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8000dd6:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000dd8:	6863      	ldr	r3, [r4, #4]
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d050      	beq.n	8000e80 <HAL_RCC_OscConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000dde:	f7ff fe6f 	bl	8000ac0 <HAL_GetTick>
 8000de2:	4605      	mov	r5, r0

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000de4:	4b8e      	ldr	r3, [pc, #568]	@ (8001020 <HAL_RCC_OscConfig+0x294>)
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8000dec:	d114      	bne.n	8000e18 <HAL_RCC_OscConfig+0x8c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000dee:	f7ff fe67 	bl	8000ac0 <HAL_GetTick>
 8000df2:	1b40      	subs	r0, r0, r5
 8000df4:	2864      	cmp	r0, #100	@ 0x64
 8000df6:	d9f5      	bls.n	8000de4 <HAL_RCC_OscConfig+0x58>
          {
            return HAL_TIMEOUT;
 8000df8:	2003      	movs	r0, #3
 8000dfa:	e1b1      	b.n	8001160 <HAL_RCC_OscConfig+0x3d4>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000dfc:	4b88      	ldr	r3, [pc, #544]	@ (8001020 <HAL_RCC_OscConfig+0x294>)
 8000dfe:	685b      	ldr	r3, [r3, #4]
 8000e00:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8000e04:	d0d8      	beq.n	8000db8 <HAL_RCC_OscConfig+0x2c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e06:	4b86      	ldr	r3, [pc, #536]	@ (8001020 <HAL_RCC_OscConfig+0x294>)
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8000e0e:	d003      	beq.n	8000e18 <HAL_RCC_OscConfig+0x8c>
 8000e10:	6863      	ldr	r3, [r4, #4]
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	f000 819f 	beq.w	8001156 <HAL_RCC_OscConfig+0x3ca>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000e18:	6823      	ldr	r3, [r4, #0]
 8000e1a:	f013 0f02 	tst.w	r3, #2
 8000e1e:	d054      	beq.n	8000eca <HAL_RCC_OscConfig+0x13e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000e20:	4b7f      	ldr	r3, [pc, #508]	@ (8001020 <HAL_RCC_OscConfig+0x294>)
 8000e22:	689b      	ldr	r3, [r3, #8]
 8000e24:	f013 0f0c 	tst.w	r3, #12
 8000e28:	d03e      	beq.n	8000ea8 <HAL_RCC_OscConfig+0x11c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000e2a:	4b7d      	ldr	r3, [pc, #500]	@ (8001020 <HAL_RCC_OscConfig+0x294>)
 8000e2c:	689b      	ldr	r3, [r3, #8]
 8000e2e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000e32:	2b08      	cmp	r3, #8
 8000e34:	d033      	beq.n	8000e9e <HAL_RCC_OscConfig+0x112>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8000e36:	68e3      	ldr	r3, [r4, #12]
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d068      	beq.n	8000f0e <HAL_RCC_OscConfig+0x182>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000e3c:	4b79      	ldr	r3, [pc, #484]	@ (8001024 <HAL_RCC_OscConfig+0x298>)
 8000e3e:	2201      	movs	r2, #1
 8000e40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000e42:	f7ff fe3d 	bl	8000ac0 <HAL_GetTick>
 8000e46:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e48:	4b75      	ldr	r3, [pc, #468]	@ (8001020 <HAL_RCC_OscConfig+0x294>)
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	f013 0f02 	tst.w	r3, #2
 8000e50:	d154      	bne.n	8000efc <HAL_RCC_OscConfig+0x170>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000e52:	f7ff fe35 	bl	8000ac0 <HAL_GetTick>
 8000e56:	1b40      	subs	r0, r0, r5
 8000e58:	2802      	cmp	r0, #2
 8000e5a:	d9f5      	bls.n	8000e48 <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 8000e5c:	2003      	movs	r0, #3
 8000e5e:	e17f      	b.n	8001160 <HAL_RCC_OscConfig+0x3d4>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e60:	4a6f      	ldr	r2, [pc, #444]	@ (8001020 <HAL_RCC_OscConfig+0x294>)
 8000e62:	6813      	ldr	r3, [r2, #0]
 8000e64:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000e68:	6013      	str	r3, [r2, #0]
 8000e6a:	e7b5      	b.n	8000dd8 <HAL_RCC_OscConfig+0x4c>
 8000e6c:	4b6c      	ldr	r3, [pc, #432]	@ (8001020 <HAL_RCC_OscConfig+0x294>)
 8000e6e:	681a      	ldr	r2, [r3, #0]
 8000e70:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8000e74:	601a      	str	r2, [r3, #0]
 8000e76:	681a      	ldr	r2, [r3, #0]
 8000e78:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8000e7c:	601a      	str	r2, [r3, #0]
 8000e7e:	e7ab      	b.n	8000dd8 <HAL_RCC_OscConfig+0x4c>
        tickstart = HAL_GetTick();
 8000e80:	f7ff fe1e 	bl	8000ac0 <HAL_GetTick>
 8000e84:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e86:	4b66      	ldr	r3, [pc, #408]	@ (8001020 <HAL_RCC_OscConfig+0x294>)
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8000e8e:	d0c3      	beq.n	8000e18 <HAL_RCC_OscConfig+0x8c>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e90:	f7ff fe16 	bl	8000ac0 <HAL_GetTick>
 8000e94:	1b40      	subs	r0, r0, r5
 8000e96:	2864      	cmp	r0, #100	@ 0x64
 8000e98:	d9f5      	bls.n	8000e86 <HAL_RCC_OscConfig+0xfa>
            return HAL_TIMEOUT;
 8000e9a:	2003      	movs	r0, #3
 8000e9c:	e160      	b.n	8001160 <HAL_RCC_OscConfig+0x3d4>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000e9e:	4b60      	ldr	r3, [pc, #384]	@ (8001020 <HAL_RCC_OscConfig+0x294>)
 8000ea0:	685b      	ldr	r3, [r3, #4]
 8000ea2:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8000ea6:	d1c6      	bne.n	8000e36 <HAL_RCC_OscConfig+0xaa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000ea8:	4b5d      	ldr	r3, [pc, #372]	@ (8001020 <HAL_RCC_OscConfig+0x294>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	f013 0f02 	tst.w	r3, #2
 8000eb0:	d003      	beq.n	8000eba <HAL_RCC_OscConfig+0x12e>
 8000eb2:	68e3      	ldr	r3, [r4, #12]
 8000eb4:	2b01      	cmp	r3, #1
 8000eb6:	f040 8150 	bne.w	800115a <HAL_RCC_OscConfig+0x3ce>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000eba:	4a59      	ldr	r2, [pc, #356]	@ (8001020 <HAL_RCC_OscConfig+0x294>)
 8000ebc:	6813      	ldr	r3, [r2, #0]
 8000ebe:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8000ec2:	6921      	ldr	r1, [r4, #16]
 8000ec4:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000ec8:	6013      	str	r3, [r2, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000eca:	6823      	ldr	r3, [r4, #0]
 8000ecc:	f013 0f08 	tst.w	r3, #8
 8000ed0:	d042      	beq.n	8000f58 <HAL_RCC_OscConfig+0x1cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000ed2:	6963      	ldr	r3, [r4, #20]
 8000ed4:	b36b      	cbz	r3, 8000f32 <HAL_RCC_OscConfig+0x1a6>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000ed6:	4b53      	ldr	r3, [pc, #332]	@ (8001024 <HAL_RCC_OscConfig+0x298>)
 8000ed8:	2201      	movs	r2, #1
 8000eda:	f8c3 2e80 	str.w	r2, [r3, #3712]	@ 0xe80

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000ede:	f7ff fdef 	bl	8000ac0 <HAL_GetTick>
 8000ee2:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000ee4:	4b4e      	ldr	r3, [pc, #312]	@ (8001020 <HAL_RCC_OscConfig+0x294>)
 8000ee6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8000ee8:	f013 0f02 	tst.w	r3, #2
 8000eec:	d134      	bne.n	8000f58 <HAL_RCC_OscConfig+0x1cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000eee:	f7ff fde7 	bl	8000ac0 <HAL_GetTick>
 8000ef2:	1b40      	subs	r0, r0, r5
 8000ef4:	2802      	cmp	r0, #2
 8000ef6:	d9f5      	bls.n	8000ee4 <HAL_RCC_OscConfig+0x158>
        {
          return HAL_TIMEOUT;
 8000ef8:	2003      	movs	r0, #3
 8000efa:	e131      	b.n	8001160 <HAL_RCC_OscConfig+0x3d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000efc:	4a48      	ldr	r2, [pc, #288]	@ (8001020 <HAL_RCC_OscConfig+0x294>)
 8000efe:	6813      	ldr	r3, [r2, #0]
 8000f00:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8000f04:	6921      	ldr	r1, [r4, #16]
 8000f06:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000f0a:	6013      	str	r3, [r2, #0]
 8000f0c:	e7dd      	b.n	8000eca <HAL_RCC_OscConfig+0x13e>
        __HAL_RCC_HSI_DISABLE();
 8000f0e:	4b45      	ldr	r3, [pc, #276]	@ (8001024 <HAL_RCC_OscConfig+0x298>)
 8000f10:	2200      	movs	r2, #0
 8000f12:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000f14:	f7ff fdd4 	bl	8000ac0 <HAL_GetTick>
 8000f18:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f1a:	4b41      	ldr	r3, [pc, #260]	@ (8001020 <HAL_RCC_OscConfig+0x294>)
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	f013 0f02 	tst.w	r3, #2
 8000f22:	d0d2      	beq.n	8000eca <HAL_RCC_OscConfig+0x13e>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000f24:	f7ff fdcc 	bl	8000ac0 <HAL_GetTick>
 8000f28:	1b40      	subs	r0, r0, r5
 8000f2a:	2802      	cmp	r0, #2
 8000f2c:	d9f5      	bls.n	8000f1a <HAL_RCC_OscConfig+0x18e>
            return HAL_TIMEOUT;
 8000f2e:	2003      	movs	r0, #3
 8000f30:	e116      	b.n	8001160 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000f32:	4b3c      	ldr	r3, [pc, #240]	@ (8001024 <HAL_RCC_OscConfig+0x298>)
 8000f34:	2200      	movs	r2, #0
 8000f36:	f8c3 2e80 	str.w	r2, [r3, #3712]	@ 0xe80

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f3a:	f7ff fdc1 	bl	8000ac0 <HAL_GetTick>
 8000f3e:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f40:	4b37      	ldr	r3, [pc, #220]	@ (8001020 <HAL_RCC_OscConfig+0x294>)
 8000f42:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8000f44:	f013 0f02 	tst.w	r3, #2
 8000f48:	d006      	beq.n	8000f58 <HAL_RCC_OscConfig+0x1cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000f4a:	f7ff fdb9 	bl	8000ac0 <HAL_GetTick>
 8000f4e:	1b40      	subs	r0, r0, r5
 8000f50:	2802      	cmp	r0, #2
 8000f52:	d9f5      	bls.n	8000f40 <HAL_RCC_OscConfig+0x1b4>
        {
          return HAL_TIMEOUT;
 8000f54:	2003      	movs	r0, #3
 8000f56:	e103      	b.n	8001160 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000f58:	6823      	ldr	r3, [r4, #0]
 8000f5a:	f013 0f04 	tst.w	r3, #4
 8000f5e:	d077      	beq.n	8001050 <HAL_RCC_OscConfig+0x2c4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000f60:	4b2f      	ldr	r3, [pc, #188]	@ (8001020 <HAL_RCC_OscConfig+0x294>)
 8000f62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f64:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 8000f68:	d133      	bne.n	8000fd2 <HAL_RCC_OscConfig+0x246>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	9301      	str	r3, [sp, #4]
 8000f6e:	4b2c      	ldr	r3, [pc, #176]	@ (8001020 <HAL_RCC_OscConfig+0x294>)
 8000f70:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000f72:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8000f76:	641a      	str	r2, [r3, #64]	@ 0x40
 8000f78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f7a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f7e:	9301      	str	r3, [sp, #4]
 8000f80:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8000f82:	2501      	movs	r5, #1
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f84:	4b28      	ldr	r3, [pc, #160]	@ (8001028 <HAL_RCC_OscConfig+0x29c>)
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8000f8c:	d023      	beq.n	8000fd6 <HAL_RCC_OscConfig+0x24a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f8e:	68a3      	ldr	r3, [r4, #8]
 8000f90:	2b01      	cmp	r3, #1
 8000f92:	d034      	beq.n	8000ffe <HAL_RCC_OscConfig+0x272>
 8000f94:	2b05      	cmp	r3, #5
 8000f96:	d038      	beq.n	800100a <HAL_RCC_OscConfig+0x27e>
 8000f98:	4b21      	ldr	r3, [pc, #132]	@ (8001020 <HAL_RCC_OscConfig+0x294>)
 8000f9a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8000f9c:	f022 0201 	bic.w	r2, r2, #1
 8000fa0:	671a      	str	r2, [r3, #112]	@ 0x70
 8000fa2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8000fa4:	f022 0204 	bic.w	r2, r2, #4
 8000fa8:	671a      	str	r2, [r3, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8000faa:	68a3      	ldr	r3, [r4, #8]
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d03d      	beq.n	800102c <HAL_RCC_OscConfig+0x2a0>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000fb0:	f7ff fd86 	bl	8000ac0 <HAL_GetTick>
 8000fb4:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000fb6:	4b1a      	ldr	r3, [pc, #104]	@ (8001020 <HAL_RCC_OscConfig+0x294>)
 8000fb8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000fba:	f013 0f02 	tst.w	r3, #2
 8000fbe:	d146      	bne.n	800104e <HAL_RCC_OscConfig+0x2c2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000fc0:	f7ff fd7e 	bl	8000ac0 <HAL_GetTick>
 8000fc4:	1b80      	subs	r0, r0, r6
 8000fc6:	f241 3388 	movw	r3, #5000	@ 0x1388
 8000fca:	4298      	cmp	r0, r3
 8000fcc:	d9f3      	bls.n	8000fb6 <HAL_RCC_OscConfig+0x22a>
        {
          return HAL_TIMEOUT;
 8000fce:	2003      	movs	r0, #3
 8000fd0:	e0c6      	b.n	8001160 <HAL_RCC_OscConfig+0x3d4>
    FlagStatus       pwrclkchanged = RESET;
 8000fd2:	2500      	movs	r5, #0
 8000fd4:	e7d6      	b.n	8000f84 <HAL_RCC_OscConfig+0x1f8>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000fd6:	4a14      	ldr	r2, [pc, #80]	@ (8001028 <HAL_RCC_OscConfig+0x29c>)
 8000fd8:	6813      	ldr	r3, [r2, #0]
 8000fda:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000fde:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8000fe0:	f7ff fd6e 	bl	8000ac0 <HAL_GetTick>
 8000fe4:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000fe6:	4b10      	ldr	r3, [pc, #64]	@ (8001028 <HAL_RCC_OscConfig+0x29c>)
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8000fee:	d1ce      	bne.n	8000f8e <HAL_RCC_OscConfig+0x202>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000ff0:	f7ff fd66 	bl	8000ac0 <HAL_GetTick>
 8000ff4:	1b80      	subs	r0, r0, r6
 8000ff6:	2802      	cmp	r0, #2
 8000ff8:	d9f5      	bls.n	8000fe6 <HAL_RCC_OscConfig+0x25a>
          return HAL_TIMEOUT;
 8000ffa:	2003      	movs	r0, #3
 8000ffc:	e0b0      	b.n	8001160 <HAL_RCC_OscConfig+0x3d4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000ffe:	4a08      	ldr	r2, [pc, #32]	@ (8001020 <HAL_RCC_OscConfig+0x294>)
 8001000:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 8001002:	f043 0301 	orr.w	r3, r3, #1
 8001006:	6713      	str	r3, [r2, #112]	@ 0x70
 8001008:	e7cf      	b.n	8000faa <HAL_RCC_OscConfig+0x21e>
 800100a:	4b05      	ldr	r3, [pc, #20]	@ (8001020 <HAL_RCC_OscConfig+0x294>)
 800100c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800100e:	f042 0204 	orr.w	r2, r2, #4
 8001012:	671a      	str	r2, [r3, #112]	@ 0x70
 8001014:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001016:	f042 0201 	orr.w	r2, r2, #1
 800101a:	671a      	str	r2, [r3, #112]	@ 0x70
 800101c:	e7c5      	b.n	8000faa <HAL_RCC_OscConfig+0x21e>
 800101e:	bf00      	nop
 8001020:	40023800 	.word	0x40023800
 8001024:	42470000 	.word	0x42470000
 8001028:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800102c:	f7ff fd48 	bl	8000ac0 <HAL_GetTick>
 8001030:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001032:	4b52      	ldr	r3, [pc, #328]	@ (800117c <HAL_RCC_OscConfig+0x3f0>)
 8001034:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001036:	f013 0f02 	tst.w	r3, #2
 800103a:	d008      	beq.n	800104e <HAL_RCC_OscConfig+0x2c2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800103c:	f7ff fd40 	bl	8000ac0 <HAL_GetTick>
 8001040:	1b80      	subs	r0, r0, r6
 8001042:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001046:	4298      	cmp	r0, r3
 8001048:	d9f3      	bls.n	8001032 <HAL_RCC_OscConfig+0x2a6>
        {
          return HAL_TIMEOUT;
 800104a:	2003      	movs	r0, #3
 800104c:	e088      	b.n	8001160 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800104e:	b9ed      	cbnz	r5, 800108c <HAL_RCC_OscConfig+0x300>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001050:	69a3      	ldr	r3, [r4, #24]
 8001052:	2b00      	cmp	r3, #0
 8001054:	f000 8083 	beq.w	800115e <HAL_RCC_OscConfig+0x3d2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001058:	4a48      	ldr	r2, [pc, #288]	@ (800117c <HAL_RCC_OscConfig+0x3f0>)
 800105a:	6892      	ldr	r2, [r2, #8]
 800105c:	f002 020c 	and.w	r2, r2, #12
 8001060:	2a08      	cmp	r2, #8
 8001062:	d051      	beq.n	8001108 <HAL_RCC_OscConfig+0x37c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001064:	2b02      	cmp	r3, #2
 8001066:	d017      	beq.n	8001098 <HAL_RCC_OscConfig+0x30c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001068:	4b45      	ldr	r3, [pc, #276]	@ (8001180 <HAL_RCC_OscConfig+0x3f4>)
 800106a:	2200      	movs	r2, #0
 800106c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800106e:	f7ff fd27 	bl	8000ac0 <HAL_GetTick>
 8001072:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001074:	4b41      	ldr	r3, [pc, #260]	@ (800117c <HAL_RCC_OscConfig+0x3f0>)
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 800107c:	d042      	beq.n	8001104 <HAL_RCC_OscConfig+0x378>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800107e:	f7ff fd1f 	bl	8000ac0 <HAL_GetTick>
 8001082:	1b00      	subs	r0, r0, r4
 8001084:	2802      	cmp	r0, #2
 8001086:	d9f5      	bls.n	8001074 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8001088:	2003      	movs	r0, #3
 800108a:	e069      	b.n	8001160 <HAL_RCC_OscConfig+0x3d4>
      __HAL_RCC_PWR_CLK_DISABLE();
 800108c:	4a3b      	ldr	r2, [pc, #236]	@ (800117c <HAL_RCC_OscConfig+0x3f0>)
 800108e:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8001090:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001094:	6413      	str	r3, [r2, #64]	@ 0x40
 8001096:	e7db      	b.n	8001050 <HAL_RCC_OscConfig+0x2c4>
        __HAL_RCC_PLL_DISABLE();
 8001098:	4b39      	ldr	r3, [pc, #228]	@ (8001180 <HAL_RCC_OscConfig+0x3f4>)
 800109a:	2200      	movs	r2, #0
 800109c:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 800109e:	f7ff fd0f 	bl	8000ac0 <HAL_GetTick>
 80010a2:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80010a4:	4b35      	ldr	r3, [pc, #212]	@ (800117c <HAL_RCC_OscConfig+0x3f0>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 80010ac:	d006      	beq.n	80010bc <HAL_RCC_OscConfig+0x330>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80010ae:	f7ff fd07 	bl	8000ac0 <HAL_GetTick>
 80010b2:	1b40      	subs	r0, r0, r5
 80010b4:	2802      	cmp	r0, #2
 80010b6:	d9f5      	bls.n	80010a4 <HAL_RCC_OscConfig+0x318>
            return HAL_TIMEOUT;
 80010b8:	2003      	movs	r0, #3
 80010ba:	e051      	b.n	8001160 <HAL_RCC_OscConfig+0x3d4>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80010bc:	69e3      	ldr	r3, [r4, #28]
 80010be:	6a22      	ldr	r2, [r4, #32]
 80010c0:	4313      	orrs	r3, r2
 80010c2:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80010c4:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 80010c8:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 80010ca:	0852      	lsrs	r2, r2, #1
 80010cc:	3a01      	subs	r2, #1
 80010ce:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80010d2:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80010d4:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80010d8:	4a28      	ldr	r2, [pc, #160]	@ (800117c <HAL_RCC_OscConfig+0x3f0>)
 80010da:	6053      	str	r3, [r2, #4]
        __HAL_RCC_PLL_ENABLE();
 80010dc:	4b28      	ldr	r3, [pc, #160]	@ (8001180 <HAL_RCC_OscConfig+0x3f4>)
 80010de:	2201      	movs	r2, #1
 80010e0:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 80010e2:	f7ff fced 	bl	8000ac0 <HAL_GetTick>
 80010e6:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80010e8:	4b24      	ldr	r3, [pc, #144]	@ (800117c <HAL_RCC_OscConfig+0x3f0>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 80010f0:	d106      	bne.n	8001100 <HAL_RCC_OscConfig+0x374>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80010f2:	f7ff fce5 	bl	8000ac0 <HAL_GetTick>
 80010f6:	1b00      	subs	r0, r0, r4
 80010f8:	2802      	cmp	r0, #2
 80010fa:	d9f5      	bls.n	80010e8 <HAL_RCC_OscConfig+0x35c>
            return HAL_TIMEOUT;
 80010fc:	2003      	movs	r0, #3
 80010fe:	e02f      	b.n	8001160 <HAL_RCC_OscConfig+0x3d4>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 8001100:	2000      	movs	r0, #0
 8001102:	e02d      	b.n	8001160 <HAL_RCC_OscConfig+0x3d4>
 8001104:	2000      	movs	r0, #0
 8001106:	e02b      	b.n	8001160 <HAL_RCC_OscConfig+0x3d4>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001108:	2b01      	cmp	r3, #1
 800110a:	d02b      	beq.n	8001164 <HAL_RCC_OscConfig+0x3d8>
        pll_config = RCC->PLLCFGR;
 800110c:	4b1b      	ldr	r3, [pc, #108]	@ (800117c <HAL_RCC_OscConfig+0x3f0>)
 800110e:	685b      	ldr	r3, [r3, #4]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001110:	f403 0180 	and.w	r1, r3, #4194304	@ 0x400000
 8001114:	69e2      	ldr	r2, [r4, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001116:	4291      	cmp	r1, r2
 8001118:	d126      	bne.n	8001168 <HAL_RCC_OscConfig+0x3dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800111a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800111e:	6a21      	ldr	r1, [r4, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001120:	428a      	cmp	r2, r1
 8001122:	d123      	bne.n	800116c <HAL_RCC_OscConfig+0x3e0>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001124:	6a61      	ldr	r1, [r4, #36]	@ 0x24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001126:	f647 72c0 	movw	r2, #32704	@ 0x7fc0
 800112a:	401a      	ands	r2, r3
 800112c:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 8001130:	d11e      	bne.n	8001170 <HAL_RCC_OscConfig+0x3e4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001132:	f403 3140 	and.w	r1, r3, #196608	@ 0x30000
 8001136:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8001138:	0852      	lsrs	r2, r2, #1
 800113a:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800113c:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 8001140:	d118      	bne.n	8001174 <HAL_RCC_OscConfig+0x3e8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001142:	f003 6370 	and.w	r3, r3, #251658240	@ 0xf000000
 8001146:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001148:	ebb3 6f02 	cmp.w	r3, r2, lsl #24
 800114c:	d114      	bne.n	8001178 <HAL_RCC_OscConfig+0x3ec>
  return HAL_OK;
 800114e:	2000      	movs	r0, #0
 8001150:	e006      	b.n	8001160 <HAL_RCC_OscConfig+0x3d4>
    return HAL_ERROR;
 8001152:	2001      	movs	r0, #1
}
 8001154:	4770      	bx	lr
        return HAL_ERROR;
 8001156:	2001      	movs	r0, #1
 8001158:	e002      	b.n	8001160 <HAL_RCC_OscConfig+0x3d4>
        return HAL_ERROR;
 800115a:	2001      	movs	r0, #1
 800115c:	e000      	b.n	8001160 <HAL_RCC_OscConfig+0x3d4>
  return HAL_OK;
 800115e:	2000      	movs	r0, #0
}
 8001160:	b002      	add	sp, #8
 8001162:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 8001164:	2001      	movs	r0, #1
 8001166:	e7fb      	b.n	8001160 <HAL_RCC_OscConfig+0x3d4>
          return HAL_ERROR;
 8001168:	2001      	movs	r0, #1
 800116a:	e7f9      	b.n	8001160 <HAL_RCC_OscConfig+0x3d4>
 800116c:	2001      	movs	r0, #1
 800116e:	e7f7      	b.n	8001160 <HAL_RCC_OscConfig+0x3d4>
 8001170:	2001      	movs	r0, #1
 8001172:	e7f5      	b.n	8001160 <HAL_RCC_OscConfig+0x3d4>
 8001174:	2001      	movs	r0, #1
 8001176:	e7f3      	b.n	8001160 <HAL_RCC_OscConfig+0x3d4>
 8001178:	2001      	movs	r0, #1
 800117a:	e7f1      	b.n	8001160 <HAL_RCC_OscConfig+0x3d4>
 800117c:	40023800 	.word	0x40023800
 8001180:	42470000 	.word	0x42470000

08001184 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001184:	b508      	push	{r3, lr}
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001186:	4b31      	ldr	r3, [pc, #196]	@ (800124c <HAL_RCC_GetSysClockFreq+0xc8>)
 8001188:	689b      	ldr	r3, [r3, #8]
 800118a:	f003 030c 	and.w	r3, r3, #12
 800118e:	2b08      	cmp	r3, #8
 8001190:	d001      	beq.n	8001196 <HAL_RCC_GetSysClockFreq+0x12>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001192:	482f      	ldr	r0, [pc, #188]	@ (8001250 <HAL_RCC_GetSysClockFreq+0xcc>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001194:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001196:	4b2d      	ldr	r3, [pc, #180]	@ (800124c <HAL_RCC_GetSysClockFreq+0xc8>)
 8001198:	685a      	ldr	r2, [r3, #4]
 800119a:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800119e:	685b      	ldr	r3, [r3, #4]
 80011a0:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 80011a4:	d02c      	beq.n	8001200 <HAL_RCC_GetSysClockFreq+0x7c>
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80011a6:	4b29      	ldr	r3, [pc, #164]	@ (800124c <HAL_RCC_GetSysClockFreq+0xc8>)
 80011a8:	6858      	ldr	r0, [r3, #4]
 80011aa:	f3c0 1088 	ubfx	r0, r0, #6, #9
 80011ae:	ea4f 1c40 	mov.w	ip, r0, lsl #5
 80011b2:	ebbc 0c00 	subs.w	ip, ip, r0
 80011b6:	eb6e 0e0e 	sbc.w	lr, lr, lr
 80011ba:	ea4f 138e 	mov.w	r3, lr, lsl #6
 80011be:	ea43 639c 	orr.w	r3, r3, ip, lsr #26
 80011c2:	ea4f 118c 	mov.w	r1, ip, lsl #6
 80011c6:	ebb1 010c 	subs.w	r1, r1, ip
 80011ca:	eb63 030e 	sbc.w	r3, r3, lr
 80011ce:	00db      	lsls	r3, r3, #3
 80011d0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80011d4:	00c9      	lsls	r1, r1, #3
 80011d6:	eb11 0c00 	adds.w	ip, r1, r0
 80011da:	f143 0300 	adc.w	r3, r3, #0
 80011de:	0299      	lsls	r1, r3, #10
 80011e0:	2300      	movs	r3, #0
 80011e2:	ea4f 208c 	mov.w	r0, ip, lsl #10
 80011e6:	ea41 519c 	orr.w	r1, r1, ip, lsr #22
 80011ea:	f7ff f841 	bl	8000270 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80011ee:	4b17      	ldr	r3, [pc, #92]	@ (800124c <HAL_RCC_GetSysClockFreq+0xc8>)
 80011f0:	685b      	ldr	r3, [r3, #4]
 80011f2:	f3c3 4301 	ubfx	r3, r3, #16, #2
 80011f6:	3301      	adds	r3, #1
 80011f8:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 80011fa:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 80011fe:	e7c9      	b.n	8001194 <HAL_RCC_GetSysClockFreq+0x10>
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001200:	4b12      	ldr	r3, [pc, #72]	@ (800124c <HAL_RCC_GetSysClockFreq+0xc8>)
 8001202:	6858      	ldr	r0, [r3, #4]
 8001204:	f3c0 1088 	ubfx	r0, r0, #6, #9
 8001208:	ea4f 1c40 	mov.w	ip, r0, lsl #5
 800120c:	ebbc 0c00 	subs.w	ip, ip, r0
 8001210:	eb6e 0e0e 	sbc.w	lr, lr, lr
 8001214:	ea4f 138e 	mov.w	r3, lr, lsl #6
 8001218:	ea43 639c 	orr.w	r3, r3, ip, lsr #26
 800121c:	ea4f 118c 	mov.w	r1, ip, lsl #6
 8001220:	ebb1 010c 	subs.w	r1, r1, ip
 8001224:	eb63 030e 	sbc.w	r3, r3, lr
 8001228:	00db      	lsls	r3, r3, #3
 800122a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800122e:	00c9      	lsls	r1, r1, #3
 8001230:	eb11 0c00 	adds.w	ip, r1, r0
 8001234:	f143 0300 	adc.w	r3, r3, #0
 8001238:	0299      	lsls	r1, r3, #10
 800123a:	2300      	movs	r3, #0
 800123c:	ea4f 208c 	mov.w	r0, ip, lsl #10
 8001240:	ea41 519c 	orr.w	r1, r1, ip, lsr #22
 8001244:	f7ff f814 	bl	8000270 <__aeabi_uldivmod>
 8001248:	e7d1      	b.n	80011ee <HAL_RCC_GetSysClockFreq+0x6a>
 800124a:	bf00      	nop
 800124c:	40023800 	.word	0x40023800
 8001250:	00f42400 	.word	0x00f42400

08001254 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8001254:	2800      	cmp	r0, #0
 8001256:	f000 809b 	beq.w	8001390 <HAL_RCC_ClockConfig+0x13c>
{
 800125a:	b570      	push	{r4, r5, r6, lr}
 800125c:	460d      	mov	r5, r1
 800125e:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001260:	4b4f      	ldr	r3, [pc, #316]	@ (80013a0 <HAL_RCC_ClockConfig+0x14c>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	f003 0307 	and.w	r3, r3, #7
 8001268:	428b      	cmp	r3, r1
 800126a:	d208      	bcs.n	800127e <HAL_RCC_ClockConfig+0x2a>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800126c:	b2cb      	uxtb	r3, r1
 800126e:	4a4c      	ldr	r2, [pc, #304]	@ (80013a0 <HAL_RCC_ClockConfig+0x14c>)
 8001270:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001272:	6813      	ldr	r3, [r2, #0]
 8001274:	f003 0307 	and.w	r3, r3, #7
 8001278:	428b      	cmp	r3, r1
 800127a:	f040 808b 	bne.w	8001394 <HAL_RCC_ClockConfig+0x140>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800127e:	6823      	ldr	r3, [r4, #0]
 8001280:	f013 0f02 	tst.w	r3, #2
 8001284:	d017      	beq.n	80012b6 <HAL_RCC_ClockConfig+0x62>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001286:	f013 0f04 	tst.w	r3, #4
 800128a:	d004      	beq.n	8001296 <HAL_RCC_ClockConfig+0x42>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800128c:	4a45      	ldr	r2, [pc, #276]	@ (80013a4 <HAL_RCC_ClockConfig+0x150>)
 800128e:	6893      	ldr	r3, [r2, #8]
 8001290:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001294:	6093      	str	r3, [r2, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001296:	6823      	ldr	r3, [r4, #0]
 8001298:	f013 0f08 	tst.w	r3, #8
 800129c:	d004      	beq.n	80012a8 <HAL_RCC_ClockConfig+0x54>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800129e:	4a41      	ldr	r2, [pc, #260]	@ (80013a4 <HAL_RCC_ClockConfig+0x150>)
 80012a0:	6893      	ldr	r3, [r2, #8]
 80012a2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80012a6:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80012a8:	4a3e      	ldr	r2, [pc, #248]	@ (80013a4 <HAL_RCC_ClockConfig+0x150>)
 80012aa:	6893      	ldr	r3, [r2, #8]
 80012ac:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80012b0:	68a1      	ldr	r1, [r4, #8]
 80012b2:	430b      	orrs	r3, r1
 80012b4:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80012b6:	6823      	ldr	r3, [r4, #0]
 80012b8:	f013 0f01 	tst.w	r3, #1
 80012bc:	d032      	beq.n	8001324 <HAL_RCC_ClockConfig+0xd0>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80012be:	6863      	ldr	r3, [r4, #4]
 80012c0:	2b01      	cmp	r3, #1
 80012c2:	d021      	beq.n	8001308 <HAL_RCC_ClockConfig+0xb4>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80012c4:	1e9a      	subs	r2, r3, #2
 80012c6:	2a01      	cmp	r2, #1
 80012c8:	d925      	bls.n	8001316 <HAL_RCC_ClockConfig+0xc2>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012ca:	4a36      	ldr	r2, [pc, #216]	@ (80013a4 <HAL_RCC_ClockConfig+0x150>)
 80012cc:	6812      	ldr	r2, [r2, #0]
 80012ce:	f012 0f02 	tst.w	r2, #2
 80012d2:	d061      	beq.n	8001398 <HAL_RCC_ClockConfig+0x144>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80012d4:	4933      	ldr	r1, [pc, #204]	@ (80013a4 <HAL_RCC_ClockConfig+0x150>)
 80012d6:	688a      	ldr	r2, [r1, #8]
 80012d8:	f022 0203 	bic.w	r2, r2, #3
 80012dc:	4313      	orrs	r3, r2
 80012de:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 80012e0:	f7ff fbee 	bl	8000ac0 <HAL_GetTick>
 80012e4:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80012e6:	4b2f      	ldr	r3, [pc, #188]	@ (80013a4 <HAL_RCC_ClockConfig+0x150>)
 80012e8:	689b      	ldr	r3, [r3, #8]
 80012ea:	f003 030c 	and.w	r3, r3, #12
 80012ee:	6862      	ldr	r2, [r4, #4]
 80012f0:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80012f4:	d016      	beq.n	8001324 <HAL_RCC_ClockConfig+0xd0>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80012f6:	f7ff fbe3 	bl	8000ac0 <HAL_GetTick>
 80012fa:	1b80      	subs	r0, r0, r6
 80012fc:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001300:	4298      	cmp	r0, r3
 8001302:	d9f0      	bls.n	80012e6 <HAL_RCC_ClockConfig+0x92>
        return HAL_TIMEOUT;
 8001304:	2003      	movs	r0, #3
 8001306:	e042      	b.n	800138e <HAL_RCC_ClockConfig+0x13a>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001308:	4a26      	ldr	r2, [pc, #152]	@ (80013a4 <HAL_RCC_ClockConfig+0x150>)
 800130a:	6812      	ldr	r2, [r2, #0]
 800130c:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 8001310:	d1e0      	bne.n	80012d4 <HAL_RCC_ClockConfig+0x80>
        return HAL_ERROR;
 8001312:	2001      	movs	r0, #1
 8001314:	e03b      	b.n	800138e <HAL_RCC_ClockConfig+0x13a>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001316:	4a23      	ldr	r2, [pc, #140]	@ (80013a4 <HAL_RCC_ClockConfig+0x150>)
 8001318:	6812      	ldr	r2, [r2, #0]
 800131a:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 800131e:	d1d9      	bne.n	80012d4 <HAL_RCC_ClockConfig+0x80>
        return HAL_ERROR;
 8001320:	2001      	movs	r0, #1
 8001322:	e034      	b.n	800138e <HAL_RCC_ClockConfig+0x13a>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001324:	4b1e      	ldr	r3, [pc, #120]	@ (80013a0 <HAL_RCC_ClockConfig+0x14c>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	f003 0307 	and.w	r3, r3, #7
 800132c:	42ab      	cmp	r3, r5
 800132e:	d907      	bls.n	8001340 <HAL_RCC_ClockConfig+0xec>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001330:	b2ea      	uxtb	r2, r5
 8001332:	4b1b      	ldr	r3, [pc, #108]	@ (80013a0 <HAL_RCC_ClockConfig+0x14c>)
 8001334:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	f003 0307 	and.w	r3, r3, #7
 800133c:	42ab      	cmp	r3, r5
 800133e:	d12d      	bne.n	800139c <HAL_RCC_ClockConfig+0x148>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001340:	6823      	ldr	r3, [r4, #0]
 8001342:	f013 0f04 	tst.w	r3, #4
 8001346:	d006      	beq.n	8001356 <HAL_RCC_ClockConfig+0x102>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001348:	4a16      	ldr	r2, [pc, #88]	@ (80013a4 <HAL_RCC_ClockConfig+0x150>)
 800134a:	6893      	ldr	r3, [r2, #8]
 800134c:	f423 53e0 	bic.w	r3, r3, #7168	@ 0x1c00
 8001350:	68e1      	ldr	r1, [r4, #12]
 8001352:	430b      	orrs	r3, r1
 8001354:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001356:	6823      	ldr	r3, [r4, #0]
 8001358:	f013 0f08 	tst.w	r3, #8
 800135c:	d007      	beq.n	800136e <HAL_RCC_ClockConfig+0x11a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800135e:	4a11      	ldr	r2, [pc, #68]	@ (80013a4 <HAL_RCC_ClockConfig+0x150>)
 8001360:	6893      	ldr	r3, [r2, #8]
 8001362:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8001366:	6921      	ldr	r1, [r4, #16]
 8001368:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800136c:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800136e:	f7ff ff09 	bl	8001184 <HAL_RCC_GetSysClockFreq>
 8001372:	4b0c      	ldr	r3, [pc, #48]	@ (80013a4 <HAL_RCC_ClockConfig+0x150>)
 8001374:	689b      	ldr	r3, [r3, #8]
 8001376:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800137a:	4a0b      	ldr	r2, [pc, #44]	@ (80013a8 <HAL_RCC_ClockConfig+0x154>)
 800137c:	5cd3      	ldrb	r3, [r2, r3]
 800137e:	40d8      	lsrs	r0, r3
 8001380:	4b0a      	ldr	r3, [pc, #40]	@ (80013ac <HAL_RCC_ClockConfig+0x158>)
 8001382:	6018      	str	r0, [r3, #0]
  HAL_InitTick (uwTickPrio);
 8001384:	4b0a      	ldr	r3, [pc, #40]	@ (80013b0 <HAL_RCC_ClockConfig+0x15c>)
 8001386:	6818      	ldr	r0, [r3, #0]
 8001388:	f7ff fb4e 	bl	8000a28 <HAL_InitTick>
  return HAL_OK;
 800138c:	2000      	movs	r0, #0
}
 800138e:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8001390:	2001      	movs	r0, #1
}
 8001392:	4770      	bx	lr
      return HAL_ERROR;
 8001394:	2001      	movs	r0, #1
 8001396:	e7fa      	b.n	800138e <HAL_RCC_ClockConfig+0x13a>
        return HAL_ERROR;
 8001398:	2001      	movs	r0, #1
 800139a:	e7f8      	b.n	800138e <HAL_RCC_ClockConfig+0x13a>
      return HAL_ERROR;
 800139c:	2001      	movs	r0, #1
 800139e:	e7f6      	b.n	800138e <HAL_RCC_ClockConfig+0x13a>
 80013a0:	40023c00 	.word	0x40023c00
 80013a4:	40023800 	.word	0x40023800
 80013a8:	08002dd8 	.word	0x08002dd8
 80013ac:	20000000 	.word	0x20000000
 80013b0:	20000008 	.word	0x20000008

080013b4 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 80013b4:	4b01      	ldr	r3, [pc, #4]	@ (80013bc <HAL_RCC_GetHCLKFreq+0x8>)
 80013b6:	6818      	ldr	r0, [r3, #0]
 80013b8:	4770      	bx	lr
 80013ba:	bf00      	nop
 80013bc:	20000000 	.word	0x20000000

080013c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80013c0:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80013c2:	f7ff fff7 	bl	80013b4 <HAL_RCC_GetHCLKFreq>
 80013c6:	4b04      	ldr	r3, [pc, #16]	@ (80013d8 <HAL_RCC_GetPCLK1Freq+0x18>)
 80013c8:	689b      	ldr	r3, [r3, #8]
 80013ca:	f3c3 2382 	ubfx	r3, r3, #10, #3
 80013ce:	4a03      	ldr	r2, [pc, #12]	@ (80013dc <HAL_RCC_GetPCLK1Freq+0x1c>)
 80013d0:	5cd3      	ldrb	r3, [r2, r3]
}
 80013d2:	40d8      	lsrs	r0, r3
 80013d4:	bd08      	pop	{r3, pc}
 80013d6:	bf00      	nop
 80013d8:	40023800 	.word	0x40023800
 80013dc:	08002dd0 	.word	0x08002dd0

080013e0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80013e0:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80013e2:	f7ff ffe7 	bl	80013b4 <HAL_RCC_GetHCLKFreq>
 80013e6:	4b04      	ldr	r3, [pc, #16]	@ (80013f8 <HAL_RCC_GetPCLK2Freq+0x18>)
 80013e8:	689b      	ldr	r3, [r3, #8]
 80013ea:	f3c3 3342 	ubfx	r3, r3, #13, #3
 80013ee:	4a03      	ldr	r2, [pc, #12]	@ (80013fc <HAL_RCC_GetPCLK2Freq+0x1c>)
 80013f0:	5cd3      	ldrb	r3, [r2, r3]
}
 80013f2:	40d8      	lsrs	r0, r3
 80013f4:	bd08      	pop	{r3, pc}
 80013f6:	bf00      	nop
 80013f8:	40023800 	.word	0x40023800
 80013fc:	08002dd0 	.word	0x08002dd0

08001400 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8001400:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001402:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001404:	6a02      	ldr	r2, [r0, #32]
 8001406:	f022 0201 	bic.w	r2, r2, #1
 800140a:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800140c:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800140e:	6984      	ldr	r4, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8001410:	f024 0c73 	bic.w	ip, r4, #115	@ 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001414:	680c      	ldr	r4, [r1, #0]
 8001416:	ea44 040c 	orr.w	r4, r4, ip

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800141a:	f023 0c02 	bic.w	ip, r3, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800141e:	688b      	ldr	r3, [r1, #8]
 8001420:	ea43 030c 	orr.w	r3, r3, ip

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8001424:	4d11      	ldr	r5, [pc, #68]	@ (800146c <TIM_OC1_SetConfig+0x6c>)
 8001426:	42a8      	cmp	r0, r5
 8001428:	d003      	beq.n	8001432 <TIM_OC1_SetConfig+0x32>
 800142a:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800142e:	42a8      	cmp	r0, r5
 8001430:	d105      	bne.n	800143e <TIM_OC1_SetConfig+0x3e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8001432:	f023 0308 	bic.w	r3, r3, #8
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8001436:	68cd      	ldr	r5, [r1, #12]
 8001438:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800143a:	f023 0304 	bic.w	r3, r3, #4
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800143e:	4d0b      	ldr	r5, [pc, #44]	@ (800146c <TIM_OC1_SetConfig+0x6c>)
 8001440:	42a8      	cmp	r0, r5
 8001442:	d003      	beq.n	800144c <TIM_OC1_SetConfig+0x4c>
 8001444:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8001448:	42a8      	cmp	r0, r5
 800144a:	d107      	bne.n	800145c <TIM_OC1_SetConfig+0x5c>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800144c:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8001450:	694d      	ldr	r5, [r1, #20]
 8001452:	ea45 0c02 	orr.w	ip, r5, r2
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8001456:	698a      	ldr	r2, [r1, #24]
 8001458:	ea42 020c 	orr.w	r2, r2, ip
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800145c:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800145e:	6184      	str	r4, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001460:	684a      	ldr	r2, [r1, #4]
 8001462:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001464:	6203      	str	r3, [r0, #32]
}
 8001466:	bc30      	pop	{r4, r5}
 8001468:	4770      	bx	lr
 800146a:	bf00      	nop
 800146c:	40010000 	.word	0x40010000

08001470 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8001470:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001472:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001474:	6a02      	ldr	r2, [r0, #32]
 8001476:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800147a:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800147c:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800147e:	69c4      	ldr	r4, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8001480:	f024 0c73 	bic.w	ip, r4, #115	@ 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001484:	680c      	ldr	r4, [r1, #0]
 8001486:	ea44 050c 	orr.w	r5, r4, ip

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800148a:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800148e:	688c      	ldr	r4, [r1, #8]
 8001490:	ea43 2304 	orr.w	r3, r3, r4, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8001494:	4c11      	ldr	r4, [pc, #68]	@ (80014dc <TIM_OC3_SetConfig+0x6c>)
 8001496:	42a0      	cmp	r0, r4
 8001498:	d003      	beq.n	80014a2 <TIM_OC3_SetConfig+0x32>
 800149a:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 800149e:	42a0      	cmp	r0, r4
 80014a0:	d106      	bne.n	80014b0 <TIM_OC3_SetConfig+0x40>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80014a2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80014a6:	68cc      	ldr	r4, [r1, #12]
 80014a8:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80014ac:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80014b0:	4c0a      	ldr	r4, [pc, #40]	@ (80014dc <TIM_OC3_SetConfig+0x6c>)
 80014b2:	42a0      	cmp	r0, r4
 80014b4:	d003      	beq.n	80014be <TIM_OC3_SetConfig+0x4e>
 80014b6:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80014ba:	42a0      	cmp	r0, r4
 80014bc:	d107      	bne.n	80014ce <TIM_OC3_SetConfig+0x5e>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80014be:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80014c2:	694c      	ldr	r4, [r1, #20]
 80014c4:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80014c8:	698c      	ldr	r4, [r1, #24]
 80014ca:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80014ce:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80014d0:	61c5      	str	r5, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80014d2:	684a      	ldr	r2, [r1, #4]
 80014d4:	63c2      	str	r2, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80014d6:	6203      	str	r3, [r0, #32]
}
 80014d8:	bc30      	pop	{r4, r5}
 80014da:	4770      	bx	lr
 80014dc:	40010000 	.word	0x40010000

080014e0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80014e0:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80014e2:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80014e4:	6a02      	ldr	r2, [r0, #32]
 80014e6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80014ea:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80014ec:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80014ee:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80014f0:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80014f4:	680d      	ldr	r5, [r1, #0]
 80014f6:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80014fa:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80014fe:	688d      	ldr	r5, [r1, #8]
 8001500:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001504:	4d09      	ldr	r5, [pc, #36]	@ (800152c <TIM_OC4_SetConfig+0x4c>)
 8001506:	42a8      	cmp	r0, r5
 8001508:	d003      	beq.n	8001512 <TIM_OC4_SetConfig+0x32>
 800150a:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800150e:	42a8      	cmp	r0, r5
 8001510:	d104      	bne.n	800151c <TIM_OC4_SetConfig+0x3c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8001512:	f424 4480 	bic.w	r4, r4, #16384	@ 0x4000

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8001516:	694d      	ldr	r5, [r1, #20]
 8001518:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800151c:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800151e:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8001520:	684a      	ldr	r2, [r1, #4]
 8001522:	6402      	str	r2, [r0, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001524:	6203      	str	r3, [r0, #32]
}
 8001526:	bc30      	pop	{r4, r5}
 8001528:	4770      	bx	lr
 800152a:	bf00      	nop
 800152c:	40010000 	.word	0x40010000

08001530 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001530:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8001532:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001534:	6a04      	ldr	r4, [r0, #32]
 8001536:	f024 0401 	bic.w	r4, r4, #1
 800153a:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800153c:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800153e:	f024 0cf0 	bic.w	ip, r4, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001542:	ea4c 1202 	orr.w	r2, ip, r2, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001546:	f023 030a 	bic.w	r3, r3, #10
  tmpccer |= TIM_ICPolarity;
 800154a:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800154c:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 800154e:	6203      	str	r3, [r0, #32]
}
 8001550:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001554:	4770      	bx	lr

08001556 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001556:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8001558:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800155a:	6a04      	ldr	r4, [r0, #32]
 800155c:	f024 0410 	bic.w	r4, r4, #16
 8001560:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001562:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001564:	f424 4c70 	bic.w	ip, r4, #61440	@ 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001568:	ea4c 3202 	orr.w	r2, ip, r2, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800156c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8001570:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8001574:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8001576:	6203      	str	r3, [r0, #32]
}
 8001578:	f85d 4b04 	ldr.w	r4, [sp], #4
 800157c:	4770      	bx	lr

0800157e <TIM_ITRx_SetConfig>:
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800157e:	6883      	ldr	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8001580:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001584:	430b      	orrs	r3, r1
 8001586:	f043 0307 	orr.w	r3, r3, #7
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800158a:	6083      	str	r3, [r0, #8]
}
 800158c:	4770      	bx	lr

0800158e <HAL_TIM_PWM_MspInit>:
}
 800158e:	4770      	bx	lr

08001590 <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 8001590:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001592:	4a34      	ldr	r2, [pc, #208]	@ (8001664 <TIM_Base_SetConfig+0xd4>)
 8001594:	4290      	cmp	r0, r2
 8001596:	d012      	beq.n	80015be <TIM_Base_SetConfig+0x2e>
 8001598:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 800159c:	d00f      	beq.n	80015be <TIM_Base_SetConfig+0x2e>
 800159e:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 80015a2:	4290      	cmp	r0, r2
 80015a4:	d00b      	beq.n	80015be <TIM_Base_SetConfig+0x2e>
 80015a6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80015aa:	4290      	cmp	r0, r2
 80015ac:	d007      	beq.n	80015be <TIM_Base_SetConfig+0x2e>
 80015ae:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80015b2:	4290      	cmp	r0, r2
 80015b4:	d003      	beq.n	80015be <TIM_Base_SetConfig+0x2e>
 80015b6:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 80015ba:	4290      	cmp	r0, r2
 80015bc:	d103      	bne.n	80015c6 <TIM_Base_SetConfig+0x36>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80015be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 80015c2:	684a      	ldr	r2, [r1, #4]
 80015c4:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80015c6:	4a27      	ldr	r2, [pc, #156]	@ (8001664 <TIM_Base_SetConfig+0xd4>)
 80015c8:	4290      	cmp	r0, r2
 80015ca:	d02a      	beq.n	8001622 <TIM_Base_SetConfig+0x92>
 80015cc:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 80015d0:	d027      	beq.n	8001622 <TIM_Base_SetConfig+0x92>
 80015d2:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 80015d6:	4290      	cmp	r0, r2
 80015d8:	d023      	beq.n	8001622 <TIM_Base_SetConfig+0x92>
 80015da:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80015de:	4290      	cmp	r0, r2
 80015e0:	d01f      	beq.n	8001622 <TIM_Base_SetConfig+0x92>
 80015e2:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80015e6:	4290      	cmp	r0, r2
 80015e8:	d01b      	beq.n	8001622 <TIM_Base_SetConfig+0x92>
 80015ea:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 80015ee:	4290      	cmp	r0, r2
 80015f0:	d017      	beq.n	8001622 <TIM_Base_SetConfig+0x92>
 80015f2:	f502 5270 	add.w	r2, r2, #15360	@ 0x3c00
 80015f6:	4290      	cmp	r0, r2
 80015f8:	d013      	beq.n	8001622 <TIM_Base_SetConfig+0x92>
 80015fa:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80015fe:	4290      	cmp	r0, r2
 8001600:	d00f      	beq.n	8001622 <TIM_Base_SetConfig+0x92>
 8001602:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001606:	4290      	cmp	r0, r2
 8001608:	d00b      	beq.n	8001622 <TIM_Base_SetConfig+0x92>
 800160a:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 800160e:	4290      	cmp	r0, r2
 8001610:	d007      	beq.n	8001622 <TIM_Base_SetConfig+0x92>
 8001612:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001616:	4290      	cmp	r0, r2
 8001618:	d003      	beq.n	8001622 <TIM_Base_SetConfig+0x92>
 800161a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800161e:	4290      	cmp	r0, r2
 8001620:	d103      	bne.n	800162a <TIM_Base_SetConfig+0x9a>
    tmpcr1 &= ~TIM_CR1_CKD;
 8001622:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001626:	68ca      	ldr	r2, [r1, #12]
 8001628:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800162a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800162e:	694a      	ldr	r2, [r1, #20]
 8001630:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8001632:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001634:	688b      	ldr	r3, [r1, #8]
 8001636:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8001638:	680b      	ldr	r3, [r1, #0]
 800163a:	6283      	str	r3, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800163c:	4b09      	ldr	r3, [pc, #36]	@ (8001664 <TIM_Base_SetConfig+0xd4>)
 800163e:	4298      	cmp	r0, r3
 8001640:	d003      	beq.n	800164a <TIM_Base_SetConfig+0xba>
 8001642:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8001646:	4298      	cmp	r0, r3
 8001648:	d101      	bne.n	800164e <TIM_Base_SetConfig+0xbe>
    TIMx->RCR = Structure->RepetitionCounter;
 800164a:	690b      	ldr	r3, [r1, #16]
 800164c:	6303      	str	r3, [r0, #48]	@ 0x30
  TIMx->EGR = TIM_EGR_UG;
 800164e:	2301      	movs	r3, #1
 8001650:	6143      	str	r3, [r0, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8001652:	6903      	ldr	r3, [r0, #16]
 8001654:	f013 0f01 	tst.w	r3, #1
 8001658:	d003      	beq.n	8001662 <TIM_Base_SetConfig+0xd2>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800165a:	6903      	ldr	r3, [r0, #16]
 800165c:	f023 0301 	bic.w	r3, r3, #1
 8001660:	6103      	str	r3, [r0, #16]
}
 8001662:	4770      	bx	lr
 8001664:	40010000 	.word	0x40010000

08001668 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8001668:	b340      	cbz	r0, 80016bc <HAL_TIM_Base_Init+0x54>
{
 800166a:	b510      	push	{r4, lr}
 800166c:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 800166e:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8001672:	b1f3      	cbz	r3, 80016b2 <HAL_TIM_Base_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 8001674:	2302      	movs	r3, #2
 8001676:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800167a:	4621      	mov	r1, r4
 800167c:	f851 0b04 	ldr.w	r0, [r1], #4
 8001680:	f7ff ff86 	bl	8001590 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001684:	2301      	movs	r3, #1
 8001686:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800168a:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 800168e:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8001692:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8001696:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800169a:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800169e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80016a2:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 80016a6:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 80016aa:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 80016ae:	2000      	movs	r0, #0
}
 80016b0:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 80016b2:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 80016b6:	f7ff f8b9 	bl	800082c <HAL_TIM_Base_MspInit>
 80016ba:	e7db      	b.n	8001674 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 80016bc:	2001      	movs	r0, #1
}
 80016be:	4770      	bx	lr

080016c0 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 80016c0:	b340      	cbz	r0, 8001714 <HAL_TIM_PWM_Init+0x54>
{
 80016c2:	b510      	push	{r4, lr}
 80016c4:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 80016c6:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80016ca:	b1f3      	cbz	r3, 800170a <HAL_TIM_PWM_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 80016cc:	2302      	movs	r3, #2
 80016ce:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80016d2:	4621      	mov	r1, r4
 80016d4:	f851 0b04 	ldr.w	r0, [r1], #4
 80016d8:	f7ff ff5a 	bl	8001590 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80016dc:	2301      	movs	r3, #1
 80016de:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80016e2:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 80016e6:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 80016ea:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 80016ee:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80016f2:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80016f6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80016fa:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 80016fe:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 8001702:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8001706:	2000      	movs	r0, #0
}
 8001708:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 800170a:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 800170e:	f7ff ff3e 	bl	800158e <HAL_TIM_PWM_MspInit>
 8001712:	e7db      	b.n	80016cc <HAL_TIM_PWM_Init+0xc>
    return HAL_ERROR;
 8001714:	2001      	movs	r0, #1
}
 8001716:	4770      	bx	lr

08001718 <TIM_OC2_SetConfig>:
{
 8001718:	b430      	push	{r4, r5}
  tmpccer = TIMx->CCER;
 800171a:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800171c:	6a02      	ldr	r2, [r0, #32]
 800171e:	f022 0210 	bic.w	r2, r2, #16
 8001722:	6202      	str	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8001724:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8001726:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8001728:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800172c:	680d      	ldr	r5, [r1, #0]
 800172e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 8001732:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001736:	688d      	ldr	r5, [r1, #8]
 8001738:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800173c:	4d11      	ldr	r5, [pc, #68]	@ (8001784 <TIM_OC2_SetConfig+0x6c>)
 800173e:	42a8      	cmp	r0, r5
 8001740:	d003      	beq.n	800174a <TIM_OC2_SetConfig+0x32>
 8001742:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8001746:	42a8      	cmp	r0, r5
 8001748:	d106      	bne.n	8001758 <TIM_OC2_SetConfig+0x40>
    tmpccer &= ~TIM_CCER_CC2NP;
 800174a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800174e:	68cd      	ldr	r5, [r1, #12]
 8001750:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8001754:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001758:	4d0a      	ldr	r5, [pc, #40]	@ (8001784 <TIM_OC2_SetConfig+0x6c>)
 800175a:	42a8      	cmp	r0, r5
 800175c:	d003      	beq.n	8001766 <TIM_OC2_SetConfig+0x4e>
 800175e:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8001762:	42a8      	cmp	r0, r5
 8001764:	d107      	bne.n	8001776 <TIM_OC2_SetConfig+0x5e>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8001766:	f424 6440 	bic.w	r4, r4, #3072	@ 0xc00
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800176a:	694d      	ldr	r5, [r1, #20]
 800176c:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001770:	698d      	ldr	r5, [r1, #24]
 8001772:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 8001776:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8001778:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 800177a:	684a      	ldr	r2, [r1, #4]
 800177c:	6382      	str	r2, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 800177e:	6203      	str	r3, [r0, #32]
}
 8001780:	bc30      	pop	{r4, r5}
 8001782:	4770      	bx	lr
 8001784:	40010000 	.word	0x40010000

08001788 <HAL_TIM_PWM_ConfigChannel>:
{
 8001788:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 800178a:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 800178e:	2b01      	cmp	r3, #1
 8001790:	d066      	beq.n	8001860 <HAL_TIM_PWM_ConfigChannel+0xd8>
 8001792:	4604      	mov	r4, r0
 8001794:	460d      	mov	r5, r1
 8001796:	2301      	movs	r3, #1
 8001798:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  switch (Channel)
 800179c:	2a0c      	cmp	r2, #12
 800179e:	d85a      	bhi.n	8001856 <HAL_TIM_PWM_ConfigChannel+0xce>
 80017a0:	e8df f002 	tbb	[pc, r2]
 80017a4:	59595907 	.word	0x59595907
 80017a8:	5959591b 	.word	0x5959591b
 80017ac:	59595930 	.word	0x59595930
 80017b0:	44          	.byte	0x44
 80017b1:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80017b2:	6800      	ldr	r0, [r0, #0]
 80017b4:	f7ff fe24 	bl	8001400 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80017b8:	6822      	ldr	r2, [r4, #0]
 80017ba:	6993      	ldr	r3, [r2, #24]
 80017bc:	f043 0308 	orr.w	r3, r3, #8
 80017c0:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80017c2:	6822      	ldr	r2, [r4, #0]
 80017c4:	6993      	ldr	r3, [r2, #24]
 80017c6:	f023 0304 	bic.w	r3, r3, #4
 80017ca:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80017cc:	6822      	ldr	r2, [r4, #0]
 80017ce:	6993      	ldr	r3, [r2, #24]
 80017d0:	6929      	ldr	r1, [r5, #16]
 80017d2:	430b      	orrs	r3, r1
 80017d4:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 80017d6:	2000      	movs	r0, #0
      break;
 80017d8:	e03e      	b.n	8001858 <HAL_TIM_PWM_ConfigChannel+0xd0>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80017da:	6800      	ldr	r0, [r0, #0]
 80017dc:	f7ff ff9c 	bl	8001718 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80017e0:	6822      	ldr	r2, [r4, #0]
 80017e2:	6993      	ldr	r3, [r2, #24]
 80017e4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80017e8:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80017ea:	6822      	ldr	r2, [r4, #0]
 80017ec:	6993      	ldr	r3, [r2, #24]
 80017ee:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80017f2:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80017f4:	6822      	ldr	r2, [r4, #0]
 80017f6:	6993      	ldr	r3, [r2, #24]
 80017f8:	6929      	ldr	r1, [r5, #16]
 80017fa:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80017fe:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8001800:	2000      	movs	r0, #0
      break;
 8001802:	e029      	b.n	8001858 <HAL_TIM_PWM_ConfigChannel+0xd0>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001804:	6800      	ldr	r0, [r0, #0]
 8001806:	f7ff fe33 	bl	8001470 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800180a:	6822      	ldr	r2, [r4, #0]
 800180c:	69d3      	ldr	r3, [r2, #28]
 800180e:	f043 0308 	orr.w	r3, r3, #8
 8001812:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8001814:	6822      	ldr	r2, [r4, #0]
 8001816:	69d3      	ldr	r3, [r2, #28]
 8001818:	f023 0304 	bic.w	r3, r3, #4
 800181c:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800181e:	6822      	ldr	r2, [r4, #0]
 8001820:	69d3      	ldr	r3, [r2, #28]
 8001822:	6929      	ldr	r1, [r5, #16]
 8001824:	430b      	orrs	r3, r1
 8001826:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8001828:	2000      	movs	r0, #0
      break;
 800182a:	e015      	b.n	8001858 <HAL_TIM_PWM_ConfigChannel+0xd0>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800182c:	6800      	ldr	r0, [r0, #0]
 800182e:	f7ff fe57 	bl	80014e0 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001832:	6822      	ldr	r2, [r4, #0]
 8001834:	69d3      	ldr	r3, [r2, #28]
 8001836:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800183a:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800183c:	6822      	ldr	r2, [r4, #0]
 800183e:	69d3      	ldr	r3, [r2, #28]
 8001840:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8001844:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001846:	6822      	ldr	r2, [r4, #0]
 8001848:	69d3      	ldr	r3, [r2, #28]
 800184a:	6929      	ldr	r1, [r5, #16]
 800184c:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8001850:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8001852:	2000      	movs	r0, #0
      break;
 8001854:	e000      	b.n	8001858 <HAL_TIM_PWM_ConfigChannel+0xd0>
  switch (Channel)
 8001856:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 8001858:	2300      	movs	r3, #0
 800185a:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 800185e:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(htim);
 8001860:	2002      	movs	r0, #2
 8001862:	e7fc      	b.n	800185e <HAL_TIM_PWM_ConfigChannel+0xd6>

08001864 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8001864:	b410      	push	{r4}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8001866:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001868:	f424 4c7f 	bic.w	ip, r4, #65280	@ 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800186c:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8001870:	430a      	orrs	r2, r1
 8001872:	ea42 020c 	orr.w	r2, r2, ip

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001876:	6082      	str	r2, [r0, #8]
}
 8001878:	f85d 4b04 	ldr.w	r4, [sp], #4
 800187c:	4770      	bx	lr

0800187e <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 800187e:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8001882:	2b01      	cmp	r3, #1
 8001884:	d078      	beq.n	8001978 <HAL_TIM_ConfigClockSource+0xfa>
{
 8001886:	b510      	push	{r4, lr}
 8001888:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 800188a:	2301      	movs	r3, #1
 800188c:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8001890:	2302      	movs	r3, #2
 8001892:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8001896:	6802      	ldr	r2, [r0, #0]
 8001898:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800189a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800189e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
  htim->Instance->SMCR = tmpsmcr;
 80018a2:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 80018a4:	680b      	ldr	r3, [r1, #0]
 80018a6:	2b60      	cmp	r3, #96	@ 0x60
 80018a8:	d04c      	beq.n	8001944 <HAL_TIM_ConfigClockSource+0xc6>
 80018aa:	d829      	bhi.n	8001900 <HAL_TIM_ConfigClockSource+0x82>
 80018ac:	2b40      	cmp	r3, #64	@ 0x40
 80018ae:	d054      	beq.n	800195a <HAL_TIM_ConfigClockSource+0xdc>
 80018b0:	d90c      	bls.n	80018cc <HAL_TIM_ConfigClockSource+0x4e>
 80018b2:	2b50      	cmp	r3, #80	@ 0x50
 80018b4:	d122      	bne.n	80018fc <HAL_TIM_ConfigClockSource+0x7e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80018b6:	68ca      	ldr	r2, [r1, #12]
 80018b8:	6849      	ldr	r1, [r1, #4]
 80018ba:	6800      	ldr	r0, [r0, #0]
 80018bc:	f7ff fe38 	bl	8001530 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80018c0:	2150      	movs	r1, #80	@ 0x50
 80018c2:	6820      	ldr	r0, [r4, #0]
 80018c4:	f7ff fe5b 	bl	800157e <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 80018c8:	2000      	movs	r0, #0
      break;
 80018ca:	e005      	b.n	80018d8 <HAL_TIM_ConfigClockSource+0x5a>
  switch (sClockSourceConfig->ClockSource)
 80018cc:	2b20      	cmp	r3, #32
 80018ce:	d00d      	beq.n	80018ec <HAL_TIM_ConfigClockSource+0x6e>
 80018d0:	d909      	bls.n	80018e6 <HAL_TIM_ConfigClockSource+0x68>
 80018d2:	2b30      	cmp	r3, #48	@ 0x30
 80018d4:	d00a      	beq.n	80018ec <HAL_TIM_ConfigClockSource+0x6e>
      status = HAL_ERROR;
 80018d6:	2001      	movs	r0, #1
  htim->State = HAL_TIM_STATE_READY;
 80018d8:	2301      	movs	r3, #1
 80018da:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 80018de:	2300      	movs	r3, #0
 80018e0:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 80018e4:	bd10      	pop	{r4, pc}
  switch (sClockSourceConfig->ClockSource)
 80018e6:	b10b      	cbz	r3, 80018ec <HAL_TIM_ConfigClockSource+0x6e>
 80018e8:	2b10      	cmp	r3, #16
 80018ea:	d105      	bne.n	80018f8 <HAL_TIM_ConfigClockSource+0x7a>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80018ec:	4619      	mov	r1, r3
 80018ee:	6820      	ldr	r0, [r4, #0]
 80018f0:	f7ff fe45 	bl	800157e <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 80018f4:	2000      	movs	r0, #0
      break;
 80018f6:	e7ef      	b.n	80018d8 <HAL_TIM_ConfigClockSource+0x5a>
      status = HAL_ERROR;
 80018f8:	2001      	movs	r0, #1
 80018fa:	e7ed      	b.n	80018d8 <HAL_TIM_ConfigClockSource+0x5a>
 80018fc:	2001      	movs	r0, #1
 80018fe:	e7eb      	b.n	80018d8 <HAL_TIM_ConfigClockSource+0x5a>
  switch (sClockSourceConfig->ClockSource)
 8001900:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001904:	d034      	beq.n	8001970 <HAL_TIM_ConfigClockSource+0xf2>
 8001906:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800190a:	d10c      	bne.n	8001926 <HAL_TIM_ConfigClockSource+0xa8>
      TIM_ETR_SetConfig(htim->Instance,
 800190c:	68cb      	ldr	r3, [r1, #12]
 800190e:	684a      	ldr	r2, [r1, #4]
 8001910:	6889      	ldr	r1, [r1, #8]
 8001912:	6800      	ldr	r0, [r0, #0]
 8001914:	f7ff ffa6 	bl	8001864 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001918:	6822      	ldr	r2, [r4, #0]
 800191a:	6893      	ldr	r3, [r2, #8]
 800191c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001920:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8001922:	2000      	movs	r0, #0
      break;
 8001924:	e7d8      	b.n	80018d8 <HAL_TIM_ConfigClockSource+0x5a>
  switch (sClockSourceConfig->ClockSource)
 8001926:	2b70      	cmp	r3, #112	@ 0x70
 8001928:	d124      	bne.n	8001974 <HAL_TIM_ConfigClockSource+0xf6>
      TIM_ETR_SetConfig(htim->Instance,
 800192a:	68cb      	ldr	r3, [r1, #12]
 800192c:	684a      	ldr	r2, [r1, #4]
 800192e:	6889      	ldr	r1, [r1, #8]
 8001930:	6800      	ldr	r0, [r0, #0]
 8001932:	f7ff ff97 	bl	8001864 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8001936:	6822      	ldr	r2, [r4, #0]
 8001938:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800193a:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 800193e:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8001940:	2000      	movs	r0, #0
      break;
 8001942:	e7c9      	b.n	80018d8 <HAL_TIM_ConfigClockSource+0x5a>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001944:	68ca      	ldr	r2, [r1, #12]
 8001946:	6849      	ldr	r1, [r1, #4]
 8001948:	6800      	ldr	r0, [r0, #0]
 800194a:	f7ff fe04 	bl	8001556 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800194e:	2160      	movs	r1, #96	@ 0x60
 8001950:	6820      	ldr	r0, [r4, #0]
 8001952:	f7ff fe14 	bl	800157e <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8001956:	2000      	movs	r0, #0
      break;
 8001958:	e7be      	b.n	80018d8 <HAL_TIM_ConfigClockSource+0x5a>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800195a:	68ca      	ldr	r2, [r1, #12]
 800195c:	6849      	ldr	r1, [r1, #4]
 800195e:	6800      	ldr	r0, [r0, #0]
 8001960:	f7ff fde6 	bl	8001530 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001964:	2140      	movs	r1, #64	@ 0x40
 8001966:	6820      	ldr	r0, [r4, #0]
 8001968:	f7ff fe09 	bl	800157e <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 800196c:	2000      	movs	r0, #0
      break;
 800196e:	e7b3      	b.n	80018d8 <HAL_TIM_ConfigClockSource+0x5a>
  switch (sClockSourceConfig->ClockSource)
 8001970:	2000      	movs	r0, #0
 8001972:	e7b1      	b.n	80018d8 <HAL_TIM_ConfigClockSource+0x5a>
      status = HAL_ERROR;
 8001974:	2001      	movs	r0, #1
 8001976:	e7af      	b.n	80018d8 <HAL_TIM_ConfigClockSource+0x5a>
  __HAL_LOCK(htim);
 8001978:	2002      	movs	r0, #2
}
 800197a:	4770      	bx	lr

0800197c <TIM_CCxChannelCmd>:

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800197c:	f001 011f 	and.w	r1, r1, #31
 8001980:	f04f 0c01 	mov.w	ip, #1
 8001984:	fa0c fc01 	lsl.w	ip, ip, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8001988:	6a03      	ldr	r3, [r0, #32]
 800198a:	ea23 030c 	bic.w	r3, r3, ip
 800198e:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8001990:	6a03      	ldr	r3, [r0, #32]
 8001992:	408a      	lsls	r2, r1
 8001994:	4313      	orrs	r3, r2
 8001996:	6203      	str	r3, [r0, #32]
}
 8001998:	4770      	bx	lr
	...

0800199c <HAL_TIM_PWM_Start>:
{
 800199c:	b510      	push	{r4, lr}
 800199e:	4604      	mov	r4, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80019a0:	4608      	mov	r0, r1
 80019a2:	2900      	cmp	r1, #0
 80019a4:	d142      	bne.n	8001a2c <HAL_TIM_PWM_Start+0x90>
 80019a6:	f894 303e 	ldrb.w	r3, [r4, #62]	@ 0x3e
 80019aa:	b2db      	uxtb	r3, r3
 80019ac:	3b01      	subs	r3, #1
 80019ae:	bf18      	it	ne
 80019b0:	2301      	movne	r3, #1
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d16e      	bne.n	8001a94 <HAL_TIM_PWM_Start+0xf8>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80019b6:	2800      	cmp	r0, #0
 80019b8:	d151      	bne.n	8001a5e <HAL_TIM_PWM_Start+0xc2>
 80019ba:	2302      	movs	r3, #2
 80019bc:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80019c0:	2201      	movs	r2, #1
 80019c2:	4601      	mov	r1, r0
 80019c4:	6820      	ldr	r0, [r4, #0]
 80019c6:	f7ff ffd9 	bl	800197c <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80019ca:	6823      	ldr	r3, [r4, #0]
 80019cc:	4a33      	ldr	r2, [pc, #204]	@ (8001a9c <HAL_TIM_PWM_Start+0x100>)
 80019ce:	4293      	cmp	r3, r2
 80019d0:	d003      	beq.n	80019da <HAL_TIM_PWM_Start+0x3e>
 80019d2:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80019d6:	4293      	cmp	r3, r2
 80019d8:	d103      	bne.n	80019e2 <HAL_TIM_PWM_Start+0x46>
    __HAL_TIM_MOE_ENABLE(htim);
 80019da:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80019dc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80019e0:	645a      	str	r2, [r3, #68]	@ 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80019e2:	6823      	ldr	r3, [r4, #0]
 80019e4:	4a2d      	ldr	r2, [pc, #180]	@ (8001a9c <HAL_TIM_PWM_Start+0x100>)
 80019e6:	4293      	cmp	r3, r2
 80019e8:	d049      	beq.n	8001a7e <HAL_TIM_PWM_Start+0xe2>
 80019ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80019ee:	d046      	beq.n	8001a7e <HAL_TIM_PWM_Start+0xe2>
 80019f0:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 80019f4:	4293      	cmp	r3, r2
 80019f6:	d042      	beq.n	8001a7e <HAL_TIM_PWM_Start+0xe2>
 80019f8:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80019fc:	4293      	cmp	r3, r2
 80019fe:	d03e      	beq.n	8001a7e <HAL_TIM_PWM_Start+0xe2>
 8001a00:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001a04:	4293      	cmp	r3, r2
 8001a06:	d03a      	beq.n	8001a7e <HAL_TIM_PWM_Start+0xe2>
 8001a08:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 8001a0c:	4293      	cmp	r3, r2
 8001a0e:	d036      	beq.n	8001a7e <HAL_TIM_PWM_Start+0xe2>
 8001a10:	f502 5270 	add.w	r2, r2, #15360	@ 0x3c00
 8001a14:	4293      	cmp	r3, r2
 8001a16:	d032      	beq.n	8001a7e <HAL_TIM_PWM_Start+0xe2>
 8001a18:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8001a1c:	4293      	cmp	r3, r2
 8001a1e:	d02e      	beq.n	8001a7e <HAL_TIM_PWM_Start+0xe2>
    __HAL_TIM_ENABLE(htim);
 8001a20:	681a      	ldr	r2, [r3, #0]
 8001a22:	f042 0201 	orr.w	r2, r2, #1
 8001a26:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8001a28:	2000      	movs	r0, #0
 8001a2a:	e032      	b.n	8001a92 <HAL_TIM_PWM_Start+0xf6>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001a2c:	2904      	cmp	r1, #4
 8001a2e:	d008      	beq.n	8001a42 <HAL_TIM_PWM_Start+0xa6>
 8001a30:	2908      	cmp	r1, #8
 8001a32:	d00d      	beq.n	8001a50 <HAL_TIM_PWM_Start+0xb4>
 8001a34:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 8001a38:	b2db      	uxtb	r3, r3
 8001a3a:	3b01      	subs	r3, #1
 8001a3c:	bf18      	it	ne
 8001a3e:	2301      	movne	r3, #1
 8001a40:	e7b7      	b.n	80019b2 <HAL_TIM_PWM_Start+0x16>
 8001a42:	f894 303f 	ldrb.w	r3, [r4, #63]	@ 0x3f
 8001a46:	b2db      	uxtb	r3, r3
 8001a48:	3b01      	subs	r3, #1
 8001a4a:	bf18      	it	ne
 8001a4c:	2301      	movne	r3, #1
 8001a4e:	e7b0      	b.n	80019b2 <HAL_TIM_PWM_Start+0x16>
 8001a50:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 8001a54:	b2db      	uxtb	r3, r3
 8001a56:	3b01      	subs	r3, #1
 8001a58:	bf18      	it	ne
 8001a5a:	2301      	movne	r3, #1
 8001a5c:	e7a9      	b.n	80019b2 <HAL_TIM_PWM_Start+0x16>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001a5e:	2804      	cmp	r0, #4
 8001a60:	d005      	beq.n	8001a6e <HAL_TIM_PWM_Start+0xd2>
 8001a62:	2808      	cmp	r0, #8
 8001a64:	d007      	beq.n	8001a76 <HAL_TIM_PWM_Start+0xda>
 8001a66:	2302      	movs	r3, #2
 8001a68:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8001a6c:	e7a8      	b.n	80019c0 <HAL_TIM_PWM_Start+0x24>
 8001a6e:	2302      	movs	r3, #2
 8001a70:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8001a74:	e7a4      	b.n	80019c0 <HAL_TIM_PWM_Start+0x24>
 8001a76:	2302      	movs	r3, #2
 8001a78:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8001a7c:	e7a0      	b.n	80019c0 <HAL_TIM_PWM_Start+0x24>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001a7e:	689a      	ldr	r2, [r3, #8]
 8001a80:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001a84:	2a06      	cmp	r2, #6
 8001a86:	d007      	beq.n	8001a98 <HAL_TIM_PWM_Start+0xfc>
      __HAL_TIM_ENABLE(htim);
 8001a88:	681a      	ldr	r2, [r3, #0]
 8001a8a:	f042 0201 	orr.w	r2, r2, #1
 8001a8e:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8001a90:	2000      	movs	r0, #0
}
 8001a92:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001a94:	2001      	movs	r0, #1
 8001a96:	e7fc      	b.n	8001a92 <HAL_TIM_PWM_Start+0xf6>
  return HAL_OK;
 8001a98:	2000      	movs	r0, #0
 8001a9a:	e7fa      	b.n	8001a92 <HAL_TIM_PWM_Start+0xf6>
 8001a9c:	40010000 	.word	0x40010000

08001aa0 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001aa0:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 8001aa4:	2a01      	cmp	r2, #1
 8001aa6:	d03d      	beq.n	8001b24 <HAL_TIMEx_MasterConfigSynchronization+0x84>
{
 8001aa8:	b410      	push	{r4}
 8001aaa:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 8001aac:	2201      	movs	r2, #1
 8001aae:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001ab2:	2202      	movs	r2, #2
 8001ab4:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001ab8:	6802      	ldr	r2, [r0, #0]
 8001aba:	6850      	ldr	r0, [r2, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001abc:	6894      	ldr	r4, [r2, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8001abe:	f020 0c70 	bic.w	ip, r0, #112	@ 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001ac2:	6808      	ldr	r0, [r1, #0]
 8001ac4:	ea40 000c 	orr.w	r0, r0, ip

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8001ac8:	6050      	str	r0, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001aca:	681a      	ldr	r2, [r3, #0]
 8001acc:	4816      	ldr	r0, [pc, #88]	@ (8001b28 <HAL_TIMEx_MasterConfigSynchronization+0x88>)
 8001ace:	4282      	cmp	r2, r0
 8001ad0:	d01a      	beq.n	8001b08 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8001ad2:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8001ad6:	d017      	beq.n	8001b08 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8001ad8:	f5a0 407c 	sub.w	r0, r0, #64512	@ 0xfc00
 8001adc:	4282      	cmp	r2, r0
 8001ade:	d013      	beq.n	8001b08 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8001ae0:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8001ae4:	4282      	cmp	r2, r0
 8001ae6:	d00f      	beq.n	8001b08 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8001ae8:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8001aec:	4282      	cmp	r2, r0
 8001aee:	d00b      	beq.n	8001b08 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8001af0:	f500 4078 	add.w	r0, r0, #63488	@ 0xf800
 8001af4:	4282      	cmp	r2, r0
 8001af6:	d007      	beq.n	8001b08 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8001af8:	f500 5070 	add.w	r0, r0, #15360	@ 0x3c00
 8001afc:	4282      	cmp	r2, r0
 8001afe:	d003      	beq.n	8001b08 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8001b00:	f5a0 3094 	sub.w	r0, r0, #75776	@ 0x12800
 8001b04:	4282      	cmp	r2, r0
 8001b06:	d104      	bne.n	8001b12 <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8001b08:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001b0c:	6849      	ldr	r1, [r1, #4]
 8001b0e:	4321      	orrs	r1, r4

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8001b10:	6091      	str	r1, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8001b12:	2201      	movs	r2, #1
 8001b14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8001b18:	2000      	movs	r0, #0
 8001b1a:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c

  return HAL_OK;
}
 8001b1e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001b22:	4770      	bx	lr
  __HAL_LOCK(htim);
 8001b24:	2002      	movs	r0, #2
}
 8001b26:	4770      	bx	lr
 8001b28:	40010000 	.word	0x40010000

08001b2c <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001b2c:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001b2e:	f102 030c 	add.w	r3, r2, #12
 8001b32:	e853 3f00 	ldrex	r3, [r3]
 8001b36:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001b3a:	320c      	adds	r2, #12
 8001b3c:	e842 3100 	strex	r1, r3, [r2]
 8001b40:	2900      	cmp	r1, #0
 8001b42:	d1f3      	bne.n	8001b2c <UART_EndRxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001b44:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001b46:	f102 0314 	add.w	r3, r2, #20
 8001b4a:	e853 3f00 	ldrex	r3, [r3]
 8001b4e:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001b52:	3214      	adds	r2, #20
 8001b54:	e842 3100 	strex	r1, r3, [r2]
 8001b58:	2900      	cmp	r1, #0
 8001b5a:	d1f3      	bne.n	8001b44 <UART_EndRxTransfer+0x18>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001b5c:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8001b5e:	2b01      	cmp	r3, #1
 8001b60:	d005      	beq.n	8001b6e <UART_EndRxTransfer+0x42>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001b62:	2320      	movs	r3, #32
 8001b64:	f880 3042 	strb.w	r3, [r0, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001b68:	2300      	movs	r3, #0
 8001b6a:	6303      	str	r3, [r0, #48]	@ 0x30
}
 8001b6c:	4770      	bx	lr
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001b6e:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001b70:	f102 030c 	add.w	r3, r2, #12
 8001b74:	e853 3f00 	ldrex	r3, [r3]
 8001b78:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001b7c:	320c      	adds	r2, #12
 8001b7e:	e842 3100 	strex	r1, r3, [r2]
 8001b82:	2900      	cmp	r1, #0
 8001b84:	d1f3      	bne.n	8001b6e <UART_EndRxTransfer+0x42>
 8001b86:	e7ec      	b.n	8001b62 <UART_EndRxTransfer+0x36>

08001b88 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001b88:	b510      	push	{r4, lr}
 8001b8a:	4604      	mov	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001b8c:	6802      	ldr	r2, [r0, #0]
 8001b8e:	6913      	ldr	r3, [r2, #16]
 8001b90:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001b94:	68c1      	ldr	r1, [r0, #12]
 8001b96:	430b      	orrs	r3, r1
 8001b98:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001b9a:	6883      	ldr	r3, [r0, #8]
 8001b9c:	6902      	ldr	r2, [r0, #16]
 8001b9e:	431a      	orrs	r2, r3
 8001ba0:	6943      	ldr	r3, [r0, #20]
 8001ba2:	431a      	orrs	r2, r3
 8001ba4:	69c3      	ldr	r3, [r0, #28]
 8001ba6:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR1,
 8001ba8:	6801      	ldr	r1, [r0, #0]
 8001baa:	68cb      	ldr	r3, [r1, #12]
 8001bac:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 8001bb0:	f023 030c 	bic.w	r3, r3, #12
 8001bb4:	4313      	orrs	r3, r2
 8001bb6:	60cb      	str	r3, [r1, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001bb8:	6802      	ldr	r2, [r0, #0]
 8001bba:	6953      	ldr	r3, [r2, #20]
 8001bbc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001bc0:	6981      	ldr	r1, [r0, #24]
 8001bc2:	430b      	orrs	r3, r1
 8001bc4:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8001bc6:	6803      	ldr	r3, [r0, #0]
 8001bc8:	4a31      	ldr	r2, [pc, #196]	@ (8001c90 <UART_SetConfig+0x108>)
 8001bca:	4293      	cmp	r3, r2
 8001bcc:	d006      	beq.n	8001bdc <UART_SetConfig+0x54>
 8001bce:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001bd2:	4293      	cmp	r3, r2
 8001bd4:	d002      	beq.n	8001bdc <UART_SetConfig+0x54>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8001bd6:	f7ff fbf3 	bl	80013c0 <HAL_RCC_GetPCLK1Freq>
 8001bda:	e001      	b.n	8001be0 <UART_SetConfig+0x58>
      pclk = HAL_RCC_GetPCLK2Freq();
 8001bdc:	f7ff fc00 	bl	80013e0 <HAL_RCC_GetPCLK2Freq>
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001be0:	69e3      	ldr	r3, [r4, #28]
 8001be2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001be6:	d029      	beq.n	8001c3c <UART_SetConfig+0xb4>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001be8:	2100      	movs	r1, #0
 8001bea:	1803      	adds	r3, r0, r0
 8001bec:	4149      	adcs	r1, r1
 8001bee:	181b      	adds	r3, r3, r0
 8001bf0:	f141 0100 	adc.w	r1, r1, #0
 8001bf4:	00c9      	lsls	r1, r1, #3
 8001bf6:	ea41 7153 	orr.w	r1, r1, r3, lsr #29
 8001bfa:	00db      	lsls	r3, r3, #3
 8001bfc:	1818      	adds	r0, r3, r0
 8001bfe:	6863      	ldr	r3, [r4, #4]
 8001c00:	ea4f 0283 	mov.w	r2, r3, lsl #2
 8001c04:	ea4f 7393 	mov.w	r3, r3, lsr #30
 8001c08:	f141 0100 	adc.w	r1, r1, #0
 8001c0c:	f7fe fb30 	bl	8000270 <__aeabi_uldivmod>
 8001c10:	4a20      	ldr	r2, [pc, #128]	@ (8001c94 <UART_SetConfig+0x10c>)
 8001c12:	fba2 3100 	umull	r3, r1, r2, r0
 8001c16:	0949      	lsrs	r1, r1, #5
 8001c18:	2364      	movs	r3, #100	@ 0x64
 8001c1a:	fb03 0311 	mls	r3, r3, r1, r0
 8001c1e:	011b      	lsls	r3, r3, #4
 8001c20:	3332      	adds	r3, #50	@ 0x32
 8001c22:	fba2 2303 	umull	r2, r3, r2, r3
 8001c26:	095b      	lsrs	r3, r3, #5
 8001c28:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001c2c:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8001c30:	f003 030f 	and.w	r3, r3, #15
 8001c34:	6821      	ldr	r1, [r4, #0]
 8001c36:	4413      	add	r3, r2
 8001c38:	608b      	str	r3, [r1, #8]
  }
}
 8001c3a:	bd10      	pop	{r4, pc}
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	1802      	adds	r2, r0, r0
 8001c40:	eb43 0103 	adc.w	r1, r3, r3
 8001c44:	1812      	adds	r2, r2, r0
 8001c46:	f141 0100 	adc.w	r1, r1, #0
 8001c4a:	00c9      	lsls	r1, r1, #3
 8001c4c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001c50:	00d2      	lsls	r2, r2, #3
 8001c52:	1810      	adds	r0, r2, r0
 8001c54:	f141 0100 	adc.w	r1, r1, #0
 8001c58:	6862      	ldr	r2, [r4, #4]
 8001c5a:	1892      	adds	r2, r2, r2
 8001c5c:	415b      	adcs	r3, r3
 8001c5e:	f7fe fb07 	bl	8000270 <__aeabi_uldivmod>
 8001c62:	4a0c      	ldr	r2, [pc, #48]	@ (8001c94 <UART_SetConfig+0x10c>)
 8001c64:	fba2 3100 	umull	r3, r1, r2, r0
 8001c68:	0949      	lsrs	r1, r1, #5
 8001c6a:	2364      	movs	r3, #100	@ 0x64
 8001c6c:	fb03 0311 	mls	r3, r3, r1, r0
 8001c70:	00db      	lsls	r3, r3, #3
 8001c72:	3332      	adds	r3, #50	@ 0x32
 8001c74:	fba2 2303 	umull	r2, r3, r2, r3
 8001c78:	095b      	lsrs	r3, r3, #5
 8001c7a:	005a      	lsls	r2, r3, #1
 8001c7c:	f402 72f8 	and.w	r2, r2, #496	@ 0x1f0
 8001c80:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8001c84:	f003 0307 	and.w	r3, r3, #7
 8001c88:	6821      	ldr	r1, [r4, #0]
 8001c8a:	4413      	add	r3, r2
 8001c8c:	608b      	str	r3, [r1, #8]
 8001c8e:	e7d4      	b.n	8001c3a <UART_SetConfig+0xb2>
 8001c90:	40011000 	.word	0x40011000
 8001c94:	51eb851f 	.word	0x51eb851f

08001c98 <UART_WaitOnFlagUntilTimeout>:
{
 8001c98:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001c9c:	b083      	sub	sp, #12
 8001c9e:	4605      	mov	r5, r0
 8001ca0:	460e      	mov	r6, r1
 8001ca2:	4617      	mov	r7, r2
 8001ca4:	4699      	mov	r9, r3
 8001ca6:	f8dd 8028 	ldr.w	r8, [sp, #40]	@ 0x28
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001caa:	682b      	ldr	r3, [r5, #0]
 8001cac:	681c      	ldr	r4, [r3, #0]
 8001cae:	ea36 0404 	bics.w	r4, r6, r4
 8001cb2:	bf0c      	ite	eq
 8001cb4:	2401      	moveq	r4, #1
 8001cb6:	2400      	movne	r4, #0
 8001cb8:	42bc      	cmp	r4, r7
 8001cba:	d128      	bne.n	8001d0e <UART_WaitOnFlagUntilTimeout+0x76>
    if (Timeout != HAL_MAX_DELAY)
 8001cbc:	f1b8 3fff 	cmp.w	r8, #4294967295	@ 0xffffffff
 8001cc0:	d0f3      	beq.n	8001caa <UART_WaitOnFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001cc2:	f7fe fefd 	bl	8000ac0 <HAL_GetTick>
 8001cc6:	eba0 0009 	sub.w	r0, r0, r9
 8001cca:	4540      	cmp	r0, r8
 8001ccc:	d823      	bhi.n	8001d16 <UART_WaitOnFlagUntilTimeout+0x7e>
 8001cce:	f1b8 0f00 	cmp.w	r8, #0
 8001cd2:	d022      	beq.n	8001d1a <UART_WaitOnFlagUntilTimeout+0x82>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8001cd4:	682b      	ldr	r3, [r5, #0]
 8001cd6:	68da      	ldr	r2, [r3, #12]
 8001cd8:	f012 0f04 	tst.w	r2, #4
 8001cdc:	d0e5      	beq.n	8001caa <UART_WaitOnFlagUntilTimeout+0x12>
 8001cde:	2e80      	cmp	r6, #128	@ 0x80
 8001ce0:	d0e3      	beq.n	8001caa <UART_WaitOnFlagUntilTimeout+0x12>
 8001ce2:	2e40      	cmp	r6, #64	@ 0x40
 8001ce4:	d0e1      	beq.n	8001caa <UART_WaitOnFlagUntilTimeout+0x12>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8001ce6:	681a      	ldr	r2, [r3, #0]
 8001ce8:	f012 0f08 	tst.w	r2, #8
 8001cec:	d0dd      	beq.n	8001caa <UART_WaitOnFlagUntilTimeout+0x12>
          __HAL_UART_CLEAR_OREFLAG(huart);
 8001cee:	2400      	movs	r4, #0
 8001cf0:	9401      	str	r4, [sp, #4]
 8001cf2:	681a      	ldr	r2, [r3, #0]
 8001cf4:	9201      	str	r2, [sp, #4]
 8001cf6:	685b      	ldr	r3, [r3, #4]
 8001cf8:	9301      	str	r3, [sp, #4]
 8001cfa:	9b01      	ldr	r3, [sp, #4]
          UART_EndRxTransfer(huart);
 8001cfc:	4628      	mov	r0, r5
 8001cfe:	f7ff ff15 	bl	8001b2c <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8001d02:	2308      	movs	r3, #8
 8001d04:	646b      	str	r3, [r5, #68]	@ 0x44
          __HAL_UNLOCK(huart);
 8001d06:	f885 4040 	strb.w	r4, [r5, #64]	@ 0x40
          return HAL_ERROR;
 8001d0a:	2001      	movs	r0, #1
 8001d0c:	e000      	b.n	8001d10 <UART_WaitOnFlagUntilTimeout+0x78>
  return HAL_OK;
 8001d0e:	2000      	movs	r0, #0
}
 8001d10:	b003      	add	sp, #12
 8001d12:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        return HAL_TIMEOUT;
 8001d16:	2003      	movs	r0, #3
 8001d18:	e7fa      	b.n	8001d10 <UART_WaitOnFlagUntilTimeout+0x78>
 8001d1a:	2003      	movs	r0, #3
 8001d1c:	e7f8      	b.n	8001d10 <UART_WaitOnFlagUntilTimeout+0x78>

08001d1e <HAL_UART_Init>:
  if (huart == NULL)
 8001d1e:	b360      	cbz	r0, 8001d7a <HAL_UART_Init+0x5c>
{
 8001d20:	b510      	push	{r4, lr}
 8001d22:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8001d24:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8001d28:	b313      	cbz	r3, 8001d70 <HAL_UART_Init+0x52>
  huart->gState = HAL_UART_STATE_BUSY;
 8001d2a:	2324      	movs	r3, #36	@ 0x24
 8001d2c:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  __HAL_UART_DISABLE(huart);
 8001d30:	6822      	ldr	r2, [r4, #0]
 8001d32:	68d3      	ldr	r3, [r2, #12]
 8001d34:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8001d38:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8001d3a:	4620      	mov	r0, r4
 8001d3c:	f7ff ff24 	bl	8001b88 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001d40:	6822      	ldr	r2, [r4, #0]
 8001d42:	6913      	ldr	r3, [r2, #16]
 8001d44:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 8001d48:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001d4a:	6822      	ldr	r2, [r4, #0]
 8001d4c:	6953      	ldr	r3, [r2, #20]
 8001d4e:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 8001d52:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 8001d54:	6822      	ldr	r2, [r4, #0]
 8001d56:	68d3      	ldr	r3, [r2, #12]
 8001d58:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001d5c:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001d5e:	2000      	movs	r0, #0
 8001d60:	6460      	str	r0, [r4, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001d62:	2320      	movs	r3, #32
 8001d64:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001d68:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001d6c:	6360      	str	r0, [r4, #52]	@ 0x34
}
 8001d6e:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8001d70:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
    HAL_UART_MspInit(huart);
 8001d74:	f7fe fd9e 	bl	80008b4 <HAL_UART_MspInit>
 8001d78:	e7d7      	b.n	8001d2a <HAL_UART_Init+0xc>
    return HAL_ERROR;
 8001d7a:	2001      	movs	r0, #1
}
 8001d7c:	4770      	bx	lr

08001d7e <HAL_UART_Transmit>:
{
 8001d7e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001d82:	b082      	sub	sp, #8
 8001d84:	461e      	mov	r6, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8001d86:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8001d8a:	b2db      	uxtb	r3, r3
 8001d8c:	2b20      	cmp	r3, #32
 8001d8e:	d156      	bne.n	8001e3e <HAL_UART_Transmit+0xc0>
 8001d90:	4604      	mov	r4, r0
 8001d92:	460d      	mov	r5, r1
 8001d94:	4690      	mov	r8, r2
    if ((pData == NULL) || (Size == 0U))
 8001d96:	2900      	cmp	r1, #0
 8001d98:	d055      	beq.n	8001e46 <HAL_UART_Transmit+0xc8>
 8001d9a:	b90a      	cbnz	r2, 8001da0 <HAL_UART_Transmit+0x22>
      return  HAL_ERROR;
 8001d9c:	2001      	movs	r0, #1
 8001d9e:	e04f      	b.n	8001e40 <HAL_UART_Transmit+0xc2>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001da0:	2300      	movs	r3, #0
 8001da2:	6443      	str	r3, [r0, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001da4:	2321      	movs	r3, #33	@ 0x21
 8001da6:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
    tickstart = HAL_GetTick();
 8001daa:	f7fe fe89 	bl	8000ac0 <HAL_GetTick>
 8001dae:	4607      	mov	r7, r0
    huart->TxXferSize = Size;
 8001db0:	f8a4 8024 	strh.w	r8, [r4, #36]	@ 0x24
    huart->TxXferCount = Size;
 8001db4:	f8a4 8026 	strh.w	r8, [r4, #38]	@ 0x26
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001db8:	68a3      	ldr	r3, [r4, #8]
 8001dba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001dbe:	d002      	beq.n	8001dc6 <HAL_UART_Transmit+0x48>
      pdata16bits = NULL;
 8001dc0:	f04f 0800 	mov.w	r8, #0
 8001dc4:	e014      	b.n	8001df0 <HAL_UART_Transmit+0x72>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001dc6:	6923      	ldr	r3, [r4, #16]
 8001dc8:	b32b      	cbz	r3, 8001e16 <HAL_UART_Transmit+0x98>
      pdata16bits = NULL;
 8001dca:	f04f 0800 	mov.w	r8, #0
 8001dce:	e00f      	b.n	8001df0 <HAL_UART_Transmit+0x72>
        huart->gState = HAL_UART_STATE_READY;
 8001dd0:	2320      	movs	r3, #32
 8001dd2:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
        return HAL_TIMEOUT;
 8001dd6:	2003      	movs	r0, #3
 8001dd8:	e032      	b.n	8001e40 <HAL_UART_Transmit+0xc2>
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001dda:	f838 3b02 	ldrh.w	r3, [r8], #2
 8001dde:	6822      	ldr	r2, [r4, #0]
 8001de0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001de4:	6053      	str	r3, [r2, #4]
      huart->TxXferCount--;
 8001de6:	8ce2      	ldrh	r2, [r4, #38]	@ 0x26
 8001de8:	b292      	uxth	r2, r2
 8001dea:	3a01      	subs	r2, #1
 8001dec:	b292      	uxth	r2, r2
 8001dee:	84e2      	strh	r2, [r4, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8001df0:	8ce3      	ldrh	r3, [r4, #38]	@ 0x26
 8001df2:	b29b      	uxth	r3, r3
 8001df4:	b193      	cbz	r3, 8001e1c <HAL_UART_Transmit+0x9e>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001df6:	9600      	str	r6, [sp, #0]
 8001df8:	463b      	mov	r3, r7
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	2180      	movs	r1, #128	@ 0x80
 8001dfe:	4620      	mov	r0, r4
 8001e00:	f7ff ff4a 	bl	8001c98 <UART_WaitOnFlagUntilTimeout>
 8001e04:	2800      	cmp	r0, #0
 8001e06:	d1e3      	bne.n	8001dd0 <HAL_UART_Transmit+0x52>
      if (pdata8bits == NULL)
 8001e08:	2d00      	cmp	r5, #0
 8001e0a:	d0e6      	beq.n	8001dda <HAL_UART_Transmit+0x5c>
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001e0c:	f815 2b01 	ldrb.w	r2, [r5], #1
 8001e10:	6823      	ldr	r3, [r4, #0]
 8001e12:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001e14:	e7e7      	b.n	8001de6 <HAL_UART_Transmit+0x68>
      pdata16bits = (const uint16_t *) pData;
 8001e16:	46a8      	mov	r8, r5
      pdata8bits  = NULL;
 8001e18:	2500      	movs	r5, #0
 8001e1a:	e7e9      	b.n	8001df0 <HAL_UART_Transmit+0x72>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001e1c:	9600      	str	r6, [sp, #0]
 8001e1e:	463b      	mov	r3, r7
 8001e20:	2200      	movs	r2, #0
 8001e22:	2140      	movs	r1, #64	@ 0x40
 8001e24:	4620      	mov	r0, r4
 8001e26:	f7ff ff37 	bl	8001c98 <UART_WaitOnFlagUntilTimeout>
 8001e2a:	b918      	cbnz	r0, 8001e34 <HAL_UART_Transmit+0xb6>
    huart->gState = HAL_UART_STATE_READY;
 8001e2c:	2320      	movs	r3, #32
 8001e2e:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    return HAL_OK;
 8001e32:	e005      	b.n	8001e40 <HAL_UART_Transmit+0xc2>
      huart->gState = HAL_UART_STATE_READY;
 8001e34:	2320      	movs	r3, #32
 8001e36:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
      return HAL_TIMEOUT;
 8001e3a:	2003      	movs	r0, #3
 8001e3c:	e000      	b.n	8001e40 <HAL_UART_Transmit+0xc2>
    return HAL_BUSY;
 8001e3e:	2002      	movs	r0, #2
}
 8001e40:	b002      	add	sp, #8
 8001e42:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return  HAL_ERROR;
 8001e46:	2001      	movs	r0, #1
 8001e48:	e7fa      	b.n	8001e40 <HAL_UART_Transmit+0xc2>
	...

08001e4c <std>:
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	b510      	push	{r4, lr}
 8001e50:	4604      	mov	r4, r0
 8001e52:	e9c0 3300 	strd	r3, r3, [r0]
 8001e56:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8001e5a:	6083      	str	r3, [r0, #8]
 8001e5c:	8181      	strh	r1, [r0, #12]
 8001e5e:	6643      	str	r3, [r0, #100]	@ 0x64
 8001e60:	81c2      	strh	r2, [r0, #14]
 8001e62:	6183      	str	r3, [r0, #24]
 8001e64:	4619      	mov	r1, r3
 8001e66:	2208      	movs	r2, #8
 8001e68:	305c      	adds	r0, #92	@ 0x5c
 8001e6a:	f000 f9f9 	bl	8002260 <memset>
 8001e6e:	4b0d      	ldr	r3, [pc, #52]	@ (8001ea4 <std+0x58>)
 8001e70:	6263      	str	r3, [r4, #36]	@ 0x24
 8001e72:	4b0d      	ldr	r3, [pc, #52]	@ (8001ea8 <std+0x5c>)
 8001e74:	62a3      	str	r3, [r4, #40]	@ 0x28
 8001e76:	4b0d      	ldr	r3, [pc, #52]	@ (8001eac <std+0x60>)
 8001e78:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8001e7a:	4b0d      	ldr	r3, [pc, #52]	@ (8001eb0 <std+0x64>)
 8001e7c:	6323      	str	r3, [r4, #48]	@ 0x30
 8001e7e:	4b0d      	ldr	r3, [pc, #52]	@ (8001eb4 <std+0x68>)
 8001e80:	6224      	str	r4, [r4, #32]
 8001e82:	429c      	cmp	r4, r3
 8001e84:	d006      	beq.n	8001e94 <std+0x48>
 8001e86:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8001e8a:	4294      	cmp	r4, r2
 8001e8c:	d002      	beq.n	8001e94 <std+0x48>
 8001e8e:	33d0      	adds	r3, #208	@ 0xd0
 8001e90:	429c      	cmp	r4, r3
 8001e92:	d105      	bne.n	8001ea0 <std+0x54>
 8001e94:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8001e98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001e9c:	f000 ba58 	b.w	8002350 <__retarget_lock_init_recursive>
 8001ea0:	bd10      	pop	{r4, pc}
 8001ea2:	bf00      	nop
 8001ea4:	080020b1 	.word	0x080020b1
 8001ea8:	080020d3 	.word	0x080020d3
 8001eac:	0800210b 	.word	0x0800210b
 8001eb0:	0800212f 	.word	0x0800212f
 8001eb4:	2000011c 	.word	0x2000011c

08001eb8 <stdio_exit_handler>:
 8001eb8:	4a02      	ldr	r2, [pc, #8]	@ (8001ec4 <stdio_exit_handler+0xc>)
 8001eba:	4903      	ldr	r1, [pc, #12]	@ (8001ec8 <stdio_exit_handler+0x10>)
 8001ebc:	4803      	ldr	r0, [pc, #12]	@ (8001ecc <stdio_exit_handler+0x14>)
 8001ebe:	f000 b869 	b.w	8001f94 <_fwalk_sglue>
 8001ec2:	bf00      	nop
 8001ec4:	2000000c 	.word	0x2000000c
 8001ec8:	08002bf1 	.word	0x08002bf1
 8001ecc:	2000001c 	.word	0x2000001c

08001ed0 <cleanup_stdio>:
 8001ed0:	6841      	ldr	r1, [r0, #4]
 8001ed2:	4b0c      	ldr	r3, [pc, #48]	@ (8001f04 <cleanup_stdio+0x34>)
 8001ed4:	4299      	cmp	r1, r3
 8001ed6:	b510      	push	{r4, lr}
 8001ed8:	4604      	mov	r4, r0
 8001eda:	d001      	beq.n	8001ee0 <cleanup_stdio+0x10>
 8001edc:	f000 fe88 	bl	8002bf0 <_fflush_r>
 8001ee0:	68a1      	ldr	r1, [r4, #8]
 8001ee2:	4b09      	ldr	r3, [pc, #36]	@ (8001f08 <cleanup_stdio+0x38>)
 8001ee4:	4299      	cmp	r1, r3
 8001ee6:	d002      	beq.n	8001eee <cleanup_stdio+0x1e>
 8001ee8:	4620      	mov	r0, r4
 8001eea:	f000 fe81 	bl	8002bf0 <_fflush_r>
 8001eee:	68e1      	ldr	r1, [r4, #12]
 8001ef0:	4b06      	ldr	r3, [pc, #24]	@ (8001f0c <cleanup_stdio+0x3c>)
 8001ef2:	4299      	cmp	r1, r3
 8001ef4:	d004      	beq.n	8001f00 <cleanup_stdio+0x30>
 8001ef6:	4620      	mov	r0, r4
 8001ef8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001efc:	f000 be78 	b.w	8002bf0 <_fflush_r>
 8001f00:	bd10      	pop	{r4, pc}
 8001f02:	bf00      	nop
 8001f04:	2000011c 	.word	0x2000011c
 8001f08:	20000184 	.word	0x20000184
 8001f0c:	200001ec 	.word	0x200001ec

08001f10 <global_stdio_init.part.0>:
 8001f10:	b510      	push	{r4, lr}
 8001f12:	4b0b      	ldr	r3, [pc, #44]	@ (8001f40 <global_stdio_init.part.0+0x30>)
 8001f14:	4c0b      	ldr	r4, [pc, #44]	@ (8001f44 <global_stdio_init.part.0+0x34>)
 8001f16:	4a0c      	ldr	r2, [pc, #48]	@ (8001f48 <global_stdio_init.part.0+0x38>)
 8001f18:	601a      	str	r2, [r3, #0]
 8001f1a:	4620      	mov	r0, r4
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	2104      	movs	r1, #4
 8001f20:	f7ff ff94 	bl	8001e4c <std>
 8001f24:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8001f28:	2201      	movs	r2, #1
 8001f2a:	2109      	movs	r1, #9
 8001f2c:	f7ff ff8e 	bl	8001e4c <std>
 8001f30:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8001f34:	2202      	movs	r2, #2
 8001f36:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001f3a:	2112      	movs	r1, #18
 8001f3c:	f7ff bf86 	b.w	8001e4c <std>
 8001f40:	20000254 	.word	0x20000254
 8001f44:	2000011c 	.word	0x2000011c
 8001f48:	08001eb9 	.word	0x08001eb9

08001f4c <__sfp_lock_acquire>:
 8001f4c:	4801      	ldr	r0, [pc, #4]	@ (8001f54 <__sfp_lock_acquire+0x8>)
 8001f4e:	f000 ba00 	b.w	8002352 <__retarget_lock_acquire_recursive>
 8001f52:	bf00      	nop
 8001f54:	2000025d 	.word	0x2000025d

08001f58 <__sfp_lock_release>:
 8001f58:	4801      	ldr	r0, [pc, #4]	@ (8001f60 <__sfp_lock_release+0x8>)
 8001f5a:	f000 b9fb 	b.w	8002354 <__retarget_lock_release_recursive>
 8001f5e:	bf00      	nop
 8001f60:	2000025d 	.word	0x2000025d

08001f64 <__sinit>:
 8001f64:	b510      	push	{r4, lr}
 8001f66:	4604      	mov	r4, r0
 8001f68:	f7ff fff0 	bl	8001f4c <__sfp_lock_acquire>
 8001f6c:	6a23      	ldr	r3, [r4, #32]
 8001f6e:	b11b      	cbz	r3, 8001f78 <__sinit+0x14>
 8001f70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001f74:	f7ff bff0 	b.w	8001f58 <__sfp_lock_release>
 8001f78:	4b04      	ldr	r3, [pc, #16]	@ (8001f8c <__sinit+0x28>)
 8001f7a:	6223      	str	r3, [r4, #32]
 8001f7c:	4b04      	ldr	r3, [pc, #16]	@ (8001f90 <__sinit+0x2c>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d1f5      	bne.n	8001f70 <__sinit+0xc>
 8001f84:	f7ff ffc4 	bl	8001f10 <global_stdio_init.part.0>
 8001f88:	e7f2      	b.n	8001f70 <__sinit+0xc>
 8001f8a:	bf00      	nop
 8001f8c:	08001ed1 	.word	0x08001ed1
 8001f90:	20000254 	.word	0x20000254

08001f94 <_fwalk_sglue>:
 8001f94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001f98:	4607      	mov	r7, r0
 8001f9a:	4688      	mov	r8, r1
 8001f9c:	4614      	mov	r4, r2
 8001f9e:	2600      	movs	r6, #0
 8001fa0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8001fa4:	f1b9 0901 	subs.w	r9, r9, #1
 8001fa8:	d505      	bpl.n	8001fb6 <_fwalk_sglue+0x22>
 8001faa:	6824      	ldr	r4, [r4, #0]
 8001fac:	2c00      	cmp	r4, #0
 8001fae:	d1f7      	bne.n	8001fa0 <_fwalk_sglue+0xc>
 8001fb0:	4630      	mov	r0, r6
 8001fb2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001fb6:	89ab      	ldrh	r3, [r5, #12]
 8001fb8:	2b01      	cmp	r3, #1
 8001fba:	d907      	bls.n	8001fcc <_fwalk_sglue+0x38>
 8001fbc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8001fc0:	3301      	adds	r3, #1
 8001fc2:	d003      	beq.n	8001fcc <_fwalk_sglue+0x38>
 8001fc4:	4629      	mov	r1, r5
 8001fc6:	4638      	mov	r0, r7
 8001fc8:	47c0      	blx	r8
 8001fca:	4306      	orrs	r6, r0
 8001fcc:	3568      	adds	r5, #104	@ 0x68
 8001fce:	e7e9      	b.n	8001fa4 <_fwalk_sglue+0x10>

08001fd0 <iprintf>:
 8001fd0:	b40f      	push	{r0, r1, r2, r3}
 8001fd2:	b507      	push	{r0, r1, r2, lr}
 8001fd4:	4906      	ldr	r1, [pc, #24]	@ (8001ff0 <iprintf+0x20>)
 8001fd6:	ab04      	add	r3, sp, #16
 8001fd8:	6808      	ldr	r0, [r1, #0]
 8001fda:	f853 2b04 	ldr.w	r2, [r3], #4
 8001fde:	6881      	ldr	r1, [r0, #8]
 8001fe0:	9301      	str	r3, [sp, #4]
 8001fe2:	f000 fadb 	bl	800259c <_vfiprintf_r>
 8001fe6:	b003      	add	sp, #12
 8001fe8:	f85d eb04 	ldr.w	lr, [sp], #4
 8001fec:	b004      	add	sp, #16
 8001fee:	4770      	bx	lr
 8001ff0:	20000018 	.word	0x20000018

08001ff4 <_puts_r>:
 8001ff4:	6a03      	ldr	r3, [r0, #32]
 8001ff6:	b570      	push	{r4, r5, r6, lr}
 8001ff8:	6884      	ldr	r4, [r0, #8]
 8001ffa:	4605      	mov	r5, r0
 8001ffc:	460e      	mov	r6, r1
 8001ffe:	b90b      	cbnz	r3, 8002004 <_puts_r+0x10>
 8002000:	f7ff ffb0 	bl	8001f64 <__sinit>
 8002004:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002006:	07db      	lsls	r3, r3, #31
 8002008:	d405      	bmi.n	8002016 <_puts_r+0x22>
 800200a:	89a3      	ldrh	r3, [r4, #12]
 800200c:	0598      	lsls	r0, r3, #22
 800200e:	d402      	bmi.n	8002016 <_puts_r+0x22>
 8002010:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002012:	f000 f99e 	bl	8002352 <__retarget_lock_acquire_recursive>
 8002016:	89a3      	ldrh	r3, [r4, #12]
 8002018:	0719      	lsls	r1, r3, #28
 800201a:	d502      	bpl.n	8002022 <_puts_r+0x2e>
 800201c:	6923      	ldr	r3, [r4, #16]
 800201e:	2b00      	cmp	r3, #0
 8002020:	d135      	bne.n	800208e <_puts_r+0x9a>
 8002022:	4621      	mov	r1, r4
 8002024:	4628      	mov	r0, r5
 8002026:	f000 f8c5 	bl	80021b4 <__swsetup_r>
 800202a:	b380      	cbz	r0, 800208e <_puts_r+0x9a>
 800202c:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8002030:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002032:	07da      	lsls	r2, r3, #31
 8002034:	d405      	bmi.n	8002042 <_puts_r+0x4e>
 8002036:	89a3      	ldrh	r3, [r4, #12]
 8002038:	059b      	lsls	r3, r3, #22
 800203a:	d402      	bmi.n	8002042 <_puts_r+0x4e>
 800203c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800203e:	f000 f989 	bl	8002354 <__retarget_lock_release_recursive>
 8002042:	4628      	mov	r0, r5
 8002044:	bd70      	pop	{r4, r5, r6, pc}
 8002046:	2b00      	cmp	r3, #0
 8002048:	da04      	bge.n	8002054 <_puts_r+0x60>
 800204a:	69a2      	ldr	r2, [r4, #24]
 800204c:	429a      	cmp	r2, r3
 800204e:	dc17      	bgt.n	8002080 <_puts_r+0x8c>
 8002050:	290a      	cmp	r1, #10
 8002052:	d015      	beq.n	8002080 <_puts_r+0x8c>
 8002054:	6823      	ldr	r3, [r4, #0]
 8002056:	1c5a      	adds	r2, r3, #1
 8002058:	6022      	str	r2, [r4, #0]
 800205a:	7019      	strb	r1, [r3, #0]
 800205c:	68a3      	ldr	r3, [r4, #8]
 800205e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8002062:	3b01      	subs	r3, #1
 8002064:	60a3      	str	r3, [r4, #8]
 8002066:	2900      	cmp	r1, #0
 8002068:	d1ed      	bne.n	8002046 <_puts_r+0x52>
 800206a:	2b00      	cmp	r3, #0
 800206c:	da11      	bge.n	8002092 <_puts_r+0x9e>
 800206e:	4622      	mov	r2, r4
 8002070:	210a      	movs	r1, #10
 8002072:	4628      	mov	r0, r5
 8002074:	f000 f85f 	bl	8002136 <__swbuf_r>
 8002078:	3001      	adds	r0, #1
 800207a:	d0d7      	beq.n	800202c <_puts_r+0x38>
 800207c:	250a      	movs	r5, #10
 800207e:	e7d7      	b.n	8002030 <_puts_r+0x3c>
 8002080:	4622      	mov	r2, r4
 8002082:	4628      	mov	r0, r5
 8002084:	f000 f857 	bl	8002136 <__swbuf_r>
 8002088:	3001      	adds	r0, #1
 800208a:	d1e7      	bne.n	800205c <_puts_r+0x68>
 800208c:	e7ce      	b.n	800202c <_puts_r+0x38>
 800208e:	3e01      	subs	r6, #1
 8002090:	e7e4      	b.n	800205c <_puts_r+0x68>
 8002092:	6823      	ldr	r3, [r4, #0]
 8002094:	1c5a      	adds	r2, r3, #1
 8002096:	6022      	str	r2, [r4, #0]
 8002098:	220a      	movs	r2, #10
 800209a:	701a      	strb	r2, [r3, #0]
 800209c:	e7ee      	b.n	800207c <_puts_r+0x88>
	...

080020a0 <puts>:
 80020a0:	4b02      	ldr	r3, [pc, #8]	@ (80020ac <puts+0xc>)
 80020a2:	4601      	mov	r1, r0
 80020a4:	6818      	ldr	r0, [r3, #0]
 80020a6:	f7ff bfa5 	b.w	8001ff4 <_puts_r>
 80020aa:	bf00      	nop
 80020ac:	20000018 	.word	0x20000018

080020b0 <__sread>:
 80020b0:	b510      	push	{r4, lr}
 80020b2:	460c      	mov	r4, r1
 80020b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80020b8:	f000 f8fc 	bl	80022b4 <_read_r>
 80020bc:	2800      	cmp	r0, #0
 80020be:	bfab      	itete	ge
 80020c0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80020c2:	89a3      	ldrhlt	r3, [r4, #12]
 80020c4:	181b      	addge	r3, r3, r0
 80020c6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80020ca:	bfac      	ite	ge
 80020cc:	6563      	strge	r3, [r4, #84]	@ 0x54
 80020ce:	81a3      	strhlt	r3, [r4, #12]
 80020d0:	bd10      	pop	{r4, pc}

080020d2 <__swrite>:
 80020d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80020d6:	461f      	mov	r7, r3
 80020d8:	898b      	ldrh	r3, [r1, #12]
 80020da:	05db      	lsls	r3, r3, #23
 80020dc:	4605      	mov	r5, r0
 80020de:	460c      	mov	r4, r1
 80020e0:	4616      	mov	r6, r2
 80020e2:	d505      	bpl.n	80020f0 <__swrite+0x1e>
 80020e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80020e8:	2302      	movs	r3, #2
 80020ea:	2200      	movs	r2, #0
 80020ec:	f000 f8d0 	bl	8002290 <_lseek_r>
 80020f0:	89a3      	ldrh	r3, [r4, #12]
 80020f2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80020f6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80020fa:	81a3      	strh	r3, [r4, #12]
 80020fc:	4632      	mov	r2, r6
 80020fe:	463b      	mov	r3, r7
 8002100:	4628      	mov	r0, r5
 8002102:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002106:	f000 b8e7 	b.w	80022d8 <_write_r>

0800210a <__sseek>:
 800210a:	b510      	push	{r4, lr}
 800210c:	460c      	mov	r4, r1
 800210e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002112:	f000 f8bd 	bl	8002290 <_lseek_r>
 8002116:	1c43      	adds	r3, r0, #1
 8002118:	89a3      	ldrh	r3, [r4, #12]
 800211a:	bf15      	itete	ne
 800211c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800211e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8002122:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8002126:	81a3      	strheq	r3, [r4, #12]
 8002128:	bf18      	it	ne
 800212a:	81a3      	strhne	r3, [r4, #12]
 800212c:	bd10      	pop	{r4, pc}

0800212e <__sclose>:
 800212e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002132:	f000 b89d 	b.w	8002270 <_close_r>

08002136 <__swbuf_r>:
 8002136:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002138:	460e      	mov	r6, r1
 800213a:	4614      	mov	r4, r2
 800213c:	4605      	mov	r5, r0
 800213e:	b118      	cbz	r0, 8002148 <__swbuf_r+0x12>
 8002140:	6a03      	ldr	r3, [r0, #32]
 8002142:	b90b      	cbnz	r3, 8002148 <__swbuf_r+0x12>
 8002144:	f7ff ff0e 	bl	8001f64 <__sinit>
 8002148:	69a3      	ldr	r3, [r4, #24]
 800214a:	60a3      	str	r3, [r4, #8]
 800214c:	89a3      	ldrh	r3, [r4, #12]
 800214e:	071a      	lsls	r2, r3, #28
 8002150:	d501      	bpl.n	8002156 <__swbuf_r+0x20>
 8002152:	6923      	ldr	r3, [r4, #16]
 8002154:	b943      	cbnz	r3, 8002168 <__swbuf_r+0x32>
 8002156:	4621      	mov	r1, r4
 8002158:	4628      	mov	r0, r5
 800215a:	f000 f82b 	bl	80021b4 <__swsetup_r>
 800215e:	b118      	cbz	r0, 8002168 <__swbuf_r+0x32>
 8002160:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8002164:	4638      	mov	r0, r7
 8002166:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002168:	6823      	ldr	r3, [r4, #0]
 800216a:	6922      	ldr	r2, [r4, #16]
 800216c:	1a98      	subs	r0, r3, r2
 800216e:	6963      	ldr	r3, [r4, #20]
 8002170:	b2f6      	uxtb	r6, r6
 8002172:	4283      	cmp	r3, r0
 8002174:	4637      	mov	r7, r6
 8002176:	dc05      	bgt.n	8002184 <__swbuf_r+0x4e>
 8002178:	4621      	mov	r1, r4
 800217a:	4628      	mov	r0, r5
 800217c:	f000 fd38 	bl	8002bf0 <_fflush_r>
 8002180:	2800      	cmp	r0, #0
 8002182:	d1ed      	bne.n	8002160 <__swbuf_r+0x2a>
 8002184:	68a3      	ldr	r3, [r4, #8]
 8002186:	3b01      	subs	r3, #1
 8002188:	60a3      	str	r3, [r4, #8]
 800218a:	6823      	ldr	r3, [r4, #0]
 800218c:	1c5a      	adds	r2, r3, #1
 800218e:	6022      	str	r2, [r4, #0]
 8002190:	701e      	strb	r6, [r3, #0]
 8002192:	6962      	ldr	r2, [r4, #20]
 8002194:	1c43      	adds	r3, r0, #1
 8002196:	429a      	cmp	r2, r3
 8002198:	d004      	beq.n	80021a4 <__swbuf_r+0x6e>
 800219a:	89a3      	ldrh	r3, [r4, #12]
 800219c:	07db      	lsls	r3, r3, #31
 800219e:	d5e1      	bpl.n	8002164 <__swbuf_r+0x2e>
 80021a0:	2e0a      	cmp	r6, #10
 80021a2:	d1df      	bne.n	8002164 <__swbuf_r+0x2e>
 80021a4:	4621      	mov	r1, r4
 80021a6:	4628      	mov	r0, r5
 80021a8:	f000 fd22 	bl	8002bf0 <_fflush_r>
 80021ac:	2800      	cmp	r0, #0
 80021ae:	d0d9      	beq.n	8002164 <__swbuf_r+0x2e>
 80021b0:	e7d6      	b.n	8002160 <__swbuf_r+0x2a>
	...

080021b4 <__swsetup_r>:
 80021b4:	b538      	push	{r3, r4, r5, lr}
 80021b6:	4b29      	ldr	r3, [pc, #164]	@ (800225c <__swsetup_r+0xa8>)
 80021b8:	4605      	mov	r5, r0
 80021ba:	6818      	ldr	r0, [r3, #0]
 80021bc:	460c      	mov	r4, r1
 80021be:	b118      	cbz	r0, 80021c8 <__swsetup_r+0x14>
 80021c0:	6a03      	ldr	r3, [r0, #32]
 80021c2:	b90b      	cbnz	r3, 80021c8 <__swsetup_r+0x14>
 80021c4:	f7ff fece 	bl	8001f64 <__sinit>
 80021c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80021cc:	0719      	lsls	r1, r3, #28
 80021ce:	d422      	bmi.n	8002216 <__swsetup_r+0x62>
 80021d0:	06da      	lsls	r2, r3, #27
 80021d2:	d407      	bmi.n	80021e4 <__swsetup_r+0x30>
 80021d4:	2209      	movs	r2, #9
 80021d6:	602a      	str	r2, [r5, #0]
 80021d8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80021dc:	81a3      	strh	r3, [r4, #12]
 80021de:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80021e2:	e033      	b.n	800224c <__swsetup_r+0x98>
 80021e4:	0758      	lsls	r0, r3, #29
 80021e6:	d512      	bpl.n	800220e <__swsetup_r+0x5a>
 80021e8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80021ea:	b141      	cbz	r1, 80021fe <__swsetup_r+0x4a>
 80021ec:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80021f0:	4299      	cmp	r1, r3
 80021f2:	d002      	beq.n	80021fa <__swsetup_r+0x46>
 80021f4:	4628      	mov	r0, r5
 80021f6:	f000 f8af 	bl	8002358 <_free_r>
 80021fa:	2300      	movs	r3, #0
 80021fc:	6363      	str	r3, [r4, #52]	@ 0x34
 80021fe:	89a3      	ldrh	r3, [r4, #12]
 8002200:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8002204:	81a3      	strh	r3, [r4, #12]
 8002206:	2300      	movs	r3, #0
 8002208:	6063      	str	r3, [r4, #4]
 800220a:	6923      	ldr	r3, [r4, #16]
 800220c:	6023      	str	r3, [r4, #0]
 800220e:	89a3      	ldrh	r3, [r4, #12]
 8002210:	f043 0308 	orr.w	r3, r3, #8
 8002214:	81a3      	strh	r3, [r4, #12]
 8002216:	6923      	ldr	r3, [r4, #16]
 8002218:	b94b      	cbnz	r3, 800222e <__swsetup_r+0x7a>
 800221a:	89a3      	ldrh	r3, [r4, #12]
 800221c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8002220:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002224:	d003      	beq.n	800222e <__swsetup_r+0x7a>
 8002226:	4621      	mov	r1, r4
 8002228:	4628      	mov	r0, r5
 800222a:	f000 fd2f 	bl	8002c8c <__smakebuf_r>
 800222e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002232:	f013 0201 	ands.w	r2, r3, #1
 8002236:	d00a      	beq.n	800224e <__swsetup_r+0x9a>
 8002238:	2200      	movs	r2, #0
 800223a:	60a2      	str	r2, [r4, #8]
 800223c:	6962      	ldr	r2, [r4, #20]
 800223e:	4252      	negs	r2, r2
 8002240:	61a2      	str	r2, [r4, #24]
 8002242:	6922      	ldr	r2, [r4, #16]
 8002244:	b942      	cbnz	r2, 8002258 <__swsetup_r+0xa4>
 8002246:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800224a:	d1c5      	bne.n	80021d8 <__swsetup_r+0x24>
 800224c:	bd38      	pop	{r3, r4, r5, pc}
 800224e:	0799      	lsls	r1, r3, #30
 8002250:	bf58      	it	pl
 8002252:	6962      	ldrpl	r2, [r4, #20]
 8002254:	60a2      	str	r2, [r4, #8]
 8002256:	e7f4      	b.n	8002242 <__swsetup_r+0x8e>
 8002258:	2000      	movs	r0, #0
 800225a:	e7f7      	b.n	800224c <__swsetup_r+0x98>
 800225c:	20000018 	.word	0x20000018

08002260 <memset>:
 8002260:	4402      	add	r2, r0
 8002262:	4603      	mov	r3, r0
 8002264:	4293      	cmp	r3, r2
 8002266:	d100      	bne.n	800226a <memset+0xa>
 8002268:	4770      	bx	lr
 800226a:	f803 1b01 	strb.w	r1, [r3], #1
 800226e:	e7f9      	b.n	8002264 <memset+0x4>

08002270 <_close_r>:
 8002270:	b538      	push	{r3, r4, r5, lr}
 8002272:	4d06      	ldr	r5, [pc, #24]	@ (800228c <_close_r+0x1c>)
 8002274:	2300      	movs	r3, #0
 8002276:	4604      	mov	r4, r0
 8002278:	4608      	mov	r0, r1
 800227a:	602b      	str	r3, [r5, #0]
 800227c:	f7fe fb70 	bl	8000960 <_close>
 8002280:	1c43      	adds	r3, r0, #1
 8002282:	d102      	bne.n	800228a <_close_r+0x1a>
 8002284:	682b      	ldr	r3, [r5, #0]
 8002286:	b103      	cbz	r3, 800228a <_close_r+0x1a>
 8002288:	6023      	str	r3, [r4, #0]
 800228a:	bd38      	pop	{r3, r4, r5, pc}
 800228c:	20000258 	.word	0x20000258

08002290 <_lseek_r>:
 8002290:	b538      	push	{r3, r4, r5, lr}
 8002292:	4d07      	ldr	r5, [pc, #28]	@ (80022b0 <_lseek_r+0x20>)
 8002294:	4604      	mov	r4, r0
 8002296:	4608      	mov	r0, r1
 8002298:	4611      	mov	r1, r2
 800229a:	2200      	movs	r2, #0
 800229c:	602a      	str	r2, [r5, #0]
 800229e:	461a      	mov	r2, r3
 80022a0:	f7fe fb68 	bl	8000974 <_lseek>
 80022a4:	1c43      	adds	r3, r0, #1
 80022a6:	d102      	bne.n	80022ae <_lseek_r+0x1e>
 80022a8:	682b      	ldr	r3, [r5, #0]
 80022aa:	b103      	cbz	r3, 80022ae <_lseek_r+0x1e>
 80022ac:	6023      	str	r3, [r4, #0]
 80022ae:	bd38      	pop	{r3, r4, r5, pc}
 80022b0:	20000258 	.word	0x20000258

080022b4 <_read_r>:
 80022b4:	b538      	push	{r3, r4, r5, lr}
 80022b6:	4d07      	ldr	r5, [pc, #28]	@ (80022d4 <_read_r+0x20>)
 80022b8:	4604      	mov	r4, r0
 80022ba:	4608      	mov	r0, r1
 80022bc:	4611      	mov	r1, r2
 80022be:	2200      	movs	r2, #0
 80022c0:	602a      	str	r2, [r5, #0]
 80022c2:	461a      	mov	r2, r3
 80022c4:	f7fe fb3c 	bl	8000940 <_read>
 80022c8:	1c43      	adds	r3, r0, #1
 80022ca:	d102      	bne.n	80022d2 <_read_r+0x1e>
 80022cc:	682b      	ldr	r3, [r5, #0]
 80022ce:	b103      	cbz	r3, 80022d2 <_read_r+0x1e>
 80022d0:	6023      	str	r3, [r4, #0]
 80022d2:	bd38      	pop	{r3, r4, r5, pc}
 80022d4:	20000258 	.word	0x20000258

080022d8 <_write_r>:
 80022d8:	b538      	push	{r3, r4, r5, lr}
 80022da:	4d07      	ldr	r5, [pc, #28]	@ (80022f8 <_write_r+0x20>)
 80022dc:	4604      	mov	r4, r0
 80022de:	4608      	mov	r0, r1
 80022e0:	4611      	mov	r1, r2
 80022e2:	2200      	movs	r2, #0
 80022e4:	602a      	str	r2, [r5, #0]
 80022e6:	461a      	mov	r2, r3
 80022e8:	f7fe f960 	bl	80005ac <_write>
 80022ec:	1c43      	adds	r3, r0, #1
 80022ee:	d102      	bne.n	80022f6 <_write_r+0x1e>
 80022f0:	682b      	ldr	r3, [r5, #0]
 80022f2:	b103      	cbz	r3, 80022f6 <_write_r+0x1e>
 80022f4:	6023      	str	r3, [r4, #0]
 80022f6:	bd38      	pop	{r3, r4, r5, pc}
 80022f8:	20000258 	.word	0x20000258

080022fc <__errno>:
 80022fc:	4b01      	ldr	r3, [pc, #4]	@ (8002304 <__errno+0x8>)
 80022fe:	6818      	ldr	r0, [r3, #0]
 8002300:	4770      	bx	lr
 8002302:	bf00      	nop
 8002304:	20000018 	.word	0x20000018

08002308 <__libc_init_array>:
 8002308:	b570      	push	{r4, r5, r6, lr}
 800230a:	4d0d      	ldr	r5, [pc, #52]	@ (8002340 <__libc_init_array+0x38>)
 800230c:	4c0d      	ldr	r4, [pc, #52]	@ (8002344 <__libc_init_array+0x3c>)
 800230e:	1b64      	subs	r4, r4, r5
 8002310:	10a4      	asrs	r4, r4, #2
 8002312:	2600      	movs	r6, #0
 8002314:	42a6      	cmp	r6, r4
 8002316:	d109      	bne.n	800232c <__libc_init_array+0x24>
 8002318:	4d0b      	ldr	r5, [pc, #44]	@ (8002348 <__libc_init_array+0x40>)
 800231a:	4c0c      	ldr	r4, [pc, #48]	@ (800234c <__libc_init_array+0x44>)
 800231c:	f000 fd24 	bl	8002d68 <_init>
 8002320:	1b64      	subs	r4, r4, r5
 8002322:	10a4      	asrs	r4, r4, #2
 8002324:	2600      	movs	r6, #0
 8002326:	42a6      	cmp	r6, r4
 8002328:	d105      	bne.n	8002336 <__libc_init_array+0x2e>
 800232a:	bd70      	pop	{r4, r5, r6, pc}
 800232c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002330:	4798      	blx	r3
 8002332:	3601      	adds	r6, #1
 8002334:	e7ee      	b.n	8002314 <__libc_init_array+0xc>
 8002336:	f855 3b04 	ldr.w	r3, [r5], #4
 800233a:	4798      	blx	r3
 800233c:	3601      	adds	r6, #1
 800233e:	e7f2      	b.n	8002326 <__libc_init_array+0x1e>
 8002340:	08002e24 	.word	0x08002e24
 8002344:	08002e24 	.word	0x08002e24
 8002348:	08002e24 	.word	0x08002e24
 800234c:	08002e28 	.word	0x08002e28

08002350 <__retarget_lock_init_recursive>:
 8002350:	4770      	bx	lr

08002352 <__retarget_lock_acquire_recursive>:
 8002352:	4770      	bx	lr

08002354 <__retarget_lock_release_recursive>:
 8002354:	4770      	bx	lr
	...

08002358 <_free_r>:
 8002358:	b538      	push	{r3, r4, r5, lr}
 800235a:	4605      	mov	r5, r0
 800235c:	2900      	cmp	r1, #0
 800235e:	d041      	beq.n	80023e4 <_free_r+0x8c>
 8002360:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002364:	1f0c      	subs	r4, r1, #4
 8002366:	2b00      	cmp	r3, #0
 8002368:	bfb8      	it	lt
 800236a:	18e4      	addlt	r4, r4, r3
 800236c:	f000 f8e0 	bl	8002530 <__malloc_lock>
 8002370:	4a1d      	ldr	r2, [pc, #116]	@ (80023e8 <_free_r+0x90>)
 8002372:	6813      	ldr	r3, [r2, #0]
 8002374:	b933      	cbnz	r3, 8002384 <_free_r+0x2c>
 8002376:	6063      	str	r3, [r4, #4]
 8002378:	6014      	str	r4, [r2, #0]
 800237a:	4628      	mov	r0, r5
 800237c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002380:	f000 b8dc 	b.w	800253c <__malloc_unlock>
 8002384:	42a3      	cmp	r3, r4
 8002386:	d908      	bls.n	800239a <_free_r+0x42>
 8002388:	6820      	ldr	r0, [r4, #0]
 800238a:	1821      	adds	r1, r4, r0
 800238c:	428b      	cmp	r3, r1
 800238e:	bf01      	itttt	eq
 8002390:	6819      	ldreq	r1, [r3, #0]
 8002392:	685b      	ldreq	r3, [r3, #4]
 8002394:	1809      	addeq	r1, r1, r0
 8002396:	6021      	streq	r1, [r4, #0]
 8002398:	e7ed      	b.n	8002376 <_free_r+0x1e>
 800239a:	461a      	mov	r2, r3
 800239c:	685b      	ldr	r3, [r3, #4]
 800239e:	b10b      	cbz	r3, 80023a4 <_free_r+0x4c>
 80023a0:	42a3      	cmp	r3, r4
 80023a2:	d9fa      	bls.n	800239a <_free_r+0x42>
 80023a4:	6811      	ldr	r1, [r2, #0]
 80023a6:	1850      	adds	r0, r2, r1
 80023a8:	42a0      	cmp	r0, r4
 80023aa:	d10b      	bne.n	80023c4 <_free_r+0x6c>
 80023ac:	6820      	ldr	r0, [r4, #0]
 80023ae:	4401      	add	r1, r0
 80023b0:	1850      	adds	r0, r2, r1
 80023b2:	4283      	cmp	r3, r0
 80023b4:	6011      	str	r1, [r2, #0]
 80023b6:	d1e0      	bne.n	800237a <_free_r+0x22>
 80023b8:	6818      	ldr	r0, [r3, #0]
 80023ba:	685b      	ldr	r3, [r3, #4]
 80023bc:	6053      	str	r3, [r2, #4]
 80023be:	4408      	add	r0, r1
 80023c0:	6010      	str	r0, [r2, #0]
 80023c2:	e7da      	b.n	800237a <_free_r+0x22>
 80023c4:	d902      	bls.n	80023cc <_free_r+0x74>
 80023c6:	230c      	movs	r3, #12
 80023c8:	602b      	str	r3, [r5, #0]
 80023ca:	e7d6      	b.n	800237a <_free_r+0x22>
 80023cc:	6820      	ldr	r0, [r4, #0]
 80023ce:	1821      	adds	r1, r4, r0
 80023d0:	428b      	cmp	r3, r1
 80023d2:	bf04      	itt	eq
 80023d4:	6819      	ldreq	r1, [r3, #0]
 80023d6:	685b      	ldreq	r3, [r3, #4]
 80023d8:	6063      	str	r3, [r4, #4]
 80023da:	bf04      	itt	eq
 80023dc:	1809      	addeq	r1, r1, r0
 80023de:	6021      	streq	r1, [r4, #0]
 80023e0:	6054      	str	r4, [r2, #4]
 80023e2:	e7ca      	b.n	800237a <_free_r+0x22>
 80023e4:	bd38      	pop	{r3, r4, r5, pc}
 80023e6:	bf00      	nop
 80023e8:	20000264 	.word	0x20000264

080023ec <sbrk_aligned>:
 80023ec:	b570      	push	{r4, r5, r6, lr}
 80023ee:	4e0f      	ldr	r6, [pc, #60]	@ (800242c <sbrk_aligned+0x40>)
 80023f0:	460c      	mov	r4, r1
 80023f2:	6831      	ldr	r1, [r6, #0]
 80023f4:	4605      	mov	r5, r0
 80023f6:	b911      	cbnz	r1, 80023fe <sbrk_aligned+0x12>
 80023f8:	f000 fca6 	bl	8002d48 <_sbrk_r>
 80023fc:	6030      	str	r0, [r6, #0]
 80023fe:	4621      	mov	r1, r4
 8002400:	4628      	mov	r0, r5
 8002402:	f000 fca1 	bl	8002d48 <_sbrk_r>
 8002406:	1c43      	adds	r3, r0, #1
 8002408:	d103      	bne.n	8002412 <sbrk_aligned+0x26>
 800240a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800240e:	4620      	mov	r0, r4
 8002410:	bd70      	pop	{r4, r5, r6, pc}
 8002412:	1cc4      	adds	r4, r0, #3
 8002414:	f024 0403 	bic.w	r4, r4, #3
 8002418:	42a0      	cmp	r0, r4
 800241a:	d0f8      	beq.n	800240e <sbrk_aligned+0x22>
 800241c:	1a21      	subs	r1, r4, r0
 800241e:	4628      	mov	r0, r5
 8002420:	f000 fc92 	bl	8002d48 <_sbrk_r>
 8002424:	3001      	adds	r0, #1
 8002426:	d1f2      	bne.n	800240e <sbrk_aligned+0x22>
 8002428:	e7ef      	b.n	800240a <sbrk_aligned+0x1e>
 800242a:	bf00      	nop
 800242c:	20000260 	.word	0x20000260

08002430 <_malloc_r>:
 8002430:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002434:	1ccd      	adds	r5, r1, #3
 8002436:	f025 0503 	bic.w	r5, r5, #3
 800243a:	3508      	adds	r5, #8
 800243c:	2d0c      	cmp	r5, #12
 800243e:	bf38      	it	cc
 8002440:	250c      	movcc	r5, #12
 8002442:	2d00      	cmp	r5, #0
 8002444:	4606      	mov	r6, r0
 8002446:	db01      	blt.n	800244c <_malloc_r+0x1c>
 8002448:	42a9      	cmp	r1, r5
 800244a:	d904      	bls.n	8002456 <_malloc_r+0x26>
 800244c:	230c      	movs	r3, #12
 800244e:	6033      	str	r3, [r6, #0]
 8002450:	2000      	movs	r0, #0
 8002452:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002456:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800252c <_malloc_r+0xfc>
 800245a:	f000 f869 	bl	8002530 <__malloc_lock>
 800245e:	f8d8 3000 	ldr.w	r3, [r8]
 8002462:	461c      	mov	r4, r3
 8002464:	bb44      	cbnz	r4, 80024b8 <_malloc_r+0x88>
 8002466:	4629      	mov	r1, r5
 8002468:	4630      	mov	r0, r6
 800246a:	f7ff ffbf 	bl	80023ec <sbrk_aligned>
 800246e:	1c43      	adds	r3, r0, #1
 8002470:	4604      	mov	r4, r0
 8002472:	d158      	bne.n	8002526 <_malloc_r+0xf6>
 8002474:	f8d8 4000 	ldr.w	r4, [r8]
 8002478:	4627      	mov	r7, r4
 800247a:	2f00      	cmp	r7, #0
 800247c:	d143      	bne.n	8002506 <_malloc_r+0xd6>
 800247e:	2c00      	cmp	r4, #0
 8002480:	d04b      	beq.n	800251a <_malloc_r+0xea>
 8002482:	6823      	ldr	r3, [r4, #0]
 8002484:	4639      	mov	r1, r7
 8002486:	4630      	mov	r0, r6
 8002488:	eb04 0903 	add.w	r9, r4, r3
 800248c:	f000 fc5c 	bl	8002d48 <_sbrk_r>
 8002490:	4581      	cmp	r9, r0
 8002492:	d142      	bne.n	800251a <_malloc_r+0xea>
 8002494:	6821      	ldr	r1, [r4, #0]
 8002496:	1a6d      	subs	r5, r5, r1
 8002498:	4629      	mov	r1, r5
 800249a:	4630      	mov	r0, r6
 800249c:	f7ff ffa6 	bl	80023ec <sbrk_aligned>
 80024a0:	3001      	adds	r0, #1
 80024a2:	d03a      	beq.n	800251a <_malloc_r+0xea>
 80024a4:	6823      	ldr	r3, [r4, #0]
 80024a6:	442b      	add	r3, r5
 80024a8:	6023      	str	r3, [r4, #0]
 80024aa:	f8d8 3000 	ldr.w	r3, [r8]
 80024ae:	685a      	ldr	r2, [r3, #4]
 80024b0:	bb62      	cbnz	r2, 800250c <_malloc_r+0xdc>
 80024b2:	f8c8 7000 	str.w	r7, [r8]
 80024b6:	e00f      	b.n	80024d8 <_malloc_r+0xa8>
 80024b8:	6822      	ldr	r2, [r4, #0]
 80024ba:	1b52      	subs	r2, r2, r5
 80024bc:	d420      	bmi.n	8002500 <_malloc_r+0xd0>
 80024be:	2a0b      	cmp	r2, #11
 80024c0:	d917      	bls.n	80024f2 <_malloc_r+0xc2>
 80024c2:	1961      	adds	r1, r4, r5
 80024c4:	42a3      	cmp	r3, r4
 80024c6:	6025      	str	r5, [r4, #0]
 80024c8:	bf18      	it	ne
 80024ca:	6059      	strne	r1, [r3, #4]
 80024cc:	6863      	ldr	r3, [r4, #4]
 80024ce:	bf08      	it	eq
 80024d0:	f8c8 1000 	streq.w	r1, [r8]
 80024d4:	5162      	str	r2, [r4, r5]
 80024d6:	604b      	str	r3, [r1, #4]
 80024d8:	4630      	mov	r0, r6
 80024da:	f000 f82f 	bl	800253c <__malloc_unlock>
 80024de:	f104 000b 	add.w	r0, r4, #11
 80024e2:	1d23      	adds	r3, r4, #4
 80024e4:	f020 0007 	bic.w	r0, r0, #7
 80024e8:	1ac2      	subs	r2, r0, r3
 80024ea:	bf1c      	itt	ne
 80024ec:	1a1b      	subne	r3, r3, r0
 80024ee:	50a3      	strne	r3, [r4, r2]
 80024f0:	e7af      	b.n	8002452 <_malloc_r+0x22>
 80024f2:	6862      	ldr	r2, [r4, #4]
 80024f4:	42a3      	cmp	r3, r4
 80024f6:	bf0c      	ite	eq
 80024f8:	f8c8 2000 	streq.w	r2, [r8]
 80024fc:	605a      	strne	r2, [r3, #4]
 80024fe:	e7eb      	b.n	80024d8 <_malloc_r+0xa8>
 8002500:	4623      	mov	r3, r4
 8002502:	6864      	ldr	r4, [r4, #4]
 8002504:	e7ae      	b.n	8002464 <_malloc_r+0x34>
 8002506:	463c      	mov	r4, r7
 8002508:	687f      	ldr	r7, [r7, #4]
 800250a:	e7b6      	b.n	800247a <_malloc_r+0x4a>
 800250c:	461a      	mov	r2, r3
 800250e:	685b      	ldr	r3, [r3, #4]
 8002510:	42a3      	cmp	r3, r4
 8002512:	d1fb      	bne.n	800250c <_malloc_r+0xdc>
 8002514:	2300      	movs	r3, #0
 8002516:	6053      	str	r3, [r2, #4]
 8002518:	e7de      	b.n	80024d8 <_malloc_r+0xa8>
 800251a:	230c      	movs	r3, #12
 800251c:	6033      	str	r3, [r6, #0]
 800251e:	4630      	mov	r0, r6
 8002520:	f000 f80c 	bl	800253c <__malloc_unlock>
 8002524:	e794      	b.n	8002450 <_malloc_r+0x20>
 8002526:	6005      	str	r5, [r0, #0]
 8002528:	e7d6      	b.n	80024d8 <_malloc_r+0xa8>
 800252a:	bf00      	nop
 800252c:	20000264 	.word	0x20000264

08002530 <__malloc_lock>:
 8002530:	4801      	ldr	r0, [pc, #4]	@ (8002538 <__malloc_lock+0x8>)
 8002532:	f7ff bf0e 	b.w	8002352 <__retarget_lock_acquire_recursive>
 8002536:	bf00      	nop
 8002538:	2000025c 	.word	0x2000025c

0800253c <__malloc_unlock>:
 800253c:	4801      	ldr	r0, [pc, #4]	@ (8002544 <__malloc_unlock+0x8>)
 800253e:	f7ff bf09 	b.w	8002354 <__retarget_lock_release_recursive>
 8002542:	bf00      	nop
 8002544:	2000025c 	.word	0x2000025c

08002548 <__sfputc_r>:
 8002548:	6893      	ldr	r3, [r2, #8]
 800254a:	3b01      	subs	r3, #1
 800254c:	2b00      	cmp	r3, #0
 800254e:	b410      	push	{r4}
 8002550:	6093      	str	r3, [r2, #8]
 8002552:	da08      	bge.n	8002566 <__sfputc_r+0x1e>
 8002554:	6994      	ldr	r4, [r2, #24]
 8002556:	42a3      	cmp	r3, r4
 8002558:	db01      	blt.n	800255e <__sfputc_r+0x16>
 800255a:	290a      	cmp	r1, #10
 800255c:	d103      	bne.n	8002566 <__sfputc_r+0x1e>
 800255e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002562:	f7ff bde8 	b.w	8002136 <__swbuf_r>
 8002566:	6813      	ldr	r3, [r2, #0]
 8002568:	1c58      	adds	r0, r3, #1
 800256a:	6010      	str	r0, [r2, #0]
 800256c:	7019      	strb	r1, [r3, #0]
 800256e:	4608      	mov	r0, r1
 8002570:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002574:	4770      	bx	lr

08002576 <__sfputs_r>:
 8002576:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002578:	4606      	mov	r6, r0
 800257a:	460f      	mov	r7, r1
 800257c:	4614      	mov	r4, r2
 800257e:	18d5      	adds	r5, r2, r3
 8002580:	42ac      	cmp	r4, r5
 8002582:	d101      	bne.n	8002588 <__sfputs_r+0x12>
 8002584:	2000      	movs	r0, #0
 8002586:	e007      	b.n	8002598 <__sfputs_r+0x22>
 8002588:	f814 1b01 	ldrb.w	r1, [r4], #1
 800258c:	463a      	mov	r2, r7
 800258e:	4630      	mov	r0, r6
 8002590:	f7ff ffda 	bl	8002548 <__sfputc_r>
 8002594:	1c43      	adds	r3, r0, #1
 8002596:	d1f3      	bne.n	8002580 <__sfputs_r+0xa>
 8002598:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800259c <_vfiprintf_r>:
 800259c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80025a0:	460d      	mov	r5, r1
 80025a2:	b09d      	sub	sp, #116	@ 0x74
 80025a4:	4614      	mov	r4, r2
 80025a6:	4698      	mov	r8, r3
 80025a8:	4606      	mov	r6, r0
 80025aa:	b118      	cbz	r0, 80025b4 <_vfiprintf_r+0x18>
 80025ac:	6a03      	ldr	r3, [r0, #32]
 80025ae:	b90b      	cbnz	r3, 80025b4 <_vfiprintf_r+0x18>
 80025b0:	f7ff fcd8 	bl	8001f64 <__sinit>
 80025b4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80025b6:	07d9      	lsls	r1, r3, #31
 80025b8:	d405      	bmi.n	80025c6 <_vfiprintf_r+0x2a>
 80025ba:	89ab      	ldrh	r3, [r5, #12]
 80025bc:	059a      	lsls	r2, r3, #22
 80025be:	d402      	bmi.n	80025c6 <_vfiprintf_r+0x2a>
 80025c0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80025c2:	f7ff fec6 	bl	8002352 <__retarget_lock_acquire_recursive>
 80025c6:	89ab      	ldrh	r3, [r5, #12]
 80025c8:	071b      	lsls	r3, r3, #28
 80025ca:	d501      	bpl.n	80025d0 <_vfiprintf_r+0x34>
 80025cc:	692b      	ldr	r3, [r5, #16]
 80025ce:	b99b      	cbnz	r3, 80025f8 <_vfiprintf_r+0x5c>
 80025d0:	4629      	mov	r1, r5
 80025d2:	4630      	mov	r0, r6
 80025d4:	f7ff fdee 	bl	80021b4 <__swsetup_r>
 80025d8:	b170      	cbz	r0, 80025f8 <_vfiprintf_r+0x5c>
 80025da:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80025dc:	07dc      	lsls	r4, r3, #31
 80025de:	d504      	bpl.n	80025ea <_vfiprintf_r+0x4e>
 80025e0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80025e4:	b01d      	add	sp, #116	@ 0x74
 80025e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80025ea:	89ab      	ldrh	r3, [r5, #12]
 80025ec:	0598      	lsls	r0, r3, #22
 80025ee:	d4f7      	bmi.n	80025e0 <_vfiprintf_r+0x44>
 80025f0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80025f2:	f7ff feaf 	bl	8002354 <__retarget_lock_release_recursive>
 80025f6:	e7f3      	b.n	80025e0 <_vfiprintf_r+0x44>
 80025f8:	2300      	movs	r3, #0
 80025fa:	9309      	str	r3, [sp, #36]	@ 0x24
 80025fc:	2320      	movs	r3, #32
 80025fe:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8002602:	f8cd 800c 	str.w	r8, [sp, #12]
 8002606:	2330      	movs	r3, #48	@ 0x30
 8002608:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80027b8 <_vfiprintf_r+0x21c>
 800260c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8002610:	f04f 0901 	mov.w	r9, #1
 8002614:	4623      	mov	r3, r4
 8002616:	469a      	mov	sl, r3
 8002618:	f813 2b01 	ldrb.w	r2, [r3], #1
 800261c:	b10a      	cbz	r2, 8002622 <_vfiprintf_r+0x86>
 800261e:	2a25      	cmp	r2, #37	@ 0x25
 8002620:	d1f9      	bne.n	8002616 <_vfiprintf_r+0x7a>
 8002622:	ebba 0b04 	subs.w	fp, sl, r4
 8002626:	d00b      	beq.n	8002640 <_vfiprintf_r+0xa4>
 8002628:	465b      	mov	r3, fp
 800262a:	4622      	mov	r2, r4
 800262c:	4629      	mov	r1, r5
 800262e:	4630      	mov	r0, r6
 8002630:	f7ff ffa1 	bl	8002576 <__sfputs_r>
 8002634:	3001      	adds	r0, #1
 8002636:	f000 80a7 	beq.w	8002788 <_vfiprintf_r+0x1ec>
 800263a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800263c:	445a      	add	r2, fp
 800263e:	9209      	str	r2, [sp, #36]	@ 0x24
 8002640:	f89a 3000 	ldrb.w	r3, [sl]
 8002644:	2b00      	cmp	r3, #0
 8002646:	f000 809f 	beq.w	8002788 <_vfiprintf_r+0x1ec>
 800264a:	2300      	movs	r3, #0
 800264c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002650:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002654:	f10a 0a01 	add.w	sl, sl, #1
 8002658:	9304      	str	r3, [sp, #16]
 800265a:	9307      	str	r3, [sp, #28]
 800265c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8002660:	931a      	str	r3, [sp, #104]	@ 0x68
 8002662:	4654      	mov	r4, sl
 8002664:	2205      	movs	r2, #5
 8002666:	f814 1b01 	ldrb.w	r1, [r4], #1
 800266a:	4853      	ldr	r0, [pc, #332]	@ (80027b8 <_vfiprintf_r+0x21c>)
 800266c:	f7fd fdb0 	bl	80001d0 <memchr>
 8002670:	9a04      	ldr	r2, [sp, #16]
 8002672:	b9d8      	cbnz	r0, 80026ac <_vfiprintf_r+0x110>
 8002674:	06d1      	lsls	r1, r2, #27
 8002676:	bf44      	itt	mi
 8002678:	2320      	movmi	r3, #32
 800267a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800267e:	0713      	lsls	r3, r2, #28
 8002680:	bf44      	itt	mi
 8002682:	232b      	movmi	r3, #43	@ 0x2b
 8002684:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002688:	f89a 3000 	ldrb.w	r3, [sl]
 800268c:	2b2a      	cmp	r3, #42	@ 0x2a
 800268e:	d015      	beq.n	80026bc <_vfiprintf_r+0x120>
 8002690:	9a07      	ldr	r2, [sp, #28]
 8002692:	4654      	mov	r4, sl
 8002694:	2000      	movs	r0, #0
 8002696:	f04f 0c0a 	mov.w	ip, #10
 800269a:	4621      	mov	r1, r4
 800269c:	f811 3b01 	ldrb.w	r3, [r1], #1
 80026a0:	3b30      	subs	r3, #48	@ 0x30
 80026a2:	2b09      	cmp	r3, #9
 80026a4:	d94b      	bls.n	800273e <_vfiprintf_r+0x1a2>
 80026a6:	b1b0      	cbz	r0, 80026d6 <_vfiprintf_r+0x13a>
 80026a8:	9207      	str	r2, [sp, #28]
 80026aa:	e014      	b.n	80026d6 <_vfiprintf_r+0x13a>
 80026ac:	eba0 0308 	sub.w	r3, r0, r8
 80026b0:	fa09 f303 	lsl.w	r3, r9, r3
 80026b4:	4313      	orrs	r3, r2
 80026b6:	9304      	str	r3, [sp, #16]
 80026b8:	46a2      	mov	sl, r4
 80026ba:	e7d2      	b.n	8002662 <_vfiprintf_r+0xc6>
 80026bc:	9b03      	ldr	r3, [sp, #12]
 80026be:	1d19      	adds	r1, r3, #4
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	9103      	str	r1, [sp, #12]
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	bfbb      	ittet	lt
 80026c8:	425b      	neglt	r3, r3
 80026ca:	f042 0202 	orrlt.w	r2, r2, #2
 80026ce:	9307      	strge	r3, [sp, #28]
 80026d0:	9307      	strlt	r3, [sp, #28]
 80026d2:	bfb8      	it	lt
 80026d4:	9204      	strlt	r2, [sp, #16]
 80026d6:	7823      	ldrb	r3, [r4, #0]
 80026d8:	2b2e      	cmp	r3, #46	@ 0x2e
 80026da:	d10a      	bne.n	80026f2 <_vfiprintf_r+0x156>
 80026dc:	7863      	ldrb	r3, [r4, #1]
 80026de:	2b2a      	cmp	r3, #42	@ 0x2a
 80026e0:	d132      	bne.n	8002748 <_vfiprintf_r+0x1ac>
 80026e2:	9b03      	ldr	r3, [sp, #12]
 80026e4:	1d1a      	adds	r2, r3, #4
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	9203      	str	r2, [sp, #12]
 80026ea:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80026ee:	3402      	adds	r4, #2
 80026f0:	9305      	str	r3, [sp, #20]
 80026f2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80027c8 <_vfiprintf_r+0x22c>
 80026f6:	7821      	ldrb	r1, [r4, #0]
 80026f8:	2203      	movs	r2, #3
 80026fa:	4650      	mov	r0, sl
 80026fc:	f7fd fd68 	bl	80001d0 <memchr>
 8002700:	b138      	cbz	r0, 8002712 <_vfiprintf_r+0x176>
 8002702:	9b04      	ldr	r3, [sp, #16]
 8002704:	eba0 000a 	sub.w	r0, r0, sl
 8002708:	2240      	movs	r2, #64	@ 0x40
 800270a:	4082      	lsls	r2, r0
 800270c:	4313      	orrs	r3, r2
 800270e:	3401      	adds	r4, #1
 8002710:	9304      	str	r3, [sp, #16]
 8002712:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002716:	4829      	ldr	r0, [pc, #164]	@ (80027bc <_vfiprintf_r+0x220>)
 8002718:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800271c:	2206      	movs	r2, #6
 800271e:	f7fd fd57 	bl	80001d0 <memchr>
 8002722:	2800      	cmp	r0, #0
 8002724:	d03f      	beq.n	80027a6 <_vfiprintf_r+0x20a>
 8002726:	4b26      	ldr	r3, [pc, #152]	@ (80027c0 <_vfiprintf_r+0x224>)
 8002728:	bb1b      	cbnz	r3, 8002772 <_vfiprintf_r+0x1d6>
 800272a:	9b03      	ldr	r3, [sp, #12]
 800272c:	3307      	adds	r3, #7
 800272e:	f023 0307 	bic.w	r3, r3, #7
 8002732:	3308      	adds	r3, #8
 8002734:	9303      	str	r3, [sp, #12]
 8002736:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002738:	443b      	add	r3, r7
 800273a:	9309      	str	r3, [sp, #36]	@ 0x24
 800273c:	e76a      	b.n	8002614 <_vfiprintf_r+0x78>
 800273e:	fb0c 3202 	mla	r2, ip, r2, r3
 8002742:	460c      	mov	r4, r1
 8002744:	2001      	movs	r0, #1
 8002746:	e7a8      	b.n	800269a <_vfiprintf_r+0xfe>
 8002748:	2300      	movs	r3, #0
 800274a:	3401      	adds	r4, #1
 800274c:	9305      	str	r3, [sp, #20]
 800274e:	4619      	mov	r1, r3
 8002750:	f04f 0c0a 	mov.w	ip, #10
 8002754:	4620      	mov	r0, r4
 8002756:	f810 2b01 	ldrb.w	r2, [r0], #1
 800275a:	3a30      	subs	r2, #48	@ 0x30
 800275c:	2a09      	cmp	r2, #9
 800275e:	d903      	bls.n	8002768 <_vfiprintf_r+0x1cc>
 8002760:	2b00      	cmp	r3, #0
 8002762:	d0c6      	beq.n	80026f2 <_vfiprintf_r+0x156>
 8002764:	9105      	str	r1, [sp, #20]
 8002766:	e7c4      	b.n	80026f2 <_vfiprintf_r+0x156>
 8002768:	fb0c 2101 	mla	r1, ip, r1, r2
 800276c:	4604      	mov	r4, r0
 800276e:	2301      	movs	r3, #1
 8002770:	e7f0      	b.n	8002754 <_vfiprintf_r+0x1b8>
 8002772:	ab03      	add	r3, sp, #12
 8002774:	9300      	str	r3, [sp, #0]
 8002776:	462a      	mov	r2, r5
 8002778:	4b12      	ldr	r3, [pc, #72]	@ (80027c4 <_vfiprintf_r+0x228>)
 800277a:	a904      	add	r1, sp, #16
 800277c:	4630      	mov	r0, r6
 800277e:	f3af 8000 	nop.w
 8002782:	4607      	mov	r7, r0
 8002784:	1c78      	adds	r0, r7, #1
 8002786:	d1d6      	bne.n	8002736 <_vfiprintf_r+0x19a>
 8002788:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800278a:	07d9      	lsls	r1, r3, #31
 800278c:	d405      	bmi.n	800279a <_vfiprintf_r+0x1fe>
 800278e:	89ab      	ldrh	r3, [r5, #12]
 8002790:	059a      	lsls	r2, r3, #22
 8002792:	d402      	bmi.n	800279a <_vfiprintf_r+0x1fe>
 8002794:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8002796:	f7ff fddd 	bl	8002354 <__retarget_lock_release_recursive>
 800279a:	89ab      	ldrh	r3, [r5, #12]
 800279c:	065b      	lsls	r3, r3, #25
 800279e:	f53f af1f 	bmi.w	80025e0 <_vfiprintf_r+0x44>
 80027a2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80027a4:	e71e      	b.n	80025e4 <_vfiprintf_r+0x48>
 80027a6:	ab03      	add	r3, sp, #12
 80027a8:	9300      	str	r3, [sp, #0]
 80027aa:	462a      	mov	r2, r5
 80027ac:	4b05      	ldr	r3, [pc, #20]	@ (80027c4 <_vfiprintf_r+0x228>)
 80027ae:	a904      	add	r1, sp, #16
 80027b0:	4630      	mov	r0, r6
 80027b2:	f000 f879 	bl	80028a8 <_printf_i>
 80027b6:	e7e4      	b.n	8002782 <_vfiprintf_r+0x1e6>
 80027b8:	08002de8 	.word	0x08002de8
 80027bc:	08002df2 	.word	0x08002df2
 80027c0:	00000000 	.word	0x00000000
 80027c4:	08002577 	.word	0x08002577
 80027c8:	08002dee 	.word	0x08002dee

080027cc <_printf_common>:
 80027cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80027d0:	4616      	mov	r6, r2
 80027d2:	4698      	mov	r8, r3
 80027d4:	688a      	ldr	r2, [r1, #8]
 80027d6:	690b      	ldr	r3, [r1, #16]
 80027d8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80027dc:	4293      	cmp	r3, r2
 80027de:	bfb8      	it	lt
 80027e0:	4613      	movlt	r3, r2
 80027e2:	6033      	str	r3, [r6, #0]
 80027e4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80027e8:	4607      	mov	r7, r0
 80027ea:	460c      	mov	r4, r1
 80027ec:	b10a      	cbz	r2, 80027f2 <_printf_common+0x26>
 80027ee:	3301      	adds	r3, #1
 80027f0:	6033      	str	r3, [r6, #0]
 80027f2:	6823      	ldr	r3, [r4, #0]
 80027f4:	0699      	lsls	r1, r3, #26
 80027f6:	bf42      	ittt	mi
 80027f8:	6833      	ldrmi	r3, [r6, #0]
 80027fa:	3302      	addmi	r3, #2
 80027fc:	6033      	strmi	r3, [r6, #0]
 80027fe:	6825      	ldr	r5, [r4, #0]
 8002800:	f015 0506 	ands.w	r5, r5, #6
 8002804:	d106      	bne.n	8002814 <_printf_common+0x48>
 8002806:	f104 0a19 	add.w	sl, r4, #25
 800280a:	68e3      	ldr	r3, [r4, #12]
 800280c:	6832      	ldr	r2, [r6, #0]
 800280e:	1a9b      	subs	r3, r3, r2
 8002810:	42ab      	cmp	r3, r5
 8002812:	dc26      	bgt.n	8002862 <_printf_common+0x96>
 8002814:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8002818:	6822      	ldr	r2, [r4, #0]
 800281a:	3b00      	subs	r3, #0
 800281c:	bf18      	it	ne
 800281e:	2301      	movne	r3, #1
 8002820:	0692      	lsls	r2, r2, #26
 8002822:	d42b      	bmi.n	800287c <_printf_common+0xb0>
 8002824:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8002828:	4641      	mov	r1, r8
 800282a:	4638      	mov	r0, r7
 800282c:	47c8      	blx	r9
 800282e:	3001      	adds	r0, #1
 8002830:	d01e      	beq.n	8002870 <_printf_common+0xa4>
 8002832:	6823      	ldr	r3, [r4, #0]
 8002834:	6922      	ldr	r2, [r4, #16]
 8002836:	f003 0306 	and.w	r3, r3, #6
 800283a:	2b04      	cmp	r3, #4
 800283c:	bf02      	ittt	eq
 800283e:	68e5      	ldreq	r5, [r4, #12]
 8002840:	6833      	ldreq	r3, [r6, #0]
 8002842:	1aed      	subeq	r5, r5, r3
 8002844:	68a3      	ldr	r3, [r4, #8]
 8002846:	bf0c      	ite	eq
 8002848:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800284c:	2500      	movne	r5, #0
 800284e:	4293      	cmp	r3, r2
 8002850:	bfc4      	itt	gt
 8002852:	1a9b      	subgt	r3, r3, r2
 8002854:	18ed      	addgt	r5, r5, r3
 8002856:	2600      	movs	r6, #0
 8002858:	341a      	adds	r4, #26
 800285a:	42b5      	cmp	r5, r6
 800285c:	d11a      	bne.n	8002894 <_printf_common+0xc8>
 800285e:	2000      	movs	r0, #0
 8002860:	e008      	b.n	8002874 <_printf_common+0xa8>
 8002862:	2301      	movs	r3, #1
 8002864:	4652      	mov	r2, sl
 8002866:	4641      	mov	r1, r8
 8002868:	4638      	mov	r0, r7
 800286a:	47c8      	blx	r9
 800286c:	3001      	adds	r0, #1
 800286e:	d103      	bne.n	8002878 <_printf_common+0xac>
 8002870:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002874:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002878:	3501      	adds	r5, #1
 800287a:	e7c6      	b.n	800280a <_printf_common+0x3e>
 800287c:	18e1      	adds	r1, r4, r3
 800287e:	1c5a      	adds	r2, r3, #1
 8002880:	2030      	movs	r0, #48	@ 0x30
 8002882:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8002886:	4422      	add	r2, r4
 8002888:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800288c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8002890:	3302      	adds	r3, #2
 8002892:	e7c7      	b.n	8002824 <_printf_common+0x58>
 8002894:	2301      	movs	r3, #1
 8002896:	4622      	mov	r2, r4
 8002898:	4641      	mov	r1, r8
 800289a:	4638      	mov	r0, r7
 800289c:	47c8      	blx	r9
 800289e:	3001      	adds	r0, #1
 80028a0:	d0e6      	beq.n	8002870 <_printf_common+0xa4>
 80028a2:	3601      	adds	r6, #1
 80028a4:	e7d9      	b.n	800285a <_printf_common+0x8e>
	...

080028a8 <_printf_i>:
 80028a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80028ac:	7e0f      	ldrb	r7, [r1, #24]
 80028ae:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80028b0:	2f78      	cmp	r7, #120	@ 0x78
 80028b2:	4691      	mov	r9, r2
 80028b4:	4680      	mov	r8, r0
 80028b6:	460c      	mov	r4, r1
 80028b8:	469a      	mov	sl, r3
 80028ba:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80028be:	d807      	bhi.n	80028d0 <_printf_i+0x28>
 80028c0:	2f62      	cmp	r7, #98	@ 0x62
 80028c2:	d80a      	bhi.n	80028da <_printf_i+0x32>
 80028c4:	2f00      	cmp	r7, #0
 80028c6:	f000 80d2 	beq.w	8002a6e <_printf_i+0x1c6>
 80028ca:	2f58      	cmp	r7, #88	@ 0x58
 80028cc:	f000 80b9 	beq.w	8002a42 <_printf_i+0x19a>
 80028d0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80028d4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80028d8:	e03a      	b.n	8002950 <_printf_i+0xa8>
 80028da:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80028de:	2b15      	cmp	r3, #21
 80028e0:	d8f6      	bhi.n	80028d0 <_printf_i+0x28>
 80028e2:	a101      	add	r1, pc, #4	@ (adr r1, 80028e8 <_printf_i+0x40>)
 80028e4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80028e8:	08002941 	.word	0x08002941
 80028ec:	08002955 	.word	0x08002955
 80028f0:	080028d1 	.word	0x080028d1
 80028f4:	080028d1 	.word	0x080028d1
 80028f8:	080028d1 	.word	0x080028d1
 80028fc:	080028d1 	.word	0x080028d1
 8002900:	08002955 	.word	0x08002955
 8002904:	080028d1 	.word	0x080028d1
 8002908:	080028d1 	.word	0x080028d1
 800290c:	080028d1 	.word	0x080028d1
 8002910:	080028d1 	.word	0x080028d1
 8002914:	08002a55 	.word	0x08002a55
 8002918:	0800297f 	.word	0x0800297f
 800291c:	08002a0f 	.word	0x08002a0f
 8002920:	080028d1 	.word	0x080028d1
 8002924:	080028d1 	.word	0x080028d1
 8002928:	08002a77 	.word	0x08002a77
 800292c:	080028d1 	.word	0x080028d1
 8002930:	0800297f 	.word	0x0800297f
 8002934:	080028d1 	.word	0x080028d1
 8002938:	080028d1 	.word	0x080028d1
 800293c:	08002a17 	.word	0x08002a17
 8002940:	6833      	ldr	r3, [r6, #0]
 8002942:	1d1a      	adds	r2, r3, #4
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	6032      	str	r2, [r6, #0]
 8002948:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800294c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002950:	2301      	movs	r3, #1
 8002952:	e09d      	b.n	8002a90 <_printf_i+0x1e8>
 8002954:	6833      	ldr	r3, [r6, #0]
 8002956:	6820      	ldr	r0, [r4, #0]
 8002958:	1d19      	adds	r1, r3, #4
 800295a:	6031      	str	r1, [r6, #0]
 800295c:	0606      	lsls	r6, r0, #24
 800295e:	d501      	bpl.n	8002964 <_printf_i+0xbc>
 8002960:	681d      	ldr	r5, [r3, #0]
 8002962:	e003      	b.n	800296c <_printf_i+0xc4>
 8002964:	0645      	lsls	r5, r0, #25
 8002966:	d5fb      	bpl.n	8002960 <_printf_i+0xb8>
 8002968:	f9b3 5000 	ldrsh.w	r5, [r3]
 800296c:	2d00      	cmp	r5, #0
 800296e:	da03      	bge.n	8002978 <_printf_i+0xd0>
 8002970:	232d      	movs	r3, #45	@ 0x2d
 8002972:	426d      	negs	r5, r5
 8002974:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002978:	4859      	ldr	r0, [pc, #356]	@ (8002ae0 <_printf_i+0x238>)
 800297a:	230a      	movs	r3, #10
 800297c:	e011      	b.n	80029a2 <_printf_i+0xfa>
 800297e:	6821      	ldr	r1, [r4, #0]
 8002980:	6833      	ldr	r3, [r6, #0]
 8002982:	0608      	lsls	r0, r1, #24
 8002984:	f853 5b04 	ldr.w	r5, [r3], #4
 8002988:	d402      	bmi.n	8002990 <_printf_i+0xe8>
 800298a:	0649      	lsls	r1, r1, #25
 800298c:	bf48      	it	mi
 800298e:	b2ad      	uxthmi	r5, r5
 8002990:	2f6f      	cmp	r7, #111	@ 0x6f
 8002992:	4853      	ldr	r0, [pc, #332]	@ (8002ae0 <_printf_i+0x238>)
 8002994:	6033      	str	r3, [r6, #0]
 8002996:	bf14      	ite	ne
 8002998:	230a      	movne	r3, #10
 800299a:	2308      	moveq	r3, #8
 800299c:	2100      	movs	r1, #0
 800299e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80029a2:	6866      	ldr	r6, [r4, #4]
 80029a4:	60a6      	str	r6, [r4, #8]
 80029a6:	2e00      	cmp	r6, #0
 80029a8:	bfa2      	ittt	ge
 80029aa:	6821      	ldrge	r1, [r4, #0]
 80029ac:	f021 0104 	bicge.w	r1, r1, #4
 80029b0:	6021      	strge	r1, [r4, #0]
 80029b2:	b90d      	cbnz	r5, 80029b8 <_printf_i+0x110>
 80029b4:	2e00      	cmp	r6, #0
 80029b6:	d04b      	beq.n	8002a50 <_printf_i+0x1a8>
 80029b8:	4616      	mov	r6, r2
 80029ba:	fbb5 f1f3 	udiv	r1, r5, r3
 80029be:	fb03 5711 	mls	r7, r3, r1, r5
 80029c2:	5dc7      	ldrb	r7, [r0, r7]
 80029c4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80029c8:	462f      	mov	r7, r5
 80029ca:	42bb      	cmp	r3, r7
 80029cc:	460d      	mov	r5, r1
 80029ce:	d9f4      	bls.n	80029ba <_printf_i+0x112>
 80029d0:	2b08      	cmp	r3, #8
 80029d2:	d10b      	bne.n	80029ec <_printf_i+0x144>
 80029d4:	6823      	ldr	r3, [r4, #0]
 80029d6:	07df      	lsls	r7, r3, #31
 80029d8:	d508      	bpl.n	80029ec <_printf_i+0x144>
 80029da:	6923      	ldr	r3, [r4, #16]
 80029dc:	6861      	ldr	r1, [r4, #4]
 80029de:	4299      	cmp	r1, r3
 80029e0:	bfde      	ittt	le
 80029e2:	2330      	movle	r3, #48	@ 0x30
 80029e4:	f806 3c01 	strble.w	r3, [r6, #-1]
 80029e8:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80029ec:	1b92      	subs	r2, r2, r6
 80029ee:	6122      	str	r2, [r4, #16]
 80029f0:	f8cd a000 	str.w	sl, [sp]
 80029f4:	464b      	mov	r3, r9
 80029f6:	aa03      	add	r2, sp, #12
 80029f8:	4621      	mov	r1, r4
 80029fa:	4640      	mov	r0, r8
 80029fc:	f7ff fee6 	bl	80027cc <_printf_common>
 8002a00:	3001      	adds	r0, #1
 8002a02:	d14a      	bne.n	8002a9a <_printf_i+0x1f2>
 8002a04:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002a08:	b004      	add	sp, #16
 8002a0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002a0e:	6823      	ldr	r3, [r4, #0]
 8002a10:	f043 0320 	orr.w	r3, r3, #32
 8002a14:	6023      	str	r3, [r4, #0]
 8002a16:	4833      	ldr	r0, [pc, #204]	@ (8002ae4 <_printf_i+0x23c>)
 8002a18:	2778      	movs	r7, #120	@ 0x78
 8002a1a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8002a1e:	6823      	ldr	r3, [r4, #0]
 8002a20:	6831      	ldr	r1, [r6, #0]
 8002a22:	061f      	lsls	r7, r3, #24
 8002a24:	f851 5b04 	ldr.w	r5, [r1], #4
 8002a28:	d402      	bmi.n	8002a30 <_printf_i+0x188>
 8002a2a:	065f      	lsls	r7, r3, #25
 8002a2c:	bf48      	it	mi
 8002a2e:	b2ad      	uxthmi	r5, r5
 8002a30:	6031      	str	r1, [r6, #0]
 8002a32:	07d9      	lsls	r1, r3, #31
 8002a34:	bf44      	itt	mi
 8002a36:	f043 0320 	orrmi.w	r3, r3, #32
 8002a3a:	6023      	strmi	r3, [r4, #0]
 8002a3c:	b11d      	cbz	r5, 8002a46 <_printf_i+0x19e>
 8002a3e:	2310      	movs	r3, #16
 8002a40:	e7ac      	b.n	800299c <_printf_i+0xf4>
 8002a42:	4827      	ldr	r0, [pc, #156]	@ (8002ae0 <_printf_i+0x238>)
 8002a44:	e7e9      	b.n	8002a1a <_printf_i+0x172>
 8002a46:	6823      	ldr	r3, [r4, #0]
 8002a48:	f023 0320 	bic.w	r3, r3, #32
 8002a4c:	6023      	str	r3, [r4, #0]
 8002a4e:	e7f6      	b.n	8002a3e <_printf_i+0x196>
 8002a50:	4616      	mov	r6, r2
 8002a52:	e7bd      	b.n	80029d0 <_printf_i+0x128>
 8002a54:	6833      	ldr	r3, [r6, #0]
 8002a56:	6825      	ldr	r5, [r4, #0]
 8002a58:	6961      	ldr	r1, [r4, #20]
 8002a5a:	1d18      	adds	r0, r3, #4
 8002a5c:	6030      	str	r0, [r6, #0]
 8002a5e:	062e      	lsls	r6, r5, #24
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	d501      	bpl.n	8002a68 <_printf_i+0x1c0>
 8002a64:	6019      	str	r1, [r3, #0]
 8002a66:	e002      	b.n	8002a6e <_printf_i+0x1c6>
 8002a68:	0668      	lsls	r0, r5, #25
 8002a6a:	d5fb      	bpl.n	8002a64 <_printf_i+0x1bc>
 8002a6c:	8019      	strh	r1, [r3, #0]
 8002a6e:	2300      	movs	r3, #0
 8002a70:	6123      	str	r3, [r4, #16]
 8002a72:	4616      	mov	r6, r2
 8002a74:	e7bc      	b.n	80029f0 <_printf_i+0x148>
 8002a76:	6833      	ldr	r3, [r6, #0]
 8002a78:	1d1a      	adds	r2, r3, #4
 8002a7a:	6032      	str	r2, [r6, #0]
 8002a7c:	681e      	ldr	r6, [r3, #0]
 8002a7e:	6862      	ldr	r2, [r4, #4]
 8002a80:	2100      	movs	r1, #0
 8002a82:	4630      	mov	r0, r6
 8002a84:	f7fd fba4 	bl	80001d0 <memchr>
 8002a88:	b108      	cbz	r0, 8002a8e <_printf_i+0x1e6>
 8002a8a:	1b80      	subs	r0, r0, r6
 8002a8c:	6060      	str	r0, [r4, #4]
 8002a8e:	6863      	ldr	r3, [r4, #4]
 8002a90:	6123      	str	r3, [r4, #16]
 8002a92:	2300      	movs	r3, #0
 8002a94:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002a98:	e7aa      	b.n	80029f0 <_printf_i+0x148>
 8002a9a:	6923      	ldr	r3, [r4, #16]
 8002a9c:	4632      	mov	r2, r6
 8002a9e:	4649      	mov	r1, r9
 8002aa0:	4640      	mov	r0, r8
 8002aa2:	47d0      	blx	sl
 8002aa4:	3001      	adds	r0, #1
 8002aa6:	d0ad      	beq.n	8002a04 <_printf_i+0x15c>
 8002aa8:	6823      	ldr	r3, [r4, #0]
 8002aaa:	079b      	lsls	r3, r3, #30
 8002aac:	d413      	bmi.n	8002ad6 <_printf_i+0x22e>
 8002aae:	68e0      	ldr	r0, [r4, #12]
 8002ab0:	9b03      	ldr	r3, [sp, #12]
 8002ab2:	4298      	cmp	r0, r3
 8002ab4:	bfb8      	it	lt
 8002ab6:	4618      	movlt	r0, r3
 8002ab8:	e7a6      	b.n	8002a08 <_printf_i+0x160>
 8002aba:	2301      	movs	r3, #1
 8002abc:	4632      	mov	r2, r6
 8002abe:	4649      	mov	r1, r9
 8002ac0:	4640      	mov	r0, r8
 8002ac2:	47d0      	blx	sl
 8002ac4:	3001      	adds	r0, #1
 8002ac6:	d09d      	beq.n	8002a04 <_printf_i+0x15c>
 8002ac8:	3501      	adds	r5, #1
 8002aca:	68e3      	ldr	r3, [r4, #12]
 8002acc:	9903      	ldr	r1, [sp, #12]
 8002ace:	1a5b      	subs	r3, r3, r1
 8002ad0:	42ab      	cmp	r3, r5
 8002ad2:	dcf2      	bgt.n	8002aba <_printf_i+0x212>
 8002ad4:	e7eb      	b.n	8002aae <_printf_i+0x206>
 8002ad6:	2500      	movs	r5, #0
 8002ad8:	f104 0619 	add.w	r6, r4, #25
 8002adc:	e7f5      	b.n	8002aca <_printf_i+0x222>
 8002ade:	bf00      	nop
 8002ae0:	08002df9 	.word	0x08002df9
 8002ae4:	08002e0a 	.word	0x08002e0a

08002ae8 <__sflush_r>:
 8002ae8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002aec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002af0:	0716      	lsls	r6, r2, #28
 8002af2:	4605      	mov	r5, r0
 8002af4:	460c      	mov	r4, r1
 8002af6:	d454      	bmi.n	8002ba2 <__sflush_r+0xba>
 8002af8:	684b      	ldr	r3, [r1, #4]
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	dc02      	bgt.n	8002b04 <__sflush_r+0x1c>
 8002afe:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	dd48      	ble.n	8002b96 <__sflush_r+0xae>
 8002b04:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8002b06:	2e00      	cmp	r6, #0
 8002b08:	d045      	beq.n	8002b96 <__sflush_r+0xae>
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8002b10:	682f      	ldr	r7, [r5, #0]
 8002b12:	6a21      	ldr	r1, [r4, #32]
 8002b14:	602b      	str	r3, [r5, #0]
 8002b16:	d030      	beq.n	8002b7a <__sflush_r+0x92>
 8002b18:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8002b1a:	89a3      	ldrh	r3, [r4, #12]
 8002b1c:	0759      	lsls	r1, r3, #29
 8002b1e:	d505      	bpl.n	8002b2c <__sflush_r+0x44>
 8002b20:	6863      	ldr	r3, [r4, #4]
 8002b22:	1ad2      	subs	r2, r2, r3
 8002b24:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8002b26:	b10b      	cbz	r3, 8002b2c <__sflush_r+0x44>
 8002b28:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002b2a:	1ad2      	subs	r2, r2, r3
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8002b30:	6a21      	ldr	r1, [r4, #32]
 8002b32:	4628      	mov	r0, r5
 8002b34:	47b0      	blx	r6
 8002b36:	1c43      	adds	r3, r0, #1
 8002b38:	89a3      	ldrh	r3, [r4, #12]
 8002b3a:	d106      	bne.n	8002b4a <__sflush_r+0x62>
 8002b3c:	6829      	ldr	r1, [r5, #0]
 8002b3e:	291d      	cmp	r1, #29
 8002b40:	d82b      	bhi.n	8002b9a <__sflush_r+0xb2>
 8002b42:	4a2a      	ldr	r2, [pc, #168]	@ (8002bec <__sflush_r+0x104>)
 8002b44:	410a      	asrs	r2, r1
 8002b46:	07d6      	lsls	r6, r2, #31
 8002b48:	d427      	bmi.n	8002b9a <__sflush_r+0xb2>
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	6062      	str	r2, [r4, #4]
 8002b4e:	04d9      	lsls	r1, r3, #19
 8002b50:	6922      	ldr	r2, [r4, #16]
 8002b52:	6022      	str	r2, [r4, #0]
 8002b54:	d504      	bpl.n	8002b60 <__sflush_r+0x78>
 8002b56:	1c42      	adds	r2, r0, #1
 8002b58:	d101      	bne.n	8002b5e <__sflush_r+0x76>
 8002b5a:	682b      	ldr	r3, [r5, #0]
 8002b5c:	b903      	cbnz	r3, 8002b60 <__sflush_r+0x78>
 8002b5e:	6560      	str	r0, [r4, #84]	@ 0x54
 8002b60:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002b62:	602f      	str	r7, [r5, #0]
 8002b64:	b1b9      	cbz	r1, 8002b96 <__sflush_r+0xae>
 8002b66:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8002b6a:	4299      	cmp	r1, r3
 8002b6c:	d002      	beq.n	8002b74 <__sflush_r+0x8c>
 8002b6e:	4628      	mov	r0, r5
 8002b70:	f7ff fbf2 	bl	8002358 <_free_r>
 8002b74:	2300      	movs	r3, #0
 8002b76:	6363      	str	r3, [r4, #52]	@ 0x34
 8002b78:	e00d      	b.n	8002b96 <__sflush_r+0xae>
 8002b7a:	2301      	movs	r3, #1
 8002b7c:	4628      	mov	r0, r5
 8002b7e:	47b0      	blx	r6
 8002b80:	4602      	mov	r2, r0
 8002b82:	1c50      	adds	r0, r2, #1
 8002b84:	d1c9      	bne.n	8002b1a <__sflush_r+0x32>
 8002b86:	682b      	ldr	r3, [r5, #0]
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d0c6      	beq.n	8002b1a <__sflush_r+0x32>
 8002b8c:	2b1d      	cmp	r3, #29
 8002b8e:	d001      	beq.n	8002b94 <__sflush_r+0xac>
 8002b90:	2b16      	cmp	r3, #22
 8002b92:	d11e      	bne.n	8002bd2 <__sflush_r+0xea>
 8002b94:	602f      	str	r7, [r5, #0]
 8002b96:	2000      	movs	r0, #0
 8002b98:	e022      	b.n	8002be0 <__sflush_r+0xf8>
 8002b9a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002b9e:	b21b      	sxth	r3, r3
 8002ba0:	e01b      	b.n	8002bda <__sflush_r+0xf2>
 8002ba2:	690f      	ldr	r7, [r1, #16]
 8002ba4:	2f00      	cmp	r7, #0
 8002ba6:	d0f6      	beq.n	8002b96 <__sflush_r+0xae>
 8002ba8:	0793      	lsls	r3, r2, #30
 8002baa:	680e      	ldr	r6, [r1, #0]
 8002bac:	bf08      	it	eq
 8002bae:	694b      	ldreq	r3, [r1, #20]
 8002bb0:	600f      	str	r7, [r1, #0]
 8002bb2:	bf18      	it	ne
 8002bb4:	2300      	movne	r3, #0
 8002bb6:	eba6 0807 	sub.w	r8, r6, r7
 8002bba:	608b      	str	r3, [r1, #8]
 8002bbc:	f1b8 0f00 	cmp.w	r8, #0
 8002bc0:	dde9      	ble.n	8002b96 <__sflush_r+0xae>
 8002bc2:	6a21      	ldr	r1, [r4, #32]
 8002bc4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8002bc6:	4643      	mov	r3, r8
 8002bc8:	463a      	mov	r2, r7
 8002bca:	4628      	mov	r0, r5
 8002bcc:	47b0      	blx	r6
 8002bce:	2800      	cmp	r0, #0
 8002bd0:	dc08      	bgt.n	8002be4 <__sflush_r+0xfc>
 8002bd2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002bd6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002bda:	81a3      	strh	r3, [r4, #12]
 8002bdc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002be0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002be4:	4407      	add	r7, r0
 8002be6:	eba8 0800 	sub.w	r8, r8, r0
 8002bea:	e7e7      	b.n	8002bbc <__sflush_r+0xd4>
 8002bec:	dfbffffe 	.word	0xdfbffffe

08002bf0 <_fflush_r>:
 8002bf0:	b538      	push	{r3, r4, r5, lr}
 8002bf2:	690b      	ldr	r3, [r1, #16]
 8002bf4:	4605      	mov	r5, r0
 8002bf6:	460c      	mov	r4, r1
 8002bf8:	b913      	cbnz	r3, 8002c00 <_fflush_r+0x10>
 8002bfa:	2500      	movs	r5, #0
 8002bfc:	4628      	mov	r0, r5
 8002bfe:	bd38      	pop	{r3, r4, r5, pc}
 8002c00:	b118      	cbz	r0, 8002c0a <_fflush_r+0x1a>
 8002c02:	6a03      	ldr	r3, [r0, #32]
 8002c04:	b90b      	cbnz	r3, 8002c0a <_fflush_r+0x1a>
 8002c06:	f7ff f9ad 	bl	8001f64 <__sinit>
 8002c0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d0f3      	beq.n	8002bfa <_fflush_r+0xa>
 8002c12:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8002c14:	07d0      	lsls	r0, r2, #31
 8002c16:	d404      	bmi.n	8002c22 <_fflush_r+0x32>
 8002c18:	0599      	lsls	r1, r3, #22
 8002c1a:	d402      	bmi.n	8002c22 <_fflush_r+0x32>
 8002c1c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002c1e:	f7ff fb98 	bl	8002352 <__retarget_lock_acquire_recursive>
 8002c22:	4628      	mov	r0, r5
 8002c24:	4621      	mov	r1, r4
 8002c26:	f7ff ff5f 	bl	8002ae8 <__sflush_r>
 8002c2a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002c2c:	07da      	lsls	r2, r3, #31
 8002c2e:	4605      	mov	r5, r0
 8002c30:	d4e4      	bmi.n	8002bfc <_fflush_r+0xc>
 8002c32:	89a3      	ldrh	r3, [r4, #12]
 8002c34:	059b      	lsls	r3, r3, #22
 8002c36:	d4e1      	bmi.n	8002bfc <_fflush_r+0xc>
 8002c38:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002c3a:	f7ff fb8b 	bl	8002354 <__retarget_lock_release_recursive>
 8002c3e:	e7dd      	b.n	8002bfc <_fflush_r+0xc>

08002c40 <__swhatbuf_r>:
 8002c40:	b570      	push	{r4, r5, r6, lr}
 8002c42:	460c      	mov	r4, r1
 8002c44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002c48:	2900      	cmp	r1, #0
 8002c4a:	b096      	sub	sp, #88	@ 0x58
 8002c4c:	4615      	mov	r5, r2
 8002c4e:	461e      	mov	r6, r3
 8002c50:	da0d      	bge.n	8002c6e <__swhatbuf_r+0x2e>
 8002c52:	89a3      	ldrh	r3, [r4, #12]
 8002c54:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8002c58:	f04f 0100 	mov.w	r1, #0
 8002c5c:	bf14      	ite	ne
 8002c5e:	2340      	movne	r3, #64	@ 0x40
 8002c60:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8002c64:	2000      	movs	r0, #0
 8002c66:	6031      	str	r1, [r6, #0]
 8002c68:	602b      	str	r3, [r5, #0]
 8002c6a:	b016      	add	sp, #88	@ 0x58
 8002c6c:	bd70      	pop	{r4, r5, r6, pc}
 8002c6e:	466a      	mov	r2, sp
 8002c70:	f000 f848 	bl	8002d04 <_fstat_r>
 8002c74:	2800      	cmp	r0, #0
 8002c76:	dbec      	blt.n	8002c52 <__swhatbuf_r+0x12>
 8002c78:	9901      	ldr	r1, [sp, #4]
 8002c7a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8002c7e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8002c82:	4259      	negs	r1, r3
 8002c84:	4159      	adcs	r1, r3
 8002c86:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002c8a:	e7eb      	b.n	8002c64 <__swhatbuf_r+0x24>

08002c8c <__smakebuf_r>:
 8002c8c:	898b      	ldrh	r3, [r1, #12]
 8002c8e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002c90:	079d      	lsls	r5, r3, #30
 8002c92:	4606      	mov	r6, r0
 8002c94:	460c      	mov	r4, r1
 8002c96:	d507      	bpl.n	8002ca8 <__smakebuf_r+0x1c>
 8002c98:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8002c9c:	6023      	str	r3, [r4, #0]
 8002c9e:	6123      	str	r3, [r4, #16]
 8002ca0:	2301      	movs	r3, #1
 8002ca2:	6163      	str	r3, [r4, #20]
 8002ca4:	b003      	add	sp, #12
 8002ca6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002ca8:	ab01      	add	r3, sp, #4
 8002caa:	466a      	mov	r2, sp
 8002cac:	f7ff ffc8 	bl	8002c40 <__swhatbuf_r>
 8002cb0:	9f00      	ldr	r7, [sp, #0]
 8002cb2:	4605      	mov	r5, r0
 8002cb4:	4639      	mov	r1, r7
 8002cb6:	4630      	mov	r0, r6
 8002cb8:	f7ff fbba 	bl	8002430 <_malloc_r>
 8002cbc:	b948      	cbnz	r0, 8002cd2 <__smakebuf_r+0x46>
 8002cbe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002cc2:	059a      	lsls	r2, r3, #22
 8002cc4:	d4ee      	bmi.n	8002ca4 <__smakebuf_r+0x18>
 8002cc6:	f023 0303 	bic.w	r3, r3, #3
 8002cca:	f043 0302 	orr.w	r3, r3, #2
 8002cce:	81a3      	strh	r3, [r4, #12]
 8002cd0:	e7e2      	b.n	8002c98 <__smakebuf_r+0xc>
 8002cd2:	89a3      	ldrh	r3, [r4, #12]
 8002cd4:	6020      	str	r0, [r4, #0]
 8002cd6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002cda:	81a3      	strh	r3, [r4, #12]
 8002cdc:	9b01      	ldr	r3, [sp, #4]
 8002cde:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8002ce2:	b15b      	cbz	r3, 8002cfc <__smakebuf_r+0x70>
 8002ce4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002ce8:	4630      	mov	r0, r6
 8002cea:	f000 f81d 	bl	8002d28 <_isatty_r>
 8002cee:	b128      	cbz	r0, 8002cfc <__smakebuf_r+0x70>
 8002cf0:	89a3      	ldrh	r3, [r4, #12]
 8002cf2:	f023 0303 	bic.w	r3, r3, #3
 8002cf6:	f043 0301 	orr.w	r3, r3, #1
 8002cfa:	81a3      	strh	r3, [r4, #12]
 8002cfc:	89a3      	ldrh	r3, [r4, #12]
 8002cfe:	431d      	orrs	r5, r3
 8002d00:	81a5      	strh	r5, [r4, #12]
 8002d02:	e7cf      	b.n	8002ca4 <__smakebuf_r+0x18>

08002d04 <_fstat_r>:
 8002d04:	b538      	push	{r3, r4, r5, lr}
 8002d06:	4d07      	ldr	r5, [pc, #28]	@ (8002d24 <_fstat_r+0x20>)
 8002d08:	2300      	movs	r3, #0
 8002d0a:	4604      	mov	r4, r0
 8002d0c:	4608      	mov	r0, r1
 8002d0e:	4611      	mov	r1, r2
 8002d10:	602b      	str	r3, [r5, #0]
 8002d12:	f7fd fe28 	bl	8000966 <_fstat>
 8002d16:	1c43      	adds	r3, r0, #1
 8002d18:	d102      	bne.n	8002d20 <_fstat_r+0x1c>
 8002d1a:	682b      	ldr	r3, [r5, #0]
 8002d1c:	b103      	cbz	r3, 8002d20 <_fstat_r+0x1c>
 8002d1e:	6023      	str	r3, [r4, #0]
 8002d20:	bd38      	pop	{r3, r4, r5, pc}
 8002d22:	bf00      	nop
 8002d24:	20000258 	.word	0x20000258

08002d28 <_isatty_r>:
 8002d28:	b538      	push	{r3, r4, r5, lr}
 8002d2a:	4d06      	ldr	r5, [pc, #24]	@ (8002d44 <_isatty_r+0x1c>)
 8002d2c:	2300      	movs	r3, #0
 8002d2e:	4604      	mov	r4, r0
 8002d30:	4608      	mov	r0, r1
 8002d32:	602b      	str	r3, [r5, #0]
 8002d34:	f7fd fe1c 	bl	8000970 <_isatty>
 8002d38:	1c43      	adds	r3, r0, #1
 8002d3a:	d102      	bne.n	8002d42 <_isatty_r+0x1a>
 8002d3c:	682b      	ldr	r3, [r5, #0]
 8002d3e:	b103      	cbz	r3, 8002d42 <_isatty_r+0x1a>
 8002d40:	6023      	str	r3, [r4, #0]
 8002d42:	bd38      	pop	{r3, r4, r5, pc}
 8002d44:	20000258 	.word	0x20000258

08002d48 <_sbrk_r>:
 8002d48:	b538      	push	{r3, r4, r5, lr}
 8002d4a:	4d06      	ldr	r5, [pc, #24]	@ (8002d64 <_sbrk_r+0x1c>)
 8002d4c:	2300      	movs	r3, #0
 8002d4e:	4604      	mov	r4, r0
 8002d50:	4608      	mov	r0, r1
 8002d52:	602b      	str	r3, [r5, #0]
 8002d54:	f7fd fe10 	bl	8000978 <_sbrk>
 8002d58:	1c43      	adds	r3, r0, #1
 8002d5a:	d102      	bne.n	8002d62 <_sbrk_r+0x1a>
 8002d5c:	682b      	ldr	r3, [r5, #0]
 8002d5e:	b103      	cbz	r3, 8002d62 <_sbrk_r+0x1a>
 8002d60:	6023      	str	r3, [r4, #0]
 8002d62:	bd38      	pop	{r3, r4, r5, pc}
 8002d64:	20000258 	.word	0x20000258

08002d68 <_init>:
 8002d68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d6a:	bf00      	nop
 8002d6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d6e:	bc08      	pop	{r3}
 8002d70:	469e      	mov	lr, r3
 8002d72:	4770      	bx	lr

08002d74 <_fini>:
 8002d74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d76:	bf00      	nop
 8002d78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d7a:	bc08      	pop	{r3}
 8002d7c:	469e      	mov	lr, r3
 8002d7e:	4770      	bx	lr
