<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\projects\I2C_PWM\gowin_project\i2c_pwm\impl\gwsynthesis\i2c_pwm.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>E:\projects\I2C_PWM\gowin_project\i2c_pwm\src\i2c_pwm.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.06-1</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-LV1QN32C6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1N-1</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Jul 21 22:22:23 2022
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>2688</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1422</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>Base</td>
<td>25.000</td>
<td>40.000
<td>0.000</td>
<td>12.500</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>40.000(MHz)</td>
<td>44.929(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>2.743</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_5_s0/Q</td>
<td>mytop/i2c_apb/_zz_io_config_timeout_3_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>25.000</td>
<td>0.000</td>
<td>21.857</td>
</tr>
<tr>
<td>2</td>
<td>2.891</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_5_s0/Q</td>
<td>mytop/i2c_apb/bridge_txData_value_3_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>25.000</td>
<td>0.000</td>
<td>21.709</td>
</tr>
<tr>
<td>3</td>
<td>3.050</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_5_s0/Q</td>
<td>mytop/i2c_apb/_zz_io_config_samplingClockDivider_3_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>25.000</td>
<td>0.000</td>
<td>21.550</td>
</tr>
<tr>
<td>4</td>
<td>3.051</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_5_s0/Q</td>
<td>mytop/i2c_apb/bridge_interruptCtrl_txAckEnable_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>25.000</td>
<td>0.000</td>
<td>21.549</td>
</tr>
<tr>
<td>5</td>
<td>3.547</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_5_s0/Q</td>
<td>mytop/i2c_apb/bridge_addressFilter_addresses_0_value_3_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>25.000</td>
<td>0.000</td>
<td>21.053</td>
</tr>
<tr>
<td>6</td>
<td>3.637</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_5_s0/Q</td>
<td>mytop/i2c_apb/bridge_txData_value_2_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>25.000</td>
<td>0.000</td>
<td>20.963</td>
</tr>
<tr>
<td>7</td>
<td>3.865</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_5_s0/Q</td>
<td>mytop/i2c_apb/_zz_io_config_tsuData_3_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>25.000</td>
<td>0.000</td>
<td>20.735</td>
</tr>
<tr>
<td>8</td>
<td>3.966</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_5_s0/Q</td>
<td>mytop/i2c_apb/bridge_interruptCtrl_txDataEnable_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>25.000</td>
<td>0.000</td>
<td>20.634</td>
</tr>
<tr>
<td>9</td>
<td>4.113</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_5_s0/Q</td>
<td>mytop/i2c_apb/_zz_io_config_timeout_2_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>25.000</td>
<td>0.000</td>
<td>20.487</td>
</tr>
<tr>
<td>10</td>
<td>4.136</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_5_s0/Q</td>
<td>mytop/i2c_apb/bridge_addressFilter_addresses_0_value_2_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>25.000</td>
<td>0.000</td>
<td>20.464</td>
</tr>
<tr>
<td>11</td>
<td>4.598</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_5_s0/Q</td>
<td>mytop/i2c_apb/_zz_io_config_tsuData_2_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>25.000</td>
<td>0.000</td>
<td>20.002</td>
</tr>
<tr>
<td>12</td>
<td>4.598</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_5_s0/Q</td>
<td>mytop/i2c_apb/_zz_io_config_samplingClockDivider_2_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>25.000</td>
<td>0.000</td>
<td>20.002</td>
</tr>
<tr>
<td>13</td>
<td>5.157</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_5_s0/Q</td>
<td>mytop/i2c_apb/bridge_addressFilter_addresses_0_value_7_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>25.000</td>
<td>0.000</td>
<td>19.443</td>
</tr>
<tr>
<td>14</td>
<td>5.163</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_5_s0/Q</td>
<td>mytop/i2c_apb/bridge_txData_value_7_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>25.000</td>
<td>0.000</td>
<td>19.437</td>
</tr>
<tr>
<td>15</td>
<td>5.192</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_4_s0/Q</td>
<td>mytop/i2c_apb/_zz_io_config_tsuData_0_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>25.000</td>
<td>0.000</td>
<td>19.408</td>
</tr>
<tr>
<td>16</td>
<td>5.523</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_4_s0/Q</td>
<td>mytop/i2c_apb/_zz_io_config_samplingClockDivider_0_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>25.000</td>
<td>0.000</td>
<td>19.077</td>
</tr>
<tr>
<td>17</td>
<td>5.641</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_5_s0/Q</td>
<td>mytop/i2c_apb/_zz_io_config_samplingClockDivider_7_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>25.000</td>
<td>0.000</td>
<td>18.959</td>
</tr>
<tr>
<td>18</td>
<td>5.647</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_5_s0/Q</td>
<td>mytop/i2c_apb/bridge_interruptCtrl_drop_enable_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>25.000</td>
<td>0.000</td>
<td>18.953</td>
</tr>
<tr>
<td>19</td>
<td>5.652</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_5_s0/Q</td>
<td>mytop/i2c_apb/bridge_txData_value_4_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>25.000</td>
<td>0.000</td>
<td>18.948</td>
</tr>
<tr>
<td>20</td>
<td>5.812</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_4_s0/Q</td>
<td>mytop/i2c_apb/bridge_addressFilter_addresses_0_value_0_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>25.000</td>
<td>0.000</td>
<td>18.788</td>
</tr>
<tr>
<td>21</td>
<td>5.823</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_4_s0/Q</td>
<td>mytop/i2c_apb/bridge_txData_value_0_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>25.000</td>
<td>0.000</td>
<td>18.777</td>
</tr>
<tr>
<td>22</td>
<td>5.839</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_5_s0/Q</td>
<td>mytop/i2c_apb/_zz_io_config_tsuData_4_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>25.000</td>
<td>0.000</td>
<td>18.761</td>
</tr>
<tr>
<td>23</td>
<td>5.970</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_5_s0/Q</td>
<td>mytop/i2c_apb/bridge_interruptCtrl_start_enable_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>25.000</td>
<td>0.000</td>
<td>18.630</td>
</tr>
<tr>
<td>24</td>
<td>5.987</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_5_s0/Q</td>
<td>mytop/i2c_apb/bridge_addressFilter_addresses_0_value_4_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>25.000</td>
<td>0.000</td>
<td>18.613</td>
</tr>
<tr>
<td>25</td>
<td>6.009</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_5_s0/Q</td>
<td>mytop/i2c_apb/_zz_io_config_timeout_4_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>25.000</td>
<td>0.000</td>
<td>18.591</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.572</td>
<td>mytop/i2c_apb/bridge_rxData_value_0_s0/Q</td>
<td>mytop/i2c_apb/bridge_addressFilter_byte1_0_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.572</td>
</tr>
<tr>
<td>2</td>
<td>0.572</td>
<td>mytop/pwm_1/_zz_when_MyTopLevel_l97_12_s0/Q</td>
<td>mytop/pwm_1/_zz_when_MyTopLevel_l97_1_12_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.572</td>
</tr>
<tr>
<td>3</td>
<td>0.572</td>
<td>mytop/pwm_1/sub_pwms_0_period_1_s0/Q</td>
<td>mytop/pwm_1/sub_pwms_0_period_buf_1_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.572</td>
</tr>
<tr>
<td>4</td>
<td>0.573</td>
<td>mytop/pwm_1/sub_pwms_0_period_6_s0/Q</td>
<td>mytop/pwm_1/sub_pwms_0_period_buf_6_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.573</td>
</tr>
<tr>
<td>5</td>
<td>0.576</td>
<td>mytop/pwm_1/ctrl_fsm_master_write_reg_temp_11_s0/Q</td>
<td>mytop/pwm_1/pwm_area_channels_3_ccr_11_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.576</td>
</tr>
<tr>
<td>6</td>
<td>0.610</td>
<td>mytop/pwm_1/ctrl_fsm_master_write_reg_temp_1_s0/Q</td>
<td>mytop/pwm_1/pwm_area_channels_1_ccr_1_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.610</td>
</tr>
<tr>
<td>7</td>
<td>0.708</td>
<td>mytop/i2c_apb/i2cCtrl/tsuData_counter_5_s1/Q</td>
<td>mytop/i2c_apb/i2cCtrl/tsuData_counter_5_s1/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>8</td>
<td>0.708</td>
<td>mytop/i2c_apb/i2cCtrl/timeout_counter_3_s0/Q</td>
<td>mytop/i2c_apb/i2cCtrl/timeout_counter_3_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>9</td>
<td>0.708</td>
<td>mytop/i2c_apb/i2cCtrl/timeout_counter_9_s0/Q</td>
<td>mytop/i2c_apb/i2cCtrl/timeout_counter_9_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>10</td>
<td>0.708</td>
<td>mytop/i2c_apb/i2cCtrl/timeout_counter_19_s0/Q</td>
<td>mytop/i2c_apb/i2cCtrl/timeout_counter_19_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>11</td>
<td>0.708</td>
<td>mytop/i2c_apb/i2cCtrl/filter_timer_counter_3_s0/Q</td>
<td>mytop/i2c_apb/i2cCtrl/filter_timer_counter_3_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>12</td>
<td>0.708</td>
<td>mytop/i2c_apb/i2cCtrl/filter_timer_counter_5_s0/Q</td>
<td>mytop/i2c_apb/i2cCtrl/filter_timer_counter_5_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>13</td>
<td>0.709</td>
<td>mytop/i2c_apb/i2cCtrl/tsuData_counter_1_s1/Q</td>
<td>mytop/i2c_apb/i2cCtrl/tsuData_counter_1_s1/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>14</td>
<td>0.709</td>
<td>mytop/i2c_apb/i2cCtrl/timeout_counter_17_s0/Q</td>
<td>mytop/i2c_apb/i2cCtrl/timeout_counter_17_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>15</td>
<td>0.710</td>
<td>mytop/i2c_apb/i2cCtrl/timeout_counter_8_s0/Q</td>
<td>mytop/i2c_apb/i2cCtrl/timeout_counter_8_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>16</td>
<td>0.710</td>
<td>mytop/pwm_1/_zz_pwm_area_channels_0_counter_map_3_s0/Q</td>
<td>mytop/pwm_1/_zz_pwm_area_channels_0_counter_map_3_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>17</td>
<td>0.711</td>
<td>mytop/pwm_1/ctrl_fsm_master_write_write_state_0_s1/Q</td>
<td>mytop/pwm_1/ctrl_fsm_master_write_write_state_0_s1/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>18</td>
<td>0.711</td>
<td>mytop/pwm_1/ctrl_fsm_idle_state_2_s1/Q</td>
<td>mytop/pwm_1/ctrl_fsm_idle_state_2_s1/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>19</td>
<td>0.711</td>
<td>mytop/pwm_1/int_ctrl_int_ctrl_state_1_s0/Q</td>
<td>mytop/pwm_1/int_ctrl_int_ctrl_state_1_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>20</td>
<td>0.712</td>
<td>mytop/pwm_1/init_state_0_s4/Q</td>
<td>mytop/pwm_1/init_state_0_s4/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>21</td>
<td>0.712</td>
<td>mytop/pwm_1/_zz_pwm_area_channels_0_counter_map_7_s0/Q</td>
<td>mytop/pwm_1/_zz_pwm_area_channels_0_counter_map_7_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>22</td>
<td>0.712</td>
<td>mytop/pwm_1/sub_pwms_0_counter_7_s0/Q</td>
<td>mytop/pwm_1/sub_pwms_0_counter_7_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>23</td>
<td>0.712</td>
<td>mytop/pwm_1/sub_pwms_0_counter_11_s0/Q</td>
<td>mytop/pwm_1/sub_pwms_0_counter_11_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>24</td>
<td>0.714</td>
<td>mytop/pwm_1/init_state_1_s4/Q</td>
<td>mytop/pwm_1/init_state_1_s4/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.714</td>
</tr>
<tr>
<td>25</td>
<td>0.714</td>
<td>mytop/pwm_1/apb_operate_area_operating_s1/Q</td>
<td>mytop/pwm_1/apb_operate_area_operating_s1/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.714</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>10.943</td>
<td>12.193</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>mytop/pwm_1/config_reg_14_s0</td>
</tr>
<tr>
<td>2</td>
<td>10.943</td>
<td>12.193</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>mytop/pwm_1/config_reg_12_s0</td>
</tr>
<tr>
<td>3</td>
<td>10.943</td>
<td>12.193</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>mytop/pwm_1/config_reg_8_s0</td>
</tr>
<tr>
<td>4</td>
<td>10.943</td>
<td>12.193</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>mytop/pwm_1/config_reg_0_s0</td>
</tr>
<tr>
<td>5</td>
<td>10.943</td>
<td>12.193</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>mytop/pwm_1/sub_pwms_0_counter_15_s0</td>
</tr>
<tr>
<td>6</td>
<td>10.943</td>
<td>12.193</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>mytop/pwm_1/_zz_pwm_area_channels_0_counter_map_14_s0</td>
</tr>
<tr>
<td>7</td>
<td>10.943</td>
<td>12.193</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>mytop/pwm_1/pwm_area_channels_1_ccr_3_s0</td>
</tr>
<tr>
<td>8</td>
<td>10.943</td>
<td>12.193</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>mytop/pwm_1/pwm_area_timeout_area_cnt_max_1_3_s0</td>
</tr>
<tr>
<td>9</td>
<td>10.943</td>
<td>12.193</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>mytop/i2c_apb/i2cCtrl/timeout_counter_11_s0</td>
</tr>
<tr>
<td>10</td>
<td>10.943</td>
<td>12.193</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>mytop/i2c_apb/i2cCtrl/timeout_counter_12_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.743</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.885</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/i2c_apb/_zz_io_config_timeout_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][B]</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_5_s0/CLK</td>
</tr>
<tr>
<td>1.486</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R8C8[0][B]</td>
<td style=" font-weight:bold;">mytop/pwm_1/ctrl_reg_choose_addr_5_s0/Q</td>
</tr>
<tr>
<td>3.941</td>
<td>2.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C12[0][A]</td>
<td>mytop/pwm_1/pwm_area_channels_2_ccr_15_s4/I0</td>
</tr>
<tr>
<td>5.040</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R10C12[0][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_area_channels_2_ccr_15_s4/F</td>
</tr>
<tr>
<td>8.319</td>
<td>3.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_3_s14/I3</td>
</tr>
<tr>
<td>8.945</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_3_s14/F</td>
</tr>
<tr>
<td>12.017</td>
<td>3.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[3][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_3_s7/I2</td>
</tr>
<tr>
<td>12.643</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[3][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_3_s7/F</td>
</tr>
<tr>
<td>13.447</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_3_s2/I2</td>
</tr>
<tr>
<td>14.269</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_3_s2/F</td>
</tr>
<tr>
<td>17.511</td>
<td>3.242</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_3_s0/I1</td>
</tr>
<tr>
<td>18.610</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_3_s0/F</td>
</tr>
<tr>
<td>19.415</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C8[3][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_3_s/I0</td>
</tr>
<tr>
<td>20.447</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R3C8[3][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_3_s/F</td>
</tr>
<tr>
<td>22.885</td>
<td>2.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[1][B]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/_zz_io_config_timeout_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>26.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[1][B]</td>
<td>mytop/i2c_apb/_zz_io_config_timeout_3_s0/CLK</td>
</tr>
<tr>
<td>25.628</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C2[1][B]</td>
<td>mytop/i2c_apb/_zz_io_config_timeout_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.304, 24.267%; route: 16.095, 73.637%; tC2Q: 0.458, 2.097%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.891</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/i2c_apb/bridge_txData_value_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][B]</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_5_s0/CLK</td>
</tr>
<tr>
<td>1.486</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R8C8[0][B]</td>
<td style=" font-weight:bold;">mytop/pwm_1/ctrl_reg_choose_addr_5_s0/Q</td>
</tr>
<tr>
<td>3.941</td>
<td>2.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C12[0][A]</td>
<td>mytop/pwm_1/pwm_area_channels_2_ccr_15_s4/I0</td>
</tr>
<tr>
<td>5.040</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R10C12[0][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_area_channels_2_ccr_15_s4/F</td>
</tr>
<tr>
<td>8.319</td>
<td>3.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_3_s14/I3</td>
</tr>
<tr>
<td>8.945</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_3_s14/F</td>
</tr>
<tr>
<td>12.017</td>
<td>3.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[3][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_3_s7/I2</td>
</tr>
<tr>
<td>12.643</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[3][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_3_s7/F</td>
</tr>
<tr>
<td>13.447</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_3_s2/I2</td>
</tr>
<tr>
<td>14.269</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_3_s2/F</td>
</tr>
<tr>
<td>17.511</td>
<td>3.242</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_3_s0/I1</td>
</tr>
<tr>
<td>18.610</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_3_s0/F</td>
</tr>
<tr>
<td>19.415</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C8[3][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_3_s/I0</td>
</tr>
<tr>
<td>20.447</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R3C8[3][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_3_s/F</td>
</tr>
<tr>
<td>22.737</td>
<td>2.290</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C2[1][A]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/bridge_txData_value_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>26.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[1][A]</td>
<td>mytop/i2c_apb/bridge_txData_value_3_s0/CLK</td>
</tr>
<tr>
<td>25.628</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C2[1][A]</td>
<td>mytop/i2c_apb/bridge_txData_value_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.304, 24.433%; route: 15.946, 73.456%; tC2Q: 0.458, 2.111%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.050</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.578</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/i2c_apb/_zz_io_config_samplingClockDivider_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][B]</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_5_s0/CLK</td>
</tr>
<tr>
<td>1.486</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R8C8[0][B]</td>
<td style=" font-weight:bold;">mytop/pwm_1/ctrl_reg_choose_addr_5_s0/Q</td>
</tr>
<tr>
<td>3.941</td>
<td>2.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C12[0][A]</td>
<td>mytop/pwm_1/pwm_area_channels_2_ccr_15_s4/I0</td>
</tr>
<tr>
<td>5.040</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R10C12[0][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_area_channels_2_ccr_15_s4/F</td>
</tr>
<tr>
<td>8.319</td>
<td>3.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_3_s14/I3</td>
</tr>
<tr>
<td>8.945</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_3_s14/F</td>
</tr>
<tr>
<td>12.017</td>
<td>3.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[3][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_3_s7/I2</td>
</tr>
<tr>
<td>12.643</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[3][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_3_s7/F</td>
</tr>
<tr>
<td>13.447</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_3_s2/I2</td>
</tr>
<tr>
<td>14.269</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_3_s2/F</td>
</tr>
<tr>
<td>17.511</td>
<td>3.242</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_3_s0/I1</td>
</tr>
<tr>
<td>18.610</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_3_s0/F</td>
</tr>
<tr>
<td>19.415</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C8[3][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_3_s/I0</td>
</tr>
<tr>
<td>20.447</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R3C8[3][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_3_s/F</td>
</tr>
<tr>
<td>22.578</td>
<td>2.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[0][B]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/_zz_io_config_samplingClockDivider_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>26.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[0][B]</td>
<td>mytop/i2c_apb/_zz_io_config_samplingClockDivider_3_s0/CLK</td>
</tr>
<tr>
<td>25.628</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C2[0][B]</td>
<td>mytop/i2c_apb/_zz_io_config_samplingClockDivider_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.304, 24.613%; route: 15.787, 73.260%; tC2Q: 0.458, 2.127%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.051</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.577</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/i2c_apb/bridge_interruptCtrl_txAckEnable_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][B]</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_5_s0/CLK</td>
</tr>
<tr>
<td>1.486</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R8C8[0][B]</td>
<td style=" font-weight:bold;">mytop/pwm_1/ctrl_reg_choose_addr_5_s0/Q</td>
</tr>
<tr>
<td>3.941</td>
<td>2.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C12[0][A]</td>
<td>mytop/pwm_1/pwm_area_channels_2_ccr_15_s4/I0</td>
</tr>
<tr>
<td>5.040</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R10C12[0][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_area_channels_2_ccr_15_s4/F</td>
</tr>
<tr>
<td>8.319</td>
<td>3.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_3_s14/I3</td>
</tr>
<tr>
<td>8.945</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_3_s14/F</td>
</tr>
<tr>
<td>12.017</td>
<td>3.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[3][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_3_s7/I2</td>
</tr>
<tr>
<td>12.643</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[3][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_3_s7/F</td>
</tr>
<tr>
<td>13.447</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_3_s2/I2</td>
</tr>
<tr>
<td>14.269</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_3_s2/F</td>
</tr>
<tr>
<td>17.511</td>
<td>3.242</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_3_s0/I1</td>
</tr>
<tr>
<td>18.610</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_3_s0/F</td>
</tr>
<tr>
<td>19.415</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C8[3][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_3_s/I0</td>
</tr>
<tr>
<td>20.447</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R3C8[3][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_3_s/F</td>
</tr>
<tr>
<td>22.577</td>
<td>2.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C4[1][A]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/bridge_interruptCtrl_txAckEnable_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>26.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[1][A]</td>
<td>mytop/i2c_apb/bridge_interruptCtrl_txAckEnable_s0/CLK</td>
</tr>
<tr>
<td>25.628</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C4[1][A]</td>
<td>mytop/i2c_apb/bridge_interruptCtrl_txAckEnable_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.304, 24.614%; route: 15.786, 73.259%; tC2Q: 0.458, 2.127%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.547</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.081</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/i2c_apb/bridge_addressFilter_addresses_0_value_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][B]</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_5_s0/CLK</td>
</tr>
<tr>
<td>1.486</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R8C8[0][B]</td>
<td style=" font-weight:bold;">mytop/pwm_1/ctrl_reg_choose_addr_5_s0/Q</td>
</tr>
<tr>
<td>3.941</td>
<td>2.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C12[0][A]</td>
<td>mytop/pwm_1/pwm_area_channels_2_ccr_15_s4/I0</td>
</tr>
<tr>
<td>5.040</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R10C12[0][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_area_channels_2_ccr_15_s4/F</td>
</tr>
<tr>
<td>8.319</td>
<td>3.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_3_s14/I3</td>
</tr>
<tr>
<td>8.945</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_3_s14/F</td>
</tr>
<tr>
<td>12.017</td>
<td>3.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[3][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_3_s7/I2</td>
</tr>
<tr>
<td>12.643</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[3][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_3_s7/F</td>
</tr>
<tr>
<td>13.447</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_3_s2/I2</td>
</tr>
<tr>
<td>14.269</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_3_s2/F</td>
</tr>
<tr>
<td>17.511</td>
<td>3.242</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_3_s0/I1</td>
</tr>
<tr>
<td>18.610</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_3_s0/F</td>
</tr>
<tr>
<td>19.415</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C8[3][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_3_s/I0</td>
</tr>
<tr>
<td>20.447</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R3C8[3][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_3_s/F</td>
</tr>
<tr>
<td>22.081</td>
<td>1.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[2][B]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/bridge_addressFilter_addresses_0_value_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>26.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[2][B]</td>
<td>mytop/i2c_apb/bridge_addressFilter_addresses_0_value_3_s0/CLK</td>
</tr>
<tr>
<td>25.628</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C6[2][B]</td>
<td>mytop/i2c_apb/bridge_addressFilter_addresses_0_value_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.304, 25.193%; route: 15.291, 72.630%; tC2Q: 0.458, 2.177%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.637</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.991</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/i2c_apb/bridge_txData_value_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][B]</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_5_s0/CLK</td>
</tr>
<tr>
<td>1.486</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R8C8[0][B]</td>
<td style=" font-weight:bold;">mytop/pwm_1/ctrl_reg_choose_addr_5_s0/Q</td>
</tr>
<tr>
<td>3.941</td>
<td>2.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C12[0][A]</td>
<td>mytop/pwm_1/pwm_area_channels_2_ccr_15_s4/I0</td>
</tr>
<tr>
<td>5.040</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R10C12[0][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_area_channels_2_ccr_15_s4/F</td>
</tr>
<tr>
<td>8.319</td>
<td>3.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[3][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_2_s20/I3</td>
</tr>
<tr>
<td>8.945</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[3][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_2_s20/F</td>
</tr>
<tr>
<td>11.538</td>
<td>2.593</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_2_s12/I0</td>
</tr>
<tr>
<td>12.340</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_2_s12/F</td>
</tr>
<tr>
<td>12.759</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_2_s6/I0</td>
</tr>
<tr>
<td>13.791</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_2_s6/F</td>
</tr>
<tr>
<td>16.378</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[3][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_2_s2/I2</td>
</tr>
<tr>
<td>17.200</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C10[3][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_2_s2/F</td>
</tr>
<tr>
<td>18.824</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_2_s/I2</td>
</tr>
<tr>
<td>19.856</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R4C6[0][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_2_s/F</td>
</tr>
<tr>
<td>21.991</td>
<td>2.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[0][B]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/bridge_txData_value_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>26.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[0][B]</td>
<td>mytop/i2c_apb/bridge_txData_value_2_s0/CLK</td>
</tr>
<tr>
<td>25.628</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C2[0][B]</td>
<td>mytop/i2c_apb/bridge_txData_value_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.413, 25.821%; route: 15.092, 71.992%; tC2Q: 0.458, 2.186%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.763</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/i2c_apb/_zz_io_config_tsuData_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][B]</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_5_s0/CLK</td>
</tr>
<tr>
<td>1.486</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R8C8[0][B]</td>
<td style=" font-weight:bold;">mytop/pwm_1/ctrl_reg_choose_addr_5_s0/Q</td>
</tr>
<tr>
<td>3.941</td>
<td>2.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C12[0][A]</td>
<td>mytop/pwm_1/pwm_area_channels_2_ccr_15_s4/I0</td>
</tr>
<tr>
<td>5.040</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R10C12[0][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_area_channels_2_ccr_15_s4/F</td>
</tr>
<tr>
<td>8.319</td>
<td>3.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_3_s14/I3</td>
</tr>
<tr>
<td>8.945</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_3_s14/F</td>
</tr>
<tr>
<td>12.017</td>
<td>3.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[3][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_3_s7/I2</td>
</tr>
<tr>
<td>12.643</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[3][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_3_s7/F</td>
</tr>
<tr>
<td>13.447</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_3_s2/I2</td>
</tr>
<tr>
<td>14.269</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_3_s2/F</td>
</tr>
<tr>
<td>17.511</td>
<td>3.242</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_3_s0/I1</td>
</tr>
<tr>
<td>18.610</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_3_s0/F</td>
</tr>
<tr>
<td>19.415</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C8[3][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_3_s/I0</td>
</tr>
<tr>
<td>20.447</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R3C8[3][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_3_s/F</td>
</tr>
<tr>
<td>21.763</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[2][B]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/_zz_io_config_tsuData_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>26.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[2][B]</td>
<td>mytop/i2c_apb/_zz_io_config_tsuData_3_s0/CLK</td>
</tr>
<tr>
<td>25.628</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C5[2][B]</td>
<td>mytop/i2c_apb/_zz_io_config_tsuData_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.304, 25.580%; route: 14.973, 72.210%; tC2Q: 0.458, 2.210%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.966</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.662</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/i2c_apb/bridge_interruptCtrl_txDataEnable_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][B]</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_5_s0/CLK</td>
</tr>
<tr>
<td>1.486</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R8C8[0][B]</td>
<td style=" font-weight:bold;">mytop/pwm_1/ctrl_reg_choose_addr_5_s0/Q</td>
</tr>
<tr>
<td>3.941</td>
<td>2.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C12[0][A]</td>
<td>mytop/pwm_1/pwm_area_channels_2_ccr_15_s4/I0</td>
</tr>
<tr>
<td>5.040</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R10C12[0][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_area_channels_2_ccr_15_s4/F</td>
</tr>
<tr>
<td>8.319</td>
<td>3.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[3][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_2_s20/I3</td>
</tr>
<tr>
<td>8.945</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[3][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_2_s20/F</td>
</tr>
<tr>
<td>11.538</td>
<td>2.593</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_2_s12/I0</td>
</tr>
<tr>
<td>12.340</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_2_s12/F</td>
</tr>
<tr>
<td>12.759</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_2_s6/I0</td>
</tr>
<tr>
<td>13.791</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_2_s6/F</td>
</tr>
<tr>
<td>16.378</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[3][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_2_s2/I2</td>
</tr>
<tr>
<td>17.200</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C10[3][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_2_s2/F</td>
</tr>
<tr>
<td>18.824</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_2_s/I2</td>
</tr>
<tr>
<td>19.856</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R4C6[0][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_2_s/F</td>
</tr>
<tr>
<td>21.662</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/bridge_interruptCtrl_txDataEnable_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>26.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td>mytop/i2c_apb/bridge_interruptCtrl_txDataEnable_s0/CLK</td>
</tr>
<tr>
<td>25.628</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C4[0][A]</td>
<td>mytop/i2c_apb/bridge_interruptCtrl_txDataEnable_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.413, 26.233%; route: 14.763, 71.546%; tC2Q: 0.458, 2.221%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.113</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.515</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/i2c_apb/_zz_io_config_timeout_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][B]</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_5_s0/CLK</td>
</tr>
<tr>
<td>1.486</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R8C8[0][B]</td>
<td style=" font-weight:bold;">mytop/pwm_1/ctrl_reg_choose_addr_5_s0/Q</td>
</tr>
<tr>
<td>3.941</td>
<td>2.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C12[0][A]</td>
<td>mytop/pwm_1/pwm_area_channels_2_ccr_15_s4/I0</td>
</tr>
<tr>
<td>5.040</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R10C12[0][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_area_channels_2_ccr_15_s4/F</td>
</tr>
<tr>
<td>8.319</td>
<td>3.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[3][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_2_s20/I3</td>
</tr>
<tr>
<td>8.945</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[3][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_2_s20/F</td>
</tr>
<tr>
<td>11.538</td>
<td>2.593</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_2_s12/I0</td>
</tr>
<tr>
<td>12.340</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_2_s12/F</td>
</tr>
<tr>
<td>12.759</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_2_s6/I0</td>
</tr>
<tr>
<td>13.791</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_2_s6/F</td>
</tr>
<tr>
<td>16.378</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[3][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_2_s2/I2</td>
</tr>
<tr>
<td>17.200</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C10[3][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_2_s2/F</td>
</tr>
<tr>
<td>18.824</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_2_s/I2</td>
</tr>
<tr>
<td>19.856</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R4C6[0][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_2_s/F</td>
</tr>
<tr>
<td>21.515</td>
<td>1.659</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[0][A]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/_zz_io_config_timeout_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>26.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[0][A]</td>
<td>mytop/i2c_apb/_zz_io_config_timeout_2_s0/CLK</td>
</tr>
<tr>
<td>25.628</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C4[0][A]</td>
<td>mytop/i2c_apb/_zz_io_config_timeout_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.413, 26.422%; route: 14.615, 71.341%; tC2Q: 0.458, 2.237%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.136</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.492</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/i2c_apb/bridge_addressFilter_addresses_0_value_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][B]</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_5_s0/CLK</td>
</tr>
<tr>
<td>1.486</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R8C8[0][B]</td>
<td style=" font-weight:bold;">mytop/pwm_1/ctrl_reg_choose_addr_5_s0/Q</td>
</tr>
<tr>
<td>3.941</td>
<td>2.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C12[0][A]</td>
<td>mytop/pwm_1/pwm_area_channels_2_ccr_15_s4/I0</td>
</tr>
<tr>
<td>5.040</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R10C12[0][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_area_channels_2_ccr_15_s4/F</td>
</tr>
<tr>
<td>8.319</td>
<td>3.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[3][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_2_s20/I3</td>
</tr>
<tr>
<td>8.945</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[3][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_2_s20/F</td>
</tr>
<tr>
<td>11.538</td>
<td>2.593</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_2_s12/I0</td>
</tr>
<tr>
<td>12.340</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_2_s12/F</td>
</tr>
<tr>
<td>12.759</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_2_s6/I0</td>
</tr>
<tr>
<td>13.791</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_2_s6/F</td>
</tr>
<tr>
<td>16.378</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[3][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_2_s2/I2</td>
</tr>
<tr>
<td>17.200</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C10[3][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_2_s2/F</td>
</tr>
<tr>
<td>18.824</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_2_s/I2</td>
</tr>
<tr>
<td>19.856</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R4C6[0][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_2_s/F</td>
</tr>
<tr>
<td>21.492</td>
<td>1.636</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[2][A]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/bridge_addressFilter_addresses_0_value_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>26.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[2][A]</td>
<td>mytop/i2c_apb/bridge_addressFilter_addresses_0_value_2_s0/CLK</td>
</tr>
<tr>
<td>25.628</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C6[2][A]</td>
<td>mytop/i2c_apb/bridge_addressFilter_addresses_0_value_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.413, 26.451%; route: 14.593, 71.309%; tC2Q: 0.458, 2.240%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.598</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.030</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/i2c_apb/_zz_io_config_tsuData_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][B]</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_5_s0/CLK</td>
</tr>
<tr>
<td>1.486</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R8C8[0][B]</td>
<td style=" font-weight:bold;">mytop/pwm_1/ctrl_reg_choose_addr_5_s0/Q</td>
</tr>
<tr>
<td>3.941</td>
<td>2.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C12[0][A]</td>
<td>mytop/pwm_1/pwm_area_channels_2_ccr_15_s4/I0</td>
</tr>
<tr>
<td>5.040</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R10C12[0][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_area_channels_2_ccr_15_s4/F</td>
</tr>
<tr>
<td>8.319</td>
<td>3.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[3][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_2_s20/I3</td>
</tr>
<tr>
<td>8.945</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[3][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_2_s20/F</td>
</tr>
<tr>
<td>11.538</td>
<td>2.593</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_2_s12/I0</td>
</tr>
<tr>
<td>12.340</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_2_s12/F</td>
</tr>
<tr>
<td>12.759</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_2_s6/I0</td>
</tr>
<tr>
<td>13.791</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_2_s6/F</td>
</tr>
<tr>
<td>16.378</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[3][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_2_s2/I2</td>
</tr>
<tr>
<td>17.200</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C10[3][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_2_s2/F</td>
</tr>
<tr>
<td>18.824</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_2_s/I2</td>
</tr>
<tr>
<td>19.856</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R4C6[0][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_2_s/F</td>
</tr>
<tr>
<td>21.030</td>
<td>1.174</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[2][A]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/_zz_io_config_tsuData_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>26.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[2][A]</td>
<td>mytop/i2c_apb/_zz_io_config_tsuData_2_s0/CLK</td>
</tr>
<tr>
<td>25.628</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C5[2][A]</td>
<td>mytop/i2c_apb/_zz_io_config_tsuData_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.413, 27.062%; route: 14.131, 70.646%; tC2Q: 0.458, 2.291%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.598</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.030</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/i2c_apb/_zz_io_config_samplingClockDivider_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][B]</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_5_s0/CLK</td>
</tr>
<tr>
<td>1.486</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R8C8[0][B]</td>
<td style=" font-weight:bold;">mytop/pwm_1/ctrl_reg_choose_addr_5_s0/Q</td>
</tr>
<tr>
<td>3.941</td>
<td>2.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C12[0][A]</td>
<td>mytop/pwm_1/pwm_area_channels_2_ccr_15_s4/I0</td>
</tr>
<tr>
<td>5.040</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R10C12[0][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_area_channels_2_ccr_15_s4/F</td>
</tr>
<tr>
<td>8.319</td>
<td>3.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[3][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_2_s20/I3</td>
</tr>
<tr>
<td>8.945</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[3][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_2_s20/F</td>
</tr>
<tr>
<td>11.538</td>
<td>2.593</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_2_s12/I0</td>
</tr>
<tr>
<td>12.340</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_2_s12/F</td>
</tr>
<tr>
<td>12.759</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_2_s6/I0</td>
</tr>
<tr>
<td>13.791</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_2_s6/F</td>
</tr>
<tr>
<td>16.378</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[3][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_2_s2/I2</td>
</tr>
<tr>
<td>17.200</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C10[3][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_2_s2/F</td>
</tr>
<tr>
<td>18.824</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_2_s/I2</td>
</tr>
<tr>
<td>19.856</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R4C6[0][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_2_s/F</td>
</tr>
<tr>
<td>21.030</td>
<td>1.174</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[2][B]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/_zz_io_config_samplingClockDivider_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>26.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[2][B]</td>
<td>mytop/i2c_apb/_zz_io_config_samplingClockDivider_2_s0/CLK</td>
</tr>
<tr>
<td>25.628</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C3[2][B]</td>
<td>mytop/i2c_apb/_zz_io_config_samplingClockDivider_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.413, 27.062%; route: 14.131, 70.646%; tC2Q: 0.458, 2.291%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.157</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.471</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/i2c_apb/bridge_addressFilter_addresses_0_value_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][B]</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_5_s0/CLK</td>
</tr>
<tr>
<td>1.486</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R8C8[0][B]</td>
<td style=" font-weight:bold;">mytop/pwm_1/ctrl_reg_choose_addr_5_s0/Q</td>
</tr>
<tr>
<td>3.459</td>
<td>1.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C8[0][A]</td>
<td>mytop/pwm_1/pwm_area_channels_0_ccr_15_s4/I1</td>
</tr>
<tr>
<td>4.558</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R3C8[0][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_area_channels_0_ccr_15_s4/F</td>
</tr>
<tr>
<td>6.391</td>
<td>1.833</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C11[3][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_7_s24/I0</td>
</tr>
<tr>
<td>7.423</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[3][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_7_s24/F</td>
</tr>
<tr>
<td>8.882</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C10[0][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_7_s15/I2</td>
</tr>
<tr>
<td>9.914</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[0][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_7_s15/F</td>
</tr>
<tr>
<td>12.671</td>
<td>2.757</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[2][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_7_s6/I2</td>
</tr>
<tr>
<td>13.770</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[2][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_7_s6/F</td>
</tr>
<tr>
<td>13.776</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_7_s0/I2</td>
</tr>
<tr>
<td>14.808</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_7_s0/F</td>
</tr>
<tr>
<td>17.401</td>
<td>2.593</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[1][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_7_s/I0</td>
</tr>
<tr>
<td>18.500</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C7[1][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_7_s/F</td>
</tr>
<tr>
<td>20.471</td>
<td>1.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[2][A]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/bridge_addressFilter_addresses_0_value_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>26.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[2][A]</td>
<td>mytop/i2c_apb/bridge_addressFilter_addresses_0_value_7_s0/CLK</td>
</tr>
<tr>
<td>25.628</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C3[2][A]</td>
<td>mytop/i2c_apb/bridge_addressFilter_addresses_0_value_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.393, 32.880%; route: 12.592, 64.762%; tC2Q: 0.458, 2.357%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.465</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/i2c_apb/bridge_txData_value_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][B]</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_5_s0/CLK</td>
</tr>
<tr>
<td>1.486</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R8C8[0][B]</td>
<td style=" font-weight:bold;">mytop/pwm_1/ctrl_reg_choose_addr_5_s0/Q</td>
</tr>
<tr>
<td>3.459</td>
<td>1.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C8[0][A]</td>
<td>mytop/pwm_1/pwm_area_channels_0_ccr_15_s4/I1</td>
</tr>
<tr>
<td>4.558</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R3C8[0][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_area_channels_0_ccr_15_s4/F</td>
</tr>
<tr>
<td>6.391</td>
<td>1.833</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C11[3][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_7_s24/I0</td>
</tr>
<tr>
<td>7.423</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[3][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_7_s24/F</td>
</tr>
<tr>
<td>8.882</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C10[0][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_7_s15/I2</td>
</tr>
<tr>
<td>9.914</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[0][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_7_s15/F</td>
</tr>
<tr>
<td>12.671</td>
<td>2.757</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[2][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_7_s6/I2</td>
</tr>
<tr>
<td>13.770</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[2][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_7_s6/F</td>
</tr>
<tr>
<td>13.776</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_7_s0/I2</td>
</tr>
<tr>
<td>14.808</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_7_s0/F</td>
</tr>
<tr>
<td>17.401</td>
<td>2.593</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[1][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_7_s/I0</td>
</tr>
<tr>
<td>18.500</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C7[1][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_7_s/F</td>
</tr>
<tr>
<td>20.465</td>
<td>1.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C2[2][A]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/bridge_txData_value_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>26.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[2][A]</td>
<td>mytop/i2c_apb/bridge_txData_value_7_s0/CLK</td>
</tr>
<tr>
<td>25.628</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C2[2][A]</td>
<td>mytop/i2c_apb/bridge_txData_value_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.393, 32.891%; route: 12.586, 64.751%; tC2Q: 0.458, 2.358%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.192</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.436</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/i2c_apb/_zz_io_config_tsuData_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][B]</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_4_s0/CLK</td>
</tr>
<tr>
<td>1.486</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R8C9[0][B]</td>
<td style=" font-weight:bold;">mytop/pwm_1/ctrl_reg_choose_addr_4_s0/Q</td>
</tr>
<tr>
<td>3.610</td>
<td>2.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C12[1][B]</td>
<td>mytop/pwm_1/pwm_area_channels_3_ccr_15_s4/I1</td>
</tr>
<tr>
<td>4.709</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>38</td>
<td>R10C12[1][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_area_channels_3_ccr_15_s4/F</td>
</tr>
<tr>
<td>6.866</td>
<td>2.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C14[0][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_0_s18/I3</td>
</tr>
<tr>
<td>7.965</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C14[0][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_0_s18/F</td>
</tr>
<tr>
<td>9.749</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_0_s11/I2</td>
</tr>
<tr>
<td>10.848</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_0_s11/F</td>
</tr>
<tr>
<td>12.153</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_0_s5/I3</td>
</tr>
<tr>
<td>13.185</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_0_s5/F</td>
</tr>
<tr>
<td>14.809</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_0_s0/I2</td>
</tr>
<tr>
<td>15.908</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_0_s0/F</td>
</tr>
<tr>
<td>17.043</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_0_s/I0</td>
</tr>
<tr>
<td>17.669</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_0_s/F</td>
</tr>
<tr>
<td>20.436</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C3[1][B]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/_zz_io_config_tsuData_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>26.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[1][B]</td>
<td>mytop/i2c_apb/_zz_io_config_tsuData_0_s0/CLK</td>
</tr>
<tr>
<td>25.628</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C3[1][B]</td>
<td>mytop/i2c_apb/_zz_io_config_tsuData_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.054, 31.193%; route: 12.896, 66.445%; tC2Q: 0.458, 2.362%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.523</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.105</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/i2c_apb/_zz_io_config_samplingClockDivider_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][B]</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_4_s0/CLK</td>
</tr>
<tr>
<td>1.486</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R8C9[0][B]</td>
<td style=" font-weight:bold;">mytop/pwm_1/ctrl_reg_choose_addr_4_s0/Q</td>
</tr>
<tr>
<td>3.610</td>
<td>2.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C12[1][B]</td>
<td>mytop/pwm_1/pwm_area_channels_3_ccr_15_s4/I1</td>
</tr>
<tr>
<td>4.709</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>38</td>
<td>R10C12[1][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_area_channels_3_ccr_15_s4/F</td>
</tr>
<tr>
<td>6.866</td>
<td>2.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C14[0][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_0_s18/I3</td>
</tr>
<tr>
<td>7.965</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C14[0][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_0_s18/F</td>
</tr>
<tr>
<td>9.749</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_0_s11/I2</td>
</tr>
<tr>
<td>10.848</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_0_s11/F</td>
</tr>
<tr>
<td>12.153</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_0_s5/I3</td>
</tr>
<tr>
<td>13.185</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_0_s5/F</td>
</tr>
<tr>
<td>14.809</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_0_s0/I2</td>
</tr>
<tr>
<td>15.908</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_0_s0/F</td>
</tr>
<tr>
<td>17.043</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_0_s/I0</td>
</tr>
<tr>
<td>17.669</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_0_s/F</td>
</tr>
<tr>
<td>20.105</td>
<td>2.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C3[2][A]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/_zz_io_config_samplingClockDivider_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>26.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[2][A]</td>
<td>mytop/i2c_apb/_zz_io_config_samplingClockDivider_0_s0/CLK</td>
</tr>
<tr>
<td>25.628</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C3[2][A]</td>
<td>mytop/i2c_apb/_zz_io_config_samplingClockDivider_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.054, 31.734%; route: 12.565, 65.863%; tC2Q: 0.458, 2.403%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.641</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/i2c_apb/_zz_io_config_samplingClockDivider_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][B]</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_5_s0/CLK</td>
</tr>
<tr>
<td>1.486</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R8C8[0][B]</td>
<td style=" font-weight:bold;">mytop/pwm_1/ctrl_reg_choose_addr_5_s0/Q</td>
</tr>
<tr>
<td>3.459</td>
<td>1.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C8[0][A]</td>
<td>mytop/pwm_1/pwm_area_channels_0_ccr_15_s4/I1</td>
</tr>
<tr>
<td>4.558</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R3C8[0][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_area_channels_0_ccr_15_s4/F</td>
</tr>
<tr>
<td>6.391</td>
<td>1.833</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C11[3][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_7_s24/I0</td>
</tr>
<tr>
<td>7.423</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[3][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_7_s24/F</td>
</tr>
<tr>
<td>8.882</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C10[0][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_7_s15/I2</td>
</tr>
<tr>
<td>9.914</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[0][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_7_s15/F</td>
</tr>
<tr>
<td>12.671</td>
<td>2.757</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[2][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_7_s6/I2</td>
</tr>
<tr>
<td>13.770</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[2][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_7_s6/F</td>
</tr>
<tr>
<td>13.776</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_7_s0/I2</td>
</tr>
<tr>
<td>14.808</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_7_s0/F</td>
</tr>
<tr>
<td>17.401</td>
<td>2.593</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[1][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_7_s/I0</td>
</tr>
<tr>
<td>18.500</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C7[1][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_7_s/F</td>
</tr>
<tr>
<td>19.987</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C3[0][A]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/_zz_io_config_samplingClockDivider_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>26.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[0][A]</td>
<td>mytop/i2c_apb/_zz_io_config_samplingClockDivider_7_s0/CLK</td>
</tr>
<tr>
<td>25.628</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C3[0][A]</td>
<td>mytop/i2c_apb/_zz_io_config_samplingClockDivider_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.393, 33.721%; route: 12.107, 63.862%; tC2Q: 0.458, 2.418%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.647</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/i2c_apb/bridge_interruptCtrl_drop_enable_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][B]</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_5_s0/CLK</td>
</tr>
<tr>
<td>1.486</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R8C8[0][B]</td>
<td style=" font-weight:bold;">mytop/pwm_1/ctrl_reg_choose_addr_5_s0/Q</td>
</tr>
<tr>
<td>3.459</td>
<td>1.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C8[0][A]</td>
<td>mytop/pwm_1/pwm_area_channels_0_ccr_15_s4/I1</td>
</tr>
<tr>
<td>4.558</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R3C8[0][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_area_channels_0_ccr_15_s4/F</td>
</tr>
<tr>
<td>6.391</td>
<td>1.833</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C11[3][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_7_s24/I0</td>
</tr>
<tr>
<td>7.423</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[3][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_7_s24/F</td>
</tr>
<tr>
<td>8.882</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C10[0][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_7_s15/I2</td>
</tr>
<tr>
<td>9.914</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[0][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_7_s15/F</td>
</tr>
<tr>
<td>12.671</td>
<td>2.757</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[2][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_7_s6/I2</td>
</tr>
<tr>
<td>13.770</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[2][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_7_s6/F</td>
</tr>
<tr>
<td>13.776</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_7_s0/I2</td>
</tr>
<tr>
<td>14.808</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_7_s0/F</td>
</tr>
<tr>
<td>17.401</td>
<td>2.593</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[1][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_7_s/I0</td>
</tr>
<tr>
<td>18.500</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C7[1][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_7_s/F</td>
</tr>
<tr>
<td>19.981</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[2][A]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/bridge_interruptCtrl_drop_enable_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>26.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[2][A]</td>
<td>mytop/i2c_apb/bridge_interruptCtrl_drop_enable_s0/CLK</td>
</tr>
<tr>
<td>25.628</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C6[2][A]</td>
<td>mytop/i2c_apb/bridge_interruptCtrl_drop_enable_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.393, 33.732%; route: 12.101, 63.850%; tC2Q: 0.458, 2.418%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.652</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/i2c_apb/bridge_txData_value_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][B]</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_5_s0/CLK</td>
</tr>
<tr>
<td>1.486</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R8C8[0][B]</td>
<td style=" font-weight:bold;">mytop/pwm_1/ctrl_reg_choose_addr_5_s0/Q</td>
</tr>
<tr>
<td>3.941</td>
<td>2.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C12[0][A]</td>
<td>mytop/pwm_1/pwm_area_channels_2_ccr_15_s4/I0</td>
</tr>
<tr>
<td>5.040</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R10C12[0][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_area_channels_2_ccr_15_s4/F</td>
</tr>
<tr>
<td>7.181</td>
<td>2.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td>mytop/pwm_1/pwm_area_channels_2_ccr_15_s3/I1</td>
</tr>
<tr>
<td>8.003</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C8[1][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_area_channels_2_ccr_15_s3/F</td>
</tr>
<tr>
<td>10.788</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[3][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_4_s6/I3</td>
</tr>
<tr>
<td>11.414</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[3][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_4_s6/F</td>
</tr>
<tr>
<td>11.420</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_4_s3/I2</td>
</tr>
<tr>
<td>12.242</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_4_s3/F</td>
</tr>
<tr>
<td>13.695</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[0][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_4_s0/I0</td>
</tr>
<tr>
<td>14.794</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C10[0][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_4_s0/F</td>
</tr>
<tr>
<td>16.583</td>
<td>1.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C8[3][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_4_s/I0</td>
</tr>
<tr>
<td>17.682</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R3C8[3][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_4_s/F</td>
</tr>
<tr>
<td>19.976</td>
<td>2.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C2[1][B]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/bridge_txData_value_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>26.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[1][B]</td>
<td>mytop/i2c_apb/bridge_txData_value_4_s0/CLK</td>
</tr>
<tr>
<td>25.628</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C2[1][B]</td>
<td>mytop/i2c_apb/bridge_txData_value_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.567, 29.380%; route: 12.923, 68.201%; tC2Q: 0.458, 2.419%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.812</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/i2c_apb/bridge_addressFilter_addresses_0_value_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][B]</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_4_s0/CLK</td>
</tr>
<tr>
<td>1.486</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R8C9[0][B]</td>
<td style=" font-weight:bold;">mytop/pwm_1/ctrl_reg_choose_addr_4_s0/Q</td>
</tr>
<tr>
<td>3.610</td>
<td>2.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C12[1][B]</td>
<td>mytop/pwm_1/pwm_area_channels_3_ccr_15_s4/I1</td>
</tr>
<tr>
<td>4.709</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>38</td>
<td>R10C12[1][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_area_channels_3_ccr_15_s4/F</td>
</tr>
<tr>
<td>6.866</td>
<td>2.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C14[0][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_0_s18/I3</td>
</tr>
<tr>
<td>7.965</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C14[0][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_0_s18/F</td>
</tr>
<tr>
<td>9.749</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_0_s11/I2</td>
</tr>
<tr>
<td>10.848</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_0_s11/F</td>
</tr>
<tr>
<td>12.153</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_0_s5/I3</td>
</tr>
<tr>
<td>13.185</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_0_s5/F</td>
</tr>
<tr>
<td>14.809</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_0_s0/I2</td>
</tr>
<tr>
<td>15.908</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_0_s0/F</td>
</tr>
<tr>
<td>17.043</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_0_s/I0</td>
</tr>
<tr>
<td>17.669</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_0_s/F</td>
</tr>
<tr>
<td>19.816</td>
<td>2.147</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C3[1][A]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/bridge_addressFilter_addresses_0_value_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>26.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[1][A]</td>
<td>mytop/i2c_apb/bridge_addressFilter_addresses_0_value_0_s0/CLK</td>
</tr>
<tr>
<td>25.628</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C3[1][A]</td>
<td>mytop/i2c_apb/bridge_addressFilter_addresses_0_value_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.054, 32.222%; route: 12.276, 65.338%; tC2Q: 0.458, 2.439%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.823</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/i2c_apb/bridge_txData_value_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][B]</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_4_s0/CLK</td>
</tr>
<tr>
<td>1.486</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R8C9[0][B]</td>
<td style=" font-weight:bold;">mytop/pwm_1/ctrl_reg_choose_addr_4_s0/Q</td>
</tr>
<tr>
<td>3.610</td>
<td>2.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C12[1][B]</td>
<td>mytop/pwm_1/pwm_area_channels_3_ccr_15_s4/I1</td>
</tr>
<tr>
<td>4.709</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>38</td>
<td>R10C12[1][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_area_channels_3_ccr_15_s4/F</td>
</tr>
<tr>
<td>6.866</td>
<td>2.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C14[0][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_0_s18/I3</td>
</tr>
<tr>
<td>7.965</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C14[0][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_0_s18/F</td>
</tr>
<tr>
<td>9.749</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_0_s11/I2</td>
</tr>
<tr>
<td>10.848</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_0_s11/F</td>
</tr>
<tr>
<td>12.153</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_0_s5/I3</td>
</tr>
<tr>
<td>13.185</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_0_s5/F</td>
</tr>
<tr>
<td>14.809</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_0_s0/I2</td>
</tr>
<tr>
<td>15.908</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_0_s0/F</td>
</tr>
<tr>
<td>17.043</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_0_s/I0</td>
</tr>
<tr>
<td>17.669</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_0_s/F</td>
</tr>
<tr>
<td>19.805</td>
<td>2.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C2[2][A]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/bridge_txData_value_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>26.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C2[2][A]</td>
<td>mytop/i2c_apb/bridge_txData_value_0_s0/CLK</td>
</tr>
<tr>
<td>25.628</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C2[2][A]</td>
<td>mytop/i2c_apb/bridge_txData_value_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.054, 32.241%; route: 12.265, 65.318%; tC2Q: 0.458, 2.441%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.839</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.789</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/i2c_apb/_zz_io_config_tsuData_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][B]</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_5_s0/CLK</td>
</tr>
<tr>
<td>1.486</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R8C8[0][B]</td>
<td style=" font-weight:bold;">mytop/pwm_1/ctrl_reg_choose_addr_5_s0/Q</td>
</tr>
<tr>
<td>3.941</td>
<td>2.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C12[0][A]</td>
<td>mytop/pwm_1/pwm_area_channels_2_ccr_15_s4/I0</td>
</tr>
<tr>
<td>5.040</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R10C12[0][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_area_channels_2_ccr_15_s4/F</td>
</tr>
<tr>
<td>7.181</td>
<td>2.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td>mytop/pwm_1/pwm_area_channels_2_ccr_15_s3/I1</td>
</tr>
<tr>
<td>8.003</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C8[1][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_area_channels_2_ccr_15_s3/F</td>
</tr>
<tr>
<td>10.788</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[3][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_4_s6/I3</td>
</tr>
<tr>
<td>11.414</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[3][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_4_s6/F</td>
</tr>
<tr>
<td>11.420</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_4_s3/I2</td>
</tr>
<tr>
<td>12.242</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_4_s3/F</td>
</tr>
<tr>
<td>13.695</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[0][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_4_s0/I0</td>
</tr>
<tr>
<td>14.794</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C10[0][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_4_s0/F</td>
</tr>
<tr>
<td>16.583</td>
<td>1.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C8[3][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_4_s/I0</td>
</tr>
<tr>
<td>17.682</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R3C8[3][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_4_s/F</td>
</tr>
<tr>
<td>19.789</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C3[1][A]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/_zz_io_config_tsuData_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>26.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[1][A]</td>
<td>mytop/i2c_apb/_zz_io_config_tsuData_4_s0/CLK</td>
</tr>
<tr>
<td>25.628</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C3[1][A]</td>
<td>mytop/i2c_apb/_zz_io_config_tsuData_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.567, 29.673%; route: 12.736, 67.884%; tC2Q: 0.458, 2.443%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.970</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.658</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/i2c_apb/bridge_interruptCtrl_start_enable_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][B]</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_5_s0/CLK</td>
</tr>
<tr>
<td>1.486</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R8C8[0][B]</td>
<td style=" font-weight:bold;">mytop/pwm_1/ctrl_reg_choose_addr_5_s0/Q</td>
</tr>
<tr>
<td>3.941</td>
<td>2.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C12[0][A]</td>
<td>mytop/pwm_1/pwm_area_channels_2_ccr_15_s4/I0</td>
</tr>
<tr>
<td>5.040</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R10C12[0][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_area_channels_2_ccr_15_s4/F</td>
</tr>
<tr>
<td>7.181</td>
<td>2.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td>mytop/pwm_1/pwm_area_channels_2_ccr_15_s3/I1</td>
</tr>
<tr>
<td>8.003</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C8[1][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_area_channels_2_ccr_15_s3/F</td>
</tr>
<tr>
<td>10.788</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[3][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_4_s6/I3</td>
</tr>
<tr>
<td>11.414</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[3][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_4_s6/F</td>
</tr>
<tr>
<td>11.420</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_4_s3/I2</td>
</tr>
<tr>
<td>12.242</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_4_s3/F</td>
</tr>
<tr>
<td>13.695</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[0][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_4_s0/I0</td>
</tr>
<tr>
<td>14.794</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C10[0][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_4_s0/F</td>
</tr>
<tr>
<td>16.583</td>
<td>1.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C8[3][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_4_s/I0</td>
</tr>
<tr>
<td>17.682</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R3C8[3][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_4_s/F</td>
</tr>
<tr>
<td>19.658</td>
<td>1.976</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][B]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/bridge_interruptCtrl_start_enable_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>26.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[0][B]</td>
<td>mytop/i2c_apb/bridge_interruptCtrl_start_enable_s0/CLK</td>
</tr>
<tr>
<td>25.628</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C4[0][B]</td>
<td>mytop/i2c_apb/bridge_interruptCtrl_start_enable_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.567, 29.882%; route: 12.605, 67.658%; tC2Q: 0.458, 2.460%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.987</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.642</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/i2c_apb/bridge_addressFilter_addresses_0_value_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][B]</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_5_s0/CLK</td>
</tr>
<tr>
<td>1.486</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R8C8[0][B]</td>
<td style=" font-weight:bold;">mytop/pwm_1/ctrl_reg_choose_addr_5_s0/Q</td>
</tr>
<tr>
<td>3.941</td>
<td>2.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C12[0][A]</td>
<td>mytop/pwm_1/pwm_area_channels_2_ccr_15_s4/I0</td>
</tr>
<tr>
<td>5.040</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R10C12[0][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_area_channels_2_ccr_15_s4/F</td>
</tr>
<tr>
<td>7.181</td>
<td>2.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td>mytop/pwm_1/pwm_area_channels_2_ccr_15_s3/I1</td>
</tr>
<tr>
<td>8.003</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C8[1][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_area_channels_2_ccr_15_s3/F</td>
</tr>
<tr>
<td>10.788</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[3][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_4_s6/I3</td>
</tr>
<tr>
<td>11.414</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[3][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_4_s6/F</td>
</tr>
<tr>
<td>11.420</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_4_s3/I2</td>
</tr>
<tr>
<td>12.242</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_4_s3/F</td>
</tr>
<tr>
<td>13.695</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[0][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_4_s0/I0</td>
</tr>
<tr>
<td>14.794</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C10[0][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_4_s0/F</td>
</tr>
<tr>
<td>16.583</td>
<td>1.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C8[3][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_4_s/I0</td>
</tr>
<tr>
<td>17.682</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R3C8[3][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_4_s/F</td>
</tr>
<tr>
<td>19.642</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[2][A]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/bridge_addressFilter_addresses_0_value_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>26.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[2][A]</td>
<td>mytop/i2c_apb/bridge_addressFilter_addresses_0_value_4_s0/CLK</td>
</tr>
<tr>
<td>25.628</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C6[2][A]</td>
<td>mytop/i2c_apb/bridge_addressFilter_addresses_0_value_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.567, 29.908%; route: 12.588, 67.629%; tC2Q: 0.458, 2.462%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.009</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/i2c_apb/_zz_io_config_timeout_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][B]</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_5_s0/CLK</td>
</tr>
<tr>
<td>1.486</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R8C8[0][B]</td>
<td style=" font-weight:bold;">mytop/pwm_1/ctrl_reg_choose_addr_5_s0/Q</td>
</tr>
<tr>
<td>3.941</td>
<td>2.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C12[0][A]</td>
<td>mytop/pwm_1/pwm_area_channels_2_ccr_15_s4/I0</td>
</tr>
<tr>
<td>5.040</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R10C12[0][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_area_channels_2_ccr_15_s4/F</td>
</tr>
<tr>
<td>7.181</td>
<td>2.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td>mytop/pwm_1/pwm_area_channels_2_ccr_15_s3/I1</td>
</tr>
<tr>
<td>8.003</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C8[1][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_area_channels_2_ccr_15_s3/F</td>
</tr>
<tr>
<td>10.788</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[3][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_4_s6/I3</td>
</tr>
<tr>
<td>11.414</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[3][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_4_s6/F</td>
</tr>
<tr>
<td>11.420</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_4_s3/I2</td>
</tr>
<tr>
<td>12.242</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_4_s3/F</td>
</tr>
<tr>
<td>13.695</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[0][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_4_s0/I0</td>
</tr>
<tr>
<td>14.794</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C10[0][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_4_s0/F</td>
</tr>
<tr>
<td>16.583</td>
<td>1.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C8[3][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_4_s/I0</td>
</tr>
<tr>
<td>17.682</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R3C8[3][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_4_s/F</td>
</tr>
<tr>
<td>19.619</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/_zz_io_config_timeout_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>26.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>mytop/i2c_apb/_zz_io_config_timeout_4_s0/CLK</td>
</tr>
<tr>
<td>25.628</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>mytop/i2c_apb/_zz_io_config_timeout_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.567, 29.945%; route: 12.565, 67.590%; tC2Q: 0.458, 2.465%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.572</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.325</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/i2c_apb/bridge_rxData_value_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/i2c_apb/bridge_addressFilter_byte1_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C4[1][A]</td>
<td>mytop/i2c_apb/bridge_rxData_value_0_s0/CLK</td>
</tr>
<tr>
<td>1.087</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R10C4[1][A]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/bridge_rxData_value_0_s0/Q</td>
</tr>
<tr>
<td>1.325</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C4[2][B]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/bridge_addressFilter_byte1_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C4[2][B]</td>
<td>mytop/i2c_apb/bridge_addressFilter_byte1_0_s0/CLK</td>
</tr>
<tr>
<td>0.753</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C4[2][B]</td>
<td>mytop/i2c_apb/bridge_addressFilter_byte1_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 41.734%; tC2Q: 0.333, 58.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.572</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.325</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/pwm_1/_zz_when_MyTopLevel_l97_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/pwm_1/_zz_when_MyTopLevel_l97_1_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[2][B]</td>
<td>mytop/pwm_1/_zz_when_MyTopLevel_l97_12_s0/CLK</td>
</tr>
<tr>
<td>1.087</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R5C10[2][B]</td>
<td style=" font-weight:bold;">mytop/pwm_1/_zz_when_MyTopLevel_l97_12_s0/Q</td>
</tr>
<tr>
<td>1.325</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td style=" font-weight:bold;">mytop/pwm_1/_zz_when_MyTopLevel_l97_1_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td>mytop/pwm_1/_zz_when_MyTopLevel_l97_1_12_s0/CLK</td>
</tr>
<tr>
<td>0.753</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C10[0][A]</td>
<td>mytop/pwm_1/_zz_when_MyTopLevel_l97_1_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 41.734%; tC2Q: 0.333, 58.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.572</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.325</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/pwm_1/sub_pwms_0_period_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/pwm_1/sub_pwms_0_period_buf_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[1][A]</td>
<td>mytop/pwm_1/sub_pwms_0_period_1_s0/CLK</td>
</tr>
<tr>
<td>1.087</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R3C10[1][A]</td>
<td style=" font-weight:bold;">mytop/pwm_1/sub_pwms_0_period_1_s0/Q</td>
</tr>
<tr>
<td>1.325</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[2][B]</td>
<td style=" font-weight:bold;">mytop/pwm_1/sub_pwms_0_period_buf_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[2][B]</td>
<td>mytop/pwm_1/sub_pwms_0_period_buf_1_s0/CLK</td>
</tr>
<tr>
<td>0.753</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C10[2][B]</td>
<td>mytop/pwm_1/sub_pwms_0_period_buf_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 41.734%; tC2Q: 0.333, 58.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.327</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/pwm_1/sub_pwms_0_period_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/pwm_1/sub_pwms_0_period_buf_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[0][A]</td>
<td>mytop/pwm_1/sub_pwms_0_period_6_s0/CLK</td>
</tr>
<tr>
<td>1.087</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R4C13[0][A]</td>
<td style=" font-weight:bold;">mytop/pwm_1/sub_pwms_0_period_6_s0/Q</td>
</tr>
<tr>
<td>1.327</td>
<td>0.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[2][B]</td>
<td style=" font-weight:bold;">mytop/pwm_1/sub_pwms_0_period_buf_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[2][B]</td>
<td>mytop/pwm_1/sub_pwms_0_period_buf_6_s0/CLK</td>
</tr>
<tr>
<td>0.753</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C13[2][B]</td>
<td>mytop/pwm_1/sub_pwms_0_period_buf_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.240, 41.854%; tC2Q: 0.333, 58.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.329</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/pwm_1/ctrl_fsm_master_write_reg_temp_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/pwm_1/pwm_area_channels_3_ccr_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>mytop/pwm_1/ctrl_fsm_master_write_reg_temp_11_s0/CLK</td>
</tr>
<tr>
<td>1.087</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R8C13[0][A]</td>
<td style=" font-weight:bold;">mytop/pwm_1/ctrl_fsm_master_write_reg_temp_11_s0/Q</td>
</tr>
<tr>
<td>1.329</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[1][B]</td>
<td style=" font-weight:bold;">mytop/pwm_1/pwm_area_channels_3_ccr_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[1][B]</td>
<td>mytop/pwm_1/pwm_area_channels_3_ccr_11_s0/CLK</td>
</tr>
<tr>
<td>0.753</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C13[1][B]</td>
<td>mytop/pwm_1/pwm_area_channels_3_ccr_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 42.092%; tC2Q: 0.333, 57.908%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.610</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.364</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/pwm_1/ctrl_fsm_master_write_reg_temp_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/pwm_1/pwm_area_channels_1_ccr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[2][A]</td>
<td>mytop/pwm_1/ctrl_fsm_master_write_reg_temp_1_s0/CLK</td>
</tr>
<tr>
<td>1.087</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R8C9[2][A]</td>
<td style=" font-weight:bold;">mytop/pwm_1/ctrl_fsm_master_write_reg_temp_1_s0/Q</td>
</tr>
<tr>
<td>1.364</td>
<td>0.277</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][B]</td>
<td style=" font-weight:bold;">mytop/pwm_1/pwm_area_channels_1_ccr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][B]</td>
<td>mytop/pwm_1/pwm_area_channels_1_ccr_1_s0/CLK</td>
</tr>
<tr>
<td>0.753</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C11[1][B]</td>
<td>mytop/pwm_1/pwm_area_channels_1_ccr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.277, 45.399%; tC2Q: 0.333, 54.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/i2c_apb/i2cCtrl/tsuData_counter_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/i2c_apb/i2cCtrl/tsuData_counter_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>mytop/i2c_apb/i2cCtrl/tsuData_counter_5_s1/CLK</td>
</tr>
<tr>
<td>1.087</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C3[0][A]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/i2cCtrl/tsuData_counter_5_s1/Q</td>
</tr>
<tr>
<td>1.089</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>mytop/i2c_apb/i2cCtrl/n197_s0/I2</td>
</tr>
<tr>
<td>1.461</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td style=" background: #97FFFF;">mytop/i2c_apb/i2cCtrl/n197_s0/F</td>
</tr>
<tr>
<td>1.461</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/i2cCtrl/tsuData_counter_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>mytop/i2c_apb/i2cCtrl/tsuData_counter_5_s1/CLK</td>
</tr>
<tr>
<td>0.753</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>mytop/i2c_apb/i2cCtrl/tsuData_counter_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/i2c_apb/i2cCtrl/timeout_counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/i2c_apb/i2cCtrl/timeout_counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[1][A]</td>
<td>mytop/i2c_apb/i2cCtrl/timeout_counter_3_s0/CLK</td>
</tr>
<tr>
<td>1.087</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C2[1][A]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/i2cCtrl/timeout_counter_3_s0/Q</td>
</tr>
<tr>
<td>1.089</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[1][A]</td>
<td>mytop/i2c_apb/i2cCtrl/n251_s0/I2</td>
</tr>
<tr>
<td>1.461</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C2[1][A]</td>
<td style=" background: #97FFFF;">mytop/i2c_apb/i2cCtrl/n251_s0/F</td>
</tr>
<tr>
<td>1.461</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C2[1][A]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/i2cCtrl/timeout_counter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[1][A]</td>
<td>mytop/i2c_apb/i2cCtrl/timeout_counter_3_s0/CLK</td>
</tr>
<tr>
<td>0.753</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C2[1][A]</td>
<td>mytop/i2c_apb/i2cCtrl/timeout_counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/i2c_apb/i2cCtrl/timeout_counter_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/i2c_apb/i2cCtrl/timeout_counter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>mytop/i2c_apb/i2cCtrl/timeout_counter_9_s0/CLK</td>
</tr>
<tr>
<td>1.087</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/i2cCtrl/timeout_counter_9_s0/Q</td>
</tr>
<tr>
<td>1.089</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>mytop/i2c_apb/i2cCtrl/n245_s0/I2</td>
</tr>
<tr>
<td>1.461</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td style=" background: #97FFFF;">mytop/i2c_apb/i2cCtrl/n245_s0/F</td>
</tr>
<tr>
<td>1.461</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/i2cCtrl/timeout_counter_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>mytop/i2c_apb/i2cCtrl/timeout_counter_9_s0/CLK</td>
</tr>
<tr>
<td>0.753</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>mytop/i2c_apb/i2cCtrl/timeout_counter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/i2c_apb/i2cCtrl/timeout_counter_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/i2c_apb/i2cCtrl/timeout_counter_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td>mytop/i2c_apb/i2cCtrl/timeout_counter_19_s0/CLK</td>
</tr>
<tr>
<td>1.087</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R4C5[1][A]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/i2cCtrl/timeout_counter_19_s0/Q</td>
</tr>
<tr>
<td>1.089</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td>mytop/i2c_apb/i2cCtrl/n235_s0/I2</td>
</tr>
<tr>
<td>1.461</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td style=" background: #97FFFF;">mytop/i2c_apb/i2cCtrl/n235_s0/F</td>
</tr>
<tr>
<td>1.461</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/i2cCtrl/timeout_counter_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td>mytop/i2c_apb/i2cCtrl/timeout_counter_19_s0/CLK</td>
</tr>
<tr>
<td>0.753</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C5[1][A]</td>
<td>mytop/i2c_apb/i2cCtrl/timeout_counter_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/i2c_apb/i2cCtrl/filter_timer_counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/i2c_apb/i2cCtrl/filter_timer_counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[1][A]</td>
<td>mytop/i2c_apb/i2cCtrl/filter_timer_counter_3_s0/CLK</td>
</tr>
<tr>
<td>1.087</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C2[1][A]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/i2cCtrl/filter_timer_counter_3_s0/Q</td>
</tr>
<tr>
<td>1.089</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[1][A]</td>
<td>mytop/i2c_apb/i2cCtrl/n178_s0/I2</td>
</tr>
<tr>
<td>1.461</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C2[1][A]</td>
<td style=" background: #97FFFF;">mytop/i2c_apb/i2cCtrl/n178_s0/F</td>
</tr>
<tr>
<td>1.461</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[1][A]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/i2cCtrl/filter_timer_counter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[1][A]</td>
<td>mytop/i2c_apb/i2cCtrl/filter_timer_counter_3_s0/CLK</td>
</tr>
<tr>
<td>0.753</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C2[1][A]</td>
<td>mytop/i2c_apb/i2cCtrl/filter_timer_counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/i2c_apb/i2cCtrl/filter_timer_counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/i2c_apb/i2cCtrl/filter_timer_counter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>mytop/i2c_apb/i2cCtrl/filter_timer_counter_5_s0/CLK</td>
</tr>
<tr>
<td>1.087</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/i2cCtrl/filter_timer_counter_5_s0/Q</td>
</tr>
<tr>
<td>1.089</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>mytop/i2c_apb/i2cCtrl/n176_s0/I3</td>
</tr>
<tr>
<td>1.461</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td style=" background: #97FFFF;">mytop/i2c_apb/i2cCtrl/n176_s0/F</td>
</tr>
<tr>
<td>1.461</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/i2cCtrl/filter_timer_counter_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>mytop/i2c_apb/i2cCtrl/filter_timer_counter_5_s0/CLK</td>
</tr>
<tr>
<td>0.753</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>mytop/i2c_apb/i2cCtrl/filter_timer_counter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.462</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/i2c_apb/i2cCtrl/tsuData_counter_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/i2c_apb/i2cCtrl/tsuData_counter_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[1][A]</td>
<td>mytop/i2c_apb/i2cCtrl/tsuData_counter_1_s1/CLK</td>
</tr>
<tr>
<td>1.087</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R4C4[1][A]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/i2cCtrl/tsuData_counter_1_s1/Q</td>
</tr>
<tr>
<td>1.090</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[1][A]</td>
<td>mytop/i2c_apb/i2cCtrl/n201_s0/I1</td>
</tr>
<tr>
<td>1.462</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C4[1][A]</td>
<td style=" background: #97FFFF;">mytop/i2c_apb/i2cCtrl/n201_s0/F</td>
</tr>
<tr>
<td>1.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[1][A]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/i2cCtrl/tsuData_counter_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[1][A]</td>
<td>mytop/i2c_apb/i2cCtrl/tsuData_counter_1_s1/CLK</td>
</tr>
<tr>
<td>0.753</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C4[1][A]</td>
<td>mytop/i2c_apb/i2cCtrl/tsuData_counter_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.462</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/i2c_apb/i2cCtrl/timeout_counter_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/i2c_apb/i2cCtrl/timeout_counter_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[0][A]</td>
<td>mytop/i2c_apb/i2cCtrl/timeout_counter_17_s0/CLK</td>
</tr>
<tr>
<td>1.087</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C2[0][A]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/i2cCtrl/timeout_counter_17_s0/Q</td>
</tr>
<tr>
<td>1.090</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[0][A]</td>
<td>mytop/i2c_apb/i2cCtrl/n237_s0/I2</td>
</tr>
<tr>
<td>1.462</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C2[0][A]</td>
<td style=" background: #97FFFF;">mytop/i2c_apb/i2cCtrl/n237_s0/F</td>
</tr>
<tr>
<td>1.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C2[0][A]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/i2cCtrl/timeout_counter_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[0][A]</td>
<td>mytop/i2c_apb/i2cCtrl/timeout_counter_17_s0/CLK</td>
</tr>
<tr>
<td>0.753</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C2[0][A]</td>
<td>mytop/i2c_apb/i2cCtrl/timeout_counter_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.463</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/i2c_apb/i2cCtrl/timeout_counter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/i2c_apb/i2cCtrl/timeout_counter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td>mytop/i2c_apb/i2cCtrl/timeout_counter_8_s0/CLK</td>
</tr>
<tr>
<td>1.087</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R3C2[1][A]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/i2cCtrl/timeout_counter_8_s0/Q</td>
</tr>
<tr>
<td>1.091</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td>mytop/i2c_apb/i2cCtrl/n246_s0/I2</td>
</tr>
<tr>
<td>1.463</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td style=" background: #97FFFF;">mytop/i2c_apb/i2cCtrl/n246_s0/F</td>
</tr>
<tr>
<td>1.463</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/i2cCtrl/timeout_counter_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td>mytop/i2c_apb/i2cCtrl/timeout_counter_8_s0/CLK</td>
</tr>
<tr>
<td>0.753</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C2[1][A]</td>
<td>mytop/i2c_apb/i2cCtrl/timeout_counter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.463</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/pwm_1/_zz_pwm_area_channels_0_counter_map_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/pwm_1/_zz_pwm_area_channels_0_counter_map_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td>mytop/pwm_1/_zz_pwm_area_channels_0_counter_map_3_s0/CLK</td>
</tr>
<tr>
<td>1.087</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R5C17[1][A]</td>
<td style=" font-weight:bold;">mytop/pwm_1/_zz_pwm_area_channels_0_counter_map_3_s0/Q</td>
</tr>
<tr>
<td>1.091</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td>mytop/pwm_1/n1663_s3/I1</td>
</tr>
<tr>
<td>1.463</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/n1663_s3/F</td>
</tr>
<tr>
<td>1.463</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td style=" font-weight:bold;">mytop/pwm_1/_zz_pwm_area_channels_0_counter_map_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td>mytop/pwm_1/_zz_pwm_area_channels_0_counter_map_3_s0/CLK</td>
</tr>
<tr>
<td>0.753</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C17[1][A]</td>
<td>mytop/pwm_1/_zz_pwm_area_channels_0_counter_map_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.465</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/pwm_1/ctrl_fsm_master_write_write_state_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/pwm_1/ctrl_fsm_master_write_write_state_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>mytop/pwm_1/ctrl_fsm_master_write_write_state_0_s1/CLK</td>
</tr>
<tr>
<td>1.087</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R9C9[0][A]</td>
<td style=" font-weight:bold;">mytop/pwm_1/ctrl_fsm_master_write_write_state_0_s1/Q</td>
</tr>
<tr>
<td>1.093</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>mytop/pwm_1/n2715_s3/I3</td>
</tr>
<tr>
<td>1.465</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/n2715_s3/F</td>
</tr>
<tr>
<td>1.465</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td style=" font-weight:bold;">mytop/pwm_1/ctrl_fsm_master_write_write_state_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>mytop/pwm_1/ctrl_fsm_master_write_write_state_0_s1/CLK</td>
</tr>
<tr>
<td>0.753</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>mytop/pwm_1/ctrl_fsm_master_write_write_state_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.465</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/pwm_1/ctrl_fsm_idle_state_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/pwm_1/ctrl_fsm_idle_state_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C8[0][A]</td>
<td>mytop/pwm_1/ctrl_fsm_idle_state_2_s1/CLK</td>
</tr>
<tr>
<td>1.087</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R10C8[0][A]</td>
<td style=" font-weight:bold;">mytop/pwm_1/ctrl_fsm_idle_state_2_s1/Q</td>
</tr>
<tr>
<td>1.093</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C8[0][A]</td>
<td>mytop/pwm_1/n2707_s10/I1</td>
</tr>
<tr>
<td>1.465</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C8[0][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/n2707_s10/F</td>
</tr>
<tr>
<td>1.465</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C8[0][A]</td>
<td style=" font-weight:bold;">mytop/pwm_1/ctrl_fsm_idle_state_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C8[0][A]</td>
<td>mytop/pwm_1/ctrl_fsm_idle_state_2_s1/CLK</td>
</tr>
<tr>
<td>0.753</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C8[0][A]</td>
<td>mytop/pwm_1/ctrl_fsm_idle_state_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.465</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/pwm_1/int_ctrl_int_ctrl_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/pwm_1/int_ctrl_int_ctrl_state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td>mytop/pwm_1/int_ctrl_int_ctrl_state_1_s0/CLK</td>
</tr>
<tr>
<td>1.087</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R8C6[1][A]</td>
<td style=" font-weight:bold;">mytop/pwm_1/int_ctrl_int_ctrl_state_1_s0/Q</td>
</tr>
<tr>
<td>1.093</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td>mytop/pwm_1/n1760_s4/I3</td>
</tr>
<tr>
<td>1.465</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/n1760_s4/F</td>
</tr>
<tr>
<td>1.465</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td style=" font-weight:bold;">mytop/pwm_1/int_ctrl_int_ctrl_state_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td>mytop/pwm_1/int_ctrl_int_ctrl_state_1_s0/CLK</td>
</tr>
<tr>
<td>0.753</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C6[1][A]</td>
<td>mytop/pwm_1/int_ctrl_int_ctrl_state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.466</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/pwm_1/init_state_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/pwm_1/init_state_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td>mytop/pwm_1/init_state_0_s4/CLK</td>
</tr>
<tr>
<td>1.087</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R7C7[1][A]</td>
<td style=" font-weight:bold;">mytop/pwm_1/init_state_0_s4/Q</td>
</tr>
<tr>
<td>1.094</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td>mytop/pwm_1/n1777_s11/I0</td>
</tr>
<tr>
<td>1.466</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/n1777_s11/F</td>
</tr>
<tr>
<td>1.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td style=" font-weight:bold;">mytop/pwm_1/init_state_0_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td>mytop/pwm_1/init_state_0_s4/CLK</td>
</tr>
<tr>
<td>0.753</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C7[1][A]</td>
<td>mytop/pwm_1/init_state_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.466</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/pwm_1/_zz_pwm_area_channels_0_counter_map_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/pwm_1/_zz_pwm_area_channels_0_counter_map_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[1][A]</td>
<td>mytop/pwm_1/_zz_pwm_area_channels_0_counter_map_7_s0/CLK</td>
</tr>
<tr>
<td>1.087</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R7C19[1][A]</td>
<td style=" font-weight:bold;">mytop/pwm_1/_zz_pwm_area_channels_0_counter_map_7_s0/Q</td>
</tr>
<tr>
<td>1.094</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[1][A]</td>
<td>mytop/pwm_1/n1659_s3/I0</td>
</tr>
<tr>
<td>1.466</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C19[1][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/n1659_s3/F</td>
</tr>
<tr>
<td>1.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[1][A]</td>
<td style=" font-weight:bold;">mytop/pwm_1/_zz_pwm_area_channels_0_counter_map_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[1][A]</td>
<td>mytop/pwm_1/_zz_pwm_area_channels_0_counter_map_7_s0/CLK</td>
</tr>
<tr>
<td>0.753</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C19[1][A]</td>
<td>mytop/pwm_1/_zz_pwm_area_channels_0_counter_map_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.466</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/pwm_1/sub_pwms_0_counter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/pwm_1/sub_pwms_0_counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[0][A]</td>
<td>mytop/pwm_1/sub_pwms_0_counter_7_s0/CLK</td>
</tr>
<tr>
<td>1.087</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R7C19[0][A]</td>
<td style=" font-weight:bold;">mytop/pwm_1/sub_pwms_0_counter_7_s0/Q</td>
</tr>
<tr>
<td>1.094</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[0][A]</td>
<td>mytop/pwm_1/n1626_s3/I0</td>
</tr>
<tr>
<td>1.466</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C19[0][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/n1626_s3/F</td>
</tr>
<tr>
<td>1.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[0][A]</td>
<td style=" font-weight:bold;">mytop/pwm_1/sub_pwms_0_counter_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[0][A]</td>
<td>mytop/pwm_1/sub_pwms_0_counter_7_s0/CLK</td>
</tr>
<tr>
<td>0.753</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C19[0][A]</td>
<td>mytop/pwm_1/sub_pwms_0_counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.466</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/pwm_1/sub_pwms_0_counter_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/pwm_1/sub_pwms_0_counter_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>mytop/pwm_1/sub_pwms_0_counter_11_s0/CLK</td>
</tr>
<tr>
<td>1.087</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R3C15[0][A]</td>
<td style=" font-weight:bold;">mytop/pwm_1/sub_pwms_0_counter_11_s0/Q</td>
</tr>
<tr>
<td>1.094</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>mytop/pwm_1/n1622_s3/I0</td>
</tr>
<tr>
<td>1.466</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/n1622_s3/F</td>
</tr>
<tr>
<td>1.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td style=" font-weight:bold;">mytop/pwm_1/sub_pwms_0_counter_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>mytop/pwm_1/sub_pwms_0_counter_11_s0/CLK</td>
</tr>
<tr>
<td>0.753</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>mytop/pwm_1/sub_pwms_0_counter_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.467</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/pwm_1/init_state_1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/pwm_1/init_state_1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>mytop/pwm_1/init_state_1_s4/CLK</td>
</tr>
<tr>
<td>1.087</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R2C5[0][A]</td>
<td style=" font-weight:bold;">mytop/pwm_1/init_state_1_s4/Q</td>
</tr>
<tr>
<td>1.095</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>mytop/pwm_1/n1776_s13/I0</td>
</tr>
<tr>
<td>1.467</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/n1776_s13/F</td>
</tr>
<tr>
<td>1.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td style=" font-weight:bold;">mytop/pwm_1/init_state_1_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>mytop/pwm_1/init_state_1_s4/CLK</td>
</tr>
<tr>
<td>0.753</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>mytop/pwm_1/init_state_1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.130%; route: 0.008, 1.158%; tC2Q: 0.333, 46.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.467</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/pwm_1/apb_operate_area_operating_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/pwm_1/apb_operate_area_operating_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td>mytop/pwm_1/apb_operate_area_operating_s1/CLK</td>
</tr>
<tr>
<td>1.087</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R5C8[1][A]</td>
<td style=" font-weight:bold;">mytop/pwm_1/apb_operate_area_operating_s1/Q</td>
</tr>
<tr>
<td>1.095</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td>mytop/pwm_1/n1716_s2/I0</td>
</tr>
<tr>
<td>1.467</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/n1716_s2/F</td>
</tr>
<tr>
<td>1.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td style=" font-weight:bold;">mytop/pwm_1/apb_operate_area_operating_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>538</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td>mytop/pwm_1/apb_operate_area_operating_s1/CLK</td>
</tr>
<tr>
<td>0.753</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C8[1][A]</td>
<td>mytop/pwm_1/apb_operate_area_operating_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.130%; route: 0.008, 1.158%; tC2Q: 0.333, 46.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>10.943</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>12.193</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mytop/pwm_1/config_reg_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>13.560</td>
<td>1.060</td>
<td>tNET</td>
<td>FF</td>
<td>mytop/pwm_1/config_reg_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>25.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>mytop/pwm_1/config_reg_14_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>10.943</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>12.193</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mytop/pwm_1/config_reg_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>13.560</td>
<td>1.060</td>
<td>tNET</td>
<td>FF</td>
<td>mytop/pwm_1/config_reg_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>25.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>mytop/pwm_1/config_reg_12_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>10.943</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>12.193</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mytop/pwm_1/config_reg_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>13.560</td>
<td>1.060</td>
<td>tNET</td>
<td>FF</td>
<td>mytop/pwm_1/config_reg_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>25.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>mytop/pwm_1/config_reg_8_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>10.943</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>12.193</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mytop/pwm_1/config_reg_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>13.560</td>
<td>1.060</td>
<td>tNET</td>
<td>FF</td>
<td>mytop/pwm_1/config_reg_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>25.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>mytop/pwm_1/config_reg_0_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>10.943</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>12.193</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mytop/pwm_1/sub_pwms_0_counter_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>13.560</td>
<td>1.060</td>
<td>tNET</td>
<td>FF</td>
<td>mytop/pwm_1/sub_pwms_0_counter_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>25.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>mytop/pwm_1/sub_pwms_0_counter_15_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>10.943</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>12.193</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mytop/pwm_1/_zz_pwm_area_channels_0_counter_map_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>13.560</td>
<td>1.060</td>
<td>tNET</td>
<td>FF</td>
<td>mytop/pwm_1/_zz_pwm_area_channels_0_counter_map_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>25.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>mytop/pwm_1/_zz_pwm_area_channels_0_counter_map_14_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>10.943</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>12.193</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mytop/pwm_1/pwm_area_channels_1_ccr_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>13.560</td>
<td>1.060</td>
<td>tNET</td>
<td>FF</td>
<td>mytop/pwm_1/pwm_area_channels_1_ccr_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>25.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>mytop/pwm_1/pwm_area_channels_1_ccr_3_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>10.943</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>12.193</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mytop/pwm_1/pwm_area_timeout_area_cnt_max_1_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>13.560</td>
<td>1.060</td>
<td>tNET</td>
<td>FF</td>
<td>mytop/pwm_1/pwm_area_timeout_area_cnt_max_1_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>25.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>mytop/pwm_1/pwm_area_timeout_area_cnt_max_1_3_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>10.943</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>12.193</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mytop/i2c_apb/i2cCtrl/timeout_counter_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>13.560</td>
<td>1.060</td>
<td>tNET</td>
<td>FF</td>
<td>mytop/i2c_apb/i2cCtrl/timeout_counter_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>25.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>mytop/i2c_apb/i2cCtrl/timeout_counter_11_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>10.943</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>12.193</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mytop/i2c_apb/i2cCtrl/timeout_counter_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>13.560</td>
<td>1.060</td>
<td>tNET</td>
<td>FF</td>
<td>mytop/i2c_apb/i2cCtrl/timeout_counter_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>25.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>mytop/i2c_apb/i2cCtrl/timeout_counter_12_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>538</td>
<td>clk_osc</td>
<td>2.743</td>
<td>1.060</td>
</tr>
<tr>
<td>38</td>
<td>sub_pwms_0_period_15_7</td>
<td>4.798</td>
<td>2.506</td>
</tr>
<tr>
<td>38</td>
<td>pwm_area_channels_3_ccr_15_8</td>
<td>5.192</td>
<td>2.461</td>
</tr>
<tr>
<td>37</td>
<td>pwm_area_channels_0_ccr_15_8</td>
<td>5.131</td>
<td>1.986</td>
</tr>
<tr>
<td>35</td>
<td>pwm_area_channels_1_ccr_15_7</td>
<td>3.563</td>
<td>2.955</td>
</tr>
<tr>
<td>33</td>
<td>sub_pwms_0_period_15_8</td>
<td>6.773</td>
<td>2.455</td>
</tr>
<tr>
<td>33</td>
<td>when_StateMachine_l230_3</td>
<td>11.701</td>
<td>1.990</td>
</tr>
<tr>
<td>31</td>
<td>when_MyTopLevel_l167</td>
<td>20.642</td>
<td>1.966</td>
</tr>
<tr>
<td>26</td>
<td>config_reg_14_9</td>
<td>5.086</td>
<td>3.264</td>
</tr>
<tr>
<td>23</td>
<td>ctrl_reg_choose_addr[5]</td>
<td>2.743</td>
<td>2.455</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C6</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C17</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C18</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C19</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C15</td>
<td>100.00%</td>
</tr>
<tr>
<td>R10C12</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C16</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C19</td>
<td>100.00%</td>
</tr>
<tr>
<td>R8C15</td>
<td>100.00%</td>
</tr>
<tr>
<td>R8C16</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
