Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Downloads/Sequence_Detector/SD_Tb_isim_beh.exe -prj C:/Downloads/Sequence_Detector/SD_Tb_beh.prj work.SD_Tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Downloads/Sequence_Detector/Nor1.v" into library work
Analyzing Verilog file "C:/Downloads/Sequence_Detector/And1.v" into library work
Analyzing Verilog file "C:/Downloads/Sequence_Detector/ORI.v" into library work
Analyzing Verilog file "C:/Downloads/Sequence_Detector/OR.v" into library work
Analyzing Verilog file "C:/Downloads/Sequence_Detector/DFF.v" into library work
Analyzing Verilog file "C:/Downloads/Sequence_Detector/ANDI.v" into library work
Analyzing Verilog file "C:/Downloads/Sequence_Detector/AND.v" into library work
Analyzing Verilog file "C:/Downloads/Sequence_Detector/SD.v" into library work
Analyzing Verilog file "C:/Downloads/Sequence_Detector/SD_Tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module AND
Compiling module ANDI
Compiling module OR
Compiling module And1
Compiling module Nor1
Compiling module DFF
Compiling module ORI
Compiling module SD
Compiling module SD_Tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 10 Verilog Units
Built simulation executable C:/Downloads/Sequence_Detector/SD_Tb_isim_beh.exe
Fuse Memory Usage: 28504 KB
Fuse CPU Usage: 624 ms
