$date
	Sat Aug 08 18:16:51 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module POS1 $end
$var wire 1 ! M1 $end
$var wire 1 " M3 $end
$var wire 1 # M6 $end
$var wire 1 $ notA $end
$var wire 1 % notB $end
$var wire 1 & notC $end
$var wire 1 ' out $end
$var reg 1 ( a $end
$var reg 1 ) b $end
$var reg 1 * c $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
0)
0(
1'
1&
1%
1$
1#
1"
1!
$end
#1
0'
0!
0&
1*
#2
1'
1&
1!
0%
0*
1)
#3
0'
0"
0&
1*
#4
1'
1&
1%
1"
0$
0*
0)
1(
#5
0&
1*
#6
0'
0#
1&
0%
0*
1)
#7
1'
1#
0&
1*
#8
