v++ -c -k  aes128CbcDec -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes128CbcDec.cpp -o aes128CbcDec.xo -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --log_dir log --report_dir report
v++ -c -k  aes128CbcEnc -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes128CbcEnc.cpp -o aes128CbcEnc.xo -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/report/aes128CbcDec
	Log files: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/log/aes128CbcDec
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/report/aes128CbcEnc
	Log files: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/log/aes128CbcEnc
Running Dispatch Server on port:45547
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/aes128CbcDec.xo.compile_summary, at Wed Jan  4 02:49:44 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Jan  4 02:49:44 2023
Running Dispatch Server on port:35993
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/aes128CbcEnc.xo.compile_summary, at Wed Jan  4 02:49:45 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Jan  4 02:49:45 2023
Running Rule Check Server on port:46489
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/report/aes128CbcDec/v++_compile_aes128CbcDec_guidance.html', at Wed Jan  4 02:49:47 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
Running Rule Check Server on port:43749
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/report/aes128CbcEnc/v++_compile_aes128CbcEnc_guidance.html', at Wed Jan  4 02:49:48 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-242] Creating kernel: 'aes128CbcDec'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-242] Creating kernel: 'aes128CbcEnc'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: aes128CbcEnc Log file: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/aes128CbcEnc/aes128CbcEnc/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_451_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_451_1'
INFO: [v++ 204-61] Pipelining function 'process'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 20, function 'process'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_41_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_41_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_45_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_45_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_49_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'VITIS_LOOP_49_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_53_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_53_5'
INFO: [v++ 204-61] Pipelining loop 'encryption_cbc_loop'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 19, Depth = 22, loop 'encryption_cbc_loop'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_34_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_34_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_41_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_41_3'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 352.24 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/report/aes128CbcEnc/system_estimate_aes128CbcEnc.xtxt
INFO: [v++ 60-586] Created aes128CbcEnc.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/aes128CbcEnc.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 4m 5s
INFO: [v++ 60-1653] Closing dispatch client.

===>The following messages were generated while  performing high-level synthesis for kernel: aes128CbcDec Log file: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/aes128CbcDec/aes128CbcDec/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_817_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_817_1'
INFO: [v++ 204-61] Pipelining function 'process'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 20, function 'process'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_41_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_41_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_45_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_45_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_49_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'VITIS_LOOP_49_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_53_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_53_5'
INFO: [v++ 204-61] Pipelining loop 'decryption_cbc_loop'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 22, loop 'decryption_cbc_loop'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_34_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_34_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_41_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_41_3'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 411.00 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/report/aes128CbcDec/system_estimate_aes128CbcDec.xtxt
INFO: [v++ 60-586] Created aes128CbcDec.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/aes128CbcDec.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 4m 42s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l aes128CbcDec.xo aes128CbcEnc.xo -o aes128Cbc.xclbin -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/reports/link
	Log files: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/logs/link
Running Dispatch Server on port:35387
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/aes128Cbc.xclbin.link_summary, at Wed Jan  4 02:54:30 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Jan  4 02:54:30 2023
Running Rule Check Server on port:45695
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/reports/link/v++_link_aes128Cbc_guidance.html', at Wed Jan  4 02:54:34 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [02:54:39] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/aes128CbcDec.xo --xo /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/aes128CbcEnc.xo --config /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --target hw --output_dir /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/int --temp_dir /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Wed Jan  4 02:54:44 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/aes128CbcDec.xo
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/aes128CbcEnc.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [02:54:45] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/sys_link/hw.hpfm -clkid 0 -ip /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/sys_link/iprepo/xilinx_com_hls_aes128CbcDec_1_0,aes128CbcDec -ip /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/sys_link/iprepo/xilinx_com_hls_aes128CbcEnc_1_0,aes128CbcEnc -o /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [02:54:57] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1684.055 ; gain = 0.000 ; free physical = 126068 ; free virtual = 219678
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [02:54:57] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen  -nk aes128CbcDec:1:aes128CbcDec_1 -nk aes128CbcEnc:1:aes128CbcEnc_1 -dmclkid 0 -r /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: aes128CbcDec, num: 1  {aes128CbcDec_1}
INFO: [CFGEN 83-0]   kernel: aes128CbcEnc, num: 1  {aes128CbcEnc_1}
v++ -l aes128CbcDec.xo aes128CbcEnc.xo -o aes128Cbc.xclbin -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/reports/link
	Log files: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/logs/link
Running Dispatch Server on port:40415
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/aes128Cbc.xclbin.link_summary, at Wed Jan  4 02:57:22 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Jan  4 02:57:22 2023
Running Rule Check Server on port:38135
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/reports/link/v++_link_aes128Cbc_guidance.html', at Wed Jan  4 02:57:26 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [02:57:31] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/aes128CbcDec.xo --xo /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/aes128CbcEnc.xo --config /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --target hw --output_dir /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/int --temp_dir /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Wed Jan  4 02:57:36 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/aes128CbcDec.xo
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/aes128CbcEnc.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [02:57:37] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/sys_link/hw.hpfm -clkid 0 -ip /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/sys_link/iprepo/xilinx_com_hls_aes128CbcDec_1_0,aes128CbcDec -ip /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/sys_link/iprepo/xilinx_com_hls_aes128CbcEnc_1_0,aes128CbcEnc -o /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [02:57:52] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1684.055 ; gain = 0.000 ; free physical = 125339 ; free virtual = 219335
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [02:57:52] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen  -nk aes128CbcDec:1:aes128CbcDec_1 -nk aes128CbcEnc:1:aes128CbcEnc_1 -dmclkid 0 -r /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: aes128CbcDec, num: 1  {aes128CbcDec_1}
INFO: [CFGEN 83-0]   kernel: aes128CbcEnc, num: 1  {aes128CbcEnc_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcDec_1.cipherTextBuffer to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcDec_1.cipherKey to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcDec_1.initVec to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcDec_1.plainTextBuffer to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcEnc_1.plainTextBuffer to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcEnc_1.cipherKey to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcEnc_1.initVec to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcEnc_1.cipherTextBuffer to HBM[0]
INFO: [SYSTEM_LINK 82-37] [02:58:01] cfgen finished successfully
Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1684.055 ; gain = 0.000 ; free physical = 124055 ; free virtual = 218064
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [02:58:01] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/sys_link --output_dir /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [02:58:08] cf2bd finished successfully
Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1684.055 ; gain = 0.000 ; free physical = 124766 ; free virtual = 218781
INFO: [v++ 60-1441] [02:58:08] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:40 ; elapsed = 00:00:36 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 124806 ; free virtual = 218817
INFO: [v++ 60-1443] [02:58:08] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/run_link
INFO: [v++ 60-1441] [02:58:15] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 123677 ; free virtual = 217693
INFO: [v++ 60-1443] [02:58:15] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/run_link
INFO: [v++ 60-1441] [02:58:19] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 123919 ; free virtual = 217952
INFO: [v++ 60-1443] [02:58:19] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm -g --remote_ip_cache /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/.ipcache --output_dir /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/int --log_dir /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/logs/link --report_dir /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/reports/link --config /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link --no-info --iprepo /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/int/xo/ip_repo/xilinx_com_hls_aes128CbcEnc_1_0 --iprepo /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/int/xo/ip_repo/xilinx_com_hls_aes128CbcDec_1_0 --messageDb /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/run_link/vpl.pb /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/int/kernel_info.dat'.
INFO: [VPL 74-74] Compiler Version string: 2020.2
INFO: [VPL 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[02:58:51] Run vpl: Step create_project: Started
Creating Vivado project.
[02:59:00] Run vpl: Step create_project: Completed
[02:59:00] Run vpl: Step create_bd: Started
[03:00:16] Run vpl: Step create_bd: RUNNING...
[03:00:48] Run vpl: Step create_bd: Completed
[03:00:48] Run vpl: Step update_bd: Started
[03:00:49] Run vpl: Step update_bd: Completed
[03:00:49] Run vpl: Step generate_target: Started
[03:02:05] Run vpl: Step generate_target: RUNNING...
[03:02:46] Run vpl: Step generate_target: Completed
[03:02:46] Run vpl: Step config_hw_runs: Started
[03:02:51] Run vpl: Step config_hw_runs: Completed
[03:02:51] Run vpl: Step synth: Started
[03:03:22] Block-level synthesis in progress, 0 of 9 jobs complete, 5 jobs running.
[03:03:53] Block-level synthesis in progress, 0 of 9 jobs complete, 6 jobs running.
[03:04:24] Block-level synthesis in progress, 0 of 9 jobs complete, 6 jobs running.
[03:04:54] Block-level synthesis in progress, 0 of 9 jobs complete, 6 jobs running.
[03:05:24] Block-level synthesis in progress, 0 of 9 jobs complete, 6 jobs running.
[03:05:55] Block-level synthesis in progress, 2 of 9 jobs complete, 4 jobs running.
[03:06:25] Block-level synthesis in progress, 3 of 9 jobs complete, 4 jobs running.
[03:06:55] Block-level synthesis in progress, 5 of 9 jobs complete, 3 jobs running.
[03:07:26] Block-level synthesis in progress, 5 of 9 jobs complete, 3 jobs running.
[03:07:56] Block-level synthesis in progress, 5 of 9 jobs complete, 3 jobs running.
[03:08:26] Block-level synthesis in progress, 6 of 9 jobs complete, 2 jobs running.
[03:08:56] Block-level synthesis in progress, 6 of 9 jobs complete, 3 jobs running.
[03:09:27] Block-level synthesis in progress, 6 of 9 jobs complete, 3 jobs running.
[03:09:57] Block-level synthesis in progress, 6 of 9 jobs complete, 3 jobs running.
[03:10:27] Block-level synthesis in progress, 6 of 9 jobs complete, 3 jobs running.
[03:10:58] Block-level synthesis in progress, 6 of 9 jobs complete, 3 jobs running.
[03:11:28] Block-level synthesis in progress, 6 of 9 jobs complete, 3 jobs running.
[03:11:58] Block-level synthesis in progress, 6 of 9 jobs complete, 3 jobs running.
[03:12:29] Block-level synthesis in progress, 7 of 9 jobs complete, 2 jobs running.
[03:12:59] Block-level synthesis in progress, 7 of 9 jobs complete, 2 jobs running.
[03:13:30] Block-level synthesis in progress, 7 of 9 jobs complete, 2 jobs running.
[03:14:00] Block-level synthesis in progress, 7 of 9 jobs complete, 2 jobs running.
[03:14:30] Block-level synthesis in progress, 7 of 9 jobs complete, 2 jobs running.
[03:15:01] Block-level synthesis in progress, 7 of 9 jobs complete, 2 jobs running.
[03:15:31] Block-level synthesis in progress, 7 of 9 jobs complete, 2 jobs running.
[03:16:02] Block-level synthesis in progress, 7 of 9 jobs complete, 2 jobs running.
[03:16:32] Block-level synthesis in progress, 7 of 9 jobs complete, 2 jobs running.
[03:17:02] Block-level synthesis in progress, 7 of 9 jobs complete, 2 jobs running.
[03:17:33] Block-level synthesis in progress, 7 of 9 jobs complete, 2 jobs running.
[03:18:03] Block-level synthesis in progress, 7 of 9 jobs complete, 2 jobs running.
[03:18:33] Block-level synthesis in progress, 7 of 9 jobs complete, 2 jobs running.
[03:19:04] Block-level synthesis in progress, 7 of 9 jobs complete, 2 jobs running.
[03:19:34] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[03:20:05] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[03:20:35] Block-level synthesis in progress, 9 of 9 jobs complete, 0 jobs running.
[03:21:05] Top-level synthesis in progress.
[03:21:36] Top-level synthesis in progress.
[03:22:06] Top-level synthesis in progress.
[03:22:37] Top-level synthesis in progress.
[03:22:45] Run vpl: Step synth: Completed
[03:22:45] Run vpl: Step impl: Started
[03:37:28] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 39m 07s 

[03:37:28] Starting logic optimization..
[03:39:29] Phase 1 Retarget
[03:39:59] Phase 2 Constant propagation
[03:39:59] Phase 3 Sweep
[03:41:00] Phase 4 BUFG optimization
[03:41:00] Phase 5 Shift Register Optimization
[03:41:30] Phase 6 Post Processing Netlist
[03:45:03] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 07m 35s 

[03:45:03] Starting logic placement..
[03:45:34] Phase 1 Placer Initialization
[03:45:34] Phase 1.1 Placer Initialization Netlist Sorting
[03:51:07] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[03:52:38] Phase 1.3 Build Placer Netlist Model
[03:55:41] Phase 1.4 Constrain Clocks/Macros
[03:56:12] Phase 2 Global Placement
[03:56:12] Phase 2.1 Floorplanning
[03:57:12] Phase 2.1.1 Partition Driven Placement
[03:57:12] Phase 2.1.1.1 PBP: Partition Driven Placement
[03:58:13] Phase 2.1.1.2 PBP: Clock Region Placement
[04:01:47] Phase 2.1.1.3 PBP: Compute Congestion
[04:01:47] Phase 2.1.1.4 PBP: UpdateTiming
[04:02:17] Phase 2.1.1.5 PBP: Add part constraints
[04:02:17] Phase 2.2 Update Timing before SLR Path Opt
[04:02:48] Phase 2.3 Global Placement Core
[04:14:31] Phase 2.3.1 Physical Synthesis In Placer
[04:18:04] Phase 3 Detail Placement
[04:18:04] Phase 3.1 Commit Multi Column Macros
[04:18:04] Phase 3.2 Commit Most Macros & LUTRAMs
[04:19:36] Phase 3.3 Small Shape DP
[04:19:36] Phase 3.3.1 Small Shape Clustering
[04:21:07] Phase 3.3.2 Flow Legalize Slice Clusters
[04:21:07] Phase 3.3.3 Slice Area Swap
[04:23:40] Phase 3.4 Place Remaining
[04:23:40] Phase 3.5 Re-assign LUT pins
[04:24:10] Phase 3.6 Pipeline Register Optimization
[04:24:10] Phase 3.7 Fast Optimization
[04:25:11] Phase 4 Post Placement Optimization and Clean-Up
[04:25:11] Phase 4.1 Post Commit Optimization
[04:26:42] Phase 4.1.1 Post Placement Optimization
[04:26:42] Phase 4.1.1.1 BUFG Insertion
[04:26:42] Phase 1 Physical Synthesis Initialization
[04:27:43] Phase 4.1.1.2 BUFG Replication
[04:29:15] Phase 4.1.1.3 Replication
[04:30:16] Phase 4.2 Post Placement Cleanup
[04:30:16] Phase 4.3 Placer Reporting
[04:30:16] Phase 4.3.1 Print Estimated Congestion
[04:30:16] Phase 4.4 Final Placement Cleanup
[04:34:50] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 49m 46s 

[04:34:50] Starting logic routing..
[04:36:22] Phase 1 Build RT Design
[04:38:54] Phase 2 Router Initialization
[04:38:54] Phase 2.1 Fix Topology Constraints
[04:43:28] Phase 2.2 Pre Route Cleanup
[04:43:28] Phase 2.3 Global Clock Net Routing
[04:44:29] Phase 2.4 Update Timing
[04:47:32] Phase 2.5 Update Timing for Bus Skew
[04:47:32] Phase 2.5.1 Update Timing
[04:48:33] Phase 3 Initial Routing
[04:48:33] Phase 3.1 Global Routing
[04:50:04] Phase 4 Rip-up And Reroute
[04:50:04] Phase 4.1 Global Iteration 0
[04:58:11] Phase 4.2 Global Iteration 1
[05:00:12] Phase 4.3 Global Iteration 2
[05:01:13] Phase 5 Delay and Skew Optimization
[05:01:13] Phase 5.1 Delay CleanUp
[05:01:13] Phase 5.1.1 Update Timing
[05:02:14] Phase 5.2 Clock Skew Optimization
[05:02:44] Phase 6 Post Hold Fix
[05:02:44] Phase 6.1 Hold Fix Iter
[05:02:44] Phase 6.1.1 Update Timing
[05:03:45] Phase 7 Leaf Clock Prog Delay Opt
[05:04:46] Phase 8 Route finalize
[05:04:46] Phase 9 Verifying routed nets
[05:05:17] Phase 10 Depositing Routes
[05:05:47] Phase 11 Post Router Timing
[05:06:17] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 31m 27s 

[05:06:17] Starting bitstream generation..
[05:24:33] Creating bitmap...
[05:37:15] Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
[05:37:15] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 30m 57s 
[05:39:12] Run vpl: Step impl: Completed
[05:39:12] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [05:39:12] Run run_link: Step vpl: Completed
Time (s): cpu = 00:01:57 ; elapsed = 02:40:54 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 32094 ; free virtual = 138243
INFO: [v++ 60-1443] [05:39:12] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/run_link
INFO: [v++ 60-991] clock name 'clk_kernel2_in' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'clk_kernel_in' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'hbm_aclk' (clock ID '') is being mapped to clock name 'hbm_aclk' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: hbm_aclk = 450, Kernel (KERNEL) clock: clk_kernel2_in = 500, Kernel (DATA) clock: clk_kernel_in = 300
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/int/address_map.xml -sdsl /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/int/sdsl.dat -xclbin /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/int/xclbin_orig.xml -rtd /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/int/aes128Cbc.rtd -o /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/int/aes128Cbc.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/int/aes128Cbc.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [05:39:17] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 34842 ; free virtual = 140991
INFO: [v++ 60-1443] [05:39:17] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/int/aes128Cbc.rtd --append-section :JSON:/home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/int/aes128Cbc_xml.rtd --add-section BUILD_METADATA:JSON:/home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/int/aes128Cbc_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/int/aes128Cbc.xml --add-section SYSTEM_METADATA:RAW:/home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u50_gen3x16_xdma_201920_3 --output /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/aes128Cbc.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/run_link
XRT Build Version: 2.12.427 (2021.2)
       Build Date: 2021-10-08 22:06:50
          Hash ID: 2719b6027e185000fc49783171631db03fc0ef79
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 31711708 bytes
Format : RAW
File   : '/home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/int/aes128Cbc_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 3534 bytes
Format : JSON
File   : '/home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/int/aes128Cbc_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 7553 bytes
Format : RAW
File   : '/home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/int/aes128Cbc.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 17690 bytes
Format : RAW
File   : '/home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'PARTITION_METADATA'(20) was successfully appended to.
Format : JSON
File   : 'partition_metadata'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (31769709 bytes) to the output file: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/aes128Cbc.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [05:39:18] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.38 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 34850 ; free virtual = 141029
INFO: [v++ 60-1443] [05:39:18] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/aes128Cbc.xclbin.info --input /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/aes128Cbc.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/run_link
INFO: [v++ 60-1441] [05:39:19] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 35311 ; free virtual = 141491
INFO: [v++ 60-1443] [05:39:19] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/run_link
INFO: [v++ 60-1441] [05:39:19] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 35312 ; free virtual = 141492
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/reports/link/system_estimate_aes128Cbc.xtxt
INFO: [v++ 60-586] Created /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/aes128Cbc.ltx
INFO: [v++ 60-586] Created aes128Cbc.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/reports/link/v++_link_aes128Cbc_guidance.html
	Timing Report: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt
	Vivado Log: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/logs/link/vivado.log
	Steps Log File: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/aes128Cbc.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 2h 42m 7s
INFO: [v++ 60-1653] Closing dispatch client.
rm -rf _x .Xil log report *.log
