#Build: Fabric Compiler 2022.2-SP1-Lite, Build 132640, Aug 18 15:12 2023
#Install: E:\pango\PDS_2022.2-SP1-Lite\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22631
#Hostname: YLJ
Generated by Fabric Compiler (version 2022.2-SP1-Lite build 132640) at Sat Nov  9 21:01:10 2024
# pvf -action compile

pvf_reg_constant u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/lane_sync_1_ff 0

pvf_reg_constant u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/P_LANE_SYNC_1 0

pvf_reg_constant u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/lane_sync_en_1_ff 0

pvf_reg_constant u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/P_LANE_SYNC_EN_1 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/pcs_tx_dispctrl 0

pvf_reg_constant qsgmii_sfp0_lane1/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/pcs_tx_dispctrl 0

pvf_reg_constant qsgmii_u10_lane2/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/pcs_tx_dispctrl 0

pvf_reg_constant qsgmii_u2_lane3/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/pcs_tx_dispctrl 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/pcs_tx_dispctrl 0

pvf_reg_constant qsgmii_sfp0_lane1/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/pcs_tx_dispctrl 0

pvf_reg_constant qsgmii_u10_lane2/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/pcs_tx_dispctrl 0

pvf_reg_constant qsgmii_u2_lane3/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/pcs_tx_dispctrl 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/pcs_tx_dispctrl 0

pvf_reg_constant qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/pcs_tx_dispctrl 0

pvf_reg_constant qsgmii_u10_lane2/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/pcs_tx_dispctrl 0

pvf_reg_constant qsgmii_u2_lane3/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/pcs_tx_dispctrl 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/pcs_tx_dispctrl 0

pvf_reg_constant qsgmii_sfp0_lane1/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/pcs_tx_dispctrl 0

pvf_reg_constant qsgmii_u10_lane2/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/pcs_tx_dispctrl 0

pvf_reg_constant qsgmii_u2_lane3/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/pcs_tx_dispctrl 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/pcs_tx_dispsel 0

pvf_reg_constant qsgmii_sfp0_lane1/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/pcs_tx_dispsel 0

pvf_reg_constant qsgmii_u10_lane2/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/pcs_tx_dispsel 0

pvf_reg_constant qsgmii_u2_lane3/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/pcs_tx_dispsel 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/pcs_tx_dispsel 0

pvf_reg_constant qsgmii_sfp0_lane1/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/pcs_tx_dispsel 0

pvf_reg_constant qsgmii_u10_lane2/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/pcs_tx_dispsel 0

pvf_reg_constant qsgmii_u2_lane3/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/pcs_tx_dispsel 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/pcs_tx_dispsel 0

pvf_reg_constant qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/pcs_tx_dispsel 0

pvf_reg_constant qsgmii_u10_lane2/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/pcs_tx_dispsel 0

pvf_reg_constant qsgmii_u2_lane3/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/pcs_tx_dispsel 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/pcs_tx_dispsel 0

pvf_reg_constant qsgmii_sfp0_lane1/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/pcs_tx_dispsel 0

pvf_reg_constant qsgmii_u10_lane2/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/pcs_tx_dispsel 0

pvf_reg_constant qsgmii_u2_lane3/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/pcs_tx_dispsel 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant qsgmii_sfp0_lane1/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant qsgmii_u10_lane2/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant qsgmii_u2_lane3/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant qsgmii_sfp0_lane1/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant qsgmii_u10_lane2/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant qsgmii_u2_lane3/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant qsgmii_u10_lane2/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant qsgmii_u2_lane3/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant qsgmii_sfp0_lane1/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant qsgmii_u10_lane2/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant qsgmii_u2_lane3/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant qsgmii_sfp0_lane1/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant qsgmii_u10_lane2/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant qsgmii_u2_lane3/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant qsgmii_sfp0_lane1/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant qsgmii_u10_lane2/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant qsgmii_u2_lane3/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant qsgmii_u10_lane2/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant qsgmii_u2_lane3/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant qsgmii_sfp0_lane1/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant qsgmii_u10_lane2/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant qsgmii_u2_lane3/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant qsgmii_sfp0_lane1/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant qsgmii_u10_lane2/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant qsgmii_u2_lane3/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant qsgmii_sfp0_lane1/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant qsgmii_u10_lane2/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant qsgmii_u2_lane3/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant qsgmii_u10_lane2/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant qsgmii_u2_lane3/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant qsgmii_sfp0_lane1/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant qsgmii_u10_lane2/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant qsgmii_u2_lane3/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant qsgmii_sfp0_lane1/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant qsgmii_u10_lane2/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant qsgmii_u2_lane3/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant qsgmii_sfp0_lane1/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant qsgmii_u10_lane2/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant qsgmii_u2_lane3/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant qsgmii_u10_lane2/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant qsgmii_u2_lane3/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant qsgmii_sfp0_lane1/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant qsgmii_u10_lane2/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant qsgmii_u2_lane3/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant qsgmii_sfp0_lane1/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant qsgmii_u10_lane2/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant qsgmii_u2_lane3/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant qsgmii_sfp0_lane1/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant qsgmii_u10_lane2/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant qsgmii_u2_lane3/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant qsgmii_u10_lane2/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant qsgmii_u2_lane3/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant qsgmii_sfp0_lane1/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant qsgmii_u10_lane2/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant qsgmii_u2_lane3/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant qsgmii_sfp0_lane1/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant qsgmii_u10_lane2/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant qsgmii_u2_lane3/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant qsgmii_sfp0_lane1/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant qsgmii_u10_lane2/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant qsgmii_u2_lane3/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant qsgmii_u10_lane2/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant qsgmii_u2_lane3/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant qsgmii_sfp0_lane1/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant qsgmii_u10_lane2/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant qsgmii_u2_lane3/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[4] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[3] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[2] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[1] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[0] 0

pvf_reg_constant qsgmii_sfp0_lane1/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[4] 0

pvf_reg_constant qsgmii_sfp0_lane1/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[3] 0

pvf_reg_constant qsgmii_sfp0_lane1/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[2] 0

pvf_reg_constant qsgmii_sfp0_lane1/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[1] 0

pvf_reg_constant qsgmii_sfp0_lane1/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[0] 0

pvf_reg_constant qsgmii_u10_lane2/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[4] 0

pvf_reg_constant qsgmii_u10_lane2/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[3] 0

pvf_reg_constant qsgmii_u10_lane2/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[2] 0

pvf_reg_constant qsgmii_u10_lane2/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[1] 0

pvf_reg_constant qsgmii_u10_lane2/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[0] 0

pvf_reg_constant qsgmii_u2_lane3/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[4] 0

pvf_reg_constant qsgmii_u2_lane3/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[3] 0

pvf_reg_constant qsgmii_u2_lane3/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[2] 0

pvf_reg_constant qsgmii_u2_lane3/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[1] 0

pvf_reg_constant qsgmii_u2_lane3/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[4] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[3] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[2] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[1] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[0] 0

pvf_reg_constant qsgmii_sfp0_lane1/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[4] 0

pvf_reg_constant qsgmii_sfp0_lane1/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[3] 0

pvf_reg_constant qsgmii_sfp0_lane1/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[2] 0

pvf_reg_constant qsgmii_sfp0_lane1/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[1] 0

pvf_reg_constant qsgmii_sfp0_lane1/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[0] 0

pvf_reg_constant qsgmii_u10_lane2/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[4] 0

pvf_reg_constant qsgmii_u10_lane2/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[3] 0

pvf_reg_constant qsgmii_u10_lane2/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[2] 0

pvf_reg_constant qsgmii_u10_lane2/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[1] 0

pvf_reg_constant qsgmii_u10_lane2/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[0] 0

pvf_reg_constant qsgmii_u2_lane3/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[4] 0

pvf_reg_constant qsgmii_u2_lane3/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[3] 0

pvf_reg_constant qsgmii_u2_lane3/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[2] 0

pvf_reg_constant qsgmii_u2_lane3/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[1] 0

pvf_reg_constant qsgmii_u2_lane3/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[4] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[3] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[2] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[1] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[0] 0

pvf_reg_constant qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[4] 0

pvf_reg_constant qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[3] 0

pvf_reg_constant qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[2] 0

pvf_reg_constant qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[1] 0

pvf_reg_constant qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[0] 0

pvf_reg_constant qsgmii_u10_lane2/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[4] 0

pvf_reg_constant qsgmii_u10_lane2/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[3] 0

pvf_reg_constant qsgmii_u10_lane2/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[2] 0

pvf_reg_constant qsgmii_u10_lane2/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[1] 0

pvf_reg_constant qsgmii_u10_lane2/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[0] 0

pvf_reg_constant qsgmii_u2_lane3/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[4] 0

pvf_reg_constant qsgmii_u2_lane3/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[3] 0

pvf_reg_constant qsgmii_u2_lane3/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[2] 0

pvf_reg_constant qsgmii_u2_lane3/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[1] 0

pvf_reg_constant qsgmii_u2_lane3/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[4] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[3] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[2] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[1] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[0] 0

pvf_reg_constant qsgmii_sfp0_lane1/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[4] 0

pvf_reg_constant qsgmii_sfp0_lane1/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[3] 0

pvf_reg_constant qsgmii_sfp0_lane1/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[2] 0

pvf_reg_constant qsgmii_sfp0_lane1/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[1] 0

pvf_reg_constant qsgmii_sfp0_lane1/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[0] 0

pvf_reg_constant qsgmii_u10_lane2/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[4] 0

pvf_reg_constant qsgmii_u10_lane2/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[3] 0

pvf_reg_constant qsgmii_u10_lane2/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[2] 0

pvf_reg_constant qsgmii_u10_lane2/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[1] 0

pvf_reg_constant qsgmii_u10_lane2/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[0] 0

pvf_reg_constant qsgmii_u2_lane3/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[4] 0

pvf_reg_constant qsgmii_u2_lane3/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[3] 0

pvf_reg_constant qsgmii_u2_lane3/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[2] 0

pvf_reg_constant qsgmii_u2_lane3/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[1] 0

pvf_reg_constant qsgmii_u2_lane3/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[15] 0

pvf_reg_constant qsgmii_sfp0_lane1/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[15] 0

pvf_reg_constant qsgmii_u10_lane2/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[15] 0

pvf_reg_constant qsgmii_u2_lane3/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[15] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[15] 0

pvf_reg_constant qsgmii_sfp0_lane1/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[15] 0

pvf_reg_constant qsgmii_u10_lane2/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[15] 0

pvf_reg_constant qsgmii_u2_lane3/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[15] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[15] 0

pvf_reg_constant qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[15] 0

pvf_reg_constant qsgmii_u10_lane2/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[15] 0

pvf_reg_constant qsgmii_u2_lane3/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[15] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[15] 0

pvf_reg_constant qsgmii_sfp0_lane1/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[15] 0

pvf_reg_constant qsgmii_u10_lane2/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[15] 0

pvf_reg_constant qsgmii_u2_lane3/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[15] 0
