digraph "CFG for '_Z9ScaleDownPfS_iiii' function" {
	label="CFG for '_Z9ScaleDownPfS_iiii' function";

	Node0x4f1ccd0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%6:\l  %7 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %8 = add nuw nsw i32 %7, 30\l  %9 = add nuw nsw i32 %7, 60\l  %10 = add nuw nsw i32 %7, 90\l  %11 = add nuw nsw i32 %7, 120\l  %12 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %13 = mul i32 %12, 60\l  %14 = ashr exact i32 %13, 1\l  %15 = add nsw i32 %14, %7\l  %16 = load float, float addrspace(4)* getelementptr inbounds ([5 x float],\l... [5 x float] addrspace(4)* @d_ScaleDownKernel, i64 0, i64 0), align 16, !tbaa\l... !5\l  %17 = load float, float addrspace(4)* getelementptr inbounds ([5 x float],\l... [5 x float] addrspace(4)* @d_ScaleDownKernel, i64 0, i64 1), align 4, !tbaa !5\l  %18 = load float, float addrspace(4)* getelementptr inbounds ([5 x float],\l... [5 x float] addrspace(4)* @d_ScaleDownKernel, i64 0, i64 2), align 8, !tbaa !5\l  %19 = icmp ult i32 %7, 12\l  br i1 %19, label %20, label %35\l|{<s0>T|<s1>F}}"];
	Node0x4f1ccd0:s0 -> Node0x4f1ed70;
	Node0x4f1ccd0:s1 -> Node0x4f1edc0;
	Node0x4f1ed70 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%20:\l20:                                               \l  %21 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %22 = shl i32 %21, 3\l  %23 = add nsw i32 %22, %7\l  %24 = tail call i32 @llvm.smax.i32(i32 %23, i32 2)\l  %25 = add nsw i32 %24, -2\l  %26 = icmp slt i32 %25, %4\l  %27 = add nsw i32 %4, -1\l  %28 = select i1 %26, i32 %25, i32 %27\l  %29 = mul nsw i32 %28, %3\l  %30 = getelementptr inbounds [12 x i32], [12 x i32] addrspace(3)*\l... @_ZZ9ScaleDownPfS_iiiiE5yRead, i32 0, i32 %7\l  store i32 %29, i32 addrspace(3)* %30, align 4, !tbaa !9\l  %31 = add nsw i32 %23, -4\l  %32 = sdiv i32 %31, 2\l  %33 = mul nsw i32 %32, %5\l  %34 = getelementptr inbounds [12 x i32], [12 x i32] addrspace(3)*\l... @_ZZ9ScaleDownPfS_iiiiE6yWrite, i32 0, i32 %7\l  store i32 %33, i32 addrspace(3)* %34, align 4, !tbaa !9\l  br label %35\l}"];
	Node0x4f1ed70 -> Node0x4f1edc0;
	Node0x4f1edc0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%35:\l35:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %36 = add nsw i32 %13, %7\l  %37 = tail call i32 @llvm.smax.i32(i32 %36, i32 2)\l  %38 = add nsw i32 %37, -2\l  %39 = icmp slt i32 %38, %2\l  %40 = add nsw i32 %2, -1\l  %41 = select i1 %39, i32 %38, i32 %40\l  %42 = sdiv i32 %2, 2\l  %43 = sub nsw i32 %42, %14\l  %44 = tail call i32 @llvm.smin.i32(i32 %43, i32 30)\l  %45 = getelementptr inbounds [64 x float], [64 x float] addrspace(3)*\l... @_ZZ9ScaleDownPfS_iiiiE5inrow, i32 0, i32 %7\l  %46 = icmp slt i32 %7, %44\l  %47 = shl nuw nsw i32 %7, 1\l  %48 = getelementptr inbounds [64 x float], [64 x float] addrspace(3)*\l... @_ZZ9ScaleDownPfS_iiiiE5inrow, i32 0, i32 %47\l  %49 = add nuw nsw i32 %47, 4\l  %50 = getelementptr inbounds [64 x float], [64 x float] addrspace(3)*\l... @_ZZ9ScaleDownPfS_iiiiE5inrow, i32 0, i32 %49\l  %51 = add nuw nsw i32 %47, 1\l  %52 = getelementptr inbounds [64 x float], [64 x float] addrspace(3)*\l... @_ZZ9ScaleDownPfS_iiiiE5inrow, i32 0, i32 %51\l  %53 = add nuw nsw i32 %47, 3\l  %54 = getelementptr inbounds [64 x float], [64 x float] addrspace(3)*\l... @_ZZ9ScaleDownPfS_iiiiE5inrow, i32 0, i32 %53\l  %55 = add nuw nsw i32 %47, 2\l  %56 = getelementptr inbounds [64 x float], [64 x float] addrspace(3)*\l... @_ZZ9ScaleDownPfS_iiiiE5inrow, i32 0, i32 %55\l  %57 = getelementptr inbounds [150 x float], [150 x float] addrspace(3)*\l... @_ZZ9ScaleDownPfS_iiiiE4brow, i32 0, i32 %11\l  %58 = getelementptr inbounds [150 x float], [150 x float] addrspace(3)*\l... @_ZZ9ScaleDownPfS_iiiiE4brow, i32 0, i32 %9\l  %59 = getelementptr inbounds [150 x float], [150 x float] addrspace(3)*\l... @_ZZ9ScaleDownPfS_iiiiE4brow, i32 0, i32 %7\l  %60 = getelementptr inbounds [150 x float], [150 x float] addrspace(3)*\l... @_ZZ9ScaleDownPfS_iiiiE4brow, i32 0, i32 %8\l  %61 = getelementptr inbounds [150 x float], [150 x float] addrspace(3)*\l... @_ZZ9ScaleDownPfS_iiiiE4brow, i32 0, i32 %10\l  %62 = icmp ult i32 %7, 30\l  %63 = icmp slt i32 %15, %42\l  %64 = select i1 %62, i1 %63, i1 false\l  %65 = load i32, i32 addrspace(3)* getelementptr inbounds ([12 x i32], [12 x\l... i32] addrspace(3)* @_ZZ9ScaleDownPfS_iiiiE5yRead, i32 0, i32 0), align 16,\l... !tbaa !9\l  %66 = add nsw i32 %65, %41\l  %67 = sext i32 %66 to i64\l  %68 = getelementptr inbounds float, float addrspace(1)* %1, i64 %67\l  %69 = load float, float addrspace(1)* %68, align 4, !tbaa !5\l  store float %69, float addrspace(3)* %45, align 4, !tbaa !5\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %46, label %70, label %83\l|{<s0>T|<s1>F}}"];
	Node0x4f1edc0:s0 -> Node0x4f224e0;
	Node0x4f1edc0:s1 -> Node0x4f22530;
	Node0x4f224e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%70:\l70:                                               \l  %71 = load float, float addrspace(3)* %48, align 8, !tbaa !5\l  %72 = load float, float addrspace(3)* %50, align 8, !tbaa !5\l  %73 = fadd contract float %71, %72\l  %74 = fmul contract float %16, %73\l  %75 = load float, float addrspace(3)* %52, align 4, !tbaa !5\l  %76 = load float, float addrspace(3)* %54, align 4, !tbaa !5\l  %77 = fadd contract float %75, %76\l  %78 = fmul contract float %17, %77\l  %79 = fadd contract float %74, %78\l  %80 = load float, float addrspace(3)* %56, align 8, !tbaa !5\l  %81 = fmul contract float %18, %80\l  %82 = fadd contract float %81, %79\l  store float %82, float addrspace(3)* %57, align 4, !tbaa !5\l  br label %83\l}"];
	Node0x4f224e0 -> Node0x4f22530;
	Node0x4f22530 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%83:\l83:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %84 = load i32, i32 addrspace(3)* getelementptr inbounds ([12 x i32], [12 x\l... i32] addrspace(3)* @_ZZ9ScaleDownPfS_iiiiE5yRead, i32 0, i32 1), align 4,\l... !tbaa !9\l  %85 = add nsw i32 %84, %41\l  %86 = sext i32 %85 to i64\l  %87 = getelementptr inbounds float, float addrspace(1)* %1, i64 %86\l  %88 = load float, float addrspace(1)* %87, align 4, !tbaa !5\l  store float %88, float addrspace(3)* %45, align 4, !tbaa !5\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %46, label %89, label %102\l|{<s0>T|<s1>F}}"];
	Node0x4f22530:s0 -> Node0x4f23410;
	Node0x4f22530:s1 -> Node0x4f23460;
	Node0x4f23410 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%89:\l89:                                               \l  %90 = load float, float addrspace(3)* %48, align 8, !tbaa !5\l  %91 = load float, float addrspace(3)* %50, align 8, !tbaa !5\l  %92 = fadd contract float %90, %91\l  %93 = fmul contract float %16, %92\l  %94 = load float, float addrspace(3)* %52, align 4, !tbaa !5\l  %95 = load float, float addrspace(3)* %54, align 4, !tbaa !5\l  %96 = fadd contract float %94, %95\l  %97 = fmul contract float %17, %96\l  %98 = fadd contract float %93, %97\l  %99 = load float, float addrspace(3)* %56, align 8, !tbaa !5\l  %100 = fmul contract float %18, %99\l  %101 = fadd contract float %100, %98\l  store float %101, float addrspace(3)* %59, align 4, !tbaa !5\l  br label %102\l}"];
	Node0x4f23410 -> Node0x4f23460;
	Node0x4f23460 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%102:\l102:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %103 = load i32, i32 addrspace(3)* getelementptr inbounds ([12 x i32], [12 x\l... i32] addrspace(3)* @_ZZ9ScaleDownPfS_iiiiE5yRead, i32 0, i32 2), align 8,\l... !tbaa !9\l  %104 = add nsw i32 %103, %41\l  %105 = sext i32 %104 to i64\l  %106 = getelementptr inbounds float, float addrspace(1)* %1, i64 %105\l  %107 = load float, float addrspace(1)* %106, align 4, !tbaa !5\l  store float %107, float addrspace(3)* %45, align 4, !tbaa !5\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %46, label %108, label %121\l|{<s0>T|<s1>F}}"];
	Node0x4f23460:s0 -> Node0x4f24300;
	Node0x4f23460:s1 -> Node0x4f24350;
	Node0x4f24300 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%108:\l108:                                              \l  %109 = load float, float addrspace(3)* %48, align 8, !tbaa !5\l  %110 = load float, float addrspace(3)* %50, align 8, !tbaa !5\l  %111 = fadd contract float %109, %110\l  %112 = fmul contract float %16, %111\l  %113 = load float, float addrspace(3)* %52, align 4, !tbaa !5\l  %114 = load float, float addrspace(3)* %54, align 4, !tbaa !5\l  %115 = fadd contract float %113, %114\l  %116 = fmul contract float %17, %115\l  %117 = fadd contract float %112, %116\l  %118 = load float, float addrspace(3)* %56, align 8, !tbaa !5\l  %119 = fmul contract float %18, %118\l  %120 = fadd contract float %119, %117\l  store float %120, float addrspace(3)* %60, align 4, !tbaa !5\l  br label %121\l}"];
	Node0x4f24300 -> Node0x4f24350;
	Node0x4f24350 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%121:\l121:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %122 = load i32, i32 addrspace(3)* getelementptr inbounds ([12 x i32], [12 x\l... i32] addrspace(3)* @_ZZ9ScaleDownPfS_iiiiE5yRead, i32 0, i32 3), align 4,\l... !tbaa !9\l  %123 = add nsw i32 %122, %41\l  %124 = sext i32 %123 to i64\l  %125 = getelementptr inbounds float, float addrspace(1)* %1, i64 %124\l  %126 = load float, float addrspace(1)* %125, align 4, !tbaa !5\l  store float %126, float addrspace(3)* %45, align 4, !tbaa !5\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %46, label %127, label %140\l|{<s0>T|<s1>F}}"];
	Node0x4f24350:s0 -> Node0x4f251f0;
	Node0x4f24350:s1 -> Node0x4f25240;
	Node0x4f251f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%127:\l127:                                              \l  %128 = load float, float addrspace(3)* %48, align 8, !tbaa !5\l  %129 = load float, float addrspace(3)* %50, align 8, !tbaa !5\l  %130 = fadd contract float %128, %129\l  %131 = fmul contract float %16, %130\l  %132 = load float, float addrspace(3)* %52, align 4, !tbaa !5\l  %133 = load float, float addrspace(3)* %54, align 4, !tbaa !5\l  %134 = fadd contract float %132, %133\l  %135 = fmul contract float %17, %134\l  %136 = fadd contract float %131, %135\l  %137 = load float, float addrspace(3)* %56, align 8, !tbaa !5\l  %138 = fmul contract float %18, %137\l  %139 = fadd contract float %138, %136\l  store float %139, float addrspace(3)* %58, align 4, !tbaa !5\l  br label %140\l}"];
	Node0x4f251f0 -> Node0x4f25240;
	Node0x4f25240 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%140:\l140:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %141 = load i32, i32 addrspace(3)* getelementptr inbounds ([12 x i32], [12 x\l... i32] addrspace(3)* @_ZZ9ScaleDownPfS_iiiiE5yRead, i32 0, i32 4), align 16,\l... !tbaa !9\l  %142 = add nsw i32 %141, %41\l  %143 = sext i32 %142 to i64\l  %144 = getelementptr inbounds float, float addrspace(1)* %1, i64 %143\l  %145 = load float, float addrspace(1)* %144, align 4, !tbaa !5\l  store float %145, float addrspace(3)* %45, align 4, !tbaa !5\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %64, label %146, label %174\l|{<s0>T|<s1>F}}"];
	Node0x4f25240:s0 -> Node0x4f264f0;
	Node0x4f25240:s1 -> Node0x4f26540;
	Node0x4f264f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%146:\l146:                                              \l  %147 = load float, float addrspace(3)* %48, align 8, !tbaa !5\l  %148 = load float, float addrspace(3)* %50, align 8, !tbaa !5\l  %149 = fadd contract float %147, %148\l  %150 = fmul contract float %16, %149\l  %151 = load float, float addrspace(3)* %52, align 4, !tbaa !5\l  %152 = load float, float addrspace(3)* %54, align 4, !tbaa !5\l  %153 = fadd contract float %151, %152\l  %154 = fmul contract float %17, %153\l  %155 = fadd contract float %150, %154\l  %156 = load float, float addrspace(3)* %56, align 8, !tbaa !5\l  %157 = fmul contract float %18, %156\l  %158 = fadd contract float %157, %155\l  store float %158, float addrspace(3)* %61, align 4, !tbaa !5\l  %159 = load float, float addrspace(3)* %60, align 4, !tbaa !5\l  %160 = fmul contract float %18, %159\l  %161 = load float, float addrspace(3)* %57, align 4, !tbaa !5\l  %162 = fadd contract float %158, %161\l  %163 = fmul contract float %16, %162\l  %164 = fadd contract float %160, %163\l  %165 = load float, float addrspace(3)* %59, align 4, !tbaa !5\l  %166 = load float, float addrspace(3)* %58, align 4, !tbaa !5\l  %167 = fadd contract float %165, %166\l  %168 = fmul contract float %17, %167\l  %169 = fadd contract float %164, %168\l  %170 = load i32, i32 addrspace(3)* getelementptr inbounds ([12 x i32], [12 x\l... i32] addrspace(3)* @_ZZ9ScaleDownPfS_iiiiE6yWrite, i32 0, i32 4), align 16,\l... !tbaa !9\l  %171 = add nsw i32 %170, %15\l  %172 = sext i32 %171 to i64\l  %173 = getelementptr inbounds float, float addrspace(1)* %0, i64 %172\l  store float %169, float addrspace(1)* %173, align 4, !tbaa !5\l  br label %174\l}"];
	Node0x4f264f0 -> Node0x4f26540;
	Node0x4f26540 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%174:\l174:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %175 = load i32, i32 addrspace(3)* getelementptr inbounds ([12 x i32], [12 x\l... i32] addrspace(3)* @_ZZ9ScaleDownPfS_iiiiE5yRead, i32 0, i32 5), align 4,\l... !tbaa !9\l  %176 = add nsw i32 %175, %41\l  %177 = sext i32 %176 to i64\l  %178 = getelementptr inbounds float, float addrspace(1)* %1, i64 %177\l  %179 = load float, float addrspace(1)* %178, align 4, !tbaa !5\l  store float %179, float addrspace(3)* %45, align 4, !tbaa !5\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %46, label %180, label %193\l|{<s0>T|<s1>F}}"];
	Node0x4f26540:s0 -> Node0x4f1d860;
	Node0x4f26540:s1 -> Node0x4f1d8b0;
	Node0x4f1d860 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%180:\l180:                                              \l  %181 = load float, float addrspace(3)* %48, align 8, !tbaa !5\l  %182 = load float, float addrspace(3)* %50, align 8, !tbaa !5\l  %183 = fadd contract float %181, %182\l  %184 = fmul contract float %16, %183\l  %185 = load float, float addrspace(3)* %52, align 4, !tbaa !5\l  %186 = load float, float addrspace(3)* %54, align 4, !tbaa !5\l  %187 = fadd contract float %185, %186\l  %188 = fmul contract float %17, %187\l  %189 = fadd contract float %184, %188\l  %190 = load float, float addrspace(3)* %56, align 8, !tbaa !5\l  %191 = fmul contract float %18, %190\l  %192 = fadd contract float %191, %189\l  store float %192, float addrspace(3)* %57, align 4, !tbaa !5\l  br label %193\l}"];
	Node0x4f1d860 -> Node0x4f1d8b0;
	Node0x4f1d8b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%193:\l193:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %194 = load i32, i32 addrspace(3)* getelementptr inbounds ([12 x i32], [12 x\l... i32] addrspace(3)* @_ZZ9ScaleDownPfS_iiiiE5yRead, i32 0, i32 6), align 8,\l... !tbaa !9\l  %195 = add nsw i32 %194, %41\l  %196 = sext i32 %195 to i64\l  %197 = getelementptr inbounds float, float addrspace(1)* %1, i64 %196\l  %198 = load float, float addrspace(1)* %197, align 4, !tbaa !5\l  store float %198, float addrspace(3)* %45, align 4, !tbaa !5\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %46, label %199, label %227\l|{<s0>T|<s1>F}}"];
	Node0x4f1d8b0:s0 -> Node0x4f2a070;
	Node0x4f1d8b0:s1 -> Node0x4f2a0c0;
	Node0x4f2a070 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%199:\l199:                                              \l  %200 = load float, float addrspace(3)* %48, align 8, !tbaa !5\l  %201 = load float, float addrspace(3)* %50, align 8, !tbaa !5\l  %202 = fadd contract float %200, %201\l  %203 = fmul contract float %16, %202\l  %204 = load float, float addrspace(3)* %52, align 4, !tbaa !5\l  %205 = load float, float addrspace(3)* %54, align 4, !tbaa !5\l  %206 = fadd contract float %204, %205\l  %207 = fmul contract float %17, %206\l  %208 = fadd contract float %203, %207\l  %209 = load float, float addrspace(3)* %56, align 8, !tbaa !5\l  %210 = fmul contract float %18, %209\l  %211 = fadd contract float %210, %208\l  store float %211, float addrspace(3)* %59, align 4, !tbaa !5\l  %212 = load float, float addrspace(3)* %61, align 4, !tbaa !5\l  %213 = fmul contract float %18, %212\l  %214 = load float, float addrspace(3)* %60, align 4, !tbaa !5\l  %215 = fadd contract float %211, %214\l  %216 = fmul contract float %16, %215\l  %217 = fadd contract float %213, %216\l  %218 = load float, float addrspace(3)* %58, align 4, !tbaa !5\l  %219 = load float, float addrspace(3)* %57, align 4, !tbaa !5\l  %220 = fadd contract float %218, %219\l  %221 = fmul contract float %17, %220\l  %222 = fadd contract float %217, %221\l  %223 = load i32, i32 addrspace(3)* getelementptr inbounds ([12 x i32], [12 x\l... i32] addrspace(3)* @_ZZ9ScaleDownPfS_iiiiE6yWrite, i32 0, i32 6), align 8,\l... !tbaa !9\l  %224 = add nsw i32 %223, %15\l  %225 = sext i32 %224 to i64\l  %226 = getelementptr inbounds float, float addrspace(1)* %0, i64 %225\l  store float %222, float addrspace(1)* %226, align 4, !tbaa !5\l  br label %227\l}"];
	Node0x4f2a070 -> Node0x4f2a0c0;
	Node0x4f2a0c0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%227:\l227:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %228 = load i32, i32 addrspace(3)* getelementptr inbounds ([12 x i32], [12 x\l... i32] addrspace(3)* @_ZZ9ScaleDownPfS_iiiiE5yRead, i32 0, i32 7), align 4,\l... !tbaa !9\l  %229 = add nsw i32 %228, %41\l  %230 = sext i32 %229 to i64\l  %231 = getelementptr inbounds float, float addrspace(1)* %1, i64 %230\l  %232 = load float, float addrspace(1)* %231, align 4, !tbaa !5\l  store float %232, float addrspace(3)* %45, align 4, !tbaa !5\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %46, label %233, label %246\l|{<s0>T|<s1>F}}"];
	Node0x4f2a0c0:s0 -> Node0x4f2b870;
	Node0x4f2a0c0:s1 -> Node0x4f2b8c0;
	Node0x4f2b870 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%233:\l233:                                              \l  %234 = load float, float addrspace(3)* %48, align 8, !tbaa !5\l  %235 = load float, float addrspace(3)* %50, align 8, !tbaa !5\l  %236 = fadd contract float %234, %235\l  %237 = fmul contract float %16, %236\l  %238 = load float, float addrspace(3)* %52, align 4, !tbaa !5\l  %239 = load float, float addrspace(3)* %54, align 4, !tbaa !5\l  %240 = fadd contract float %238, %239\l  %241 = fmul contract float %17, %240\l  %242 = fadd contract float %237, %241\l  %243 = load float, float addrspace(3)* %56, align 8, !tbaa !5\l  %244 = fmul contract float %18, %243\l  %245 = fadd contract float %244, %242\l  store float %245, float addrspace(3)* %60, align 4, !tbaa !5\l  br label %246\l}"];
	Node0x4f2b870 -> Node0x4f2b8c0;
	Node0x4f2b8c0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%246:\l246:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %247 = load i32, i32 addrspace(3)* getelementptr inbounds ([12 x i32], [12 x\l... i32] addrspace(3)* @_ZZ9ScaleDownPfS_iiiiE5yRead, i32 0, i32 8), align 16,\l... !tbaa !9\l  %248 = add nsw i32 %247, %41\l  %249 = sext i32 %248 to i64\l  %250 = getelementptr inbounds float, float addrspace(1)* %1, i64 %249\l  %251 = load float, float addrspace(1)* %250, align 4, !tbaa !5\l  store float %251, float addrspace(3)* %45, align 4, !tbaa !5\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %46, label %252, label %280\l|{<s0>T|<s1>F}}"];
	Node0x4f2b8c0:s0 -> Node0x4f2c790;
	Node0x4f2b8c0:s1 -> Node0x4f2c7e0;
	Node0x4f2c790 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%252:\l252:                                              \l  %253 = load float, float addrspace(3)* %48, align 8, !tbaa !5\l  %254 = load float, float addrspace(3)* %50, align 8, !tbaa !5\l  %255 = fadd contract float %253, %254\l  %256 = fmul contract float %16, %255\l  %257 = load float, float addrspace(3)* %52, align 4, !tbaa !5\l  %258 = load float, float addrspace(3)* %54, align 4, !tbaa !5\l  %259 = fadd contract float %257, %258\l  %260 = fmul contract float %17, %259\l  %261 = fadd contract float %256, %260\l  %262 = load float, float addrspace(3)* %56, align 8, !tbaa !5\l  %263 = fmul contract float %18, %262\l  %264 = fadd contract float %263, %261\l  store float %264, float addrspace(3)* %58, align 4, !tbaa !5\l  %265 = load float, float addrspace(3)* %59, align 4, !tbaa !5\l  %266 = fmul contract float %18, %265\l  %267 = load float, float addrspace(3)* %61, align 4, !tbaa !5\l  %268 = fadd contract float %264, %267\l  %269 = fmul contract float %16, %268\l  %270 = fadd contract float %266, %269\l  %271 = load float, float addrspace(3)* %57, align 4, !tbaa !5\l  %272 = load float, float addrspace(3)* %60, align 4, !tbaa !5\l  %273 = fadd contract float %271, %272\l  %274 = fmul contract float %17, %273\l  %275 = fadd contract float %270, %274\l  %276 = load i32, i32 addrspace(3)* getelementptr inbounds ([12 x i32], [12 x\l... i32] addrspace(3)* @_ZZ9ScaleDownPfS_iiiiE6yWrite, i32 0, i32 8), align 16,\l... !tbaa !9\l  %277 = add nsw i32 %276, %15\l  %278 = sext i32 %277 to i64\l  %279 = getelementptr inbounds float, float addrspace(1)* %0, i64 %278\l  store float %275, float addrspace(1)* %279, align 4, !tbaa !5\l  br label %280\l}"];
	Node0x4f2c790 -> Node0x4f2c7e0;
	Node0x4f2c7e0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%280:\l280:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %281 = load i32, i32 addrspace(3)* getelementptr inbounds ([12 x i32], [12 x\l... i32] addrspace(3)* @_ZZ9ScaleDownPfS_iiiiE5yRead, i32 0, i32 9), align 4,\l... !tbaa !9\l  %282 = add nsw i32 %281, %41\l  %283 = sext i32 %282 to i64\l  %284 = getelementptr inbounds float, float addrspace(1)* %1, i64 %283\l  %285 = load float, float addrspace(1)* %284, align 4, !tbaa !5\l  store float %285, float addrspace(3)* %45, align 4, !tbaa !5\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %64, label %286, label %299\l|{<s0>T|<s1>F}}"];
	Node0x4f2c7e0:s0 -> Node0x4f287f0;
	Node0x4f2c7e0:s1 -> Node0x4f28840;
	Node0x4f287f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%286:\l286:                                              \l  %287 = load float, float addrspace(3)* %48, align 8, !tbaa !5\l  %288 = load float, float addrspace(3)* %50, align 8, !tbaa !5\l  %289 = fadd contract float %287, %288\l  %290 = fmul contract float %16, %289\l  %291 = load float, float addrspace(3)* %52, align 4, !tbaa !5\l  %292 = load float, float addrspace(3)* %54, align 4, !tbaa !5\l  %293 = fadd contract float %291, %292\l  %294 = fmul contract float %17, %293\l  %295 = fadd contract float %290, %294\l  %296 = load float, float addrspace(3)* %56, align 8, !tbaa !5\l  %297 = fmul contract float %18, %296\l  %298 = fadd contract float %297, %295\l  store float %298, float addrspace(3)* %61, align 4, !tbaa !5\l  br label %299\l}"];
	Node0x4f287f0 -> Node0x4f28840;
	Node0x4f28840 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%299:\l299:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %300 = load i32, i32 addrspace(3)* getelementptr inbounds ([12 x i32], [12 x\l... i32] addrspace(3)* @_ZZ9ScaleDownPfS_iiiiE5yRead, i32 0, i32 10), align 8,\l... !tbaa !9\l  %301 = add nsw i32 %300, %41\l  %302 = sext i32 %301 to i64\l  %303 = getelementptr inbounds float, float addrspace(1)* %1, i64 %302\l  %304 = load float, float addrspace(1)* %303, align 4, !tbaa !5\l  store float %304, float addrspace(3)* %45, align 4, !tbaa !5\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %46, label %305, label %333\l|{<s0>T|<s1>F}}"];
	Node0x4f28840:s0 -> Node0x4f270f0;
	Node0x4f28840:s1 -> Node0x4f27140;
	Node0x4f270f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%305:\l305:                                              \l  %306 = load float, float addrspace(3)* %48, align 8, !tbaa !5\l  %307 = load float, float addrspace(3)* %50, align 8, !tbaa !5\l  %308 = fadd contract float %306, %307\l  %309 = fmul contract float %16, %308\l  %310 = load float, float addrspace(3)* %52, align 4, !tbaa !5\l  %311 = load float, float addrspace(3)* %54, align 4, !tbaa !5\l  %312 = fadd contract float %310, %311\l  %313 = fmul contract float %17, %312\l  %314 = fadd contract float %309, %313\l  %315 = load float, float addrspace(3)* %56, align 8, !tbaa !5\l  %316 = fmul contract float %18, %315\l  %317 = fadd contract float %316, %314\l  store float %317, float addrspace(3)* %57, align 4, !tbaa !5\l  %318 = load float, float addrspace(3)* %58, align 4, !tbaa !5\l  %319 = fmul contract float %18, %318\l  %320 = load float, float addrspace(3)* %59, align 4, !tbaa !5\l  %321 = fadd contract float %317, %320\l  %322 = fmul contract float %16, %321\l  %323 = fadd contract float %319, %322\l  %324 = load float, float addrspace(3)* %60, align 4, !tbaa !5\l  %325 = load float, float addrspace(3)* %61, align 4, !tbaa !5\l  %326 = fadd contract float %324, %325\l  %327 = fmul contract float %17, %326\l  %328 = fadd contract float %323, %327\l  %329 = load i32, i32 addrspace(3)* getelementptr inbounds ([12 x i32], [12 x\l... i32] addrspace(3)* @_ZZ9ScaleDownPfS_iiiiE6yWrite, i32 0, i32 10), align 8,\l... !tbaa !9\l  %330 = add nsw i32 %329, %15\l  %331 = sext i32 %330 to i64\l  %332 = getelementptr inbounds float, float addrspace(1)* %0, i64 %331\l  store float %328, float addrspace(1)* %332, align 4, !tbaa !5\l  br label %333\l}"];
	Node0x4f270f0 -> Node0x4f27140;
	Node0x4f27140 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%333:\l333:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %334 = load i32, i32 addrspace(3)* getelementptr inbounds ([12 x i32], [12 x\l... i32] addrspace(3)* @_ZZ9ScaleDownPfS_iiiiE5yRead, i32 0, i32 11), align 4,\l... !tbaa !9\l  %335 = add nsw i32 %334, %41\l  %336 = sext i32 %335 to i64\l  %337 = getelementptr inbounds float, float addrspace(1)* %1, i64 %336\l  %338 = load float, float addrspace(1)* %337, align 4, !tbaa !5\l  store float %338, float addrspace(3)* %45, align 4, !tbaa !5\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %46, label %339, label %352\l|{<s0>T|<s1>F}}"];
	Node0x4f27140:s0 -> Node0x4f297c0;
	Node0x4f27140:s1 -> Node0x4f29810;
	Node0x4f297c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%339:\l339:                                              \l  %340 = load float, float addrspace(3)* %48, align 8, !tbaa !5\l  %341 = load float, float addrspace(3)* %50, align 8, !tbaa !5\l  %342 = fadd contract float %340, %341\l  %343 = fmul contract float %16, %342\l  %344 = load float, float addrspace(3)* %52, align 4, !tbaa !5\l  %345 = load float, float addrspace(3)* %54, align 4, !tbaa !5\l  %346 = fadd contract float %344, %345\l  %347 = fmul contract float %17, %346\l  %348 = fadd contract float %343, %347\l  %349 = load float, float addrspace(3)* %56, align 8, !tbaa !5\l  %350 = fmul contract float %18, %349\l  %351 = fadd contract float %350, %348\l  store float %351, float addrspace(3)* %59, align 4, !tbaa !5\l  br label %352\l}"];
	Node0x4f297c0 -> Node0x4f29810;
	Node0x4f29810 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%352:\l352:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  ret void\l}"];
}
