

================================================================
== Vitis HLS Report for 'pull_tensor1d'
================================================================
* Date:           Wed Oct  1 20:50:16 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        ffn_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      782|      782|  3.128 us|  3.128 us|  768|  768|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_18_1  |      780|      780|        14|          1|          1|   768|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       32|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       39|     -|
|Register             |        -|      -|       40|        2|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       40|       73|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |              Variable Name              | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |i_fu_131_p2                              |         +|   0|  0|  10|          10|           1|
    |ap_block_state14_pp0_stage0_iter13_grp1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io_grp1                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1_grp1    |       and|   0|  0|   2|           1|           1|
    |ap_condition_288                         |       and|   0|  0|   2|           1|           1|
    |ap_condition_379                         |       and|   0|  0|   2|           1|           1|
    |icmp_ln18_fu_137_p2                      |      icmp|   0|  0|   4|          10|          10|
    |ap_block_pp0_stage0_01001_grp1           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001                |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001_grp0           |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                            |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |Total                                    |          |   0|  0|  32|          29|          21|
    +-----------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                        |   1|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|          2|    1|          2|
    |ap_sig_allocacmp_i1_load           |  16|          2|   10|         20|
    |gmem_blk_n_AW                      |   1|          2|    1|          2|
    |gmem_blk_n_B                       |   1|          2|    1|          2|
    |gmem_blk_n_W                       |   1|          2|    1|          2|
    |i1_fu_70                           |  16|          2|   10|         20|
    |res_strm_blk_n                     |   1|          2|    1|          2|
    |tsor_blk_n                         |   1|          2|    1|          2|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  39|         18|   27|         54|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |first_iter_0_reg_111               |   1|   0|    1|          0|
    |i1_fu_70                           |  10|   0|   10|          0|
    |icmp_ln18_reg_219                  |   1|   0|    1|          0|
    |icmp_ln18_reg_219                  |   0|   2|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |  40|   2|   41|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  pull_tensor1d|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  pull_tensor1d|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  pull_tensor1d|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  pull_tensor1d|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|  pull_tensor1d|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  pull_tensor1d|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  pull_tensor1d|  return value|
|tsor_dout                |   in|   64|     ap_fifo|           tsor|       pointer|
|tsor_empty_n             |   in|    1|     ap_fifo|           tsor|       pointer|
|tsor_read                |  out|    1|     ap_fifo|           tsor|       pointer|
|tsor_num_data_valid      |   in|    3|     ap_fifo|           tsor|       pointer|
|tsor_fifo_cap            |   in|    3|     ap_fifo|           tsor|       pointer|
|m_axi_gmem_0_AWVALID     |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_0_AWREADY     |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_0_AWADDR      |  out|   64|       m_axi|           gmem|       pointer|
|m_axi_gmem_0_AWID        |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_0_AWLEN       |  out|   32|       m_axi|           gmem|       pointer|
|m_axi_gmem_0_AWSIZE      |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_0_AWBURST     |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_0_AWLOCK      |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_0_AWCACHE     |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_0_AWPROT      |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_0_AWQOS       |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_0_AWREGION    |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_0_AWUSER      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_0_WVALID      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_0_WREADY      |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_0_WDATA       |  out|   32|       m_axi|           gmem|       pointer|
|m_axi_gmem_0_WSTRB       |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_0_WLAST       |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_0_WID         |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_0_WUSER       |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_0_ARVALID     |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_0_ARREADY     |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_0_ARADDR      |  out|   64|       m_axi|           gmem|       pointer|
|m_axi_gmem_0_ARID        |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_0_ARLEN       |  out|   32|       m_axi|           gmem|       pointer|
|m_axi_gmem_0_ARSIZE      |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_0_ARBURST     |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_0_ARLOCK      |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_0_ARCACHE     |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_0_ARPROT      |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_0_ARQOS       |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_0_ARREGION    |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_0_ARUSER      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_0_RVALID      |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_0_RREADY      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_0_RDATA       |   in|   32|       m_axi|           gmem|       pointer|
|m_axi_gmem_0_RLAST       |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_0_RID         |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_0_RFIFONUM    |   in|    9|       m_axi|           gmem|       pointer|
|m_axi_gmem_0_RUSER       |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_0_RRESP       |   in|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_0_BVALID      |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_0_BREADY      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_0_BRESP       |   in|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_0_BID         |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_0_BUSER       |   in|    1|       m_axi|           gmem|       pointer|
|res_strm_dout            |   in|   32|     ap_fifo|       res_strm|       pointer|
|res_strm_empty_n         |   in|    1|     ap_fifo|       res_strm|       pointer|
|res_strm_read            |  out|    1|     ap_fifo|       res_strm|       pointer|
|res_strm_num_data_valid  |   in|    7|     ap_fifo|       res_strm|       pointer|
|res_strm_fifo_cap        |   in|    7|     ap_fifo|       res_strm|       pointer|
+-------------------------+-----+-----+------------+---------------+--------------+

