Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri May  9 00:17:21 2025
| Host         : LAPTOP-0QM9QC02 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  133         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (133)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (270)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (133)
--------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 117 register/latch pins with no clock driven by root clock pin: clk_1mhz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (270)
--------------------------------------------------
 There are 270 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  271          inf        0.000                      0                  271           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           271 Endpoints
Min Delay           271 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 osc4/phase_acc_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            audio_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.834ns  (logic 6.323ns (39.933%)  route 9.511ns (60.067%))
  Logic Levels:           12  (CARRY4=6 FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDCE                         0.000     0.000 r  osc4/phase_acc_reg[23]/C
    SLICE_X63Y54         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  osc4/phase_acc_reg[23]/Q
                         net (fo=48, routed)          1.560     2.016    osc4/out[21]
    SLICE_X65Y49         LUT6 (Prop_lut6_I0_O)        0.124     2.140 r  osc4/pwm_out_carry_i_107/O
                         net (fo=2, routed)           1.175     3.315    osc1/pwm_out_carry_i_72_2
    SLICE_X60Y50         LUT3 (Prop_lut3_I0_O)        0.124     3.439 r  osc1/pwm_out_carry_i_91/O
                         net (fo=2, routed)           0.887     4.326    osc4/pwm_out_carry_i_72_0[0]
    SLICE_X61Y50         LUT5 (Prop_lut5_I0_O)        0.124     4.450 r  osc4/pwm_out_carry_i_95/O
                         net (fo=1, routed)           0.000     4.450    osc1/S[1]
    SLICE_X61Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.000 r  osc1/pwm_out_carry_i_72/CO[3]
                         net (fo=1, routed)           0.000     5.000    osc1/pwm_out_carry_i_72_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.114 r  osc1/pwm_out_carry_i_55/CO[3]
                         net (fo=1, routed)           0.000     5.114    osc1/pwm_out_carry_i_55_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.228 r  osc1/pwm_out_carry_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.228    osc1/pwm_out_carry_i_38_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.342 r  osc1/pwm_out_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.342    osc1/pwm_out_carry_i_20_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.581 r  osc1/pwm_out_carry_i_11/O[2]
                         net (fo=2, routed)           0.994     6.575    pwm_gen/value[0]
    SLICE_X60Y56         LUT4 (Prop_lut4_I2_O)        0.302     6.877 r  pwm_gen/pwm_out_carry_i_8/O
                         net (fo=1, routed)           0.000     6.877    pwm_gen/pwm_out_carry_i_8_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.390 r  pwm_gen/pwm_out_carry/CO[3]
                         net (fo=1, routed)           4.896    12.285    audio_out_OBUF
    B13                  OBUF (Prop_obuf_I_O)         3.549    15.834 r  audio_out_OBUF_inst/O
                         net (fo=0)                   0.000    15.834    audio_out
    B13                                                               r  audio_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_beat_cnt_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.717ns  (logic 1.456ns (30.879%)  route 3.260ns (69.121%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=133, routed)         3.260     4.717    rst_IBUF
    SLICE_X56Y49         FDCE                                         f  clk_beat_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_beat_cnt_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.717ns  (logic 1.456ns (30.879%)  route 3.260ns (69.121%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=133, routed)         3.260     4.717    rst_IBUF
    SLICE_X56Y49         FDCE                                         f  clk_beat_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_beat_cnt_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.717ns  (logic 1.456ns (30.879%)  route 3.260ns (69.121%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=133, routed)         3.260     4.717    rst_IBUF
    SLICE_X56Y49         FDCE                                         f  clk_beat_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            osc4/phase_acc_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.703ns  (logic 2.908ns (61.817%)  route 1.796ns (38.183%))
  Logic Levels:           8  (CARRY4=6 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    J1                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  btn_IBUF_inst/O
                         net (fo=10, routed)          1.795     3.257    osc4/btn_IBUF
    SLICE_X63Y49         LUT2 (Prop_lut2_I0_O)        0.124     3.381 r  osc4/phase_acc[0]_i_3/O
                         net (fo=1, routed)           0.000     3.381    osc4/phase_acc[0]_i_3_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.913 r  osc4/phase_acc_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.913    osc4/phase_acc_reg[0]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.027 r  osc4/phase_acc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.027    osc4/phase_acc_reg[4]_i_1_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.141 r  osc4/phase_acc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.141    osc4/phase_acc_reg[8]_i_1_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.255 r  osc4/phase_acc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.255    osc4/phase_acc_reg[12]_i_1_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.369 r  osc4/phase_acc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.369    osc4/phase_acc_reg[16]_i_1_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.703 r  osc4/phase_acc_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.703    osc4/phase_acc_reg[20]_i_1_n_6
    SLICE_X63Y54         FDCE                                         r  osc4/phase_acc_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            osc4/phase_acc_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.682ns  (logic 2.887ns (61.646%)  route 1.796ns (38.354%))
  Logic Levels:           8  (CARRY4=6 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    J1                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  btn_IBUF_inst/O
                         net (fo=10, routed)          1.795     3.257    osc4/btn_IBUF
    SLICE_X63Y49         LUT2 (Prop_lut2_I0_O)        0.124     3.381 r  osc4/phase_acc[0]_i_3/O
                         net (fo=1, routed)           0.000     3.381    osc4/phase_acc[0]_i_3_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.913 r  osc4/phase_acc_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.913    osc4/phase_acc_reg[0]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.027 r  osc4/phase_acc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.027    osc4/phase_acc_reg[4]_i_1_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.141 r  osc4/phase_acc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.141    osc4/phase_acc_reg[8]_i_1_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.255 r  osc4/phase_acc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.255    osc4/phase_acc_reg[12]_i_1_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.369 r  osc4/phase_acc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.369    osc4/phase_acc_reg[16]_i_1_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.682 r  osc4/phase_acc_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.682    osc4/phase_acc_reg[20]_i_1_n_4
    SLICE_X63Y54         FDCE                                         r  osc4/phase_acc_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            osc4/phase_acc_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.608ns  (logic 2.813ns (61.030%)  route 1.796ns (38.970%))
  Logic Levels:           8  (CARRY4=6 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    J1                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  btn_IBUF_inst/O
                         net (fo=10, routed)          1.795     3.257    osc4/btn_IBUF
    SLICE_X63Y49         LUT2 (Prop_lut2_I0_O)        0.124     3.381 r  osc4/phase_acc[0]_i_3/O
                         net (fo=1, routed)           0.000     3.381    osc4/phase_acc[0]_i_3_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.913 r  osc4/phase_acc_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.913    osc4/phase_acc_reg[0]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.027 r  osc4/phase_acc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.027    osc4/phase_acc_reg[4]_i_1_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.141 r  osc4/phase_acc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.141    osc4/phase_acc_reg[8]_i_1_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.255 r  osc4/phase_acc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.255    osc4/phase_acc_reg[12]_i_1_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.369 r  osc4/phase_acc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.369    osc4/phase_acc_reg[16]_i_1_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.608 r  osc4/phase_acc_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.608    osc4/phase_acc_reg[20]_i_1_n_5
    SLICE_X63Y54         FDCE                                         r  osc4/phase_acc_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            osc4/phase_acc_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.592ns  (logic 2.797ns (60.894%)  route 1.796ns (39.106%))
  Logic Levels:           8  (CARRY4=6 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    J1                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  btn_IBUF_inst/O
                         net (fo=10, routed)          1.795     3.257    osc4/btn_IBUF
    SLICE_X63Y49         LUT2 (Prop_lut2_I0_O)        0.124     3.381 r  osc4/phase_acc[0]_i_3/O
                         net (fo=1, routed)           0.000     3.381    osc4/phase_acc[0]_i_3_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.913 r  osc4/phase_acc_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.913    osc4/phase_acc_reg[0]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.027 r  osc4/phase_acc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.027    osc4/phase_acc_reg[4]_i_1_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.141 r  osc4/phase_acc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.141    osc4/phase_acc_reg[8]_i_1_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.255 r  osc4/phase_acc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.255    osc4/phase_acc_reg[12]_i_1_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.369 r  osc4/phase_acc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.369    osc4/phase_acc_reg[16]_i_1_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.592 r  osc4/phase_acc_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.592    osc4/phase_acc_reg[20]_i_1_n_7
    SLICE_X63Y54         FDCE                                         r  osc4/phase_acc_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            osc4/phase_acc_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.589ns  (logic 2.794ns (60.869%)  route 1.796ns (39.131%))
  Logic Levels:           7  (CARRY4=5 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    J1                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  btn_IBUF_inst/O
                         net (fo=10, routed)          1.795     3.257    osc4/btn_IBUF
    SLICE_X63Y49         LUT2 (Prop_lut2_I0_O)        0.124     3.381 r  osc4/phase_acc[0]_i_3/O
                         net (fo=1, routed)           0.000     3.381    osc4/phase_acc[0]_i_3_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.913 r  osc4/phase_acc_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.913    osc4/phase_acc_reg[0]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.027 r  osc4/phase_acc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.027    osc4/phase_acc_reg[4]_i_1_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.141 r  osc4/phase_acc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.141    osc4/phase_acc_reg[8]_i_1_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.255 r  osc4/phase_acc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.255    osc4/phase_acc_reg[12]_i_1_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.589 r  osc4/phase_acc_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.589    osc4/phase_acc_reg[16]_i_1_n_6
    SLICE_X63Y53         FDCE                                         r  osc4/phase_acc_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_1mhz_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.583ns  (logic 1.456ns (31.783%)  route 3.126ns (68.217%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=133, routed)         3.126     4.583    rst_IBUF
    SLICE_X52Y49         FDCE                                         f  clk_1mhz_reg/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkdiv_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clkdiv_cnt_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.336%)  route 0.156ns (45.664%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDCE                         0.000     0.000 r  clkdiv_cnt_reg[4]/C
    SLICE_X53Y49         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clkdiv_cnt_reg[4]/Q
                         net (fo=4, routed)           0.156     0.297    clkdiv_cnt_reg_n_0_[4]
    SLICE_X53Y49         LUT4 (Prop_lut4_I0_O)        0.045     0.342 r  clkdiv_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     0.342    clkdiv_cnt[6]
    SLICE_X53Y49         FDCE                                         r  clkdiv_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 osc1/phase_acc_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            osc1/phase_acc_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.265ns (77.380%)  route 0.077ns (22.620%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y52         FDCE                         0.000     0.000 r  osc1/phase_acc_reg[8]/C
    SLICE_X58Y52         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  osc1/phase_acc_reg[8]/Q
                         net (fo=4, routed)           0.077     0.218    osc1/phase_acc_reg[8]
    SLICE_X58Y52         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.342 r  osc1/phase_acc_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     0.342    osc1/phase_acc_reg[8]_i_1__0_n_6
    SLICE_X58Y52         FDCE                                         r  osc1/phase_acc_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beat_addr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            osc1/phase_acc_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.249ns (72.414%)  route 0.095ns (27.586%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDCE                         0.000     0.000 r  beat_addr_reg[2]/C
    SLICE_X59Y51         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  beat_addr_reg[2]/Q
                         net (fo=13, routed)          0.095     0.236    osc1/Q[2]
    SLICE_X58Y51         LUT5 (Prop_lut5_I0_O)        0.045     0.281 r  osc1/phase_acc[4]_i_2__0/O
                         net (fo=1, routed)           0.000     0.281    osc1/phase_acc[4]_i_2__0_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.344 r  osc1/phase_acc_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.344    osc1/phase_acc_reg[4]_i_1__0_n_4
    SLICE_X58Y51         FDCE                                         r  osc1/phase_acc_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 osc1/phase_acc_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            osc1/phase_acc_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.268ns (76.574%)  route 0.082ns (23.426%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y52         FDCE                         0.000     0.000 r  osc1/phase_acc_reg[10]/C
    SLICE_X58Y52         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  osc1/phase_acc_reg[10]/Q
                         net (fo=4, routed)           0.082     0.223    osc1/phase_acc_reg[10]
    SLICE_X58Y52         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.350 r  osc1/phase_acc_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.350    osc1/phase_acc_reg[8]_i_1__0_n_4
    SLICE_X58Y52         FDCE                                         r  osc1/phase_acc_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 osc1/phase_acc_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            osc1/phase_acc_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.268ns (76.574%)  route 0.082ns (23.426%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y50         FDCE                         0.000     0.000 r  osc1/phase_acc_reg[2]/C
    SLICE_X58Y50         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  osc1/phase_acc_reg[2]/Q
                         net (fo=5, routed)           0.082     0.223    osc1/phase_acc_reg[2]
    SLICE_X58Y50         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.350 r  osc1/phase_acc_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.350    osc1/phase_acc_reg[0]_i_1__0_n_4
    SLICE_X58Y50         FDCE                                         r  osc1/phase_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkdiv_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clkdiv_cnt_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDCE                         0.000     0.000 r  clkdiv_cnt_reg[4]/C
    SLICE_X53Y49         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clkdiv_cnt_reg[4]/Q
                         net (fo=4, routed)           0.168     0.309    clkdiv_cnt_reg_n_0_[4]
    SLICE_X53Y49         LUT4 (Prop_lut4_I0_O)        0.042     0.351 r  clkdiv_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.351    clkdiv_cnt[5]
    SLICE_X53Y49         FDCE                                         r  clkdiv_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 osc1/phase_acc_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            osc1/phase_acc_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.265ns (74.950%)  route 0.089ns (25.050%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y50         FDCE                         0.000     0.000 r  osc1/phase_acc_reg[0]/C
    SLICE_X58Y50         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  osc1/phase_acc_reg[0]/Q
                         net (fo=3, routed)           0.089     0.230    osc1/out[0]
    SLICE_X58Y50         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.354 r  osc1/phase_acc_reg[0]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     0.354    osc1/phase_acc_reg[0]_i_1__0_n_6
    SLICE_X58Y50         FDCE                                         r  osc1/phase_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 osc1/phase_acc_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            osc1/phase_acc_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.265ns (74.950%)  route 0.089ns (25.050%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDCE                         0.000     0.000 r  osc1/phase_acc_reg[4]/C
    SLICE_X58Y51         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  osc1/phase_acc_reg[4]/Q
                         net (fo=4, routed)           0.089     0.230    osc1/phase_acc_reg[4]
    SLICE_X58Y51         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.354 r  osc1/phase_acc_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     0.354    osc1/phase_acc_reg[4]_i_1__0_n_6
    SLICE_X58Y51         FDCE                                         r  osc1/phase_acc_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkdiv_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clkdiv_cnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDCE                         0.000     0.000 r  clkdiv_cnt_reg[4]/C
    SLICE_X53Y49         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clkdiv_cnt_reg[4]/Q
                         net (fo=4, routed)           0.168     0.309    clkdiv_cnt_reg_n_0_[4]
    SLICE_X53Y49         LUT5 (Prop_lut5_I3_O)        0.045     0.354 r  clkdiv_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.354    clkdiv_cnt[4]
    SLICE_X53Y49         FDCE                                         r  clkdiv_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 osc2/phase_acc_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            osc2/phase_acc_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDCE                         0.000     0.000 r  osc2/phase_acc_reg[1]/C
    SLICE_X65Y49         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  osc2/phase_acc_reg[1]/Q
                         net (fo=4, routed)           0.180     0.321    osc2/out[0]
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.045     0.366 r  osc2/phase_acc[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.366    osc2/phase_acc[1]_i_1__0_n_0
    SLICE_X65Y49         FDCE                                         r  osc2/phase_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------





