#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-954-g359b2b65)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
<<<<<<< HEAD
S_0x55a46df6c240 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55a46df6d120 .scope module, "mips_cpu_bus_tb" "mips_cpu_bus_tb" 3 1;
 .timescale 0 0;
P_0x55a46df6a640 .param/str "RAM_INIT_FILE" 0 3 4, "test/2-binary/ori1.hex.txt";
P_0x55a46df6a680 .param/l "TIMEOUT_CYCLES" 0 3 5, +C4<00000000000000000010011100010000>;
v0x55a46dff5ef0_0 .net "active", 0 0, v0x55a46dff1c80_0;  1 drivers
v0x55a46dff5fb0_0 .net "address", 31 0, v0x55a46dff3b20_0;  1 drivers
v0x55a46dff60c0_0 .net "byteenable", 3 0, v0x55a46dff21e0_0;  1 drivers
v0x55a46dff6160_0 .var "clk", 0 0;
v0x55a46dff6200_0 .var "delayed_readdata", 31 0;
v0x55a46dff62c0_0 .net "read", 0 0, v0x55a46dff4680_0;  1 drivers
v0x55a46dff63b0_0 .net "readdata", 31 0, v0x55a46dff5ac0_0;  1 drivers
v0x55a46dff6450_0 .net "register_v0", 31 0, v0x55a46dff1350_0;  1 drivers
v0x55a46dff64f0_0 .var "reset", 0 0;
v0x55a46dff6590_0 .var "waitrequest", 0 0;
v0x55a46dff6630_0 .net "write", 0 0, v0x55a46dff4b70_0;  1 drivers
v0x55a46dff6720_0 .net "writedata", 31 0, v0x55a46dff24e0_0;  1 drivers
E_0x55a46df3cb80 .event posedge, v0x55a46dff4b70_0;
E_0x55a46df048a0 .event posedge, v0x55a46dff4680_0;
S_0x55a46df6c710 .scope module, "cpuInst" "mips_cpu_bus" 3 34, 4 1 0, S_0x55a46df6d120;
=======
S_0x55f5f55d5980 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55f5f562d0e0 .scope module, "mips_cpu_bus_tb" "mips_cpu_bus_tb" 3 1;
 .timescale 0 0;
P_0x55f5f562b4e0 .param/str "RAM_INIT_FILE" 0 3 4, "test/2-binary/ori1.hex.txt";
P_0x55f5f562b520 .param/l "TIMEOUT_CYCLES" 0 3 5, +C4<00000000000000000010011100010000>;
v0x55f5f56b8400_0 .net "active", 0 0, v0x55f5f56b41b0_0;  1 drivers
v0x55f5f56b84c0_0 .net "address", 31 0, v0x55f5f56b6050_0;  1 drivers
v0x55f5f56b85d0_0 .net "byteenable", 3 0, v0x55f5f56b4710_0;  1 drivers
v0x55f5f56b8670_0 .var "clk", 0 0;
v0x55f5f56b8710_0 .var "delayed_readdata", 31 0;
v0x55f5f56b87d0_0 .net "read", 0 0, v0x55f5f56b6c90_0;  1 drivers
v0x55f5f56b88c0_0 .net "readdata", 31 0, v0x55f5f56b7fd0_0;  1 drivers
v0x55f5f56b8960_0 .net "register_v0", 31 0, v0x55f5f56b3880_0;  1 drivers
v0x55f5f56b8a00_0 .var "reset", 0 0;
v0x55f5f56b8aa0_0 .var "waitrequest", 0 0;
v0x55f5f56b8b40_0 .net "write", 0 0, v0x55f5f56b70a0_0;  1 drivers
v0x55f5f56b8c30_0 .net "writedata", 31 0, v0x55f5f56b4a10_0;  1 drivers
E_0x55f5f55fcce0/0 .event edge, v0x55f5f56b6050_0;
E_0x55f5f55fcce0/1 .event posedge, v0x55f5f56b70a0_0;
E_0x55f5f55fcce0 .event/or E_0x55f5f55fcce0/0, E_0x55f5f55fcce0/1;
E_0x55f5f55fc2f0/0 .event edge, v0x55f5f56b6050_0;
E_0x55f5f55fc2f0/1 .event posedge, v0x55f5f56b6c90_0;
E_0x55f5f55fc2f0 .event/or E_0x55f5f55fc2f0/0, E_0x55f5f55fc2f0/1;
S_0x55f5f562dfc0 .scope module, "cpuInst" "mips_cpu_bus" 3 34, 4 1 0, S_0x55f5f562d0e0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "waitrequest";
    .port_info 5 /INPUT 32 "readdata";
    .port_info 6 /OUTPUT 1 "write";
    .port_info 7 /OUTPUT 1 "read";
    .port_info 8 /OUTPUT 4 "byteenable";
    .port_info 9 /OUTPUT 32 "writedata";
    .port_info 10 /OUTPUT 32 "address";
<<<<<<< HEAD
enum0x55a46df16130 .enum4 (2)
=======
enum0x55f5f55d4a00 .enum4 (2)
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
   "DATA_FETCH" 2'b00,
   "DATA_WRITE" 2'b01,
   "INSTR_FETCH" 2'b10,
   "WAITING" 2'b11
 ;
<<<<<<< HEAD
v0x55a46dff3a30_0 .net "active", 0 0, v0x55a46dff1c80_0;  alias, 1 drivers
v0x55a46dff3b20_0 .var "address", 31 0;
v0x55a46dff3be0_0 .net "byteenable", 3 0, v0x55a46dff21e0_0;  alias, 1 drivers
v0x55a46dff3ce0_0 .net "clk", 0 0, v0x55a46dff6160_0;  1 drivers
v0x55a46dff3dd0_0 .var "clk_enable", 0 0;
v0x55a46dff3f10_0 .net "data_addr", 31 0, v0x55a46dff2140_0;  1 drivers
v0x55a46dff3fb0_0 .var "data_read", 31 0;
v0x55a46dff4050_0 .net "data_read_en", 0 0, v0x55a46dff2280_0;  1 drivers
v0x55a46dff40f0_0 .var "data_reg", 31 0;
v0x55a46dff4190_0 .net "data_write", 0 0, v0x55a46dff2420_0;  1 drivers
v0x55a46dff4260_0 .net "instr_addr", 31 0, v0x55a46dff2830_0;  1 drivers
v0x55a46dff4330_0 .var "instr_addr_reg", 31 0;
v0x55a46dff43f0_0 .var "instr_read", 31 0;
v0x55a46dff44e0_0 .var "instr_reg", 31 0;
v0x55a46dff45a0_0 .var "next_state", 1 0;
v0x55a46dff4680_0 .var "read", 0 0;
v0x55a46dff4740_0 .net "readdata", 31 0, v0x55a46dff6200_0;  1 drivers
v0x55a46dff4820_0 .net "register_v0", 31 0, v0x55a46dff1350_0;  alias, 1 drivers
v0x55a46dff48e0_0 .net "reset", 0 0, v0x55a46dff64f0_0;  1 drivers
v0x55a46dff49d0_0 .var "state", 1 0;
v0x55a46dff4ab0_0 .net "waitrequest", 0 0, v0x55a46dff6590_0;  1 drivers
v0x55a46dff4b70_0 .var "write", 0 0;
v0x55a46dff4c30_0 .net "writedata", 31 0, v0x55a46dff24e0_0;  alias, 1 drivers
E_0x55a46df27580/0 .event edge, v0x55a46dff4330_0, v0x55a46dff2830_0, v0x55a46dff2280_0, v0x55a46dff2420_0;
E_0x55a46df27580/1 .event edge, v0x55a46dff45a0_0, v0x55a46dff2140_0, v0x55a46dff49d0_0, v0x55a46dff4740_0;
E_0x55a46df27580/2 .event edge, v0x55a46dff44e0_0, v0x55a46dff40f0_0, v0x55a46dff4ab0_0;
E_0x55a46df27580 .event/or E_0x55a46df27580/0, E_0x55a46df27580/1, E_0x55a46df27580/2;
S_0x55a46dfd6210 .scope module, "harvard_cpu" "mips_cpu_harvard_mod" 4 94, 5 1 0, S_0x55a46df6c710;
=======
v0x55f5f56b5f60_0 .net "active", 0 0, v0x55f5f56b41b0_0;  alias, 1 drivers
v0x55f5f56b6050_0 .var "address", 31 0;
v0x55f5f56b6110_0 .net "byteenable", 3 0, v0x55f5f56b4710_0;  alias, 1 drivers
v0x55f5f56b6210_0 .net "clk", 0 0, v0x55f5f56b8670_0;  1 drivers
v0x55f5f56b6300_0 .var "clk_enable", 0 0;
v0x55f5f56b6440_0 .net "data_addr", 31 0, v0x55f5f56b4670_0;  1 drivers
v0x55f5f56b64e0_0 .var "data_addr_reg", 31 0;
v0x55f5f56b65a0_0 .var "data_read", 31 0;
v0x55f5f56b6660_0 .net "data_read_en", 0 0, v0x55f5f56b47b0_0;  1 drivers
v0x55f5f56b6700_0 .var "data_reg", 31 0;
v0x55f5f56b67a0_0 .net "data_write", 0 0, v0x55f5f56b4950_0;  1 drivers
v0x55f5f56b6870_0 .net "instr_addr", 31 0, v0x55f5f56b4d60_0;  1 drivers
v0x55f5f56b6940_0 .var "instr_addr_reg", 31 0;
v0x55f5f56b6a00_0 .var "instr_read", 31 0;
v0x55f5f56b6af0_0 .var "instr_reg", 31 0;
v0x55f5f56b6bb0_0 .var "next_state", 1 0;
v0x55f5f56b6c90_0 .var "read", 0 0;
v0x55f5f56b6d50_0 .net "readdata", 31 0, v0x55f5f56b8710_0;  1 drivers
v0x55f5f56b6e30_0 .net "register_v0", 31 0, v0x55f5f56b3880_0;  alias, 1 drivers
v0x55f5f56b6ef0_0 .net "reset", 0 0, v0x55f5f56b8a00_0;  1 drivers
v0x55f5f56b6fe0_0 .net "waitrequest", 0 0, v0x55f5f56b8aa0_0;  1 drivers
v0x55f5f56b70a0_0 .var "write", 0 0;
v0x55f5f56b7160_0 .net "writedata", 31 0, v0x55f5f56b4a10_0;  alias, 1 drivers
E_0x55f5f55e7700/0 .event edge, v0x55f5f56b6940_0, v0x55f5f56b4d60_0, v0x55f5f56b47b0_0, v0x55f5f56b64e0_0;
E_0x55f5f55e7700/1 .event edge, v0x55f5f56b4670_0, v0x55f5f56b4950_0, v0x55f5f56b6bb0_0, v0x55f5f56b6d50_0;
E_0x55f5f55e7700/2 .event edge, v0x55f5f56b6af0_0, v0x55f5f56b6700_0, v0x55f5f56b6fe0_0;
E_0x55f5f55e7700 .event/or E_0x55f5f55e7700/0, E_0x55f5f55e7700/1, E_0x55f5f55e7700/2;
S_0x55f5f562d5b0 .scope module, "harvard_cpu" "mips_cpu_harvard_mod" 4 93, 5 1 0, S_0x55f5f562dfc0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /INPUT 32 "instr_readdata";
    .port_info 6 /OUTPUT 32 "instr_address";
    .port_info 7 /INPUT 32 "data_readdata";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 4 "data_byteenable";
    .port_info 11 /OUTPUT 32 "data_writedata";
    .port_info 12 /OUTPUT 32 "data_address";
<<<<<<< HEAD
enum0x55a46df39350 .enum4 (6)
=======
enum0x55f5f55f94d0 .enum4 (6)
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
   "R_TYPE" 6'b000000,
   "BR_Z" 6'b000001,
   "ADDIU" 6'b001001,
   "ANDI" 6'b001100,
   "BEQ" 6'b000100,
   "BGTZ" 6'b000111,
   "BLEZ" 6'b000110,
   "BNE" 6'b000101,
   "J" 6'b000010,
   "JAL" 6'b000011,
   "LB" 6'b100000,
   "LBU" 6'b100100,
   "LH" 6'b100001,
   "LHU" 6'b100101,
   "LUI" 6'b001111,
   "LW" 6'b100011,
   "LWL" 6'b100010,
   "LWR" 6'b100110,
   "ORI" 6'b001101,
   "SB" 6'b101000,
   "SH" 6'b101001,
   "SLTI" 6'b001010,
   "SLTIU" 6'b001011,
   "SW" 6'b101011,
   "XORI" 6'b001110
 ;
<<<<<<< HEAD
enum0x55a46df99080 .enum4 (6)
=======
enum0x55f5f565aff0 .enum4 (6)
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
   "F_ADDU" 6'b100001,
   "F_AND" 6'b100100,
   "F_DIV" 6'b011010,
   "F_DIVU" 6'b011011,
   "F_JALR" 6'b001001,
   "F_JR" 6'b001000,
   "F_MFHI" 6'b010000,
   "F_MFLO" 6'b010010,
   "F_MTHI" 6'b010001,
   "F_MTLO" 6'b010011,
   "F_MULT" 6'b011000,
   "F_MULTU" 6'b011001,
   "F_OR" 6'b100101,
   "F_SLL" 6'b000000,
   "F_SLLV" 6'b000100,
   "F_SLT" 6'b101010,
   "F_SLTU" 6'b101011,
   "F_SRA" 6'b000011,
   "F_SRAV" 6'b000111,
   "F_SRL" 6'b000010,
   "F_SRLV" 6'b000110,
   "F_SUBU" 6'b100011,
   "F_XOR" 6'b100110
 ;
<<<<<<< HEAD
enum0x55a46df9b710 .enum4 (4)
=======
enum0x55f5f565d680 .enum4 (4)
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
   "ADDU" 4'b0000,
   "SUBU" 4'b0001,
   "AND" 4'b0010,
   "OR" 4'b0011,
   "XOR" 4'b0100,
   "SRL" 4'b0101,
   "SRA" 4'b0110,
   "SLL" 4'b0111,
   "SLT" 4'b1000,
   "SLTU" 4'b1001
 ;
<<<<<<< HEAD
v0x55a46dff1c80_0 .var "active", 0 0;
v0x55a46dff1d60_0 .var "alu_b", 31 0;
v0x55a46dff1e20_0 .var "alu_control", 3 0;
v0x55a46dff1ec0_0 .net "alu_result", 31 0, v0x55a46dfd34b0_0;  1 drivers
v0x55a46dff1f60_0 .var "alu_shift_amt", 4 0;
v0x55a46dff2000_0 .net "clk", 0 0, v0x55a46dff6160_0;  alias, 1 drivers
v0x55a46dff20a0_0 .net "clk_enable", 0 0, v0x55a46dff3dd0_0;  1 drivers
v0x55a46dff2140_0 .var "data_address", 31 0;
v0x55a46dff21e0_0 .var "data_byteenable", 3 0;
v0x55a46dff2280_0 .var "data_read", 0 0;
v0x55a46dff2340_0 .net "data_readdata", 31 0, v0x55a46dff3fb0_0;  1 drivers
v0x55a46dff2420_0 .var "data_write", 0 0;
v0x55a46dff24e0_0 .var "data_writedata", 31 0;
v0x55a46dff25c0_0 .net "equal", 0 0, v0x55a46dfd1570_0;  1 drivers
v0x55a46dff2690_0 .var "hi_in", 31 0;
v0x55a46dff2750_0 .var "hi_reg", 31 0;
v0x55a46dff2830_0 .var "instr_address", 31 0;
v0x55a46dff2a20_0 .net "instr_readdata", 31 0, v0x55a46dff43f0_0;  1 drivers
v0x55a46dff2b00_0 .var "ir_reg", 31 0;
v0x55a46dff2be0_0 .var "lo_in", 31 0;
v0x55a46dff2cc0_0 .var "lo_reg", 31 0;
v0x55a46dff2da0_0 .net "negative", 0 0, v0x55a46dfce630_0;  1 drivers
v0x55a46dff2e70_0 .var "pc_in", 31 0;
v0x55a46dff2f30_0 .var "pc_reg", 31 0;
v0x55a46dff3010_0 .var "product", 63 0;
v0x55a46dff30f0_0 .var "quotient", 31 0;
v0x55a46dff31d0_0 .net "read_data_a", 31 0, v0x55a46dff0f50_0;  1 drivers
v0x55a46dff3290_0 .net "read_data_b", 31 0, v0x55a46dff1010_0;  1 drivers
v0x55a46dff3350_0 .var "regfile_write_addr", 4 0;
v0x55a46dff3420_0 .var "regfile_write_data", 31 0;
v0x55a46dff34f0_0 .var "regfile_write_enable", 0 0;
v0x55a46dff35c0_0 .net "register_v0", 31 0, v0x55a46dff1350_0;  alias, 1 drivers
v0x55a46dff3690_0 .var "remainder", 31 0;
v0x55a46dff3730_0 .net "reset", 0 0, v0x55a46dff64f0_0;  alias, 1 drivers
v0x55a46dff3800_0 .net "zero", 0 0, v0x55a46dff05a0_0;  1 drivers
E_0x55a46dfd5670/0 .event edge, v0x55a46dff2f30_0, v0x55a46dff1a00_0, v0x55a46dfd34b0_0, v0x55a46dff2b00_0;
E_0x55a46dfd5670/1 .event edge, v0x55a46df67be0_0, v0x55a46dff1010_0, v0x55a46dff1c80_0, v0x55a46dff3010_0;
E_0x55a46dfd5670/2 .event edge, v0x55a46dff3690_0, v0x55a46dff30f0_0, v0x55a46dff2750_0, v0x55a46dff2cc0_0;
E_0x55a46dfd5670/3 .event edge, v0x55a46dfce630_0, v0x55a46dff2340_0, v0x55a46dfd1570_0, v0x55a46dff05a0_0;
E_0x55a46dfd5670 .event/or E_0x55a46dfd5670/0, E_0x55a46dfd5670/1, E_0x55a46dfd5670/2, E_0x55a46dfd5670/3;
L_0x55a46dff67e0 .part v0x55a46dff2b00_0, 21, 5;
L_0x55a46dff6880 .part v0x55a46dff2b00_0, 16, 5;
S_0x55a46df54ae0 .scope module, "alu" "mips_cpu_alu" 5 67, 6 1 0, S_0x55a46dfd6210;
=======
v0x55f5f56b41b0_0 .var "active", 0 0;
v0x55f5f56b4290_0 .var "alu_b", 31 0;
v0x55f5f56b4350_0 .var "alu_control", 3 0;
v0x55f5f56b43f0_0 .net "alu_result", 31 0, v0x55f5f5696b20_0;  1 drivers
v0x55f5f56b4490_0 .var "alu_shift_amt", 4 0;
v0x55f5f56b4530_0 .net "clk", 0 0, v0x55f5f56b8670_0;  alias, 1 drivers
v0x55f5f56b45d0_0 .net "clk_enable", 0 0, v0x55f5f56b6300_0;  1 drivers
v0x55f5f56b4670_0 .var "data_address", 31 0;
v0x55f5f56b4710_0 .var "data_byteenable", 3 0;
v0x55f5f56b47b0_0 .var "data_read", 0 0;
v0x55f5f56b4870_0 .net "data_readdata", 31 0, v0x55f5f56b65a0_0;  1 drivers
v0x55f5f56b4950_0 .var "data_write", 0 0;
v0x55f5f56b4a10_0 .var "data_writedata", 31 0;
v0x55f5f56b4af0_0 .net "equal", 0 0, v0x55f5f56946a0_0;  1 drivers
v0x55f5f56b4bc0_0 .var "hi_in", 31 0;
v0x55f5f56b4c80_0 .var "hi_reg", 31 0;
v0x55f5f56b4d60_0 .var "instr_address", 31 0;
v0x55f5f56b4f50_0 .net "instr_readdata", 31 0, v0x55f5f56b6a00_0;  1 drivers
v0x55f5f56b5030_0 .var "ir_reg", 31 0;
v0x55f5f56b5110_0 .var "lo_in", 31 0;
v0x55f5f56b51f0_0 .var "lo_reg", 31 0;
v0x55f5f56b52d0_0 .net "negative", 0 0, v0x55f5f5691120_0;  1 drivers
v0x55f5f56b53a0_0 .var "pc_in", 31 0;
v0x55f5f56b5460_0 .var "pc_reg", 31 0;
v0x55f5f56b5540_0 .var "product", 63 0;
v0x55f5f56b5620_0 .var "quotient", 31 0;
v0x55f5f56b5700_0 .net "read_data_a", 31 0, v0x55f5f56b3480_0;  1 drivers
v0x55f5f56b57c0_0 .net "read_data_b", 31 0, v0x55f5f56b3540_0;  1 drivers
v0x55f5f56b5880_0 .var "regfile_write_addr", 4 0;
v0x55f5f56b5950_0 .var "regfile_write_data", 31 0;
v0x55f5f56b5a20_0 .var "regfile_write_enable", 0 0;
v0x55f5f56b5af0_0 .net "register_v0", 31 0, v0x55f5f56b3880_0;  alias, 1 drivers
v0x55f5f56b5bc0_0 .var "remainder", 31 0;
v0x55f5f56b5c60_0 .net "reset", 0 0, v0x55f5f56b8a00_0;  alias, 1 drivers
v0x55f5f56b5d30_0 .net "zero", 0 0, v0x55f5f56b2ad0_0;  1 drivers
E_0x55f5f5698440/0 .event edge, v0x55f5f56b5460_0, v0x55f5f56b3f30_0, v0x55f5f5696b20_0, v0x55f5f56b5030_0;
E_0x55f5f5698440/1 .event edge, v0x55f5f5695ad0_0, v0x55f5f56b3540_0, v0x55f5f56b41b0_0, v0x55f5f56b5540_0;
E_0x55f5f5698440/2 .event edge, v0x55f5f56b5bc0_0, v0x55f5f56b5620_0, v0x55f5f56b4c80_0, v0x55f5f56b51f0_0;
E_0x55f5f5698440/3 .event edge, v0x55f5f5691120_0, v0x55f5f56b4870_0, v0x55f5f56946a0_0, v0x55f5f56b2ad0_0;
E_0x55f5f5698440 .event/or E_0x55f5f5698440/0, E_0x55f5f5698440/1, E_0x55f5f5698440/2, E_0x55f5f5698440/3;
L_0x55f5f56b8cf0 .part v0x55f5f56b5030_0, 21, 5;
L_0x55f5f56b8d90 .part v0x55f5f56b5030_0, 16, 5;
S_0x55f5f56152d0 .scope module, "alu" "mips_cpu_alu" 5 67, 6 1 0, S_0x55f5f562d5b0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
 .timescale 0 0;
    .port_info 0 /INPUT 4 "alu_control";
    .port_info 1 /INPUT 5 "alu_shift_amt";
    .port_info 2 /INPUT 32 "alu_a";
    .port_info 3 /INPUT 32 "alu_b";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "equal";
    .port_info 6 /OUTPUT 1 "negative";
    .port_info 7 /OUTPUT 32 "alu_out";
<<<<<<< HEAD
enum0x55a46df9ccd0 .enum4 (4)
=======
enum0x55f5f565ec40 .enum4 (4)
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
   "ADDU" 4'b0000,
   "SUBU" 4'b0001,
   "AND" 4'b0010,
   "OR" 4'b0011,
   "XOR" 4'b0100,
   "SRL" 4'b0101,
   "SRA" 4'b0110,
   "SLL" 4'b0111,
   "STL" 4'b1000,
   "STLU" 4'b1001
 ;
<<<<<<< HEAD
v0x55a46df67be0_0 .net "alu_a", 31 0, v0x55a46dff0f50_0;  alias, 1 drivers
v0x55a46dfd29a0_0 .net "alu_b", 31 0, v0x55a46dff1d60_0;  1 drivers
v0x55a46dfd3200_0 .net "alu_control", 3 0, v0x55a46dff1e20_0;  1 drivers
v0x55a46dfd34b0_0 .var "alu_out", 31 0;
v0x55a46dfd39f0_0 .net "alu_shift_amt", 4 0, v0x55a46dff1f60_0;  1 drivers
v0x55a46dfd1570_0 .var "equal", 0 0;
v0x55a46dfce630_0 .var "negative", 0 0;
v0x55a46dff05a0_0 .var "zero", 0 0;
E_0x55a46dfd57d0 .event edge, v0x55a46dfd3200_0, v0x55a46df67be0_0, v0x55a46dfd29a0_0, v0x55a46dfd39f0_0;
S_0x55a46dff07b0 .scope module, "reg_file" "mips_cpu_register_file" 5 78, 7 1 0, S_0x55a46dfd6210;
=======
v0x55f5f5695ad0_0 .net "alu_a", 31 0, v0x55f5f56b3480_0;  alias, 1 drivers
v0x55f5f5696330_0 .net "alu_b", 31 0, v0x55f5f56b4290_0;  1 drivers
v0x55f5f56965e0_0 .net "alu_control", 3 0, v0x55f5f56b4350_0;  1 drivers
v0x55f5f5696b20_0 .var "alu_out", 31 0;
v0x55f5f566df30_0 .net "alu_shift_amt", 4 0, v0x55f5f56b4490_0;  1 drivers
v0x55f5f56946a0_0 .var "equal", 0 0;
v0x55f5f5691120_0 .var "negative", 0 0;
v0x55f5f56b2ad0_0 .var "zero", 0 0;
E_0x55f5f5698880 .event edge, v0x55f5f56965e0_0, v0x55f5f5695ad0_0, v0x55f5f5696330_0, v0x55f5f566df30_0;
S_0x55f5f56b2ce0 .scope module, "reg_file" "mips_cpu_register_file" 5 78, 7 1 0, S_0x55f5f562d5b0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clk_enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 5 "read_addr_a";
    .port_info 5 /OUTPUT 32 "read_data_a";
    .port_info 6 /INPUT 5 "read_addr_b";
    .port_info 7 /OUTPUT 32 "read_data_b";
    .port_info 8 /INPUT 5 "regfile_write_addr";
    .port_info 9 /INPUT 1 "regfile_write_enable";
    .port_info 10 /INPUT 32 "regfile_write_data";
<<<<<<< HEAD
v0x55a46dff0ae0_0 .net "clk", 0 0, v0x55a46dff6160_0;  alias, 1 drivers
v0x55a46dff0bc0_0 .net "clk_enable", 0 0, v0x55a46dff3dd0_0;  alias, 1 drivers
v0x55a46dff0c80_0 .var/i "i", 31 0;
v0x55a46dff0d40_0 .net "read_addr_a", 4 0, L_0x55a46dff67e0;  1 drivers
v0x55a46dff0e20_0 .net "read_addr_b", 4 0, L_0x55a46dff6880;  1 drivers
v0x55a46dff0f50_0 .var "read_data_a", 31 0;
v0x55a46dff1010_0 .var "read_data_b", 31 0;
v0x55a46dff10d0_0 .net "regfile_write_addr", 4 0, v0x55a46dff3350_0;  1 drivers
v0x55a46dff11b0_0 .net "regfile_write_data", 31 0, v0x55a46dff3420_0;  1 drivers
v0x55a46dff1290_0 .net "regfile_write_enable", 0 0, v0x55a46dff34f0_0;  1 drivers
v0x55a46dff1350_0 .var "register_v0", 31 0;
v0x55a46dff1430 .array "regs", 0 31, 31 0;
v0x55a46dff1a00_0 .net "reset", 0 0, v0x55a46dff64f0_0;  alias, 1 drivers
E_0x55a46dfd58f0 .event posedge, v0x55a46dff0ae0_0;
v0x55a46dff1430_2 .array/port v0x55a46dff1430, 2;
v0x55a46dff1430_0 .array/port v0x55a46dff1430, 0;
E_0x55a46dff0980/0 .event edge, v0x55a46dff1a00_0, v0x55a46dff1430_2, v0x55a46dff0d40_0, v0x55a46dff1430_0;
v0x55a46dff1430_1 .array/port v0x55a46dff1430, 1;
v0x55a46dff1430_3 .array/port v0x55a46dff1430, 3;
v0x55a46dff1430_4 .array/port v0x55a46dff1430, 4;
v0x55a46dff1430_5 .array/port v0x55a46dff1430, 5;
E_0x55a46dff0980/1 .event edge, v0x55a46dff1430_1, v0x55a46dff1430_3, v0x55a46dff1430_4, v0x55a46dff1430_5;
v0x55a46dff1430_6 .array/port v0x55a46dff1430, 6;
v0x55a46dff1430_7 .array/port v0x55a46dff1430, 7;
v0x55a46dff1430_8 .array/port v0x55a46dff1430, 8;
v0x55a46dff1430_9 .array/port v0x55a46dff1430, 9;
E_0x55a46dff0980/2 .event edge, v0x55a46dff1430_6, v0x55a46dff1430_7, v0x55a46dff1430_8, v0x55a46dff1430_9;
v0x55a46dff1430_10 .array/port v0x55a46dff1430, 10;
v0x55a46dff1430_11 .array/port v0x55a46dff1430, 11;
v0x55a46dff1430_12 .array/port v0x55a46dff1430, 12;
v0x55a46dff1430_13 .array/port v0x55a46dff1430, 13;
E_0x55a46dff0980/3 .event edge, v0x55a46dff1430_10, v0x55a46dff1430_11, v0x55a46dff1430_12, v0x55a46dff1430_13;
v0x55a46dff1430_14 .array/port v0x55a46dff1430, 14;
v0x55a46dff1430_15 .array/port v0x55a46dff1430, 15;
v0x55a46dff1430_16 .array/port v0x55a46dff1430, 16;
v0x55a46dff1430_17 .array/port v0x55a46dff1430, 17;
E_0x55a46dff0980/4 .event edge, v0x55a46dff1430_14, v0x55a46dff1430_15, v0x55a46dff1430_16, v0x55a46dff1430_17;
v0x55a46dff1430_18 .array/port v0x55a46dff1430, 18;
v0x55a46dff1430_19 .array/port v0x55a46dff1430, 19;
v0x55a46dff1430_20 .array/port v0x55a46dff1430, 20;
v0x55a46dff1430_21 .array/port v0x55a46dff1430, 21;
E_0x55a46dff0980/5 .event edge, v0x55a46dff1430_18, v0x55a46dff1430_19, v0x55a46dff1430_20, v0x55a46dff1430_21;
v0x55a46dff1430_22 .array/port v0x55a46dff1430, 22;
v0x55a46dff1430_23 .array/port v0x55a46dff1430, 23;
v0x55a46dff1430_24 .array/port v0x55a46dff1430, 24;
v0x55a46dff1430_25 .array/port v0x55a46dff1430, 25;
E_0x55a46dff0980/6 .event edge, v0x55a46dff1430_22, v0x55a46dff1430_23, v0x55a46dff1430_24, v0x55a46dff1430_25;
v0x55a46dff1430_26 .array/port v0x55a46dff1430, 26;
v0x55a46dff1430_27 .array/port v0x55a46dff1430, 27;
v0x55a46dff1430_28 .array/port v0x55a46dff1430, 28;
v0x55a46dff1430_29 .array/port v0x55a46dff1430, 29;
E_0x55a46dff0980/7 .event edge, v0x55a46dff1430_26, v0x55a46dff1430_27, v0x55a46dff1430_28, v0x55a46dff1430_29;
v0x55a46dff1430_30 .array/port v0x55a46dff1430, 30;
v0x55a46dff1430_31 .array/port v0x55a46dff1430, 31;
E_0x55a46dff0980/8 .event edge, v0x55a46dff1430_30, v0x55a46dff1430_31, v0x55a46dff0e20_0;
E_0x55a46dff0980 .event/or E_0x55a46dff0980/0, E_0x55a46dff0980/1, E_0x55a46dff0980/2, E_0x55a46dff0980/3, E_0x55a46dff0980/4, E_0x55a46dff0980/5, E_0x55a46dff0980/6, E_0x55a46dff0980/7, E_0x55a46dff0980/8;
S_0x55a46dff4e30 .scope module, "ramInst" "RAM_8x8192_avalon_mapped" 3 23, 8 1 0, S_0x55a46df6d120;
=======
v0x55f5f56b3010_0 .net "clk", 0 0, v0x55f5f56b8670_0;  alias, 1 drivers
v0x55f5f56b30f0_0 .net "clk_enable", 0 0, v0x55f5f56b6300_0;  alias, 1 drivers
v0x55f5f56b31b0_0 .var/i "i", 31 0;
v0x55f5f56b3270_0 .net "read_addr_a", 4 0, L_0x55f5f56b8cf0;  1 drivers
v0x55f5f56b3350_0 .net "read_addr_b", 4 0, L_0x55f5f56b8d90;  1 drivers
v0x55f5f56b3480_0 .var "read_data_a", 31 0;
v0x55f5f56b3540_0 .var "read_data_b", 31 0;
v0x55f5f56b3600_0 .net "regfile_write_addr", 4 0, v0x55f5f56b5880_0;  1 drivers
v0x55f5f56b36e0_0 .net "regfile_write_data", 31 0, v0x55f5f56b5950_0;  1 drivers
v0x55f5f56b37c0_0 .net "regfile_write_enable", 0 0, v0x55f5f56b5a20_0;  1 drivers
v0x55f5f56b3880_0 .var "register_v0", 31 0;
v0x55f5f56b3960 .array "regs", 0 31, 31 0;
v0x55f5f56b3f30_0 .net "reset", 0 0, v0x55f5f56b8a00_0;  alias, 1 drivers
E_0x55f5f5698a80 .event posedge, v0x55f5f56b3010_0;
v0x55f5f56b3960_2 .array/port v0x55f5f56b3960, 2;
v0x55f5f56b3960_0 .array/port v0x55f5f56b3960, 0;
E_0x55f5f56b2eb0/0 .event edge, v0x55f5f56b3f30_0, v0x55f5f56b3960_2, v0x55f5f56b3270_0, v0x55f5f56b3960_0;
v0x55f5f56b3960_1 .array/port v0x55f5f56b3960, 1;
v0x55f5f56b3960_3 .array/port v0x55f5f56b3960, 3;
v0x55f5f56b3960_4 .array/port v0x55f5f56b3960, 4;
v0x55f5f56b3960_5 .array/port v0x55f5f56b3960, 5;
E_0x55f5f56b2eb0/1 .event edge, v0x55f5f56b3960_1, v0x55f5f56b3960_3, v0x55f5f56b3960_4, v0x55f5f56b3960_5;
v0x55f5f56b3960_6 .array/port v0x55f5f56b3960, 6;
v0x55f5f56b3960_7 .array/port v0x55f5f56b3960, 7;
v0x55f5f56b3960_8 .array/port v0x55f5f56b3960, 8;
v0x55f5f56b3960_9 .array/port v0x55f5f56b3960, 9;
E_0x55f5f56b2eb0/2 .event edge, v0x55f5f56b3960_6, v0x55f5f56b3960_7, v0x55f5f56b3960_8, v0x55f5f56b3960_9;
v0x55f5f56b3960_10 .array/port v0x55f5f56b3960, 10;
v0x55f5f56b3960_11 .array/port v0x55f5f56b3960, 11;
v0x55f5f56b3960_12 .array/port v0x55f5f56b3960, 12;
v0x55f5f56b3960_13 .array/port v0x55f5f56b3960, 13;
E_0x55f5f56b2eb0/3 .event edge, v0x55f5f56b3960_10, v0x55f5f56b3960_11, v0x55f5f56b3960_12, v0x55f5f56b3960_13;
v0x55f5f56b3960_14 .array/port v0x55f5f56b3960, 14;
v0x55f5f56b3960_15 .array/port v0x55f5f56b3960, 15;
v0x55f5f56b3960_16 .array/port v0x55f5f56b3960, 16;
v0x55f5f56b3960_17 .array/port v0x55f5f56b3960, 17;
E_0x55f5f56b2eb0/4 .event edge, v0x55f5f56b3960_14, v0x55f5f56b3960_15, v0x55f5f56b3960_16, v0x55f5f56b3960_17;
v0x55f5f56b3960_18 .array/port v0x55f5f56b3960, 18;
v0x55f5f56b3960_19 .array/port v0x55f5f56b3960, 19;
v0x55f5f56b3960_20 .array/port v0x55f5f56b3960, 20;
v0x55f5f56b3960_21 .array/port v0x55f5f56b3960, 21;
E_0x55f5f56b2eb0/5 .event edge, v0x55f5f56b3960_18, v0x55f5f56b3960_19, v0x55f5f56b3960_20, v0x55f5f56b3960_21;
v0x55f5f56b3960_22 .array/port v0x55f5f56b3960, 22;
v0x55f5f56b3960_23 .array/port v0x55f5f56b3960, 23;
v0x55f5f56b3960_24 .array/port v0x55f5f56b3960, 24;
v0x55f5f56b3960_25 .array/port v0x55f5f56b3960, 25;
E_0x55f5f56b2eb0/6 .event edge, v0x55f5f56b3960_22, v0x55f5f56b3960_23, v0x55f5f56b3960_24, v0x55f5f56b3960_25;
v0x55f5f56b3960_26 .array/port v0x55f5f56b3960, 26;
v0x55f5f56b3960_27 .array/port v0x55f5f56b3960, 27;
v0x55f5f56b3960_28 .array/port v0x55f5f56b3960, 28;
v0x55f5f56b3960_29 .array/port v0x55f5f56b3960, 29;
E_0x55f5f56b2eb0/7 .event edge, v0x55f5f56b3960_26, v0x55f5f56b3960_27, v0x55f5f56b3960_28, v0x55f5f56b3960_29;
v0x55f5f56b3960_30 .array/port v0x55f5f56b3960, 30;
v0x55f5f56b3960_31 .array/port v0x55f5f56b3960, 31;
E_0x55f5f56b2eb0/8 .event edge, v0x55f5f56b3960_30, v0x55f5f56b3960_31, v0x55f5f56b3350_0;
E_0x55f5f56b2eb0 .event/or E_0x55f5f56b2eb0/0, E_0x55f5f56b2eb0/1, E_0x55f5f56b2eb0/2, E_0x55f5f56b2eb0/3, E_0x55f5f56b2eb0/4, E_0x55f5f56b2eb0/5, E_0x55f5f56b2eb0/6, E_0x55f5f56b2eb0/7, E_0x55f5f56b2eb0/8;
S_0x55f5f56b7360 .scope module, "ramInst" "RAM_8x8192_avalon_mapped" 3 23, 8 1 0, S_0x55f5f562d0e0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 1 "write";
    .port_info 3 /INPUT 1 "read";
    .port_info 4 /INPUT 1 "waitrequest";
    .port_info 5 /INPUT 32 "writedata";
    .port_info 6 /INPUT 4 "byteenable";
    .port_info 7 /OUTPUT 32 "readdata";
<<<<<<< HEAD
P_0x55a46dff5030 .param/str "RAM_FILE" 0 8 13, "test/2-binary/ori1.hex.txt";
v0x55a46dff55e0_0 .net "address", 31 0, v0x55a46dff3b20_0;  alias, 1 drivers
v0x55a46dff56c0_0 .net "byteenable", 3 0, v0x55a46dff21e0_0;  alias, 1 drivers
v0x55a46dff57b0_0 .net "clk", 0 0, v0x55a46dff6160_0;  alias, 1 drivers
v0x55a46dff5850_0 .var "mapped_address", 12 0;
v0x55a46dff5910 .array "mem", 0 8191, 7 0;
v0x55a46dff5a20_0 .net "read", 0 0, v0x55a46dff4680_0;  alias, 1 drivers
v0x55a46dff5ac0_0 .var "readdata", 31 0;
v0x55a46dff5b80_0 .net "waitrequest", 0 0, v0x55a46dff6590_0;  alias, 1 drivers
v0x55a46dff5c50_0 .net "write", 0 0, v0x55a46dff4b70_0;  alias, 1 drivers
v0x55a46dff5d20_0 .net "writedata", 31 0, v0x55a46dff24e0_0;  alias, 1 drivers
E_0x55a46dff5140 .event negedge, v0x55a46dff4ab0_0;
E_0x55a46dff5100 .event edge, v0x55a46dff3b20_0;
S_0x55a46dff52e0 .scope begin, "$unm_blk_1" "$unm_blk_1" 8 17, 8 17 0, S_0x55a46dff4e30;
 .timescale 0 0;
v0x55a46dff54e0_0 .var/i "i", 31 0;
    .scope S_0x55a46dff4e30;
T_0 ;
    %fork t_1, S_0x55a46dff52e0;
    %jmp t_0;
    .scope S_0x55a46dff52e0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a46dff54e0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x55a46dff54e0_0;
    %cmpi/s 8192, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x55a46dff54e0_0;
    %store/vec4a v0x55a46dff5910, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55a46dff54e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55a46dff54e0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call/w 8 23 "$display", "Loading %s into RAM", P_0x55a46dff5030 {0 0 0};
    %vpi_call/w 8 24 "$readmemh", P_0x55a46dff5030, v0x55a46dff5910, 32'sb00000000000000000000000000000000, 32'sb00000000000000000001111111111111 {0 0 0};
    %end;
    .scope S_0x55a46dff4e30;
t_0 %join;
    %end;
    .thread T_0;
    .scope S_0x55a46dff4e30;
T_1 ;
    %wait E_0x55a46dff5100;
    %load/vec4 v0x55a46dff55e0_0;
=======
P_0x55f5f56b7560 .param/str "RAM_FILE" 0 8 13, "test/2-binary/ori1.hex.txt";
v0x55f5f56b7af0_0 .net "address", 31 0, v0x55f5f56b6050_0;  alias, 1 drivers
v0x55f5f56b7bd0_0 .net "byteenable", 3 0, v0x55f5f56b4710_0;  alias, 1 drivers
v0x55f5f56b7cc0_0 .net "clk", 0 0, v0x55f5f56b8670_0;  alias, 1 drivers
v0x55f5f56b7d60_0 .var "mapped_address", 12 0;
v0x55f5f56b7e20 .array "mem", 0 8191, 7 0;
v0x55f5f56b7f30_0 .net "read", 0 0, v0x55f5f56b6c90_0;  alias, 1 drivers
v0x55f5f56b7fd0_0 .var "readdata", 31 0;
v0x55f5f56b8090_0 .net "waitrequest", 0 0, v0x55f5f56b8aa0_0;  alias, 1 drivers
v0x55f5f56b8160_0 .net "write", 0 0, v0x55f5f56b70a0_0;  alias, 1 drivers
v0x55f5f56b8230_0 .net "writedata", 31 0, v0x55f5f56b4a10_0;  alias, 1 drivers
E_0x55f5f56b7670 .event edge, v0x55f5f56b6050_0;
S_0x55f5f56b77f0 .scope begin, "$unm_blk_1" "$unm_blk_1" 8 17, 8 17 0, S_0x55f5f56b7360;
 .timescale 0 0;
v0x55f5f56b79f0_0 .var/i "i", 31 0;
    .scope S_0x55f5f56b7360;
T_0 ;
    %fork t_1, S_0x55f5f56b77f0;
    %jmp t_0;
    .scope S_0x55f5f56b77f0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f5f56b79f0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x55f5f56b79f0_0;
    %cmpi/s 8192, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x55f5f56b79f0_0;
    %store/vec4a v0x55f5f56b7e20, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55f5f56b79f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55f5f56b79f0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call/w 8 23 "$display", "Loading %s into RAM", P_0x55f5f56b7560 {0 0 0};
    %vpi_call/w 8 24 "$readmemh", P_0x55f5f56b7560, v0x55f5f56b7e20, 32'sb00000000000000000000000000000000, 32'sb00000000000000000001111111111111 {0 0 0};
    %end;
    .scope S_0x55f5f56b7360;
t_0 %join;
    %end;
    .thread T_0;
    .scope S_0x55f5f56b7360;
T_1 ;
    %wait E_0x55f5f56b7670;
    %load/vec4 v0x55f5f56b7af0_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %parti/s 8, 24, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 8;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 191, 0, 8;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_1.3, 6;
<<<<<<< HEAD
    %load/vec4 v0x55a46dff55e0_0;
    %parti/s 13, 0, 2;
    %store/vec4 v0x55a46dff5850_0, 0, 13;
    %jmp T_1.5;
T_1.0 ;
    %load/vec4 v0x55a46dff55e0_0;
    %parti/s 13, 0, 2;
    %store/vec4 v0x55a46dff5850_0, 0, 13;
    %jmp T_1.5;
T_1.1 ;
    %load/vec4 v0x55a46dff55e0_0;
    %parti/s 13, 0, 2;
    %addi 1024, 0, 13;
    %store/vec4 v0x55a46dff5850_0, 0, 13;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v0x55a46dff55e0_0;
    %parti/s 13, 0, 2;
    %addi 5120, 0, 13;
    %store/vec4 v0x55a46dff5850_0, 0, 13;
    %jmp T_1.5;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x55a46dff55e0_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a46dff5850_0, 0, 13;
=======
    %load/vec4 v0x55f5f56b7af0_0;
    %parti/s 13, 0, 2;
    %store/vec4 v0x55f5f56b7d60_0, 0, 13;
    %jmp T_1.5;
T_1.0 ;
    %load/vec4 v0x55f5f56b7af0_0;
    %parti/s 13, 0, 2;
    %store/vec4 v0x55f5f56b7d60_0, 0, 13;
    %jmp T_1.5;
T_1.1 ;
    %load/vec4 v0x55f5f56b7af0_0;
    %parti/s 13, 0, 2;
    %addi 1024, 0, 13;
    %store/vec4 v0x55f5f56b7d60_0, 0, 13;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v0x55f5f56b7af0_0;
    %parti/s 13, 0, 2;
    %addi 5120, 0, 13;
    %store/vec4 v0x55f5f56b7d60_0, 0, 13;
    %jmp T_1.5;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x55f5f56b7af0_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55f5f56b7d60_0, 0, 13;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
<<<<<<< HEAD
    .scope S_0x55a46dff4e30;
T_2 ;
    %wait E_0x55a46dff5140;
    %load/vec4 v0x55a46dff5a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x55a46dff5850_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55a46dff5910, 4;
    %load/vec4 v0x55a46dff5850_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55a46dff5910, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a46dff5850_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55a46dff5910, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a46dff5850_0;
    %pad/u 15;
    %ix/vec4 4;
    %load/vec4a v0x55a46dff5910, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55a46dff5ac0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55a46dff5c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x55a46dff56c0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x55a46dff5d20_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x55a46dff5850_0;
    %pad/u 15;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a46dff5910, 0, 4;
T_2.4 ;
    %load/vec4 v0x55a46dff56c0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %load/vec4 v0x55a46dff5d20_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x55a46dff5850_0;
=======
    .scope S_0x55f5f56b7360;
T_2 ;
    %wait E_0x55f5f5698a80;
    %load/vec4 v0x55f5f56b7f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x55f5f56b7d60_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55f5f56b7e20, 4;
    %load/vec4 v0x55f5f56b7d60_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55f5f56b7e20, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f5f56b7d60_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55f5f56b7e20, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f5f56b7d60_0;
    %pad/u 15;
    %ix/vec4 4;
    %load/vec4a v0x55f5f56b7e20, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55f5f56b7fd0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55f5f56b8160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x55f5f56b7bd0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x55f5f56b8230_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x55f5f56b7d60_0;
    %pad/u 15;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f5f56b7e20, 0, 4;
T_2.4 ;
    %load/vec4 v0x55f5f56b7bd0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %load/vec4 v0x55f5f56b8230_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x55f5f56b7d60_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
<<<<<<< HEAD
    %assign/vec4/a/d v0x55a46dff5910, 0, 4;
T_2.6 ;
    %load/vec4 v0x55a46dff56c0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x55a46dff5d20_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x55a46dff5850_0;
=======
    %assign/vec4/a/d v0x55f5f56b7e20, 0, 4;
T_2.6 ;
    %load/vec4 v0x55f5f56b7bd0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x55f5f56b8230_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x55f5f56b7d60_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
<<<<<<< HEAD
    %assign/vec4/a/d v0x55a46dff5910, 0, 4;
T_2.8 ;
    %load/vec4 v0x55a46dff56c0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %load/vec4 v0x55a46dff5d20_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x55a46dff5850_0;
=======
    %assign/vec4/a/d v0x55f5f56b7e20, 0, 4;
T_2.8 ;
    %load/vec4 v0x55f5f56b7bd0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %load/vec4 v0x55f5f56b8230_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x55f5f56b7d60_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
<<<<<<< HEAD
    %assign/vec4/a/d v0x55a46dff5910, 0, 4;
=======
    %assign/vec4/a/d v0x55f5f56b7e20, 0, 4;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
T_2.10 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
<<<<<<< HEAD
    .scope S_0x55a46df54ae0;
T_3 ;
Ewait_0 .event/or E_0x55a46dfd57d0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x55a46dfd3200_0;
=======
    .scope S_0x55f5f56152d0;
T_3 ;
Ewait_0 .event/or E_0x55f5f5698880, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x55f5f56965e0_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
<<<<<<< HEAD
    %load/vec4 v0x55a46dfd29a0_0;
    %store/vec4 v0x55a46dfd34b0_0, 0, 32;
    %jmp T_3.11;
T_3.0 ;
    %load/vec4 v0x55a46df67be0_0;
    %load/vec4 v0x55a46dfd29a0_0;
    %add;
    %store/vec4 v0x55a46dfd34b0_0, 0, 32;
    %jmp T_3.11;
T_3.1 ;
    %load/vec4 v0x55a46df67be0_0;
    %load/vec4 v0x55a46dfd29a0_0;
    %sub;
    %store/vec4 v0x55a46dfd34b0_0, 0, 32;
    %jmp T_3.11;
T_3.2 ;
    %load/vec4 v0x55a46df67be0_0;
    %load/vec4 v0x55a46dfd29a0_0;
    %and;
    %store/vec4 v0x55a46dfd34b0_0, 0, 32;
    %jmp T_3.11;
T_3.3 ;
    %load/vec4 v0x55a46df67be0_0;
    %load/vec4 v0x55a46dfd29a0_0;
    %or;
    %store/vec4 v0x55a46dfd34b0_0, 0, 32;
    %jmp T_3.11;
T_3.4 ;
    %load/vec4 v0x55a46df67be0_0;
    %load/vec4 v0x55a46dfd29a0_0;
    %xor;
    %store/vec4 v0x55a46dfd34b0_0, 0, 32;
    %jmp T_3.11;
T_3.5 ;
    %load/vec4 v0x55a46dfd29a0_0;
    %ix/getv 4, v0x55a46dfd39f0_0;
    %shiftr 4;
    %store/vec4 v0x55a46dfd34b0_0, 0, 32;
    %jmp T_3.11;
T_3.6 ;
    %load/vec4 v0x55a46dfd29a0_0;
    %ix/getv 4, v0x55a46dfd39f0_0;
    %shiftr/s 4;
    %store/vec4 v0x55a46dfd34b0_0, 0, 32;
    %jmp T_3.11;
T_3.7 ;
    %load/vec4 v0x55a46dfd29a0_0;
    %ix/getv 4, v0x55a46dfd39f0_0;
    %shiftl 4;
    %store/vec4 v0x55a46dfd34b0_0, 0, 32;
    %jmp T_3.11;
T_3.8 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55a46df67be0_0;
    %load/vec4 v0x55a46dfd29a0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a46dfd34b0_0, 0, 32;
    %jmp T_3.11;
T_3.9 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55a46df67be0_0;
    %load/vec4 v0x55a46dfd29a0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a46dfd34b0_0, 0, 32;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %load/vec4 v0x55a46df67be0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55a46dff05a0_0, 0, 1;
    %load/vec4 v0x55a46df67be0_0;
    %load/vec4 v0x55a46dfd29a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55a46dfd1570_0, 0, 1;
    %load/vec4 v0x55a46df67be0_0;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 5;
    %store/vec4 v0x55a46dfce630_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55a46dff07b0;
T_4 ;
Ewait_1 .event/or E_0x55a46dff0980, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x55a46dff1a00_0;
=======
    %load/vec4 v0x55f5f5696330_0;
    %store/vec4 v0x55f5f5696b20_0, 0, 32;
    %jmp T_3.11;
T_3.0 ;
    %load/vec4 v0x55f5f5695ad0_0;
    %load/vec4 v0x55f5f5696330_0;
    %add;
    %store/vec4 v0x55f5f5696b20_0, 0, 32;
    %jmp T_3.11;
T_3.1 ;
    %load/vec4 v0x55f5f5695ad0_0;
    %load/vec4 v0x55f5f5696330_0;
    %sub;
    %store/vec4 v0x55f5f5696b20_0, 0, 32;
    %jmp T_3.11;
T_3.2 ;
    %load/vec4 v0x55f5f5695ad0_0;
    %load/vec4 v0x55f5f5696330_0;
    %and;
    %store/vec4 v0x55f5f5696b20_0, 0, 32;
    %jmp T_3.11;
T_3.3 ;
    %load/vec4 v0x55f5f5695ad0_0;
    %load/vec4 v0x55f5f5696330_0;
    %or;
    %store/vec4 v0x55f5f5696b20_0, 0, 32;
    %jmp T_3.11;
T_3.4 ;
    %load/vec4 v0x55f5f5695ad0_0;
    %load/vec4 v0x55f5f5696330_0;
    %xor;
    %store/vec4 v0x55f5f5696b20_0, 0, 32;
    %jmp T_3.11;
T_3.5 ;
    %load/vec4 v0x55f5f5696330_0;
    %ix/getv 4, v0x55f5f566df30_0;
    %shiftr 4;
    %store/vec4 v0x55f5f5696b20_0, 0, 32;
    %jmp T_3.11;
T_3.6 ;
    %load/vec4 v0x55f5f5696330_0;
    %ix/getv 4, v0x55f5f566df30_0;
    %shiftr/s 4;
    %store/vec4 v0x55f5f5696b20_0, 0, 32;
    %jmp T_3.11;
T_3.7 ;
    %load/vec4 v0x55f5f5696330_0;
    %ix/getv 4, v0x55f5f566df30_0;
    %shiftl 4;
    %store/vec4 v0x55f5f5696b20_0, 0, 32;
    %jmp T_3.11;
T_3.8 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55f5f5695ad0_0;
    %load/vec4 v0x55f5f5696330_0;
    %cmp/s;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55f5f5696b20_0, 0, 32;
    %jmp T_3.11;
T_3.9 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55f5f5695ad0_0;
    %load/vec4 v0x55f5f5696330_0;
    %cmp/u;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55f5f5696b20_0, 0, 32;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %load/vec4 v0x55f5f5695ad0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55f5f56b2ad0_0, 0, 1;
    %load/vec4 v0x55f5f5695ad0_0;
    %load/vec4 v0x55f5f5696330_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55f5f56946a0_0, 0, 1;
    %load/vec4 v0x55f5f5695ad0_0;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 5;
    %store/vec4 v0x55f5f5691120_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55f5f56b2ce0;
T_4 ;
Ewait_1 .event/or E_0x55f5f56b2eb0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x55f5f56b3f30_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %flag_set/vec4 8;
    %jmp/0 T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
<<<<<<< HEAD
    %load/vec4a v0x55a46dff1430, 4;
=======
    %load/vec4a v0x55f5f56b3960, 4;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
<<<<<<< HEAD
    %store/vec4 v0x55a46dff1350_0, 0, 32;
    %load/vec4 v0x55a46dff1a00_0;
=======
    %store/vec4 v0x55f5f56b3880_0, 0, 32;
    %load/vec4 v0x55f5f56b3f30_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %flag_set/vec4 8;
    %jmp/0 T_4.2, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_4.3, 8;
T_4.2 ; End of true expr.
<<<<<<< HEAD
    %load/vec4 v0x55a46dff0d40_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55a46dff1430, 4;
=======
    %load/vec4 v0x55f5f56b3270_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55f5f56b3960, 4;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %jmp/0 T_4.3, 8;
 ; End of false expr.
    %blend;
T_4.3;
<<<<<<< HEAD
    %store/vec4 v0x55a46dff0f50_0, 0, 32;
    %load/vec4 v0x55a46dff1a00_0;
=======
    %store/vec4 v0x55f5f56b3480_0, 0, 32;
    %load/vec4 v0x55f5f56b3f30_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %flag_set/vec4 8;
    %jmp/0 T_4.4, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_4.5, 8;
T_4.4 ; End of true expr.
<<<<<<< HEAD
    %load/vec4 v0x55a46dff0e20_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55a46dff1430, 4;
=======
    %load/vec4 v0x55f5f56b3350_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55f5f56b3960, 4;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %jmp/0 T_4.5, 8;
 ; End of false expr.
    %blend;
T_4.5;
<<<<<<< HEAD
    %store/vec4 v0x55a46dff1010_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55a46dff07b0;
T_5 ;
    %wait E_0x55a46dfd58f0;
    %load/vec4 v0x55a46dff1a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a46dff0c80_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x55a46dff0c80_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55a46dff0c80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a46dff1430, 0, 4;
    %load/vec4 v0x55a46dff0c80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a46dff0c80_0, 0, 32;
=======
    %store/vec4 v0x55f5f56b3540_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55f5f56b2ce0;
T_5 ;
    %wait E_0x55f5f5698a80;
    %load/vec4 v0x55f5f56b3f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f5f56b31b0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x55f5f56b31b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55f5f56b31b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f5f56b3960, 0, 4;
    %load/vec4 v0x55f5f56b31b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f5f56b31b0_0, 0, 32;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
<<<<<<< HEAD
    %load/vec4 v0x55a46dff1290_0;
    %load/vec4 v0x55a46dff10d0_0;
=======
    %load/vec4 v0x55f5f56b37c0_0;
    %load/vec4 v0x55f5f56b3600_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
<<<<<<< HEAD
    %load/vec4 v0x55a46dff0bc0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x55a46dff11b0_0;
    %load/vec4 v0x55a46dff10d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a46dff1430, 0, 4;
=======
    %load/vec4 v0x55f5f56b30f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x55f5f56b36e0_0;
    %load/vec4 v0x55f5f56b3600_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f5f56b3960, 0, 4;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
<<<<<<< HEAD
    .scope S_0x55a46dfd6210;
T_6 ;
    %wait E_0x55a46dfd5670;
    %load/vec4 v0x55a46dff2f30_0;
=======
    .scope S_0x55f5f562d5b0;
T_6 ;
    %wait E_0x55f5f5698440;
    %load/vec4 v0x55f5f56b5460_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
<<<<<<< HEAD
    %load/vec4 v0x55a46dff3730_0;
    %or;
    %store/vec4 v0x55a46dff1c80_0, 0, 1;
    %load/vec4 v0x55a46dff2f30_0;
    %store/vec4 v0x55a46dff2830_0, 0, 32;
    %load/vec4 v0x55a46dff1ec0_0;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %store/vec4 v0x55a46dff2140_0, 0, 32;
    %load/vec4 v0x55a46dff2b00_0;
=======
    %load/vec4 v0x55f5f56b5c60_0;
    %or;
    %store/vec4 v0x55f5f56b41b0_0, 0, 1;
    %load/vec4 v0x55f5f56b5460_0;
    %store/vec4 v0x55f5f56b4d60_0, 0, 32;
    %load/vec4 v0x55f5f56b43f0_0;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %store/vec4 v0x55f5f56b4670_0, 0, 32;
    %load/vec4 v0x55f5f56b5030_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %parti/s 4, 2, 3;
    %cmpi/e 1, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_6.0, 8;
<<<<<<< HEAD
    %load/vec4 v0x55a46dff31d0_0;
    %parti/s 5, 0, 2;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %load/vec4 v0x55a46dff2b00_0;
=======
    %load/vec4 v0x55f5f56b5700_0;
    %parti/s 5, 0, 2;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %load/vec4 v0x55f5f56b5030_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %parti/s 5, 6, 4;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
<<<<<<< HEAD
    %store/vec4 v0x55a46dff1f60_0, 0, 5;
    %load/vec4 v0x55a46dff2b00_0;
=======
    %store/vec4 v0x55f5f56b4490_0, 0, 5;
    %load/vec4 v0x55f5f56b5030_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %parti/s 6, 0, 2;
    %cmpi/e 25, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_6.2, 8;
<<<<<<< HEAD
    %load/vec4 v0x55a46dff31d0_0;
    %pad/u 64;
    %load/vec4 v0x55a46dff3290_0;
=======
    %load/vec4 v0x55f5f56b5700_0;
    %pad/u 64;
    %load/vec4 v0x55f5f56b57c0_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %pad/u 64;
    %mul;
    %jmp/1 T_6.3, 8;
T_6.2 ; End of true expr.
<<<<<<< HEAD
    %load/vec4 v0x55a46dff31d0_0;
    %pad/u 64;
    %load/vec4 v0x55a46dff3290_0;
=======
    %load/vec4 v0x55f5f56b5700_0;
    %pad/u 64;
    %load/vec4 v0x55f5f56b57c0_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %pad/u 64;
    %mul;
    %jmp/0 T_6.3, 8;
 ; End of false expr.
    %blend;
T_6.3;
<<<<<<< HEAD
    %store/vec4 v0x55a46dff3010_0, 0, 64;
    %load/vec4 v0x55a46dff2b00_0;
=======
    %store/vec4 v0x55f5f56b5540_0, 0, 64;
    %load/vec4 v0x55f5f56b5030_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %parti/s 6, 0, 2;
    %cmpi/e 27, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_6.4, 8;
<<<<<<< HEAD
    %load/vec4 v0x55a46dff31d0_0;
    %load/vec4 v0x55a46dff3290_0;
    %div;
    %jmp/1 T_6.5, 8;
T_6.4 ; End of true expr.
    %load/vec4 v0x55a46dff31d0_0;
    %load/vec4 v0x55a46dff3290_0;
=======
    %load/vec4 v0x55f5f56b5700_0;
    %load/vec4 v0x55f5f56b57c0_0;
    %div;
    %jmp/1 T_6.5, 8;
T_6.4 ; End of true expr.
    %load/vec4 v0x55f5f56b5700_0;
    %load/vec4 v0x55f5f56b57c0_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %div;
    %jmp/0 T_6.5, 8;
 ; End of false expr.
    %blend;
T_6.5;
<<<<<<< HEAD
    %store/vec4 v0x55a46dff30f0_0, 0, 32;
    %load/vec4 v0x55a46dff2b00_0;
=======
    %store/vec4 v0x55f5f56b5620_0, 0, 32;
    %load/vec4 v0x55f5f56b5030_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %parti/s 6, 0, 2;
    %cmpi/e 27, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_6.6, 8;
<<<<<<< HEAD
    %load/vec4 v0x55a46dff31d0_0;
    %load/vec4 v0x55a46dff3290_0;
    %mod;
    %jmp/1 T_6.7, 8;
T_6.6 ; End of true expr.
    %load/vec4 v0x55a46dff31d0_0;
    %load/vec4 v0x55a46dff3290_0;
=======
    %load/vec4 v0x55f5f56b5700_0;
    %load/vec4 v0x55f5f56b57c0_0;
    %mod;
    %jmp/1 T_6.7, 8;
T_6.6 ; End of true expr.
    %load/vec4 v0x55f5f56b5700_0;
    %load/vec4 v0x55f5f56b57c0_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %mod;
    %jmp/0 T_6.7, 8;
 ; End of false expr.
    %blend;
T_6.7;
<<<<<<< HEAD
    %store/vec4 v0x55a46dff3690_0, 0, 32;
    %load/vec4 v0x55a46dff2b00_0;
=======
    %store/vec4 v0x55f5f56b5bc0_0, 0, 32;
    %load/vec4 v0x55f5f56b5030_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_6.8, 4;
    %pushi/vec4 0, 0, 1;
<<<<<<< HEAD
    %store/vec4 v0x55a46dff2420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a46dff2280_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55a46dff21e0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a46dff24e0_0, 0, 32;
    %load/vec4 v0x55a46dff3290_0;
    %store/vec4 v0x55a46dff1d60_0, 0, 32;
    %load/vec4 v0x55a46dff2b00_0;
=======
    %store/vec4 v0x55f5f56b4950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5f56b47b0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f5f56b4710_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f5f56b4a10_0, 0, 32;
    %load/vec4 v0x55f5f56b57c0_0;
    %store/vec4 v0x55f5f56b4290_0, 0, 32;
    %load/vec4 v0x55f5f56b5030_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %parti/s 6, 0, 2;
    %cmpi/e 9, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_6.10, 8;
    %pushi/vec4 31, 0, 5;
    %jmp/1 T_6.11, 8;
T_6.10 ; End of true expr.
<<<<<<< HEAD
    %load/vec4 v0x55a46dff2b00_0;
=======
    %load/vec4 v0x55f5f56b5030_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %parti/s 5, 11, 5;
    %jmp/0 T_6.11, 8;
 ; End of false expr.
    %blend;
T_6.11;
<<<<<<< HEAD
    %store/vec4 v0x55a46dff3350_0, 0, 5;
    %load/vec4 v0x55a46dff2b00_0;
=======
    %store/vec4 v0x55f5f56b5880_0, 0, 5;
    %load/vec4 v0x55f5f56b5030_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %parti/s 6, 0, 2;
    %cmpi/e 9, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_6.12, 8;
<<<<<<< HEAD
    %load/vec4 v0x55a46dff2f30_0;
    %addi 4, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %load/vec4 v0x55a46dff1ec0_0;
=======
    %load/vec4 v0x55f5f56b5460_0;
    %addi 4, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %load/vec4 v0x55f5f56b43f0_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
<<<<<<< HEAD
    %store/vec4 v0x55a46dff3420_0, 0, 32;
    %load/vec4 v0x55a46dff2b00_0;
=======
    %store/vec4 v0x55f5f56b5950_0, 0, 32;
    %load/vec4 v0x55f5f56b5030_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %parti/s 6, 0, 2;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
<<<<<<< HEAD
    %load/vec4 v0x55a46dff2b00_0;
=======
    %load/vec4 v0x55f5f56b5030_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %parti/s 6, 0, 2;
    %pushi/vec4 26, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
<<<<<<< HEAD
    %load/vec4 v0x55a46dff2b00_0;
=======
    %load/vec4 v0x55f5f56b5030_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %parti/s 6, 0, 2;
    %pushi/vec4 27, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
<<<<<<< HEAD
    %load/vec4 v0x55a46dff2b00_0;
=======
    %load/vec4 v0x55f5f56b5030_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %parti/s 6, 0, 2;
    %pushi/vec4 24, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
<<<<<<< HEAD
    %load/vec4 v0x55a46dff2b00_0;
=======
    %load/vec4 v0x55f5f56b5030_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %parti/s 6, 0, 2;
    %pushi/vec4 25, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
<<<<<<< HEAD
    %load/vec4 v0x55a46dff2b00_0;
=======
    %load/vec4 v0x55f5f56b5030_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %parti/s 6, 0, 2;
    %pushi/vec4 17, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
<<<<<<< HEAD
    %load/vec4 v0x55a46dff2b00_0;
=======
    %load/vec4 v0x55f5f56b5030_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %parti/s 6, 0, 2;
    %pushi/vec4 19, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %inv;
<<<<<<< HEAD
    %load/vec4 v0x55a46dff1c80_0;
    %and;
    %store/vec4 v0x55a46dff34f0_0, 0, 1;
    %load/vec4 v0x55a46dff2b00_0;
=======
    %load/vec4 v0x55f5f56b41b0_0;
    %and;
    %store/vec4 v0x55f5f56b5a20_0, 0, 1;
    %load/vec4 v0x55f5f56b5030_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %parti/s 5, 1, 2;
    %cmpi/e 4, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_6.14, 8;
<<<<<<< HEAD
    %load/vec4 v0x55a46dff31d0_0;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %load/vec4 v0x55a46dff2f30_0;
=======
    %load/vec4 v0x55f5f56b5700_0;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %load/vec4 v0x55f5f56b5460_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %addi 4, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
<<<<<<< HEAD
    %store/vec4 v0x55a46dff2e70_0, 0, 32;
    %load/vec4 v0x55a46dff2b00_0;
    %parti/s 6, 0, 2;
    %cmpi/e 24, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x55a46dff2b00_0;
=======
    %store/vec4 v0x55f5f56b53a0_0, 0, 32;
    %load/vec4 v0x55f5f56b5030_0;
    %parti/s 6, 0, 2;
    %cmpi/e 24, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x55f5f56b5030_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %parti/s 6, 0, 2;
    %cmpi/e 25, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_6.16, 4;
<<<<<<< HEAD
    %load/vec4 v0x55a46dff3010_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55a46dff2690_0, 0, 32;
    %load/vec4 v0x55a46dff3010_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55a46dff2be0_0, 0, 32;
    %jmp T_6.17;
T_6.16 ;
    %load/vec4 v0x55a46dff2b00_0;
    %parti/s 6, 0, 2;
    %cmpi/e 26, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x55a46dff2b00_0;
=======
    %load/vec4 v0x55f5f56b5540_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55f5f56b4bc0_0, 0, 32;
    %load/vec4 v0x55f5f56b5540_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55f5f56b5110_0, 0, 32;
    %jmp T_6.17;
T_6.16 ;
    %load/vec4 v0x55f5f56b5030_0;
    %parti/s 6, 0, 2;
    %cmpi/e 26, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x55f5f56b5030_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %parti/s 6, 0, 2;
    %cmpi/e 27, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_6.18, 4;
<<<<<<< HEAD
    %load/vec4 v0x55a46dff3690_0;
    %store/vec4 v0x55a46dff2690_0, 0, 32;
    %load/vec4 v0x55a46dff30f0_0;
    %store/vec4 v0x55a46dff2be0_0, 0, 32;
    %jmp T_6.19;
T_6.18 ;
    %load/vec4 v0x55a46dff2b00_0;
=======
    %load/vec4 v0x55f5f56b5bc0_0;
    %store/vec4 v0x55f5f56b4bc0_0, 0, 32;
    %load/vec4 v0x55f5f56b5620_0;
    %store/vec4 v0x55f5f56b5110_0, 0, 32;
    %jmp T_6.19;
T_6.18 ;
    %load/vec4 v0x55f5f56b5030_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %parti/s 6, 0, 2;
    %cmpi/e 17, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_6.20, 8;
<<<<<<< HEAD
    %load/vec4 v0x55a46dff31d0_0;
    %jmp/1 T_6.21, 8;
T_6.20 ; End of true expr.
    %load/vec4 v0x55a46dff2750_0;
=======
    %load/vec4 v0x55f5f56b5700_0;
    %jmp/1 T_6.21, 8;
T_6.20 ; End of true expr.
    %load/vec4 v0x55f5f56b4c80_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %jmp/0 T_6.21, 8;
 ; End of false expr.
    %blend;
T_6.21;
<<<<<<< HEAD
    %store/vec4 v0x55a46dff2690_0, 0, 32;
    %load/vec4 v0x55a46dff2b00_0;
=======
    %store/vec4 v0x55f5f56b4bc0_0, 0, 32;
    %load/vec4 v0x55f5f56b5030_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %parti/s 6, 0, 2;
    %cmpi/e 19, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_6.22, 8;
<<<<<<< HEAD
    %load/vec4 v0x55a46dff31d0_0;
    %jmp/1 T_6.23, 8;
T_6.22 ; End of true expr.
    %load/vec4 v0x55a46dff2cc0_0;
=======
    %load/vec4 v0x55f5f56b5700_0;
    %jmp/1 T_6.23, 8;
T_6.22 ; End of true expr.
    %load/vec4 v0x55f5f56b51f0_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %jmp/0 T_6.23, 8;
 ; End of false expr.
    %blend;
T_6.23;
<<<<<<< HEAD
    %store/vec4 v0x55a46dff2be0_0, 0, 32;
T_6.19 ;
T_6.17 ;
    %load/vec4 v0x55a46dff2b00_0;
=======
    %store/vec4 v0x55f5f56b5110_0, 0, 32;
T_6.19 ;
T_6.17 ;
    %load/vec4 v0x55f5f56b5030_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_6.24, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_6.25, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_6.26, 6;
<<<<<<< HEAD
    %load/vec4 v0x55a46dff1ec0_0;
    %store/vec4 v0x55a46dff3420_0, 0, 32;
    %jmp T_6.28;
T_6.24 ;
    %load/vec4 v0x55a46dff2f30_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55a46dff3420_0, 0, 32;
    %jmp T_6.28;
T_6.25 ;
    %load/vec4 v0x55a46dff2750_0;
    %store/vec4 v0x55a46dff3420_0, 0, 32;
    %jmp T_6.28;
T_6.26 ;
    %load/vec4 v0x55a46dff2cc0_0;
    %store/vec4 v0x55a46dff3420_0, 0, 32;
    %jmp T_6.28;
T_6.28 ;
    %pop/vec4 1;
    %load/vec4 v0x55a46dff2b00_0;
=======
    %load/vec4 v0x55f5f56b43f0_0;
    %store/vec4 v0x55f5f56b5950_0, 0, 32;
    %jmp T_6.28;
T_6.24 ;
    %load/vec4 v0x55f5f56b5460_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55f5f56b5950_0, 0, 32;
    %jmp T_6.28;
T_6.25 ;
    %load/vec4 v0x55f5f56b4c80_0;
    %store/vec4 v0x55f5f56b5950_0, 0, 32;
    %jmp T_6.28;
T_6.26 ;
    %load/vec4 v0x55f5f56b51f0_0;
    %store/vec4 v0x55f5f56b5950_0, 0, 32;
    %jmp T_6.28;
T_6.28 ;
    %pop/vec4 1;
    %load/vec4 v0x55f5f56b5030_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_6.29, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_6.30, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_6.31, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_6.32, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_6.33, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_6.34, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_6.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_6.36, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_6.37, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_6.38, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_6.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_6.40, 6;
    %pushi/vec4 0, 0, 4;
<<<<<<< HEAD
    %store/vec4 v0x55a46dff1e20_0, 0, 4;
    %jmp T_6.42;
T_6.29 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55a46dff1e20_0, 0, 4;
    %jmp T_6.42;
T_6.30 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55a46dff1e20_0, 0, 4;
    %jmp T_6.42;
T_6.31 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55a46dff1e20_0, 0, 4;
    %jmp T_6.42;
T_6.32 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55a46dff1e20_0, 0, 4;
    %jmp T_6.42;
T_6.33 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55a46dff1e20_0, 0, 4;
    %jmp T_6.42;
T_6.34 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55a46dff1e20_0, 0, 4;
    %jmp T_6.42;
T_6.35 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55a46dff1e20_0, 0, 4;
    %jmp T_6.42;
T_6.36 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55a46dff1e20_0, 0, 4;
    %jmp T_6.42;
T_6.37 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55a46dff1e20_0, 0, 4;
    %jmp T_6.42;
T_6.38 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55a46dff1e20_0, 0, 4;
    %jmp T_6.42;
T_6.39 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55a46dff1e20_0, 0, 4;
    %jmp T_6.42;
T_6.40 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55a46dff1e20_0, 0, 4;
=======
    %store/vec4 v0x55f5f56b4350_0, 0, 4;
    %jmp T_6.42;
T_6.29 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55f5f56b4350_0, 0, 4;
    %jmp T_6.42;
T_6.30 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55f5f56b4350_0, 0, 4;
    %jmp T_6.42;
T_6.31 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55f5f56b4350_0, 0, 4;
    %jmp T_6.42;
T_6.32 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55f5f56b4350_0, 0, 4;
    %jmp T_6.42;
T_6.33 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55f5f56b4350_0, 0, 4;
    %jmp T_6.42;
T_6.34 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55f5f56b4350_0, 0, 4;
    %jmp T_6.42;
T_6.35 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55f5f56b4350_0, 0, 4;
    %jmp T_6.42;
T_6.36 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55f5f56b4350_0, 0, 4;
    %jmp T_6.42;
T_6.37 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55f5f56b4350_0, 0, 4;
    %jmp T_6.42;
T_6.38 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55f5f56b4350_0, 0, 4;
    %jmp T_6.42;
T_6.39 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55f5f56b4350_0, 0, 4;
    %jmp T_6.42;
T_6.40 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55f5f56b4350_0, 0, 4;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %jmp T_6.42;
T_6.42 ;
    %pop/vec4 1;
    %jmp T_6.9;
T_6.8 ;
<<<<<<< HEAD
    %load/vec4 v0x55a46dff2b00_0;
=======
    %load/vec4 v0x55f5f56b5030_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %parti/s 6, 26, 6;
    %cmpi/e 1, 0, 6;
    %jmp/0xz  T_6.43, 4;
    %pushi/vec4 0, 0, 1;
<<<<<<< HEAD
    %store/vec4 v0x55a46dff2420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a46dff2280_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55a46dff21e0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a46dff24e0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55a46dff1e20_0, 0, 4;
    %load/vec4 v0x55a46dff3290_0;
    %store/vec4 v0x55a46dff1d60_0, 0, 32;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x55a46dff3350_0, 0, 5;
    %load/vec4 v0x55a46dff2f30_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55a46dff3420_0, 0, 32;
    %load/vec4 v0x55a46dff2b00_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x55a46dff1c80_0;
    %and;
    %store/vec4 v0x55a46dff34f0_0, 0, 1;
    %load/vec4 v0x55a46dff2b00_0;
    %parti/s 1, 16, 6;
    %load/vec4 v0x55a46dff2da0_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_6.45, 8;
    %load/vec4 v0x55a46dff2f30_0;
    %load/vec4 v0x55a46dff2b00_0;
    %parti/s 1, 15, 5;
    %replicate 14;
    %load/vec4 v0x55a46dff2b00_0;
=======
    %store/vec4 v0x55f5f56b4950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5f56b47b0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f5f56b4710_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f5f56b4a10_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f5f56b4350_0, 0, 4;
    %load/vec4 v0x55f5f56b57c0_0;
    %store/vec4 v0x55f5f56b4290_0, 0, 32;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x55f5f56b5880_0, 0, 5;
    %load/vec4 v0x55f5f56b5460_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55f5f56b5950_0, 0, 32;
    %load/vec4 v0x55f5f56b5030_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x55f5f56b41b0_0;
    %and;
    %store/vec4 v0x55f5f56b5a20_0, 0, 1;
    %load/vec4 v0x55f5f56b5030_0;
    %parti/s 1, 16, 6;
    %load/vec4 v0x55f5f56b52d0_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_6.45, 8;
    %load/vec4 v0x55f5f56b5460_0;
    %load/vec4 v0x55f5f56b5030_0;
    %parti/s 1, 15, 5;
    %replicate 14;
    %load/vec4 v0x55f5f56b5030_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %jmp/1 T_6.46, 8;
T_6.45 ; End of true expr.
<<<<<<< HEAD
    %load/vec4 v0x55a46dff2f30_0;
=======
    %load/vec4 v0x55f5f56b5460_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %addi 4, 0, 32;
    %jmp/0 T_6.46, 8;
 ; End of false expr.
    %blend;
T_6.46;
<<<<<<< HEAD
    %store/vec4 v0x55a46dff2e70_0, 0, 32;
    %load/vec4 v0x55a46dff2750_0;
    %store/vec4 v0x55a46dff2690_0, 0, 32;
    %load/vec4 v0x55a46dff2cc0_0;
    %store/vec4 v0x55a46dff2be0_0, 0, 32;
    %jmp T_6.44;
T_6.43 ;
    %load/vec4 v0x55a46dff2b00_0;
=======
    %store/vec4 v0x55f5f56b53a0_0, 0, 32;
    %load/vec4 v0x55f5f56b4c80_0;
    %store/vec4 v0x55f5f56b4bc0_0, 0, 32;
    %load/vec4 v0x55f5f56b51f0_0;
    %store/vec4 v0x55f5f56b5110_0, 0, 32;
    %jmp T_6.44;
T_6.43 ;
    %load/vec4 v0x55f5f56b5030_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %parti/s 6, 26, 6;
    %pushi/vec4 40, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
<<<<<<< HEAD
    %load/vec4 v0x55a46dff2b00_0;
=======
    %load/vec4 v0x55f5f56b5030_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %parti/s 6, 26, 6;
    %pushi/vec4 41, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
<<<<<<< HEAD
    %load/vec4 v0x55a46dff2b00_0;
=======
    %load/vec4 v0x55f5f56b5030_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %parti/s 6, 26, 6;
    %pushi/vec4 43, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
<<<<<<< HEAD
    %load/vec4 v0x55a46dff1c80_0;
    %and;
    %or;
    %store/vec4 v0x55a46dff2420_0, 0, 1;
    %load/vec4 v0x55a46dff2b00_0;
=======
    %load/vec4 v0x55f5f56b41b0_0;
    %and;
    %or;
    %store/vec4 v0x55f5f56b4950_0, 0, 1;
    %load/vec4 v0x55f5f56b5030_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %parti/s 6, 26, 6;
    %pushi/vec4 32, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
<<<<<<< HEAD
    %load/vec4 v0x55a46dff1c80_0;
    %and;
    %store/vec4 v0x55a46dff2280_0, 0, 1;
    %load/vec4 v0x55a46dff2b00_0;
    %parti/s 6, 26, 6;
    %cmpi/e 4, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x55a46dff2b00_0;
=======
    %load/vec4 v0x55f5f56b5030_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 36, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55f5f56b5030_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 34, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55f5f56b5030_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 35, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55f5f56b5030_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 33, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55f5f56b5030_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 37, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55f5f56b5030_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 38, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55f5f56b41b0_0;
    %and;
    %store/vec4 v0x55f5f56b47b0_0, 0, 1;
    %load/vec4 v0x55f5f56b5030_0;
    %parti/s 6, 26, 6;
    %cmpi/e 4, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x55f5f56b5030_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %parti/s 6, 26, 6;
    %cmpi/e 5, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_6.47, 8;
<<<<<<< HEAD
    %load/vec4 v0x55a46dff2b00_0;
    %parti/s 5, 16, 6;
    %pad/u 32;
    %jmp/1 T_6.48, 8;
T_6.47 ; End of true expr.
    %load/vec4 v0x55a46dff2b00_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x55a46dff2b00_0;
=======
    %load/vec4 v0x55f5f56b57c0_0;
    %jmp/1 T_6.48, 8;
T_6.47 ; End of true expr.
    %load/vec4 v0x55f5f56b5030_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x55f5f56b5030_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_6.48, 8;
 ; End of false expr.
    %blend;
T_6.48;
<<<<<<< HEAD
    %store/vec4 v0x55a46dff1d60_0, 0, 32;
    %load/vec4 v0x55a46dff2b00_0;
=======
    %store/vec4 v0x55f5f56b4290_0, 0, 32;
    %load/vec4 v0x55f5f56b5030_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %parti/s 6, 26, 6;
    %cmpi/e 3, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_6.49, 8;
    %pushi/vec4 31, 0, 5;
    %jmp/1 T_6.50, 8;
T_6.49 ; End of true expr.
<<<<<<< HEAD
    %load/vec4 v0x55a46dff2b00_0;
=======
    %load/vec4 v0x55f5f56b5030_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %parti/s 5, 16, 6;
    %jmp/0 T_6.50, 8;
 ; End of false expr.
    %blend;
T_6.50;
<<<<<<< HEAD
    %store/vec4 v0x55a46dff3350_0, 0, 5;
    %load/vec4 v0x55a46dff2b00_0;
=======
    %store/vec4 v0x55f5f56b5880_0, 0, 5;
    %load/vec4 v0x55f5f56b5030_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %parti/s 6, 26, 6;
    %pushi/vec4 9, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
<<<<<<< HEAD
    %load/vec4 v0x55a46dff2b00_0;
=======
    %load/vec4 v0x55f5f56b5030_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %parti/s 6, 26, 6;
    %pushi/vec4 12, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
<<<<<<< HEAD
    %load/vec4 v0x55a46dff2b00_0;
=======
    %load/vec4 v0x55f5f56b5030_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %parti/s 6, 26, 6;
    %pushi/vec4 3, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
<<<<<<< HEAD
    %load/vec4 v0x55a46dff2b00_0;
=======
    %load/vec4 v0x55f5f56b5030_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %parti/s 6, 26, 6;
    %pushi/vec4 32, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
<<<<<<< HEAD
    %load/vec4 v0x55a46dff2b00_0;
=======
    %load/vec4 v0x55f5f56b5030_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %parti/s 6, 26, 6;
    %pushi/vec4 36, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
<<<<<<< HEAD
    %load/vec4 v0x55a46dff2b00_0;
=======
    %load/vec4 v0x55f5f56b5030_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %parti/s 6, 26, 6;
    %pushi/vec4 33, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
<<<<<<< HEAD
    %load/vec4 v0x55a46dff2b00_0;
=======
    %load/vec4 v0x55f5f56b5030_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %parti/s 6, 26, 6;
    %pushi/vec4 37, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
<<<<<<< HEAD
    %load/vec4 v0x55a46dff2b00_0;
=======
    %load/vec4 v0x55f5f56b5030_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %parti/s 6, 26, 6;
    %pushi/vec4 15, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
<<<<<<< HEAD
    %load/vec4 v0x55a46dff2b00_0;
=======
    %load/vec4 v0x55f5f56b5030_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %parti/s 6, 26, 6;
    %pushi/vec4 35, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
<<<<<<< HEAD
    %load/vec4 v0x55a46dff2b00_0;
=======
    %load/vec4 v0x55f5f56b5030_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %parti/s 6, 26, 6;
    %pushi/vec4 34, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
<<<<<<< HEAD
    %load/vec4 v0x55a46dff2b00_0;
=======
    %load/vec4 v0x55f5f56b5030_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %parti/s 6, 26, 6;
    %pushi/vec4 38, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
<<<<<<< HEAD
    %load/vec4 v0x55a46dff2b00_0;
=======
    %load/vec4 v0x55f5f56b5030_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %parti/s 6, 26, 6;
    %pushi/vec4 13, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
<<<<<<< HEAD
    %load/vec4 v0x55a46dff2b00_0;
=======
    %load/vec4 v0x55f5f56b5030_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %parti/s 6, 26, 6;
    %pushi/vec4 10, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
<<<<<<< HEAD
    %load/vec4 v0x55a46dff2b00_0;
=======
    %load/vec4 v0x55f5f56b5030_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %parti/s 6, 26, 6;
    %pushi/vec4 11, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
<<<<<<< HEAD
    %load/vec4 v0x55a46dff2b00_0;
=======
    %load/vec4 v0x55f5f56b5030_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %parti/s 6, 26, 6;
    %pushi/vec4 14, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
<<<<<<< HEAD
    %load/vec4 v0x55a46dff1c80_0;
    %and;
    %store/vec4 v0x55a46dff34f0_0, 0, 1;
    %load/vec4 v0x55a46dff2750_0;
    %store/vec4 v0x55a46dff2690_0, 0, 32;
    %load/vec4 v0x55a46dff2cc0_0;
    %store/vec4 v0x55a46dff2be0_0, 0, 32;
    %load/vec4 v0x55a46dff2b00_0;
=======
    %load/vec4 v0x55f5f56b41b0_0;
    %and;
    %store/vec4 v0x55f5f56b5a20_0, 0, 1;
    %load/vec4 v0x55f5f56b4c80_0;
    %store/vec4 v0x55f5f56b4bc0_0, 0, 32;
    %load/vec4 v0x55f5f56b51f0_0;
    %store/vec4 v0x55f5f56b5110_0, 0, 32;
    %load/vec4 v0x55f5f56b5030_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_6.51, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_6.52, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_6.53, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_6.54, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_6.55, 6;
    %pushi/vec4 0, 0, 4;
<<<<<<< HEAD
    %store/vec4 v0x55a46dff1e20_0, 0, 4;
    %jmp T_6.57;
T_6.51 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55a46dff1e20_0, 0, 4;
    %jmp T_6.57;
T_6.52 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55a46dff1e20_0, 0, 4;
    %jmp T_6.57;
T_6.53 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55a46dff1e20_0, 0, 4;
    %jmp T_6.57;
T_6.54 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55a46dff1e20_0, 0, 4;
    %jmp T_6.57;
T_6.55 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55a46dff1e20_0, 0, 4;
    %jmp T_6.57;
T_6.57 ;
    %pop/vec4 1;
    %load/vec4 v0x55a46dff2b00_0;
    %parti/s 6, 26, 6;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_6.58, 4;
    %load/vec4 v0x55a46dff1ec0_0;
=======
    %store/vec4 v0x55f5f56b4350_0, 0, 4;
    %jmp T_6.57;
T_6.51 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55f5f56b4350_0, 0, 4;
    %jmp T_6.57;
T_6.52 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55f5f56b4350_0, 0, 4;
    %jmp T_6.57;
T_6.53 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55f5f56b4350_0, 0, 4;
    %jmp T_6.57;
T_6.54 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55f5f56b4350_0, 0, 4;
    %jmp T_6.57;
T_6.55 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55f5f56b4350_0, 0, 4;
    %jmp T_6.57;
T_6.57 ;
    %pop/vec4 1;
    %load/vec4 v0x55f5f56b5030_0;
    %parti/s 6, 26, 6;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_6.58, 4;
    %load/vec4 v0x55f5f56b43f0_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %parti/s 2, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
<<<<<<< HEAD
    %store/vec4 v0x55a46dff21e0_0, 4, 1;
    %load/vec4 v0x55a46dff1ec0_0;
=======
    %store/vec4 v0x55f5f56b4710_0, 4, 1;
    %load/vec4 v0x55f5f56b43f0_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %parti/s 2, 0, 2;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
<<<<<<< HEAD
    %store/vec4 v0x55a46dff21e0_0, 4, 1;
    %load/vec4 v0x55a46dff1ec0_0;
=======
    %store/vec4 v0x55f5f56b4710_0, 4, 1;
    %load/vec4 v0x55f5f56b43f0_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %parti/s 2, 0, 2;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
<<<<<<< HEAD
    %store/vec4 v0x55a46dff21e0_0, 4, 1;
    %load/vec4 v0x55a46dff1ec0_0;
=======
    %store/vec4 v0x55f5f56b4710_0, 4, 1;
    %load/vec4 v0x55f5f56b43f0_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %parti/s 2, 0, 2;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
<<<<<<< HEAD
    %store/vec4 v0x55a46dff21e0_0, 4, 1;
    %load/vec4 v0x55a46dff1ec0_0;
=======
    %store/vec4 v0x55f5f56b4710_0, 4, 1;
    %load/vec4 v0x55f5f56b43f0_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %parti/s 2, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_6.60, 8;
<<<<<<< HEAD
    %load/vec4 v0x55a46dff3290_0;
=======
    %load/vec4 v0x55f5f56b57c0_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %parti/s 8, 0, 2;
    %jmp/1 T_6.61, 8;
T_6.60 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_6.61, 8;
 ; End of false expr.
    %blend;
T_6.61;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
<<<<<<< HEAD
    %store/vec4 v0x55a46dff24e0_0, 4, 8;
    %load/vec4 v0x55a46dff1ec0_0;
=======
    %store/vec4 v0x55f5f56b4a10_0, 4, 8;
    %load/vec4 v0x55f5f56b43f0_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %parti/s 2, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_6.62, 8;
<<<<<<< HEAD
    %load/vec4 v0x55a46dff3290_0;
=======
    %load/vec4 v0x55f5f56b57c0_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %parti/s 8, 0, 2;
    %jmp/1 T_6.63, 8;
T_6.62 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_6.63, 8;
 ; End of false expr.
    %blend;
T_6.63;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
<<<<<<< HEAD
    %store/vec4 v0x55a46dff24e0_0, 4, 8;
    %load/vec4 v0x55a46dff1ec0_0;
=======
    %store/vec4 v0x55f5f56b4a10_0, 4, 8;
    %load/vec4 v0x55f5f56b43f0_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %parti/s 2, 0, 2;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_6.64, 8;
<<<<<<< HEAD
    %load/vec4 v0x55a46dff3290_0;
=======
    %load/vec4 v0x55f5f56b57c0_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %parti/s 8, 0, 2;
    %jmp/1 T_6.65, 8;
T_6.64 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_6.65, 8;
 ; End of false expr.
    %blend;
T_6.65;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
<<<<<<< HEAD
    %store/vec4 v0x55a46dff24e0_0, 4, 8;
    %load/vec4 v0x55a46dff1ec0_0;
=======
    %store/vec4 v0x55f5f56b4a10_0, 4, 8;
    %load/vec4 v0x55f5f56b43f0_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %parti/s 2, 0, 2;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_6.66, 8;
<<<<<<< HEAD
    %load/vec4 v0x55a46dff3290_0;
=======
    %load/vec4 v0x55f5f56b57c0_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %parti/s 8, 0, 2;
    %jmp/1 T_6.67, 8;
T_6.66 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_6.67, 8;
 ; End of false expr.
    %blend;
T_6.67;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
<<<<<<< HEAD
    %store/vec4 v0x55a46dff24e0_0, 4, 8;
    %jmp T_6.59;
T_6.58 ;
    %load/vec4 v0x55a46dff2b00_0;
    %parti/s 6, 26, 6;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_6.68, 4;
    %load/vec4 v0x55a46dff1ec0_0;
=======
    %store/vec4 v0x55f5f56b4a10_0, 4, 8;
    %jmp T_6.59;
T_6.58 ;
    %load/vec4 v0x55f5f56b5030_0;
    %parti/s 6, 26, 6;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_6.68, 4;
    %load/vec4 v0x55f5f56b43f0_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_6.70, 8;
    %pushi/vec4 12, 0, 4;
    %jmp/1 T_6.71, 8;
T_6.70 ; End of true expr.
    %pushi/vec4 3, 0, 4;
    %jmp/0 T_6.71, 8;
 ; End of false expr.
    %blend;
T_6.71;
<<<<<<< HEAD
    %store/vec4 v0x55a46dff21e0_0, 0, 4;
    %load/vec4 v0x55a46dff1ec0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_6.72, 8;
    %load/vec4 v0x55a46dff3290_0;
=======
    %store/vec4 v0x55f5f56b4710_0, 0, 4;
    %load/vec4 v0x55f5f56b43f0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_6.72, 8;
    %load/vec4 v0x55f5f56b57c0_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %jmp/1 T_6.73, 8;
T_6.72 ; End of true expr.
    %pushi/vec4 0, 0, 16;
<<<<<<< HEAD
    %load/vec4 v0x55a46dff3290_0;
=======
    %load/vec4 v0x55f5f56b57c0_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_6.73, 8;
 ; End of false expr.
    %blend;
T_6.73;
<<<<<<< HEAD
    %store/vec4 v0x55a46dff24e0_0, 0, 32;
    %jmp T_6.69;
T_6.68 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55a46dff21e0_0, 0, 4;
    %load/vec4 v0x55a46dff3290_0;
    %store/vec4 v0x55a46dff24e0_0, 0, 32;
T_6.69 ;
T_6.59 ;
    %load/vec4 v0x55a46dff2b00_0;
=======
    %store/vec4 v0x55f5f56b4a10_0, 0, 32;
    %jmp T_6.69;
T_6.68 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55f5f56b4710_0, 0, 4;
    %load/vec4 v0x55f5f56b57c0_0;
    %store/vec4 v0x55f5f56b4a10_0, 0, 32;
T_6.69 ;
T_6.59 ;
    %load/vec4 v0x55f5f56b5030_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_6.74, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_6.75, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_6.76, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_6.77, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_6.78, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_6.79, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_6.80, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_6.81, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_6.82, 6;
<<<<<<< HEAD
    %load/vec4 v0x55a46dff1ec0_0;
    %store/vec4 v0x55a46dff3420_0, 0, 32;
    %jmp T_6.84;
T_6.74 ;
    %load/vec4 v0x55a46dff2f30_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55a46dff3420_0, 0, 32;
    %jmp T_6.84;
T_6.75 ;
    %load/vec4 v0x55a46dff2340_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x55a46dff2340_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a46dff3420_0, 0, 32;
    %jmp T_6.84;
T_6.76 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x55a46dff2340_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a46dff3420_0, 0, 32;
    %jmp T_6.84;
T_6.77 ;
    %load/vec4 v0x55a46dff2340_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x55a46dff2340_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a46dff3420_0, 0, 32;
    %jmp T_6.84;
T_6.78 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55a46dff2340_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a46dff3420_0, 0, 32;
    %jmp T_6.84;
T_6.79 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55a46dff2b00_0;
=======
    %load/vec4 v0x55f5f56b43f0_0;
    %store/vec4 v0x55f5f56b5950_0, 0, 32;
    %jmp T_6.84;
T_6.74 ;
    %load/vec4 v0x55f5f56b5460_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55f5f56b5950_0, 0, 32;
    %jmp T_6.84;
T_6.75 ;
    %load/vec4 v0x55f5f56b4870_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x55f5f56b4870_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55f5f56b5950_0, 0, 32;
    %jmp T_6.84;
T_6.76 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x55f5f56b4870_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55f5f56b5950_0, 0, 32;
    %jmp T_6.84;
T_6.77 ;
    %load/vec4 v0x55f5f56b4870_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x55f5f56b4870_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55f5f56b5950_0, 0, 32;
    %jmp T_6.84;
T_6.78 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55f5f56b4870_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55f5f56b5950_0, 0, 32;
    %jmp T_6.84;
T_6.79 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55f5f56b5030_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
<<<<<<< HEAD
    %store/vec4 v0x55a46dff3420_0, 0, 32;
    %jmp T_6.84;
T_6.80 ;
    %load/vec4 v0x55a46dff2340_0;
    %store/vec4 v0x55a46dff3420_0, 0, 32;
    %jmp T_6.84;
T_6.81 ;
    %load/vec4 v0x55a46dff2340_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x55a46dff3290_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a46dff3420_0, 0, 32;
    %jmp T_6.84;
T_6.82 ;
    %load/vec4 v0x55a46dff3290_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x55a46dff2340_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a46dff3420_0, 0, 32;
    %jmp T_6.84;
T_6.84 ;
    %pop/vec4 1;
    %load/vec4 v0x55a46dff2b00_0;
=======
    %store/vec4 v0x55f5f56b5950_0, 0, 32;
    %jmp T_6.84;
T_6.80 ;
    %load/vec4 v0x55f5f56b4870_0;
    %store/vec4 v0x55f5f56b5950_0, 0, 32;
    %jmp T_6.84;
T_6.81 ;
    %load/vec4 v0x55f5f56b4870_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x55f5f56b57c0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55f5f56b5950_0, 0, 32;
    %jmp T_6.84;
T_6.82 ;
    %load/vec4 v0x55f5f56b57c0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x55f5f56b4870_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55f5f56b5950_0, 0, 32;
    %jmp T_6.84;
T_6.84 ;
    %pop/vec4 1;
    %load/vec4 v0x55f5f56b5030_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_6.85, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_6.86, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_6.87, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_6.88, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_6.89, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_6.90, 6;
<<<<<<< HEAD
    %load/vec4 v0x55a46dff2f30_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55a46dff2e70_0, 0, 32;
    %jmp T_6.92;
T_6.85 ;
    %load/vec4 v0x55a46dff25c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.93, 8;
    %load/vec4 v0x55a46dff2f30_0;
    %load/vec4 v0x55a46dff2b00_0;
    %parti/s 1, 15, 5;
    %replicate 14;
    %load/vec4 v0x55a46dff2b00_0;
=======
    %load/vec4 v0x55f5f56b5460_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55f5f56b53a0_0, 0, 32;
    %jmp T_6.92;
T_6.85 ;
    %load/vec4 v0x55f5f56b4af0_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.93, 8;
    %load/vec4 v0x55f5f56b5460_0;
    %load/vec4 v0x55f5f56b5030_0;
    %parti/s 1, 15, 5;
    %replicate 14;
    %load/vec4 v0x55f5f56b5030_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %jmp/1 T_6.94, 8;
T_6.93 ; End of true expr.
<<<<<<< HEAD
    %load/vec4 v0x55a46dff2f30_0;
=======
    %load/vec4 v0x55f5f56b5460_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %addi 4, 0, 32;
    %jmp/0 T_6.94, 8;
 ; End of false expr.
    %blend;
T_6.94;
<<<<<<< HEAD
    %store/vec4 v0x55a46dff2e70_0, 0, 32;
    %jmp T_6.92;
T_6.86 ;
    %load/vec4 v0x55a46dff2da0_0;
    %inv;
    %load/vec4 v0x55a46dff3800_0;
=======
    %store/vec4 v0x55f5f56b53a0_0, 0, 32;
    %jmp T_6.92;
T_6.86 ;
    %load/vec4 v0x55f5f56b52d0_0;
    %inv;
    %load/vec4 v0x55f5f56b5d30_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_6.95, 8;
<<<<<<< HEAD
    %load/vec4 v0x55a46dff2f30_0;
    %load/vec4 v0x55a46dff2b00_0;
    %parti/s 1, 15, 5;
    %replicate 14;
    %load/vec4 v0x55a46dff2b00_0;
=======
    %load/vec4 v0x55f5f56b5460_0;
    %load/vec4 v0x55f5f56b5030_0;
    %parti/s 1, 15, 5;
    %replicate 14;
    %load/vec4 v0x55f5f56b5030_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %jmp/1 T_6.96, 8;
T_6.95 ; End of true expr.
<<<<<<< HEAD
    %load/vec4 v0x55a46dff2f30_0;
=======
    %load/vec4 v0x55f5f56b5460_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %addi 4, 0, 32;
    %jmp/0 T_6.96, 8;
 ; End of false expr.
    %blend;
T_6.96;
<<<<<<< HEAD
    %store/vec4 v0x55a46dff2e70_0, 0, 32;
    %jmp T_6.92;
T_6.87 ;
    %load/vec4 v0x55a46dff2da0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x55a46dff3800_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_6.97, 9;
    %load/vec4 v0x55a46dff2f30_0;
    %load/vec4 v0x55a46dff2b00_0;
    %parti/s 1, 15, 5;
    %replicate 14;
    %load/vec4 v0x55a46dff2b00_0;
=======
    %store/vec4 v0x55f5f56b53a0_0, 0, 32;
    %jmp T_6.92;
T_6.87 ;
    %load/vec4 v0x55f5f56b52d0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x55f5f56b5d30_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_6.97, 9;
    %load/vec4 v0x55f5f56b5460_0;
    %load/vec4 v0x55f5f56b5030_0;
    %parti/s 1, 15, 5;
    %replicate 14;
    %load/vec4 v0x55f5f56b5030_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %jmp/1 T_6.98, 9;
T_6.97 ; End of true expr.
<<<<<<< HEAD
    %load/vec4 v0x55a46dff2f30_0;
=======
    %load/vec4 v0x55f5f56b5460_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %addi 4, 0, 32;
    %jmp/0 T_6.98, 9;
 ; End of false expr.
    %blend;
T_6.98;
<<<<<<< HEAD
    %store/vec4 v0x55a46dff2e70_0, 0, 32;
    %jmp T_6.92;
T_6.88 ;
    %load/vec4 v0x55a46dff25c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_6.99, 8;
    %load/vec4 v0x55a46dff2f30_0;
    %load/vec4 v0x55a46dff2b00_0;
    %parti/s 1, 15, 5;
    %replicate 14;
    %load/vec4 v0x55a46dff2b00_0;
=======
    %store/vec4 v0x55f5f56b53a0_0, 0, 32;
    %jmp T_6.92;
T_6.88 ;
    %load/vec4 v0x55f5f56b4af0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_6.99, 8;
    %load/vec4 v0x55f5f56b5460_0;
    %load/vec4 v0x55f5f56b5030_0;
    %parti/s 1, 15, 5;
    %replicate 14;
    %load/vec4 v0x55f5f56b5030_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %jmp/1 T_6.100, 8;
T_6.99 ; End of true expr.
<<<<<<< HEAD
    %load/vec4 v0x55a46dff2f30_0;
=======
    %load/vec4 v0x55f5f56b5460_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %addi 4, 0, 32;
    %jmp/0 T_6.100, 8;
 ; End of false expr.
    %blend;
T_6.100;
<<<<<<< HEAD
    %store/vec4 v0x55a46dff2e70_0, 0, 32;
    %jmp T_6.92;
T_6.89 ;
    %load/vec4 v0x55a46dff2f30_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x55a46dff2b00_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x55a46dff2e70_0, 0, 32;
    %jmp T_6.92;
T_6.90 ;
    %load/vec4 v0x55a46dff2f30_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x55a46dff2b00_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x55a46dff2e70_0, 0, 32;
=======
    %store/vec4 v0x55f5f56b53a0_0, 0, 32;
    %jmp T_6.92;
T_6.89 ;
    %load/vec4 v0x55f5f56b5460_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x55f5f56b5030_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x55f5f56b53a0_0, 0, 32;
    %jmp T_6.92;
T_6.90 ;
    %load/vec4 v0x55f5f56b5460_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x55f5f56b5030_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x55f5f56b53a0_0, 0, 32;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %jmp T_6.92;
T_6.92 ;
    %pop/vec4 1;
T_6.44 ;
T_6.9 ;
    %jmp T_6;
    .thread T_6, $push;
<<<<<<< HEAD
    .scope S_0x55a46dfd6210;
T_7 ;
    %wait E_0x55a46dfd58f0;
    %load/vec4 v0x55a46dff3730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x55a46dff2f30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a46dff2b00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a46dff2750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a46dff2cc0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55a46dff20a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x55a46dff1c80_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.4, 8;
    %load/vec4 v0x55a46dff2e70_0;
    %jmp/1 T_7.5, 8;
T_7.4 ; End of true expr.
    %load/vec4 v0x55a46dff2f30_0;
=======
    .scope S_0x55f5f562d5b0;
T_7 ;
    %wait E_0x55f5f5698a80;
    %load/vec4 v0x55f5f56b5c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x55f5f56b5460_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f5f56b5030_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f5f56b4c80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f5f56b51f0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55f5f56b45d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x55f5f56b41b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.4, 8;
    %load/vec4 v0x55f5f56b53a0_0;
    %jmp/1 T_7.5, 8;
T_7.4 ; End of true expr.
    %load/vec4 v0x55f5f56b5460_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %jmp/0 T_7.5, 8;
 ; End of false expr.
    %blend;
T_7.5;
<<<<<<< HEAD
    %assign/vec4 v0x55a46dff2f30_0, 0;
    %load/vec4 v0x55a46dff2a20_0;
    %assign/vec4 v0x55a46dff2b00_0, 0;
    %load/vec4 v0x55a46dff2690_0;
    %assign/vec4 v0x55a46dff2750_0, 0;
    %load/vec4 v0x55a46dff2be0_0;
    %assign/vec4 v0x55a46dff2cc0_0, 0;
=======
    %assign/vec4 v0x55f5f56b5460_0, 0;
    %load/vec4 v0x55f5f56b4f50_0;
    %assign/vec4 v0x55f5f56b5030_0, 0;
    %load/vec4 v0x55f5f56b4bc0_0;
    %assign/vec4 v0x55f5f56b4c80_0, 0;
    %load/vec4 v0x55f5f56b5110_0;
    %assign/vec4 v0x55f5f56b51f0_0, 0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
<<<<<<< HEAD
    .scope S_0x55a46df6c710;
T_8 ;
    %wait E_0x55a46df27580;
    %load/vec4 v0x55a46dff4330_0;
    %load/vec4 v0x55a46dff4260_0;
    %cmp/ne;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55a46dff45a0_0, 0, 2;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55a46dff4050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55a46dff45a0_0, 0, 2;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x55a46dff4190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55a46dff45a0_0, 0, 2;
    %jmp T_8.5;
T_8.4 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55a46dff45a0_0, 0, 2;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %load/vec4 v0x55a46dff45a0_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_8.6, 8;
    %load/vec4 v0x55a46dff4260_0;
    %jmp/1 T_8.7, 8;
T_8.6 ; End of true expr.
    %load/vec4 v0x55a46dff3f10_0;
=======
    .scope S_0x55f5f562dfc0;
T_8 ;
    %wait E_0x55f5f55e7700;
    %load/vec4 v0x55f5f56b6940_0;
    %load/vec4 v0x55f5f56b6870_0;
    %cmp/ne;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55f5f56b6bb0_0, 0, 2;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55f5f56b6660_0;
    %load/vec4 v0x55f5f56b64e0_0;
    %load/vec4 v0x55f5f56b6440_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f5f56b6bb0_0, 0, 2;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x55f5f56b67a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55f5f56b6bb0_0, 0, 2;
    %jmp T_8.5;
T_8.4 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55f5f56b6bb0_0, 0, 2;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %load/vec4 v0x55f5f56b6bb0_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_8.6, 8;
    %load/vec4 v0x55f5f56b6870_0;
    %jmp/1 T_8.7, 8;
T_8.6 ; End of true expr.
    %load/vec4 v0x55f5f56b6440_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %jmp/0 T_8.7, 8;
 ; End of false expr.
    %blend;
T_8.7;
<<<<<<< HEAD
    %store/vec4 v0x55a46dff3b20_0, 0, 32;
    %load/vec4 v0x55a46dff45a0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55a46dff4b70_0, 0, 1;
    %load/vec4 v0x55a46dff45a0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a46dff45a0_0;
=======
    %store/vec4 v0x55f5f56b6050_0, 0, 32;
    %load/vec4 v0x55f5f56b6bb0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55f5f56b70a0_0, 0, 1;
    %load/vec4 v0x55f5f56b6bb0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f5f56b6bb0_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
<<<<<<< HEAD
    %store/vec4 v0x55a46dff4680_0, 0, 1;
    %load/vec4 v0x55a46dff49d0_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_8.8, 8;
    %load/vec4 v0x55a46dff4740_0;
    %jmp/1 T_8.9, 8;
T_8.8 ; End of true expr.
    %load/vec4 v0x55a46dff44e0_0;
=======
    %store/vec4 v0x55f5f56b6c90_0, 0, 1;
    %load/vec4 v0x55f5f56b6bb0_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_8.8, 8;
    %load/vec4 v0x55f5f56b6d50_0;
    %jmp/1 T_8.9, 8;
T_8.8 ; End of true expr.
    %load/vec4 v0x55f5f56b6af0_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %jmp/0 T_8.9, 8;
 ; End of false expr.
    %blend;
T_8.9;
<<<<<<< HEAD
    %store/vec4 v0x55a46dff43f0_0, 0, 32;
    %load/vec4 v0x55a46dff49d0_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_8.10, 8;
    %load/vec4 v0x55a46dff4740_0;
    %jmp/1 T_8.11, 8;
T_8.10 ; End of true expr.
    %load/vec4 v0x55a46dff40f0_0;
=======
    %store/vec4 v0x55f5f56b6a00_0, 0, 32;
    %load/vec4 v0x55f5f56b6bb0_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_8.10, 8;
    %load/vec4 v0x55f5f56b6d50_0;
    %jmp/1 T_8.11, 8;
T_8.10 ; End of true expr.
    %load/vec4 v0x55f5f56b6700_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %jmp/0 T_8.11, 8;
 ; End of false expr.
    %blend;
T_8.11;
<<<<<<< HEAD
    %store/vec4 v0x55a46dff3fb0_0, 0, 32;
    %load/vec4 v0x55a46dff4ab0_0;
    %inv;
    %load/vec4 v0x55a46dff45a0_0;
=======
    %store/vec4 v0x55f5f56b65a0_0, 0, 32;
    %load/vec4 v0x55f5f56b6fe0_0;
    %inv;
    %load/vec4 v0x55f5f56b6bb0_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %parti/s 1, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
<<<<<<< HEAD
    %store/vec4 v0x55a46dff3dd0_0, 0, 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55a46df6c710;
T_9 ;
    %wait E_0x55a46dfd58f0;
    %load/vec4 v0x55a46dff48e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a46dff44e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a46dff40f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a46dff4330_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55a46dff49d0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55a46dff4ab0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x55a46dff4260_0;
    %assign/vec4 v0x55a46dff4330_0, 0;
    %load/vec4 v0x55a46dff49d0_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.4, 8;
    %load/vec4 v0x55a46dff4740_0;
    %jmp/1 T_9.5, 8;
T_9.4 ; End of true expr.
    %load/vec4 v0x55a46dff40f0_0;
=======
    %store/vec4 v0x55f5f56b6300_0, 0, 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55f5f562dfc0;
T_9 ;
    %wait E_0x55f5f5698a80;
    %load/vec4 v0x55f5f56b6ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f5f56b6af0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f5f56b6700_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f5f56b6940_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f5f56b64e0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55f5f56b6fe0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x55f5f56b6bb0_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.4, 8;
    %load/vec4 v0x55f5f56b6870_0;
    %jmp/1 T_9.5, 8;
T_9.4 ; End of true expr.
    %load/vec4 v0x55f5f56b6940_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %jmp/0 T_9.5, 8;
 ; End of false expr.
    %blend;
T_9.5;
<<<<<<< HEAD
    %assign/vec4 v0x55a46dff40f0_0, 0;
    %load/vec4 v0x55a46dff49d0_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.6, 8;
    %load/vec4 v0x55a46dff4740_0;
    %jmp/1 T_9.7, 8;
T_9.6 ; End of true expr.
    %load/vec4 v0x55a46dff44e0_0;
=======
    %assign/vec4 v0x55f5f56b6940_0, 0;
    %load/vec4 v0x55f5f56b6bb0_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.6, 8;
    %load/vec4 v0x55f5f56b6440_0;
    %jmp/1 T_9.7, 8;
T_9.6 ; End of true expr.
    %load/vec4 v0x55f5f56b64e0_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %jmp/0 T_9.7, 8;
 ; End of false expr.
    %blend;
T_9.7;
<<<<<<< HEAD
    %assign/vec4 v0x55a46dff44e0_0, 0;
    %load/vec4 v0x55a46dff45a0_0;
    %assign/vec4 v0x55a46dff49d0_0, 0;
=======
    %assign/vec4 v0x55f5f56b64e0_0, 0;
    %load/vec4 v0x55f5f56b6bb0_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.8, 8;
    %load/vec4 v0x55f5f56b6d50_0;
    %jmp/1 T_9.9, 8;
T_9.8 ; End of true expr.
    %load/vec4 v0x55f5f56b6700_0;
    %jmp/0 T_9.9, 8;
 ; End of false expr.
    %blend;
T_9.9;
    %assign/vec4 v0x55f5f56b6700_0, 0;
    %load/vec4 v0x55f5f56b6bb0_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.10, 8;
    %load/vec4 v0x55f5f56b6d50_0;
    %jmp/1 T_9.11, 8;
T_9.10 ; End of true expr.
    %load/vec4 v0x55f5f56b6af0_0;
    %jmp/0 T_9.11, 8;
 ; End of false expr.
    %blend;
T_9.11;
    %assign/vec4 v0x55f5f56b6af0_0, 0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
<<<<<<< HEAD
    .scope S_0x55a46df6d120;
T_10 ;
    %vpi_call/w 3 50 "$dumpfile", "mips_cpu_bus_tb.vcd" {0 0 0};
    %vpi_call/w 3 51 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55a46df6d120 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a46dff6160_0, 0, 1;
=======
    .scope S_0x55f5f562d0e0;
T_10 ;
    %vpi_call/w 3 50 "$dumpfile", "mips_cpu_bus_tb.vcd" {0 0 0};
    %vpi_call/w 3 51 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55f5f562d0e0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5f56b8670_0, 0, 1;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %pushi/vec4 10000, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10, 0;
<<<<<<< HEAD
    %load/vec4 v0x55a46dff6160_0;
    %nor/r;
    %store/vec4 v0x55a46dff6160_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 60 "$fatal", 32'sb00000000000000000000000000000010, "Simulation did not finish within %d cycles.", P_0x55a46df6a680 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x55a46df6d120;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a46dff6590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a46dff64f0_0, 0;
    %wait E_0x55a46dfd58f0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a46dff64f0_0, 0;
    %wait E_0x55a46dfd58f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a46dff64f0_0, 0;
    %wait E_0x55a46dfd58f0;
    %load/vec4 v0x55a46dff5ef0_0;
=======
    %load/vec4 v0x55f5f56b8670_0;
    %nor/r;
    %store/vec4 v0x55f5f56b8670_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 60 "$fatal", 32'sb00000000000000000000000000000010, "Simulation did not finish within %d cycles.", P_0x55f5f562b520 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x55f5f562d0e0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5f56b8aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5f56b8a00_0, 0;
    %wait E_0x55f5f5698a80;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f5f56b8a00_0, 0;
    %wait E_0x55f5f5698a80;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5f56b8a00_0, 0;
    %wait E_0x55f5f5698a80;
    %load/vec4 v0x55f5f56b8400_0;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 78 "$display", "TB : CPU did not set active=1 after reset." {0 0 0};
T_11.1 ;
T_11.2 ;
<<<<<<< HEAD
    %load/vec4 v0x55a46dff5ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz T_11.3, 8;
    %wait E_0x55a46dfd58f0;
    %jmp T_11.2;
T_11.3 ;
    %vpi_call/w 3 84 "$display", "TB : INFO : register_v0=%h", v0x55a46dff6450_0 {0 0 0};
=======
    %load/vec4 v0x55f5f56b8400_0;
    %flag_set/vec4 8;
    %jmp/0xz T_11.3, 8;
    %wait E_0x55f5f5698a80;
    %jmp T_11.2;
T_11.3 ;
    %vpi_call/w 3 84 "$display", "TB : INFO : register_v0=%h", v0x55f5f56b8960_0 {0 0 0};
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %vpi_call/w 3 85 "$display", "TB : finished; active=0" {0 0 0};
    %vpi_call/w 3 86 "$finish" {0 0 0};
    %end;
    .thread T_11;
<<<<<<< HEAD
    .scope S_0x55a46df6d120;
T_12 ;
    %wait E_0x55a46df048a0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a46dff6590_0, 0, 1;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x55a46dff6200_0, 0, 32;
    %delay 25, 0;
    %load/vec4 v0x55a46dff63b0_0;
    %store/vec4 v0x55a46dff6200_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a46dff6590_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55a46df6d120;
T_13 ;
    %wait E_0x55a46df3cb80;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a46dff6590_0, 0, 1;
    %vpi_call/w 3 104 "$display", "TB : INFO : Waiting for WRITE; address=%h", v0x55a46dff5fb0_0 {0 0 0};
    %delay 35, 0;
    %vpi_call/w 3 106 "$display", "TB : INFO : WRITE completed; writedata=%h \012", v0x55a46dff6720_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a46dff6590_0, 0, 1;
=======
    .scope S_0x55f5f562d0e0;
T_12 ;
    %wait E_0x55f5f55fc2f0;
    %load/vec4 v0x55f5f56b87d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f5f56b8aa0_0, 0, 1;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x55f5f56b8710_0, 0, 32;
    %delay 25, 0;
    %load/vec4 v0x55f5f56b88c0_0;
    %store/vec4 v0x55f5f56b8710_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5f56b8aa0_0, 0, 1;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55f5f562d0e0;
T_13 ;
    %wait E_0x55f5f55fcce0;
    %load/vec4 v0x55f5f56b8b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f5f56b8aa0_0, 0, 1;
    %delay 35, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5f56b8aa0_0, 0, 1;
T_13.0 ;
>>>>>>> c16dbd32c5cc6e8434b73718c3f84a618a65e6d6
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "test/0-testbenches/mips_cpu_bus_tb.v";
    "rtl/mips_cpu_bus.v";
    "rtl/mips_cpu_harvard_mod.v";
    "rtl/mips_cpu_alu.v";
    "rtl/mips_cpu_register_file.v";
    "test/0-testbenches/RAM_8x8192_avalon_mapped.v";
