{
  "module_name": "hw-txe-regs.h",
  "hash_id": "ba5dbd0435c55aa1c4bf38e9a235752f9532e60f66d57f724dad28f73170007c",
  "original_prompt": "Ingested from linux-6.6.14/drivers/misc/mei/hw-txe-regs.h",
  "human_readable_source": " \n \n#ifndef _MEI_HW_TXE_REGS_H_\n#define _MEI_HW_TXE_REGS_H_\n\n#include \"hw.h\"\n\n#define SEC_ALIVENESS_TIMER_TIMEOUT        (5 * MSEC_PER_SEC)\n#define SEC_ALIVENESS_WAIT_TIMEOUT         (1 * MSEC_PER_SEC)\n#define SEC_RESET_WAIT_TIMEOUT             (1 * MSEC_PER_SEC)\n#define SEC_READY_WAIT_TIMEOUT             (5 * MSEC_PER_SEC)\n#define START_MESSAGE_RESPONSE_WAIT_TIMEOUT (5 * MSEC_PER_SEC)\n#define RESET_CANCEL_WAIT_TIMEOUT          (1 * MSEC_PER_SEC)\n\nenum {\n\tSEC_BAR,\n\tBRIDGE_BAR,\n\n\tNUM_OF_MEM_BARS\n};\n\n \n#define PCI_CFG_TXE_FW_STS0   0x40\n#  define PCI_CFG_TXE_FW_STS0_WRK_ST_MSK    0x0000000F\n#  define PCI_CFG_TXE_FW_STS0_OP_ST_MSK     0x000001C0\n#  define PCI_CFG_TXE_FW_STS0_FW_INIT_CMPLT 0x00000200\n#  define PCI_CFG_TXE_FW_STS0_ERR_CODE_MSK  0x0000F000\n#  define PCI_CFG_TXE_FW_STS0_OP_MODE_MSK   0x000F0000\n#  define PCI_CFG_TXE_FW_STS0_RST_CNT_MSK   0x00F00000\n#define PCI_CFG_TXE_FW_STS1   0x48\n\n#define IPC_BASE_ADDR\t0x80400  \n\n \n#define SEC_IPC_INPUT_DOORBELL_REG       (0x0000 + IPC_BASE_ADDR)\n\n \n#define SEC_IPC_INPUT_STATUS_REG         (0x0008 + IPC_BASE_ADDR)\n#  define SEC_IPC_INPUT_STATUS_RDY    BIT(0)\n\n \n#define SEC_IPC_HOST_INT_STATUS_REG      (0x0010 + IPC_BASE_ADDR)\n#define   SEC_IPC_HOST_INT_STATUS_OUT_DB             BIT(0)\n#define   SEC_IPC_HOST_INT_STATUS_IN_RDY             BIT(1)\n#define   SEC_IPC_HOST_INT_STATUS_HDCP_M0_RCVD       BIT(5)\n#define   SEC_IPC_HOST_INT_STATUS_ILL_MEM_ACCESS     BIT(17)\n#define   SEC_IPC_HOST_INT_STATUS_AES_HKEY_ERR       BIT(18)\n#define   SEC_IPC_HOST_INT_STATUS_DES_HKEY_ERR       BIT(19)\n#define   SEC_IPC_HOST_INT_STATUS_TMRMTB_OVERFLOW    BIT(21)\n\n \n#define   SEC_IPC_HOST_INT_STATUS_PENDING \\\n\t\t(SEC_IPC_HOST_INT_STATUS_OUT_DB| \\\n\t\tSEC_IPC_HOST_INT_STATUS_IN_RDY)\n\n \n#define SEC_IPC_HOST_INT_MASK_REG        (0x0014 + IPC_BASE_ADDR)\n\n#  define SEC_IPC_HOST_INT_MASK_OUT_DB\tBIT(0)  \n#  define SEC_IPC_HOST_INT_MASK_IN_RDY\tBIT(1)  \n\n \n#define SEC_IPC_INPUT_PAYLOAD_REG        (0x0100 + IPC_BASE_ADDR)\n \n#define IPC_SHARED_PAYLOAD_REG           (0x0200 + IPC_BASE_ADDR)\n\n \n#define SATT2_CTRL_REG                   0x1040\n#  define SATT2_CTRL_VALID_MSK            BIT(0)\n#  define SATT2_CTRL_BR_BASE_ADDR_REG_SHIFT 8\n#  define SATT2_CTRL_BRIDGE_HOST_EN_MSK   BIT(12)\n\n \n#define SATT2_SAP_BA_REG                 0x1044\n \n#define SATT2_SAP_SIZE_REG               0x1048\n  \n#define SATT2_BRG_BA_LSB_REG             0x104C\n\n \n#define HHISR_REG                        0x2020\n \n#define HHIER_REG                        0x2024\n#define   IPC_HHIER_SEC\tBIT(0)\n#define   IPC_HHIER_BRIDGE\tBIT(1)\n#define   IPC_HHIER_MSK\t(IPC_HHIER_SEC | IPC_HHIER_BRIDGE)\n\n \n#define HHIMR_REG                        0x2028\n#define   IPC_HHIMR_SEC       BIT(0)\n#define   IPC_HHIMR_BRIDGE    BIT(1)\n\n \n#define HHIRQSR_REG                      0x202C\n\n \n#define HICR_SEC_IPC_READINESS_REG       0x2040\n#define   HICR_SEC_IPC_READINESS_HOST_RDY  BIT(0)\n#define   HICR_SEC_IPC_READINESS_SEC_RDY   BIT(1)\n#define   HICR_SEC_IPC_READINESS_SYS_RDY     \\\n\t  (HICR_SEC_IPC_READINESS_HOST_RDY | \\\n\t   HICR_SEC_IPC_READINESS_SEC_RDY)\n#define   HICR_SEC_IPC_READINESS_RDY_CLR   BIT(2)\n\n \n \n#define HICR_HOST_ALIVENESS_RESP_REG     0x2044\n#define   HICR_HOST_ALIVENESS_RESP_ACK    BIT(0)\n\n \n#define HICR_SEC_IPC_OUTPUT_DOORBELL_REG 0x2048\n\n \n#define HISR_REG                         0x2060\n#define   HISR_INT_0_STS      BIT(0)\n#define   HISR_INT_1_STS      BIT(1)\n#define   HISR_INT_2_STS      BIT(2)\n#define   HISR_INT_3_STS      BIT(3)\n#define   HISR_INT_4_STS      BIT(4)\n#define   HISR_INT_5_STS      BIT(5)\n#define   HISR_INT_6_STS      BIT(6)\n#define   HISR_INT_7_STS      BIT(7)\n#define   HISR_INT_STS_MSK \\\n\t(HISR_INT_0_STS | HISR_INT_1_STS | HISR_INT_2_STS)\n\n \n#define HIER_REG                         0x2064\n#define   HIER_INT_0_EN      BIT(0)\n#define   HIER_INT_1_EN      BIT(1)\n#define   HIER_INT_2_EN      BIT(2)\n#define   HIER_INT_3_EN      BIT(3)\n#define   HIER_INT_4_EN      BIT(4)\n#define   HIER_INT_5_EN      BIT(5)\n#define   HIER_INT_6_EN      BIT(6)\n#define   HIER_INT_7_EN      BIT(7)\n\n#define   HIER_INT_EN_MSK \\\n\t (HIER_INT_0_EN | HIER_INT_1_EN | HIER_INT_2_EN)\n\n\n \n#define BRIDGE_IPC_OUTPUT_PAYLOAD_REG    0x20C0\n\n \n#define SICR_HOST_ALIVENESS_REQ_REG      0x214C\n#define   SICR_HOST_ALIVENESS_REQ_REQUESTED    BIT(0)\n\n\n \n#define SICR_HOST_IPC_READINESS_REQ_REG  0x2150\n\n\n#define SICR_HOST_IPC_READINESS_HOST_RDY  BIT(0)\n#define SICR_HOST_IPC_READINESS_SEC_RDY   BIT(1)\n#define SICR_HOST_IPC_READINESS_SYS_RDY     \\\n\t(SICR_HOST_IPC_READINESS_HOST_RDY | \\\n\t SICR_HOST_IPC_READINESS_SEC_RDY)\n#define SICR_HOST_IPC_READINESS_RDY_CLR   BIT(2)\n\n \n#define SICR_SEC_IPC_OUTPUT_STATUS_REG   0x2154\n#  define SEC_IPC_OUTPUT_STATUS_RDY BIT(0)\n\n\n\n \n#define PAYLOAD_SIZE        64\n\n \n#define SATT_RANGE_MAX     (32 << 20)\n\n\n#endif  \n\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}