ARM GAS  /tmp/ccQvqxr9.s 			page 1


   1              		.cpu cortex-m0
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"uartParser.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/uartParser.c"
  18              		.section	.rodata.parseCmd.str1.4,"aMS",%progbits,1
  19              		.align	2
  20              	.LC5:
  21 0000 6C656400 		.ascii	"led\000"
  22              		.align	2
  23              	.LC8:
  24 0004 72656400 		.ascii	"red\000"
  25              		.align	2
  26              	.LC11:
  27 0008 67726565 		.ascii	"green\000"
  27      6E00
  28 000e 0000     		.align	2
  29              	.LC13:
  30 0010 626C7565 		.ascii	"blue\000"
  30      00
  31 0015 000000   		.align	2
  32              	.LC15:
  33 0018 6F72616E 		.ascii	"orange\000"
  33      676500
  34 001f 00       		.align	2
  35              	.LC17:
  36 0020 6F6E00   		.ascii	"on\000"
  37 0023 00       		.align	2
  38              	.LC20:
  39 0024 6F666600 		.ascii	"off\000"
  40              		.align	2
  41              	.LC22:
  42 0028 746F6767 		.ascii	"toggle\000"
  42      6C6500
  43 002f 00       		.align	2
  44              	.LC24:
  45 0030 6D6F746F 		.ascii	"motor\000"
  45      7200
  46              		.section	.text.parseCmd,"ax",%progbits
  47              		.align	1
  48              		.global	parseCmd
  49              		.syntax unified
  50              		.code	16
  51              		.thumb_func
  53              	parseCmd:
ARM GAS  /tmp/ccQvqxr9.s 			page 2


  54              	.LFB44:
   1:Core/Src/uartParser.c **** #include "uartParser.h"
   2:Core/Src/uartParser.c **** #include "cmsis_os2.h"
   3:Core/Src/uartParser.c **** #include <string.h>
   4:Core/Src/uartParser.c **** 
   5:Core/Src/uartParser.c **** osThreadId_t UARTTaskHandle;
   6:Core/Src/uartParser.c **** Cmd_Queue * cmdQueue = NULL;
   7:Core/Src/uartParser.c **** osSemaphoreId_t binarySem02UartParserHandle;
   8:Core/Src/uartParser.c **** static const osSemaphoreAttr_t semAttr_SEM1 = {
   9:Core/Src/uartParser.c ****   .name = "SEM02",
  10:Core/Src/uartParser.c **** };
  11:Core/Src/uartParser.c **** 
  12:Core/Src/uartParser.c **** volatile uint8_t strIndex = 0;
  13:Core/Src/uartParser.c **** volatile uint8_t cmdIndex = 0;
  14:Core/Src/uartParser.c **** volatile uint8_t cmdStrIndex = 0;
  15:Core/Src/uartParser.c **** volatile char tmpStr[TMP_STR_LEN];
  16:Core/Src/uartParser.c **** volatile char cmd[4][TMP_STR_LEN];
  17:Core/Src/uartParser.c **** volatile uint16_t commandOut = 0x0000;
  18:Core/Src/uartParser.c **** 
  19:Core/Src/uartParser.c **** volatile uint16_t commandLED = 0;
  20:Core/Src/uartParser.c **** 
  21:Core/Src/uartParser.c **** // 0 not working, 1 working
  22:Core/Src/uartParser.c **** volatile uint8_t uartStatus = 0;
  23:Core/Src/uartParser.c **** 
  24:Core/Src/uartParser.c **** const osThreadAttr_t UARTTask_attributes = {
  25:Core/Src/uartParser.c ****   .name = "UARTParseTask",
  26:Core/Src/uartParser.c ****   .stack_size = 128 * 4,
  27:Core/Src/uartParser.c ****   .priority = (osPriority_t) osPriorityNormal1, // higher priority than osPriorityNormal
  28:Core/Src/uartParser.c **** };
  29:Core/Src/uartParser.c **** 
  30:Core/Src/uartParser.c **** void sendUint16BinToUart(uint16_t x) {
  31:Core/Src/uartParser.c **** 	char str[16];
  32:Core/Src/uartParser.c **** 	uint8_t i = 0;
  33:Core/Src/uartParser.c **** 	while (i < 16) {
  34:Core/Src/uartParser.c **** 		str[15-i] = '0' + ((x >> i) & 0x1);
  35:Core/Src/uartParser.c **** 	  i++;
  36:Core/Src/uartParser.c **** 	}
  37:Core/Src/uartParser.c **** 	transmitCharArray(str);
  38:Core/Src/uartParser.c **** }
  39:Core/Src/uartParser.c **** 
  40:Core/Src/uartParser.c **** uint8_t parseCmd(void) {
  55              		.loc 1 40 24 view -0
  56              		.cfi_startproc
  57              		@ args = 0, pretend = 0, frame = 8
  58              		@ frame_needed = 0, uses_anonymous_args = 0
  59 0000 30B5     		push	{r4, r5, lr}
  60              	.LCFI0:
  61              		.cfi_def_cfa_offset 12
  62              		.cfi_offset 4, -12
  63              		.cfi_offset 5, -8
  64              		.cfi_offset 14, -4
  65 0002 83B0     		sub	sp, sp, #12
  66              	.LCFI1:
  67              		.cfi_def_cfa_offset 24
  41:Core/Src/uartParser.c ****   //Parse words from received command string
  42:Core/Src/uartParser.c ****   volatile uint8_t strLen = strIndex + 1;
  68              		.loc 1 42 3 view .LVU1
ARM GAS  /tmp/ccQvqxr9.s 			page 3


  69              		.loc 1 42 38 is_stmt 0 view .LVU2
  70 0004 604A     		ldr	r2, .L19
  71 0006 1378     		ldrb	r3, [r2]
  72 0008 0133     		adds	r3, r3, #1
  73 000a DBB2     		uxtb	r3, r3
  74              		.loc 1 42 20 view .LVU3
  75 000c 6946     		mov	r1, sp
  76 000e CB71     		strb	r3, [r1, #7]
  43:Core/Src/uartParser.c ****   strIndex = 0;
  77              		.loc 1 43 3 is_stmt 1 view .LVU4
  78              		.loc 1 43 12 is_stmt 0 view .LVU5
  79 0010 0023     		movs	r3, #0
  80 0012 1370     		strb	r3, [r2]
  44:Core/Src/uartParser.c ****   uint8_t error = 0;
  81              		.loc 1 44 3 is_stmt 1 view .LVU6
  82              	.LVL0:
  45:Core/Src/uartParser.c ****   cmdStrIndex = 0;
  83              		.loc 1 45 3 view .LVU7
  84              		.loc 1 45 15 is_stmt 0 view .LVU8
  85 0014 5D4A     		ldr	r2, .L19+4
  86 0016 1370     		strb	r3, [r2]
  46:Core/Src/uartParser.c ****   cmdIndex = 0;
  87              		.loc 1 46 3 is_stmt 1 view .LVU9
  88              		.loc 1 46 12 is_stmt 0 view .LVU10
  89 0018 5D4A     		ldr	r2, .L19+8
  90 001a 1370     		strb	r3, [r2]
  47:Core/Src/uartParser.c ****   while (strIndex < strLen) {
  91              		.loc 1 47 3 is_stmt 1 view .LVU11
  92              		.loc 1 47 9 is_stmt 0 view .LVU12
  93 001c 0CE0     		b	.L2
  94              	.L18:
  48:Core/Src/uartParser.c ****     if (tmpStr[strIndex] == ' ') {
  49:Core/Src/uartParser.c ****       cmdIndex++;
  95              		.loc 1 49 7 is_stmt 1 view .LVU13
  96              		.loc 1 49 15 is_stmt 0 view .LVU14
  97 001e 5C4A     		ldr	r2, .L19+8
  98 0020 1378     		ldrb	r3, [r2]
  99 0022 0133     		adds	r3, r3, #1
 100 0024 DBB2     		uxtb	r3, r3
 101 0026 1370     		strb	r3, [r2]
  50:Core/Src/uartParser.c ****       cmdStrIndex = 0;
 102              		.loc 1 50 7 is_stmt 1 view .LVU15
 103              		.loc 1 50 19 is_stmt 0 view .LVU16
 104 0028 584B     		ldr	r3, .L19+4
 105 002a 0022     		movs	r2, #0
 106 002c 1A70     		strb	r2, [r3]
 107              	.L4:
  51:Core/Src/uartParser.c ****     } else {
  52:Core/Src/uartParser.c ****       cmd[cmdIndex][cmdStrIndex] = tmpStr[strIndex];
  53:Core/Src/uartParser.c ****       cmdStrIndex++;
  54:Core/Src/uartParser.c ****     }
  55:Core/Src/uartParser.c ****     strIndex++;
 108              		.loc 1 55 5 is_stmt 1 view .LVU17
 109              		.loc 1 55 13 is_stmt 0 view .LVU18
 110 002e 564A     		ldr	r2, .L19
 111 0030 1378     		ldrb	r3, [r2]
 112 0032 0133     		adds	r3, r3, #1
ARM GAS  /tmp/ccQvqxr9.s 			page 4


 113 0034 DBB2     		uxtb	r3, r3
 114 0036 1370     		strb	r3, [r2]
 115              	.L2:
  47:Core/Src/uartParser.c ****     if (tmpStr[strIndex] == ' ') {
 116              		.loc 1 47 19 is_stmt 1 view .LVU19
 117 0038 534B     		ldr	r3, .L19
 118 003a 1A78     		ldrb	r2, [r3]
 119 003c D2B2     		uxtb	r2, r2
 120 003e 6B46     		mov	r3, sp
 121 0040 0733     		adds	r3, r3, #7
 122 0042 1B78     		ldrb	r3, [r3]
 123 0044 DBB2     		uxtb	r3, r3
 124 0046 9A42     		cmp	r2, r3
 125 0048 1CD2     		bcs	.L17
  48:Core/Src/uartParser.c ****       cmdIndex++;
 126              		.loc 1 48 5 view .LVU20
  48:Core/Src/uartParser.c ****       cmdIndex++;
 127              		.loc 1 48 15 is_stmt 0 view .LVU21
 128 004a 4F4B     		ldr	r3, .L19
 129 004c 1B78     		ldrb	r3, [r3]
 130 004e DBB2     		uxtb	r3, r3
 131 0050 504A     		ldr	r2, .L19+12
 132 0052 D35C     		ldrb	r3, [r2, r3]
  48:Core/Src/uartParser.c ****       cmdIndex++;
 133              		.loc 1 48 8 view .LVU22
 134 0054 202B     		cmp	r3, #32
 135 0056 E2D0     		beq	.L18
  52:Core/Src/uartParser.c ****       cmdStrIndex++;
 136              		.loc 1 52 7 is_stmt 1 view .LVU23
  52:Core/Src/uartParser.c ****       cmdStrIndex++;
 137              		.loc 1 52 42 is_stmt 0 view .LVU24
 138 0058 4B4B     		ldr	r3, .L19
 139 005a 1A78     		ldrb	r2, [r3]
 140 005c D2B2     		uxtb	r2, r2
  52:Core/Src/uartParser.c ****       cmdStrIndex++;
 141              		.loc 1 52 20 view .LVU25
 142 005e 4C4B     		ldr	r3, .L19+8
 143 0060 1B78     		ldrb	r3, [r3]
 144 0062 4A49     		ldr	r1, .L19+4
 145 0064 0878     		ldrb	r0, [r1]
 146 0066 C0B2     		uxtb	r0, r0
  52:Core/Src/uartParser.c ****       cmdStrIndex++;
 147              		.loc 1 52 42 view .LVU26
 148 0068 4A4C     		ldr	r4, .L19+12
 149 006a A45C     		ldrb	r4, [r4, r2]
 150 006c E4B2     		uxtb	r4, r4
  52:Core/Src/uartParser.c ****       cmdStrIndex++;
 151              		.loc 1 52 34 view .LVU27
 152 006e 4A4A     		ldr	r2, .L19+16
 153 0070 9D00     		lsls	r5, r3, #2
 154 0072 5B19     		adds	r3, r3, r5
 155 0074 9B00     		lsls	r3, r3, #2
 156 0076 D218     		adds	r2, r2, r3
 157 0078 1454     		strb	r4, [r2, r0]
  53:Core/Src/uartParser.c ****     }
 158              		.loc 1 53 7 is_stmt 1 view .LVU28
  53:Core/Src/uartParser.c ****     }
ARM GAS  /tmp/ccQvqxr9.s 			page 5


 159              		.loc 1 53 18 is_stmt 0 view .LVU29
 160 007a 0B78     		ldrb	r3, [r1]
 161 007c 0133     		adds	r3, r3, #1
 162 007e DBB2     		uxtb	r3, r3
 163 0080 0B70     		strb	r3, [r1]
 164 0082 D4E7     		b	.L4
 165              	.L17:
  56:Core/Src/uartParser.c ****   } 
  57:Core/Src/uartParser.c ****   //Convert words into command format
  58:Core/Src/uartParser.c ****   //First digit
  59:Core/Src/uartParser.c ****   if (strcmp(cmd[0], "led") == 0) {
 166              		.loc 1 59 3 is_stmt 1 view .LVU30
 167              		.loc 1 59 7 is_stmt 0 view .LVU31
 168 0084 4549     		ldr	r1, .L19+20
 169 0086 4448     		ldr	r0, .L19+16
 170 0088 FFF7FEFF 		bl	strcmp
 171              	.LVL1:
 172              		.loc 1 59 6 discriminator 1 view .LVU32
 173 008c 0028     		cmp	r0, #0
 174 008e 00D0     		beq	.LCB113
 175 0090 67E0     		b	.L6	@long jump
 176              	.LCB113:
  60:Core/Src/uartParser.c ****     commandOut |= 0xA000;
 177              		.loc 1 60 5 is_stmt 1 view .LVU33
 178              		.loc 1 60 16 is_stmt 0 view .LVU34
 179 0092 434A     		ldr	r2, .L19+24
 180 0094 1388     		ldrh	r3, [r2]
 181 0096 4349     		ldr	r1, .L19+28
 182 0098 0B43     		orrs	r3, r1
 183 009a 9BB2     		uxth	r3, r3
 184 009c 1380     		strh	r3, [r2]
  61:Core/Src/uartParser.c ****     //Second digit - LED
  62:Core/Src/uartParser.c ****     if (strcmp(cmd[1], "red") == 0) {
 185              		.loc 1 62 5 is_stmt 1 view .LVU35
 186              		.loc 1 62 9 is_stmt 0 view .LVU36
 187 009e 4249     		ldr	r1, .L19+32
 188 00a0 4248     		ldr	r0, .L19+36
 189 00a2 FFF7FEFF 		bl	strcmp
 190              	.LVL2:
 191              		.loc 1 62 8 discriminator 1 view .LVU37
 192 00a6 0028     		cmp	r0, #0
 193 00a8 15D1     		bne	.L7
  63:Core/Src/uartParser.c ****       commandOut |= 0x0100;
 194              		.loc 1 63 7 is_stmt 1 view .LVU38
 195              		.loc 1 63 18 is_stmt 0 view .LVU39
 196 00aa 3D4A     		ldr	r2, .L19+24
 197 00ac 1388     		ldrh	r3, [r2]
 198 00ae 8021     		movs	r1, #128
 199 00b0 4900     		lsls	r1, r1, #1
 200 00b2 0B43     		orrs	r3, r1
 201 00b4 1380     		strh	r3, [r2]
  44:Core/Src/uartParser.c ****   cmdStrIndex = 0;
 202              		.loc 1 44 11 view .LVU40
 203 00b6 0024     		movs	r4, #0
 204              	.L8:
 205              	.LVL3:
  64:Core/Src/uartParser.c ****     } else if (strcmp(cmd[1], "green") == 0) {
ARM GAS  /tmp/ccQvqxr9.s 			page 6


  65:Core/Src/uartParser.c ****       commandOut |= 0x0200;
  66:Core/Src/uartParser.c ****     } else if (strcmp(cmd[1], "blue") == 0) {
  67:Core/Src/uartParser.c ****       commandOut |= 0x0300;
  68:Core/Src/uartParser.c ****     } else if (strcmp(cmd[1], "orange") == 0) {
  69:Core/Src/uartParser.c ****       commandOut |= 0x0400;
  70:Core/Src/uartParser.c ****     } else {
  71:Core/Src/uartParser.c ****       error = 1;
  72:Core/Src/uartParser.c ****     }
  73:Core/Src/uartParser.c ****     //Third digit - LED
  74:Core/Src/uartParser.c ****     if (strcmp(cmd[2], "on") == 0) {
 206              		.loc 1 74 5 is_stmt 1 view .LVU41
 207              		.loc 1 74 9 is_stmt 0 view .LVU42
 208 00b8 3D49     		ldr	r1, .L19+40
 209 00ba 3E48     		ldr	r0, .L19+44
 210 00bc FFF7FEFF 		bl	strcmp
 211              	.LVL4:
 212              		.loc 1 74 8 discriminator 1 view .LVU43
 213 00c0 0028     		cmp	r0, #0
 214 00c2 34D1     		bne	.L11
  75:Core/Src/uartParser.c ****       commandOut |= 0x0010;
 215              		.loc 1 75 7 is_stmt 1 view .LVU44
 216              		.loc 1 75 18 is_stmt 0 view .LVU45
 217 00c4 364A     		ldr	r2, .L19+24
 218 00c6 1388     		ldrh	r3, [r2]
 219 00c8 1021     		movs	r1, #16
 220 00ca 0B43     		orrs	r3, r1
 221 00cc 9BB2     		uxth	r3, r3
 222 00ce 1380     		strh	r3, [r2]
 223              	.LVL5:
 224              	.L12:
  76:Core/Src/uartParser.c ****     } else if (strcmp(cmd[2], "off") == 0) {
  77:Core/Src/uartParser.c ****       commandOut |= 0x0020;
  78:Core/Src/uartParser.c ****     } else if (strcmp(cmd[2], "toggle") == 0) {
  79:Core/Src/uartParser.c ****       commandOut |= 0x0030;
  80:Core/Src/uartParser.c ****     } else {
  81:Core/Src/uartParser.c ****       error = 1;
  82:Core/Src/uartParser.c ****     }
  83:Core/Src/uartParser.c ****   } else if (strcmp(cmd[0], "motor") == 0) {
  84:Core/Src/uartParser.c ****     commandOut |= 0xB000;
  85:Core/Src/uartParser.c ****   } else {
  86:Core/Src/uartParser.c ****     error = 1;
  87:Core/Src/uartParser.c ****   }
  88:Core/Src/uartParser.c ****   return error;
 225              		.loc 1 88 3 is_stmt 1 view .LVU46
  89:Core/Src/uartParser.c **** }
 226              		.loc 1 89 1 is_stmt 0 view .LVU47
 227 00d0 2000     		movs	r0, r4
 228 00d2 03B0     		add	sp, sp, #12
 229              		@ sp needed
 230              	.LVL6:
 231              		.loc 1 89 1 view .LVU48
 232 00d4 30BD     		pop	{r4, r5, pc}
 233              	.LVL7:
 234              	.L7:
  64:Core/Src/uartParser.c ****       commandOut |= 0x0200;
 235              		.loc 1 64 12 is_stmt 1 view .LVU49
  64:Core/Src/uartParser.c ****       commandOut |= 0x0200;
ARM GAS  /tmp/ccQvqxr9.s 			page 7


 236              		.loc 1 64 16 is_stmt 0 view .LVU50
 237 00d6 3849     		ldr	r1, .L19+48
 238 00d8 3448     		ldr	r0, .L19+36
 239 00da FFF7FEFF 		bl	strcmp
 240              	.LVL8:
  64:Core/Src/uartParser.c ****       commandOut |= 0x0200;
 241              		.loc 1 64 15 discriminator 1 view .LVU51
 242 00de 0028     		cmp	r0, #0
 243 00e0 07D1     		bne	.L9
  65:Core/Src/uartParser.c ****     } else if (strcmp(cmd[1], "blue") == 0) {
 244              		.loc 1 65 7 is_stmt 1 view .LVU52
  65:Core/Src/uartParser.c ****     } else if (strcmp(cmd[1], "blue") == 0) {
 245              		.loc 1 65 18 is_stmt 0 view .LVU53
 246 00e2 2F4A     		ldr	r2, .L19+24
 247 00e4 1388     		ldrh	r3, [r2]
 248 00e6 8021     		movs	r1, #128
 249 00e8 8900     		lsls	r1, r1, #2
 250 00ea 0B43     		orrs	r3, r1
 251 00ec 1380     		strh	r3, [r2]
  44:Core/Src/uartParser.c ****   cmdStrIndex = 0;
 252              		.loc 1 44 11 view .LVU54
 253 00ee 0024     		movs	r4, #0
 254 00f0 E2E7     		b	.L8
 255              	.L9:
  66:Core/Src/uartParser.c ****       commandOut |= 0x0300;
 256              		.loc 1 66 12 is_stmt 1 view .LVU55
  66:Core/Src/uartParser.c ****       commandOut |= 0x0300;
 257              		.loc 1 66 16 is_stmt 0 view .LVU56
 258 00f2 3249     		ldr	r1, .L19+52
 259 00f4 2D48     		ldr	r0, .L19+36
 260 00f6 FFF7FEFF 		bl	strcmp
 261              	.LVL9:
  66:Core/Src/uartParser.c ****       commandOut |= 0x0300;
 262              		.loc 1 66 15 discriminator 1 view .LVU57
 263 00fa 0028     		cmp	r0, #0
 264 00fc 07D1     		bne	.L10
  67:Core/Src/uartParser.c ****     } else if (strcmp(cmd[1], "orange") == 0) {
 265              		.loc 1 67 7 is_stmt 1 view .LVU58
  67:Core/Src/uartParser.c ****     } else if (strcmp(cmd[1], "orange") == 0) {
 266              		.loc 1 67 18 is_stmt 0 view .LVU59
 267 00fe 284A     		ldr	r2, .L19+24
 268 0100 1388     		ldrh	r3, [r2]
 269 0102 C021     		movs	r1, #192
 270 0104 8900     		lsls	r1, r1, #2
 271 0106 0B43     		orrs	r3, r1
 272 0108 1380     		strh	r3, [r2]
  44:Core/Src/uartParser.c ****   cmdStrIndex = 0;
 273              		.loc 1 44 11 view .LVU60
 274 010a 0024     		movs	r4, #0
 275 010c D4E7     		b	.L8
 276              	.L10:
  68:Core/Src/uartParser.c ****       commandOut |= 0x0400;
 277              		.loc 1 68 12 is_stmt 1 view .LVU61
  68:Core/Src/uartParser.c ****       commandOut |= 0x0400;
 278              		.loc 1 68 16 is_stmt 0 view .LVU62
 279 010e 2C49     		ldr	r1, .L19+56
 280 0110 2648     		ldr	r0, .L19+36
ARM GAS  /tmp/ccQvqxr9.s 			page 8


 281 0112 FFF7FEFF 		bl	strcmp
 282              	.LVL10:
  68:Core/Src/uartParser.c ****       commandOut |= 0x0400;
 283              		.loc 1 68 15 discriminator 1 view .LVU63
 284 0116 0028     		cmp	r0, #0
 285 0118 07D1     		bne	.L14
  69:Core/Src/uartParser.c ****     } else {
 286              		.loc 1 69 7 is_stmt 1 view .LVU64
  69:Core/Src/uartParser.c ****     } else {
 287              		.loc 1 69 18 is_stmt 0 view .LVU65
 288 011a 214A     		ldr	r2, .L19+24
 289 011c 1388     		ldrh	r3, [r2]
 290 011e 8021     		movs	r1, #128
 291 0120 C900     		lsls	r1, r1, #3
 292 0122 0B43     		orrs	r3, r1
 293 0124 1380     		strh	r3, [r2]
  44:Core/Src/uartParser.c ****   cmdStrIndex = 0;
 294              		.loc 1 44 11 view .LVU66
 295 0126 0024     		movs	r4, #0
 296 0128 C6E7     		b	.L8
 297              	.L14:
  71:Core/Src/uartParser.c ****     }
 298              		.loc 1 71 13 view .LVU67
 299 012a 0124     		movs	r4, #1
 300 012c C4E7     		b	.L8
 301              	.LVL11:
 302              	.L11:
  76:Core/Src/uartParser.c ****       commandOut |= 0x0020;
 303              		.loc 1 76 12 is_stmt 1 view .LVU68
  76:Core/Src/uartParser.c ****       commandOut |= 0x0020;
 304              		.loc 1 76 16 is_stmt 0 view .LVU69
 305 012e 2549     		ldr	r1, .L19+60
 306 0130 2048     		ldr	r0, .L19+44
 307 0132 FFF7FEFF 		bl	strcmp
 308              	.LVL12:
  76:Core/Src/uartParser.c ****       commandOut |= 0x0020;
 309              		.loc 1 76 15 discriminator 1 view .LVU70
 310 0136 0028     		cmp	r0, #0
 311 0138 06D1     		bne	.L13
  77:Core/Src/uartParser.c ****     } else if (strcmp(cmd[2], "toggle") == 0) {
 312              		.loc 1 77 7 is_stmt 1 view .LVU71
  77:Core/Src/uartParser.c ****     } else if (strcmp(cmd[2], "toggle") == 0) {
 313              		.loc 1 77 18 is_stmt 0 view .LVU72
 314 013a 194A     		ldr	r2, .L19+24
 315 013c 1388     		ldrh	r3, [r2]
 316 013e 2021     		movs	r1, #32
 317 0140 0B43     		orrs	r3, r1
 318 0142 9BB2     		uxth	r3, r3
 319 0144 1380     		strh	r3, [r2]
 320 0146 C3E7     		b	.L12
 321              	.L13:
  78:Core/Src/uartParser.c ****       commandOut |= 0x0030;
 322              		.loc 1 78 12 is_stmt 1 view .LVU73
  78:Core/Src/uartParser.c ****       commandOut |= 0x0030;
 323              		.loc 1 78 16 is_stmt 0 view .LVU74
 324 0148 1F49     		ldr	r1, .L19+64
 325 014a 1A48     		ldr	r0, .L19+44
ARM GAS  /tmp/ccQvqxr9.s 			page 9


 326 014c FFF7FEFF 		bl	strcmp
 327              	.LVL13:
  78:Core/Src/uartParser.c ****       commandOut |= 0x0030;
 328              		.loc 1 78 15 discriminator 1 view .LVU75
 329 0150 0028     		cmp	r0, #0
 330 0152 14D1     		bne	.L15
  79:Core/Src/uartParser.c ****     } else {
 331              		.loc 1 79 7 is_stmt 1 view .LVU76
  79:Core/Src/uartParser.c ****     } else {
 332              		.loc 1 79 18 is_stmt 0 view .LVU77
 333 0154 124A     		ldr	r2, .L19+24
 334 0156 1388     		ldrh	r3, [r2]
 335 0158 3021     		movs	r1, #48
 336 015a 0B43     		orrs	r3, r1
 337 015c 9BB2     		uxth	r3, r3
 338 015e 1380     		strh	r3, [r2]
 339 0160 B6E7     		b	.L12
 340              	.LVL14:
 341              	.L6:
  83:Core/Src/uartParser.c ****     commandOut |= 0xB000;
 342              		.loc 1 83 10 is_stmt 1 view .LVU78
  83:Core/Src/uartParser.c ****     commandOut |= 0xB000;
 343              		.loc 1 83 14 is_stmt 0 view .LVU79
 344 0162 1A49     		ldr	r1, .L19+68
 345 0164 0C48     		ldr	r0, .L19+16
 346 0166 FFF7FEFF 		bl	strcmp
 347              	.LVL15:
  83:Core/Src/uartParser.c ****     commandOut |= 0xB000;
 348              		.loc 1 83 13 discriminator 1 view .LVU80
 349 016a 0028     		cmp	r0, #0
 350 016c 09D1     		bne	.L16
  84:Core/Src/uartParser.c ****   } else {
 351              		.loc 1 84 5 is_stmt 1 view .LVU81
  84:Core/Src/uartParser.c ****   } else {
 352              		.loc 1 84 16 is_stmt 0 view .LVU82
 353 016e 0C4A     		ldr	r2, .L19+24
 354 0170 1388     		ldrh	r3, [r2]
 355 0172 1749     		ldr	r1, .L19+72
 356 0174 0B43     		orrs	r3, r1
 357 0176 9BB2     		uxth	r3, r3
 358 0178 1380     		strh	r3, [r2]
  44:Core/Src/uartParser.c ****   cmdStrIndex = 0;
 359              		.loc 1 44 11 view .LVU83
 360 017a 0024     		movs	r4, #0
 361 017c A8E7     		b	.L12
 362              	.LVL16:
 363              	.L15:
  81:Core/Src/uartParser.c ****     }
 364              		.loc 1 81 13 view .LVU84
 365 017e 0124     		movs	r4, #1
 366              	.LVL17:
  81:Core/Src/uartParser.c ****     }
 367              		.loc 1 81 13 view .LVU85
 368 0180 A6E7     		b	.L12
 369              	.LVL18:
 370              	.L16:
  86:Core/Src/uartParser.c ****   }
ARM GAS  /tmp/ccQvqxr9.s 			page 10


 371              		.loc 1 86 11 view .LVU86
 372 0182 0124     		movs	r4, #1
 373 0184 A4E7     		b	.L12
 374              	.L20:
 375 0186 C046     		.align	2
 376              	.L19:
 377 0188 00000000 		.word	strIndex
 378 018c 00000000 		.word	cmdStrIndex
 379 0190 00000000 		.word	cmdIndex
 380 0194 00000000 		.word	tmpStr
 381 0198 00000000 		.word	cmd
 382 019c 00000000 		.word	.LC5
 383 01a0 00000000 		.word	commandOut
 384 01a4 00A0FFFF 		.word	-24576
 385 01a8 04000000 		.word	.LC8
 386 01ac 14000000 		.word	cmd+20
 387 01b0 20000000 		.word	.LC17
 388 01b4 28000000 		.word	cmd+40
 389 01b8 08000000 		.word	.LC11
 390 01bc 10000000 		.word	.LC13
 391 01c0 18000000 		.word	.LC15
 392 01c4 24000000 		.word	.LC20
 393 01c8 28000000 		.word	.LC22
 394 01cc 30000000 		.word	.LC24
 395 01d0 00B0FFFF 		.word	-20480
 396              		.cfi_endproc
 397              	.LFE44:
 399              		.section	.text.transmitOneChar,"ax",%progbits
 400              		.align	1
 401              		.global	transmitOneChar
 402              		.syntax unified
 403              		.code	16
 404              		.thumb_func
 406              	transmitOneChar:
 407              	.LFB48:
  90:Core/Src/uartParser.c **** 
  91:Core/Src/uartParser.c **** /* UART CODE BEGIN Header_StartLEDTask */
  92:Core/Src/uartParser.c **** /**
  93:Core/Src/uartParser.c ****   * @brief  Function implementing the LEDTask thread.
  94:Core/Src/uartParser.c ****   * @param  argument: Not used
  95:Core/Src/uartParser.c ****   * @retval None
  96:Core/Src/uartParser.c ****   */
  97:Core/Src/uartParser.c **** /* USER CODE END Header_StartLEDTask */
  98:Core/Src/uartParser.c **** void StartParseUartTask(void *argument) {
  99:Core/Src/uartParser.c ****   // TODO: add a timer to limit the max execution time
 100:Core/Src/uartParser.c ****   uint8_t cnt = 0;
 101:Core/Src/uartParser.c **** 
 102:Core/Src/uartParser.c ****   while (cnt < 5) { // for test, after test, change it back to while (1)
 103:Core/Src/uartParser.c ****     //transmitCharArray("cnt\n");
 104:Core/Src/uartParser.c ****     cnt += 1;
 105:Core/Src/uartParser.c ****     //transmitCharArray("Waiting to get sem02.\n");
 106:Core/Src/uartParser.c ****     osSemaphoreAcquire(binarySem02UartParserHandle, osWaitForever);
 107:Core/Src/uartParser.c ****     //transmitCharArray("get sem02!\n");
 108:Core/Src/uartParser.c ****     while (1) {
 109:Core/Src/uartParser.c ****       while((USART3->ISR & USART_ISR_RXNE) == 0) {
 110:Core/Src/uartParser.c **** 	    }
 111:Core/Src/uartParser.c ****       //Pull character from UART
ARM GAS  /tmp/ccQvqxr9.s 			page 11


 112:Core/Src/uartParser.c **** 	    volatile uint8_t usartReceivedData = USART3->RDR;
 113:Core/Src/uartParser.c ****       transmitOneChar(usartReceivedData);
 114:Core/Src/uartParser.c ****       //Command string terminated with enter key
 115:Core/Src/uartParser.c **** 	    if (usartReceivedData == '\r') {
 116:Core/Src/uartParser.c ****         uint8_t error = parseCmd();
 117:Core/Src/uartParser.c ****         //Command syntax correct
 118:Core/Src/uartParser.c ****         if (error == 0) {
 119:Core/Src/uartParser.c ****           // Store the commandOut in queue
 120:Core/Src/uartParser.c ****           if (queuePush(cmdQueue, commandOut) != -1) {
 121:Core/Src/uartParser.c ****             transmitCharArray("Push command to queue success.\n");
 122:Core/Src/uartParser.c ****             sendUint16BinToUart(commandOut);
 123:Core/Src/uartParser.c ****           } else {
 124:Core/Src/uartParser.c ****             transmitCharArray("Fail to push command to queue, try again.\n");
 125:Core/Src/uartParser.c ****           }
 126:Core/Src/uartParser.c ****         //Command syntax malformed
 127:Core/Src/uartParser.c ****         } else {
 128:Core/Src/uartParser.c ****           transmitCharArray("Command not recognized");
 129:Core/Src/uartParser.c ****           transmitCharArray(tmpStr);
 130:Core/Src/uartParser.c ****           
 131:Core/Src/uartParser.c ****         }
 132:Core/Src/uartParser.c ****         //Reset command string and index
 133:Core/Src/uartParser.c ****         strIndex = 0;
 134:Core/Src/uartParser.c ****         for (uint8_t i = 0; i < TMP_STR_LEN; i++) {
 135:Core/Src/uartParser.c ****           tmpStr[i] = '\0';
 136:Core/Src/uartParser.c ****           cmd[0][i] = '\0';
 137:Core/Src/uartParser.c ****           cmd[1][i] = '\0';
 138:Core/Src/uartParser.c ****           cmd[2][i] = '\0';
 139:Core/Src/uartParser.c ****           cmd[3][i] = '\0';
 140:Core/Src/uartParser.c ****         }
 141:Core/Src/uartParser.c **** 
 142:Core/Src/uartParser.c ****         //Reset commandOut before starting next command receive
 143:Core/Src/uartParser.c ****         commandOut = 0;
 144:Core/Src/uartParser.c ****         //transmitCharArray("break\n");
 145:Core/Src/uartParser.c ****         break;
 146:Core/Src/uartParser.c **** 	    } else {
 147:Core/Src/uartParser.c ****         tmpStr[strIndex] = usartReceivedData;
 148:Core/Src/uartParser.c ****         strIndex += 1;
 149:Core/Src/uartParser.c ****         //Command too long
 150:Core/Src/uartParser.c ****         if (strIndex == TMP_STR_LEN) {
 151:Core/Src/uartParser.c ****       	  transmitCharArray("Command is too long!");
 152:Core/Src/uartParser.c ****           strIndex = 0;
 153:Core/Src/uartParser.c ****           for (uint8_t i = 0; i < TMP_STR_LEN; i++){
 154:Core/Src/uartParser.c ****             tmpStr[i] = '\0';
 155:Core/Src/uartParser.c ****           }
 156:Core/Src/uartParser.c ****           break;
 157:Core/Src/uartParser.c ****         }
 158:Core/Src/uartParser.c ****       }
 159:Core/Src/uartParser.c ****     }
 160:Core/Src/uartParser.c ****     uartStatus = 0;
 161:Core/Src/uartParser.c ****     //transmitCharArray("Enable Uart RX interrupt");
 162:Core/Src/uartParser.c ****     USART3->CR1 |= USART_CR1_RXNEIE;
 163:Core/Src/uartParser.c ****   }
 164:Core/Src/uartParser.c **** 
 165:Core/Src/uartParser.c ****   // test queue pop
 166:Core/Src/uartParser.c ****   uint16_t item = queuePop(cmdQueue);
 167:Core/Src/uartParser.c ****   transmitCharArray("Pop items from queue\n");
 168:Core/Src/uartParser.c ****   while (item != 0xffff) {
ARM GAS  /tmp/ccQvqxr9.s 			page 12


 169:Core/Src/uartParser.c ****     sendUint16BinToUart(item);
 170:Core/Src/uartParser.c ****     item = queuePop(cmdQueue);
 171:Core/Src/uartParser.c ****   }
 172:Core/Src/uartParser.c **** }
 173:Core/Src/uartParser.c **** 
 174:Core/Src/uartParser.c **** //Initialize USART3 - PC4 TX, PC5 RX
 175:Core/Src/uartParser.c **** void initUsart3(void) {
 176:Core/Src/uartParser.c ****   RCC->AHBENR |= RCC_AHBENR_GPIOCEN; // Enable peripheral clock to PC
 177:Core/Src/uartParser.c ****   // set pc4 to AF mode, 0x10
 178:Core/Src/uartParser.c ****   GPIOC->MODER |= (1 << 9);
 179:Core/Src/uartParser.c ****   GPIOC->MODER &= ~(1 << 8);
 180:Core/Src/uartParser.c ****   // set pc5 to AF mode, 0x10
 181:Core/Src/uartParser.c ****   GPIOC->MODER |= (1 << 11);
 182:Core/Src/uartParser.c ****   GPIOC->MODER &= ~(1 << 10);
 183:Core/Src/uartParser.c **** 
 184:Core/Src/uartParser.c ****   // set PC4 AFRL to 0001: AF1
 185:Core/Src/uartParser.c ****   GPIOC->AFR[0] |= (0x1 << GPIO_AFRL_AFRL4_Pos);
 186:Core/Src/uartParser.c ****   // set PC5 AFRL to 0001: AF1
 187:Core/Src/uartParser.c ****   GPIOC->AFR[0] |= (0x1 << GPIO_AFRL_AFRL5_Pos);
 188:Core/Src/uartParser.c ****   RCC->APB1ENR |= RCC_APB1ENR_USART3EN;
 189:Core/Src/uartParser.c **** 
 190:Core/Src/uartParser.c ****   uint32_t fClk = HAL_RCC_GetHCLKFreq();
 191:Core/Src/uartParser.c **** 
 192:Core/Src/uartParser.c ****   // set baud rate
 193:Core/Src/uartParser.c ****   uint32_t baudRate = 115200;
 194:Core/Src/uartParser.c ****   uint32_t usartBRR = fClk / baudRate;
 195:Core/Src/uartParser.c ****   USART3->BRR = usartBRR;
 196:Core/Src/uartParser.c **** 
 197:Core/Src/uartParser.c ****   // enable the transmitter and receiver hardware of USART3
 198:Core/Src/uartParser.c ****   USART3->CR1 |= USART_CR1_TE;
 199:Core/Src/uartParser.c ****   USART3->CR1 |= USART_CR1_RE;
 200:Core/Src/uartParser.c **** 
 201:Core/Src/uartParser.c ****   // Enable USART peripheral.
 202:Core/Src/uartParser.c ****   USART3->CR1 |= USART_CR1_UE;
 203:Core/Src/uartParser.c ****   transmitCharArray("UART enabled");
 204:Core/Src/uartParser.c **** 
 205:Core/Src/uartParser.c ****   // Enable the receive register not empty interrupt.
 206:Core/Src/uartParser.c ****   USART3->CR1 |= USART_CR1_RXNEIE;
 207:Core/Src/uartParser.c ****   // Enable and set the USART interrupt priority in the NVIC.
 208:Core/Src/uartParser.c ****   NVIC_EnableIRQ(USART3_4_IRQn);
 209:Core/Src/uartParser.c ****   NVIC_SetPriority(USART3_4_IRQn, 3);
 210:Core/Src/uartParser.c ****   /* Create the semaphores(s) */
 211:Core/Src/uartParser.c ****   /* definition and creation of myBinarySem02 */
 212:Core/Src/uartParser.c ****   // The semaphore is created with an initial count of 0 
 213:Core/Src/uartParser.c ****   // ,which means it is not available initially. 
 214:Core/Src/uartParser.c ****   binarySem02UartParserHandle = osSemaphoreNew(1, 0, &semAttr_SEM1);
 215:Core/Src/uartParser.c ****   cmdQueue = createQueue(CMD_QUEUE_CAPACITY, 2);
 216:Core/Src/uartParser.c **** }
 217:Core/Src/uartParser.c **** 
 218:Core/Src/uartParser.c **** // Handle uart RX with interrupt
 219:Core/Src/uartParser.c **** void USART3_4_IRQHandler(void) {
 220:Core/Src/uartParser.c ****   transmitCharArray("UART RX interrupt.");
 221:Core/Src/uartParser.c ****   if (uartStatus == 0) {
 222:Core/Src/uartParser.c ****     while((USART3->ISR & USART_ISR_RXNE) == 0) {
 223:Core/Src/uartParser.c **** 	  }
 224:Core/Src/uartParser.c ****     //transmitCharArray("Release sem02\n");
 225:Core/Src/uartParser.c ****     osSemaphoreRelease(binarySem02UartParserHandle);
ARM GAS  /tmp/ccQvqxr9.s 			page 13


 226:Core/Src/uartParser.c ****     volatile uint8_t usartReceivedData = USART3->RDR;
 227:Core/Src/uartParser.c ****     transmitCharArray("cmd:\n");
 228:Core/Src/uartParser.c ****     transmitOneChar(usartReceivedData);
 229:Core/Src/uartParser.c ****     tmpStr[strIndex] = usartReceivedData;
 230:Core/Src/uartParser.c **** 		strIndex++;
 231:Core/Src/uartParser.c ****     uartStatus = 1;
 232:Core/Src/uartParser.c ****     // Disable the receive register not empty interrupt.
 233:Core/Src/uartParser.c ****     USART3->CR1 &= ~USART_CR1_RXNEIE;
 234:Core/Src/uartParser.c ****   }
 235:Core/Src/uartParser.c **** }
 236:Core/Src/uartParser.c **** 
 237:Core/Src/uartParser.c **** void transmitOneChar(uint8_t ch) {
 408              		.loc 1 237 34 is_stmt 1 view -0
 409              		.cfi_startproc
 410              		@ args = 0, pretend = 0, frame = 0
 411              		@ frame_needed = 0, uses_anonymous_args = 0
 412              		@ link register save eliminated.
 413              	.LVL19:
 414              	.L22:
 238:Core/Src/uartParser.c ****   while ((USART3->ISR & USART_ISR_TXE) == 0) {
 239:Core/Src/uartParser.c ****   }
 415              		.loc 1 239 3 view .LVU88
 238:Core/Src/uartParser.c ****   while ((USART3->ISR & USART_ISR_TXE) == 0) {
 416              		.loc 1 238 40 discriminator 1 view .LVU89
 238:Core/Src/uartParser.c ****   while ((USART3->ISR & USART_ISR_TXE) == 0) {
 417              		.loc 1 238 17 is_stmt 0 discriminator 1 view .LVU90
 418 0000 034B     		ldr	r3, .L24
 419 0002 DB69     		ldr	r3, [r3, #28]
 238:Core/Src/uartParser.c ****   while ((USART3->ISR & USART_ISR_TXE) == 0) {
 420              		.loc 1 238 40 discriminator 1 view .LVU91
 421 0004 1B06     		lsls	r3, r3, #24
 422 0006 FBD5     		bpl	.L22
 240:Core/Src/uartParser.c ****   USART3->TDR = ch;
 423              		.loc 1 240 3 is_stmt 1 view .LVU92
 424              		.loc 1 240 15 is_stmt 0 view .LVU93
 425 0008 014B     		ldr	r3, .L24
 426 000a 1885     		strh	r0, [r3, #40]
 241:Core/Src/uartParser.c **** }
 427              		.loc 1 241 1 view .LVU94
 428              		@ sp needed
 429 000c 7047     		bx	lr
 430              	.L25:
 431 000e C046     		.align	2
 432              	.L24:
 433 0010 00480040 		.word	1073760256
 434              		.cfi_endproc
 435              	.LFE48:
 437              		.section	.text.transmitCharArray,"ax",%progbits
 438              		.align	1
 439              		.global	transmitCharArray
 440              		.syntax unified
 441              		.code	16
 442              		.thumb_func
 444              	transmitCharArray:
 445              	.LVL20:
 446              	.LFB49:
 242:Core/Src/uartParser.c **** 
ARM GAS  /tmp/ccQvqxr9.s 			page 14


 243:Core/Src/uartParser.c **** void transmitCharArray (char *arr) {
 447              		.loc 1 243 36 is_stmt 1 view -0
 448              		.cfi_startproc
 449              		@ args = 0, pretend = 0, frame = 0
 450              		@ frame_needed = 0, uses_anonymous_args = 0
 451              		.loc 1 243 36 is_stmt 0 view .LVU96
 452 0000 10B5     		push	{r4, lr}
 453              	.LCFI2:
 454              		.cfi_def_cfa_offset 8
 455              		.cfi_offset 4, -8
 456              		.cfi_offset 14, -4
 457 0002 0400     		movs	r4, r0
 244:Core/Src/uartParser.c ****   while (*arr != '\0') {
 458              		.loc 1 244 3 is_stmt 1 view .LVU97
 459              		.loc 1 244 9 is_stmt 0 view .LVU98
 460 0004 02E0     		b	.L27
 461              	.LVL21:
 462              	.L28:
 245:Core/Src/uartParser.c **** 		transmitOneChar(*arr);
 463              		.loc 1 245 3 is_stmt 1 view .LVU99
 464 0006 FFF7FEFF 		bl	transmitOneChar
 465              	.LVL22:
 246:Core/Src/uartParser.c **** 		arr++;
 466              		.loc 1 246 3 view .LVU100
 467              		.loc 1 246 6 is_stmt 0 view .LVU101
 468 000a 0134     		adds	r4, r4, #1
 469              	.LVL23:
 470              	.L27:
 244:Core/Src/uartParser.c ****   while (*arr != '\0') {
 471              		.loc 1 244 15 is_stmt 1 view .LVU102
 244:Core/Src/uartParser.c ****   while (*arr != '\0') {
 472              		.loc 1 244 10 is_stmt 0 view .LVU103
 473 000c 2078     		ldrb	r0, [r4]
 244:Core/Src/uartParser.c ****   while (*arr != '\0') {
 474              		.loc 1 244 15 view .LVU104
 475 000e 0028     		cmp	r0, #0
 476 0010 F9D1     		bne	.L28
 247:Core/Src/uartParser.c **** 	}
 248:Core/Src/uartParser.c ****   transmitOneChar('\n');
 477              		.loc 1 248 3 is_stmt 1 view .LVU105
 478 0012 0A30     		adds	r0, r0, #10
 479 0014 FFF7FEFF 		bl	transmitOneChar
 480              	.LVL24:
 249:Core/Src/uartParser.c ****   transmitOneChar('\r');
 481              		.loc 1 249 3 view .LVU106
 482 0018 0D20     		movs	r0, #13
 483 001a FFF7FEFF 		bl	transmitOneChar
 484              	.LVL25:
 250:Core/Src/uartParser.c **** }...
 485              		.loc 1 250 1 is_stmt 0 view .LVU107
 486              		@ sp needed
 487              	.LVL26:
 488              		.loc 1 250 1 view .LVU108
 489 001e 10BD     		pop	{r4, pc}
 490              		.cfi_endproc
 491              	.LFE49:
 493              		.section	.text.sendUint16BinToUart,"ax",%progbits
ARM GAS  /tmp/ccQvqxr9.s 			page 15


 494              		.align	1
 495              		.global	sendUint16BinToUart
 496              		.syntax unified
 497              		.code	16
 498              		.thumb_func
 500              	sendUint16BinToUart:
 501              	.LVL27:
 502              	.LFB43:
  30:Core/Src/uartParser.c **** void sendUint16BinToUart(uint16_t x) {
 503              		.loc 1 30 38 is_stmt 1 view -0
 504              		.cfi_startproc
 505              		@ args = 0, pretend = 0, frame = 16
 506              		@ frame_needed = 0, uses_anonymous_args = 0
  30:Core/Src/uartParser.c **** void sendUint16BinToUart(uint16_t x) {
 507              		.loc 1 30 38 is_stmt 0 view .LVU110
 508 0000 10B5     		push	{r4, lr}
 509              	.LCFI3:
 510              		.cfi_def_cfa_offset 8
 511              		.cfi_offset 4, -8
 512              		.cfi_offset 14, -4
 513 0002 84B0     		sub	sp, sp, #16
 514              	.LCFI4:
 515              		.cfi_def_cfa_offset 24
  31:Core/Src/uartParser.c **** 	char str[16];
 516              		.loc 1 31 2 is_stmt 1 view .LVU111
  32:Core/Src/uartParser.c **** 	uint8_t i = 0;
 517              		.loc 1 32 2 view .LVU112
 518              	.LVL28:
  33:Core/Src/uartParser.c **** 	while (i < 16) {
 519              		.loc 1 33 2 view .LVU113
  32:Core/Src/uartParser.c **** 	uint8_t i = 0;
 520              		.loc 1 32 10 is_stmt 0 view .LVU114
 521 0004 0023     		movs	r3, #0
  33:Core/Src/uartParser.c **** 	while (i < 16) {
 522              		.loc 1 33 8 view .LVU115
 523 0006 0AE0     		b	.L30
 524              	.LVL29:
 525              	.L31:
  34:Core/Src/uartParser.c **** 		str[15-i] = '0' + ((x >> i) & 0x1);
 526              		.loc 1 34 3 is_stmt 1 view .LVU116
  34:Core/Src/uartParser.c **** 		str[15-i] = '0' + ((x >> i) & 0x1);
 527              		.loc 1 34 25 is_stmt 0 view .LVU117
 528 0008 0100     		movs	r1, r0
 529 000a 1941     		asrs	r1, r1, r3
  34:Core/Src/uartParser.c **** 		str[15-i] = '0' + ((x >> i) & 0x1);
 530              		.loc 1 34 31 view .LVU118
 531 000c 0122     		movs	r2, #1
 532 000e 0A40     		ands	r2, r1
  34:Core/Src/uartParser.c **** 		str[15-i] = '0' + ((x >> i) & 0x1);
 533              		.loc 1 34 9 view .LVU119
 534 0010 0F21     		movs	r1, #15
 535 0012 C91A     		subs	r1, r1, r3
  34:Core/Src/uartParser.c **** 		str[15-i] = '0' + ((x >> i) & 0x1);
 536              		.loc 1 34 19 view .LVU120
 537 0014 3032     		adds	r2, r2, #48
  34:Core/Src/uartParser.c **** 		str[15-i] = '0' + ((x >> i) & 0x1);
 538              		.loc 1 34 13 view .LVU121
ARM GAS  /tmp/ccQvqxr9.s 			page 16


 539 0016 6C46     		mov	r4, sp
 540 0018 6254     		strb	r2, [r4, r1]
  35:Core/Src/uartParser.c **** 	  i++;
 541              		.loc 1 35 4 is_stmt 1 view .LVU122
  35:Core/Src/uartParser.c **** 	  i++;
 542              		.loc 1 35 5 is_stmt 0 view .LVU123
 543 001a 0133     		adds	r3, r3, #1
 544              	.LVL30:
  35:Core/Src/uartParser.c **** 	  i++;
 545              		.loc 1 35 5 view .LVU124
 546 001c DBB2     		uxtb	r3, r3
 547              	.LVL31:
 548              	.L30:
  33:Core/Src/uartParser.c **** 	while (i < 16) {
 549              		.loc 1 33 11 is_stmt 1 view .LVU125
 550 001e 0F2B     		cmp	r3, #15
 551 0020 F2D9     		bls	.L31
  37:Core/Src/uartParser.c **** 	transmitCharArray(str);
 552              		.loc 1 37 2 view .LVU126
 553 0022 6846     		mov	r0, sp
 554              	.LVL32:
  37:Core/Src/uartParser.c **** 	transmitCharArray(str);
 555              		.loc 1 37 2 is_stmt 0 view .LVU127
 556 0024 FFF7FEFF 		bl	transmitCharArray
 557              	.LVL33:
  38:Core/Src/uartParser.c **** }
 558              		.loc 1 38 1 view .LVU128
 559 0028 04B0     		add	sp, sp, #16
 560              		@ sp needed
 561 002a 10BD     		pop	{r4, pc}
 562              		.cfi_endproc
 563              	.LFE43:
 565              		.section	.rodata.StartParseUartTask.str1.4,"aMS",%progbits,1
 566              		.align	2
 567              	.LC29:
 568 0000 50757368 		.ascii	"Push command to queue success.\012\000"
 568      20636F6D 
 568      6D616E64 
 568      20746F20 
 568      71756575 
 569              		.align	2
 570              	.LC31:
 571 0020 4661696C 		.ascii	"Fail to push command to queue, try again.\012\000"
 571      20746F20 
 571      70757368 
 571      20636F6D 
 571      6D616E64 
 572 004b 00       		.align	2
 573              	.LC33:
 574 004c 436F6D6D 		.ascii	"Command not recognized\000"
 574      616E6420 
 574      6E6F7420 
 574      7265636F 
 574      676E697A 
 575 0063 00       		.align	2
 576              	.LC38:
 577 0064 436F6D6D 		.ascii	"Command is too long!\000"
ARM GAS  /tmp/ccQvqxr9.s 			page 17


 577      616E6420 
 577      69732074 
 577      6F6F206C 
 577      6F6E6721 
 578 0079 000000   		.align	2
 579              	.LC41:
 580 007c 506F7020 		.ascii	"Pop items from queue\012\000"
 580      6974656D 
 580      73206672 
 580      6F6D2071 
 580      75657565 
 581              		.section	.text.StartParseUartTask,"ax",%progbits
 582              		.align	1
 583              		.global	StartParseUartTask
 584              		.syntax unified
 585              		.code	16
 586              		.thumb_func
 588              	StartParseUartTask:
 589              	.LVL34:
 590              	.LFB45:
  98:Core/Src/uartParser.c **** void StartParseUartTask(void *argument) {
 591              		.loc 1 98 41 is_stmt 1 view -0
 592              		.cfi_startproc
 593              		@ args = 0, pretend = 0, frame = 8
 594              		@ frame_needed = 0, uses_anonymous_args = 0
  98:Core/Src/uartParser.c **** void StartParseUartTask(void *argument) {
 595              		.loc 1 98 41 is_stmt 0 view .LVU130
 596 0000 30B5     		push	{r4, r5, lr}
 597              	.LCFI5:
 598              		.cfi_def_cfa_offset 12
 599              		.cfi_offset 4, -12
 600              		.cfi_offset 5, -8
 601              		.cfi_offset 14, -4
 602 0002 83B0     		sub	sp, sp, #12
 603              	.LCFI6:
 604              		.cfi_def_cfa_offset 24
 100:Core/Src/uartParser.c ****   uint8_t cnt = 0;
 605              		.loc 1 100 3 is_stmt 1 view .LVU131
 606              	.LVL35:
 102:Core/Src/uartParser.c ****   while (cnt < 5) { // for test, after test, change it back to while (1)
 607              		.loc 1 102 3 view .LVU132
 100:Core/Src/uartParser.c ****   uint8_t cnt = 0;
 608              		.loc 1 100 11 is_stmt 0 view .LVU133
 609 0004 0024     		movs	r4, #0
 102:Core/Src/uartParser.c ****   while (cnt < 5) { // for test, after test, change it back to while (1)
 610              		.loc 1 102 9 view .LVU134
 611 0006 3EE0     		b	.L33
 612              	.LVL36:
 613              	.L50:
 614              	.LBB6:
 615              	.LBB7:
 116:Core/Src/uartParser.c ****         uint8_t error = parseCmd();
 616              		.loc 1 116 9 is_stmt 1 view .LVU135
 116:Core/Src/uartParser.c ****         uint8_t error = parseCmd();
 617              		.loc 1 116 25 is_stmt 0 view .LVU136
 618 0008 FFF7FEFF 		bl	parseCmd
 619              	.LVL37:
ARM GAS  /tmp/ccQvqxr9.s 			page 18


 118:Core/Src/uartParser.c ****         if (error == 0) {
 620              		.loc 1 118 9 is_stmt 1 view .LVU137
 118:Core/Src/uartParser.c ****         if (error == 0) {
 621              		.loc 1 118 12 is_stmt 0 view .LVU138
 622 000c 0028     		cmp	r0, #0
 623 000e 15D1     		bne	.L36
 120:Core/Src/uartParser.c ****           if (queuePush(cmdQueue, commandOut) != -1) {
 624              		.loc 1 120 11 is_stmt 1 view .LVU139
 120:Core/Src/uartParser.c ****           if (queuePush(cmdQueue, commandOut) != -1) {
 625              		.loc 1 120 15 is_stmt 0 view .LVU140
 626 0010 454B     		ldr	r3, .L51
 627 0012 1988     		ldrh	r1, [r3]
 628 0014 89B2     		uxth	r1, r1
 629 0016 454B     		ldr	r3, .L51+4
 630 0018 1868     		ldr	r0, [r3]
 631              	.LVL38:
 120:Core/Src/uartParser.c ****           if (queuePush(cmdQueue, commandOut) != -1) {
 632              		.loc 1 120 15 view .LVU141
 633 001a FFF7FEFF 		bl	queuePush
 634              	.LVL39:
 120:Core/Src/uartParser.c ****           if (queuePush(cmdQueue, commandOut) != -1) {
 635              		.loc 1 120 14 discriminator 1 view .LVU142
 636 001e 0130     		adds	r0, r0, #1
 637 0020 08D0     		beq	.L37
 121:Core/Src/uartParser.c ****             transmitCharArray("Push command to queue success.\n");
 638              		.loc 1 121 13 is_stmt 1 view .LVU143
 639 0022 4348     		ldr	r0, .L51+8
 640 0024 FFF7FEFF 		bl	transmitCharArray
 641              	.LVL40:
 122:Core/Src/uartParser.c ****             sendUint16BinToUart(commandOut);
 642              		.loc 1 122 13 view .LVU144
 643 0028 3F4B     		ldr	r3, .L51
 644 002a 1888     		ldrh	r0, [r3]
 645 002c 80B2     		uxth	r0, r0
 646 002e FFF7FEFF 		bl	sendUint16BinToUart
 647              	.LVL41:
 648 0032 09E0     		b	.L38
 649              	.L37:
 124:Core/Src/uartParser.c ****             transmitCharArray("Fail to push command to queue, try again.\n");
 650              		.loc 1 124 13 view .LVU145
 651 0034 3F48     		ldr	r0, .L51+12
 652 0036 FFF7FEFF 		bl	transmitCharArray
 653              	.LVL42:
 654 003a 05E0     		b	.L38
 655              	.LVL43:
 656              	.L36:
 128:Core/Src/uartParser.c ****           transmitCharArray("Command not recognized");
 657              		.loc 1 128 11 view .LVU146
 658 003c 3E48     		ldr	r0, .L51+16
 659              	.LVL44:
 128:Core/Src/uartParser.c ****           transmitCharArray("Command not recognized");
 660              		.loc 1 128 11 is_stmt 0 view .LVU147
 661 003e FFF7FEFF 		bl	transmitCharArray
 662              	.LVL45:
 129:Core/Src/uartParser.c ****           transmitCharArray(tmpStr);
 663              		.loc 1 129 11 is_stmt 1 view .LVU148
 664 0042 3E48     		ldr	r0, .L51+20
ARM GAS  /tmp/ccQvqxr9.s 			page 19


 665 0044 FFF7FEFF 		bl	transmitCharArray
 666              	.LVL46:
 667              	.L38:
 133:Core/Src/uartParser.c ****         strIndex = 0;
 668              		.loc 1 133 9 view .LVU149
 133:Core/Src/uartParser.c ****         strIndex = 0;
 669              		.loc 1 133 18 is_stmt 0 view .LVU150
 670 0048 3D4B     		ldr	r3, .L51+24
 671 004a 0022     		movs	r2, #0
 672 004c 1A70     		strb	r2, [r3]
 134:Core/Src/uartParser.c ****         for (uint8_t i = 0; i < TMP_STR_LEN; i++) {
 673              		.loc 1 134 9 is_stmt 1 view .LVU151
 674              	.LBB8:
 134:Core/Src/uartParser.c ****         for (uint8_t i = 0; i < TMP_STR_LEN; i++) {
 675              		.loc 1 134 14 view .LVU152
 676              	.LVL47:
 134:Core/Src/uartParser.c ****         for (uint8_t i = 0; i < TMP_STR_LEN; i++) {
 677              		.loc 1 134 9 is_stmt 0 view .LVU153
 678 004e 0DE0     		b	.L39
 679              	.LVL48:
 680              	.L40:
 135:Core/Src/uartParser.c ****           tmpStr[i] = '\0';
 681              		.loc 1 135 11 is_stmt 1 view .LVU154
 135:Core/Src/uartParser.c ****           tmpStr[i] = '\0';
 682              		.loc 1 135 21 is_stmt 0 view .LVU155
 683 0050 3A4B     		ldr	r3, .L51+20
 684 0052 0021     		movs	r1, #0
 685 0054 9954     		strb	r1, [r3, r2]
 136:Core/Src/uartParser.c ****           cmd[0][i] = '\0';
 686              		.loc 1 136 11 is_stmt 1 view .LVU156
 136:Core/Src/uartParser.c ****           cmd[0][i] = '\0';
 687              		.loc 1 136 21 is_stmt 0 view .LVU157
 688 0056 3B4B     		ldr	r3, .L51+28
 689 0058 9954     		strb	r1, [r3, r2]
 137:Core/Src/uartParser.c ****           cmd[1][i] = '\0';
 690              		.loc 1 137 11 is_stmt 1 view .LVU158
 137:Core/Src/uartParser.c ****           cmd[1][i] = '\0';
 691              		.loc 1 137 21 is_stmt 0 view .LVU159
 692 005a 9B18     		adds	r3, r3, r2
 693 005c 1975     		strb	r1, [r3, #20]
 138:Core/Src/uartParser.c ****           cmd[2][i] = '\0';
 694              		.loc 1 138 11 is_stmt 1 view .LVU160
 138:Core/Src/uartParser.c ****           cmd[2][i] = '\0';
 695              		.loc 1 138 21 is_stmt 0 view .LVU161
 696 005e 1800     		movs	r0, r3
 697 0060 2830     		adds	r0, r0, #40
 698 0062 0170     		strb	r1, [r0]
 139:Core/Src/uartParser.c ****           cmd[3][i] = '\0';
 699              		.loc 1 139 11 is_stmt 1 view .LVU162
 139:Core/Src/uartParser.c ****           cmd[3][i] = '\0';
 700              		.loc 1 139 21 is_stmt 0 view .LVU163
 701 0064 3C33     		adds	r3, r3, #60
 702 0066 1970     		strb	r1, [r3]
 134:Core/Src/uartParser.c ****         for (uint8_t i = 0; i < TMP_STR_LEN; i++) {
 703              		.loc 1 134 47 is_stmt 1 discriminator 3 view .LVU164
 704 0068 0132     		adds	r2, r2, #1
 705              	.LVL49:
ARM GAS  /tmp/ccQvqxr9.s 			page 20


 134:Core/Src/uartParser.c ****         for (uint8_t i = 0; i < TMP_STR_LEN; i++) {
 706              		.loc 1 134 47 is_stmt 0 discriminator 3 view .LVU165
 707 006a D2B2     		uxtb	r2, r2
 708              	.LVL50:
 709              	.L39:
 134:Core/Src/uartParser.c ****         for (uint8_t i = 0; i < TMP_STR_LEN; i++) {
 710              		.loc 1 134 31 is_stmt 1 discriminator 1 view .LVU166
 711 006c 132A     		cmp	r2, #19
 712 006e EFD9     		bls	.L40
 713              	.LBE8:
 143:Core/Src/uartParser.c ****         commandOut = 0;
 714              		.loc 1 143 9 view .LVU167
 143:Core/Src/uartParser.c ****         commandOut = 0;
 715              		.loc 1 143 20 is_stmt 0 view .LVU168
 716 0070 2D4B     		ldr	r3, .L51
 717 0072 0022     		movs	r2, #0
 718              	.LVL51:
 143:Core/Src/uartParser.c ****         commandOut = 0;
 719              		.loc 1 143 20 view .LVU169
 720 0074 1A80     		strh	r2, [r3]
 145:Core/Src/uartParser.c ****         break;
 721              		.loc 1 145 9 is_stmt 1 view .LVU170
 722              	.LVL52:
 723              	.L41:
 145:Core/Src/uartParser.c ****         break;
 724              		.loc 1 145 9 is_stmt 0 view .LVU171
 725              	.LBE7:
 726              	.LBE6:
 160:Core/Src/uartParser.c ****     uartStatus = 0;
 727              		.loc 1 160 5 is_stmt 1 view .LVU172
 160:Core/Src/uartParser.c ****     uartStatus = 0;
 728              		.loc 1 160 16 is_stmt 0 view .LVU173
 729 0076 344B     		ldr	r3, .L51+32
 730 0078 0022     		movs	r2, #0
 731 007a 1A70     		strb	r2, [r3]
 162:Core/Src/uartParser.c ****     USART3->CR1 |= USART_CR1_RXNEIE;
 732              		.loc 1 162 5 is_stmt 1 view .LVU174
 162:Core/Src/uartParser.c ****     USART3->CR1 |= USART_CR1_RXNEIE;
 733              		.loc 1 162 11 is_stmt 0 view .LVU175
 734 007c 334A     		ldr	r2, .L51+36
 735 007e 1368     		ldr	r3, [r2]
 162:Core/Src/uartParser.c ****     USART3->CR1 |= USART_CR1_RXNEIE;
 736              		.loc 1 162 17 view .LVU176
 737 0080 2021     		movs	r1, #32
 738 0082 0B43     		orrs	r3, r1
 739 0084 1360     		str	r3, [r2]
 740              	.LVL53:
 741              	.L33:
 102:Core/Src/uartParser.c ****   while (cnt < 5) { // for test, after test, change it back to while (1)
 742              		.loc 1 102 14 is_stmt 1 view .LVU177
 743 0086 042C     		cmp	r4, #4
 744 0088 38D8     		bhi	.L49
 104:Core/Src/uartParser.c ****     cnt += 1;
 745              		.loc 1 104 5 view .LVU178
 104:Core/Src/uartParser.c ****     cnt += 1;
 746              		.loc 1 104 9 is_stmt 0 view .LVU179
 747 008a 0134     		adds	r4, r4, #1
ARM GAS  /tmp/ccQvqxr9.s 			page 21


 748              	.LVL54:
 104:Core/Src/uartParser.c ****     cnt += 1;
 749              		.loc 1 104 9 view .LVU180
 750 008c E4B2     		uxtb	r4, r4
 751              	.LVL55:
 106:Core/Src/uartParser.c ****     osSemaphoreAcquire(binarySem02UartParserHandle, osWaitForever);
 752              		.loc 1 106 5 is_stmt 1 view .LVU181
 753 008e 0121     		movs	r1, #1
 754 0090 2F4B     		ldr	r3, .L51+40
 755 0092 1868     		ldr	r0, [r3]
 756 0094 4942     		rsbs	r1, r1, #0
 757 0096 FFF7FEFF 		bl	osSemaphoreAcquire
 758              	.LVL56:
 759              	.L34:
 760              	.LBB10:
 110:Core/Src/uartParser.c **** 	    }
 761              		.loc 1 110 6 view .LVU182
 109:Core/Src/uartParser.c ****       while((USART3->ISR & USART_ISR_RXNE) == 0) {
 762              		.loc 1 109 44 discriminator 1 view .LVU183
 109:Core/Src/uartParser.c ****       while((USART3->ISR & USART_ISR_RXNE) == 0) {
 763              		.loc 1 109 20 is_stmt 0 discriminator 1 view .LVU184
 764 009a 2C4B     		ldr	r3, .L51+36
 765 009c DB69     		ldr	r3, [r3, #28]
 109:Core/Src/uartParser.c ****       while((USART3->ISR & USART_ISR_RXNE) == 0) {
 766              		.loc 1 109 44 discriminator 1 view .LVU185
 767 009e 9B06     		lsls	r3, r3, #26
 768 00a0 FBD5     		bpl	.L34
 112:Core/Src/uartParser.c **** 	    volatile uint8_t usartReceivedData = USART3->RDR;
 769              		.loc 1 112 6 is_stmt 1 view .LVU186
 112:Core/Src/uartParser.c **** 	    volatile uint8_t usartReceivedData = USART3->RDR;
 770              		.loc 1 112 49 is_stmt 0 view .LVU187
 771 00a2 2A4B     		ldr	r3, .L51+36
 772 00a4 9B8C     		ldrh	r3, [r3, #36]
 112:Core/Src/uartParser.c **** 	    volatile uint8_t usartReceivedData = USART3->RDR;
 773              		.loc 1 112 23 view .LVU188
 774 00a6 DBB2     		uxtb	r3, r3
 775 00a8 6A46     		mov	r2, sp
 776 00aa D51D     		adds	r5, r2, #7
 777 00ac D371     		strb	r3, [r2, #7]
 113:Core/Src/uartParser.c ****       transmitOneChar(usartReceivedData);
 778              		.loc 1 113 7 is_stmt 1 view .LVU189
 779 00ae D079     		ldrb	r0, [r2, #7]
 780 00b0 C0B2     		uxtb	r0, r0
 781 00b2 FFF7FEFF 		bl	transmitOneChar
 782              	.LVL57:
 115:Core/Src/uartParser.c **** 	    if (usartReceivedData == '\r') {
 783              		.loc 1 115 6 view .LVU190
 115:Core/Src/uartParser.c **** 	    if (usartReceivedData == '\r') {
 784              		.loc 1 115 28 is_stmt 0 view .LVU191
 785 00b6 2B78     		ldrb	r3, [r5]
 115:Core/Src/uartParser.c **** 	    if (usartReceivedData == '\r') {
 786              		.loc 1 115 9 view .LVU192
 787 00b8 0D2B     		cmp	r3, #13
 788 00ba A5D0     		beq	.L50
 147:Core/Src/uartParser.c ****         tmpStr[strIndex] = usartReceivedData;
 789              		.loc 1 147 9 is_stmt 1 view .LVU193
 147:Core/Src/uartParser.c ****         tmpStr[strIndex] = usartReceivedData;
ARM GAS  /tmp/ccQvqxr9.s 			page 22


 790              		.loc 1 147 15 is_stmt 0 view .LVU194
 791 00bc 204A     		ldr	r2, .L51+24
 792 00be 1378     		ldrb	r3, [r2]
 793 00c0 DBB2     		uxtb	r3, r3
 147:Core/Src/uartParser.c ****         tmpStr[strIndex] = usartReceivedData;
 794              		.loc 1 147 26 view .LVU195
 795 00c2 6946     		mov	r1, sp
 796 00c4 0731     		adds	r1, r1, #7
 797 00c6 0978     		ldrb	r1, [r1]
 798 00c8 C9B2     		uxtb	r1, r1
 799 00ca 1C48     		ldr	r0, .L51+20
 800 00cc C154     		strb	r1, [r0, r3]
 148:Core/Src/uartParser.c ****         strIndex += 1;
 801              		.loc 1 148 9 is_stmt 1 view .LVU196
 148:Core/Src/uartParser.c ****         strIndex += 1;
 802              		.loc 1 148 18 is_stmt 0 view .LVU197
 803 00ce 1378     		ldrb	r3, [r2]
 804 00d0 0133     		adds	r3, r3, #1
 805 00d2 DBB2     		uxtb	r3, r3
 806 00d4 1370     		strb	r3, [r2]
 150:Core/Src/uartParser.c ****         if (strIndex == TMP_STR_LEN) {
 807              		.loc 1 150 9 is_stmt 1 view .LVU198
 150:Core/Src/uartParser.c ****         if (strIndex == TMP_STR_LEN) {
 808              		.loc 1 150 22 is_stmt 0 view .LVU199
 809 00d6 1378     		ldrb	r3, [r2]
 150:Core/Src/uartParser.c ****         if (strIndex == TMP_STR_LEN) {
 810              		.loc 1 150 12 view .LVU200
 811 00d8 142B     		cmp	r3, #20
 812 00da DED1     		bne	.L34
 151:Core/Src/uartParser.c ****       	  transmitCharArray("Command is too long!");
 813              		.loc 1 151 10 is_stmt 1 view .LVU201
 814 00dc 1D48     		ldr	r0, .L51+44
 815 00de FFF7FEFF 		bl	transmitCharArray
 816              	.LVL58:
 152:Core/Src/uartParser.c ****           strIndex = 0;
 817              		.loc 1 152 11 view .LVU202
 152:Core/Src/uartParser.c ****           strIndex = 0;
 818              		.loc 1 152 20 is_stmt 0 view .LVU203
 819 00e2 174B     		ldr	r3, .L51+24
 820 00e4 0022     		movs	r2, #0
 821 00e6 1A70     		strb	r2, [r3]
 153:Core/Src/uartParser.c ****           for (uint8_t i = 0; i < TMP_STR_LEN; i++){
 822              		.loc 1 153 11 is_stmt 1 view .LVU204
 823              	.LBB9:
 153:Core/Src/uartParser.c ****           for (uint8_t i = 0; i < TMP_STR_LEN; i++){
 824              		.loc 1 153 16 view .LVU205
 825              	.LVL59:
 153:Core/Src/uartParser.c ****           for (uint8_t i = 0; i < TMP_STR_LEN; i++){
 826              		.loc 1 153 24 is_stmt 0 view .LVU206
 827 00e8 0023     		movs	r3, #0
 153:Core/Src/uartParser.c ****           for (uint8_t i = 0; i < TMP_STR_LEN; i++){
 828              		.loc 1 153 11 view .LVU207
 829 00ea 04E0     		b	.L43
 830              	.LVL60:
 831              	.L44:
 154:Core/Src/uartParser.c ****             tmpStr[i] = '\0';
 832              		.loc 1 154 13 is_stmt 1 view .LVU208
ARM GAS  /tmp/ccQvqxr9.s 			page 23


 154:Core/Src/uartParser.c ****             tmpStr[i] = '\0';
 833              		.loc 1 154 23 is_stmt 0 view .LVU209
 834 00ec 134A     		ldr	r2, .L51+20
 835 00ee 0021     		movs	r1, #0
 836 00f0 D154     		strb	r1, [r2, r3]
 153:Core/Src/uartParser.c ****           for (uint8_t i = 0; i < TMP_STR_LEN; i++){
 837              		.loc 1 153 49 is_stmt 1 discriminator 3 view .LVU210
 838 00f2 0133     		adds	r3, r3, #1
 839              	.LVL61:
 153:Core/Src/uartParser.c ****           for (uint8_t i = 0; i < TMP_STR_LEN; i++){
 840              		.loc 1 153 49 is_stmt 0 discriminator 3 view .LVU211
 841 00f4 DBB2     		uxtb	r3, r3
 842              	.LVL62:
 843              	.L43:
 153:Core/Src/uartParser.c ****           for (uint8_t i = 0; i < TMP_STR_LEN; i++){
 844              		.loc 1 153 33 is_stmt 1 discriminator 1 view .LVU212
 845 00f6 132B     		cmp	r3, #19
 846 00f8 F8D9     		bls	.L44
 847 00fa BCE7     		b	.L41
 848              	.LVL63:
 849              	.L49:
 153:Core/Src/uartParser.c ****           for (uint8_t i = 0; i < TMP_STR_LEN; i++){
 850              		.loc 1 153 33 is_stmt 0 discriminator 1 view .LVU213
 851              	.LBE9:
 852              	.LBE10:
 166:Core/Src/uartParser.c ****   uint16_t item = queuePop(cmdQueue);
 853              		.loc 1 166 3 is_stmt 1 view .LVU214
 166:Core/Src/uartParser.c ****   uint16_t item = queuePop(cmdQueue);
 854              		.loc 1 166 19 is_stmt 0 view .LVU215
 855 00fc 0B4B     		ldr	r3, .L51+4
 856 00fe 1868     		ldr	r0, [r3]
 857 0100 FFF7FEFF 		bl	queuePop
 858              	.LVL64:
 859 0104 0400     		movs	r4, r0
 860              	.LVL65:
 167:Core/Src/uartParser.c ****   transmitCharArray("Pop items from queue\n");
 861              		.loc 1 167 3 is_stmt 1 view .LVU216
 862 0106 1448     		ldr	r0, .L51+48
 863              	.LVL66:
 167:Core/Src/uartParser.c ****   transmitCharArray("Pop items from queue\n");
 864              		.loc 1 167 3 is_stmt 0 view .LVU217
 865 0108 FFF7FEFF 		bl	transmitCharArray
 866              	.LVL67:
 168:Core/Src/uartParser.c ****   while (item != 0xffff) {
 867              		.loc 1 168 3 is_stmt 1 view .LVU218
 168:Core/Src/uartParser.c ****   while (item != 0xffff) {
 868              		.loc 1 168 9 is_stmt 0 view .LVU219
 869 010c 07E0     		b	.L46
 870              	.L47:
 169:Core/Src/uartParser.c ****     sendUint16BinToUart(item);
 871              		.loc 1 169 5 is_stmt 1 view .LVU220
 872 010e 2000     		movs	r0, r4
 873 0110 FFF7FEFF 		bl	sendUint16BinToUart
 874              	.LVL68:
 170:Core/Src/uartParser.c ****     item = queuePop(cmdQueue);
 875              		.loc 1 170 5 view .LVU221
 170:Core/Src/uartParser.c ****     item = queuePop(cmdQueue);
ARM GAS  /tmp/ccQvqxr9.s 			page 24


 876              		.loc 1 170 12 is_stmt 0 view .LVU222
 877 0114 054B     		ldr	r3, .L51+4
 878 0116 1868     		ldr	r0, [r3]
 879 0118 FFF7FEFF 		bl	queuePop
 880              	.LVL69:
 881 011c 0400     		movs	r4, r0
 882              	.LVL70:
 883              	.L46:
 168:Core/Src/uartParser.c ****   while (item != 0xffff) {
 884              		.loc 1 168 15 is_stmt 1 view .LVU223
 885 011e 0F4B     		ldr	r3, .L51+52
 886 0120 9C42     		cmp	r4, r3
 887 0122 F4D1     		bne	.L47
 172:Core/Src/uartParser.c **** }
 888              		.loc 1 172 1 is_stmt 0 view .LVU224
 889 0124 03B0     		add	sp, sp, #12
 890              		@ sp needed
 891              	.LVL71:
 172:Core/Src/uartParser.c **** }
 892              		.loc 1 172 1 view .LVU225
 893 0126 30BD     		pop	{r4, r5, pc}
 894              	.L52:
 895              		.align	2
 896              	.L51:
 897 0128 00000000 		.word	commandOut
 898 012c 00000000 		.word	cmdQueue
 899 0130 00000000 		.word	.LC29
 900 0134 20000000 		.word	.LC31
 901 0138 4C000000 		.word	.LC33
 902 013c 00000000 		.word	tmpStr
 903 0140 00000000 		.word	strIndex
 904 0144 00000000 		.word	cmd
 905 0148 00000000 		.word	uartStatus
 906 014c 00480040 		.word	1073760256
 907 0150 00000000 		.word	binarySem02UartParserHandle
 908 0154 64000000 		.word	.LC38
 909 0158 7C000000 		.word	.LC41
 910 015c FFFF0000 		.word	65535
 911              		.cfi_endproc
 912              	.LFE45:
 914              		.global	__aeabi_uidiv
 915              		.section	.rodata.initUsart3.str1.4,"aMS",%progbits,1
 916              		.align	2
 917              	.LC43:
 918 0000 55415254 		.ascii	"UART enabled\000"
 918      20656E61 
 918      626C6564 
 918      00
 919              		.section	.text.initUsart3,"ax",%progbits
 920              		.align	1
 921              		.global	initUsart3
 922              		.syntax unified
 923              		.code	16
 924              		.thumb_func
 926              	initUsart3:
 927              	.LFB46:
 175:Core/Src/uartParser.c **** void initUsart3(void) {
ARM GAS  /tmp/ccQvqxr9.s 			page 25


 928              		.loc 1 175 23 is_stmt 1 view -0
 929              		.cfi_startproc
 930              		@ args = 0, pretend = 0, frame = 0
 931              		@ frame_needed = 0, uses_anonymous_args = 0
 932 0000 10B5     		push	{r4, lr}
 933              	.LCFI7:
 934              		.cfi_def_cfa_offset 8
 935              		.cfi_offset 4, -8
 936              		.cfi_offset 14, -4
 176:Core/Src/uartParser.c ****   RCC->AHBENR |= RCC_AHBENR_GPIOCEN; // Enable peripheral clock to PC
 937              		.loc 1 176 3 view .LVU227
 176:Core/Src/uartParser.c ****   RCC->AHBENR |= RCC_AHBENR_GPIOCEN; // Enable peripheral clock to PC
 938              		.loc 1 176 6 is_stmt 0 view .LVU228
 939 0002 2F4A     		ldr	r2, .L54
 940 0004 5169     		ldr	r1, [r2, #20]
 176:Core/Src/uartParser.c ****   RCC->AHBENR |= RCC_AHBENR_GPIOCEN; // Enable peripheral clock to PC
 941              		.loc 1 176 15 view .LVU229
 942 0006 8023     		movs	r3, #128
 943 0008 1B03     		lsls	r3, r3, #12
 944 000a 0B43     		orrs	r3, r1
 945 000c 5361     		str	r3, [r2, #20]
 178:Core/Src/uartParser.c ****   GPIOC->MODER |= (1 << 9);
 946              		.loc 1 178 3 is_stmt 1 view .LVU230
 178:Core/Src/uartParser.c ****   GPIOC->MODER |= (1 << 9);
 947              		.loc 1 178 8 is_stmt 0 view .LVU231
 948 000e 2D4B     		ldr	r3, .L54+4
 949 0010 1868     		ldr	r0, [r3]
 178:Core/Src/uartParser.c ****   GPIOC->MODER |= (1 << 9);
 950              		.loc 1 178 16 view .LVU232
 951 0012 8021     		movs	r1, #128
 952 0014 8900     		lsls	r1, r1, #2
 953 0016 0143     		orrs	r1, r0
 954 0018 1960     		str	r1, [r3]
 179:Core/Src/uartParser.c ****   GPIOC->MODER &= ~(1 << 8);
 955              		.loc 1 179 3 is_stmt 1 view .LVU233
 179:Core/Src/uartParser.c ****   GPIOC->MODER &= ~(1 << 8);
 956              		.loc 1 179 8 is_stmt 0 view .LVU234
 957 001a 1968     		ldr	r1, [r3]
 179:Core/Src/uartParser.c ****   GPIOC->MODER &= ~(1 << 8);
 958              		.loc 1 179 16 view .LVU235
 959 001c 2A48     		ldr	r0, .L54+8
 960 001e 0140     		ands	r1, r0
 961 0020 1960     		str	r1, [r3]
 181:Core/Src/uartParser.c ****   GPIOC->MODER |= (1 << 11);
 962              		.loc 1 181 3 is_stmt 1 view .LVU236
 181:Core/Src/uartParser.c ****   GPIOC->MODER |= (1 << 11);
 963              		.loc 1 181 8 is_stmt 0 view .LVU237
 964 0022 1868     		ldr	r0, [r3]
 181:Core/Src/uartParser.c ****   GPIOC->MODER |= (1 << 11);
 965              		.loc 1 181 16 view .LVU238
 966 0024 8021     		movs	r1, #128
 967 0026 0901     		lsls	r1, r1, #4
 968 0028 0143     		orrs	r1, r0
 969 002a 1960     		str	r1, [r3]
 182:Core/Src/uartParser.c ****   GPIOC->MODER &= ~(1 << 10);
 970              		.loc 1 182 3 is_stmt 1 view .LVU239
 182:Core/Src/uartParser.c ****   GPIOC->MODER &= ~(1 << 10);
ARM GAS  /tmp/ccQvqxr9.s 			page 26


 971              		.loc 1 182 8 is_stmt 0 view .LVU240
 972 002c 1968     		ldr	r1, [r3]
 182:Core/Src/uartParser.c ****   GPIOC->MODER &= ~(1 << 10);
 973              		.loc 1 182 16 view .LVU241
 974 002e 2748     		ldr	r0, .L54+12
 975 0030 0140     		ands	r1, r0
 976 0032 1960     		str	r1, [r3]
 185:Core/Src/uartParser.c ****   GPIOC->AFR[0] |= (0x1 << GPIO_AFRL_AFRL4_Pos);
 977              		.loc 1 185 3 is_stmt 1 view .LVU242
 185:Core/Src/uartParser.c ****   GPIOC->AFR[0] |= (0x1 << GPIO_AFRL_AFRL4_Pos);
 978              		.loc 1 185 13 is_stmt 0 view .LVU243
 979 0034 186A     		ldr	r0, [r3, #32]
 185:Core/Src/uartParser.c ****   GPIOC->AFR[0] |= (0x1 << GPIO_AFRL_AFRL4_Pos);
 980              		.loc 1 185 17 view .LVU244
 981 0036 8021     		movs	r1, #128
 982 0038 4902     		lsls	r1, r1, #9
 983 003a 0143     		orrs	r1, r0
 984 003c 1962     		str	r1, [r3, #32]
 187:Core/Src/uartParser.c ****   GPIOC->AFR[0] |= (0x1 << GPIO_AFRL_AFRL5_Pos);
 985              		.loc 1 187 3 is_stmt 1 view .LVU245
 187:Core/Src/uartParser.c ****   GPIOC->AFR[0] |= (0x1 << GPIO_AFRL_AFRL5_Pos);
 986              		.loc 1 187 13 is_stmt 0 view .LVU246
 987 003e 186A     		ldr	r0, [r3, #32]
 187:Core/Src/uartParser.c ****   GPIOC->AFR[0] |= (0x1 << GPIO_AFRL_AFRL5_Pos);
 988              		.loc 1 187 17 view .LVU247
 989 0040 8021     		movs	r1, #128
 990 0042 4903     		lsls	r1, r1, #13
 991 0044 0143     		orrs	r1, r0
 992 0046 1962     		str	r1, [r3, #32]
 188:Core/Src/uartParser.c ****   RCC->APB1ENR |= RCC_APB1ENR_USART3EN;
 993              		.loc 1 188 3 is_stmt 1 view .LVU248
 188:Core/Src/uartParser.c ****   RCC->APB1ENR |= RCC_APB1ENR_USART3EN;
 994              		.loc 1 188 6 is_stmt 0 view .LVU249
 995 0048 D169     		ldr	r1, [r2, #28]
 188:Core/Src/uartParser.c ****   RCC->APB1ENR |= RCC_APB1ENR_USART3EN;
 996              		.loc 1 188 16 view .LVU250
 997 004a 8023     		movs	r3, #128
 998 004c DB02     		lsls	r3, r3, #11
 999 004e 0B43     		orrs	r3, r1
 1000 0050 D361     		str	r3, [r2, #28]
 190:Core/Src/uartParser.c ****   uint32_t fClk = HAL_RCC_GetHCLKFreq();
 1001              		.loc 1 190 3 is_stmt 1 view .LVU251
 190:Core/Src/uartParser.c ****   uint32_t fClk = HAL_RCC_GetHCLKFreq();
 1002              		.loc 1 190 19 is_stmt 0 view .LVU252
 1003 0052 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 1004              	.LVL72:
 193:Core/Src/uartParser.c ****   uint32_t baudRate = 115200;
 1005              		.loc 1 193 3 is_stmt 1 view .LVU253
 194:Core/Src/uartParser.c ****   uint32_t usartBRR = fClk / baudRate;
 1006              		.loc 1 194 3 view .LVU254
 194:Core/Src/uartParser.c ****   uint32_t usartBRR = fClk / baudRate;
 1007              		.loc 1 194 12 is_stmt 0 view .LVU255
 1008 0056 E121     		movs	r1, #225
 1009 0058 4902     		lsls	r1, r1, #9
 1010 005a FFF7FEFF 		bl	__aeabi_uidiv
 1011              	.LVL73:
 195:Core/Src/uartParser.c ****   USART3->BRR = usartBRR;
ARM GAS  /tmp/ccQvqxr9.s 			page 27


 1012              		.loc 1 195 3 is_stmt 1 view .LVU256
 195:Core/Src/uartParser.c ****   USART3->BRR = usartBRR;
 1013              		.loc 1 195 15 is_stmt 0 view .LVU257
 1014 005e 1C4C     		ldr	r4, .L54+16
 1015 0060 E060     		str	r0, [r4, #12]
 198:Core/Src/uartParser.c ****   USART3->CR1 |= USART_CR1_TE;
 1016              		.loc 1 198 3 is_stmt 1 view .LVU258
 198:Core/Src/uartParser.c ****   USART3->CR1 |= USART_CR1_TE;
 1017              		.loc 1 198 9 is_stmt 0 view .LVU259
 1018 0062 2368     		ldr	r3, [r4]
 198:Core/Src/uartParser.c ****   USART3->CR1 |= USART_CR1_TE;
 1019              		.loc 1 198 15 view .LVU260
 1020 0064 0822     		movs	r2, #8
 1021 0066 1343     		orrs	r3, r2
 1022 0068 2360     		str	r3, [r4]
 199:Core/Src/uartParser.c ****   USART3->CR1 |= USART_CR1_RE;
 1023              		.loc 1 199 3 is_stmt 1 view .LVU261
 199:Core/Src/uartParser.c ****   USART3->CR1 |= USART_CR1_RE;
 1024              		.loc 1 199 9 is_stmt 0 view .LVU262
 1025 006a 2368     		ldr	r3, [r4]
 199:Core/Src/uartParser.c ****   USART3->CR1 |= USART_CR1_RE;
 1026              		.loc 1 199 15 view .LVU263
 1027 006c 043A     		subs	r2, r2, #4
 1028 006e 1343     		orrs	r3, r2
 1029 0070 2360     		str	r3, [r4]
 202:Core/Src/uartParser.c ****   USART3->CR1 |= USART_CR1_UE;
 1030              		.loc 1 202 3 is_stmt 1 view .LVU264
 202:Core/Src/uartParser.c ****   USART3->CR1 |= USART_CR1_UE;
 1031              		.loc 1 202 9 is_stmt 0 view .LVU265
 1032 0072 2368     		ldr	r3, [r4]
 202:Core/Src/uartParser.c ****   USART3->CR1 |= USART_CR1_UE;
 1033              		.loc 1 202 15 view .LVU266
 1034 0074 033A     		subs	r2, r2, #3
 1035 0076 1343     		orrs	r3, r2
 1036 0078 2360     		str	r3, [r4]
 203:Core/Src/uartParser.c ****   transmitCharArray("UART enabled");
 1037              		.loc 1 203 3 is_stmt 1 view .LVU267
 1038 007a 1648     		ldr	r0, .L54+20
 1039              	.LVL74:
 203:Core/Src/uartParser.c ****   transmitCharArray("UART enabled");
 1040              		.loc 1 203 3 is_stmt 0 view .LVU268
 1041 007c FFF7FEFF 		bl	transmitCharArray
 1042              	.LVL75:
 206:Core/Src/uartParser.c ****   USART3->CR1 |= USART_CR1_RXNEIE;
 1043              		.loc 1 206 3 is_stmt 1 view .LVU269
 206:Core/Src/uartParser.c ****   USART3->CR1 |= USART_CR1_RXNEIE;
 1044              		.loc 1 206 9 is_stmt 0 view .LVU270
 1045 0080 2368     		ldr	r3, [r4]
 206:Core/Src/uartParser.c ****   USART3->CR1 |= USART_CR1_RXNEIE;
 1046              		.loc 1 206 15 view .LVU271
 1047 0082 2022     		movs	r2, #32
 1048 0084 1343     		orrs	r3, r2
 1049 0086 2360     		str	r3, [r4]
 208:Core/Src/uartParser.c ****   NVIC_EnableIRQ(USART3_4_IRQn);
 1050              		.loc 1 208 3 is_stmt 1 view .LVU272
 1051              	.LVL76:
 1052              	.LBB11:
ARM GAS  /tmp/ccQvqxr9.s 			page 28


 1053              	.LBI11:
 1054              		.file 2 "Drivers/CMSIS/Include/core_cm0.h"
   1:Drivers/CMSIS/Include/core_cm0.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cm0.h ****  * @file     core_cm0.h
   3:Drivers/CMSIS/Include/core_cm0.h ****  * @brief    CMSIS Cortex-M0 Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Include/core_cm0.h ****  * @version  V5.0.5
   5:Drivers/CMSIS/Include/core_cm0.h ****  * @date     28. May 2018
   6:Drivers/CMSIS/Include/core_cm0.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/core_cm0.h **** /*
   8:Drivers/CMSIS/Include/core_cm0.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/core_cm0.h ****  *
  10:Drivers/CMSIS/Include/core_cm0.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/core_cm0.h ****  *
  12:Drivers/CMSIS/Include/core_cm0.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/core_cm0.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/core_cm0.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/core_cm0.h ****  *
  16:Drivers/CMSIS/Include/core_cm0.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/core_cm0.h ****  *
  18:Drivers/CMSIS/Include/core_cm0.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/core_cm0.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/core_cm0.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/core_cm0.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/core_cm0.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/core_cm0.h ****  */
  24:Drivers/CMSIS/Include/core_cm0.h **** 
  25:Drivers/CMSIS/Include/core_cm0.h **** #if   defined ( __ICCARM__ )
  26:Drivers/CMSIS/Include/core_cm0.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Drivers/CMSIS/Include/core_cm0.h **** #elif defined (__clang__)
  28:Drivers/CMSIS/Include/core_cm0.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Drivers/CMSIS/Include/core_cm0.h **** #endif
  30:Drivers/CMSIS/Include/core_cm0.h **** 
  31:Drivers/CMSIS/Include/core_cm0.h **** #ifndef __CORE_CM0_H_GENERIC
  32:Drivers/CMSIS/Include/core_cm0.h **** #define __CORE_CM0_H_GENERIC
  33:Drivers/CMSIS/Include/core_cm0.h **** 
  34:Drivers/CMSIS/Include/core_cm0.h **** #include <stdint.h>
  35:Drivers/CMSIS/Include/core_cm0.h **** 
  36:Drivers/CMSIS/Include/core_cm0.h **** #ifdef __cplusplus
  37:Drivers/CMSIS/Include/core_cm0.h ****  extern "C" {
  38:Drivers/CMSIS/Include/core_cm0.h **** #endif
  39:Drivers/CMSIS/Include/core_cm0.h **** 
  40:Drivers/CMSIS/Include/core_cm0.h **** /**
  41:Drivers/CMSIS/Include/core_cm0.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Drivers/CMSIS/Include/core_cm0.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Drivers/CMSIS/Include/core_cm0.h **** 
  44:Drivers/CMSIS/Include/core_cm0.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Drivers/CMSIS/Include/core_cm0.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Drivers/CMSIS/Include/core_cm0.h **** 
  47:Drivers/CMSIS/Include/core_cm0.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Drivers/CMSIS/Include/core_cm0.h ****      Unions are used for effective representation of core registers.
  49:Drivers/CMSIS/Include/core_cm0.h **** 
  50:Drivers/CMSIS/Include/core_cm0.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Drivers/CMSIS/Include/core_cm0.h ****      Function-like macros are used to allow more efficient code.
  52:Drivers/CMSIS/Include/core_cm0.h ****  */
  53:Drivers/CMSIS/Include/core_cm0.h **** 
  54:Drivers/CMSIS/Include/core_cm0.h **** 
  55:Drivers/CMSIS/Include/core_cm0.h **** /*******************************************************************************
ARM GAS  /tmp/ccQvqxr9.s 			page 29


  56:Drivers/CMSIS/Include/core_cm0.h ****  *                 CMSIS definitions
  57:Drivers/CMSIS/Include/core_cm0.h ****  ******************************************************************************/
  58:Drivers/CMSIS/Include/core_cm0.h **** /**
  59:Drivers/CMSIS/Include/core_cm0.h ****   \ingroup Cortex_M0
  60:Drivers/CMSIS/Include/core_cm0.h ****   @{
  61:Drivers/CMSIS/Include/core_cm0.h ****  */
  62:Drivers/CMSIS/Include/core_cm0.h **** 
  63:Drivers/CMSIS/Include/core_cm0.h **** #include "cmsis_version.h"
  64:Drivers/CMSIS/Include/core_cm0.h ****  
  65:Drivers/CMSIS/Include/core_cm0.h **** /*  CMSIS CM0 definitions */
  66:Drivers/CMSIS/Include/core_cm0.h **** #define __CM0_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Drivers/CMSIS/Include/core_cm0.h **** #define __CM0_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Drivers/CMSIS/Include/core_cm0.h **** #define __CM0_CMSIS_VERSION       ((__CM0_CMSIS_VERSION_MAIN << 16U) | \
  69:Drivers/CMSIS/Include/core_cm0.h ****                                     __CM0_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Drivers/CMSIS/Include/core_cm0.h **** 
  71:Drivers/CMSIS/Include/core_cm0.h **** #define __CORTEX_M                (0U)                                   /*!< Cortex-M Core */
  72:Drivers/CMSIS/Include/core_cm0.h **** 
  73:Drivers/CMSIS/Include/core_cm0.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Drivers/CMSIS/Include/core_cm0.h ****     This core does not support an FPU at all
  75:Drivers/CMSIS/Include/core_cm0.h **** */
  76:Drivers/CMSIS/Include/core_cm0.h **** #define __FPU_USED       0U
  77:Drivers/CMSIS/Include/core_cm0.h **** 
  78:Drivers/CMSIS/Include/core_cm0.h **** #if defined ( __CC_ARM )
  79:Drivers/CMSIS/Include/core_cm0.h ****   #if defined __TARGET_FPU_VFP
  80:Drivers/CMSIS/Include/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  81:Drivers/CMSIS/Include/core_cm0.h ****   #endif
  82:Drivers/CMSIS/Include/core_cm0.h **** 
  83:Drivers/CMSIS/Include/core_cm0.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  84:Drivers/CMSIS/Include/core_cm0.h ****   #if defined __ARM_PCS_VFP
  85:Drivers/CMSIS/Include/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  86:Drivers/CMSIS/Include/core_cm0.h ****   #endif
  87:Drivers/CMSIS/Include/core_cm0.h **** 
  88:Drivers/CMSIS/Include/core_cm0.h **** #elif defined ( __GNUC__ )
  89:Drivers/CMSIS/Include/core_cm0.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
  90:Drivers/CMSIS/Include/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  91:Drivers/CMSIS/Include/core_cm0.h ****   #endif
  92:Drivers/CMSIS/Include/core_cm0.h **** 
  93:Drivers/CMSIS/Include/core_cm0.h **** #elif defined ( __ICCARM__ )
  94:Drivers/CMSIS/Include/core_cm0.h ****   #if defined __ARMVFP__
  95:Drivers/CMSIS/Include/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  96:Drivers/CMSIS/Include/core_cm0.h ****   #endif
  97:Drivers/CMSIS/Include/core_cm0.h **** 
  98:Drivers/CMSIS/Include/core_cm0.h **** #elif defined ( __TI_ARM__ )
  99:Drivers/CMSIS/Include/core_cm0.h ****   #if defined __TI_VFP_SUPPORT__
 100:Drivers/CMSIS/Include/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 101:Drivers/CMSIS/Include/core_cm0.h ****   #endif
 102:Drivers/CMSIS/Include/core_cm0.h **** 
 103:Drivers/CMSIS/Include/core_cm0.h **** #elif defined ( __TASKING__ )
 104:Drivers/CMSIS/Include/core_cm0.h ****   #if defined __FPU_VFP__
 105:Drivers/CMSIS/Include/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 106:Drivers/CMSIS/Include/core_cm0.h ****   #endif
 107:Drivers/CMSIS/Include/core_cm0.h **** 
 108:Drivers/CMSIS/Include/core_cm0.h **** #elif defined ( __CSMC__ )
 109:Drivers/CMSIS/Include/core_cm0.h ****   #if ( __CSMC__ & 0x400U)
 110:Drivers/CMSIS/Include/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 111:Drivers/CMSIS/Include/core_cm0.h ****   #endif
 112:Drivers/CMSIS/Include/core_cm0.h **** 
ARM GAS  /tmp/ccQvqxr9.s 			page 30


 113:Drivers/CMSIS/Include/core_cm0.h **** #endif
 114:Drivers/CMSIS/Include/core_cm0.h **** 
 115:Drivers/CMSIS/Include/core_cm0.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 116:Drivers/CMSIS/Include/core_cm0.h **** 
 117:Drivers/CMSIS/Include/core_cm0.h **** 
 118:Drivers/CMSIS/Include/core_cm0.h **** #ifdef __cplusplus
 119:Drivers/CMSIS/Include/core_cm0.h **** }
 120:Drivers/CMSIS/Include/core_cm0.h **** #endif
 121:Drivers/CMSIS/Include/core_cm0.h **** 
 122:Drivers/CMSIS/Include/core_cm0.h **** #endif /* __CORE_CM0_H_GENERIC */
 123:Drivers/CMSIS/Include/core_cm0.h **** 
 124:Drivers/CMSIS/Include/core_cm0.h **** #ifndef __CMSIS_GENERIC
 125:Drivers/CMSIS/Include/core_cm0.h **** 
 126:Drivers/CMSIS/Include/core_cm0.h **** #ifndef __CORE_CM0_H_DEPENDANT
 127:Drivers/CMSIS/Include/core_cm0.h **** #define __CORE_CM0_H_DEPENDANT
 128:Drivers/CMSIS/Include/core_cm0.h **** 
 129:Drivers/CMSIS/Include/core_cm0.h **** #ifdef __cplusplus
 130:Drivers/CMSIS/Include/core_cm0.h ****  extern "C" {
 131:Drivers/CMSIS/Include/core_cm0.h **** #endif
 132:Drivers/CMSIS/Include/core_cm0.h **** 
 133:Drivers/CMSIS/Include/core_cm0.h **** /* check device defines and use defaults */
 134:Drivers/CMSIS/Include/core_cm0.h **** #if defined __CHECK_DEVICE_DEFINES
 135:Drivers/CMSIS/Include/core_cm0.h ****   #ifndef __CM0_REV
 136:Drivers/CMSIS/Include/core_cm0.h ****     #define __CM0_REV               0x0000U
 137:Drivers/CMSIS/Include/core_cm0.h ****     #warning "__CM0_REV not defined in device header file; using default!"
 138:Drivers/CMSIS/Include/core_cm0.h ****   #endif
 139:Drivers/CMSIS/Include/core_cm0.h **** 
 140:Drivers/CMSIS/Include/core_cm0.h ****   #ifndef __NVIC_PRIO_BITS
 141:Drivers/CMSIS/Include/core_cm0.h ****     #define __NVIC_PRIO_BITS          2U
 142:Drivers/CMSIS/Include/core_cm0.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 143:Drivers/CMSIS/Include/core_cm0.h ****   #endif
 144:Drivers/CMSIS/Include/core_cm0.h **** 
 145:Drivers/CMSIS/Include/core_cm0.h ****   #ifndef __Vendor_SysTickConfig
 146:Drivers/CMSIS/Include/core_cm0.h ****     #define __Vendor_SysTickConfig    0U
 147:Drivers/CMSIS/Include/core_cm0.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 148:Drivers/CMSIS/Include/core_cm0.h ****   #endif
 149:Drivers/CMSIS/Include/core_cm0.h **** #endif
 150:Drivers/CMSIS/Include/core_cm0.h **** 
 151:Drivers/CMSIS/Include/core_cm0.h **** /* IO definitions (access restrictions to peripheral registers) */
 152:Drivers/CMSIS/Include/core_cm0.h **** /**
 153:Drivers/CMSIS/Include/core_cm0.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 154:Drivers/CMSIS/Include/core_cm0.h **** 
 155:Drivers/CMSIS/Include/core_cm0.h ****     <strong>IO Type Qualifiers</strong> are used
 156:Drivers/CMSIS/Include/core_cm0.h ****     \li to specify the access to peripheral variables.
 157:Drivers/CMSIS/Include/core_cm0.h ****     \li for automatic generation of peripheral register debug information.
 158:Drivers/CMSIS/Include/core_cm0.h **** */
 159:Drivers/CMSIS/Include/core_cm0.h **** #ifdef __cplusplus
 160:Drivers/CMSIS/Include/core_cm0.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 161:Drivers/CMSIS/Include/core_cm0.h **** #else
 162:Drivers/CMSIS/Include/core_cm0.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 163:Drivers/CMSIS/Include/core_cm0.h **** #endif
 164:Drivers/CMSIS/Include/core_cm0.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 165:Drivers/CMSIS/Include/core_cm0.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 166:Drivers/CMSIS/Include/core_cm0.h **** 
 167:Drivers/CMSIS/Include/core_cm0.h **** /* following defines should be used for structure members */
 168:Drivers/CMSIS/Include/core_cm0.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 169:Drivers/CMSIS/Include/core_cm0.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
ARM GAS  /tmp/ccQvqxr9.s 			page 31


 170:Drivers/CMSIS/Include/core_cm0.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 171:Drivers/CMSIS/Include/core_cm0.h **** 
 172:Drivers/CMSIS/Include/core_cm0.h **** /*@} end of group Cortex_M0 */
 173:Drivers/CMSIS/Include/core_cm0.h **** 
 174:Drivers/CMSIS/Include/core_cm0.h **** 
 175:Drivers/CMSIS/Include/core_cm0.h **** 
 176:Drivers/CMSIS/Include/core_cm0.h **** /*******************************************************************************
 177:Drivers/CMSIS/Include/core_cm0.h ****  *                 Register Abstraction
 178:Drivers/CMSIS/Include/core_cm0.h ****   Core Register contain:
 179:Drivers/CMSIS/Include/core_cm0.h ****   - Core Register
 180:Drivers/CMSIS/Include/core_cm0.h ****   - Core NVIC Register
 181:Drivers/CMSIS/Include/core_cm0.h ****   - Core SCB Register
 182:Drivers/CMSIS/Include/core_cm0.h ****   - Core SysTick Register
 183:Drivers/CMSIS/Include/core_cm0.h ****  ******************************************************************************/
 184:Drivers/CMSIS/Include/core_cm0.h **** /**
 185:Drivers/CMSIS/Include/core_cm0.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 186:Drivers/CMSIS/Include/core_cm0.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 187:Drivers/CMSIS/Include/core_cm0.h **** */
 188:Drivers/CMSIS/Include/core_cm0.h **** 
 189:Drivers/CMSIS/Include/core_cm0.h **** /**
 190:Drivers/CMSIS/Include/core_cm0.h ****   \ingroup    CMSIS_core_register
 191:Drivers/CMSIS/Include/core_cm0.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 192:Drivers/CMSIS/Include/core_cm0.h ****   \brief      Core Register type definitions.
 193:Drivers/CMSIS/Include/core_cm0.h ****   @{
 194:Drivers/CMSIS/Include/core_cm0.h ****  */
 195:Drivers/CMSIS/Include/core_cm0.h **** 
 196:Drivers/CMSIS/Include/core_cm0.h **** /**
 197:Drivers/CMSIS/Include/core_cm0.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 198:Drivers/CMSIS/Include/core_cm0.h ****  */
 199:Drivers/CMSIS/Include/core_cm0.h **** typedef union
 200:Drivers/CMSIS/Include/core_cm0.h **** {
 201:Drivers/CMSIS/Include/core_cm0.h ****   struct
 202:Drivers/CMSIS/Include/core_cm0.h ****   {
 203:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t _reserved0:28;              /*!< bit:  0..27  Reserved */
 204:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 205:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 206:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 207:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 208:Drivers/CMSIS/Include/core_cm0.h ****   } b;                                   /*!< Structure used for bit  access */
 209:Drivers/CMSIS/Include/core_cm0.h ****   uint32_t w;                            /*!< Type      used for word access */
 210:Drivers/CMSIS/Include/core_cm0.h **** } APSR_Type;
 211:Drivers/CMSIS/Include/core_cm0.h **** 
 212:Drivers/CMSIS/Include/core_cm0.h **** /* APSR Register Definitions */
 213:Drivers/CMSIS/Include/core_cm0.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 214:Drivers/CMSIS/Include/core_cm0.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 215:Drivers/CMSIS/Include/core_cm0.h **** 
 216:Drivers/CMSIS/Include/core_cm0.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 217:Drivers/CMSIS/Include/core_cm0.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 218:Drivers/CMSIS/Include/core_cm0.h **** 
 219:Drivers/CMSIS/Include/core_cm0.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 220:Drivers/CMSIS/Include/core_cm0.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 221:Drivers/CMSIS/Include/core_cm0.h **** 
 222:Drivers/CMSIS/Include/core_cm0.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 223:Drivers/CMSIS/Include/core_cm0.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 224:Drivers/CMSIS/Include/core_cm0.h **** 
 225:Drivers/CMSIS/Include/core_cm0.h **** 
 226:Drivers/CMSIS/Include/core_cm0.h **** /**
ARM GAS  /tmp/ccQvqxr9.s 			page 32


 227:Drivers/CMSIS/Include/core_cm0.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 228:Drivers/CMSIS/Include/core_cm0.h ****  */
 229:Drivers/CMSIS/Include/core_cm0.h **** typedef union
 230:Drivers/CMSIS/Include/core_cm0.h **** {
 231:Drivers/CMSIS/Include/core_cm0.h ****   struct
 232:Drivers/CMSIS/Include/core_cm0.h ****   {
 233:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 234:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 235:Drivers/CMSIS/Include/core_cm0.h ****   } b;                                   /*!< Structure used for bit  access */
 236:Drivers/CMSIS/Include/core_cm0.h ****   uint32_t w;                            /*!< Type      used for word access */
 237:Drivers/CMSIS/Include/core_cm0.h **** } IPSR_Type;
 238:Drivers/CMSIS/Include/core_cm0.h **** 
 239:Drivers/CMSIS/Include/core_cm0.h **** /* IPSR Register Definitions */
 240:Drivers/CMSIS/Include/core_cm0.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 241:Drivers/CMSIS/Include/core_cm0.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 242:Drivers/CMSIS/Include/core_cm0.h **** 
 243:Drivers/CMSIS/Include/core_cm0.h **** 
 244:Drivers/CMSIS/Include/core_cm0.h **** /**
 245:Drivers/CMSIS/Include/core_cm0.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 246:Drivers/CMSIS/Include/core_cm0.h ****  */
 247:Drivers/CMSIS/Include/core_cm0.h **** typedef union
 248:Drivers/CMSIS/Include/core_cm0.h **** {
 249:Drivers/CMSIS/Include/core_cm0.h ****   struct
 250:Drivers/CMSIS/Include/core_cm0.h ****   {
 251:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 252:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved */
 253:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 254:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t _reserved1:3;               /*!< bit: 25..27  Reserved */
 255:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 256:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 257:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 258:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 259:Drivers/CMSIS/Include/core_cm0.h ****   } b;                                   /*!< Structure used for bit  access */
 260:Drivers/CMSIS/Include/core_cm0.h ****   uint32_t w;                            /*!< Type      used for word access */
 261:Drivers/CMSIS/Include/core_cm0.h **** } xPSR_Type;
 262:Drivers/CMSIS/Include/core_cm0.h **** 
 263:Drivers/CMSIS/Include/core_cm0.h **** /* xPSR Register Definitions */
 264:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 265:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 266:Drivers/CMSIS/Include/core_cm0.h **** 
 267:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 268:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 269:Drivers/CMSIS/Include/core_cm0.h **** 
 270:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 271:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 272:Drivers/CMSIS/Include/core_cm0.h **** 
 273:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 274:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 275:Drivers/CMSIS/Include/core_cm0.h **** 
 276:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 277:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 278:Drivers/CMSIS/Include/core_cm0.h **** 
 279:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 280:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 281:Drivers/CMSIS/Include/core_cm0.h **** 
 282:Drivers/CMSIS/Include/core_cm0.h **** 
 283:Drivers/CMSIS/Include/core_cm0.h **** /**
ARM GAS  /tmp/ccQvqxr9.s 			page 33


 284:Drivers/CMSIS/Include/core_cm0.h ****   \brief  Union type to access the Control Registers (CONTROL).
 285:Drivers/CMSIS/Include/core_cm0.h ****  */
 286:Drivers/CMSIS/Include/core_cm0.h **** typedef union
 287:Drivers/CMSIS/Include/core_cm0.h **** {
 288:Drivers/CMSIS/Include/core_cm0.h ****   struct
 289:Drivers/CMSIS/Include/core_cm0.h ****   {
 290:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t _reserved0:1;               /*!< bit:      0  Reserved */
 291:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 292:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
 293:Drivers/CMSIS/Include/core_cm0.h ****   } b;                                   /*!< Structure used for bit  access */
 294:Drivers/CMSIS/Include/core_cm0.h ****   uint32_t w;                            /*!< Type      used for word access */
 295:Drivers/CMSIS/Include/core_cm0.h **** } CONTROL_Type;
 296:Drivers/CMSIS/Include/core_cm0.h **** 
 297:Drivers/CMSIS/Include/core_cm0.h **** /* CONTROL Register Definitions */
 298:Drivers/CMSIS/Include/core_cm0.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 299:Drivers/CMSIS/Include/core_cm0.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 300:Drivers/CMSIS/Include/core_cm0.h **** 
 301:Drivers/CMSIS/Include/core_cm0.h **** /*@} end of group CMSIS_CORE */
 302:Drivers/CMSIS/Include/core_cm0.h **** 
 303:Drivers/CMSIS/Include/core_cm0.h **** 
 304:Drivers/CMSIS/Include/core_cm0.h **** /**
 305:Drivers/CMSIS/Include/core_cm0.h ****   \ingroup    CMSIS_core_register
 306:Drivers/CMSIS/Include/core_cm0.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 307:Drivers/CMSIS/Include/core_cm0.h ****   \brief      Type definitions for the NVIC Registers
 308:Drivers/CMSIS/Include/core_cm0.h ****   @{
 309:Drivers/CMSIS/Include/core_cm0.h ****  */
 310:Drivers/CMSIS/Include/core_cm0.h **** 
 311:Drivers/CMSIS/Include/core_cm0.h **** /**
 312:Drivers/CMSIS/Include/core_cm0.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 313:Drivers/CMSIS/Include/core_cm0.h ****  */
 314:Drivers/CMSIS/Include/core_cm0.h **** typedef struct
 315:Drivers/CMSIS/Include/core_cm0.h **** {
 316:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t ISER[1U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 317:Drivers/CMSIS/Include/core_cm0.h ****         uint32_t RESERVED0[31U];
 318:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t ICER[1U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 319:Drivers/CMSIS/Include/core_cm0.h ****         uint32_t RSERVED1[31U];
 320:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t ISPR[1U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 321:Drivers/CMSIS/Include/core_cm0.h ****         uint32_t RESERVED2[31U];
 322:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t ICPR[1U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 323:Drivers/CMSIS/Include/core_cm0.h ****         uint32_t RESERVED3[31U];
 324:Drivers/CMSIS/Include/core_cm0.h ****         uint32_t RESERVED4[64U];
 325:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t IP[8U];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register */
 326:Drivers/CMSIS/Include/core_cm0.h **** }  NVIC_Type;
 327:Drivers/CMSIS/Include/core_cm0.h **** 
 328:Drivers/CMSIS/Include/core_cm0.h **** /*@} end of group CMSIS_NVIC */
 329:Drivers/CMSIS/Include/core_cm0.h **** 
 330:Drivers/CMSIS/Include/core_cm0.h **** 
 331:Drivers/CMSIS/Include/core_cm0.h **** /**
 332:Drivers/CMSIS/Include/core_cm0.h ****   \ingroup  CMSIS_core_register
 333:Drivers/CMSIS/Include/core_cm0.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 334:Drivers/CMSIS/Include/core_cm0.h ****   \brief    Type definitions for the System Control Block Registers
 335:Drivers/CMSIS/Include/core_cm0.h ****   @{
 336:Drivers/CMSIS/Include/core_cm0.h ****  */
 337:Drivers/CMSIS/Include/core_cm0.h **** 
 338:Drivers/CMSIS/Include/core_cm0.h **** /**
 339:Drivers/CMSIS/Include/core_cm0.h ****   \brief  Structure type to access the System Control Block (SCB).
 340:Drivers/CMSIS/Include/core_cm0.h ****  */
ARM GAS  /tmp/ccQvqxr9.s 			page 34


 341:Drivers/CMSIS/Include/core_cm0.h **** typedef struct
 342:Drivers/CMSIS/Include/core_cm0.h **** {
 343:Drivers/CMSIS/Include/core_cm0.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 344:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 345:Drivers/CMSIS/Include/core_cm0.h ****         uint32_t RESERVED0;
 346:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 347:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 348:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 349:Drivers/CMSIS/Include/core_cm0.h ****         uint32_t RESERVED1;
 350:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t SHP[2U];                /*!< Offset: 0x01C (R/W)  System Handlers Priority Registe
 351:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 352:Drivers/CMSIS/Include/core_cm0.h **** } SCB_Type;
 353:Drivers/CMSIS/Include/core_cm0.h **** 
 354:Drivers/CMSIS/Include/core_cm0.h **** /* SCB CPUID Register Definitions */
 355:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 356:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 357:Drivers/CMSIS/Include/core_cm0.h **** 
 358:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 359:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 360:Drivers/CMSIS/Include/core_cm0.h **** 
 361:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 362:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 363:Drivers/CMSIS/Include/core_cm0.h **** 
 364:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 365:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 366:Drivers/CMSIS/Include/core_cm0.h **** 
 367:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 368:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 369:Drivers/CMSIS/Include/core_cm0.h **** 
 370:Drivers/CMSIS/Include/core_cm0.h **** /* SCB Interrupt Control State Register Definitions */
 371:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 372:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 373:Drivers/CMSIS/Include/core_cm0.h **** 
 374:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 375:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 376:Drivers/CMSIS/Include/core_cm0.h **** 
 377:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 378:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 379:Drivers/CMSIS/Include/core_cm0.h **** 
 380:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 381:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 382:Drivers/CMSIS/Include/core_cm0.h **** 
 383:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 384:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 385:Drivers/CMSIS/Include/core_cm0.h **** 
 386:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 387:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 388:Drivers/CMSIS/Include/core_cm0.h **** 
 389:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 390:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 391:Drivers/CMSIS/Include/core_cm0.h **** 
 392:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 393:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 394:Drivers/CMSIS/Include/core_cm0.h **** 
 395:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 396:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 397:Drivers/CMSIS/Include/core_cm0.h **** 
ARM GAS  /tmp/ccQvqxr9.s 			page 35


 398:Drivers/CMSIS/Include/core_cm0.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 399:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 400:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 401:Drivers/CMSIS/Include/core_cm0.h **** 
 402:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 403:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 404:Drivers/CMSIS/Include/core_cm0.h **** 
 405:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 406:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 407:Drivers/CMSIS/Include/core_cm0.h **** 
 408:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 409:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 410:Drivers/CMSIS/Include/core_cm0.h **** 
 411:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 412:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 413:Drivers/CMSIS/Include/core_cm0.h **** 
 414:Drivers/CMSIS/Include/core_cm0.h **** /* SCB System Control Register Definitions */
 415:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 416:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 417:Drivers/CMSIS/Include/core_cm0.h **** 
 418:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 419:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 420:Drivers/CMSIS/Include/core_cm0.h **** 
 421:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 422:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 423:Drivers/CMSIS/Include/core_cm0.h **** 
 424:Drivers/CMSIS/Include/core_cm0.h **** /* SCB Configuration Control Register Definitions */
 425:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 426:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 427:Drivers/CMSIS/Include/core_cm0.h **** 
 428:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 429:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 430:Drivers/CMSIS/Include/core_cm0.h **** 
 431:Drivers/CMSIS/Include/core_cm0.h **** /* SCB System Handler Control and State Register Definitions */
 432:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 433:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 434:Drivers/CMSIS/Include/core_cm0.h **** 
 435:Drivers/CMSIS/Include/core_cm0.h **** /*@} end of group CMSIS_SCB */
 436:Drivers/CMSIS/Include/core_cm0.h **** 
 437:Drivers/CMSIS/Include/core_cm0.h **** 
 438:Drivers/CMSIS/Include/core_cm0.h **** /**
 439:Drivers/CMSIS/Include/core_cm0.h ****   \ingroup  CMSIS_core_register
 440:Drivers/CMSIS/Include/core_cm0.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 441:Drivers/CMSIS/Include/core_cm0.h ****   \brief    Type definitions for the System Timer Registers.
 442:Drivers/CMSIS/Include/core_cm0.h ****   @{
 443:Drivers/CMSIS/Include/core_cm0.h ****  */
 444:Drivers/CMSIS/Include/core_cm0.h **** 
 445:Drivers/CMSIS/Include/core_cm0.h **** /**
 446:Drivers/CMSIS/Include/core_cm0.h ****   \brief  Structure type to access the System Timer (SysTick).
 447:Drivers/CMSIS/Include/core_cm0.h ****  */
 448:Drivers/CMSIS/Include/core_cm0.h **** typedef struct
 449:Drivers/CMSIS/Include/core_cm0.h **** {
 450:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 451:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 452:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 453:Drivers/CMSIS/Include/core_cm0.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 454:Drivers/CMSIS/Include/core_cm0.h **** } SysTick_Type;
ARM GAS  /tmp/ccQvqxr9.s 			page 36


 455:Drivers/CMSIS/Include/core_cm0.h **** 
 456:Drivers/CMSIS/Include/core_cm0.h **** /* SysTick Control / Status Register Definitions */
 457:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 458:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 459:Drivers/CMSIS/Include/core_cm0.h **** 
 460:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 461:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 462:Drivers/CMSIS/Include/core_cm0.h **** 
 463:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 464:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 465:Drivers/CMSIS/Include/core_cm0.h **** 
 466:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 467:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 468:Drivers/CMSIS/Include/core_cm0.h **** 
 469:Drivers/CMSIS/Include/core_cm0.h **** /* SysTick Reload Register Definitions */
 470:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 471:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 472:Drivers/CMSIS/Include/core_cm0.h **** 
 473:Drivers/CMSIS/Include/core_cm0.h **** /* SysTick Current Register Definitions */
 474:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 475:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 476:Drivers/CMSIS/Include/core_cm0.h **** 
 477:Drivers/CMSIS/Include/core_cm0.h **** /* SysTick Calibration Register Definitions */
 478:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 479:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 480:Drivers/CMSIS/Include/core_cm0.h **** 
 481:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 482:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 483:Drivers/CMSIS/Include/core_cm0.h **** 
 484:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 485:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 486:Drivers/CMSIS/Include/core_cm0.h **** 
 487:Drivers/CMSIS/Include/core_cm0.h **** /*@} end of group CMSIS_SysTick */
 488:Drivers/CMSIS/Include/core_cm0.h **** 
 489:Drivers/CMSIS/Include/core_cm0.h **** 
 490:Drivers/CMSIS/Include/core_cm0.h **** /**
 491:Drivers/CMSIS/Include/core_cm0.h ****   \ingroup  CMSIS_core_register
 492:Drivers/CMSIS/Include/core_cm0.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
 493:Drivers/CMSIS/Include/core_cm0.h ****   \brief    Cortex-M0 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible ove
 494:Drivers/CMSIS/Include/core_cm0.h ****             Therefore they are not covered by the Cortex-M0 header file.
 495:Drivers/CMSIS/Include/core_cm0.h ****   @{
 496:Drivers/CMSIS/Include/core_cm0.h ****  */
 497:Drivers/CMSIS/Include/core_cm0.h **** /*@} end of group CMSIS_CoreDebug */
 498:Drivers/CMSIS/Include/core_cm0.h **** 
 499:Drivers/CMSIS/Include/core_cm0.h **** 
 500:Drivers/CMSIS/Include/core_cm0.h **** /**
 501:Drivers/CMSIS/Include/core_cm0.h ****   \ingroup    CMSIS_core_register
 502:Drivers/CMSIS/Include/core_cm0.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
 503:Drivers/CMSIS/Include/core_cm0.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
 504:Drivers/CMSIS/Include/core_cm0.h ****   @{
 505:Drivers/CMSIS/Include/core_cm0.h ****  */
 506:Drivers/CMSIS/Include/core_cm0.h **** 
 507:Drivers/CMSIS/Include/core_cm0.h **** /**
 508:Drivers/CMSIS/Include/core_cm0.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
 509:Drivers/CMSIS/Include/core_cm0.h ****   \param[in] field  Name of the register bit field.
 510:Drivers/CMSIS/Include/core_cm0.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
 511:Drivers/CMSIS/Include/core_cm0.h ****   \return           Masked and shifted value.
ARM GAS  /tmp/ccQvqxr9.s 			page 37


 512:Drivers/CMSIS/Include/core_cm0.h **** */
 513:Drivers/CMSIS/Include/core_cm0.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
 514:Drivers/CMSIS/Include/core_cm0.h **** 
 515:Drivers/CMSIS/Include/core_cm0.h **** /**
 516:Drivers/CMSIS/Include/core_cm0.h ****   \brief     Mask and shift a register value to extract a bit filed value.
 517:Drivers/CMSIS/Include/core_cm0.h ****   \param[in] field  Name of the register bit field.
 518:Drivers/CMSIS/Include/core_cm0.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
 519:Drivers/CMSIS/Include/core_cm0.h ****   \return           Masked and shifted bit field value.
 520:Drivers/CMSIS/Include/core_cm0.h **** */
 521:Drivers/CMSIS/Include/core_cm0.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
 522:Drivers/CMSIS/Include/core_cm0.h **** 
 523:Drivers/CMSIS/Include/core_cm0.h **** /*@} end of group CMSIS_core_bitfield */
 524:Drivers/CMSIS/Include/core_cm0.h **** 
 525:Drivers/CMSIS/Include/core_cm0.h **** 
 526:Drivers/CMSIS/Include/core_cm0.h **** /**
 527:Drivers/CMSIS/Include/core_cm0.h ****   \ingroup    CMSIS_core_register
 528:Drivers/CMSIS/Include/core_cm0.h ****   \defgroup   CMSIS_core_base     Core Definitions
 529:Drivers/CMSIS/Include/core_cm0.h ****   \brief      Definitions for base addresses, unions, and structures.
 530:Drivers/CMSIS/Include/core_cm0.h ****   @{
 531:Drivers/CMSIS/Include/core_cm0.h ****  */
 532:Drivers/CMSIS/Include/core_cm0.h **** 
 533:Drivers/CMSIS/Include/core_cm0.h **** /* Memory mapping of Core Hardware */
 534:Drivers/CMSIS/Include/core_cm0.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
 535:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
 536:Drivers/CMSIS/Include/core_cm0.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
 537:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
 538:Drivers/CMSIS/Include/core_cm0.h **** 
 539:Drivers/CMSIS/Include/core_cm0.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
 540:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
 541:Drivers/CMSIS/Include/core_cm0.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
 542:Drivers/CMSIS/Include/core_cm0.h **** 
 543:Drivers/CMSIS/Include/core_cm0.h **** 
 544:Drivers/CMSIS/Include/core_cm0.h **** /*@} */
 545:Drivers/CMSIS/Include/core_cm0.h **** 
 546:Drivers/CMSIS/Include/core_cm0.h **** 
 547:Drivers/CMSIS/Include/core_cm0.h **** 
 548:Drivers/CMSIS/Include/core_cm0.h **** /*******************************************************************************
 549:Drivers/CMSIS/Include/core_cm0.h ****  *                Hardware Abstraction Layer
 550:Drivers/CMSIS/Include/core_cm0.h ****   Core Function Interface contains:
 551:Drivers/CMSIS/Include/core_cm0.h ****   - Core NVIC Functions
 552:Drivers/CMSIS/Include/core_cm0.h ****   - Core SysTick Functions
 553:Drivers/CMSIS/Include/core_cm0.h ****   - Core Register Access Functions
 554:Drivers/CMSIS/Include/core_cm0.h ****  ******************************************************************************/
 555:Drivers/CMSIS/Include/core_cm0.h **** /**
 556:Drivers/CMSIS/Include/core_cm0.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
 557:Drivers/CMSIS/Include/core_cm0.h **** */
 558:Drivers/CMSIS/Include/core_cm0.h **** 
 559:Drivers/CMSIS/Include/core_cm0.h **** 
 560:Drivers/CMSIS/Include/core_cm0.h **** 
 561:Drivers/CMSIS/Include/core_cm0.h **** /* ##########################   NVIC functions  #################################### */
 562:Drivers/CMSIS/Include/core_cm0.h **** /**
 563:Drivers/CMSIS/Include/core_cm0.h ****   \ingroup  CMSIS_Core_FunctionInterface
 564:Drivers/CMSIS/Include/core_cm0.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
 565:Drivers/CMSIS/Include/core_cm0.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
 566:Drivers/CMSIS/Include/core_cm0.h ****   @{
 567:Drivers/CMSIS/Include/core_cm0.h ****  */
 568:Drivers/CMSIS/Include/core_cm0.h **** 
ARM GAS  /tmp/ccQvqxr9.s 			page 38


 569:Drivers/CMSIS/Include/core_cm0.h **** #ifdef CMSIS_NVIC_VIRTUAL
 570:Drivers/CMSIS/Include/core_cm0.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
 571:Drivers/CMSIS/Include/core_cm0.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
 572:Drivers/CMSIS/Include/core_cm0.h ****   #endif
 573:Drivers/CMSIS/Include/core_cm0.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
 574:Drivers/CMSIS/Include/core_cm0.h **** #else
 575:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
 576:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
 577:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
 578:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
 579:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
 580:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
 581:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
 582:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
 583:Drivers/CMSIS/Include/core_cm0.h **** /*#define NVIC_GetActive              __NVIC_GetActive             not available for Cortex-M0 */
 584:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
 585:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
 586:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
 587:Drivers/CMSIS/Include/core_cm0.h **** #endif /* CMSIS_NVIC_VIRTUAL */
 588:Drivers/CMSIS/Include/core_cm0.h **** 
 589:Drivers/CMSIS/Include/core_cm0.h **** #ifdef CMSIS_VECTAB_VIRTUAL
 590:Drivers/CMSIS/Include/core_cm0.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
 591:Drivers/CMSIS/Include/core_cm0.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
 592:Drivers/CMSIS/Include/core_cm0.h ****   #endif
 593:Drivers/CMSIS/Include/core_cm0.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
 594:Drivers/CMSIS/Include/core_cm0.h **** #else
 595:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_SetVector              __NVIC_SetVector
 596:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_GetVector              __NVIC_GetVector
 597:Drivers/CMSIS/Include/core_cm0.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
 598:Drivers/CMSIS/Include/core_cm0.h **** 
 599:Drivers/CMSIS/Include/core_cm0.h **** #define NVIC_USER_IRQ_OFFSET          16
 600:Drivers/CMSIS/Include/core_cm0.h **** 
 601:Drivers/CMSIS/Include/core_cm0.h **** 
 602:Drivers/CMSIS/Include/core_cm0.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
 603:Drivers/CMSIS/Include/core_cm0.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
 604:Drivers/CMSIS/Include/core_cm0.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
 605:Drivers/CMSIS/Include/core_cm0.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
 606:Drivers/CMSIS/Include/core_cm0.h **** 
 607:Drivers/CMSIS/Include/core_cm0.h **** 
 608:Drivers/CMSIS/Include/core_cm0.h **** /* Interrupt Priorities are WORD accessible only under Armv6-M                  */
 609:Drivers/CMSIS/Include/core_cm0.h **** /* The following MACROS handle generation of the register offset and byte masks */
 610:Drivers/CMSIS/Include/core_cm0.h **** #define _BIT_SHIFT(IRQn)         (  ((((uint32_t)(int32_t)(IRQn))         )      &  0x03UL) * 8UL)
 611:Drivers/CMSIS/Include/core_cm0.h **** #define _SHP_IDX(IRQn)           ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >>    2UL)      )
 612:Drivers/CMSIS/Include/core_cm0.h **** #define _IP_IDX(IRQn)            (   (((uint32_t)(int32_t)(IRQn))                >>    2UL)      )
 613:Drivers/CMSIS/Include/core_cm0.h **** 
 614:Drivers/CMSIS/Include/core_cm0.h **** #define __NVIC_SetPriorityGrouping(X) (void)(X)
 615:Drivers/CMSIS/Include/core_cm0.h **** #define __NVIC_GetPriorityGrouping()  (0U)
 616:Drivers/CMSIS/Include/core_cm0.h **** 
 617:Drivers/CMSIS/Include/core_cm0.h **** /**
 618:Drivers/CMSIS/Include/core_cm0.h ****   \brief   Enable Interrupt
 619:Drivers/CMSIS/Include/core_cm0.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
 620:Drivers/CMSIS/Include/core_cm0.h ****   \param [in]      IRQn  Device specific interrupt number.
 621:Drivers/CMSIS/Include/core_cm0.h ****   \note    IRQn must not be negative.
 622:Drivers/CMSIS/Include/core_cm0.h ****  */
 623:Drivers/CMSIS/Include/core_cm0.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
 1055              		.loc 2 623 22 view .LVU273
 1056              	.LBB12:
ARM GAS  /tmp/ccQvqxr9.s 			page 39


 624:Drivers/CMSIS/Include/core_cm0.h **** {
 625:Drivers/CMSIS/Include/core_cm0.h ****   if ((int32_t)(IRQn) >= 0)
 1057              		.loc 2 625 3 view .LVU274
 626:Drivers/CMSIS/Include/core_cm0.h ****   {
 627:Drivers/CMSIS/Include/core_cm0.h ****     NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 1058              		.loc 2 627 5 view .LVU275
 1059              		.loc 2 627 20 is_stmt 0 view .LVU276
 1060 0088 134B     		ldr	r3, .L54+24
 1061 008a 8022     		movs	r2, #128
 1062 008c 9205     		lsls	r2, r2, #22
 1063 008e 1A60     		str	r2, [r3]
 1064              	.LVL77:
 1065              		.loc 2 627 20 view .LVU277
 1066              	.LBE12:
 1067              	.LBE11:
 209:Core/Src/uartParser.c ****   NVIC_SetPriority(USART3_4_IRQn, 3);
 1068              		.loc 1 209 3 is_stmt 1 view .LVU278
 1069              	.LBB13:
 1070              	.LBI13:
 628:Drivers/CMSIS/Include/core_cm0.h ****   }
 629:Drivers/CMSIS/Include/core_cm0.h **** }
 630:Drivers/CMSIS/Include/core_cm0.h **** 
 631:Drivers/CMSIS/Include/core_cm0.h **** 
 632:Drivers/CMSIS/Include/core_cm0.h **** /**
 633:Drivers/CMSIS/Include/core_cm0.h ****   \brief   Get Interrupt Enable status
 634:Drivers/CMSIS/Include/core_cm0.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
 635:Drivers/CMSIS/Include/core_cm0.h ****   \param [in]      IRQn  Device specific interrupt number.
 636:Drivers/CMSIS/Include/core_cm0.h ****   \return             0  Interrupt is not enabled.
 637:Drivers/CMSIS/Include/core_cm0.h ****   \return             1  Interrupt is enabled.
 638:Drivers/CMSIS/Include/core_cm0.h ****   \note    IRQn must not be negative.
 639:Drivers/CMSIS/Include/core_cm0.h ****  */
 640:Drivers/CMSIS/Include/core_cm0.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
 641:Drivers/CMSIS/Include/core_cm0.h **** {
 642:Drivers/CMSIS/Include/core_cm0.h ****   if ((int32_t)(IRQn) >= 0)
 643:Drivers/CMSIS/Include/core_cm0.h ****   {
 644:Drivers/CMSIS/Include/core_cm0.h ****     return((uint32_t)(((NVIC->ISER[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)
 645:Drivers/CMSIS/Include/core_cm0.h ****   }
 646:Drivers/CMSIS/Include/core_cm0.h ****   else
 647:Drivers/CMSIS/Include/core_cm0.h ****   {
 648:Drivers/CMSIS/Include/core_cm0.h ****     return(0U);
 649:Drivers/CMSIS/Include/core_cm0.h ****   }
 650:Drivers/CMSIS/Include/core_cm0.h **** }
 651:Drivers/CMSIS/Include/core_cm0.h **** 
 652:Drivers/CMSIS/Include/core_cm0.h **** 
 653:Drivers/CMSIS/Include/core_cm0.h **** /**
 654:Drivers/CMSIS/Include/core_cm0.h ****   \brief   Disable Interrupt
 655:Drivers/CMSIS/Include/core_cm0.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
 656:Drivers/CMSIS/Include/core_cm0.h ****   \param [in]      IRQn  Device specific interrupt number.
 657:Drivers/CMSIS/Include/core_cm0.h ****   \note    IRQn must not be negative.
 658:Drivers/CMSIS/Include/core_cm0.h ****  */
 659:Drivers/CMSIS/Include/core_cm0.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
 660:Drivers/CMSIS/Include/core_cm0.h **** {
 661:Drivers/CMSIS/Include/core_cm0.h ****   if ((int32_t)(IRQn) >= 0)
 662:Drivers/CMSIS/Include/core_cm0.h ****   {
 663:Drivers/CMSIS/Include/core_cm0.h ****     NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 664:Drivers/CMSIS/Include/core_cm0.h ****     __DSB();
 665:Drivers/CMSIS/Include/core_cm0.h ****     __ISB();
ARM GAS  /tmp/ccQvqxr9.s 			page 40


 666:Drivers/CMSIS/Include/core_cm0.h ****   }
 667:Drivers/CMSIS/Include/core_cm0.h **** }
 668:Drivers/CMSIS/Include/core_cm0.h **** 
 669:Drivers/CMSIS/Include/core_cm0.h **** 
 670:Drivers/CMSIS/Include/core_cm0.h **** /**
 671:Drivers/CMSIS/Include/core_cm0.h ****   \brief   Get Pending Interrupt
 672:Drivers/CMSIS/Include/core_cm0.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
 673:Drivers/CMSIS/Include/core_cm0.h ****   \param [in]      IRQn  Device specific interrupt number.
 674:Drivers/CMSIS/Include/core_cm0.h ****   \return             0  Interrupt status is not pending.
 675:Drivers/CMSIS/Include/core_cm0.h ****   \return             1  Interrupt status is pending.
 676:Drivers/CMSIS/Include/core_cm0.h ****   \note    IRQn must not be negative.
 677:Drivers/CMSIS/Include/core_cm0.h ****  */
 678:Drivers/CMSIS/Include/core_cm0.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
 679:Drivers/CMSIS/Include/core_cm0.h **** {
 680:Drivers/CMSIS/Include/core_cm0.h ****   if ((int32_t)(IRQn) >= 0)
 681:Drivers/CMSIS/Include/core_cm0.h ****   {
 682:Drivers/CMSIS/Include/core_cm0.h ****     return((uint32_t)(((NVIC->ISPR[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)
 683:Drivers/CMSIS/Include/core_cm0.h ****   }
 684:Drivers/CMSIS/Include/core_cm0.h ****   else
 685:Drivers/CMSIS/Include/core_cm0.h ****   {
 686:Drivers/CMSIS/Include/core_cm0.h ****     return(0U);
 687:Drivers/CMSIS/Include/core_cm0.h ****   }
 688:Drivers/CMSIS/Include/core_cm0.h **** }
 689:Drivers/CMSIS/Include/core_cm0.h **** 
 690:Drivers/CMSIS/Include/core_cm0.h **** 
 691:Drivers/CMSIS/Include/core_cm0.h **** /**
 692:Drivers/CMSIS/Include/core_cm0.h ****   \brief   Set Pending Interrupt
 693:Drivers/CMSIS/Include/core_cm0.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
 694:Drivers/CMSIS/Include/core_cm0.h ****   \param [in]      IRQn  Device specific interrupt number.
 695:Drivers/CMSIS/Include/core_cm0.h ****   \note    IRQn must not be negative.
 696:Drivers/CMSIS/Include/core_cm0.h ****  */
 697:Drivers/CMSIS/Include/core_cm0.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
 698:Drivers/CMSIS/Include/core_cm0.h **** {
 699:Drivers/CMSIS/Include/core_cm0.h ****   if ((int32_t)(IRQn) >= 0)
 700:Drivers/CMSIS/Include/core_cm0.h ****   {
 701:Drivers/CMSIS/Include/core_cm0.h ****     NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 702:Drivers/CMSIS/Include/core_cm0.h ****   }
 703:Drivers/CMSIS/Include/core_cm0.h **** }
 704:Drivers/CMSIS/Include/core_cm0.h **** 
 705:Drivers/CMSIS/Include/core_cm0.h **** 
 706:Drivers/CMSIS/Include/core_cm0.h **** /**
 707:Drivers/CMSIS/Include/core_cm0.h ****   \brief   Clear Pending Interrupt
 708:Drivers/CMSIS/Include/core_cm0.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
 709:Drivers/CMSIS/Include/core_cm0.h ****   \param [in]      IRQn  Device specific interrupt number.
 710:Drivers/CMSIS/Include/core_cm0.h ****   \note    IRQn must not be negative.
 711:Drivers/CMSIS/Include/core_cm0.h ****  */
 712:Drivers/CMSIS/Include/core_cm0.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
 713:Drivers/CMSIS/Include/core_cm0.h **** {
 714:Drivers/CMSIS/Include/core_cm0.h ****   if ((int32_t)(IRQn) >= 0)
 715:Drivers/CMSIS/Include/core_cm0.h ****   {
 716:Drivers/CMSIS/Include/core_cm0.h ****     NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 717:Drivers/CMSIS/Include/core_cm0.h ****   }
 718:Drivers/CMSIS/Include/core_cm0.h **** }
 719:Drivers/CMSIS/Include/core_cm0.h **** 
 720:Drivers/CMSIS/Include/core_cm0.h **** 
 721:Drivers/CMSIS/Include/core_cm0.h **** /**
 722:Drivers/CMSIS/Include/core_cm0.h ****   \brief   Set Interrupt Priority
ARM GAS  /tmp/ccQvqxr9.s 			page 41


 723:Drivers/CMSIS/Include/core_cm0.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
 724:Drivers/CMSIS/Include/core_cm0.h ****            The interrupt number can be positive to specify a device specific interrupt,
 725:Drivers/CMSIS/Include/core_cm0.h ****            or negative to specify a processor exception.
 726:Drivers/CMSIS/Include/core_cm0.h ****   \param [in]      IRQn  Interrupt number.
 727:Drivers/CMSIS/Include/core_cm0.h ****   \param [in]  priority  Priority to set.
 728:Drivers/CMSIS/Include/core_cm0.h ****   \note    The priority cannot be set for every processor exception.
 729:Drivers/CMSIS/Include/core_cm0.h ****  */
 730:Drivers/CMSIS/Include/core_cm0.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
 1071              		.loc 2 730 22 view .LVU279
 1072              	.LBB14:
 731:Drivers/CMSIS/Include/core_cm0.h **** {
 732:Drivers/CMSIS/Include/core_cm0.h ****   if ((int32_t)(IRQn) >= 0)
 1073              		.loc 2 732 3 view .LVU280
 733:Drivers/CMSIS/Include/core_cm0.h ****   {
 734:Drivers/CMSIS/Include/core_cm0.h ****     NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))
 1074              		.loc 2 734 5 view .LVU281
 1075              		.loc 2 734 52 is_stmt 0 view .LVU282
 1076 0090 C720     		movs	r0, #199
 1077 0092 8000     		lsls	r0, r0, #2
 1078 0094 1958     		ldr	r1, [r3, r0]
 1079              		.loc 2 734 33 view .LVU283
 1080 0096 114A     		ldr	r2, .L54+28
 1081 0098 1140     		ands	r1, r2
 1082              		.loc 2 734 102 view .LVU284
 1083 009a C022     		movs	r2, #192
 1084 009c 1202     		lsls	r2, r2, #8
 1085 009e 0A43     		orrs	r2, r1
 1086              		.loc 2 734 30 view .LVU285
 1087 00a0 1A50     		str	r2, [r3, r0]
 1088              	.LVL78:
 1089              		.loc 2 734 30 view .LVU286
 1090              	.LBE14:
 1091              	.LBE13:
 214:Core/Src/uartParser.c ****   binarySem02UartParserHandle = osSemaphoreNew(1, 0, &semAttr_SEM1);
 1092              		.loc 1 214 3 is_stmt 1 view .LVU287
 214:Core/Src/uartParser.c ****   binarySem02UartParserHandle = osSemaphoreNew(1, 0, &semAttr_SEM1);
 1093              		.loc 1 214 33 is_stmt 0 view .LVU288
 1094 00a2 0F4A     		ldr	r2, .L54+32
 1095 00a4 0021     		movs	r1, #0
 1096 00a6 0120     		movs	r0, #1
 1097 00a8 FFF7FEFF 		bl	osSemaphoreNew
 1098              	.LVL79:
 214:Core/Src/uartParser.c ****   binarySem02UartParserHandle = osSemaphoreNew(1, 0, &semAttr_SEM1);
 1099              		.loc 1 214 31 discriminator 1 view .LVU289
 1100 00ac 0D4B     		ldr	r3, .L54+36
 1101 00ae 1860     		str	r0, [r3]
 215:Core/Src/uartParser.c ****   cmdQueue = createQueue(CMD_QUEUE_CAPACITY, 2);
 1102              		.loc 1 215 3 is_stmt 1 view .LVU290
 215:Core/Src/uartParser.c ****   cmdQueue = createQueue(CMD_QUEUE_CAPACITY, 2);
 1103              		.loc 1 215 14 is_stmt 0 view .LVU291
 1104 00b0 0221     		movs	r1, #2
 1105 00b2 1420     		movs	r0, #20
 1106 00b4 FFF7FEFF 		bl	createQueue
 1107              	.LVL80:
 215:Core/Src/uartParser.c ****   cmdQueue = createQueue(CMD_QUEUE_CAPACITY, 2);
 1108              		.loc 1 215 12 discriminator 1 view .LVU292
 1109 00b8 0B4B     		ldr	r3, .L54+40
ARM GAS  /tmp/ccQvqxr9.s 			page 42


 1110 00ba 1860     		str	r0, [r3]
 216:Core/Src/uartParser.c **** }
 1111              		.loc 1 216 1 view .LVU293
 1112              		@ sp needed
 1113 00bc 10BD     		pop	{r4, pc}
 1114              	.L55:
 1115 00be C046     		.align	2
 1116              	.L54:
 1117 00c0 00100240 		.word	1073876992
 1118 00c4 00080048 		.word	1207961600
 1119 00c8 FFFEFFFF 		.word	-257
 1120 00cc FFFBFFFF 		.word	-1025
 1121 00d0 00480040 		.word	1073760256
 1122 00d4 00000000 		.word	.LC43
 1123 00d8 00E100E0 		.word	-536813312
 1124 00dc FF00FFFF 		.word	-65281
 1125 00e0 00000000 		.word	semAttr_SEM1
 1126 00e4 00000000 		.word	binarySem02UartParserHandle
 1127 00e8 00000000 		.word	cmdQueue
 1128              		.cfi_endproc
 1129              	.LFE46:
 1131              		.section	.rodata.USART3_4_IRQHandler.str1.4,"aMS",%progbits,1
 1132              		.align	2
 1133              	.LC48:
 1134 0000 55415254 		.ascii	"UART RX interrupt.\000"
 1134      20525820 
 1134      696E7465 
 1134      72727570 
 1134      742E00
 1135 0013 00       		.align	2
 1136              	.LC52:
 1137 0014 636D643A 		.ascii	"cmd:\012\000"
 1137      0A00
 1138              		.section	.text.USART3_4_IRQHandler,"ax",%progbits
 1139              		.align	1
 1140              		.global	USART3_4_IRQHandler
 1141              		.syntax unified
 1142              		.code	16
 1143              		.thumb_func
 1145              	USART3_4_IRQHandler:
 1146              	.LFB47:
 219:Core/Src/uartParser.c **** void USART3_4_IRQHandler(void) {
 1147              		.loc 1 219 32 is_stmt 1 view -0
 1148              		.cfi_startproc
 1149              		@ args = 0, pretend = 0, frame = 8
 1150              		@ frame_needed = 0, uses_anonymous_args = 0
 1151 0000 30B5     		push	{r4, r5, lr}
 1152              	.LCFI8:
 1153              		.cfi_def_cfa_offset 12
 1154              		.cfi_offset 4, -12
 1155              		.cfi_offset 5, -8
 1156              		.cfi_offset 14, -4
 1157 0002 83B0     		sub	sp, sp, #12
 1158              	.LCFI9:
 1159              		.cfi_def_cfa_offset 24
 220:Core/Src/uartParser.c ****   transmitCharArray("UART RX interrupt.");
 1160              		.loc 1 220 3 view .LVU295
ARM GAS  /tmp/ccQvqxr9.s 			page 43


 1161 0004 1748     		ldr	r0, .L60
 1162 0006 FFF7FEFF 		bl	transmitCharArray
 1163              	.LVL81:
 221:Core/Src/uartParser.c ****   if (uartStatus == 0) {
 1164              		.loc 1 221 3 view .LVU296
 221:Core/Src/uartParser.c ****   if (uartStatus == 0) {
 1165              		.loc 1 221 18 is_stmt 0 view .LVU297
 1166 000a 174B     		ldr	r3, .L60+4
 1167 000c 1B78     		ldrb	r3, [r3]
 221:Core/Src/uartParser.c ****   if (uartStatus == 0) {
 1168              		.loc 1 221 6 view .LVU298
 1169 000e 002B     		cmp	r3, #0
 1170 0010 26D1     		bne	.L56
 1171              	.L58:
 1172              	.LBB15:
 223:Core/Src/uartParser.c **** 	  }
 1173              		.loc 1 223 4 is_stmt 1 view .LVU299
 222:Core/Src/uartParser.c ****     while((USART3->ISR & USART_ISR_RXNE) == 0) {
 1174              		.loc 1 222 42 discriminator 1 view .LVU300
 222:Core/Src/uartParser.c ****     while((USART3->ISR & USART_ISR_RXNE) == 0) {
 1175              		.loc 1 222 18 is_stmt 0 discriminator 1 view .LVU301
 1176 0012 164B     		ldr	r3, .L60+8
 1177 0014 DB69     		ldr	r3, [r3, #28]
 222:Core/Src/uartParser.c ****     while((USART3->ISR & USART_ISR_RXNE) == 0) {
 1178              		.loc 1 222 42 discriminator 1 view .LVU302
 1179 0016 9B06     		lsls	r3, r3, #26
 1180 0018 FBD5     		bpl	.L58
 225:Core/Src/uartParser.c ****     osSemaphoreRelease(binarySem02UartParserHandle);
 1181              		.loc 1 225 5 is_stmt 1 view .LVU303
 1182 001a 154B     		ldr	r3, .L60+12
 1183 001c 1868     		ldr	r0, [r3]
 1184 001e FFF7FEFF 		bl	osSemaphoreRelease
 1185              	.LVL82:
 226:Core/Src/uartParser.c ****     volatile uint8_t usartReceivedData = USART3->RDR;
 1186              		.loc 1 226 5 view .LVU304
 226:Core/Src/uartParser.c ****     volatile uint8_t usartReceivedData = USART3->RDR;
 1187              		.loc 1 226 48 is_stmt 0 view .LVU305
 1188 0022 124C     		ldr	r4, .L60+8
 1189 0024 A38C     		ldrh	r3, [r4, #36]
 226:Core/Src/uartParser.c ****     volatile uint8_t usartReceivedData = USART3->RDR;
 1190              		.loc 1 226 22 view .LVU306
 1191 0026 DBB2     		uxtb	r3, r3
 1192 0028 6A46     		mov	r2, sp
 1193 002a D51D     		adds	r5, r2, #7
 1194 002c D371     		strb	r3, [r2, #7]
 227:Core/Src/uartParser.c ****     transmitCharArray("cmd:\n");
 1195              		.loc 1 227 5 is_stmt 1 view .LVU307
 1196 002e 1148     		ldr	r0, .L60+16
 1197 0030 FFF7FEFF 		bl	transmitCharArray
 1198              	.LVL83:
 228:Core/Src/uartParser.c ****     transmitOneChar(usartReceivedData);
 1199              		.loc 1 228 5 view .LVU308
 1200 0034 2878     		ldrb	r0, [r5]
 1201 0036 C0B2     		uxtb	r0, r0
 1202 0038 FFF7FEFF 		bl	transmitOneChar
 1203              	.LVL84:
 229:Core/Src/uartParser.c ****     tmpStr[strIndex] = usartReceivedData;
ARM GAS  /tmp/ccQvqxr9.s 			page 44


 1204              		.loc 1 229 5 view .LVU309
 229:Core/Src/uartParser.c ****     tmpStr[strIndex] = usartReceivedData;
 1205              		.loc 1 229 11 is_stmt 0 view .LVU310
 1206 003c 0E4A     		ldr	r2, .L60+20
 1207 003e 1378     		ldrb	r3, [r2]
 1208 0040 DBB2     		uxtb	r3, r3
 229:Core/Src/uartParser.c ****     tmpStr[strIndex] = usartReceivedData;
 1209              		.loc 1 229 22 view .LVU311
 1210 0042 2978     		ldrb	r1, [r5]
 1211 0044 C9B2     		uxtb	r1, r1
 1212 0046 0D48     		ldr	r0, .L60+24
 1213 0048 C154     		strb	r1, [r0, r3]
 230:Core/Src/uartParser.c **** 		strIndex++;
 1214              		.loc 1 230 3 is_stmt 1 view .LVU312
 230:Core/Src/uartParser.c **** 		strIndex++;
 1215              		.loc 1 230 11 is_stmt 0 view .LVU313
 1216 004a 1378     		ldrb	r3, [r2]
 1217 004c 0133     		adds	r3, r3, #1
 1218 004e DBB2     		uxtb	r3, r3
 1219 0050 1370     		strb	r3, [r2]
 231:Core/Src/uartParser.c ****     uartStatus = 1;
 1220              		.loc 1 231 5 is_stmt 1 view .LVU314
 231:Core/Src/uartParser.c ****     uartStatus = 1;
 1221              		.loc 1 231 16 is_stmt 0 view .LVU315
 1222 0052 054B     		ldr	r3, .L60+4
 1223 0054 0122     		movs	r2, #1
 1224 0056 1A70     		strb	r2, [r3]
 233:Core/Src/uartParser.c ****     USART3->CR1 &= ~USART_CR1_RXNEIE;
 1225              		.loc 1 233 5 is_stmt 1 view .LVU316
 233:Core/Src/uartParser.c ****     USART3->CR1 &= ~USART_CR1_RXNEIE;
 1226              		.loc 1 233 11 is_stmt 0 view .LVU317
 1227 0058 2368     		ldr	r3, [r4]
 233:Core/Src/uartParser.c ****     USART3->CR1 &= ~USART_CR1_RXNEIE;
 1228              		.loc 1 233 17 view .LVU318
 1229 005a 1F32     		adds	r2, r2, #31
 1230 005c 9343     		bics	r3, r2
 1231 005e 2360     		str	r3, [r4]
 1232              	.L56:
 1233              	.LBE15:
 235:Core/Src/uartParser.c **** }
 1234              		.loc 1 235 1 view .LVU319
 1235 0060 03B0     		add	sp, sp, #12
 1236              		@ sp needed
 1237 0062 30BD     		pop	{r4, r5, pc}
 1238              	.L61:
 1239              		.align	2
 1240              	.L60:
 1241 0064 00000000 		.word	.LC48
 1242 0068 00000000 		.word	uartStatus
 1243 006c 00480040 		.word	1073760256
 1244 0070 00000000 		.word	binarySem02UartParserHandle
 1245 0074 14000000 		.word	.LC52
 1246 0078 00000000 		.word	strIndex
 1247 007c 00000000 		.word	tmpStr
 1248              		.cfi_endproc
 1249              	.LFE47:
 1251              		.global	UARTTask_attributes
ARM GAS  /tmp/ccQvqxr9.s 			page 45


 1252              		.section	.rodata.str1.4,"aMS",%progbits,1
 1253              		.align	2
 1254              	.LC56:
 1255 0000 55415254 		.ascii	"UARTParseTask\000"
 1255      50617273 
 1255      65546173 
 1255      6B00
 1256              		.section	.rodata.UARTTask_attributes,"a"
 1257              		.align	2
 1260              	UARTTask_attributes:
 1261 0000 00000000 		.word	.LC56
 1262 0004 00000000 		.space	16
 1262      00000000 
 1262      00000000 
 1262      00000000 
 1263 0014 00020000 		.word	512
 1264 0018 19000000 		.word	25
 1265 001c 00000000 		.space	8
 1265      00000000 
 1266              		.global	uartStatus
 1267              		.section	.bss.uartStatus,"aw",%nobits
 1270              	uartStatus:
 1271 0000 00       		.space	1
 1272              		.global	commandLED
 1273              		.section	.bss.commandLED,"aw",%nobits
 1274              		.align	1
 1277              	commandLED:
 1278 0000 0000     		.space	2
 1279              		.global	commandOut
 1280              		.section	.bss.commandOut,"aw",%nobits
 1281              		.align	1
 1284              	commandOut:
 1285 0000 0000     		.space	2
 1286              		.global	cmd
 1287              		.section	.bss.cmd,"aw",%nobits
 1288              		.align	2
 1291              	cmd:
 1292 0000 00000000 		.space	80
 1292      00000000 
 1292      00000000 
 1292      00000000 
 1292      00000000 
 1293              		.global	tmpStr
 1294              		.section	.bss.tmpStr,"aw",%nobits
 1295              		.align	2
 1298              	tmpStr:
 1299 0000 00000000 		.space	20
 1299      00000000 
 1299      00000000 
 1299      00000000 
 1299      00000000 
 1300              		.global	cmdStrIndex
 1301              		.section	.bss.cmdStrIndex,"aw",%nobits
 1304              	cmdStrIndex:
 1305 0000 00       		.space	1
 1306              		.global	cmdIndex
 1307              		.section	.bss.cmdIndex,"aw",%nobits
ARM GAS  /tmp/ccQvqxr9.s 			page 46


 1310              	cmdIndex:
 1311 0000 00       		.space	1
 1312              		.global	strIndex
 1313              		.section	.bss.strIndex,"aw",%nobits
 1316              	strIndex:
 1317 0000 00       		.space	1
 1318              		.section	.rodata.str1.4
 1319 000e 0000     		.align	2
 1320              	.LC57:
 1321 0010 53454D30 		.ascii	"SEM02\000"
 1321      3200
 1322              		.section	.rodata.semAttr_SEM1,"a"
 1323              		.align	2
 1326              	semAttr_SEM1:
 1327 0000 10000000 		.word	.LC57
 1328 0004 00000000 		.space	12
 1328      00000000 
 1328      00000000 
 1329              		.global	binarySem02UartParserHandle
 1330              		.section	.bss.binarySem02UartParserHandle,"aw",%nobits
 1331              		.align	2
 1334              	binarySem02UartParserHandle:
 1335 0000 00000000 		.space	4
 1336              		.global	cmdQueue
 1337              		.section	.bss.cmdQueue,"aw",%nobits
 1338              		.align	2
 1341              	cmdQueue:
 1342 0000 00000000 		.space	4
 1343              		.global	UARTTaskHandle
 1344              		.section	.bss.UARTTaskHandle,"aw",%nobits
 1345              		.align	2
 1348              	UARTTaskHandle:
 1349 0000 00000000 		.space	4
 1350              		.text
 1351              	.Letext0:
 1352              		.file 3 "/usr/share/arm-gnu-toolchain-13.2.Rel1-x86_64-arm-none-eabi/arm-none-eabi/include/machine
 1353              		.file 4 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f072xb.h"
 1354              		.file 5 "/usr/share/arm-gnu-toolchain-13.2.Rel1-x86_64-arm-none-eabi/arm-none-eabi/include/sys/_st
 1355              		.file 6 "Middlewares/Third_Party/FreeRTOS/Source/CMSIS_RTOS_V2/cmsis_os2.h"
 1356              		.file 7 "Core/Inc/cmdQueue.h"
 1357              		.file 8 "Core/Inc/uartParser.h"
 1358              		.file 9 "/usr/share/arm-gnu-toolchain-13.2.Rel1-x86_64-arm-none-eabi/arm-none-eabi/include/string.
 1359              		.file 10 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_rcc.h"
ARM GAS  /tmp/ccQvqxr9.s 			page 47


DEFINED SYMBOLS
                            *ABS*:00000000 uartParser.c
     /tmp/ccQvqxr9.s:19     .rodata.parseCmd.str1.4:00000000 $d
     /tmp/ccQvqxr9.s:47     .text.parseCmd:00000000 $t
     /tmp/ccQvqxr9.s:53     .text.parseCmd:00000000 parseCmd
     /tmp/ccQvqxr9.s:377    .text.parseCmd:00000188 $d
     /tmp/ccQvqxr9.s:1316   .bss.strIndex:00000000 strIndex
     /tmp/ccQvqxr9.s:1304   .bss.cmdStrIndex:00000000 cmdStrIndex
     /tmp/ccQvqxr9.s:1310   .bss.cmdIndex:00000000 cmdIndex
     /tmp/ccQvqxr9.s:1298   .bss.tmpStr:00000000 tmpStr
     /tmp/ccQvqxr9.s:1291   .bss.cmd:00000000 cmd
     /tmp/ccQvqxr9.s:1284   .bss.commandOut:00000000 commandOut
     /tmp/ccQvqxr9.s:400    .text.transmitOneChar:00000000 $t
     /tmp/ccQvqxr9.s:406    .text.transmitOneChar:00000000 transmitOneChar
     /tmp/ccQvqxr9.s:433    .text.transmitOneChar:00000010 $d
     /tmp/ccQvqxr9.s:438    .text.transmitCharArray:00000000 $t
     /tmp/ccQvqxr9.s:444    .text.transmitCharArray:00000000 transmitCharArray
     /tmp/ccQvqxr9.s:494    .text.sendUint16BinToUart:00000000 $t
     /tmp/ccQvqxr9.s:500    .text.sendUint16BinToUart:00000000 sendUint16BinToUart
     /tmp/ccQvqxr9.s:566    .rodata.StartParseUartTask.str1.4:00000000 $d
     /tmp/ccQvqxr9.s:582    .text.StartParseUartTask:00000000 $t
     /tmp/ccQvqxr9.s:588    .text.StartParseUartTask:00000000 StartParseUartTask
     /tmp/ccQvqxr9.s:897    .text.StartParseUartTask:00000128 $d
     /tmp/ccQvqxr9.s:1341   .bss.cmdQueue:00000000 cmdQueue
     /tmp/ccQvqxr9.s:1270   .bss.uartStatus:00000000 uartStatus
     /tmp/ccQvqxr9.s:1334   .bss.binarySem02UartParserHandle:00000000 binarySem02UartParserHandle
     /tmp/ccQvqxr9.s:916    .rodata.initUsart3.str1.4:00000000 $d
     /tmp/ccQvqxr9.s:920    .text.initUsart3:00000000 $t
     /tmp/ccQvqxr9.s:926    .text.initUsart3:00000000 initUsart3
     /tmp/ccQvqxr9.s:1117   .text.initUsart3:000000c0 $d
     /tmp/ccQvqxr9.s:1326   .rodata.semAttr_SEM1:00000000 semAttr_SEM1
     /tmp/ccQvqxr9.s:1132   .rodata.USART3_4_IRQHandler.str1.4:00000000 $d
     /tmp/ccQvqxr9.s:1139   .text.USART3_4_IRQHandler:00000000 $t
     /tmp/ccQvqxr9.s:1145   .text.USART3_4_IRQHandler:00000000 USART3_4_IRQHandler
     /tmp/ccQvqxr9.s:1241   .text.USART3_4_IRQHandler:00000064 $d
     /tmp/ccQvqxr9.s:1260   .rodata.UARTTask_attributes:00000000 UARTTask_attributes
     /tmp/ccQvqxr9.s:1253   .rodata.str1.4:00000000 $d
     /tmp/ccQvqxr9.s:1257   .rodata.UARTTask_attributes:00000000 $d
     /tmp/ccQvqxr9.s:1271   .bss.uartStatus:00000000 $d
     /tmp/ccQvqxr9.s:1277   .bss.commandLED:00000000 commandLED
     /tmp/ccQvqxr9.s:1274   .bss.commandLED:00000000 $d
     /tmp/ccQvqxr9.s:1281   .bss.commandOut:00000000 $d
     /tmp/ccQvqxr9.s:1288   .bss.cmd:00000000 $d
     /tmp/ccQvqxr9.s:1295   .bss.tmpStr:00000000 $d
     /tmp/ccQvqxr9.s:1305   .bss.cmdStrIndex:00000000 $d
     /tmp/ccQvqxr9.s:1311   .bss.cmdIndex:00000000 $d
     /tmp/ccQvqxr9.s:1317   .bss.strIndex:00000000 $d
     /tmp/ccQvqxr9.s:1323   .rodata.semAttr_SEM1:00000000 $d
     /tmp/ccQvqxr9.s:1331   .bss.binarySem02UartParserHandle:00000000 $d
     /tmp/ccQvqxr9.s:1338   .bss.cmdQueue:00000000 $d
     /tmp/ccQvqxr9.s:1348   .bss.UARTTaskHandle:00000000 UARTTaskHandle
     /tmp/ccQvqxr9.s:1345   .bss.UARTTaskHandle:00000000 $d

UNDEFINED SYMBOLS
strcmp
queuePush
osSemaphoreAcquire
ARM GAS  /tmp/ccQvqxr9.s 			page 48


queuePop
__aeabi_uidiv
HAL_RCC_GetHCLKFreq
osSemaphoreNew
createQueue
osSemaphoreRelease
