#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Sep  6 17:36:48 2025
# Process ID: 70760
# Current directory: /home/Dima_Kr/APS
# Command line: vivado
# Log file: /home/Dima_Kr/APS/vivado.log
# Journal file: /home/Dima_Kr/APS/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/Dima_Kr/adder/adder.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 6972.531 ; gain = 173.172 ; free physical = 101025 ; free virtual = 205119
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: adder_32
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 7347.473 ; gain = 201.598 ; free physical = 100672 ; free virtual = 204766
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'adder_32' [/home/Dima_Kr/APS/1_adder/rtl/adder_32.sv:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'adder' [/home/Dima_Kr/APS/1_adder/rtl/adder.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'adder' (1#1) [/home/Dima_Kr/APS/1_adder/rtl/adder.sv:23]
INFO: [Synth 8-6157] synthesizing module 'CLU' [/home/Dima_Kr/APS/1_adder/rtl/CLU.sv:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CLU' (2#1) [/home/Dima_Kr/APS/1_adder/rtl/CLU.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'adder_32' (3#1) [/home/Dima_Kr/APS/1_adder/rtl/adder_32.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 7407.086 ; gain = 261.211 ; free physical = 100708 ; free virtual = 204803
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 7509.531 ; gain = 363.656 ; free physical = 100701 ; free virtual = 204796
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 7509.531 ; gain = 363.656 ; free physical = 100701 ; free virtual = 204796
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7509.531 ; gain = 0.000 ; free physical = 100694 ; free virtual = 204789
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7618.367 ; gain = 0.000 ; free physical = 100612 ; free virtual = 204707
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 7700.297 ; gain = 554.422 ; free physical = 100513 ; free virtual = 204608
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 7700.297 ; gain = 703.875 ; free physical = 100513 ; free virtual = 204608
launch_runs synth_1 -jobs 48
WARNING: [HDL 9-3756] overwriting previous definition of module 'CLU' [/home/Dima_Kr/APS/1_adder/rtl/CLU.sv:23]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'CLU()' found in library 'xil_defaultlib'
Duplicate found at line 23 of file /home/Dima_Kr/adder/adder.srcs/sources_1/new/CLA.sv
	(Active) Duplicate found at line 23 of file /home/Dima_Kr/APS/1_adder/rtl/CLU.sv
[Sat Sep  6 17:42:51 2025] Launched synth_1...
Run output will be captured here: /home/Dima_Kr/adder/adder.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7704.301 ; gain = 0.000 ; free physical = 100368 ; free virtual = 204466
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7712.309 ; gain = 0.000 ; free physical = 100306 ; free virtual = 204405
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_design
close_design
file mkdir /home/Dima_Kr/adder/adder.srcs/constrs_1
close [ open /home/Dima_Kr/APS/1_adder/xdc/constrain.xdc w ]
add_files -fileset constrs_1 /home/Dima_Kr/APS/1_adder/xdc/constrain.xdc
close [ open /home/Dima_Kr/APS/1_adder/rtl/wrapper.sv w ]
add_files /home/Dima_Kr/APS/1_adder/rtl/wrapper.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
import_files /home/Dima_Kr/APS/1_adder/rtl/wrapper.sv
export_ip_user_files -of_objects  [get_files /home/Dima_Kr/adder/adder.srcs/sources_1/new/CLA.sv] -no_script -reset -force -quiet
remove_files  /home/Dima_Kr/adder/adder.srcs/sources_1/new/CLA.sv
launch_runs impl_1 -jobs 48
[Sat Sep  6 20:09:43 2025] Launched synth_1...
Run output will be captured here: /home/Dima_Kr/adder/adder.runs/synth_1/runme.log
[Sat Sep  6 20:09:43 2025] Launched impl_1...
Run output will be captured here: /home/Dima_Kr/adder/adder.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8209.977 ; gain = 0.000 ; free physical = 99144 ; free virtual = 203619
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 8278.773 ; gain = 0.000 ; free physical = 99004 ; free virtual = 203479
Restored from archive | CPU: 0.040000 secs | Memory: 0.289581 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 8278.773 ; gain = 0.000 ; free physical = 99004 ; free virtual = 203479
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8278.773 ; gain = 0.000 ; free physical = 99004 ; free virtual = 203479
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

