// Seed: 1373199760
module module_0 (
    input uwire id_0,
    output uwire id_1,
    input wor id_2,
    input uwire id_3,
    input supply0 id_4,
    output tri id_5,
    input tri id_6,
    input supply1 id_7,
    output wor id_8
);
  assign id_8 = id_3;
endmodule
module module_1 #(
    parameter id_2 = 32'd32,
    parameter id_5 = 32'd55
) (
    output supply1 id_0
    , id_4,
    input tri id_1,
    input uwire _id_2
);
  assign id_4 = -1;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0
  );
  assign modCall_1.id_6 = 0;
  wire _id_5;
  ;
  wire [~  id_2 : !  id_5] id_6;
endmodule
