\hypertarget{struct__hw__pit__tctrln_1_1__hw__pit__tctrln__bitfields}{}\section{\+\_\+hw\+\_\+pit\+\_\+tctrln\+:\+:\+\_\+hw\+\_\+pit\+\_\+tctrln\+\_\+bitfields Struct Reference}
\label{struct__hw__pit__tctrln_1_1__hw__pit__tctrln__bitfields}\index{\+\_\+hw\+\_\+pit\+\_\+tctrln\+::\+\_\+hw\+\_\+pit\+\_\+tctrln\+\_\+bitfields@{\+\_\+hw\+\_\+pit\+\_\+tctrln\+::\+\_\+hw\+\_\+pit\+\_\+tctrln\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct__hw__pit__tctrln_1_1__hw__pit__tctrln__bitfields_a1a50e0c4edd650992ae48e240d6c4945}{T\+EN}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__pit__tctrln_1_1__hw__pit__tctrln__bitfields_ac7d0a641ba437fa6e5ee748e3681dac6}{T\+IE}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__pit__tctrln_1_1__hw__pit__tctrln__bitfields_a6925eadc4b8382d452823eae00eca58e}{C\+HN}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__pit__tctrln_1_1__hw__pit__tctrln__bitfields_a80be84f9714d4426b277093c24de0154}{R\+E\+S\+E\+R\+V\+E\+D0}\+: 29
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+pit\+\_\+tctrln\+::\+\_\+hw\+\_\+pit\+\_\+tctrln\+\_\+bitfields@{\+\_\+hw\+\_\+pit\+\_\+tctrln\+::\+\_\+hw\+\_\+pit\+\_\+tctrln\+\_\+bitfields}!C\+HN@{C\+HN}}
\index{C\+HN@{C\+HN}!\+\_\+hw\+\_\+pit\+\_\+tctrln\+::\+\_\+hw\+\_\+pit\+\_\+tctrln\+\_\+bitfields@{\+\_\+hw\+\_\+pit\+\_\+tctrln\+::\+\_\+hw\+\_\+pit\+\_\+tctrln\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{C\+HN}{CHN}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+pit\+\_\+tctrln\+::\+\_\+hw\+\_\+pit\+\_\+tctrln\+\_\+bitfields\+::\+C\+HN}\hypertarget{struct__hw__pit__tctrln_1_1__hw__pit__tctrln__bitfields_a6925eadc4b8382d452823eae00eca58e}{}\label{struct__hw__pit__tctrln_1_1__hw__pit__tctrln__bitfields_a6925eadc4b8382d452823eae00eca58e}
\mbox{[}2\mbox{]} Chain Mode \index{\+\_\+hw\+\_\+pit\+\_\+tctrln\+::\+\_\+hw\+\_\+pit\+\_\+tctrln\+\_\+bitfields@{\+\_\+hw\+\_\+pit\+\_\+tctrln\+::\+\_\+hw\+\_\+pit\+\_\+tctrln\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!\+\_\+hw\+\_\+pit\+\_\+tctrln\+::\+\_\+hw\+\_\+pit\+\_\+tctrln\+\_\+bitfields@{\+\_\+hw\+\_\+pit\+\_\+tctrln\+::\+\_\+hw\+\_\+pit\+\_\+tctrln\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+pit\+\_\+tctrln\+::\+\_\+hw\+\_\+pit\+\_\+tctrln\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct__hw__pit__tctrln_1_1__hw__pit__tctrln__bitfields_a80be84f9714d4426b277093c24de0154}{}\label{struct__hw__pit__tctrln_1_1__hw__pit__tctrln__bitfields_a80be84f9714d4426b277093c24de0154}
\mbox{[}31\+:3\mbox{]} \index{\+\_\+hw\+\_\+pit\+\_\+tctrln\+::\+\_\+hw\+\_\+pit\+\_\+tctrln\+\_\+bitfields@{\+\_\+hw\+\_\+pit\+\_\+tctrln\+::\+\_\+hw\+\_\+pit\+\_\+tctrln\+\_\+bitfields}!T\+EN@{T\+EN}}
\index{T\+EN@{T\+EN}!\+\_\+hw\+\_\+pit\+\_\+tctrln\+::\+\_\+hw\+\_\+pit\+\_\+tctrln\+\_\+bitfields@{\+\_\+hw\+\_\+pit\+\_\+tctrln\+::\+\_\+hw\+\_\+pit\+\_\+tctrln\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{T\+EN}{TEN}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+pit\+\_\+tctrln\+::\+\_\+hw\+\_\+pit\+\_\+tctrln\+\_\+bitfields\+::\+T\+EN}\hypertarget{struct__hw__pit__tctrln_1_1__hw__pit__tctrln__bitfields_a1a50e0c4edd650992ae48e240d6c4945}{}\label{struct__hw__pit__tctrln_1_1__hw__pit__tctrln__bitfields_a1a50e0c4edd650992ae48e240d6c4945}
\mbox{[}0\mbox{]} Timer Enable \index{\+\_\+hw\+\_\+pit\+\_\+tctrln\+::\+\_\+hw\+\_\+pit\+\_\+tctrln\+\_\+bitfields@{\+\_\+hw\+\_\+pit\+\_\+tctrln\+::\+\_\+hw\+\_\+pit\+\_\+tctrln\+\_\+bitfields}!T\+IE@{T\+IE}}
\index{T\+IE@{T\+IE}!\+\_\+hw\+\_\+pit\+\_\+tctrln\+::\+\_\+hw\+\_\+pit\+\_\+tctrln\+\_\+bitfields@{\+\_\+hw\+\_\+pit\+\_\+tctrln\+::\+\_\+hw\+\_\+pit\+\_\+tctrln\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{T\+IE}{TIE}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+pit\+\_\+tctrln\+::\+\_\+hw\+\_\+pit\+\_\+tctrln\+\_\+bitfields\+::\+T\+IE}\hypertarget{struct__hw__pit__tctrln_1_1__hw__pit__tctrln__bitfields_ac7d0a641ba437fa6e5ee748e3681dac6}{}\label{struct__hw__pit__tctrln_1_1__hw__pit__tctrln__bitfields_ac7d0a641ba437fa6e5ee748e3681dac6}
\mbox{[}1\mbox{]} Timer Interrupt Enable 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+pit.\+h\end{DoxyCompactItemize}
