Analysis & Synthesis report for DE1_SoC_Computer
Mon Mar 27 21:22:32 2017
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Analysis & Synthesis Messages
  7. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Mon Mar 27 21:22:32 2017           ;
; Quartus Prime Version       ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name               ; DE1_SoC_Computer                            ;
; Top-level Entity Name       ; DE1_SoC_Computer                            ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; DE1_SoC_Computer   ; DE1_SoC_Computer   ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Restructure Multiplexers                                                        ; Off                ; Auto               ;
; Optimization Technique                                                          ; Speed              ; Balanced           ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
; Vendor ; IP Core Name                       ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                                                                                                             ; IP Include File      ;
+--------+------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
; N/A    ; Qsys                               ; 16.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System                                                                                                                                                                                                                                                                                                                                                                ; Computer_System.qsys ;
; Altera ; altera_hps                         ; 16.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps                                                                                                                                                                                                                                                                                                                          ; Computer_System.qsys ;
; Altera ; altera_hps_io                      ; 16.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io                                                                                                                                                                                                                                                                                 ; Computer_System.qsys ;
; Altera ; altera_pll                         ; 16.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll                                                                                                                                                                                              ; Computer_System.qsys ;
; Altera ; altera_reset_controller            ; 16.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                         ; Computer_System.qsys ;
; Altera ; altera_avalon_pio                  ; 16.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Expansion_JP1:expansion_jp1                                                                                                                                                                                                                                                                                                                    ; Computer_System.qsys ;
; Altera ; altera_avalon_pio                  ; 16.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Expansion_JP1:expansion_jp2                                                                                                                                                                                                                                                                                                                    ; Computer_System.qsys ;
; Altera ; altera_address_span_extender       ; 16.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|altera_address_span_extender:f2h_mem_window_00000000                                                                                                                                                                                                                                                                                                           ; Computer_System.qsys ;
; Altera ; altera_address_span_extender       ; 16.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|altera_address_span_extender:f2h_mem_window_ff600000                                                                                                                                                                                                                                                                                                           ; Computer_System.qsys ;
; Altera ; altera_address_span_extender       ; 16.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|altera_address_span_extender:f2h_mem_window_ff800000                                                                                                                                                                                                                                                                                                           ; Computer_System.qsys ;
; Altera ; altera_avalon_pio                  ; 16.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_HEX3_HEX0:hex3_hex0                                                                                                                                                                                                                                                                                                                            ; Computer_System.qsys ;
; Altera ; altera_avalon_pio                  ; 16.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_HEX5_HEX4:hex5_hex4                                                                                                                                                                                                                                                                                                                            ; Computer_System.qsys ;
; Altera ; altera_avalon_timer                ; 16.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Interval_Timer:interval_timer                                                                                                                                                                                                                                                                                                                  ; Computer_System.qsys ;
; Altera ; altera_avalon_timer                ; 16.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Interval_Timer:interval_timer_2                                                                                                                                                                                                                                                                                                                ; Computer_System.qsys ;
; Altera ; altera_jtag_avalon_master          ; 16.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge                                                                                                                                                                                                                                                                                                        ; Computer_System.qsys ;
; Altera ; altera_avalon_st_bytes_to_packets  ; 16.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                                  ; Computer_System.qsys ;
; Altera ; channel_adapter                    ; 16.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter:b2p_adapter                                                                                                                                                                                                                                            ; Computer_System.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 16.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                                             ; Computer_System.qsys ;
; Altera ; altera_jtag_dc_streaming           ; 16.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                                       ; Computer_System.qsys ;
; Altera ; altera_avalon_st_packets_to_bytes  ; 16.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                                  ; Computer_System.qsys ;
; Altera ; channel_adapter                    ; 16.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter:p2b_adapter                                                                                                                                                                                                                                            ; Computer_System.qsys ;
; Altera ; altera_reset_controller            ; 16.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                 ; Computer_System.qsys ;
; Altera ; timing_adapter                     ; 16.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|Computer_System_JTAG_to_FPGA_Bridge_timing_adt:timing_adt                                                                                                                                                                                                                                              ; Computer_System.qsys ;
; Altera ; altera_avalon_packets_to_master    ; 16.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                                              ; Computer_System.qsys ;
; Altera ; altera_jtag_avalon_master          ; 16.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge                                                                                                                                                                                                                                                                                                         ; Computer_System.qsys ;
; Altera ; altera_avalon_st_bytes_to_packets  ; 16.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                                   ; Computer_System.qsys ;
; Altera ; channel_adapter                    ; 16.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter:b2p_adapter                                                                                                                                                                                                                                             ; Computer_System.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 16.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                                              ; Computer_System.qsys ;
; Altera ; altera_jtag_dc_streaming           ; 16.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                                        ; Computer_System.qsys ;
; Altera ; altera_avalon_st_packets_to_bytes  ; 16.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                                   ; Computer_System.qsys ;
; Altera ; channel_adapter                    ; 16.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter:p2b_adapter                                                                                                                                                                                                                                             ; Computer_System.qsys ;
; Altera ; altera_reset_controller            ; 16.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                  ; Computer_System.qsys ;
; Altera ; timing_adapter                     ; 16.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|Computer_System_JTAG_to_FPGA_Bridge_timing_adt:timing_adt                                                                                                                                                                                                                                               ; Computer_System.qsys ;
; Altera ; altera_avalon_packets_to_master    ; 16.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                                               ; Computer_System.qsys ;
; Altera ; altera_avalon_jtag_uart            ; 16.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0                                                                                                                                                                                                                                                                                                        ; Computer_System.qsys ;
; Altera ; altera_avalon_jtag_uart            ; 16.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1                                                                                                                                                                                                                                                                                                        ; Computer_System.qsys ;
; Altera ; altera_avalon_pio                  ; 16.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_LEDs:leds                                                                                                                                                                                                                                                                                                                                      ; Computer_System.qsys ;
; Altera ; altera_avalon_onchip_memory2       ; 16.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram                                                                                                                                                                                                                                                                                                                        ; Computer_System.qsys ;
; Altera ; altera_avalon_pio                  ; 16.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Pushbuttons:pushbuttons                                                                                                                                                                                                                                                                                                                        ; Computer_System.qsys ;
; Altera ; altera_avalon_new_sdram_controller ; 16.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_SDRAM:sdram                                                                                                                                                                                                                                                                                                                                    ; Computer_System.qsys ;
; Altera ; altera_avalon_pio                  ; 16.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Slider_Switches:slider_switches                                                                                                                                                                                                                                                                                                                ; Computer_System.qsys ;
; Altera ; altera_avalon_sysid_qsys           ; 16.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_SysID:sysid                                                                                                                                                                                                                                                                                                                                    ; Computer_System.qsys ;
; Altera ; altera_pll                         ; 16.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll                                                                                                                                                                                                                                                                               ; Computer_System.qsys ;
; Altera ; altera_avalon_st_adapter           ; 16.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                                                                  ; Computer_System.qsys ;
; Altera ; channel_adapter                    ; 16.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_avalon_st_adapter:avalon_st_adapter|Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0:channel_adapter_0                                                                                                                                                              ; Computer_System.qsys ;
; Altera ; altera_mm_interconnect             ; 16.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0                                                                                                                                                           ; Computer_System.qsys ;
; Altera ; altera_avalon_st_adapter           ; 16.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter                                                                                     ; Computer_System.qsys ;
; Altera ; error_adapter                      ; 16.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter|Computer_System_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0 ; Computer_System.qsys ;
; Altera ; altera_merlin_master_agent         ; 16.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:char_buf_dma_avalon_dma_master_agent                                                                                           ; Computer_System.qsys ;
; Altera ; altera_merlin_master_translator    ; 16.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:char_buf_dma_avalon_dma_master_translator                                                                                 ; Computer_System.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 16.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux:cmd_demux                                                                    ; Computer_System.qsys ;
; Altera ; altera_merlin_multiplexer          ; 16.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux:cmd_mux                                                                        ; Computer_System.qsys ;
; Altera ; altera_merlin_slave_agent          ; 16.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent                                                                                                            ; Computer_System.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 16.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo                                                                                                       ; Computer_System.qsys ;
; Altera ; altera_merlin_width_adapter        ; 16.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter                                                                                              ; Computer_System.qsys ;
; Altera ; altera_merlin_width_adapter        ; 16.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter                                                                                              ; Computer_System.qsys ;
; Altera ; altera_merlin_slave_translator     ; 16.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_sram_s2_translator                                                                                                  ; Computer_System.qsys ;
; Altera ; altera_merlin_router               ; 16.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router:router                                                                          ; Computer_System.qsys ;
; Altera ; altera_merlin_router               ; 16.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001:router_001                                                                  ; Computer_System.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 16.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux:rsp_demux                                                                    ; Computer_System.qsys ;
; Altera ; altera_merlin_multiplexer          ; 16.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux:rsp_mux                                                                        ; Computer_System.qsys ;
; Altera ; altera_avalon_onchip_memory2       ; 16.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM:onchip_sram                                                                                                                                                                       ; Computer_System.qsys ;
; Altera ; altera_reset_controller            ; 16.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|altera_reset_controller:rst_controller                                                                                                                                                                                                         ; Computer_System.qsys ;
; Altera ; altera_reset_controller            ; 16.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                             ; Computer_System.qsys ;
; Altera ; altera_reset_controller            ; 16.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                         ; Computer_System.qsys ;
; Altera ; altera_pll                         ; 16.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_PLL:vga_pll|Computer_System_VGA_Subsystem_VGA_PLL_video_pll:video_pll                                                                                                                                                                                                            ; Computer_System.qsys ;
; Altera ; altera_avalon_pio                  ; 16.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller:edge_detection_router_controller                                                                                       ; Computer_System.qsys ;
; Altera ; altera_reset_controller            ; 16.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|altera_reset_controller:rst_controller                                                                                                                                                                              ; Computer_System.qsys ;
+--------+------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Mon Mar 27 21:22:03 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_Computer -c DE1_SoC_Computer
Warning (125079): The project setting files are read-only and will not be updated with any changes made.
Info (16303): Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/Computer_System.v
    Info (12023): Found entity 1: Computer_System File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/Computer_System.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_irq_mapper_001.sv
    Info (12023): Found entity 1: Computer_System_irq_mapper_001 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_irq_mapper_001.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv
    Info (12023): Found entity 1: Computer_System_irq_mapper File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_avalon_st_adapter_022.v
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_avalon_st_adapter_022 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_avalon_st_adapter_022.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_avalon_st_adapter_022_error_adapter_0.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_avalon_st_adapter_022_error_adapter_0 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_avalon_st_adapter_022_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_avalon_st_adapter.v
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_avalon_st_adapter File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_avalon_st_adapter_error_adapter_0 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux_007.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_rsp_mux_007 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux_007.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux_005.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_rsp_mux_005 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux_005.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux_003.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_rsp_mux_003 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux_003.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux_002.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_rsp_mux_002 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux_002.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_rsp_mux File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux_025.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_rsp_demux_025 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux_025.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux_024.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_rsp_demux_024 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux_024.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux_019.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_rsp_demux_019 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux_019.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux_002.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_rsp_demux_002 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux_025.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_cmd_mux_025 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux_025.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux_024.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_cmd_mux_024 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux_024.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux_019.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_cmd_mux_019 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux_019.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux_002.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_cmd_mux_002 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux_002.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_cmd_mux File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux_008.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_cmd_demux_008 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux_008.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux_007.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_cmd_demux_007 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux_007.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux_005.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_cmd_demux_005 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux_005.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux_003.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_cmd_demux_003 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux_003.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux_002.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_cmd_demux_002 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_cmd_demux File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_041.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_router_041_default_decode File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_041.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_1_router_041 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_041.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_037.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_router_037_default_decode File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_037.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_1_router_037 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_037.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_036.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_router_036_default_decode File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_036.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_1_router_036 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_036.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_035.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_router_035_default_decode File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_035.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_1_router_035 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_035.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_034.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_router_034_default_decode File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_034.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_1_router_034 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_034.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_033.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_router_033_default_decode File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_033.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_1_router_033 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_033.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_032.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_router_032_default_decode File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_032.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_1_router_032 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_032.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_028.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_router_028_default_decode File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_028.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_1_router_028 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_028.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_011.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_router_011_default_decode File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_011.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_1_router_011 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_011.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_010.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_router_010_default_decode File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_010.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_1_router_010 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_010.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_009.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_router_009_default_decode File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_009.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_1_router_009 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_009.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_008.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_router_008_default_decode File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_008.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_1_router_008 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_008.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_007.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_router_007_default_decode File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_007.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_1_router_007 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_007.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_005.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_router_005_default_decode File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_005.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_1_router_005 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_005.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_004.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_router_004_default_decode File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_004.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_1_router_004 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_003.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_router_003_default_decode File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_003.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_1_router_003 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_router_002_default_decode File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_1_router_002 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_001.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_router_001_default_decode File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_001.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_1_router_001 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_router_default_decode File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_1_router File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_merlin_axi_slave_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_slave_ni File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_slave_ni.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_master_ni File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_rsp_mux File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_rsp_demux File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_cmd_mux File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_cmd_demux File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_router_004_default_decode File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_0_router_004 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_router_default_decode File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_0_router File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v
    Info (12023): Found entity 1: Computer_System_Video_In_Subsystem File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_up_video_scaler_shrink.v
    Info (12023): Found entity 1: altera_up_video_scaler_shrink File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_shrink.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v
    Info (12023): Found entity 1: altera_up_video_scaler_multiply_width File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v Line: 28
Warning (10275): Verilog HDL Module Instantiation warning at altera_up_video_scaler_multiply_height.v(291): ignored dangling comma in List of Port Connections File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v Line: 291
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v
    Info (12023): Found entity 1: altera_up_video_scaler_multiply_height File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Scaler.v
    Info (12023): Found entity 1: Computer_System_Video_In_Subsystem_Video_In_Scaler File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Scaler.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler.v
    Info (12023): Found entity 1: Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v
    Info (12023): Found entity 1: altera_up_video_dma_control_slave File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_up_video_dma_to_memory.v
    Info (12023): Found entity 1: altera_up_video_dma_to_memory File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_memory.v Line: 22
Warning (10275): Verilog HDL Module Instantiation warning at altera_up_video_dma_to_stream.v(274): ignored dangling comma in List of Port Connections File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v Line: 274
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v
    Info (12023): Found entity 1: altera_up_video_dma_to_stream File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_DMA.v
    Info (12023): Found entity 1: Computer_System_Video_In_Subsystem_Video_In_DMA File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_DMA.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_up_video_clipper_add.v
    Info (12023): Found entity 1: altera_up_video_clipper_add File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_add.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_up_video_clipper_drop.v
    Info (12023): Found entity 1: altera_up_video_clipper_drop File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_drop.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v
    Info (12023): Found entity 1: altera_up_video_clipper_counters File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Clipper.v
    Info (12023): Found entity 1: Computer_System_Video_In_Subsystem_Video_In_Clipper File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Clipper.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Chroma_Resampler.v
    Info (12023): Found entity 1: Computer_System_Video_In_Subsystem_Video_In_Chroma_Resampler File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Chroma_Resampler.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v
    Info (12023): Found entity 1: altera_up_YCrCb_to_RGB_converter File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_up_RGB_to_YCrCb_converter.v
    Info (12023): Found entity 1: altera_up_RGB_to_YCrCb_converter File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_RGB_to_YCrCb_converter.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_CSC.v
    Info (12023): Found entity 1: Computer_System_Video_In_Subsystem_Video_In_CSC File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_CSC.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_up_video_itu_656_decoder.v
    Info (12023): Found entity 1: altera_up_video_itu_656_decoder File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_video_itu_656_decoder.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v
    Info (12023): Found entity 1: altera_up_video_decoder_add_endofpacket File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_up_video_camera_decoder.v
    Info (12023): Found entity 1: altera_up_video_camera_decoder File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_video_camera_decoder.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v
    Info (12023): Found entity 1: altera_up_video_dual_clock_fifo File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In.v
    Info (12023): Found entity 1: Computer_System_Video_In_Subsystem_Video_In File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In.v Line: 28
Warning (12018): Entity "SRFF" will be ignored because it conflicts with Quartus Prime primitive name File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Top.v Line: 447
Info (12021): Found 20 design units, including 20 entities, in source file Computer_System/synthesis/submodules/Top.v
    Info (12023): Found entity 1: FF File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Top.v Line: 14
    Info (12023): Found entity 2: SingleCounter File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Top.v Line: 58
    Info (12023): Found entity 3: Innerpipe File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Top.v Line: 192
    Info (12023): Found entity 4: AccelTop File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Top.v Line: 496
    Info (12023): Found entity 5: FF_1 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Top.v Line: 684
    Info (12023): Found entity 6: MuxN File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Top.v Line: 721
    Info (12023): Found entity 7: RegFile File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Top.v Line: 741
    Info (12023): Found entity 8: FF_5 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Top.v Line: 949
    Info (12023): Found entity 9: Depulser File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Top.v Line: 986
    Info (12023): Found entity 10: FIFOArbiter File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Top.v Line: 1018
    Info (12023): Found entity 11: FIFOArbiter_1 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Top.v Line: 1143
    Info (12023): Found entity 12: Counter File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Top.v Line: 1268
    Info (12023): Found entity 13: FF_11 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Top.v Line: 1327
    Info (12023): Found entity 14: Counter_1 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Top.v Line: 1364
    Info (12023): Found entity 15: MAGCore File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Top.v Line: 1423
    Info (12023): Found entity 16: Fringe File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Top.v Line: 1943
    Info (12023): Found entity 17: AXI4LiteToRFBridge File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Top.v Line: 2248
    Info (12023): Found entity 18: FringeDE1SoC File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Top.v Line: 2357
    Info (12023): Found entity 19: Top File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Top.v Line: 2737
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem.v
    Info (12023): Found entity 1: Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Splitter.v
    Info (12023): Found entity 1: Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Splitter File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Splitter.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Merger.v
    Info (12023): Found entity 1: Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Merger File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Merger.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller.v
    Info (12023): Found entity 1: Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v
    Info (12023): Found entity 1: altera_up_edge_detection_gaussian_smoothing_filter File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_up_edge_detection_sobel_operator.v
    Info (12023): Found entity 1: altera_up_edge_detection_sobel_operator File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_sobel_operator.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_up_edge_detection_nonmaximum_suppression.v
    Info (12023): Found entity 1: altera_up_edge_detection_nonmaximum_suppression File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_nonmaximum_suppression.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v
    Info (12023): Found entity 1: altera_up_edge_detection_hysteresis File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_up_edge_detection_pixel_info_shift_register.v
    Info (12023): Found entity 1: altera_up_edge_detection_pixel_info_shift_register File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_pixel_info_shift_register.v Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v
    Info (12023): Found entity 1: altera_up_edge_detection_data_shift_register File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v
    Info (12023): Found entity 1: Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Upsampler.v
    Info (12023): Found entity 1: Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Upsampler File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Upsampler.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Filter.v
    Info (12023): Found entity 1: Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Filter File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Filter.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v
    Info (12023): Found entity 1: Computer_System_VGA_Subsystem File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_avalon_st_adapter.v
    Info (12023): Found entity 1: Computer_System_VGA_Subsystem_avalon_st_adapter File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0.sv
    Info (12023): Found entity 1: Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_Scaler.v
    Info (12023): Found entity 1: Computer_System_VGA_Subsystem_VGA_Pixel_Scaler File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_Scaler.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v
    Info (12023): Found entity 1: Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v
    Info (12023): Found entity 1: Computer_System_VGA_Subsystem_VGA_Pixel_FIFO File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v
    Info (12023): Found entity 1: Computer_System_VGA_Subsystem_VGA_Pixel_DMA File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL.v
    Info (12023): Found entity 1: Computer_System_VGA_Subsystem_VGA_PLL File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v
    Info (12023): Found entity 1: altera_up_avalon_reset_from_locked_signal File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v
    Info (12023): Found entity 1: Computer_System_VGA_Subsystem_VGA_PLL_video_pll File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v
    Info (12023): Found entity 1: Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v
    Info (12023): Found entity 1: altera_up_avalon_video_vga_timing File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Controller.v
    Info (12023): Found entity 1: Computer_System_VGA_Subsystem_VGA_Controller File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Controller.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v
    Info (12023): Found entity 1: altera_up_video_alpha_blender_normal File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_up_video_alpha_blender_simple.v
    Info (12023): Found entity 1: altera_up_video_alpha_blender_simple File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_simple.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender.v
    Info (12023): Found entity 1: Computer_System_VGA_Subsystem_VGA_Alpha_Blender File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v
    Info (12023): Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v
    Info (12023): Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001_default_decode File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_default_decode File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Set_Black_Transparent.v
    Info (12023): Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Set_Black_Transparent File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Set_Black_Transparent.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM.v
    Info (12023): Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler.v
    Info (12023): Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_RGB_Resampler.v
    Info (12023): Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_RGB_Resampler File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_RGB_Resampler.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v
    Info (12023): Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_up_video_ascii_rom_128.v
    Info (12023): Found entity 1: altera_up_video_ascii_rom_128 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_video_ascii_rom_128.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image.v
    Info (12023): Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_System_PLL.v
    Info (12023): Found entity 1: Computer_System_System_PLL File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v
    Info (12023): Found entity 1: Computer_System_System_PLL_sys_pll File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_SysID.v
    Info (12023): Found entity 1: Computer_System_SysID File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_SysID.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_Slider_Switches.v
    Info (12023): Found entity 1: Computer_System_Slider_Switches File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_Slider_Switches.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v
    Info (12023): Found entity 1: Computer_System_SDRAM_test_component_ram_module File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v Line: 21
    Info (12023): Found entity 2: Computer_System_SDRAM_test_component File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v Line: 114
Info (12021): Found 2 design units, including 2 entities, in source file Computer_System/synthesis/submodules/Computer_System_SDRAM.v
    Info (12023): Found entity 1: Computer_System_SDRAM_input_efifo_module File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v Line: 21
    Info (12023): Found entity 2: Computer_System_SDRAM File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_Pushbuttons.v
    Info (12023): Found entity 1: Computer_System_Pushbuttons File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_Pushbuttons.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v
    Info (12023): Found entity 1: altera_up_avalon_video_dma_ctrl_addr_trans File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_up_ps2.v
    Info (12023): Found entity 1: altera_up_ps2 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_ps2.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_up_ps2_command_out.v
    Info (12023): Found entity 1: altera_up_ps2_command_out File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_ps2_command_out.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_up_ps2_data_in.v
    Info (12023): Found entity 1: altera_up_ps2_data_in File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_ps2_data_in.v Line: 29
Warning (10275): Verilog HDL Module Instantiation warning at Computer_System_PS2_Port.v(239): ignored dangling comma in List of Port Connections File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_PS2_Port.v Line: 239
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_PS2_Port.v
    Info (12023): Found entity 1: Computer_System_PS2_Port File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_PS2_Port.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v
    Info (12023): Found entity 1: Computer_System_Onchip_SRAM File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_LEDs.v
    Info (12023): Found entity 1: Computer_System_LEDs File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_LEDs.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v
    Info (12023): Found entity 1: Computer_System_JTAG_to_FPGA_Bridge File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter.sv
    Info (12023): Found entity 1: Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter.sv
    Info (12023): Found entity 1: Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter.sv Line: 55
Info (12021): Found 7 design units, including 7 entities, in source file Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v
    Info (12023): Found entity 1: altera_avalon_packets_to_master File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v Line: 22
    Info (12023): Found entity 2: packets_to_fifo File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v Line: 142
    Info (12023): Found entity 3: fifo_buffer_single_clock_fifo File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v Line: 512
    Info (12023): Found entity 4: fifo_buffer_scfifo_with_controls File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v Line: 573
    Info (12023): Found entity 5: fifo_buffer File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v Line: 627
    Info (12023): Found entity 6: fifo_to_packet File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v Line: 697
    Info (12023): Found entity 7: packets_to_master File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v Line: 851
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_avalon_st_packets_to_bytes.v
    Info (12023): Found entity 1: altera_avalon_st_packets_to_bytes File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_avalon_st_packets_to_bytes.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_avalon_st_bytes_to_packets.v
    Info (12023): Found entity 1: altera_avalon_st_bytes_to_packets File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_avalon_st_bytes_to_packets.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_timing_adt.sv
    Info (12023): Found entity 1: Computer_System_JTAG_to_FPGA_Bridge_timing_adt File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_timing_adt.sv Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_avalon_st_jtag_interface.v
    Info (12023): Found entity 1: altera_avalon_st_jtag_interface File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 20
Info (12021): Found 3 design units, including 3 entities, in source file Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v
    Info (12023): Found entity 1: altera_jtag_control_signal_crosser File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v Line: 30
    Info (12023): Found entity 2: altera_jtag_src_crosser File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v Line: 72
    Info (12023): Found entity 3: altera_jtag_dc_streaming File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v Line: 135
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_jtag_sld_node.v
    Info (12023): Found entity 1: altera_jtag_sld_node File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_jtag_sld_node.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_jtag_streaming.v
    Info (12023): Found entity 1: altera_jtag_streaming File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_jtag_streaming.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_avalon_st_idle_remover.v
    Info (12023): Found entity 1: altera_avalon_st_idle_remover File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_avalon_st_idle_remover.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_avalon_st_idle_inserter.v
    Info (12023): Found entity 1: altera_avalon_st_idle_inserter File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_avalon_st_idle_inserter.v Line: 19
Info (12021): Found 5 design units, including 5 entities, in source file Computer_System/synthesis/submodules/Computer_System_JTAG_UART_for_ARM_0.v
    Info (12023): Found entity 1: Computer_System_JTAG_UART_for_ARM_0_sim_scfifo_w File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_UART_for_ARM_0.v Line: 21
    Info (12023): Found entity 2: Computer_System_JTAG_UART_for_ARM_0_scfifo_w File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_UART_for_ARM_0.v Line: 78
    Info (12023): Found entity 3: Computer_System_JTAG_UART_for_ARM_0_sim_scfifo_r File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_UART_for_ARM_0.v Line: 164
    Info (12023): Found entity 4: Computer_System_JTAG_UART_for_ARM_0_scfifo_r File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_UART_for_ARM_0.v Line: 243
    Info (12023): Found entity 5: Computer_System_JTAG_UART_for_ARM_0 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_UART_for_ARM_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_up_irda_counters.v
    Info (12023): Found entity 1: altera_up_irda_counters File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_irda_counters.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_up_irda_in_deserializer.v
    Info (12023): Found entity 1: altera_up_irda_in_deserializer File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_irda_in_deserializer.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_up_irda_out_serializer.v
    Info (12023): Found entity 1: altera_up_irda_out_serializer File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_irda_out_serializer.v Line: 28
Warning (10275): Verilog HDL Module Instantiation warning at altera_up_sync_fifo.v(138): ignored dangling comma in List of Port Connections File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_sync_fifo.v Line: 138
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_up_sync_fifo.v
    Info (12023): Found entity 1: altera_up_sync_fifo File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_sync_fifo.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_IrDA.v
    Info (12023): Found entity 1: Computer_System_IrDA File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_IrDA.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_Interval_Timer.v
    Info (12023): Found entity 1: Computer_System_Interval_Timer File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_Interval_Timer.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_HEX5_HEX4.v
    Info (12023): Found entity 1: Computer_System_HEX5_HEX4 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_HEX5_HEX4.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_HEX3_HEX0.v
    Info (12023): Found entity 1: Computer_System_HEX3_HEX0 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_HEX3_HEX0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_address_span_extender.sv
    Info (12023): Found entity 1: altera_address_span_extender File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_address_span_extender.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v
    Info (12023): Found entity 1: Computer_System_Expansion_JP1 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem.v
    Info (12023): Found entity 1: Computer_System_Audio_Subsystem File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL.v
    Info (12023): Found entity 1: Computer_System_Audio_Subsystem_Audio_PLL File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.v
    Info (12023): Found entity 1: Computer_System_Audio_Subsystem_Audio_PLL_audio_pll File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_up_audio_bit_counter.v
    Info (12023): Found entity 1: altera_up_audio_bit_counter File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_audio_bit_counter.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_up_audio_in_deserializer.v
    Info (12023): Found entity 1: altera_up_audio_in_deserializer File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_audio_in_deserializer.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_up_audio_out_serializer.v
    Info (12023): Found entity 1: altera_up_audio_out_serializer File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_audio_out_serializer.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_up_clock_edge.v
    Info (12023): Found entity 1: altera_up_clock_edge File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_clock_edge.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio.v
    Info (12023): Found entity 1: Computer_System_Audio_Subsystem_Audio File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v
    Info (12023): Found entity 1: altera_up_av_config_serial_bus_controller File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_up_slow_clock_generator.v
    Info (12023): Found entity 1: altera_up_slow_clock_generator File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_slow_clock_generator.v Line: 34
Warning (10238): Verilog Module Declaration warning at altera_up_av_config_auto_init.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "altera_up_av_config_auto_init" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_up_av_config_auto_init_dc2.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_dc2 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_dc2.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_up_av_config_auto_init_d5m.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_d5m File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_d5m.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_up_av_config_auto_init_lcm.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_lcm File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_lcm.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ltm.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ltm File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ltm.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de1_soc File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de2_115 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_audio File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_adv7180 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_adv7181 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_AV_Config.v
    Info (12023): Found entity 1: Computer_System_AV_Config File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_AV_Config.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v
    Info (12023): Found entity 1: Computer_System_ARM_A9_HPS File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v
    Info (12023): Found entity 1: Computer_System_ARM_A9_HPS_hps_io File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/hps_sdram.v
    Info (12023): Found entity 1: hps_sdram File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/hps_sdram.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/hps_sdram_p0_reset_sync.v
    Info (12023): Found entity 1: hps_sdram_p0_reset_sync File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_reset_sync.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/hps_sdram_pll.sv
    Info (12023): Found entity 1: hps_sdram_pll File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v
    Info (12023): Found entity 1: hps_sdram_p0_generic_ddio File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_io_pads File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/hps_sdram_p0_reset.v
    Info (12023): Found entity 1: hps_sdram_p0_reset File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_reset.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v
    Info (12023): Found entity 1: hps_sdram_p0_altdqdqs File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/hps_sdram_p0_iss_probe.v
    Info (12023): Found entity 1: hps_sdram_p0_iss_probe File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_iss_probe.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/hps_sdram_p0.sv
    Info (12023): Found entity 1: hps_sdram_p0 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
    Info (12023): Found entity 1: hps_sdram_p0_clock_pair_generator File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_memphy File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/hps_sdram_p0_phy_csr.sv
    Info (12023): Found entity 1: hps_sdram_p0_phy_csr File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_phy_csr.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
    Info (12023): Found entity 1: altera_mem_if_hhp_qseq_synth_top File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_ldc File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
    Info (12023): Found entity 1: Computer_System_ARM_A9_HPS_hps_io_border File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv
    Info (12023): Found entity 1: Computer_System_ARM_A9_HPS_fpga_interfaces File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_up_avalon_adv_adc.v
    Info (12023): Found entity 1: altera_up_avalon_adv_adc File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_avalon_adv_adc.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_ADC.v
    Info (12023): Found entity 1: Computer_System_ADC File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_ADC.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file DE1_SoC_Computer.v
    Info (12023): Found entity 1: DE1_SoC_Computer File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/DE1_SoC_Computer.v Line: 3
Warning (10236): Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for "pll_dr_clk" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv Line: 168
Warning (10037): Verilog HDL or VHDL warning at Computer_System_SDRAM.v(318): conditional expression evaluates to a constant File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at Computer_System_SDRAM.v(328): conditional expression evaluates to a constant File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at Computer_System_SDRAM.v(338): conditional expression evaluates to a constant File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at Computer_System_SDRAM.v(682): conditional expression evaluates to a constant File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v Line: 682
Info (12127): Elaborating entity "DE1_SoC_Computer" for the top level hierarchy
Info (12128): Elaborating entity "Computer_System" for hierarchy "Computer_System:The_System" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/DE1_SoC_Computer.v Line: 562
Info (12128): Elaborating entity "Computer_System_ADC" for hierarchy "Computer_System:The_System|Computer_System_ADC:adc" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/Computer_System.v Line: 570
Info (12128): Elaborating entity "altera_up_avalon_adv_adc" for hierarchy "Computer_System:The_System|Computer_System_ADC:adc|altera_up_avalon_adv_adc:ADC_CTRL" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_ADC.v Line: 75
Info (12128): Elaborating entity "Computer_System_ARM_A9_HPS" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/Computer_System.v Line: 764
Info (12128): Elaborating entity "Computer_System_ARM_A9_HPS_fpga_interfaces" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v Line: 346
Info (12128): Elaborating entity "Computer_System_ARM_A9_HPS_hps_io" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v Line: 421
Info (12128): Elaborating entity "Computer_System_ARM_A9_HPS_hps_io_border" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v Line: 157
Info (12128): Elaborating entity "hps_sdram" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv Line: 461
Info (12128): Elaborating entity "hps_sdram_pll" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/hps_sdram.v Line: 105
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object "pll_dr_clk" assigned a value but never read File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv Line: 168
Warning (10034): Output port "pll_locked" at hps_sdram_pll.sv(91) has no driver File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv Line: 91
Info (12128): Elaborating entity "hps_sdram_p0" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/hps_sdram.v Line: 230
Info (10648): Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv Line: 405
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_memphy" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv Line: 573
Warning (10858): Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10230): Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1) File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 557
Warning (10030): Net "reset_n_seq_clk" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0' File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10034): Output port "ctl_reset_export_n" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 222
Info (12128): Elaborating entity "hps_sdram_p0_acv_ldc" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 554
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object "phy_clk_dq" assigned a value but never read File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 45
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object "phy_clk_dqs_2x" assigned a value but never read File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 47
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_io_pads" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 780
Warning (10034): Output port "ddio_phy_dqdin[179..140]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[107..104]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[71..68]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[35..32]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_addr_cmd_pads" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 244
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 157
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 166
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 189
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 198
Info (12128): Elaborating entity "altddio_out" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12130): Elaborated megafunction instantiation "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12133): Instantiated megafunction "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" with the following parameter: File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf
    Info (12023): Found entity 1: ddio_out_uqe File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/ddio_out_uqe.tdf Line: 28
Info (12128): Elaborating entity "ddio_out_uqe" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated" File: /home/tianzhao/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altddio_out.tdf Line: 101
Info (12128): Elaborating entity "hps_sdram_p0_clock_pair_generator" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 337
Info (12128): Elaborating entity "hps_sdram_p0_altdqdqs" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 317
Info (12128): Elaborating entity "altdq_dqs2_acv_connect_to_hard_phy_cyclonev" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 146
Info (12128): Elaborating entity "altera_mem_if_hhp_qseq_synth_top" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/hps_sdram.v Line: 238
Warning (12158): Entity "altera_mem_if_hhp_qseq_synth_top" contains only dangling pins File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/hps_sdram.v Line: 238
Info (12128): Elaborating entity "altera_mem_if_hard_memory_controller_top_cyclonev" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/hps_sdram.v Line: 794
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1) File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1166
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1) File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1167
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1) File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1168
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1) File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1169
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1) File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1170
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1) File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1171
Info (12128): Elaborating entity "altera_mem_if_oct_cyclonev" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/hps_sdram.v Line: 802
Info (12128): Elaborating entity "altera_mem_if_dll_cyclonev" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/hps_sdram.v Line: 814
Info (12128): Elaborating entity "Computer_System_AV_Config" for hierarchy "Computer_System:The_System|Computer_System_AV_Config:av_config" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/Computer_System.v Line: 778
Info (12128): Elaborating entity "altera_up_av_config_auto_init" for hierarchy "Computer_System:The_System|Computer_System_AV_Config:av_config|altera_up_av_config_auto_init:AV_Config_Auto_Init" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_AV_Config.v Line: 412
Warning (10230): Verilog HDL assignment warning at altera_up_av_config_auto_init.v(137): truncated value with size 32 to match size of target (6) File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v Line: 137
Info (12128): Elaborating entity "altera_up_av_config_auto_init_ob_de1_soc" for hierarchy "Computer_System:The_System|Computer_System_AV_Config:av_config|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_AV_Config.v Line: 427
Info (12128): Elaborating entity "altera_up_av_config_auto_init_ob_audio" for hierarchy "Computer_System:The_System|Computer_System_AV_Config:av_config|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v Line: 116
Info (12128): Elaborating entity "altera_up_av_config_auto_init_ob_adv7180" for hierarchy "Computer_System:The_System|Computer_System_AV_Config:av_config|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v Line: 137
Info (12128): Elaborating entity "altera_up_av_config_serial_bus_controller" for hierarchy "Computer_System:The_System|Computer_System_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_AV_Config.v Line: 464
Warning (10230): Verilog HDL assignment warning at altera_up_av_config_serial_bus_controller.v(241): truncated value with size 32 to match size of target (5) File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v Line: 241
Info (12128): Elaborating entity "altera_up_slow_clock_generator" for hierarchy "Computer_System:The_System|Computer_System_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v Line: 294
Warning (10230): Verilog HDL assignment warning at altera_up_slow_clock_generator.v(109): truncated value with size 32 to match size of target (11) File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_slow_clock_generator.v Line: 109
Info (12128): Elaborating entity "Computer_System_Audio_Subsystem" for hierarchy "Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/Computer_System.v Line: 799
Info (12128): Elaborating entity "Computer_System_Audio_Subsystem_Audio" for hierarchy "Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem.v Line: 44
Info (12128): Elaborating entity "altera_up_clock_edge" for hierarchy "Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_clock_edge:Bit_Clock_Edges" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio.v Line: 275
Info (12128): Elaborating entity "altera_up_audio_in_deserializer" for hierarchy "Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio.v Line: 330
Info (12128): Elaborating entity "altera_up_audio_bit_counter" for hierarchy "Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_audio_in_deserializer.v Line: 179
Info (12128): Elaborating entity "altera_up_sync_fifo" for hierarchy "Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_audio_in_deserializer.v Line: 201
Info (12128): Elaborating entity "scfifo" for hierarchy "Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_sync_fifo.v Line: 138
Info (12130): Elaborated megafunction instantiation "Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_sync_fifo.v Line: 138
Info (12133): Instantiated megafunction "Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter: File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_sync_fifo.v Line: 138
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_7ba1.tdf
    Info (12023): Found entity 1: scfifo_7ba1 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/scfifo_7ba1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_7ba1" for hierarchy "Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated" File: /home/tianzhao/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q2a1.tdf
    Info (12023): Found entity 1: a_dpfifo_q2a1 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/a_dpfifo_q2a1.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_q2a1" for hierarchy "Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/scfifo_7ba1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n3i1.tdf
    Info (12023): Found entity 1: altsyncram_n3i1 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/altsyncram_n3i1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_n3i1" for hierarchy "Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/a_dpfifo_q2a1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf
    Info (12023): Found entity 1: cmpr_6l8 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/cmpr_6l8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:almost_full_comparer" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/a_dpfifo_q2a1.tdf Line: 55
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:three_comparison" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/a_dpfifo_q2a1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf
    Info (12023): Found entity 1: cntr_h2b File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/cntr_h2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_h2b" for hierarchy "Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/a_dpfifo_q2a1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf
    Info (12023): Found entity 1: cntr_u27 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/cntr_u27.tdf Line: 26
Info (12128): Elaborating entity "cntr_u27" for hierarchy "Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/a_dpfifo_q2a1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf
    Info (12023): Found entity 1: cntr_i2b File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/cntr_i2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_i2b" for hierarchy "Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/a_dpfifo_q2a1.tdf Line: 59
Info (12128): Elaborating entity "altera_up_audio_out_serializer" for hierarchy "Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio.v Line: 358
Info (12128): Elaborating entity "Computer_System_Audio_Subsystem_Audio_PLL" for hierarchy "Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem.v Line: 51
Info (12128): Elaborating entity "Computer_System_Audio_Subsystem_Audio_PLL_audio_pll" for hierarchy "Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL.v Line: 23
Info (12128): Elaborating entity "altera_pll" for hierarchy "Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll|altera_pll:altera_pll_i" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll|altera_pll:altera_pll_i" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.v Line: 85
Info (12133): Instantiated megafunction "Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll|altera_pll:altera_pll_i" with the following parameter: File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "12.288135 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "altera_up_avalon_reset_from_locked_signal" for hierarchy "Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll|altera_up_avalon_reset_from_locked_signal:reset_from_locked" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL.v Line: 28
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|altera_reset_controller:rst_controller" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem.v Line: 114
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "Computer_System_Expansion_JP1" for hierarchy "Computer_System:The_System|Computer_System_Expansion_JP1:expansion_jp1" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/Computer_System.v Line: 811
Info (12128): Elaborating entity "altera_address_span_extender" for hierarchy "Computer_System:The_System|altera_address_span_extender:f2h_mem_window_00000000" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/Computer_System.v Line: 862
Info (12128): Elaborating entity "altera_address_span_extender" for hierarchy "Computer_System:The_System|altera_address_span_extender:f2h_mem_window_ff600000" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/Computer_System.v Line: 901
Info (12128): Elaborating entity "altera_address_span_extender" for hierarchy "Computer_System:The_System|altera_address_span_extender:f2h_mem_window_ff800000" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/Computer_System.v Line: 940
Info (12128): Elaborating entity "Computer_System_HEX3_HEX0" for hierarchy "Computer_System:The_System|Computer_System_HEX3_HEX0:hex3_hex0" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/Computer_System.v Line: 951
Info (12128): Elaborating entity "Computer_System_HEX5_HEX4" for hierarchy "Computer_System:The_System|Computer_System_HEX5_HEX4:hex5_hex4" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/Computer_System.v Line: 962
Info (12128): Elaborating entity "Computer_System_Interval_Timer" for hierarchy "Computer_System:The_System|Computer_System_Interval_Timer:interval_timer" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/Computer_System.v Line: 973
Info (12128): Elaborating entity "Computer_System_IrDA" for hierarchy "Computer_System:The_System|Computer_System_IrDA:irda" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/Computer_System.v Line: 999
Warning (10036): Verilog HDL or VHDL warning at Computer_System_IrDA.v(106): object "write_data_parity" assigned a value but never read File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_IrDA.v Line: 106
Info (12128): Elaborating entity "altera_up_irda_in_deserializer" for hierarchy "Computer_System:The_System|Computer_System_IrDA:irda|altera_up_irda_in_deserializer:IrDA_In_Deserializer" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_IrDA.v Line: 251
Info (12128): Elaborating entity "altera_up_irda_counters" for hierarchy "Computer_System:The_System|Computer_System_IrDA:irda|altera_up_irda_in_deserializer:IrDA_In_Deserializer|altera_up_irda_counters:IrDA_In_Counters" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_irda_in_deserializer.v Line: 167
Warning (10230): Verilog HDL assignment warning at altera_up_irda_counters.v(148): truncated value with size 32 to match size of target (10) File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_irda_counters.v Line: 148
Info (12128): Elaborating entity "altera_up_sync_fifo" for hierarchy "Computer_System:The_System|Computer_System_IrDA:irda|altera_up_irda_in_deserializer:IrDA_In_Deserializer|altera_up_sync_fifo:IrDA_In_FIFO" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_irda_in_deserializer.v Line: 194
Info (12128): Elaborating entity "scfifo" for hierarchy "Computer_System:The_System|Computer_System_IrDA:irda|altera_up_irda_in_deserializer:IrDA_In_Deserializer|altera_up_sync_fifo:IrDA_In_FIFO|scfifo:Sync_FIFO" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_sync_fifo.v Line: 138
Info (12130): Elaborated megafunction instantiation "Computer_System:The_System|Computer_System_IrDA:irda|altera_up_irda_in_deserializer:IrDA_In_Deserializer|altera_up_sync_fifo:IrDA_In_FIFO|scfifo:Sync_FIFO" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_sync_fifo.v Line: 138
Info (12133): Instantiated megafunction "Computer_System:The_System|Computer_System_IrDA:irda|altera_up_irda_in_deserializer:IrDA_In_Deserializer|altera_up_sync_fifo:IrDA_In_FIFO|scfifo:Sync_FIFO" with the following parameter: File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_sync_fifo.v Line: 138
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_r9a1.tdf
    Info (12023): Found entity 1: scfifo_r9a1 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/scfifo_r9a1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_r9a1" for hierarchy "Computer_System:The_System|Computer_System_IrDA:irda|altera_up_irda_in_deserializer:IrDA_In_Deserializer|altera_up_sync_fifo:IrDA_In_FIFO|scfifo:Sync_FIFO|scfifo_r9a1:auto_generated" File: /home/tianzhao/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_e1a1.tdf
    Info (12023): Found entity 1: a_dpfifo_e1a1 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/a_dpfifo_e1a1.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_e1a1" for hierarchy "Computer_System:The_System|Computer_System_IrDA:irda|altera_up_irda_in_deserializer:IrDA_In_Deserializer|altera_up_sync_fifo:IrDA_In_FIFO|scfifo:Sync_FIFO|scfifo_r9a1:auto_generated|a_dpfifo_e1a1:dpfifo" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/scfifo_r9a1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v0i1.tdf
    Info (12023): Found entity 1: altsyncram_v0i1 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/altsyncram_v0i1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_v0i1" for hierarchy "Computer_System:The_System|Computer_System_IrDA:irda|altera_up_irda_in_deserializer:IrDA_In_Deserializer|altera_up_sync_fifo:IrDA_In_FIFO|scfifo:Sync_FIFO|scfifo_r9a1:auto_generated|a_dpfifo_e1a1:dpfifo|altsyncram_v0i1:FIFOram" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/a_dpfifo_e1a1.tdf Line: 46
Info (12128): Elaborating entity "altera_up_irda_out_serializer" for hierarchy "Computer_System:The_System|Computer_System_IrDA:irda|altera_up_irda_out_serializer:IrDA_Out_Serializer" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_IrDA.v Line: 275
Info (12128): Elaborating entity "Computer_System_JTAG_UART_for_ARM_0" for hierarchy "Computer_System:The_System|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/Computer_System.v Line: 1012
Info (12128): Elaborating entity "Computer_System_JTAG_UART_for_ARM_0_scfifo_w" for hierarchy "Computer_System:The_System|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|Computer_System_JTAG_UART_for_ARM_0_scfifo_w:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_w" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_UART_for_ARM_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "Computer_System:The_System|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|Computer_System_JTAG_UART_for_ARM_0_scfifo_w:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_UART_for_ARM_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "Computer_System:The_System|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|Computer_System_JTAG_UART_for_ARM_0_scfifo_w:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_UART_for_ARM_0.v Line: 139
Info (12133): Instantiated megafunction "Computer_System:The_System|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|Computer_System_JTAG_UART_for_ARM_0_scfifo_w:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo" with the following parameter: File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_UART_for_ARM_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf
    Info (12023): Found entity 1: scfifo_3291 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/scfifo_3291.tdf Line: 25
Info (12128): Elaborating entity "scfifo_3291" for hierarchy "Computer_System:The_System|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|Computer_System_JTAG_UART_for_ARM_0_scfifo_w:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated" File: /home/tianzhao/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf
    Info (12023): Found entity 1: a_dpfifo_5771 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/a_dpfifo_5771.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_5771" for hierarchy "Computer_System:The_System|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|Computer_System_JTAG_UART_for_ARM_0_scfifo_w:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/scfifo_3291.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/a_fefifo_7cf.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "Computer_System:The_System|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|Computer_System_JTAG_UART_for_ARM_0_scfifo_w:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/a_dpfifo_5771.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/cntr_vg7.tdf Line: 26
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "Computer_System:The_System|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|Computer_System_JTAG_UART_for_ARM_0_scfifo_w:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/a_fefifo_7cf.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf
    Info (12023): Found entity 1: altsyncram_7pu1 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/altsyncram_7pu1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_7pu1" for hierarchy "Computer_System:The_System|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|Computer_System_JTAG_UART_for_ARM_0_scfifo_w:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/a_dpfifo_5771.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/cntr_jgb.tdf Line: 26
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "Computer_System:The_System|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|Computer_System_JTAG_UART_for_ARM_0_scfifo_w:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/a_dpfifo_5771.tdf Line: 45
Info (12128): Elaborating entity "Computer_System_JTAG_UART_for_ARM_0_scfifo_r" for hierarchy "Computer_System:The_System|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|Computer_System_JTAG_UART_for_ARM_0_scfifo_r:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_r" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_UART_for_ARM_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "Computer_System:The_System|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|alt_jtag_atlantic:Computer_System_JTAG_UART_for_ARM_0_alt_jtag_atlantic" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_UART_for_ARM_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "Computer_System:The_System|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|alt_jtag_atlantic:Computer_System_JTAG_UART_for_ARM_0_alt_jtag_atlantic" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_UART_for_ARM_0.v Line: 569
Info (12133): Instantiated megafunction "Computer_System:The_System|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|alt_jtag_atlantic:Computer_System_JTAG_UART_for_ARM_0_alt_jtag_atlantic" with the following parameter: File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_UART_for_ARM_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "altera_sld_agent_endpoint" for hierarchy "Computer_System:The_System|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|alt_jtag_atlantic:Computer_System_JTAG_UART_for_ARM_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst" File: /home/tianzhao/intelFPGA_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12131): Elaborated megafunction instantiation "Computer_System:The_System|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|alt_jtag_atlantic:Computer_System_JTAG_UART_for_ARM_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst", which is child of megafunction instantiation "Computer_System:The_System|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|alt_jtag_atlantic:Computer_System_JTAG_UART_for_ARM_0_alt_jtag_atlantic" File: /home/tianzhao/intelFPGA_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12128): Elaborating entity "altera_fabric_endpoint" for hierarchy "Computer_System:The_System|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|alt_jtag_atlantic:Computer_System_JTAG_UART_for_ARM_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep" File: /home/tianzhao/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 254
Info (12131): Elaborated megafunction instantiation "Computer_System:The_System|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|alt_jtag_atlantic:Computer_System_JTAG_UART_for_ARM_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep", which is child of megafunction instantiation "Computer_System:The_System|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|alt_jtag_atlantic:Computer_System_JTAG_UART_for_ARM_0_alt_jtag_atlantic" File: /home/tianzhao/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 254
Info (12128): Elaborating entity "Computer_System_JTAG_to_FPGA_Bridge" for hierarchy "Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/Computer_System.v Line: 1043
Info (12128): Elaborating entity "altera_avalon_st_jtag_interface" for hierarchy "Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v Line: 145
Info (12128): Elaborating entity "altera_jtag_sld_node" for hierarchy "Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 101
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_jtag_sld_node.v Line: 105
Info (12130): Elaborated megafunction instantiation "Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_jtag_sld_node.v Line: 105
Info (12133): Instantiated megafunction "Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" with the following parameter: File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_jtag_sld_node.v Line: 105
    Info (12134): Parameter "sld_mfg_id" = "110"
    Info (12134): Parameter "sld_type_id" = "132"
    Info (12134): Parameter "sld_version" = "1"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "3"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: /home/tianzhao/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: /home/tianzhao/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: /home/tianzhao/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /home/tianzhao/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "altera_jtag_dc_streaming" for hierarchy "Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 143
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v Line: 197
Info (12130): Elaborated megafunction instantiation "Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v Line: 197
Info (12133): Instantiated megafunction "Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" with the following parameter: File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v Line: 197
    Info (12134): Parameter "depth" = "3"
Info (12128): Elaborating entity "altera_jtag_streaming" for hierarchy "Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v Line: 226
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_jtag_streaming.v Line: 231
Info (12130): Elaborated megafunction instantiation "Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_jtag_streaming.v Line: 231
Info (12133): Instantiated megafunction "Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" with the following parameter: File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_jtag_streaming.v Line: 231
    Info (12134): Parameter "depth" = "8"
Info (12128): Elaborating entity "altera_avalon_st_idle_remover" for hierarchy "Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_jtag_streaming.v Line: 547
Info (12128): Elaborating entity "altera_avalon_st_idle_inserter" for hierarchy "Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_jtag_streaming.v Line: 564
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v Line: 246
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 112
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 129
Info (12128): Elaborating entity "altera_jtag_src_crosser" for hierarchy "Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v Line: 259
Info (12128): Elaborating entity "altera_jtag_control_signal_crosser" for hierarchy "Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v Line: 110
Info (12128): Elaborating entity "Computer_System_JTAG_to_FPGA_Bridge_timing_adt" for hierarchy "Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|Computer_System_JTAG_to_FPGA_Bridge_timing_adt:timing_adt" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v Line: 155
Warning (10036): Verilog HDL or VHDL warning at Computer_System_JTAG_to_FPGA_Bridge_timing_adt.sv(82): object "in_ready" assigned a value but never read File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_timing_adt.sv Line: 82
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v Line: 196
Info (12128): Elaborating entity "altera_avalon_st_bytes_to_packets" for hierarchy "Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_bytes_to_packets:b2p" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v Line: 213
Info (12128): Elaborating entity "altera_avalon_st_packets_to_bytes" for hierarchy "Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_packets_to_bytes:p2b" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v Line: 230
Info (12128): Elaborating entity "altera_avalon_packets_to_master" for hierarchy "Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v Line: 257
Info (12128): Elaborating entity "packets_to_master" for hierarchy "Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v Line: 137
Info (12128): Elaborating entity "Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter" for hierarchy "Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter:b2p_adapter" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v Line: 273
Warning (10036): Verilog HDL or VHDL warning at Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter.sv(78): object "out_channel" assigned a value but never read File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter.sv Line: 78
Warning (10230): Verilog HDL assignment warning at Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1) File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter.sv Line: 90
Info (12128): Elaborating entity "Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter" for hierarchy "Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter:p2b_adapter" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v Line: 289
Info (12128): Elaborating entity "Computer_System_LEDs" for hierarchy "Computer_System:The_System|Computer_System_LEDs:leds" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/Computer_System.v Line: 1072
Info (12128): Elaborating entity "Computer_System_Onchip_SRAM" for hierarchy "Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/Computer_System.v Line: 1093
Info (12128): Elaborating entity "altsyncram" for hierarchy "Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v Line: 97
Info (12130): Elaborated megafunction instantiation "Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v Line: 97
Info (12133): Instantiated megafunction "Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram" with the following parameter: File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v Line: 97
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "Computer_System_Onchip_SRAM.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "65536"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "numwords_b" = "65536"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "width_byteena_b" = "4"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "16"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bsb2.tdf
    Info (12023): Found entity 1: altsyncram_bsb2 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/altsyncram_bsb2.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_bsb2" for hierarchy "Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_bsb2:auto_generated" File: /home/tianzhao/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/decode_dla.tdf Line: 23
Info (12128): Elaborating entity "decode_dla" for hierarchy "Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_bsb2:auto_generated|decode_dla:decode2" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/altsyncram_bsb2.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf
    Info (12023): Found entity 1: mux_ahb File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/mux_ahb.tdf Line: 23
Info (12128): Elaborating entity "mux_ahb" for hierarchy "Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_bsb2:auto_generated|mux_ahb:mux4" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/altsyncram_bsb2.tdf Line: 58
Info (12128): Elaborating entity "Computer_System_PS2_Port" for hierarchy "Computer_System:The_System|Computer_System_PS2_Port:ps2_port" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/Computer_System.v Line: 1109
Info (12128): Elaborating entity "altera_up_ps2" for hierarchy "Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_PS2_Port.v Line: 206
Warning (10230): Verilog HDL assignment warning at altera_up_ps2.v(209): truncated value with size 32 to match size of target (8) File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_ps2.v Line: 209
Info (12128): Elaborating entity "altera_up_ps2_data_in" for hierarchy "Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_ps2.v Line: 248
Warning (10230): Verilog HDL assignment warning at altera_up_ps2_data_in.v(173): truncated value with size 32 to match size of target (4) File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_ps2_data_in.v Line: 173
Info (12128): Elaborating entity "altera_up_ps2_command_out" for hierarchy "Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_ps2.v Line: 268
Warning (10230): Verilog HDL assignment warning at altera_up_ps2_command_out.v(227): truncated value with size 32 to match size of target (14) File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_ps2_command_out.v Line: 227
Warning (10230): Verilog HDL assignment warning at altera_up_ps2_command_out.v(238): truncated value with size 32 to match size of target (21) File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_ps2_command_out.v Line: 238
Warning (10230): Verilog HDL assignment warning at altera_up_ps2_command_out.v(254): truncated value with size 32 to match size of target (18) File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_ps2_command_out.v Line: 254
Info (12128): Elaborating entity "scfifo" for hierarchy "Computer_System:The_System|Computer_System_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_PS2_Port.v Line: 239
Info (12130): Elaborated megafunction instantiation "Computer_System:The_System|Computer_System_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_PS2_Port.v Line: 239
Info (12133): Instantiated megafunction "Computer_System:The_System|Computer_System_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO" with the following parameter: File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_PS2_Port.v Line: 239
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_v6a1.tdf
    Info (12023): Found entity 1: scfifo_v6a1 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/scfifo_v6a1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_v6a1" for hierarchy "Computer_System:The_System|Computer_System_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_v6a1:auto_generated" File: /home/tianzhao/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_iu91.tdf
    Info (12023): Found entity 1: a_dpfifo_iu91 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/a_dpfifo_iu91.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_iu91" for hierarchy "Computer_System:The_System|Computer_System_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_v6a1:auto_generated|a_dpfifo_iu91:dpfifo" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/scfifo_v6a1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nhn1.tdf
    Info (12023): Found entity 1: altsyncram_nhn1 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/altsyncram_nhn1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_nhn1" for hierarchy "Computer_System:The_System|Computer_System_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_v6a1:auto_generated|a_dpfifo_iu91:dpfifo|altsyncram_nhn1:FIFOram" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/a_dpfifo_iu91.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_7l8.tdf
    Info (12023): Found entity 1: cmpr_7l8 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/cmpr_7l8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_7l8" for hierarchy "Computer_System:The_System|Computer_System_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_v6a1:auto_generated|a_dpfifo_iu91:dpfifo|cmpr_7l8:almost_full_comparer" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/a_dpfifo_iu91.tdf Line: 55
Info (12128): Elaborating entity "cmpr_7l8" for hierarchy "Computer_System:The_System|Computer_System_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_v6a1:auto_generated|a_dpfifo_iu91:dpfifo|cmpr_7l8:three_comparison" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/a_dpfifo_iu91.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_v27.tdf
    Info (12023): Found entity 1: cntr_v27 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/cntr_v27.tdf Line: 26
Info (12128): Elaborating entity "cntr_v27" for hierarchy "Computer_System:The_System|Computer_System_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_v6a1:auto_generated|a_dpfifo_iu91:dpfifo|cntr_v27:usedw_counter" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/a_dpfifo_iu91.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_j2b.tdf
    Info (12023): Found entity 1: cntr_j2b File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/cntr_j2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_j2b" for hierarchy "Computer_System:The_System|Computer_System_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_v6a1:auto_generated|a_dpfifo_iu91:dpfifo|cntr_j2b:wr_ptr" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/a_dpfifo_iu91.tdf Line: 59
Info (12128): Elaborating entity "altera_up_avalon_video_dma_ctrl_addr_trans" for hierarchy "Computer_System:The_System|altera_up_avalon_video_dma_ctrl_addr_trans:pixel_dma_addr_translation" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/Computer_System.v Line: 1146
Info (12128): Elaborating entity "Computer_System_Pushbuttons" for hierarchy "Computer_System:The_System|Computer_System_Pushbuttons:pushbuttons" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/Computer_System.v Line: 1158
Info (12128): Elaborating entity "Computer_System_SDRAM" for hierarchy "Computer_System:The_System|Computer_System_SDRAM:sdram" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/Computer_System.v Line: 1181
Info (12128): Elaborating entity "Computer_System_SDRAM_input_efifo_module" for hierarchy "Computer_System:The_System|Computer_System_SDRAM:sdram|Computer_System_SDRAM_input_efifo_module:the_Computer_System_SDRAM_input_efifo_module" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v Line: 298
Info (12128): Elaborating entity "Computer_System_Slider_Switches" for hierarchy "Computer_System:The_System|Computer_System_Slider_Switches:slider_switches" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/Computer_System.v Line: 1189
Info (12128): Elaborating entity "Computer_System_SysID" for hierarchy "Computer_System:The_System|Computer_System_SysID:sysid" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/Computer_System.v Line: 1196
Info (12128): Elaborating entity "Computer_System_System_PLL" for hierarchy "Computer_System:The_System|Computer_System_System_PLL:system_pll" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/Computer_System.v Line: 1204
Info (12128): Elaborating entity "Computer_System_System_PLL_sys_pll" for hierarchy "Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v Line: 25
Info (12128): Elaborating entity "altera_pll" for hierarchy "Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v Line: 88
Info (12133): Instantiated megafunction "Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i" with the following parameter: File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "-3000 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "Computer_System_VGA_Subsystem" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/Computer_System.v Line: 1244
Info (12128): Elaborating entity "Computer_System_VGA_Subsystem_Char_Buf_Subsystem" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v Line: 113
Info (12128): Elaborating entity "Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image:ascii_to_image" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v Line: 80
Info (12128): Elaborating entity "altera_up_video_ascii_rom_128" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image:ascii_to_image|altera_up_video_ascii_rom_128:ASCII_Character_Rom" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image.v Line: 173
Warning (10030): Net "rom.waddr_a" at altera_up_video_ascii_rom_128.v(76) has no driver or initial value, using a default initial value '0' File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_video_ascii_rom_128.v Line: 76
Warning (10030): Net "rom.data_a" at altera_up_video_ascii_rom_128.v(76) has no driver or initial value, using a default initial value '0' File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_video_ascii_rom_128.v Line: 76
Warning (10030): Net "rom.we_a" at altera_up_video_ascii_rom_128.v(76) has no driver or initial value, using a default initial value '0' File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_video_ascii_rom_128.v Line: 76
Info (12128): Elaborating entity "Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v Line: 102
Warning (10230): Verilog HDL assignment warning at Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v(176): truncated value with size 32 to match size of target (6) File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v Line: 176
Warning (10230): Verilog HDL assignment warning at Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v(179): truncated value with size 32 to match size of target (7) File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v Line: 179
Info (12128): Elaborating entity "altera_up_video_dma_control_slave" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_control_slave:DMA_Control_Slave" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v Line: 217
Warning (10230): Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(128): truncated value with size 32 to match size of target (16) File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v Line: 128
Warning (10230): Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(129): truncated value with size 32 to match size of target (16) File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v Line: 129
Info (12128): Elaborating entity "altera_up_video_dma_to_stream" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v Line: 260
Info (12128): Elaborating entity "scfifo" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v Line: 274
Info (12130): Elaborated megafunction instantiation "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v Line: 274
Info (12133): Instantiated megafunction "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer" with the following parameter: File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v Line: 274
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "almost_empty_value" = "32"
    Info (12134): Parameter "almost_full_value" = "96"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "10"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_1bg1.tdf
    Info (12023): Found entity 1: scfifo_1bg1 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/scfifo_1bg1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_1bg1" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_1bg1:auto_generated" File: /home/tianzhao/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_m2a1.tdf
    Info (12023): Found entity 1: a_dpfifo_m2a1 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/a_dpfifo_m2a1.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_m2a1" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_1bg1:auto_generated|a_dpfifo_m2a1:dpfifo" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/scfifo_1bg1.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_f3i1.tdf
    Info (12023): Found entity 1: altsyncram_f3i1 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/altsyncram_f3i1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_f3i1" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_1bg1:auto_generated|a_dpfifo_m2a1:dpfifo|altsyncram_f3i1:FIFOram" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/a_dpfifo_m2a1.tdf Line: 46
Info (12128): Elaborating entity "Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_RGB_Resampler" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_RGB_Resampler:char_buf_rgb_resampler" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v Line: 117
Info (12128): Elaborating entity "Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v Line: 133
Info (12128): Elaborating entity "altera_up_video_scaler_multiply_height" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_height:Multiply_Height" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler.v Line: 177
Warning (10230): Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(206): truncated value with size 32 to match size of target (7) File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v Line: 206
Warning (10230): Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(218): truncated value with size 32 to match size of target (7) File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v Line: 218
Warning (10230): Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(229): truncated value with size 32 to match size of target (3) File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v Line: 229
Info (12128): Elaborating entity "scfifo" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v Line: 291
Info (12130): Elaborated megafunction instantiation "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v Line: 291
Info (12133): Instantiated megafunction "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO" with the following parameter: File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v Line: 291
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "81"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "10"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_9n91.tdf
    Info (12023): Found entity 1: scfifo_9n91 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/scfifo_9n91.tdf Line: 25
Info (12128): Elaborating entity "scfifo_9n91" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_9n91:auto_generated" File: /home/tianzhao/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_se91.tdf
    Info (12023): Found entity 1: a_dpfifo_se91 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/a_dpfifo_se91.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_se91" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_9n91:auto_generated|a_dpfifo_se91:dpfifo" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/scfifo_9n91.tdf Line: 37
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_9n91:auto_generated|a_dpfifo_se91:dpfifo|cmpr_6l8:almost_full_comparer" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/a_dpfifo_se91.tdf Line: 54
Info (12128): Elaborating entity "altera_up_video_scaler_multiply_width" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_width:Multiply_Width" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler.v Line: 208
Warning (10230): Verilog HDL assignment warning at altera_up_video_scaler_multiply_width.v(132): truncated value with size 9 to match size of target (6) File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v Line: 132
Warning (10230): Verilog HDL assignment warning at altera_up_video_scaler_multiply_width.v(175): truncated value with size 32 to match size of target (3) File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v Line: 175
Info (12128): Elaborating entity "Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM:onchip_sram" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v Line: 154
Info (12128): Elaborating entity "altsyncram" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM.v Line: 97
Info (12130): Elaborated megafunction instantiation "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM.v Line: 97
Info (12133): Instantiated megafunction "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram" with the following parameter: File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM.v Line: 97
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "2048"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "2048"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "width_byteena_b" = "4"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_25f2.tdf
    Info (12023): Found entity 1: altsyncram_25f2 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/altsyncram_25f2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_25f2" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_25f2:auto_generated" File: /home/tianzhao/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Set_Black_Transparent" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Set_Black_Transparent:set_black_transparent" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v Line: 169
Info (12128): Elaborating entity "Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v Line: 187
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:char_buf_dma_avalon_dma_master_translator" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v Line: 183
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_sram_s2_translator" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v Line: 247
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:char_buf_dma_avalon_dma_master_agent" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v Line: 328
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v Line: 412
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v Line: 453
Info (12128): Elaborating entity "Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router:router" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v Line: 469
Info (12128): Elaborating entity "Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_default_decode" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router:router|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_default_decode:the_default_decode" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv Line: 174
Info (12128): Elaborating entity "Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001:router_001" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v Line: 485
Info (12128): Elaborating entity "Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001_default_decode" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001:router_001|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001_default_decode:the_default_decode" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv Line: 178
Info (12128): Elaborating entity "Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux:cmd_demux" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v Line: 502
Info (12128): Elaborating entity "Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux:cmd_mux" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v Line: 519
Info (12128): Elaborating entity "Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux:rsp_mux" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v Line: 553
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v Line: 619
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv Line: 954
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v Line: 685
Info (12128): Elaborating entity "Computer_System_mm_interconnect_1_avalon_st_adapter" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v Line: 714
Info (12128): Elaborating entity "Computer_System_mm_interconnect_1_avalon_st_adapter_error_adapter_0" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter|Computer_System_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|altera_reset_controller:rst_controller" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v Line: 250
Info (12128): Elaborating entity "Computer_System_VGA_Subsystem_VGA_Alpha_Blender" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Alpha_Blender:vga_alpha_blender" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v Line: 133
Info (12128): Elaborating entity "altera_up_video_alpha_blender_simple" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Alpha_Blender:vga_alpha_blender|altera_up_video_alpha_blender_simple:alpha_blender" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender.v Line: 179
Info (12128): Elaborating entity "Computer_System_VGA_Subsystem_VGA_Controller" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v Line: 151
Info (12128): Elaborating entity "altera_up_avalon_video_vga_timing" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Controller.v Line: 264
Warning (10230): Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(199): truncated value with size 32 to match size of target (10) File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v Line: 199
Warning (10230): Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(200): truncated value with size 32 to match size of target (10) File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v Line: 200
Info (12128): Elaborating entity "Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v Line: 168
Info (12128): Elaborating entity "dcfifo" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v Line: 155
Info (12130): Elaborated megafunction instantiation "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v Line: 155
Info (12133): Instantiated megafunction "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO" with the following parameter: File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v Line: 155
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=7"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "rdsync_delaypipe" = "5"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_73q1.tdf
    Info (12023): Found entity 1: dcfifo_73q1 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/dcfifo_73q1.tdf Line: 43
Info (12128): Elaborating entity "dcfifo_73q1" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated" File: /home/tianzhao/intelFPGA_lite/16.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_f9b.tdf
    Info (12023): Found entity 1: a_gray2bin_f9b File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/a_gray2bin_f9b.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_f9b" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_gray2bin_f9b:wrptr_g_gray2bin" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/dcfifo_73q1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_cg6.tdf
    Info (12023): Found entity 1: a_graycounter_cg6 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/a_graycounter_cg6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_cg6" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_cg6:rdptr_g1p" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/dcfifo_73q1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_8ub.tdf
    Info (12023): Found entity 1: a_graycounter_8ub File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/a_graycounter_8ub.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_8ub" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_8ub:wrptr_g1p" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/dcfifo_73q1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3b81.tdf
    Info (12023): Found entity 1: altsyncram_3b81 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/altsyncram_3b81.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_3b81" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/dcfifo_73q1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_g9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_g9l File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/alt_synch_pipe_g9l.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_g9l" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/dcfifo_73q1.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf
    Info (12023): Found entity 1: dffpipe_1v8 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/dffpipe_1v8.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_1v8" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/alt_synch_pipe_g9l.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf
    Info (12023): Found entity 1: dffpipe_0v8 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/dffpipe_0v8.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_0v8" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|dffpipe_0v8:ws_brp" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/dcfifo_73q1.tdf Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_h9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_h9l File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/alt_synch_pipe_h9l.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_h9l" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/dcfifo_73q1.tdf Line: 81
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf
    Info (12023): Found entity 1: dffpipe_2v8 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/dffpipe_2v8.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_2v8" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/alt_synch_pipe_h9l.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_su5.tdf
    Info (12023): Found entity 1: cmpr_su5 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/cmpr_su5.tdf Line: 23
Info (12128): Elaborating entity "cmpr_su5" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|cmpr_su5:rdempty_eq_comp1_lsb" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/dcfifo_73q1.tdf Line: 85
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf
    Info (12023): Found entity 1: mux_5r7 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/mux_5r7.tdf Line: 23
Info (12128): Elaborating entity "mux_5r7" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/dcfifo_73q1.tdf Line: 93
Info (12128): Elaborating entity "Computer_System_VGA_Subsystem_VGA_PLL" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_PLL:vga_pll" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v Line: 175
Info (12128): Elaborating entity "Computer_System_VGA_Subsystem_VGA_PLL_video_pll" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_PLL:vga_pll|Computer_System_VGA_Subsystem_VGA_PLL_video_pll:video_pll" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL.v Line: 25
Info (12128): Elaborating entity "altera_pll" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_PLL:vga_pll|Computer_System_VGA_Subsystem_VGA_PLL_video_pll:video_pll|altera_pll:altera_pll_i" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v Line: 91
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_PLL:vga_pll|Computer_System_VGA_Subsystem_VGA_PLL_video_pll:video_pll|altera_pll:altera_pll_i" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v Line: 91
Info (12133): Instantiated megafunction "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_PLL:vga_pll|Computer_System_VGA_Subsystem_VGA_PLL_video_pll:video_pll|altera_pll:altera_pll_i" with the following parameter: File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v Line: 91
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "3"
    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "33.000000 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "Computer_System_VGA_Subsystem_VGA_Pixel_DMA" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v Line: 197
Warning (10230): Verilog HDL assignment warning at Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v(237): truncated value with size 32 to match size of target (16) File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v Line: 237
Warning (10230): Verilog HDL assignment warning at Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v(238): truncated value with size 32 to match size of target (16) File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v Line: 238
Warning (10230): Verilog HDL assignment warning at Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v(243): truncated value with size 32 to match size of target (8) File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v Line: 243
Warning (10230): Verilog HDL assignment warning at Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v(244): truncated value with size 32 to match size of target (8) File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v Line: 244
Warning (10230): Verilog HDL assignment warning at Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v(324): truncated value with size 32 to match size of target (9) File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v Line: 324
Warning (10230): Verilog HDL assignment warning at Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v(338): truncated value with size 32 to match size of target (8) File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v Line: 338
Info (12128): Elaborating entity "scfifo" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|scfifo:Image_Buffer" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v Line: 396
Info (12130): Elaborated megafunction instantiation "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|scfifo:Image_Buffer" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v Line: 396
Info (12133): Instantiated megafunction "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|scfifo:Image_Buffer" with the following parameter: File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v Line: 396
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "almost_empty_value" = "32"
    Info (12134): Parameter "almost_full_value" = "96"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "18"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_9bg1.tdf
    Info (12023): Found entity 1: scfifo_9bg1 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/scfifo_9bg1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_9bg1" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|scfifo:Image_Buffer|scfifo_9bg1:auto_generated" File: /home/tianzhao/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_u2a1.tdf
    Info (12023): Found entity 1: a_dpfifo_u2a1 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/a_dpfifo_u2a1.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_u2a1" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|scfifo:Image_Buffer|scfifo_9bg1:auto_generated|a_dpfifo_u2a1:dpfifo" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/scfifo_9bg1.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v3i1.tdf
    Info (12023): Found entity 1: altsyncram_v3i1 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/altsyncram_v3i1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_v3i1" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|scfifo:Image_Buffer|scfifo_9bg1:auto_generated|a_dpfifo_u2a1:dpfifo|altsyncram_v3i1:FIFOram" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/a_dpfifo_u2a1.tdf Line: 46
Info (12128): Elaborating entity "Computer_System_VGA_Subsystem_VGA_Pixel_FIFO" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v Line: 214
Info (12128): Elaborating entity "dcfifo" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v Line: 155
Info (12130): Elaborated megafunction instantiation "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v Line: 155
Info (12133): Instantiated megafunction "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO" with the following parameter: File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v Line: 155
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=7"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "18"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "rdsync_delaypipe" = "5"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_f3q1.tdf
    Info (12023): Found entity 1: dcfifo_f3q1 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/dcfifo_f3q1.tdf Line: 43
Info (12128): Elaborating entity "dcfifo_f3q1" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated" File: /home/tianzhao/intelFPGA_lite/16.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bb81.tdf
    Info (12023): Found entity 1: altsyncram_bb81 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/altsyncram_bb81.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_bb81" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated|altsyncram_bb81:fifo_ram" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/dcfifo_f3q1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_i9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_i9l File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/alt_synch_pipe_i9l.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_i9l" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated|alt_synch_pipe_i9l:rs_dgwp" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/dcfifo_f3q1.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3v8.tdf
    Info (12023): Found entity 1: dffpipe_3v8 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/dffpipe_3v8.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_3v8" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated|alt_synch_pipe_i9l:rs_dgwp|dffpipe_3v8:dffpipe6" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/alt_synch_pipe_i9l.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_j9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_j9l File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/alt_synch_pipe_j9l.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_j9l" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated|alt_synch_pipe_j9l:ws_dgrp" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/dcfifo_f3q1.tdf Line: 81
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_4v8.tdf
    Info (12023): Found entity 1: dffpipe_4v8 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/dffpipe_4v8.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_4v8" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated|alt_synch_pipe_j9l:ws_dgrp|dffpipe_4v8:dffpipe9" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/alt_synch_pipe_j9l.tdf Line: 34
Info (12128): Elaborating entity "Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v Line: 229
Warning (10036): Verilog HDL or VHDL warning at Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v(106): object "a" assigned a value but never read File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v Line: 106
Info (12128): Elaborating entity "Computer_System_VGA_Subsystem_VGA_Pixel_Scaler" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v Line: 245
Info (12128): Elaborating entity "altera_up_video_scaler_multiply_height" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_Scaler.v Line: 177
Warning (10230): Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(206): truncated value with size 32 to match size of target (9) File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v Line: 206
Warning (10230): Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(218): truncated value with size 32 to match size of target (9) File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v Line: 218
Warning (10230): Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(229): truncated value with size 32 to match size of target (1) File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v Line: 229
Info (12128): Elaborating entity "scfifo" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v Line: 291
Info (12130): Elaborated megafunction instantiation "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v Line: 291
Info (12133): Instantiated megafunction "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO" with the following parameter: File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v Line: 291
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "321"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_so91.tdf
    Info (12023): Found entity 1: scfifo_so91 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/scfifo_so91.tdf Line: 25
Info (12128): Elaborating entity "scfifo_so91" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_so91:auto_generated" File: /home/tianzhao/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_fg91.tdf
    Info (12023): Found entity 1: a_dpfifo_fg91 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/a_dpfifo_fg91.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_fg91" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_so91:auto_generated|a_dpfifo_fg91:dpfifo" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/scfifo_so91.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l3i1.tdf
    Info (12023): Found entity 1: altsyncram_l3i1 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/altsyncram_l3i1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_l3i1" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_so91:auto_generated|a_dpfifo_fg91:dpfifo|altsyncram_l3i1:FIFOram" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/a_dpfifo_fg91.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_8l8.tdf
    Info (12023): Found entity 1: cmpr_8l8 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/cmpr_8l8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_8l8" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_so91:auto_generated|a_dpfifo_fg91:dpfifo|cmpr_8l8:almost_full_comparer" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/a_dpfifo_fg91.tdf Line: 54
Info (12128): Elaborating entity "cmpr_8l8" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_so91:auto_generated|a_dpfifo_fg91:dpfifo|cmpr_8l8:three_comparison" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/a_dpfifo_fg91.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_037.tdf
    Info (12023): Found entity 1: cntr_037 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/cntr_037.tdf Line: 26
Info (12128): Elaborating entity "cntr_037" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_so91:auto_generated|a_dpfifo_fg91:dpfifo|cntr_037:usedw_counter" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/a_dpfifo_fg91.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_k2b.tdf
    Info (12023): Found entity 1: cntr_k2b File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/cntr_k2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_k2b" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_so91:auto_generated|a_dpfifo_fg91:dpfifo|cntr_k2b:wr_ptr" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/a_dpfifo_fg91.tdf Line: 58
Info (12128): Elaborating entity "altera_up_video_scaler_multiply_width" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_width:Multiply_Width" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_Scaler.v Line: 208
Warning (10230): Verilog HDL assignment warning at altera_up_video_scaler_multiply_width.v(132): truncated value with size 2 to match size of target (1) File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v Line: 132
Warning (10230): Verilog HDL assignment warning at altera_up_video_scaler_multiply_width.v(175): truncated value with size 32 to match size of target (1) File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v Line: 175
Info (12128): Elaborating entity "Computer_System_VGA_Subsystem_avalon_st_adapter" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_avalon_st_adapter:avalon_st_adapter" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v Line: 278
Info (12128): Elaborating entity "Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0" for hierarchy "Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_avalon_st_adapter:avalon_st_adapter|Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0:channel_adapter_0" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_avalon_st_adapter.v Line: 208
Warning (10036): Verilog HDL or VHDL warning at Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0.sv(78): object "out_channel" assigned a value but never read File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0.sv Line: 78
Warning (10230): Verilog HDL assignment warning at Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0.sv(90): truncated value with size 2 to match size of target (1) File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0.sv Line: 90
Info (12128): Elaborating entity "Computer_System_Video_In_Subsystem" for hierarchy "Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/Computer_System.v Line: 1311
Info (12128): Elaborating entity "Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem" for hierarchy "Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v Line: 107
Info (12128): Elaborating entity "Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Filter" for hierarchy "Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Filter:chroma_filter" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem.v Line: 70
Warning (10230): Verilog HDL assignment warning at Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Filter.v(197): truncated value with size 2 to match size of target (1) File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Filter.v Line: 197
Info (12128): Elaborating entity "Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Upsampler" for hierarchy "Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Upsampler:chroma_upsampler" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem.v Line: 85
Info (12128): Elaborating entity "Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection" for hierarchy "Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem.v Line: 100
Warning (10036): Verilog HDL or VHDL warning at Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v(111): object "startofpacket" assigned a value but never read File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v Line: 111
Warning (10036): Verilog HDL or VHDL warning at Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v(112): object "endofpacket" assigned a value but never read File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v Line: 112
Warning (10036): Verilog HDL or VHDL warning at Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v(113): object "empty" assigned a value but never read File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v Line: 113
Warning (10036): Verilog HDL or VHDL warning at Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v(114): object "valid" assigned a value but never read File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v Line: 114
Info (12128): Elaborating entity "altera_up_edge_detection_gaussian_smoothing_filter" for hierarchy "Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v Line: 216
Warning (10230): Verilog HDL assignment warning at altera_up_edge_detection_gaussian_smoothing_filter.v(201): truncated value with size 18 to match size of target (16) File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v Line: 201
Warning (10230): Verilog HDL assignment warning at altera_up_edge_detection_gaussian_smoothing_filter.v(203): truncated value with size 19 to match size of target (16) File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v Line: 203
Warning (10230): Verilog HDL assignment warning at altera_up_edge_detection_gaussian_smoothing_filter.v(205): truncated value with size 19 to match size of target (16) File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v Line: 205
Info (12128): Elaborating entity "altera_up_edge_detection_data_shift_register" for hierarchy "Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_1" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v Line: 243
Info (12128): Elaborating entity "altshift_taps" for hierarchy "Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v Line: 78
Info (12130): Elaborated megafunction instantiation "Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v Line: 78
Info (12133): Instantiated megafunction "Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component" with the following parameter: File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v Line: 78
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "1"
    Info (12134): Parameter "tap_distance" = "720"
    Info (12134): Parameter "width" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_mst.tdf
    Info (12023): Found entity 1: shift_taps_mst File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/shift_taps_mst.tdf Line: 27
Info (12128): Elaborating entity "shift_taps_mst" for hierarchy "Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_mst:auto_generated" File: /home/tianzhao/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altshift_taps.tdf Line: 104
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cre1.tdf
    Info (12023): Found entity 1: altsyncram_cre1 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/altsyncram_cre1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_cre1" for hierarchy "Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_mst:auto_generated|altsyncram_cre1:altsyncram2" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/shift_taps_mst.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kmf.tdf
    Info (12023): Found entity 1: cntr_kmf File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/cntr_kmf.tdf Line: 28
Info (12128): Elaborating entity "cntr_kmf" for hierarchy "Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_mst:auto_generated|cntr_kmf:cntr1" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/shift_taps_mst.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_pac.tdf
    Info (12023): Found entity 1: cmpr_pac File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/cmpr_pac.tdf Line: 23
Info (12128): Elaborating entity "cmpr_pac" for hierarchy "Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_mst:auto_generated|cntr_kmf:cntr1|cmpr_pac:cmpr4" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/cntr_kmf.tdf Line: 36
Info (12128): Elaborating entity "altera_up_edge_detection_sobel_operator" for hierarchy "Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_sobel_operator:Filter_2" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v Line: 232
Info (12128): Elaborating entity "altera_up_edge_detection_data_shift_register" for hierarchy "Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_1" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_sobel_operator.v Line: 226
Info (12128): Elaborating entity "altshift_taps" for hierarchy "Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v Line: 78
Info (12130): Elaborated megafunction instantiation "Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v Line: 78
Info (12133): Instantiated megafunction "Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component" with the following parameter: File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v Line: 78
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "1"
    Info (12134): Parameter "tap_distance" = "720"
    Info (12134): Parameter "width" = "9"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_nst.tdf
    Info (12023): Found entity 1: shift_taps_nst File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/shift_taps_nst.tdf Line: 27
Info (12128): Elaborating entity "shift_taps_nst" for hierarchy "Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_nst:auto_generated" File: /home/tianzhao/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altshift_taps.tdf Line: 104
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ere1.tdf
    Info (12023): Found entity 1: altsyncram_ere1 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/altsyncram_ere1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ere1" for hierarchy "Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_nst:auto_generated|altsyncram_ere1:altsyncram2" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/shift_taps_nst.tdf Line: 36
Info (12128): Elaborating entity "altera_up_edge_detection_nonmaximum_suppression" for hierarchy "Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_nonmaximum_suppression:Filter_3" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v Line: 248
Info (12128): Elaborating entity "altera_up_edge_detection_data_shift_register" for hierarchy "Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_1" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_nonmaximum_suppression.v Line: 195
Info (12128): Elaborating entity "altshift_taps" for hierarchy "Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v Line: 78
Info (12130): Elaborated megafunction instantiation "Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v Line: 78
Info (12133): Instantiated megafunction "Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component" with the following parameter: File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v Line: 78
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "1"
    Info (12134): Parameter "tap_distance" = "720"
    Info (12134): Parameter "width" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_vtt.tdf
    Info (12023): Found entity 1: shift_taps_vtt File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/shift_taps_vtt.tdf Line: 27
Info (12128): Elaborating entity "shift_taps_vtt" for hierarchy "Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_vtt:auto_generated" File: /home/tianzhao/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altshift_taps.tdf Line: 104
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ute1.tdf
    Info (12023): Found entity 1: altsyncram_ute1 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/altsyncram_ute1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ute1" for hierarchy "Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_vtt:auto_generated|altsyncram_ute1:altsyncram2" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/shift_taps_vtt.tdf Line: 36
Info (12128): Elaborating entity "altera_up_edge_detection_hysteresis" for hierarchy "Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_hysteresis:Filter_4" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v Line: 264
Warning (10230): Verilog HDL assignment warning at altera_up_edge_detection_hysteresis.v(111): truncated value with size 32 to match size of target (9) File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v Line: 111
Info (12128): Elaborating entity "altera_up_edge_detection_pixel_info_shift_register" for hierarchy "Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v Line: 280
Info (12128): Elaborating entity "altshift_taps" for hierarchy "Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register|altshift_taps:altshift_taps_component" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_pixel_info_shift_register.v Line: 77
Info (12130): Elaborated megafunction instantiation "Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register|altshift_taps:altshift_taps_component" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_pixel_info_shift_register.v Line: 77
Info (12133): Instantiated megafunction "Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register|altshift_taps:altshift_taps_component" with the following parameter: File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_pixel_info_shift_register.v Line: 77
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "1"
    Info (12134): Parameter "tap_distance" = "3628"
    Info (12134): Parameter "width" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_aut.tdf
    Info (12023): Found entity 1: shift_taps_aut File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/shift_taps_aut.tdf Line: 27
Info (12128): Elaborating entity "shift_taps_aut" for hierarchy "Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register|altshift_taps:altshift_taps_component|shift_taps_aut:auto_generated" File: /home/tianzhao/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altshift_taps.tdf Line: 104
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6ue1.tdf
    Info (12023): Found entity 1: altsyncram_6ue1 File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/altsyncram_6ue1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_6ue1" for hierarchy "Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register|altshift_taps:altshift_taps_component|shift_taps_aut:auto_generated|altsyncram_6ue1:altsyncram2" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/shift_taps_aut.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_7of.tdf
    Info (12023): Found entity 1: cntr_7of File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/cntr_7of.tdf Line: 28
Info (12128): Elaborating entity "cntr_7of" for hierarchy "Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register|altshift_taps:altshift_taps_component|shift_taps_aut:auto_generated|cntr_7of:cntr1" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/shift_taps_aut.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rac.tdf
    Info (12023): Found entity 1: cmpr_rac File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/cmpr_rac.tdf Line: 23
Info (12128): Elaborating entity "cmpr_rac" for hierarchy "Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register|altshift_taps:altshift_taps_component|shift_taps_aut:auto_generated|cntr_7of:cntr1|cmpr_rac:cmpr4" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/db/cntr_7of.tdf Line: 36
Info (12128): Elaborating entity "Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller" for hierarchy "Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller:edge_detection_router_controller" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem.v Line: 111
Info (12128): Elaborating entity "Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Merger" for hierarchy "Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Merger:video_stream_merger" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem.v Line: 134
Info (12128): Elaborating entity "Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Splitter" for hierarchy "Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Splitter:video_stream_splitter" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem.v Line: 158
Info (12128): Elaborating entity "Top" for hierarchy "Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Top:top" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v Line: 131
Warning (10858): Verilog HDL warning at Top.v(2801): object _GEN_0 used but never assigned File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Top.v Line: 2801
Warning (10858): Verilog HDL warning at Top.v(2803): object _GEN_1 used but never assigned File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Top.v Line: 2803
Warning (10030): Net "_GEN_0" at Top.v(2801) has no driver or initial value, using a default initial value '0' File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Top.v Line: 2801
Warning (10030): Net "_GEN_1" at Top.v(2803) has no driver or initial value, using a default initial value '0' File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Top.v Line: 2803
Info (12128): Elaborating entity "AccelTop" for hierarchy "Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Top:top|AccelTop:accel" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Top.v Line: 2814
Warning (10036): Verilog HDL or VHDL warning at Top.v(506): object "AccelController_done" assigned a value but never read File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Top.v Line: 506
Warning (10036): Verilog HDL or VHDL warning at Top.v(508): object "x153_readx150_debug_overflow" assigned a value but never read File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Top.v Line: 508
Warning (10036): Verilog HDL or VHDL warning at Top.v(536): object "_T_738_debug_overflow" assigned a value but never read File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Top.v Line: 536
Warning (10036): Verilog HDL or VHDL warning at Top.v(540): object "x154_sumx153_unk_debug_overflow" assigned a value but never read File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Top.v Line: 540
Warning (10036): Verilog HDL or VHDL warning at Top.v(541): object "_T_749" assigned a value but never read File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Top.v Line: 541
Warning (10036): Verilog HDL or VHDL warning at Top.v(546): object "_T_759" assigned a value but never read File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Top.v Line: 546
Warning (10858): Verilog HDL warning at Top.v(547): object _GEN_0 used but never assigned File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Top.v Line: 547
Warning (10858): Verilog HDL warning at Top.v(549): object _GEN_1 used but never assigned File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Top.v Line: 549
Warning (10858): Verilog HDL warning at Top.v(551): object _GEN_2 used but never assigned File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Top.v Line: 551
Warning (10858): Verilog HDL warning at Top.v(553): object _GEN_3 used but never assigned File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Top.v Line: 553
Warning (10858): Verilog HDL warning at Top.v(555): object _GEN_4 used but never assigned File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Top.v Line: 555
Warning (10858): Verilog HDL warning at Top.v(557): object _GEN_5 used but never assigned File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Top.v Line: 557
Warning (10858): Verilog HDL warning at Top.v(559): object _GEN_6 used but never assigned File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Top.v Line: 559
Warning (10858): Verilog HDL warning at Top.v(561): object _GEN_7 used but never assigned File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Top.v Line: 561
Warning (10030): Net "_GEN_1" at Top.v(549) has no driver or initial value, using a default initial value '0' File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Top.v Line: 549
Warning (10030): Net "_GEN_2" at Top.v(551) has no driver or initial value, using a default initial value '0' File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Top.v Line: 551
Warning (10030): Net "_GEN_3" at Top.v(553) has no driver or initial value, using a default initial value '0' File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Top.v Line: 553
Warning (10030): Net "_GEN_4" at Top.v(555) has no driver or initial value, using a default initial value '0' File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Top.v Line: 555
Warning (10030): Net "_GEN_5" at Top.v(557) has no driver or initial value, using a default initial value '0' File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Top.v Line: 557
Error (12004): Port "clock" does not exist in primitive "SRFF" of instance "done_latch" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Top.v Line: 587
Error (12004): Port "io_input_asyn_reset" does not exist in primitive "SRFF" of instance "done_latch" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Top.v Line: 587
Error (12004): Port "io_input_reset" does not exist in primitive "SRFF" of instance "done_latch" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Top.v Line: 587
Error (12004): Port "io_input_set" does not exist in primitive "SRFF" of instance "done_latch" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Top.v Line: 587
Error (12004): Port "io_output_data" does not exist in primitive "SRFF" of instance "done_latch" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Top.v Line: 587
Error (12004): Port "reset" does not exist in primitive "SRFF" of instance "done_latch" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Top.v Line: 587
Error (12152): Can't elaborate user hierarchy "Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Top:top|AccelTop:accel" File: /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/Computer_System/synthesis/submodules/Top.v Line: 2814
Info (144001): Generated suppressed messages file /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/DE1_SoC_Computer.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 106 warnings
    Error: Peak virtual memory: 1440 megabytes
    Error: Processing ended: Mon Mar 27 21:26:01 2017
    Error: Elapsed time: 00:03:58
    Error: Total CPU time (on all processors): 00:04:11


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/tianzhao/Development/spatial_de1soc/spatial/spatial-lang/gen/ArgInOut/verilog/DE1_SoC_Computer.map.smsg.


