// Seed: 954212570
module module_0;
  always_latch @(id_1[1] or negedge 1) $display;
  module_3();
endmodule
module module_1;
  wire id_2;
  assign id_2 = id_2;
  assign id_1 = 1'b0;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  module_0();
endmodule
module module_3;
  assign id_1 = id_1;
endmodule
