

================================================================
== Vitis HLS Report for 'dense_relu'
================================================================
* Date:           Thu Dec 11 00:00:19 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        ecg_cnn
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.277 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      625|      625|  6.250 us|  6.250 us|  625|  625|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                 |                                      |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                     Instance                    |                Module                |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +-------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_dense_relu_Pipeline_VITIS_LOOP_146_2_fu_380  |dense_relu_Pipeline_VITIS_LOOP_146_2  |       36|       36|  0.360 us|  0.360 us|   34|   34|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- D1_U    |      624|      624|        39|          -|          -|    16|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     57|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    1|      98|    317|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     30|    -|
|Register         |        -|    -|      27|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     125|    404|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------+--------------------------------------+---------+----+----+-----+-----+
    |                     Instance                    |                Module                | BRAM_18K| DSP| FF | LUT | URAM|
    +-------------------------------------------------+--------------------------------------+---------+----+----+-----+-----+
    |grp_dense_relu_Pipeline_VITIS_LOOP_146_2_fu_380  |dense_relu_Pipeline_VITIS_LOOP_146_2  |        0|   1|  98|  252|    0|
    |sparsemux_33_4_8_1_1_U230                        |sparsemux_33_4_8_1_1                  |        0|   0|   0|   65|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+----+-----+-----+
    |Total                                            |                                      |        0|   1|  98|  317|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln144_fu_425_p2     |         +|   0|  0|  13|           5|           1|
    |icmp_ln144_fu_419_p2    |      icmp|   0|  0|  14|           5|           6|
    |icmp_ln150_fu_516_p2    |      icmp|   0|  0|  19|          12|           1|
    |select_ln150_fu_522_p3  |    select|   0|  0|  11|           1|          11|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  57|          23|          19|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  21|          5|    1|          5|
    |u_fu_164   |   9|          2|    5|         10|
    +-----------+----+-----------+-----+-----------+
    |Total      |  30|          7|    6|         15|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------+---+----+-----+-----------+
    |                             Name                             | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------------------+---+----+-----+-----------+
    |acc_reg_690                                                   |  8|   0|    8|          0|
    |add_ln144_reg_679                                             |  5|   0|    5|          0|
    |ap_CS_fsm                                                     |  4|   0|    4|          0|
    |grp_dense_relu_Pipeline_VITIS_LOOP_146_2_fu_380_ap_start_reg  |  1|   0|    1|          0|
    |trunc_ln144_reg_684                                           |  4|   0|    4|          0|
    |u_fu_164                                                      |  5|   0|    5|          0|
    +--------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                         | 27|   0|   27|          0|
    +--------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|    dense_relu|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|    dense_relu|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|    dense_relu|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|    dense_relu|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|    dense_relu|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|    dense_relu|  return value|
|input_0_val       |   in|   12|     ap_none|   input_0_val|        scalar|
|input_1_val       |   in|   12|     ap_none|   input_1_val|        scalar|
|input_2_val       |   in|   12|     ap_none|   input_2_val|        scalar|
|input_3_val       |   in|   12|     ap_none|   input_3_val|        scalar|
|input_4_val       |   in|   12|     ap_none|   input_4_val|        scalar|
|input_5_val       |   in|   12|     ap_none|   input_5_val|        scalar|
|input_6_val       |   in|   12|     ap_none|   input_6_val|        scalar|
|input_7_val       |   in|   12|     ap_none|   input_7_val|        scalar|
|input_8_val       |   in|   12|     ap_none|   input_8_val|        scalar|
|input_9_val       |   in|   12|     ap_none|   input_9_val|        scalar|
|input_10_val      |   in|   12|     ap_none|  input_10_val|        scalar|
|input_11_val      |   in|   12|     ap_none|  input_11_val|        scalar|
|input_12_val      |   in|   12|     ap_none|  input_12_val|        scalar|
|input_13_val      |   in|   12|     ap_none|  input_13_val|        scalar|
|input_14_val      |   in|   12|     ap_none|  input_14_val|        scalar|
|input_15_val      |   in|   12|     ap_none|  input_15_val|        scalar|
|output_0          |  out|   11|      ap_vld|      output_0|       pointer|
|output_0_ap_vld   |  out|    1|      ap_vld|      output_0|       pointer|
|output_1          |  out|   11|      ap_vld|      output_1|       pointer|
|output_1_ap_vld   |  out|    1|      ap_vld|      output_1|       pointer|
|output_2          |  out|   11|      ap_vld|      output_2|       pointer|
|output_2_ap_vld   |  out|    1|      ap_vld|      output_2|       pointer|
|output_3          |  out|   11|      ap_vld|      output_3|       pointer|
|output_3_ap_vld   |  out|    1|      ap_vld|      output_3|       pointer|
|output_4          |  out|   11|      ap_vld|      output_4|       pointer|
|output_4_ap_vld   |  out|    1|      ap_vld|      output_4|       pointer|
|output_5          |  out|   11|      ap_vld|      output_5|       pointer|
|output_5_ap_vld   |  out|    1|      ap_vld|      output_5|       pointer|
|output_6          |  out|   11|      ap_vld|      output_6|       pointer|
|output_6_ap_vld   |  out|    1|      ap_vld|      output_6|       pointer|
|output_7          |  out|   11|      ap_vld|      output_7|       pointer|
|output_7_ap_vld   |  out|    1|      ap_vld|      output_7|       pointer|
|output_8          |  out|   11|      ap_vld|      output_8|       pointer|
|output_8_ap_vld   |  out|    1|      ap_vld|      output_8|       pointer|
|output_9          |  out|   11|      ap_vld|      output_9|       pointer|
|output_9_ap_vld   |  out|    1|      ap_vld|      output_9|       pointer|
|output_10         |  out|   11|      ap_vld|     output_10|       pointer|
|output_10_ap_vld  |  out|    1|      ap_vld|     output_10|       pointer|
|output_11         |  out|   11|      ap_vld|     output_11|       pointer|
|output_11_ap_vld  |  out|    1|      ap_vld|     output_11|       pointer|
|output_12         |  out|   11|      ap_vld|     output_12|       pointer|
|output_12_ap_vld  |  out|    1|      ap_vld|     output_12|       pointer|
|output_13         |  out|   11|      ap_vld|     output_13|       pointer|
|output_13_ap_vld  |  out|    1|      ap_vld|     output_13|       pointer|
|output_14         |  out|   11|      ap_vld|     output_14|       pointer|
|output_14_ap_vld  |  out|    1|      ap_vld|     output_14|       pointer|
|output_15         |  out|   11|      ap_vld|     output_15|       pointer|
|output_15_ap_vld  |  out|    1|      ap_vld|     output_15|       pointer|
+------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%u = alloca i32 1" [../ecg_cnn.cpp:144]   --->   Operation 5 'alloca' 'u' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%input_15_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_15_val"   --->   Operation 6 'read' 'input_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%input_14_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_14_val"   --->   Operation 7 'read' 'input_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%input_13_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_13_val"   --->   Operation 8 'read' 'input_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%input_12_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_12_val"   --->   Operation 9 'read' 'input_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%input_11_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_11_val"   --->   Operation 10 'read' 'input_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%input_10_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_10_val"   --->   Operation 11 'read' 'input_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%input_9_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_9_val"   --->   Operation 12 'read' 'input_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%input_8_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_8_val"   --->   Operation 13 'read' 'input_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%input_7_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_7_val"   --->   Operation 14 'read' 'input_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%input_6_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_6_val"   --->   Operation 15 'read' 'input_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%input_5_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_5_val"   --->   Operation 16 'read' 'input_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%input_4_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_4_val"   --->   Operation 17 'read' 'input_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%input_3_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_3_val"   --->   Operation 18 'read' 'input_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%input_2_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_2_val"   --->   Operation 19 'read' 'input_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%input_1_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_1_val"   --->   Operation 20 'read' 'input_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%input_0_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_0_val"   --->   Operation 21 'read' 'input_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%phi_ln148_loc = alloca i64 1"   --->   Operation 22 'alloca' 'phi_ln148_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.61ns)   --->   "%store_ln144 = store i5 0, i5 %u" [../ecg_cnn.cpp:144]   --->   Operation 23 'store' 'store_ln144' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln144 = br void %VITIS_LOOP_146_2" [../ecg_cnn.cpp:144]   --->   Operation 24 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.21>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%u_1 = load i5 %u" [../ecg_cnn.cpp:144]   --->   Operation 25 'load' 'u_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.86ns)   --->   "%icmp_ln144 = icmp_eq  i5 %u_1, i5 16" [../ecg_cnn.cpp:144]   --->   Operation 26 'icmp' 'icmp_ln144' <Predicate = true> <Delay = 1.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.86ns)   --->   "%add_ln144 = add i5 %u_1, i5 1" [../ecg_cnn.cpp:144]   --->   Operation 27 'add' 'add_ln144' <Predicate = true> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %icmp_ln144, void %VITIS_LOOP_146_2.split, void %for.end45" [../ecg_cnn.cpp:144]   --->   Operation 28 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln144 = trunc i5 %u_1" [../ecg_cnn.cpp:144]   --->   Operation 29 'trunc' 'trunc_ln144' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (2.06ns)   --->   "%acc = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.16i8.i8.i4, i4 0, i8 0, i4 1, i8 107, i4 2, i8 54, i4 3, i8 230, i4 4, i8 82, i4 5, i8 244, i4 6, i8 246, i4 7, i8 236, i4 8, i8 81, i4 9, i8 8, i4 10, i8 87, i4 11, i8 74, i4 12, i8 236, i4 13, i8 81, i4 14, i8 38, i4 15, i8 216, i8 0, i4 %trunc_ln144" [../ecg_cnn.cpp:145]   --->   Operation 30 'sparsemux' 'acc' <Predicate = (!icmp_ln144)> <Delay = 2.06> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [2/2] (2.15ns)   --->   "%call_ln145 = call void @dense_relu_Pipeline_VITIS_LOOP_146_2, i8 %acc, i4 %trunc_ln144, i12 %input_0_val_read, i12 %input_1_val_read, i12 %input_2_val_read, i12 %input_3_val_read, i12 %input_4_val_read, i12 %input_5_val_read, i12 %input_6_val_read, i12 %input_7_val_read, i12 %input_8_val_read, i12 %input_9_val_read, i12 %input_10_val_read, i12 %input_11_val_read, i12 %input_12_val_read, i12 %input_13_val_read, i12 %input_14_val_read, i12 %input_15_val_read, i12 %phi_ln148_loc, i12 %w_local_82_0, i12 %w_local_82_1, i12 %w_local_82_2, i11 %w_local_82_3" [../ecg_cnn.cpp:145]   --->   Operation 31 'call' 'call_ln145' <Predicate = (!icmp_ln144)> <Delay = 2.15> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln152 = ret" [../ecg_cnn.cpp:152]   --->   Operation 32 'ret' 'ret_ln152' <Predicate = (icmp_ln144)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 33 [1/2] (0.00ns)   --->   "%call_ln145 = call void @dense_relu_Pipeline_VITIS_LOOP_146_2, i8 %acc, i4 %trunc_ln144, i12 %input_0_val_read, i12 %input_1_val_read, i12 %input_2_val_read, i12 %input_3_val_read, i12 %input_4_val_read, i12 %input_5_val_read, i12 %input_6_val_read, i12 %input_7_val_read, i12 %input_8_val_read, i12 %input_9_val_read, i12 %input_10_val_read, i12 %input_11_val_read, i12 %input_12_val_read, i12 %input_13_val_read, i12 %input_14_val_read, i12 %input_15_val_read, i12 %phi_ln148_loc, i12 %w_local_82_0, i12 %w_local_82_1, i12 %w_local_82_2, i11 %w_local_82_3" [../ecg_cnn.cpp:145]   --->   Operation 33 'call' 'call_ln145' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 3.03>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%speclooptripcount_ln144 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [../ecg_cnn.cpp:144]   --->   Operation 34 'speclooptripcount' 'speclooptripcount_ln144' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln144 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [../ecg_cnn.cpp:144]   --->   Operation 35 'specloopname' 'specloopname_ln144' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%phi_ln148_loc_load = load i12 %phi_ln148_loc"   --->   Operation 36 'load' 'phi_ln148_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln146 = trunc i12 %phi_ln148_loc_load" [../ecg_cnn.cpp:146]   --->   Operation 37 'trunc' 'trunc_ln146' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (2.13ns)   --->   "%icmp_ln150 = icmp_sgt  i12 %phi_ln148_loc_load, i12 0" [../ecg_cnn.cpp:150]   --->   Operation 38 'icmp' 'icmp_ln150' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.90ns)   --->   "%select_ln150 = select i1 %icmp_ln150, i11 %trunc_ln146, i11 0" [../ecg_cnn.cpp:150]   --->   Operation 39 'select' 'select_ln150' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (1.77ns)   --->   "%switch_ln150 = switch i4 %trunc_ln144, void %arrayidx422.case.15, i4 0, void %arrayidx422.case.0, i4 1, void %arrayidx422.case.1, i4 2, void %arrayidx422.case.2, i4 3, void %arrayidx422.case.3, i4 4, void %arrayidx422.case.4, i4 5, void %arrayidx422.case.5, i4 6, void %arrayidx422.case.6, i4 7, void %arrayidx422.case.7, i4 8, void %arrayidx422.case.8, i4 9, void %arrayidx422.case.9, i4 10, void %arrayidx422.case.10, i4 11, void %arrayidx422.case.11, i4 12, void %arrayidx422.case.12, i4 13, void %arrayidx422.case.13, i4 14, void %arrayidx422.case.14" [../ecg_cnn.cpp:150]   --->   Operation 40 'switch' 'switch_ln150' <Predicate = true> <Delay = 1.77>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%write_ln150 = write void @_ssdm_op_Write.ap_auto.i11P0A, i11 %output_14, i11 %select_ln150" [../ecg_cnn.cpp:150]   --->   Operation 41 'write' 'write_ln150' <Predicate = (trunc_ln144 == 14)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln150 = br void %arrayidx422.exit" [../ecg_cnn.cpp:150]   --->   Operation 42 'br' 'br_ln150' <Predicate = (trunc_ln144 == 14)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%write_ln150 = write void @_ssdm_op_Write.ap_auto.i11P0A, i11 %output_13, i11 %select_ln150" [../ecg_cnn.cpp:150]   --->   Operation 43 'write' 'write_ln150' <Predicate = (trunc_ln144 == 13)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln150 = br void %arrayidx422.exit" [../ecg_cnn.cpp:150]   --->   Operation 44 'br' 'br_ln150' <Predicate = (trunc_ln144 == 13)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%write_ln150 = write void @_ssdm_op_Write.ap_auto.i11P0A, i11 %output_12, i11 %select_ln150" [../ecg_cnn.cpp:150]   --->   Operation 45 'write' 'write_ln150' <Predicate = (trunc_ln144 == 12)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln150 = br void %arrayidx422.exit" [../ecg_cnn.cpp:150]   --->   Operation 46 'br' 'br_ln150' <Predicate = (trunc_ln144 == 12)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%write_ln150 = write void @_ssdm_op_Write.ap_auto.i11P0A, i11 %output_11, i11 %select_ln150" [../ecg_cnn.cpp:150]   --->   Operation 47 'write' 'write_ln150' <Predicate = (trunc_ln144 == 11)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln150 = br void %arrayidx422.exit" [../ecg_cnn.cpp:150]   --->   Operation 48 'br' 'br_ln150' <Predicate = (trunc_ln144 == 11)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%write_ln150 = write void @_ssdm_op_Write.ap_auto.i11P0A, i11 %output_10, i11 %select_ln150" [../ecg_cnn.cpp:150]   --->   Operation 49 'write' 'write_ln150' <Predicate = (trunc_ln144 == 10)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln150 = br void %arrayidx422.exit" [../ecg_cnn.cpp:150]   --->   Operation 50 'br' 'br_ln150' <Predicate = (trunc_ln144 == 10)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%write_ln150 = write void @_ssdm_op_Write.ap_auto.i11P0A, i11 %output_9, i11 %select_ln150" [../ecg_cnn.cpp:150]   --->   Operation 51 'write' 'write_ln150' <Predicate = (trunc_ln144 == 9)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln150 = br void %arrayidx422.exit" [../ecg_cnn.cpp:150]   --->   Operation 52 'br' 'br_ln150' <Predicate = (trunc_ln144 == 9)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%write_ln150 = write void @_ssdm_op_Write.ap_auto.i11P0A, i11 %output_8, i11 %select_ln150" [../ecg_cnn.cpp:150]   --->   Operation 53 'write' 'write_ln150' <Predicate = (trunc_ln144 == 8)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln150 = br void %arrayidx422.exit" [../ecg_cnn.cpp:150]   --->   Operation 54 'br' 'br_ln150' <Predicate = (trunc_ln144 == 8)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%write_ln150 = write void @_ssdm_op_Write.ap_auto.i11P0A, i11 %output_7, i11 %select_ln150" [../ecg_cnn.cpp:150]   --->   Operation 55 'write' 'write_ln150' <Predicate = (trunc_ln144 == 7)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln150 = br void %arrayidx422.exit" [../ecg_cnn.cpp:150]   --->   Operation 56 'br' 'br_ln150' <Predicate = (trunc_ln144 == 7)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%write_ln150 = write void @_ssdm_op_Write.ap_auto.i11P0A, i11 %output_6, i11 %select_ln150" [../ecg_cnn.cpp:150]   --->   Operation 57 'write' 'write_ln150' <Predicate = (trunc_ln144 == 6)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln150 = br void %arrayidx422.exit" [../ecg_cnn.cpp:150]   --->   Operation 58 'br' 'br_ln150' <Predicate = (trunc_ln144 == 6)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%write_ln150 = write void @_ssdm_op_Write.ap_auto.i11P0A, i11 %output_5, i11 %select_ln150" [../ecg_cnn.cpp:150]   --->   Operation 59 'write' 'write_ln150' <Predicate = (trunc_ln144 == 5)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln150 = br void %arrayidx422.exit" [../ecg_cnn.cpp:150]   --->   Operation 60 'br' 'br_ln150' <Predicate = (trunc_ln144 == 5)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%write_ln150 = write void @_ssdm_op_Write.ap_auto.i11P0A, i11 %output_4, i11 %select_ln150" [../ecg_cnn.cpp:150]   --->   Operation 61 'write' 'write_ln150' <Predicate = (trunc_ln144 == 4)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln150 = br void %arrayidx422.exit" [../ecg_cnn.cpp:150]   --->   Operation 62 'br' 'br_ln150' <Predicate = (trunc_ln144 == 4)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%write_ln150 = write void @_ssdm_op_Write.ap_auto.i11P0A, i11 %output_3, i11 %select_ln150" [../ecg_cnn.cpp:150]   --->   Operation 63 'write' 'write_ln150' <Predicate = (trunc_ln144 == 3)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln150 = br void %arrayidx422.exit" [../ecg_cnn.cpp:150]   --->   Operation 64 'br' 'br_ln150' <Predicate = (trunc_ln144 == 3)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%write_ln150 = write void @_ssdm_op_Write.ap_auto.i11P0A, i11 %output_2, i11 %select_ln150" [../ecg_cnn.cpp:150]   --->   Operation 65 'write' 'write_ln150' <Predicate = (trunc_ln144 == 2)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln150 = br void %arrayidx422.exit" [../ecg_cnn.cpp:150]   --->   Operation 66 'br' 'br_ln150' <Predicate = (trunc_ln144 == 2)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%write_ln150 = write void @_ssdm_op_Write.ap_auto.i11P0A, i11 %output_1, i11 %select_ln150" [../ecg_cnn.cpp:150]   --->   Operation 67 'write' 'write_ln150' <Predicate = (trunc_ln144 == 1)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln150 = br void %arrayidx422.exit" [../ecg_cnn.cpp:150]   --->   Operation 68 'br' 'br_ln150' <Predicate = (trunc_ln144 == 1)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%write_ln150 = write void @_ssdm_op_Write.ap_auto.i11P0A, i11 %output_0, i11 %select_ln150" [../ecg_cnn.cpp:150]   --->   Operation 69 'write' 'write_ln150' <Predicate = (trunc_ln144 == 0)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln150 = br void %arrayidx422.exit" [../ecg_cnn.cpp:150]   --->   Operation 70 'br' 'br_ln150' <Predicate = (trunc_ln144 == 0)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%write_ln150 = write void @_ssdm_op_Write.ap_auto.i11P0A, i11 %output_15, i11 %select_ln150" [../ecg_cnn.cpp:150]   --->   Operation 71 'write' 'write_ln150' <Predicate = (trunc_ln144 == 15)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln150 = br void %arrayidx422.exit" [../ecg_cnn.cpp:150]   --->   Operation 72 'br' 'br_ln150' <Predicate = (trunc_ln144 == 15)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (1.61ns)   --->   "%store_ln144 = store i5 %add_ln144, i5 %u" [../ecg_cnn.cpp:144]   --->   Operation 73 'store' 'store_ln144' <Predicate = true> <Delay = 1.61>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln144 = br void %VITIS_LOOP_146_2" [../ecg_cnn.cpp:144]   --->   Operation 74 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_1_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_2_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_3_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_4_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_5_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_6_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_7_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_8_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_9_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_10_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_11_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_12_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_13_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_14_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_15_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ output_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ output_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ output_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ output_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ output_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ output_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ output_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ output_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ output_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ output_10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ output_11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ output_12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ output_13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ output_14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ output_15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ w_local_82_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w_local_82_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w_local_82_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w_local_82_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
u                       (alloca           ) [ 01111]
input_15_val_read       (read             ) [ 00111]
input_14_val_read       (read             ) [ 00111]
input_13_val_read       (read             ) [ 00111]
input_12_val_read       (read             ) [ 00111]
input_11_val_read       (read             ) [ 00111]
input_10_val_read       (read             ) [ 00111]
input_9_val_read        (read             ) [ 00111]
input_8_val_read        (read             ) [ 00111]
input_7_val_read        (read             ) [ 00111]
input_6_val_read        (read             ) [ 00111]
input_5_val_read        (read             ) [ 00111]
input_4_val_read        (read             ) [ 00111]
input_3_val_read        (read             ) [ 00111]
input_2_val_read        (read             ) [ 00111]
input_1_val_read        (read             ) [ 00111]
input_0_val_read        (read             ) [ 00111]
phi_ln148_loc           (alloca           ) [ 00111]
store_ln144             (store            ) [ 00000]
br_ln144                (br               ) [ 00000]
u_1                     (load             ) [ 00000]
icmp_ln144              (icmp             ) [ 00111]
add_ln144               (add              ) [ 00011]
br_ln144                (br               ) [ 00000]
trunc_ln144             (trunc            ) [ 00011]
acc                     (sparsemux        ) [ 00010]
ret_ln152               (ret              ) [ 00000]
call_ln145              (call             ) [ 00000]
speclooptripcount_ln144 (speclooptripcount) [ 00000]
specloopname_ln144      (specloopname     ) [ 00000]
phi_ln148_loc_load      (load             ) [ 00000]
trunc_ln146             (trunc            ) [ 00000]
icmp_ln150              (icmp             ) [ 00000]
select_ln150            (select           ) [ 00000]
switch_ln150            (switch           ) [ 00000]
write_ln150             (write            ) [ 00000]
br_ln150                (br               ) [ 00000]
write_ln150             (write            ) [ 00000]
br_ln150                (br               ) [ 00000]
write_ln150             (write            ) [ 00000]
br_ln150                (br               ) [ 00000]
write_ln150             (write            ) [ 00000]
br_ln150                (br               ) [ 00000]
write_ln150             (write            ) [ 00000]
br_ln150                (br               ) [ 00000]
write_ln150             (write            ) [ 00000]
br_ln150                (br               ) [ 00000]
write_ln150             (write            ) [ 00000]
br_ln150                (br               ) [ 00000]
write_ln150             (write            ) [ 00000]
br_ln150                (br               ) [ 00000]
write_ln150             (write            ) [ 00000]
br_ln150                (br               ) [ 00000]
write_ln150             (write            ) [ 00000]
br_ln150                (br               ) [ 00000]
write_ln150             (write            ) [ 00000]
br_ln150                (br               ) [ 00000]
write_ln150             (write            ) [ 00000]
br_ln150                (br               ) [ 00000]
write_ln150             (write            ) [ 00000]
br_ln150                (br               ) [ 00000]
write_ln150             (write            ) [ 00000]
br_ln150                (br               ) [ 00000]
write_ln150             (write            ) [ 00000]
br_ln150                (br               ) [ 00000]
write_ln150             (write            ) [ 00000]
br_ln150                (br               ) [ 00000]
store_ln144             (store            ) [ 00000]
br_ln144                (br               ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_0_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_1_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_2_val">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_2_val"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_3_val">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_3_val"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_4_val">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_4_val"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_5_val">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_5_val"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_6_val">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_6_val"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="input_7_val">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_7_val"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="input_8_val">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_8_val"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="input_9_val">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_9_val"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="input_10_val">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_10_val"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="input_11_val">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_11_val"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="input_12_val">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_12_val"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="input_13_val">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_13_val"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="input_14_val">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_14_val"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="input_15_val">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_15_val"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="output_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="output_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="output_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="output_3">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="output_4">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="output_5">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="output_6">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="output_7">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_7"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="output_8">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_8"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="output_9">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_9"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="output_10">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_10"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="output_11">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_11"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="output_12">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_12"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="output_13">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_13"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="output_14">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_14"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="output_15">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_15"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="w_local_82_0">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_local_82_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="w_local_82_1">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_local_82_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="w_local_82_2">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_local_82_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="w_local_82_3">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_local_82_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.16i8.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_relu_Pipeline_VITIS_LOOP_146_2"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i11P0A"/></StgValue>
</bind>
</comp>

<comp id="164" class="1004" name="u_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="u/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="phi_ln148_loc_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_ln148_loc/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="input_15_val_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="12" slack="0"/>
<pin id="174" dir="0" index="1" bw="12" slack="0"/>
<pin id="175" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_15_val_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="input_14_val_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="12" slack="0"/>
<pin id="180" dir="0" index="1" bw="12" slack="0"/>
<pin id="181" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_14_val_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="input_13_val_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="12" slack="0"/>
<pin id="186" dir="0" index="1" bw="12" slack="0"/>
<pin id="187" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_13_val_read/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="input_12_val_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="12" slack="0"/>
<pin id="192" dir="0" index="1" bw="12" slack="0"/>
<pin id="193" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_12_val_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="input_11_val_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="12" slack="0"/>
<pin id="198" dir="0" index="1" bw="12" slack="0"/>
<pin id="199" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_11_val_read/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="input_10_val_read_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="12" slack="0"/>
<pin id="204" dir="0" index="1" bw="12" slack="0"/>
<pin id="205" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_10_val_read/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="input_9_val_read_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="12" slack="0"/>
<pin id="210" dir="0" index="1" bw="12" slack="0"/>
<pin id="211" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_9_val_read/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="input_8_val_read_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="12" slack="0"/>
<pin id="216" dir="0" index="1" bw="12" slack="0"/>
<pin id="217" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_8_val_read/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="input_7_val_read_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="12" slack="0"/>
<pin id="222" dir="0" index="1" bw="12" slack="0"/>
<pin id="223" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_7_val_read/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="input_6_val_read_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="12" slack="0"/>
<pin id="228" dir="0" index="1" bw="12" slack="0"/>
<pin id="229" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_6_val_read/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="input_5_val_read_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="12" slack="0"/>
<pin id="234" dir="0" index="1" bw="12" slack="0"/>
<pin id="235" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_5_val_read/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="input_4_val_read_read_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="12" slack="0"/>
<pin id="240" dir="0" index="1" bw="12" slack="0"/>
<pin id="241" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_4_val_read/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="input_3_val_read_read_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="12" slack="0"/>
<pin id="246" dir="0" index="1" bw="12" slack="0"/>
<pin id="247" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_3_val_read/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="input_2_val_read_read_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="12" slack="0"/>
<pin id="252" dir="0" index="1" bw="12" slack="0"/>
<pin id="253" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_2_val_read/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="input_1_val_read_read_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="12" slack="0"/>
<pin id="258" dir="0" index="1" bw="12" slack="0"/>
<pin id="259" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_1_val_read/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="input_0_val_read_read_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="12" slack="0"/>
<pin id="264" dir="0" index="1" bw="12" slack="0"/>
<pin id="265" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_0_val_read/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="write_ln150_write_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="0" slack="0"/>
<pin id="270" dir="0" index="1" bw="11" slack="0"/>
<pin id="271" dir="0" index="2" bw="11" slack="0"/>
<pin id="272" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln150/4 "/>
</bind>
</comp>

<comp id="275" class="1004" name="write_ln150_write_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="0" slack="0"/>
<pin id="277" dir="0" index="1" bw="11" slack="0"/>
<pin id="278" dir="0" index="2" bw="11" slack="0"/>
<pin id="279" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln150/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="write_ln150_write_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="0" slack="0"/>
<pin id="284" dir="0" index="1" bw="11" slack="0"/>
<pin id="285" dir="0" index="2" bw="11" slack="0"/>
<pin id="286" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln150/4 "/>
</bind>
</comp>

<comp id="289" class="1004" name="write_ln150_write_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="0" slack="0"/>
<pin id="291" dir="0" index="1" bw="11" slack="0"/>
<pin id="292" dir="0" index="2" bw="11" slack="0"/>
<pin id="293" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln150/4 "/>
</bind>
</comp>

<comp id="296" class="1004" name="write_ln150_write_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="0" slack="0"/>
<pin id="298" dir="0" index="1" bw="11" slack="0"/>
<pin id="299" dir="0" index="2" bw="11" slack="0"/>
<pin id="300" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln150/4 "/>
</bind>
</comp>

<comp id="303" class="1004" name="write_ln150_write_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="0" slack="0"/>
<pin id="305" dir="0" index="1" bw="11" slack="0"/>
<pin id="306" dir="0" index="2" bw="11" slack="0"/>
<pin id="307" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln150/4 "/>
</bind>
</comp>

<comp id="310" class="1004" name="write_ln150_write_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="0" slack="0"/>
<pin id="312" dir="0" index="1" bw="11" slack="0"/>
<pin id="313" dir="0" index="2" bw="11" slack="0"/>
<pin id="314" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln150/4 "/>
</bind>
</comp>

<comp id="317" class="1004" name="write_ln150_write_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="0" slack="0"/>
<pin id="319" dir="0" index="1" bw="11" slack="0"/>
<pin id="320" dir="0" index="2" bw="11" slack="0"/>
<pin id="321" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln150/4 "/>
</bind>
</comp>

<comp id="324" class="1004" name="write_ln150_write_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="0" slack="0"/>
<pin id="326" dir="0" index="1" bw="11" slack="0"/>
<pin id="327" dir="0" index="2" bw="11" slack="0"/>
<pin id="328" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln150/4 "/>
</bind>
</comp>

<comp id="331" class="1004" name="write_ln150_write_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="0" slack="0"/>
<pin id="333" dir="0" index="1" bw="11" slack="0"/>
<pin id="334" dir="0" index="2" bw="11" slack="0"/>
<pin id="335" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln150/4 "/>
</bind>
</comp>

<comp id="338" class="1004" name="write_ln150_write_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="0" slack="0"/>
<pin id="340" dir="0" index="1" bw="11" slack="0"/>
<pin id="341" dir="0" index="2" bw="11" slack="0"/>
<pin id="342" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln150/4 "/>
</bind>
</comp>

<comp id="345" class="1004" name="write_ln150_write_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="0" slack="0"/>
<pin id="347" dir="0" index="1" bw="11" slack="0"/>
<pin id="348" dir="0" index="2" bw="11" slack="0"/>
<pin id="349" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln150/4 "/>
</bind>
</comp>

<comp id="352" class="1004" name="write_ln150_write_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="0" slack="0"/>
<pin id="354" dir="0" index="1" bw="11" slack="0"/>
<pin id="355" dir="0" index="2" bw="11" slack="0"/>
<pin id="356" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln150/4 "/>
</bind>
</comp>

<comp id="359" class="1004" name="write_ln150_write_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="0" slack="0"/>
<pin id="361" dir="0" index="1" bw="11" slack="0"/>
<pin id="362" dir="0" index="2" bw="11" slack="0"/>
<pin id="363" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln150/4 "/>
</bind>
</comp>

<comp id="366" class="1004" name="write_ln150_write_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="0" slack="0"/>
<pin id="368" dir="0" index="1" bw="11" slack="0"/>
<pin id="369" dir="0" index="2" bw="11" slack="0"/>
<pin id="370" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln150/4 "/>
</bind>
</comp>

<comp id="373" class="1004" name="write_ln150_write_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="0" slack="0"/>
<pin id="375" dir="0" index="1" bw="11" slack="0"/>
<pin id="376" dir="0" index="2" bw="11" slack="0"/>
<pin id="377" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln150/4 "/>
</bind>
</comp>

<comp id="380" class="1004" name="grp_dense_relu_Pipeline_VITIS_LOOP_146_2_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="0" slack="0"/>
<pin id="382" dir="0" index="1" bw="8" slack="0"/>
<pin id="383" dir="0" index="2" bw="4" slack="0"/>
<pin id="384" dir="0" index="3" bw="12" slack="1"/>
<pin id="385" dir="0" index="4" bw="12" slack="1"/>
<pin id="386" dir="0" index="5" bw="12" slack="1"/>
<pin id="387" dir="0" index="6" bw="12" slack="1"/>
<pin id="388" dir="0" index="7" bw="12" slack="1"/>
<pin id="389" dir="0" index="8" bw="12" slack="1"/>
<pin id="390" dir="0" index="9" bw="12" slack="1"/>
<pin id="391" dir="0" index="10" bw="12" slack="1"/>
<pin id="392" dir="0" index="11" bw="12" slack="1"/>
<pin id="393" dir="0" index="12" bw="12" slack="1"/>
<pin id="394" dir="0" index="13" bw="12" slack="1"/>
<pin id="395" dir="0" index="14" bw="12" slack="1"/>
<pin id="396" dir="0" index="15" bw="12" slack="1"/>
<pin id="397" dir="0" index="16" bw="12" slack="1"/>
<pin id="398" dir="0" index="17" bw="12" slack="1"/>
<pin id="399" dir="0" index="18" bw="12" slack="1"/>
<pin id="400" dir="0" index="19" bw="12" slack="1"/>
<pin id="401" dir="0" index="20" bw="12" slack="0"/>
<pin id="402" dir="0" index="21" bw="12" slack="0"/>
<pin id="403" dir="0" index="22" bw="12" slack="0"/>
<pin id="404" dir="0" index="23" bw="11" slack="0"/>
<pin id="405" dir="1" index="24" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln145/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="store_ln144_store_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="0"/>
<pin id="413" dir="0" index="1" bw="5" slack="0"/>
<pin id="414" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln144/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="u_1_load_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="5" slack="1"/>
<pin id="418" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_1/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="icmp_ln144_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="5" slack="0"/>
<pin id="421" dir="0" index="1" bw="5" slack="0"/>
<pin id="422" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="add_ln144_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="5" slack="0"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="1" index="2" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln144/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="trunc_ln144_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="5" slack="0"/>
<pin id="433" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln144/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="acc_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="8" slack="0"/>
<pin id="438" dir="0" index="1" bw="4" slack="0"/>
<pin id="439" dir="0" index="2" bw="8" slack="0"/>
<pin id="440" dir="0" index="3" bw="4" slack="0"/>
<pin id="441" dir="0" index="4" bw="8" slack="0"/>
<pin id="442" dir="0" index="5" bw="4" slack="0"/>
<pin id="443" dir="0" index="6" bw="8" slack="0"/>
<pin id="444" dir="0" index="7" bw="4" slack="0"/>
<pin id="445" dir="0" index="8" bw="8" slack="0"/>
<pin id="446" dir="0" index="9" bw="4" slack="0"/>
<pin id="447" dir="0" index="10" bw="8" slack="0"/>
<pin id="448" dir="0" index="11" bw="4" slack="0"/>
<pin id="449" dir="0" index="12" bw="8" slack="0"/>
<pin id="450" dir="0" index="13" bw="4" slack="0"/>
<pin id="451" dir="0" index="14" bw="8" slack="0"/>
<pin id="452" dir="0" index="15" bw="4" slack="0"/>
<pin id="453" dir="0" index="16" bw="8" slack="0"/>
<pin id="454" dir="0" index="17" bw="4" slack="0"/>
<pin id="455" dir="0" index="18" bw="8" slack="0"/>
<pin id="456" dir="0" index="19" bw="4" slack="0"/>
<pin id="457" dir="0" index="20" bw="8" slack="0"/>
<pin id="458" dir="0" index="21" bw="4" slack="0"/>
<pin id="459" dir="0" index="22" bw="8" slack="0"/>
<pin id="460" dir="0" index="23" bw="4" slack="0"/>
<pin id="461" dir="0" index="24" bw="8" slack="0"/>
<pin id="462" dir="0" index="25" bw="4" slack="0"/>
<pin id="463" dir="0" index="26" bw="8" slack="0"/>
<pin id="464" dir="0" index="27" bw="4" slack="0"/>
<pin id="465" dir="0" index="28" bw="8" slack="0"/>
<pin id="466" dir="0" index="29" bw="4" slack="0"/>
<pin id="467" dir="0" index="30" bw="8" slack="0"/>
<pin id="468" dir="0" index="31" bw="4" slack="0"/>
<pin id="469" dir="0" index="32" bw="8" slack="0"/>
<pin id="470" dir="0" index="33" bw="8" slack="0"/>
<pin id="471" dir="0" index="34" bw="4" slack="0"/>
<pin id="472" dir="1" index="35" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="acc/2 "/>
</bind>
</comp>

<comp id="509" class="1004" name="phi_ln148_loc_load_load_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="12" slack="3"/>
<pin id="511" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_ln148_loc_load/4 "/>
</bind>
</comp>

<comp id="512" class="1004" name="trunc_ln146_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="12" slack="0"/>
<pin id="514" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln146/4 "/>
</bind>
</comp>

<comp id="516" class="1004" name="icmp_ln150_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="12" slack="0"/>
<pin id="518" dir="0" index="1" bw="12" slack="0"/>
<pin id="519" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln150/4 "/>
</bind>
</comp>

<comp id="522" class="1004" name="select_ln150_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="0" index="1" bw="11" slack="0"/>
<pin id="525" dir="0" index="2" bw="11" slack="0"/>
<pin id="526" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln150/4 "/>
</bind>
</comp>

<comp id="546" class="1004" name="switch_ln150_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="4" slack="2"/>
<pin id="548" dir="0" index="1" bw="1" slack="0"/>
<pin id="549" dir="0" index="2" bw="1" slack="0"/>
<pin id="550" dir="0" index="3" bw="3" slack="0"/>
<pin id="551" dir="0" index="4" bw="3" slack="0"/>
<pin id="552" dir="0" index="5" bw="4" slack="0"/>
<pin id="553" dir="0" index="6" bw="4" slack="0"/>
<pin id="554" dir="0" index="7" bw="4" slack="0"/>
<pin id="555" dir="0" index="8" bw="4" slack="0"/>
<pin id="556" dir="0" index="9" bw="4" slack="0"/>
<pin id="557" dir="0" index="10" bw="4" slack="0"/>
<pin id="558" dir="0" index="11" bw="4" slack="0"/>
<pin id="559" dir="0" index="12" bw="4" slack="0"/>
<pin id="560" dir="0" index="13" bw="3" slack="0"/>
<pin id="561" dir="0" index="14" bw="3" slack="0"/>
<pin id="562" dir="0" index="15" bw="2" slack="0"/>
<pin id="563" dir="1" index="16" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln150/4 "/>
</bind>
</comp>

<comp id="579" class="1004" name="store_ln144_store_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="5" slack="2"/>
<pin id="581" dir="0" index="1" bw="5" slack="3"/>
<pin id="582" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln144/4 "/>
</bind>
</comp>

<comp id="583" class="1005" name="u_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="5" slack="0"/>
<pin id="585" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="u "/>
</bind>
</comp>

<comp id="590" class="1005" name="input_15_val_read_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="12" slack="1"/>
<pin id="592" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="input_15_val_read "/>
</bind>
</comp>

<comp id="595" class="1005" name="input_14_val_read_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="12" slack="1"/>
<pin id="597" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="input_14_val_read "/>
</bind>
</comp>

<comp id="600" class="1005" name="input_13_val_read_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="12" slack="1"/>
<pin id="602" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="input_13_val_read "/>
</bind>
</comp>

<comp id="605" class="1005" name="input_12_val_read_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="12" slack="1"/>
<pin id="607" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="input_12_val_read "/>
</bind>
</comp>

<comp id="610" class="1005" name="input_11_val_read_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="12" slack="1"/>
<pin id="612" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="input_11_val_read "/>
</bind>
</comp>

<comp id="615" class="1005" name="input_10_val_read_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="12" slack="1"/>
<pin id="617" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="input_10_val_read "/>
</bind>
</comp>

<comp id="620" class="1005" name="input_9_val_read_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="12" slack="1"/>
<pin id="622" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="input_9_val_read "/>
</bind>
</comp>

<comp id="625" class="1005" name="input_8_val_read_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="12" slack="1"/>
<pin id="627" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="input_8_val_read "/>
</bind>
</comp>

<comp id="630" class="1005" name="input_7_val_read_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="12" slack="1"/>
<pin id="632" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="input_7_val_read "/>
</bind>
</comp>

<comp id="635" class="1005" name="input_6_val_read_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="12" slack="1"/>
<pin id="637" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="input_6_val_read "/>
</bind>
</comp>

<comp id="640" class="1005" name="input_5_val_read_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="12" slack="1"/>
<pin id="642" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="input_5_val_read "/>
</bind>
</comp>

<comp id="645" class="1005" name="input_4_val_read_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="12" slack="1"/>
<pin id="647" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="input_4_val_read "/>
</bind>
</comp>

<comp id="650" class="1005" name="input_3_val_read_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="12" slack="1"/>
<pin id="652" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="input_3_val_read "/>
</bind>
</comp>

<comp id="655" class="1005" name="input_2_val_read_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="12" slack="1"/>
<pin id="657" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="input_2_val_read "/>
</bind>
</comp>

<comp id="660" class="1005" name="input_1_val_read_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="12" slack="1"/>
<pin id="662" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="input_1_val_read "/>
</bind>
</comp>

<comp id="665" class="1005" name="input_0_val_read_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="12" slack="1"/>
<pin id="667" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="input_0_val_read "/>
</bind>
</comp>

<comp id="670" class="1005" name="phi_ln148_loc_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="12" slack="1"/>
<pin id="672" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln148_loc "/>
</bind>
</comp>

<comp id="679" class="1005" name="add_ln144_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="5" slack="2"/>
<pin id="681" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="add_ln144 "/>
</bind>
</comp>

<comp id="684" class="1005" name="trunc_ln144_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="4" slack="1"/>
<pin id="686" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln144 "/>
</bind>
</comp>

<comp id="690" class="1005" name="acc_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="8" slack="1"/>
<pin id="692" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="acc "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="167"><net_src comp="72" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="76" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="74" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="30" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="74" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="28" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="74" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="26" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="74" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="24" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="74" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="22" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="74" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="20" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="74" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="18" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="74" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="16" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="74" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="14" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="74" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="12" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="74" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="10" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="74" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="8" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="74" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="6" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="74" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="4" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="74" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="2" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="74" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="0" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="273"><net_src comp="162" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="60" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="280"><net_src comp="162" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="58" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="287"><net_src comp="162" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="56" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="294"><net_src comp="162" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="54" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="301"><net_src comp="162" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="52" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="308"><net_src comp="162" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="50" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="315"><net_src comp="162" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="48" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="322"><net_src comp="162" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="46" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="329"><net_src comp="162" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="44" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="336"><net_src comp="162" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="42" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="343"><net_src comp="162" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="40" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="350"><net_src comp="162" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="38" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="357"><net_src comp="162" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="36" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="364"><net_src comp="162" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="34" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="371"><net_src comp="162" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="32" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="378"><net_src comp="162" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="62" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="406"><net_src comp="148" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="407"><net_src comp="64" pin="0"/><net_sink comp="380" pin=20"/></net>

<net id="408"><net_src comp="66" pin="0"/><net_sink comp="380" pin=21"/></net>

<net id="409"><net_src comp="68" pin="0"/><net_sink comp="380" pin=22"/></net>

<net id="410"><net_src comp="70" pin="0"/><net_sink comp="380" pin=23"/></net>

<net id="415"><net_src comp="78" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="423"><net_src comp="416" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="80" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="416" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="82" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="434"><net_src comp="416" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="380" pin=2"/></net>

<net id="473"><net_src comp="84" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="474"><net_src comp="86" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="475"><net_src comp="88" pin="0"/><net_sink comp="436" pin=2"/></net>

<net id="476"><net_src comp="90" pin="0"/><net_sink comp="436" pin=3"/></net>

<net id="477"><net_src comp="92" pin="0"/><net_sink comp="436" pin=4"/></net>

<net id="478"><net_src comp="94" pin="0"/><net_sink comp="436" pin=5"/></net>

<net id="479"><net_src comp="96" pin="0"/><net_sink comp="436" pin=6"/></net>

<net id="480"><net_src comp="98" pin="0"/><net_sink comp="436" pin=7"/></net>

<net id="481"><net_src comp="100" pin="0"/><net_sink comp="436" pin=8"/></net>

<net id="482"><net_src comp="102" pin="0"/><net_sink comp="436" pin=9"/></net>

<net id="483"><net_src comp="104" pin="0"/><net_sink comp="436" pin=10"/></net>

<net id="484"><net_src comp="106" pin="0"/><net_sink comp="436" pin=11"/></net>

<net id="485"><net_src comp="108" pin="0"/><net_sink comp="436" pin=12"/></net>

<net id="486"><net_src comp="110" pin="0"/><net_sink comp="436" pin=13"/></net>

<net id="487"><net_src comp="112" pin="0"/><net_sink comp="436" pin=14"/></net>

<net id="488"><net_src comp="114" pin="0"/><net_sink comp="436" pin=15"/></net>

<net id="489"><net_src comp="116" pin="0"/><net_sink comp="436" pin=16"/></net>

<net id="490"><net_src comp="118" pin="0"/><net_sink comp="436" pin=17"/></net>

<net id="491"><net_src comp="120" pin="0"/><net_sink comp="436" pin=18"/></net>

<net id="492"><net_src comp="122" pin="0"/><net_sink comp="436" pin=19"/></net>

<net id="493"><net_src comp="124" pin="0"/><net_sink comp="436" pin=20"/></net>

<net id="494"><net_src comp="126" pin="0"/><net_sink comp="436" pin=21"/></net>

<net id="495"><net_src comp="128" pin="0"/><net_sink comp="436" pin=22"/></net>

<net id="496"><net_src comp="130" pin="0"/><net_sink comp="436" pin=23"/></net>

<net id="497"><net_src comp="132" pin="0"/><net_sink comp="436" pin=24"/></net>

<net id="498"><net_src comp="134" pin="0"/><net_sink comp="436" pin=25"/></net>

<net id="499"><net_src comp="116" pin="0"/><net_sink comp="436" pin=26"/></net>

<net id="500"><net_src comp="136" pin="0"/><net_sink comp="436" pin=27"/></net>

<net id="501"><net_src comp="120" pin="0"/><net_sink comp="436" pin=28"/></net>

<net id="502"><net_src comp="138" pin="0"/><net_sink comp="436" pin=29"/></net>

<net id="503"><net_src comp="140" pin="0"/><net_sink comp="436" pin=30"/></net>

<net id="504"><net_src comp="142" pin="0"/><net_sink comp="436" pin=31"/></net>

<net id="505"><net_src comp="144" pin="0"/><net_sink comp="436" pin=32"/></net>

<net id="506"><net_src comp="146" pin="0"/><net_sink comp="436" pin=33"/></net>

<net id="507"><net_src comp="431" pin="1"/><net_sink comp="436" pin=34"/></net>

<net id="508"><net_src comp="436" pin="35"/><net_sink comp="380" pin=1"/></net>

<net id="515"><net_src comp="509" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="520"><net_src comp="509" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="158" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="527"><net_src comp="516" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="528"><net_src comp="512" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="529"><net_src comp="160" pin="0"/><net_sink comp="522" pin=2"/></net>

<net id="530"><net_src comp="522" pin="3"/><net_sink comp="268" pin=2"/></net>

<net id="531"><net_src comp="522" pin="3"/><net_sink comp="275" pin=2"/></net>

<net id="532"><net_src comp="522" pin="3"/><net_sink comp="282" pin=2"/></net>

<net id="533"><net_src comp="522" pin="3"/><net_sink comp="289" pin=2"/></net>

<net id="534"><net_src comp="522" pin="3"/><net_sink comp="296" pin=2"/></net>

<net id="535"><net_src comp="522" pin="3"/><net_sink comp="303" pin=2"/></net>

<net id="536"><net_src comp="522" pin="3"/><net_sink comp="310" pin=2"/></net>

<net id="537"><net_src comp="522" pin="3"/><net_sink comp="317" pin=2"/></net>

<net id="538"><net_src comp="522" pin="3"/><net_sink comp="324" pin=2"/></net>

<net id="539"><net_src comp="522" pin="3"/><net_sink comp="331" pin=2"/></net>

<net id="540"><net_src comp="522" pin="3"/><net_sink comp="338" pin=2"/></net>

<net id="541"><net_src comp="522" pin="3"/><net_sink comp="345" pin=2"/></net>

<net id="542"><net_src comp="522" pin="3"/><net_sink comp="352" pin=2"/></net>

<net id="543"><net_src comp="522" pin="3"/><net_sink comp="359" pin=2"/></net>

<net id="544"><net_src comp="522" pin="3"/><net_sink comp="366" pin=2"/></net>

<net id="545"><net_src comp="522" pin="3"/><net_sink comp="373" pin=2"/></net>

<net id="564"><net_src comp="86" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="565"><net_src comp="90" pin="0"/><net_sink comp="546" pin=2"/></net>

<net id="566"><net_src comp="94" pin="0"/><net_sink comp="546" pin=3"/></net>

<net id="567"><net_src comp="98" pin="0"/><net_sink comp="546" pin=4"/></net>

<net id="568"><net_src comp="102" pin="0"/><net_sink comp="546" pin=5"/></net>

<net id="569"><net_src comp="106" pin="0"/><net_sink comp="546" pin=6"/></net>

<net id="570"><net_src comp="110" pin="0"/><net_sink comp="546" pin=7"/></net>

<net id="571"><net_src comp="114" pin="0"/><net_sink comp="546" pin=8"/></net>

<net id="572"><net_src comp="118" pin="0"/><net_sink comp="546" pin=9"/></net>

<net id="573"><net_src comp="122" pin="0"/><net_sink comp="546" pin=10"/></net>

<net id="574"><net_src comp="126" pin="0"/><net_sink comp="546" pin=11"/></net>

<net id="575"><net_src comp="130" pin="0"/><net_sink comp="546" pin=12"/></net>

<net id="576"><net_src comp="134" pin="0"/><net_sink comp="546" pin=13"/></net>

<net id="577"><net_src comp="136" pin="0"/><net_sink comp="546" pin=14"/></net>

<net id="578"><net_src comp="138" pin="0"/><net_sink comp="546" pin=15"/></net>

<net id="586"><net_src comp="164" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="588"><net_src comp="583" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="589"><net_src comp="583" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="593"><net_src comp="172" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="380" pin=18"/></net>

<net id="598"><net_src comp="178" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="380" pin=17"/></net>

<net id="603"><net_src comp="184" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="380" pin=16"/></net>

<net id="608"><net_src comp="190" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="380" pin=15"/></net>

<net id="613"><net_src comp="196" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="380" pin=14"/></net>

<net id="618"><net_src comp="202" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="380" pin=13"/></net>

<net id="623"><net_src comp="208" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="380" pin=12"/></net>

<net id="628"><net_src comp="214" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="380" pin=11"/></net>

<net id="633"><net_src comp="220" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="380" pin=10"/></net>

<net id="638"><net_src comp="226" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="380" pin=9"/></net>

<net id="643"><net_src comp="232" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="380" pin=8"/></net>

<net id="648"><net_src comp="238" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="380" pin=7"/></net>

<net id="653"><net_src comp="244" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="380" pin=6"/></net>

<net id="658"><net_src comp="250" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="380" pin=5"/></net>

<net id="663"><net_src comp="256" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="380" pin=4"/></net>

<net id="668"><net_src comp="262" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="380" pin=3"/></net>

<net id="673"><net_src comp="168" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="380" pin=19"/></net>

<net id="675"><net_src comp="670" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="682"><net_src comp="425" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="687"><net_src comp="431" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="380" pin=2"/></net>

<net id="689"><net_src comp="684" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="693"><net_src comp="436" pin="35"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="380" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_0 | {4 }
	Port: output_1 | {4 }
	Port: output_2 | {4 }
	Port: output_3 | {4 }
	Port: output_4 | {4 }
	Port: output_5 | {4 }
	Port: output_6 | {4 }
	Port: output_7 | {4 }
	Port: output_8 | {4 }
	Port: output_9 | {4 }
	Port: output_10 | {4 }
	Port: output_11 | {4 }
	Port: output_12 | {4 }
	Port: output_13 | {4 }
	Port: output_14 | {4 }
	Port: output_15 | {4 }
	Port: w_local_82_0 | {}
	Port: w_local_82_1 | {}
	Port: w_local_82_2 | {}
	Port: w_local_82_3 | {}
 - Input state : 
	Port: dense_relu : input_0_val | {1 }
	Port: dense_relu : input_1_val | {1 }
	Port: dense_relu : input_2_val | {1 }
	Port: dense_relu : input_3_val | {1 }
	Port: dense_relu : input_4_val | {1 }
	Port: dense_relu : input_5_val | {1 }
	Port: dense_relu : input_6_val | {1 }
	Port: dense_relu : input_7_val | {1 }
	Port: dense_relu : input_8_val | {1 }
	Port: dense_relu : input_9_val | {1 }
	Port: dense_relu : input_10_val | {1 }
	Port: dense_relu : input_11_val | {1 }
	Port: dense_relu : input_12_val | {1 }
	Port: dense_relu : input_13_val | {1 }
	Port: dense_relu : input_14_val | {1 }
	Port: dense_relu : input_15_val | {1 }
	Port: dense_relu : w_local_82_0 | {2 3 }
	Port: dense_relu : w_local_82_1 | {2 3 }
	Port: dense_relu : w_local_82_2 | {2 3 }
	Port: dense_relu : w_local_82_3 | {2 3 }
  - Chain level:
	State 1
		store_ln144 : 1
	State 2
		icmp_ln144 : 1
		add_ln144 : 1
		br_ln144 : 2
		trunc_ln144 : 1
		acc : 2
		call_ln145 : 3
	State 3
	State 4
		trunc_ln146 : 1
		icmp_ln150 : 1
		select_ln150 : 2
		write_ln150 : 3
		write_ln150 : 3
		write_ln150 : 3
		write_ln150 : 3
		write_ln150 : 3
		write_ln150 : 3
		write_ln150 : 3
		write_ln150 : 3
		write_ln150 : 3
		write_ln150 : 3
		write_ln150 : 3
		write_ln150 : 3
		write_ln150 : 3
		write_ln150 : 3
		write_ln150 : 3
		write_ln150 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------|---------|---------|---------|---------|
| Operation|                 Functional Unit                 |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_dense_relu_Pipeline_VITIS_LOOP_146_2_fu_380 |    1    | 9.69243 |   131   |   166   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
| sparsemux|                    acc_fu_436                   |    0    |    0    |    0    |    65   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                icmp_ln144_fu_419                |    0    |    0    |    0    |    13   |
|          |                icmp_ln150_fu_516                |    0    |    0    |    0    |    19   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|    add   |                 add_ln144_fu_425                |    0    |    0    |    0    |    13   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|  select  |               select_ln150_fu_522               |    0    |    0    |    0    |    11   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |          input_15_val_read_read_fu_172          |    0    |    0    |    0    |    0    |
|          |          input_14_val_read_read_fu_178          |    0    |    0    |    0    |    0    |
|          |          input_13_val_read_read_fu_184          |    0    |    0    |    0    |    0    |
|          |          input_12_val_read_read_fu_190          |    0    |    0    |    0    |    0    |
|          |          input_11_val_read_read_fu_196          |    0    |    0    |    0    |    0    |
|          |          input_10_val_read_read_fu_202          |    0    |    0    |    0    |    0    |
|          |           input_9_val_read_read_fu_208          |    0    |    0    |    0    |    0    |
|   read   |           input_8_val_read_read_fu_214          |    0    |    0    |    0    |    0    |
|          |           input_7_val_read_read_fu_220          |    0    |    0    |    0    |    0    |
|          |           input_6_val_read_read_fu_226          |    0    |    0    |    0    |    0    |
|          |           input_5_val_read_read_fu_232          |    0    |    0    |    0    |    0    |
|          |           input_4_val_read_read_fu_238          |    0    |    0    |    0    |    0    |
|          |           input_3_val_read_read_fu_244          |    0    |    0    |    0    |    0    |
|          |           input_2_val_read_read_fu_250          |    0    |    0    |    0    |    0    |
|          |           input_1_val_read_read_fu_256          |    0    |    0    |    0    |    0    |
|          |           input_0_val_read_read_fu_262          |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |             write_ln150_write_fu_268            |    0    |    0    |    0    |    0    |
|          |             write_ln150_write_fu_275            |    0    |    0    |    0    |    0    |
|          |             write_ln150_write_fu_282            |    0    |    0    |    0    |    0    |
|          |             write_ln150_write_fu_289            |    0    |    0    |    0    |    0    |
|          |             write_ln150_write_fu_296            |    0    |    0    |    0    |    0    |
|          |             write_ln150_write_fu_303            |    0    |    0    |    0    |    0    |
|          |             write_ln150_write_fu_310            |    0    |    0    |    0    |    0    |
|   write  |             write_ln150_write_fu_317            |    0    |    0    |    0    |    0    |
|          |             write_ln150_write_fu_324            |    0    |    0    |    0    |    0    |
|          |             write_ln150_write_fu_331            |    0    |    0    |    0    |    0    |
|          |             write_ln150_write_fu_338            |    0    |    0    |    0    |    0    |
|          |             write_ln150_write_fu_345            |    0    |    0    |    0    |    0    |
|          |             write_ln150_write_fu_352            |    0    |    0    |    0    |    0    |
|          |             write_ln150_write_fu_359            |    0    |    0    |    0    |    0    |
|          |             write_ln150_write_fu_366            |    0    |    0    |    0    |    0    |
|          |             write_ln150_write_fu_373            |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                trunc_ln144_fu_431               |    0    |    0    |    0    |    0    |
|          |                trunc_ln146_fu_512               |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|  switch  |               switch_ln150_fu_546               |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                 |    1    | 9.69243 |   131   |   287   |
|----------|-------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|       acc_reg_690       |    8   |
|    add_ln144_reg_679    |    5   |
| input_0_val_read_reg_665|   12   |
|input_10_val_read_reg_615|   12   |
|input_11_val_read_reg_610|   12   |
|input_12_val_read_reg_605|   12   |
|input_13_val_read_reg_600|   12   |
|input_14_val_read_reg_595|   12   |
|input_15_val_read_reg_590|   12   |
| input_1_val_read_reg_660|   12   |
| input_2_val_read_reg_655|   12   |
| input_3_val_read_reg_650|   12   |
| input_4_val_read_reg_645|   12   |
| input_5_val_read_reg_640|   12   |
| input_6_val_read_reg_635|   12   |
| input_7_val_read_reg_630|   12   |
| input_8_val_read_reg_625|   12   |
| input_9_val_read_reg_620|   12   |
|  phi_ln148_loc_reg_670  |   12   |
|   trunc_ln144_reg_684   |    4   |
|        u_reg_583        |    5   |
+-------------------------+--------+
|          Total          |   226  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                       Comp                      |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------------------------------------|------|------|------|--------||---------||---------||---------|
| grp_dense_relu_Pipeline_VITIS_LOOP_146_2_fu_380 |  p1  |   2  |   8  |   16   ||    0    ||    9    |
| grp_dense_relu_Pipeline_VITIS_LOOP_146_2_fu_380 |  p2  |   2  |   4  |    8   ||    0    ||    9    |
|-------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                      Total                      |      |      |      |   24   ||   3.22  ||    0    ||    18   |
|-------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    9   |   131  |   287  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    0   |   18   |
|  Register |    -   |    -   |   226  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   12   |   357  |   305  |
+-----------+--------+--------+--------+--------+
