INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling apatb_mvecmult.cpp
   Compiling mvecmult.cpp_pre.cpp.tb.cpp
   Compiling mvecmult_tb.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
Test 1: Success
Test 2: Success
Test 3: Success
Test 4: Success
Test 5: Success
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_mvecmult_top glbl -prj mvecmult.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s mvecmult 
Multi-threading is on. Using 8 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gpm58/5775_project/mvecmult_xil_prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gpm58/5775_project/mvecmult_xil_prj/solution1/sim/verilog/mvecmult.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_mvecmult_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gpm58/5775_project/mvecmult_xil_prj/solution1/sim/verilog/AESL_automem_A_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gpm58/5775_project/mvecmult_xil_prj/solution1/sim/verilog/AESL_automem_A_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gpm58/5775_project/mvecmult_xil_prj/solution1/sim/verilog/AESL_automem_A_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gpm58/5775_project/mvecmult_xil_prj/solution1/sim/verilog/AESL_automem_A_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gpm58/5775_project/mvecmult_xil_prj/solution1/sim/verilog/AESL_automem_A_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gpm58/5775_project/mvecmult_xil_prj/solution1/sim/verilog/AESL_automem_A_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gpm58/5775_project/mvecmult_xil_prj/solution1/sim/verilog/AESL_automem_A_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gpm58/5775_project/mvecmult_xil_prj/solution1/sim/verilog/AESL_automem_A_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gpm58/5775_project/mvecmult_xil_prj/solution1/sim/verilog/mvecmult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mvecmult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gpm58/5775_project/mvecmult_xil_prj/solution1/sim/verilog/mvecmult_mux_832_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mvecmult_mux_832_bkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gpm58/5775_project/mvecmult_xil_prj/solution1/sim/verilog/mvecmult_mux_2568cud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mvecmult_mux_2568cud
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mvecmult_mux_832_bkb(ID=1)
Compiling module xil_defaultlib.mvecmult_mux_2568cud(ID=1,din256...
Compiling module xil_defaultlib.mvecmult
Compiling module xil_defaultlib.AESL_automem_A_0
Compiling module xil_defaultlib.AESL_automem_A_1
Compiling module xil_defaultlib.AESL_automem_A_2
Compiling module xil_defaultlib.AESL_automem_A_3
Compiling module xil_defaultlib.AESL_automem_A_4
Compiling module xil_defaultlib.AESL_automem_A_5
Compiling module xil_defaultlib.AESL_automem_A_6
Compiling module xil_defaultlib.AESL_automem_A_7
Compiling module xil_defaultlib.apatb_mvecmult_top
Compiling module work.glbl
Built simulation snapshot mvecmult

****** Webtalk v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/gpm58/5775_project/mvecmult_xil_prj/solution1/sim/verilog/xsim.dir/mvecmult/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/gpm58/5775_project/mvecmult_xil_prj/solution1/sim/verilog/xsim.dir/mvecmult/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jul 26 01:47:47 2023. For additional details about this file, please refer to the WebTalk help file at /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Jul 26 01:47:47 2023...

****** xsim v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/mvecmult/xsim_script.tcl
# xsim {mvecmult} -autoloadwcfg -tclbatch {mvecmult.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source mvecmult.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 5 [0.00%] @ "125000"
// RTL Simulation : 1 / 5 [100.00%] @ "2626715000"
// RTL Simulation : 2 / 5 [100.00%] @ "5253295000"
// RTL Simulation : 3 / 5 [100.00%] @ "7879875000"
// RTL Simulation : 4 / 5 [100.00%] @ "10506455000"
// RTL Simulation : 5 / 5 [100.00%] @ "13133035000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 13133075 ns : File "/home/gpm58/5775_project/mvecmult_xil_prj/solution1/sim/verilog/mvecmult.autotb.v" Line 47672
run: Time (s): cpu = 00:00:00.12 ; elapsed = 00:07:10 . Memory (MB): peak = 1910.148 ; gain = 0.004 ; free physical = 913 ; free virtual = 27874
## quit
INFO: [Common 17-206] Exiting xsim at Wed Jul 26 01:55:11 2023...
Test 1: Failure
Test 2: Failure
Test 3: Failure
Test 4: Failure
Test 5: Failure
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
