$date
	Thu Feb  3 17:48:55 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_vector_sel $end
$scope module U0 $end
$var wire 32 ! in [31:0] $end
$var wire 32 " out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10101000100010011110010100010011 "
b10011111001011000100110101000 !
$end
#20
b10001001110010110000011111110010 "
b11110010000001111100101110001001 !
#40
b1100011010101101111000010110001 "
b10110001111100000101011001100011 !
#60
b100110100111111001100000000 "
b111100111101001100000100 !
#65
