
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.129954                       # Number of seconds simulated
sim_ticks                                1129954184000                       # Number of ticks simulated
final_tick                               1129954184000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 349081                       # Simulator instruction rate (inst/s)
host_op_rate                                   566081                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              782492776                       # Simulator tick rate (ticks/s)
host_mem_usage                                 665348                       # Number of bytes of host memory used
host_seconds                                  1444.04                       # Real time elapsed on the host
sim_insts                                   504088766                       # Number of instructions simulated
sim_ops                                     817446113                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1129954184000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        24695424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           24718208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     22816896                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        22816896                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              356                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           385866                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              386222                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        356514                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             356514                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              20164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           21855244                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              21875407                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         20164                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            20164                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        20192762                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             20192762                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        20192762                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             20164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          21855244                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             42068169                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 1129954184000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1129954184000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   238245982                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    64374659                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          5921                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           999                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1129954184000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1129954184000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   677335201                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            36                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1129954184000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       2259908368                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   504088766                       # Number of instructions committed
system.cpu.committedOps                     817446113                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             812629994                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1959                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     9452832                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     46565890                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    812629994                       # number of integer instructions
system.cpu.num_fp_insts                          1959                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          1822855601                       # number of times the integer registers were read
system.cpu.num_int_register_writes          705741308                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3779                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1484                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            297557775                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           279904588                       # number of times the CC registers were written
system.cpu.num_mem_refs                     302620636                       # number of memory refs
system.cpu.num_load_insts                   238245978                       # Number of load instructions
system.cpu.num_store_insts                   64374658                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2259908368                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          60772146                       # Number of branches fetched
system.cpu.op_class::No_OpClass               1362109      0.17%      0.17% # Class of executed instruction
system.cpu.op_class::IntAlu                 505014358     61.78%     61.95% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     61.95% # Class of executed instruction
system.cpu.op_class::IntDiv                   8448046      1.03%     62.98% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::MemRead                238245918     29.15%     92.12% # Class of executed instruction
system.cpu.op_class::MemWrite                64374231      7.88%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  60      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                427      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  817446113                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1129954184000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.828064                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           302620641                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            682346                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            443.500278                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.828064                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999664                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999664                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          423                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         605923628                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        605923628                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1129954184000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    237630080                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       237630080                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     64184180                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       64184180                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     301814260                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        301814260                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    301814260                       # number of overall hits
system.cpu.dcache.overall_hits::total       301814260                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       615902                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        615902                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       190479                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       190479                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       806381                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         806381                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       806381                       # number of overall misses
system.cpu.dcache.overall_misses::total        806381                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 132559513000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 132559513000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  18179364500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  18179364500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 150738877500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 150738877500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 150738877500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 150738877500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    238245982                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    238245982                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     64374659                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     64374659                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    302620641                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    302620641                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    302620641                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    302620641                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002585                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002585                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.002959                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002959                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.002665                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002665                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.002665                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002665                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 215228.255469                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 215228.255469                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 95440.255881                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 95440.255881                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 186932.575916                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 186932.575916                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 186932.575916                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 186932.575916                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       656836                       # number of writebacks
system.cpu.dcache.writebacks::total            656836                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       615902                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       615902                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       190479                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       190479                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       806381                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       806381                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       806381                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       806381                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 131943611000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 131943611000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  17988885500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  17988885500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 149932496500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 149932496500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 149932496500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 149932496500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002585                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002585                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.002959                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002959                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002665                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002665                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002665                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002665                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 214228.255469                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 214228.255469                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 94440.255881                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 94440.255881                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 185932.575916                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 185932.575916                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 185932.575916                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 185932.575916                       # average overall mshr miss latency
system.cpu.dcache.replacements                 681834                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1129954184000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1129954184000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1129954184000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           281.498388                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           677335201                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               356                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1902626.969101                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   281.498388                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.549802                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.549802                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          310                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          272                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.605469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1354670758                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1354670758                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1129954184000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    677334845                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       677334845                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     677334845                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        677334845                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    677334845                       # number of overall hits
system.cpu.icache.overall_hits::total       677334845                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          356                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           356                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          356                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            356                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          356                       # number of overall misses
system.cpu.icache.overall_misses::total           356                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     66205500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     66205500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     66205500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     66205500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     66205500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     66205500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677335201                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677335201                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677335201                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677335201                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677335201                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677335201                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 185970.505618                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 185970.505618                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 185970.505618                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 185970.505618                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 185970.505618                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 185970.505618                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           46                       # number of writebacks
system.cpu.icache.writebacks::total                46                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          356                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          356                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          356                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          356                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          356                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          356                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     65849500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     65849500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     65849500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     65849500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     65849500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     65849500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 184970.505618                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 184970.505618                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 184970.505618                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 184970.505618                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 184970.505618                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 184970.505618                       # average overall mshr miss latency
system.cpu.icache.replacements                     46                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1129954184000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1129954184000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1129954184000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2045.669616                       # Cycle average of tags in use
system.l2.tags.total_refs                     1488617                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    518821                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.869230                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.950943                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.912043                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2043.806631                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000464                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000445                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.997952                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998862                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          449                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1522                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12427757                       # Number of tag accesses
system.l2.tags.data_accesses                 12427757                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1129954184000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       656836                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           656836                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           46                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               46                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data            124035                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               124035                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               3009                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3009                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data         160975                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            160975                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                163984                       # number of demand (read+write) hits
system.l2.demand_hits::total                   163984                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data               163984                       # number of overall hits
system.l2.overall_hits::total                  163984                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            63435                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               63435                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           356                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              356                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       454927                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          454927                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 356                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              518362                       # number of demand (read+write) misses
system.l2.demand_misses::total                 518718                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                356                       # number of overall misses
system.l2.overall_misses::cpu.data             518362                       # number of overall misses
system.l2.overall_misses::total                518718                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  16369203500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   16369203500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     65313500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     65313500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 129329520000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 129329520000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      65313500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  145698723500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     145764037000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     65313500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 145698723500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    145764037000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       656836                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       656836                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           46                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           46                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data        124035                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           124035                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          66444                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             66444                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          356                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            356                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       615902                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        615902                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               356                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            682346                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               682702                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              356                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           682346                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              682702                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.954714                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.954714                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.738635                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.738635                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.759676                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.759801                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.759676                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.759801                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 258046.874754                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 258046.874754                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 183464.887640                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 183464.887640                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 284286.314068                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 284286.314068                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 183464.887640                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 281075.239890                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 281008.249184                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 183464.887640                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 281075.239890                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 281008.249184                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               503889                       # number of writebacks
system.l2.writebacks::total                    503889                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data        63435                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          63435                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          356                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          356                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       454927                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       454927                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            356                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         518362                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            518718                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           356                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        518362                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           518718                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  15734853500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  15734853500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     61753500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     61753500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 124780250000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 124780250000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     61753500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 140515103500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 140576857000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     61753500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 140515103500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 140576857000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.954714                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.954714                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.738635                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.738635                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.759676                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.759801                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.759676                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.759801                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 248046.874754                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 248046.874754                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 173464.887640                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 173464.887640                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 274286.314068                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 274286.314068                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 173464.887640                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 271075.239890                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 271008.249184                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 173464.887640                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 271075.239890                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 271008.249184                       # average overall mshr miss latency
system.l2.replacements                         516773                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 1129954184000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 16160.018171                       # Cycle average of tags in use
system.l3.tags.total_refs                     1022707                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    744062                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      1.374492                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks     1248.887395                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst         42.891804                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      14868.238972                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.076226                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.002618                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.907485                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.986329                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16383                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses               16960084606                       # Number of tag accesses
system.l3.tags.data_accesses              16960084606                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 1129954184000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks       503889                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           503889                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                772                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                   772                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data         131724                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total            131724                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                132496                       # number of demand (read+write) hits
system.l3.demand_hits::total                   132496                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data               132496                       # number of overall hits
system.l3.overall_hits::total                  132496                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            62663                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               62663                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          356                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data       323203                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total          323559                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 356                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data              385866                       # number of demand (read+write) misses
system.l3.demand_misses::total                 386222                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                356                       # number of overall misses
system.l3.overall_misses::cpu.data             385866                       # number of overall misses
system.l3.overall_misses::total                386222                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data  15028962500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   15028962500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     57837500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data 117882543498                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total 117940380998                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      57837500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data  132911505998                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     132969343498                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     57837500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data 132911505998                       # number of overall miss cycles
system.l3.overall_miss_latency::total    132969343498                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks       503889                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       503889                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          63435                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             63435                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          356                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data       454927                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total        455283                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               356                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data            518362                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               518718                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              356                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data           518362                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              518718                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.987830                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.987830                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.710450                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.710677                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.744395                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.744570                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.744395                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.744570                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 239837.902750                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 239837.902750                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 162464.887640                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 364732.206997                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 364509.659747                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 162464.887640                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 344449.902293                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 344282.157666                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 162464.887640                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 344449.902293                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 344282.157666                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks               356514                       # number of writebacks
system.l3.writebacks::total                    356514                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks        12409                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total         12409                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        62663                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          62663                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          356                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data       323203                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total       323559                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            356                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data         385866                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            386222                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           356                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data        385866                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           386222                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data  14402332500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  14402332500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     54277500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data 114650513498                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total 114704790998                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     54277500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data 129052845998                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 129107123498                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     54277500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data 129052845998                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 129107123498                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.987830                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.987830                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.710450                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.710677                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.744395                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.744570                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.744395                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.744570                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 229837.902750                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 229837.902750                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 152464.887640                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 354732.206997                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 354509.659747                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 152464.887640                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 334449.902293                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 334282.157666                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 152464.887640                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 334449.902293                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 334282.157666                       # average overall mshr miss latency
system.l3.replacements                         727678                       # number of replacements
system.membus.snoop_filter.tot_requests        772669                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       386447                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1129954184000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             323559                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       356514                       # Transaction distribution
system.membus.trans_dist::CleanEvict            12419                       # Transaction distribution
system.membus.trans_dist::ReadExReq             62663                       # Transaction distribution
system.membus.trans_dist::ReadExResp            62663                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        323559                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      1141377                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      1141377                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1141377                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     47535104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     47535104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                47535104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            386222                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  386222    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              386222                       # Request fanout histogram
system.membus.reqLayer2.occupancy          2201580500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1931120500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1488617                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       805915                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         309345                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       309345                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1129954184000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            616258                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1160725                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           46                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          409036                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          124035                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         124035                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            66444                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           66444                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           356                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       615902                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          758                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2294596                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2295354                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     85707648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               85733376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          887927                       # Total snoops (count)
system.tol2bus.snoopTraffic                  32248896                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1694664                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.182541                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.386290                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1385319     81.75%     81.75% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 309345     18.25%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1694664                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1401190500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            534000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1085536500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests      1035493                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests       516398                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops         371154                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops       371154                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 1129954184000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp            455283                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       860403                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict          383673                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            63435                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           63435                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq       455283                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      1553834                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side     65446848                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          727678                       # Total snoops (count)
system.tol3bus.snoopTraffic                  22816896                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          1246773                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.297692                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.457243                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                 875619     70.23%     70.23% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 371154     29.77%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            1246773                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         1021823623                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         778077375                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
