C:/Users/aluno/Documents/CI_DIGITAL/VHDL/A-005/aula4_testbench.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/aluno/Documents/CI_DIGITAL/VHDL/A-005/aula4_testbench.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity testbench
-- Compiling architecture stimulus of testbench

} {} {}}
