{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1522817542373 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1522817542377 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 03 21:52:22 2018 " "Processing started: Tue Apr 03 21:52:22 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1522817542377 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522817542377 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EPT_10M04_AF_S2_Top -c EPT_10M04_AF_S2_Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off EPT_10M04_AF_S2_Top -c EPT_10M04_AF_S2_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522817542377 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1522817542855 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1522817542855 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "EPT_10M04_AF_S2_Top.v(222) " "Verilog HDL information at EPT_10M04_AF_S2_Top.v(222): always construct contains both blocking and non-blocking assignments" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 222 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1522817554481 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "EPT_10M04_AF_S2_Top.v(301) " "Verilog HDL warning at EPT_10M04_AF_S2_Top.v(301): extended using \"x\" or \"z\"" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 301 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522817554481 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "EPT_10M04_AF_S2_Top.v(298) " "Verilog HDL information at EPT_10M04_AF_S2_Top.v(298): always construct contains both blocking and non-blocking assignments" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 298 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1522817554481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/products/earth people technology/maxprologic_fpga_project_2.6_dvd/projects_hdl/ept_10m04_af_blinky/src/ept_10m04_af_s2_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/products/earth people technology/maxprologic_fpga_project_2.6_dvd/projects_hdl/ept_10m04_af_blinky/src/ept_10m04_af_s2_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 EPT_10M04_AF_S2_Top " "Found entity 1: EPT_10M04_AF_S2_Top" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522817554497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522817554497 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "led_reset EPT_10M04_AF_S2_Top.v(115) " "Verilog HDL Implicit Net warning at EPT_10M04_AF_S2_Top.v(115): created implicit net for \"led_reset\"" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 115 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522817554497 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EPT_10M04_AF_S2_Top " "Elaborating entity \"EPT_10M04_AF_S2_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1522817554512 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led_reset EPT_10M04_AF_S2_Top.v(115) " "Verilog HDL or VHDL warning at EPT_10M04_AF_S2_Top.v(115): object \"led_reset\" assigned a value but never read" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1522817554528 "|EPT_10M04_AF_S2_Top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "timer_value EPT_10M04_AF_S2_Top.v(171) " "Verilog HDL Always Construct warning at EPT_10M04_AF_S2_Top.v(171): inferring latch(es) for variable \"timer_value\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 171 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1522817554528 "|EPT_10M04_AF_S2_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[0\] EPT_10M04_AF_S2_Top.v(171) " "Inferred latch for \"timer_value\[0\]\" at EPT_10M04_AF_S2_Top.v(171)" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522817554528 "|EPT_10M04_AF_S2_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[1\] EPT_10M04_AF_S2_Top.v(171) " "Inferred latch for \"timer_value\[1\]\" at EPT_10M04_AF_S2_Top.v(171)" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522817554528 "|EPT_10M04_AF_S2_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[2\] EPT_10M04_AF_S2_Top.v(171) " "Inferred latch for \"timer_value\[2\]\" at EPT_10M04_AF_S2_Top.v(171)" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522817554528 "|EPT_10M04_AF_S2_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[3\] EPT_10M04_AF_S2_Top.v(171) " "Inferred latch for \"timer_value\[3\]\" at EPT_10M04_AF_S2_Top.v(171)" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522817554528 "|EPT_10M04_AF_S2_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[4\] EPT_10M04_AF_S2_Top.v(171) " "Inferred latch for \"timer_value\[4\]\" at EPT_10M04_AF_S2_Top.v(171)" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522817554528 "|EPT_10M04_AF_S2_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[5\] EPT_10M04_AF_S2_Top.v(171) " "Inferred latch for \"timer_value\[5\]\" at EPT_10M04_AF_S2_Top.v(171)" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522817554528 "|EPT_10M04_AF_S2_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[6\] EPT_10M04_AF_S2_Top.v(171) " "Inferred latch for \"timer_value\[6\]\" at EPT_10M04_AF_S2_Top.v(171)" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522817554528 "|EPT_10M04_AF_S2_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[7\] EPT_10M04_AF_S2_Top.v(171) " "Inferred latch for \"timer_value\[7\]\" at EPT_10M04_AF_S2_Top.v(171)" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522817554528 "|EPT_10M04_AF_S2_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[8\] EPT_10M04_AF_S2_Top.v(171) " "Inferred latch for \"timer_value\[8\]\" at EPT_10M04_AF_S2_Top.v(171)" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522817554528 "|EPT_10M04_AF_S2_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[9\] EPT_10M04_AF_S2_Top.v(171) " "Inferred latch for \"timer_value\[9\]\" at EPT_10M04_AF_S2_Top.v(171)" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522817554528 "|EPT_10M04_AF_S2_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[10\] EPT_10M04_AF_S2_Top.v(171) " "Inferred latch for \"timer_value\[10\]\" at EPT_10M04_AF_S2_Top.v(171)" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522817554528 "|EPT_10M04_AF_S2_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[11\] EPT_10M04_AF_S2_Top.v(171) " "Inferred latch for \"timer_value\[11\]\" at EPT_10M04_AF_S2_Top.v(171)" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522817554528 "|EPT_10M04_AF_S2_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[12\] EPT_10M04_AF_S2_Top.v(171) " "Inferred latch for \"timer_value\[12\]\" at EPT_10M04_AF_S2_Top.v(171)" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522817554528 "|EPT_10M04_AF_S2_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[13\] EPT_10M04_AF_S2_Top.v(171) " "Inferred latch for \"timer_value\[13\]\" at EPT_10M04_AF_S2_Top.v(171)" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522817554528 "|EPT_10M04_AF_S2_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[14\] EPT_10M04_AF_S2_Top.v(171) " "Inferred latch for \"timer_value\[14\]\" at EPT_10M04_AF_S2_Top.v(171)" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522817554528 "|EPT_10M04_AF_S2_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[15\] EPT_10M04_AF_S2_Top.v(171) " "Inferred latch for \"timer_value\[15\]\" at EPT_10M04_AF_S2_Top.v(171)" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522817554528 "|EPT_10M04_AF_S2_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[16\] EPT_10M04_AF_S2_Top.v(171) " "Inferred latch for \"timer_value\[16\]\" at EPT_10M04_AF_S2_Top.v(171)" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522817554528 "|EPT_10M04_AF_S2_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[17\] EPT_10M04_AF_S2_Top.v(171) " "Inferred latch for \"timer_value\[17\]\" at EPT_10M04_AF_S2_Top.v(171)" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522817554528 "|EPT_10M04_AF_S2_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[18\] EPT_10M04_AF_S2_Top.v(171) " "Inferred latch for \"timer_value\[18\]\" at EPT_10M04_AF_S2_Top.v(171)" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522817554528 "|EPT_10M04_AF_S2_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[19\] EPT_10M04_AF_S2_Top.v(171) " "Inferred latch for \"timer_value\[19\]\" at EPT_10M04_AF_S2_Top.v(171)" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522817554528 "|EPT_10M04_AF_S2_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[20\] EPT_10M04_AF_S2_Top.v(171) " "Inferred latch for \"timer_value\[20\]\" at EPT_10M04_AF_S2_Top.v(171)" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522817554528 "|EPT_10M04_AF_S2_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[21\] EPT_10M04_AF_S2_Top.v(171) " "Inferred latch for \"timer_value\[21\]\" at EPT_10M04_AF_S2_Top.v(171)" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522817554528 "|EPT_10M04_AF_S2_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[22\] EPT_10M04_AF_S2_Top.v(171) " "Inferred latch for \"timer_value\[22\]\" at EPT_10M04_AF_S2_Top.v(171)" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522817554528 "|EPT_10M04_AF_S2_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[23\] EPT_10M04_AF_S2_Top.v(171) " "Inferred latch for \"timer_value\[23\]\" at EPT_10M04_AF_S2_Top.v(171)" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522817554528 "|EPT_10M04_AF_S2_Top"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 228 -1 0 } } { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 258 -1 0 } } { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 357 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1522817555044 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1522817555044 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "CLK_50MHZ_ENABLE VCC " "Pin \"CLK_50MHZ_ENABLE\" is stuck at VCC" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522817555075 "|EPT_10M04_AF_S2_Top|CLK_50MHZ_ENABLE"} { "Warning" "WMLS_MLS_STUCK_PIN" "CLK_32KHZ_ENABLE GND " "Pin \"CLK_32KHZ_ENABLE\" is stuck at GND" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522817555075 "|EPT_10M04_AF_S2_Top|CLK_32KHZ_ENABLE"} { "Warning" "WMLS_MLS_STUCK_PIN" "XIO_1\[2\] GND " "Pin \"XIO_1\[2\]\" is stuck at GND" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522817555075 "|EPT_10M04_AF_S2_Top|XIO_1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "XIO_1\[3\] GND " "Pin \"XIO_1\[3\]\" is stuck at GND" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522817555075 "|EPT_10M04_AF_S2_Top|XIO_1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "XIO_1\[4\] VCC " "Pin \"XIO_1\[4\]\" is stuck at VCC" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522817555075 "|EPT_10M04_AF_S2_Top|XIO_1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "XIO_1\[5\] GND " "Pin \"XIO_1\[5\]\" is stuck at GND" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522817555075 "|EPT_10M04_AF_S2_Top|XIO_1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "XIO_1\[6\] GND " "Pin \"XIO_1\[6\]\" is stuck at GND" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522817555075 "|EPT_10M04_AF_S2_Top|XIO_1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "XIO_1\[7\] GND " "Pin \"XIO_1\[7\]\" is stuck at GND" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522817555075 "|EPT_10M04_AF_S2_Top|XIO_1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "XIO_4\[0\] GND " "Pin \"XIO_4\[0\]\" is stuck at GND" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522817555075 "|EPT_10M04_AF_S2_Top|XIO_4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "XIO_4\[1\] GND " "Pin \"XIO_4\[1\]\" is stuck at GND" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522817555075 "|EPT_10M04_AF_S2_Top|XIO_4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "XIO_4\[2\] GND " "Pin \"XIO_4\[2\]\" is stuck at GND" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522817555075 "|EPT_10M04_AF_S2_Top|XIO_4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "XIO_4\[3\] GND " "Pin \"XIO_4\[3\]\" is stuck at GND" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522817555075 "|EPT_10M04_AF_S2_Top|XIO_4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "XIO_4\[4\] GND " "Pin \"XIO_4\[4\]\" is stuck at GND" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522817555075 "|EPT_10M04_AF_S2_Top|XIO_4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "XIO_4\[5\] GND " "Pin \"XIO_4\[5\]\" is stuck at GND" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522817555075 "|EPT_10M04_AF_S2_Top|XIO_4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "XIO_4\[6\] GND " "Pin \"XIO_4\[6\]\" is stuck at GND" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522817555075 "|EPT_10M04_AF_S2_Top|XIO_4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "XIO_4\[7\] GND " "Pin \"XIO_4\[7\]\" is stuck at GND" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522817555075 "|EPT_10M04_AF_S2_Top|XIO_4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "XIO_4\[8\] VCC " "Pin \"XIO_4\[8\]\" is stuck at VCC" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522817555075 "|EPT_10M04_AF_S2_Top|XIO_4[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1522817555075 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1522817555137 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/EPT_10M04_AF_S2_Top/output_files/EPT_10M04_AF_S2_Top.map.smsg " "Generated suppressed messages file C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/EPT_10M04_AF_S2_Top/output_files/EPT_10M04_AF_S2_Top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522817555492 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1522817555742 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522817555742 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK_32KHZ " "No output dependent on input pin \"CLK_32KHZ\"" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522817555821 "|EPT_10M04_AF_S2_Top|CLK_32KHZ"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIO_2\[0\] " "No output dependent on input pin \"XIO_2\[0\]\"" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522817555821 "|EPT_10M04_AF_S2_Top|XIO_2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIO_2\[1\] " "No output dependent on input pin \"XIO_2\[1\]\"" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522817555821 "|EPT_10M04_AF_S2_Top|XIO_2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIO_2\[2\] " "No output dependent on input pin \"XIO_2\[2\]\"" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522817555821 "|EPT_10M04_AF_S2_Top|XIO_2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIO_2\[3\] " "No output dependent on input pin \"XIO_2\[3\]\"" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522817555821 "|EPT_10M04_AF_S2_Top|XIO_2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIO_2\[4\] " "No output dependent on input pin \"XIO_2\[4\]\"" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522817555821 "|EPT_10M04_AF_S2_Top|XIO_2[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIO_2\[5\] " "No output dependent on input pin \"XIO_2\[5\]\"" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522817555821 "|EPT_10M04_AF_S2_Top|XIO_2[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIO_2\[6\] " "No output dependent on input pin \"XIO_2\[6\]\"" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522817555821 "|EPT_10M04_AF_S2_Top|XIO_2[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIO_2\[7\] " "No output dependent on input pin \"XIO_2\[7\]\"" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522817555821 "|EPT_10M04_AF_S2_Top|XIO_2[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIO_3\[0\] " "No output dependent on input pin \"XIO_3\[0\]\"" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522817555821 "|EPT_10M04_AF_S2_Top|XIO_3[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIO_3\[1\] " "No output dependent on input pin \"XIO_3\[1\]\"" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522817555821 "|EPT_10M04_AF_S2_Top|XIO_3[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIO_3\[2\] " "No output dependent on input pin \"XIO_3\[2\]\"" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522817555821 "|EPT_10M04_AF_S2_Top|XIO_3[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIO_3\[3\] " "No output dependent on input pin \"XIO_3\[3\]\"" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522817555821 "|EPT_10M04_AF_S2_Top|XIO_3[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIO_3\[4\] " "No output dependent on input pin \"XIO_3\[4\]\"" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522817555821 "|EPT_10M04_AF_S2_Top|XIO_3[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIO_3\[5\] " "No output dependent on input pin \"XIO_3\[5\]\"" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522817555821 "|EPT_10M04_AF_S2_Top|XIO_3[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIO_3\[6\] " "No output dependent on input pin \"XIO_3\[6\]\"" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522817555821 "|EPT_10M04_AF_S2_Top|XIO_3[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIO_3\[7\] " "No output dependent on input pin \"XIO_3\[7\]\"" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522817555821 "|EPT_10M04_AF_S2_Top|XIO_3[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PWR_ENABLE " "No output dependent on input pin \"PWR_ENABLE\"" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522817555821 "|EPT_10M04_AF_S2_Top|PWR_ENABLE"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1522817555821 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "114 " "Implemented 114 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1522817555821 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1522817555821 ""} { "Info" "ICUT_CUT_TM_LCELLS" "67 " "Implemented 67 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1522817555821 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1522817555821 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "666 " "Peak virtual memory: 666 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1522817555867 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 03 21:52:35 2018 " "Processing ended: Tue Apr 03 21:52:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1522817555867 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1522817555867 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1522817555867 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1522817555867 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1522817557960 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1522817557960 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 03 21:52:37 2018 " "Processing started: Tue Apr 03 21:52:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1522817557960 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1522817557960 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off EPT_10M04_AF_S2_Top -c EPT_10M04_AF_S2_Top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off EPT_10M04_AF_S2_Top -c EPT_10M04_AF_S2_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1522817557960 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1522817558539 ""}
{ "Info" "0" "" "Project  = EPT_10M04_AF_S2_Top" {  } {  } 0 0 "Project  = EPT_10M04_AF_S2_Top" 0 0 "Fitter" 0 0 1522817558539 ""}
{ "Info" "0" "" "Revision = EPT_10M04_AF_S2_Top" {  } {  } 0 0 "Revision = EPT_10M04_AF_S2_Top" 0 0 "Fitter" 0 0 1522817558539 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1522817558632 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1522817558632 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "EPT_10M04_AF_S2_Top 10M04SAE144C8G " "Selected device 10M04SAE144C8G for design \"EPT_10M04_AF_S2_Top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1522817558648 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1522817558695 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1522817558695 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1522817558835 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1522817558850 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1522817559022 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8G " "Device 10M08SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1522817559038 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8GES " "Device 10M08SAE144C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1522817559038 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SAE144C8G " "Device 10M16SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1522817559038 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25SAE144C8G " "Device 10M25SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1522817559038 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1522817559038 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ 16 " "Pin ~ALTERA_TMS~ is reserved at location 16" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/EPT_10M04_AF_S2_Top/" { { 0 { 0 ""} 0 234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1522817559038 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ 18 " "Pin ~ALTERA_TCK~ is reserved at location 18" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/EPT_10M04_AF_S2_Top/" { { 0 { 0 ""} 0 236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1522817559038 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ 19 " "Pin ~ALTERA_TDI~ is reserved at location 19" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/EPT_10M04_AF_S2_Top/" { { 0 { 0 ""} 0 238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1522817559038 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ 20 " "Pin ~ALTERA_TDO~ is reserved at location 20" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/EPT_10M04_AF_S2_Top/" { { 0 { 0 ""} 0 240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1522817559038 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ 126 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location 126" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/EPT_10M04_AF_S2_Top/" { { 0 { 0 ""} 0 242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1522817559038 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ 129 " "Pin ~ALTERA_nCONFIG~ is reserved at location 129" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/EPT_10M04_AF_S2_Top/" { { 0 { 0 ""} 0 244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1522817559038 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ 136 " "Pin ~ALTERA_nSTATUS~ is reserved at location 136" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/EPT_10M04_AF_S2_Top/" { { 0 { 0 ""} 0 246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1522817559038 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ 138 " "Pin ~ALTERA_CONF_DONE~ is reserved at location 138" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/EPT_10M04_AF_S2_Top/" { { 0 { 0 ""} 0 248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1522817559038 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1522817559038 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1522817559038 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1522817559038 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1522817559038 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1522817559038 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1522817559038 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "LED\[0\] 1B 3.3-V LVTTL 3.3V 2.5V " "Pin LED\[0\] with I/O standard assignment 3.3-V LVTTL is incompatible with I/O bank 1B. I/O standard 3.3-V LVTTL, has a VCCIO requirement of 3.3V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 2.5V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "CLK_50MHZ_ENABLE 1B 2.5V " "Pin CLK_50MHZ_ENABLE in I/O bank 1B uses VCCIO 2.5V" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { CLK_50MHZ_ENABLE } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_50MHZ_ENABLE" } } } } { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/EPT_10M04_AF_S2_Top/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1522817559194 ""}  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { LED[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[0\]" } } } } { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 307 0 0 } } { "temporary_test_loc" "" { Generic "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/EPT_10M04_AF_S2_Top/" { { 0 { 0 ""} 0 9 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1522817559194 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "LED\[1\] 1B 3.3-V LVTTL 3.3V 2.5V " "Pin LED\[1\] with I/O standard assignment 3.3-V LVTTL is incompatible with I/O bank 1B. I/O standard 3.3-V LVTTL, has a VCCIO requirement of 3.3V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 2.5V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "CLK_50MHZ_ENABLE 1B 2.5V " "Pin CLK_50MHZ_ENABLE in I/O bank 1B uses VCCIO 2.5V" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { CLK_50MHZ_ENABLE } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_50MHZ_ENABLE" } } } } { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/EPT_10M04_AF_S2_Top/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1522817559194 ""}  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { LED[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[1\]" } } } } { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 307 0 0 } } { "temporary_test_loc" "" { Generic "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/EPT_10M04_AF_S2_Top/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1522817559194 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "LED\[2\] 1B 3.3-V LVTTL 3.3V 2.5V " "Pin LED\[2\] with I/O standard assignment 3.3-V LVTTL is incompatible with I/O bank 1B. I/O standard 3.3-V LVTTL, has a VCCIO requirement of 3.3V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 2.5V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "CLK_50MHZ_ENABLE 1B 2.5V " "Pin CLK_50MHZ_ENABLE in I/O bank 1B uses VCCIO 2.5V" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { CLK_50MHZ_ENABLE } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_50MHZ_ENABLE" } } } } { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/EPT_10M04_AF_S2_Top/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1522817559194 ""}  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { LED[2] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[2\]" } } } } { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 307 0 0 } } { "temporary_test_loc" "" { Generic "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/EPT_10M04_AF_S2_Top/" { { 0 { 0 ""} 0 8 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1522817559194 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "LED\[3\] 1B 3.3-V LVTTL 3.3V 2.5V " "Pin LED\[3\] with I/O standard assignment 3.3-V LVTTL is incompatible with I/O bank 1B. I/O standard 3.3-V LVTTL, has a VCCIO requirement of 3.3V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 2.5V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "CLK_50MHZ_ENABLE 1B 2.5V " "Pin CLK_50MHZ_ENABLE in I/O bank 1B uses VCCIO 2.5V" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { CLK_50MHZ_ENABLE } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_50MHZ_ENABLE" } } } } { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/EPT_10M04_AF_S2_Top/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1522817559194 ""}  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { LED[3] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[3\]" } } } } { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 307 0 0 } } { "temporary_test_loc" "" { Generic "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/EPT_10M04_AF_S2_Top/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1522817559194 ""}
{ "Error" "EFIOMGR_IO_BANK_INPUTS_VCCIO_INCOMPATIBLE" "CLK_50MHZ 2 2.5 V 3.3V " "Pin CLK_50MHZ is incompatible with I/O bank 2.  Pin uses I/O standard 2.5 V, which has a VCCIO requirement incompatible with that bank's VCCIO setting or its other pins that use VCCIO 3.3V." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "CLK_32KHZ 2 3.3V " "Pin CLK_32KHZ in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { CLK_32KHZ } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_32KHZ" } } } } { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/EPT_10M04_AF_S2_Top/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1522817559194 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "CLK_32KHZ_ENABLE 2 3.3V " "Pin CLK_32KHZ_ENABLE in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { CLK_32KHZ_ENABLE } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_32KHZ_ENABLE" } } } } { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/EPT_10M04_AF_S2_Top/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1522817559194 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "LED\[4\] 2 3.3V " "Pin LED\[4\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { LED[4] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[4\]" } } } } { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 307 0 0 } } { "temporary_test_loc" "" { Generic "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/EPT_10M04_AF_S2_Top/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1522817559194 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "LED\[5\] 2 3.3V " "Pin LED\[5\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { LED[5] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[5\]" } } } } { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 307 0 0 } } { "temporary_test_loc" "" { Generic "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/EPT_10M04_AF_S2_Top/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1522817559194 ""}  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { CLK_50MHZ } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_50MHZ" } } } } { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/EPT_10M04_AF_S2_Top/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169029 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or its other pins that use VCCIO %4!s!." 0 0 "Fitter" 0 -1 1522817559194 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522817559194 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1522817559320 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 MAX 10 " "1 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK_32KHZ 3.3-V LVTTL 27 " "Pin CLK_32KHZ uses I/O standard 3.3-V LVTTL at 27" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { CLK_32KHZ } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_32KHZ" } } } } { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/EPT_10M04_AF_S2_Top/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522817559335 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1522817559335 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "15 " "Following 15 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "XIO_1\[2\] GND " "Pin XIO_1\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { XIO_1[2] } } } { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/EPT_10M04_AF_S2_Top/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1522817559335 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "XIO_1\[3\] GND " "Pin XIO_1\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { XIO_1[3] } } } { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/EPT_10M04_AF_S2_Top/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1522817559335 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "XIO_1\[4\] VCC " "Pin XIO_1\[4\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { XIO_1[4] } } } { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/EPT_10M04_AF_S2_Top/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1522817559335 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "XIO_1\[5\] GND " "Pin XIO_1\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { XIO_1[5] } } } { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/EPT_10M04_AF_S2_Top/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1522817559335 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "XIO_1\[6\] GND " "Pin XIO_1\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { XIO_1[6] } } } { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/EPT_10M04_AF_S2_Top/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1522817559335 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "XIO_1\[7\] GND " "Pin XIO_1\[7\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { XIO_1[7] } } } { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/EPT_10M04_AF_S2_Top/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1522817559335 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "XIO_4\[0\] GND " "Pin XIO_4\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { XIO_4[0] } } } { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/EPT_10M04_AF_S2_Top/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1522817559335 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "XIO_4\[1\] GND " "Pin XIO_4\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { XIO_4[1] } } } { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/EPT_10M04_AF_S2_Top/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1522817559335 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "XIO_4\[2\] GND " "Pin XIO_4\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { XIO_4[2] } } } { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/EPT_10M04_AF_S2_Top/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1522817559335 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "XIO_4\[3\] GND " "Pin XIO_4\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { XIO_4[3] } } } { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/EPT_10M04_AF_S2_Top/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1522817559335 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "XIO_4\[4\] GND " "Pin XIO_4\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { XIO_4[4] } } } { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/EPT_10M04_AF_S2_Top/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1522817559335 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "XIO_4\[5\] GND " "Pin XIO_4\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { XIO_4[5] } } } { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/EPT_10M04_AF_S2_Top/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1522817559335 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "XIO_4\[6\] GND " "Pin XIO_4\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { XIO_4[6] } } } { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/EPT_10M04_AF_S2_Top/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1522817559335 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "XIO_4\[7\] GND " "Pin XIO_4\[7\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { XIO_4[7] } } } { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/EPT_10M04_AF_S2_Top/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1522817559335 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "XIO_4\[8\] VCC " "Pin XIO_4\[8\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { XIO_4[8] } } } { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Jolly/Products/Earth People Technology/MAXPROLOGIC_FPGA_PROJECT_2.6_DVD/Projects_HDL/EPT_10M04_AF_Blinky/EPT_10M04_AF_S2_Top/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1522817559335 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1522817559335 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 6 s 6 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 6 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "838 " "Peak virtual memory: 838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1522817559507 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 03 21:52:39 2018 " "Processing ended: Tue Apr 03 21:52:39 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1522817559507 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1522817559507 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1522817559507 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1522817559507 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 47 s " "Quartus Prime Full Compilation was unsuccessful. 8 errors, 47 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1522817560195 ""}
