#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Tue Nov 25 01:23:28 2025
# Process ID         : 164559
# Current directory  : /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1
# Command line       : vivado -log bd_0_hls_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl
# Log file           : /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.vds
# Journal file       : /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/vivado.jou
# Running On         : unnath-popos
# Platform           : Pop
# Operating System   : Pop!_OS 24.04 LTS
# Processor Detail   : 12th Gen Intel(R) Core(TM) i5-12450H
# CPU Frequency      : 3882.106 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 12
# Host memory        : 16412 MB
# Swap memory        : 20707 MB
# Total Virtual      : 37120 MB
# Available Virtual  : 23950 MB
#-----------------------------------------------------------
source bd_0_hls_inst_0.tcl -notrace
INFO: Dispatch client connection id - 43089
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/unnath/software/Xilinx/2025.1/Vivado/data/ip'.
Command: synth_design -top bd_0_hls_inst_0 -part xc7a35tcpg236-1 -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 164598
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2116.199 ; gain = 438.742 ; free physical = 716 ; free virtual = 21844
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'nn_fpga_top' [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top.v:9]
INFO: [Synth 8-6157] synthesizing module 'nn_fpga_top_B1_ROM_AUTO_1R' [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_B1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './nn_fpga_top_B1_ROM_AUTO_1R.dat' is read successfully [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_B1_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'nn_fpga_top_B1_ROM_AUTO_1R' (0#1) [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_B1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'nn_fpga_top_output_RAM_AUTO_1R1W' [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_output_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'nn_fpga_top_output_RAM_AUTO_1R1W' (0#1) [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_output_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'nn_fpga_top_image_RAM_AUTO_1R1W' [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_image_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'nn_fpga_top_image_RAM_AUTO_1R1W' (0#1) [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_image_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'nn_fpga_top_h1_RAM_AUTO_1R1W' [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_h1_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'nn_fpga_top_h1_RAM_AUTO_1R1W' (0#1) [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_h1_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_63_1' [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_63_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_63_1_test_images_ROM_AUTO_1R' [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_63_1_test_images_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_63_1_test_images_ROM_AUTO_1R.dat' is read successfully [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_63_1_test_images_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_63_1_test_images_ROM_AUTO_1R' (0#1) [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_63_1_test_images_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'nn_fpga_top_flow_control_loop_pipe_sequential_init' [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'nn_fpga_top_flow_control_loop_pipe_sequential_init' (0#1) [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_63_1' (0#1) [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_63_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2' [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_W2_ROM_AUTO_1R' [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_W2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_W2_ROM_AUTO_1R.dat' is read successfully [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_W2_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_W2_ROM_AUTO_1R' (0#1) [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_W2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_B2_ROM_AUTO_1R' [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_B2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_B2_ROM_AUTO_1R.dat' is read successfully [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_B2_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_B2_ROM_AUTO_1R' (0#1) [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_B2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'nn_fpga_top_mac_muladd_16s_9s_24ns_24_4_1' [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_mac_muladd_16s_9s_24ns_24_4_1.v:45]
INFO: [Synth 8-6157] synthesizing module 'nn_fpga_top_mac_muladd_16s_9s_24ns_24_4_1_DSP48_0' [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_mac_muladd_16s_9s_24ns_24_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'nn_fpga_top_mac_muladd_16s_9s_24ns_24_4_1_DSP48_0' (0#1) [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_mac_muladd_16s_9s_24ns_24_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'nn_fpga_top_mac_muladd_16s_9s_24ns_24_4_1' (0#1) [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_mac_muladd_16s_9s_24ns_24_4_1.v:45]
INFO: [Synth 8-6155] done synthesizing module 'nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2' (0#1) [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_32_2' [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_32_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_W1_ROM_AUTO_1R' [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_W1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_W1_ROM_AUTO_1R.dat' is read successfully [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_W1_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_W1_ROM_AUTO_1R' (0#1) [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_W1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'nn_fpga_top_mac_muladd_10s_8s_24s_24_4_1' [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_mac_muladd_10s_8s_24s_24_4_1.v:45]
INFO: [Synth 8-6157] synthesizing module 'nn_fpga_top_mac_muladd_10s_8s_24s_24_4_1_DSP48_0' [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_mac_muladd_10s_8s_24s_24_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'nn_fpga_top_mac_muladd_10s_8s_24s_24_4_1_DSP48_0' (0#1) [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_mac_muladd_10s_8s_24s_24_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'nn_fpga_top_mac_muladd_10s_8s_24s_24_4_1' (0#1) [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_mac_muladd_10s_8s_24s_24_4_1.v:45]
INFO: [Synth 8-6155] done synthesizing module 'nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_32_2' (0#1) [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_32_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'nn_fpga_top_my_tanh' [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_my_tanh.v:9]
INFO: [Synth 8-6157] synthesizing module 'nn_fpga_top_generic_tanh_float_s' [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_generic_tanh_float_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'nn_fpga_top_exp_generic_double_s' [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_exp_generic_double_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'nn_fpga_top_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb' [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb.v:7]
INFO: [Synth 8-3876] $readmem data file './nn_fpga_top_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb.dat' is read successfully [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb.v:28]
INFO: [Synth 8-6155] done synthesizing module 'nn_fpga_top_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb' (0#1) [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb.v:7]
INFO: [Synth 8-6157] synthesizing module 'nn_fpga_top_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud' [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud.v:7]
INFO: [Synth 8-3876] $readmem data file './nn_fpga_top_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud.dat' is read successfully [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud.v:33]
INFO: [Synth 8-6155] done synthesizing module 'nn_fpga_top_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud' (0#1) [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud.v:7]
INFO: [Synth 8-6157] synthesizing module 'nn_fpga_top_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe' [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe.v:7]
INFO: [Synth 8-3876] $readmem data file './nn_fpga_top_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe.dat' is read successfully [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe.v:28]
INFO: [Synth 8-6155] done synthesizing module 'nn_fpga_top_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe' (0#1) [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe.v:7]
INFO: [Synth 8-6157] synthesizing module 'nn_fpga_top_mul_13s_71s_71_5_1' [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_mul_13s_71s_71_5_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'nn_fpga_top_mul_13s_71s_71_5_1' (0#1) [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_mul_13s_71s_71_5_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'nn_fpga_top_mul_43ns_36ns_79_3_1' [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_mul_43ns_36ns_79_3_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'nn_fpga_top_mul_43ns_36ns_79_3_1' (0#1) [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_mul_43ns_36ns_79_3_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'nn_fpga_top_mul_49ns_44ns_93_5_1' [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_mul_49ns_44ns_93_5_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'nn_fpga_top_mul_49ns_44ns_93_5_1' (0#1) [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_mul_49ns_44ns_93_5_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'nn_fpga_top_mul_50ns_50ns_99_5_1' [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_mul_50ns_50ns_99_5_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'nn_fpga_top_mul_50ns_50ns_99_5_1' (0#1) [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_mul_50ns_50ns_99_5_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'nn_fpga_top_sparsemux_9_3_64_1_1' [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_sparsemux_9_3_64_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'nn_fpga_top_sparsemux_9_3_64_1_1' (0#1) [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_sparsemux_9_3_64_1_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1' [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1.v:45]
INFO: [Synth 8-6157] synthesizing module 'nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0' [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0' (0#1) [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1' (0#1) [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1.v:45]
INFO: [Synth 8-6155] done synthesizing module 'nn_fpga_top_exp_generic_double_s' (0#1) [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_exp_generic_double_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'nn_fpga_top_faddfsub_32ns_32ns_32_7_full_dsp_1' [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_faddfsub_32ns_32ns_32_7_full_dsp_1.v:9]
INFO: [Synth 8-638] synthesizing module 'nn_fpga_top_faddfsub_32ns_32ns_32_7_full_dsp_1_ip' [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/hdl/ip/nn_fpga_top_faddfsub_32ns_32ns_32_7_full_dsp_1_ip/synth/nn_fpga_top_faddfsub_32ns_32ns_32_7_full_dsp_1_ip.vhd:74]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_PART bound to: xc7a35tcpg236-1 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 1 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 5 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_20' declared at '/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/hdl/ip/nn_fpga_top_fptrunc_64ns_32_2_no_dsp_1_ip/hdl/floating_point_v7_1_vh_rfs.vhd:93266' bound to instance 'U0' of component 'floating_point_v7_1_20' [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/hdl/ip/nn_fpga_top_faddfsub_32ns_32ns_32_7_full_dsp_1_ip/synth/nn_fpga_top_faddfsub_32ns_32ns_32_7_full_dsp_1_ip.vhd:223]
INFO: [Synth 8-256] done synthesizing module 'nn_fpga_top_faddfsub_32ns_32ns_32_7_full_dsp_1_ip' (0#1) [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/hdl/ip/nn_fpga_top_faddfsub_32ns_32ns_32_7_full_dsp_1_ip/synth/nn_fpga_top_faddfsub_32ns_32ns_32_7_full_dsp_1_ip.vhd:74]
INFO: [Synth 8-6155] done synthesizing module 'nn_fpga_top_faddfsub_32ns_32ns_32_7_full_dsp_1' (0#1) [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_faddfsub_32ns_32ns_32_7_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'nn_fpga_top_fmul_32ns_32ns_32_4_max_dsp_1' [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_fmul_32ns_32ns_32_4_max_dsp_1.v:9]
INFO: [Synth 8-638] synthesizing module 'nn_fpga_top_fmul_32ns_32ns_32_4_max_dsp_1_ip' [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/hdl/ip/nn_fpga_top_fmul_32ns_32ns_32_4_max_dsp_1_ip/synth/nn_fpga_top_fmul_32ns_32ns_32_4_max_dsp_1_ip.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_PART bound to: xc7a35tcpg236-1 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_20' declared at '/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/hdl/ip/nn_fpga_top_fptrunc_64ns_32_2_no_dsp_1_ip/hdl/floating_point_v7_1_vh_rfs.vhd:93266' bound to instance 'U0' of component 'floating_point_v7_1_20' [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/hdl/ip/nn_fpga_top_fmul_32ns_32ns_32_4_max_dsp_1_ip/synth/nn_fpga_top_fmul_32ns_32ns_32_4_max_dsp_1_ip.vhd:217]
INFO: [Synth 8-256] done synthesizing module 'nn_fpga_top_fmul_32ns_32ns_32_4_max_dsp_1_ip' (0#1) [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/hdl/ip/nn_fpga_top_fmul_32ns_32ns_32_4_max_dsp_1_ip/synth/nn_fpga_top_fmul_32ns_32ns_32_4_max_dsp_1_ip.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'nn_fpga_top_fmul_32ns_32ns_32_4_max_dsp_1' (0#1) [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_fmul_32ns_32ns_32_4_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'nn_fpga_top_fdiv_32ns_32ns_32_16_no_dsp_1' [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_fdiv_32ns_32ns_32_16_no_dsp_1.v:9]
INFO: [Synth 8-638] synthesizing module 'nn_fpga_top_fdiv_32ns_32ns_32_16_no_dsp_1_ip' [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/hdl/ip/nn_fpga_top_fdiv_32ns_32ns_32_16_no_dsp_1_ip/synth/nn_fpga_top_fdiv_32ns_32ns_32_16_no_dsp_1_ip.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_PART bound to: xc7a35tcpg236-1 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 1 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 14 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_20' declared at '/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/hdl/ip/nn_fpga_top_fptrunc_64ns_32_2_no_dsp_1_ip/hdl/floating_point_v7_1_vh_rfs.vhd:93266' bound to instance 'U0' of component 'floating_point_v7_1_20' [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/hdl/ip/nn_fpga_top_fdiv_32ns_32ns_32_16_no_dsp_1_ip/synth/nn_fpga_top_fdiv_32ns_32ns_32_16_no_dsp_1_ip.vhd:217]
INFO: [Synth 8-256] done synthesizing module 'nn_fpga_top_fdiv_32ns_32ns_32_16_no_dsp_1_ip' (0#1) [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/hdl/ip/nn_fpga_top_fdiv_32ns_32ns_32_16_no_dsp_1_ip/synth/nn_fpga_top_fdiv_32ns_32ns_32_16_no_dsp_1_ip.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'nn_fpga_top_fdiv_32ns_32ns_32_16_no_dsp_1' (0#1) [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_fdiv_32ns_32ns_32_16_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'nn_fpga_top_fptrunc_64ns_32_2_no_dsp_1' [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_fptrunc_64ns_32_2_no_dsp_1.v:9]
INFO: [Synth 8-638] synthesizing module 'nn_fpga_top_fptrunc_64ns_32_2_no_dsp_1_ip' [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/hdl/ip/nn_fpga_top_fptrunc_64ns_32_2_no_dsp_1_ip/synth/nn_fpga_top_fptrunc_64ns_32_2_no_dsp_1_ip.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_PART bound to: xc7a35tcpg236-1 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_20' declared at '/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/hdl/ip/nn_fpga_top_fptrunc_64ns_32_2_no_dsp_1_ip/hdl/floating_point_v7_1_vh_rfs.vhd:93266' bound to instance 'U0' of component 'floating_point_v7_1_20' [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/hdl/ip/nn_fpga_top_fptrunc_64ns_32_2_no_dsp_1_ip/synth/nn_fpga_top_fptrunc_64ns_32_2_no_dsp_1_ip.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'nn_fpga_top_fptrunc_64ns_32_2_no_dsp_1_ip' (0#1) [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/hdl/ip/nn_fpga_top_fptrunc_64ns_32_2_no_dsp_1_ip/synth/nn_fpga_top_fptrunc_64ns_32_2_no_dsp_1_ip.vhd:68]
INFO: [Synth 8-6155] done synthesizing module 'nn_fpga_top_fptrunc_64ns_32_2_no_dsp_1' (0#1) [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_fptrunc_64ns_32_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'nn_fpga_top_fpext_32ns_64_2_no_dsp_1' [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_fpext_32ns_64_2_no_dsp_1.v:9]
INFO: [Synth 8-638] synthesizing module 'nn_fpga_top_fpext_32ns_64_2_no_dsp_1_ip' [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/hdl/ip/nn_fpga_top_fpext_32ns_64_2_no_dsp_1_ip/synth/nn_fpga_top_fpext_32ns_64_2_no_dsp_1_ip.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_PART bound to: xc7a35tcpg236-1 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_20' declared at '/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/hdl/ip/nn_fpga_top_fptrunc_64ns_32_2_no_dsp_1_ip/hdl/floating_point_v7_1_vh_rfs.vhd:93266' bound to instance 'U0' of component 'floating_point_v7_1_20' [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/hdl/ip/nn_fpga_top_fpext_32ns_64_2_no_dsp_1_ip/synth/nn_fpga_top_fpext_32ns_64_2_no_dsp_1_ip.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'nn_fpga_top_fpext_32ns_64_2_no_dsp_1_ip' (0#1) [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/hdl/ip/nn_fpga_top_fpext_32ns_64_2_no_dsp_1_ip/synth/nn_fpga_top_fpext_32ns_64_2_no_dsp_1_ip.vhd:68]
INFO: [Synth 8-6155] done synthesizing module 'nn_fpga_top_fpext_32ns_64_2_no_dsp_1' (0#1) [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_fpext_32ns_64_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'nn_fpga_top_fcmp_32ns_32ns_1_2_no_dsp_1' [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_fcmp_32ns_32ns_1_2_no_dsp_1.v:9]
INFO: [Synth 8-638] synthesizing module 'nn_fpga_top_fcmp_32ns_32ns_1_2_no_dsp_1_ip' [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/hdl/ip/nn_fpga_top_fcmp_32ns_32ns_1_2_no_dsp_1_ip/synth/nn_fpga_top_fcmp_32ns_32ns_1_2_no_dsp_1_ip.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_PART bound to: xc7a35tcpg236-1 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 1 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_20' declared at '/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/hdl/ip/nn_fpga_top_fptrunc_64ns_32_2_no_dsp_1_ip/hdl/floating_point_v7_1_vh_rfs.vhd:93266' bound to instance 'U0' of component 'floating_point_v7_1_20' [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/hdl/ip/nn_fpga_top_fcmp_32ns_32ns_1_2_no_dsp_1_ip/synth/nn_fpga_top_fcmp_32ns_32ns_1_2_no_dsp_1_ip.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'nn_fpga_top_fcmp_32ns_32ns_1_2_no_dsp_1_ip' (0#1) [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/hdl/ip/nn_fpga_top_fcmp_32ns_32ns_1_2_no_dsp_1_ip/synth/nn_fpga_top_fcmp_32ns_32ns_1_2_no_dsp_1_ip.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'nn_fpga_top_fcmp_32ns_32ns_1_2_no_dsp_1' (0#1) [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_fcmp_32ns_32ns_1_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'nn_fpga_top_dadd_64ns_64ns_64_8_full_dsp_1' [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_dadd_64ns_64ns_64_8_full_dsp_1.v:9]
INFO: [Synth 8-638] synthesizing module 'nn_fpga_top_dadd_64ns_64ns_64_8_full_dsp_1_ip' [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/hdl/ip/nn_fpga_top_dadd_64ns_64ns_64_8_full_dsp_1_ip/synth/nn_fpga_top_dadd_64ns_64ns_64_8_full_dsp_1_ip.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_PART bound to: xc7a35tcpg236-1 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 6 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_20' declared at '/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/hdl/ip/nn_fpga_top_fptrunc_64ns_32_2_no_dsp_1_ip/hdl/floating_point_v7_1_vh_rfs.vhd:93266' bound to instance 'U0' of component 'floating_point_v7_1_20' [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/hdl/ip/nn_fpga_top_dadd_64ns_64ns_64_8_full_dsp_1_ip/synth/nn_fpga_top_dadd_64ns_64ns_64_8_full_dsp_1_ip.vhd:217]
INFO: [Synth 8-256] done synthesizing module 'nn_fpga_top_dadd_64ns_64ns_64_8_full_dsp_1_ip' (0#1) [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/hdl/ip/nn_fpga_top_dadd_64ns_64ns_64_8_full_dsp_1_ip/synth/nn_fpga_top_dadd_64ns_64ns_64_8_full_dsp_1_ip.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'nn_fpga_top_dadd_64ns_64ns_64_8_full_dsp_1' (0#1) [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_dadd_64ns_64ns_64_8_full_dsp_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'nn_fpga_top_generic_tanh_float_s' (0#1) [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_generic_tanh_float_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'nn_fpga_top_dcmp_64ns_64ns_1_2_no_dsp_1' [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_dcmp_64ns_64ns_1_2_no_dsp_1.v:9]
INFO: [Synth 8-638] synthesizing module 'nn_fpga_top_dcmp_64ns_64ns_1_2_no_dsp_1_ip' [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/hdl/ip/nn_fpga_top_dcmp_64ns_64ns_1_2_no_dsp_1_ip/synth/nn_fpga_top_dcmp_64ns_64ns_1_2_no_dsp_1_ip.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_PART bound to: xc7a35tcpg236-1 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 1 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_20' declared at '/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/hdl/ip/nn_fpga_top_fptrunc_64ns_32_2_no_dsp_1_ip/hdl/floating_point_v7_1_vh_rfs.vhd:93266' bound to instance 'U0' of component 'floating_point_v7_1_20' [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/hdl/ip/nn_fpga_top_dcmp_64ns_64ns_1_2_no_dsp_1_ip/synth/nn_fpga_top_dcmp_64ns_64ns_1_2_no_dsp_1_ip.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'nn_fpga_top_dcmp_64ns_64ns_1_2_no_dsp_1_ip' (0#1) [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/hdl/ip/nn_fpga_top_dcmp_64ns_64ns_1_2_no_dsp_1_ip/synth/nn_fpga_top_dcmp_64ns_64ns_1_2_no_dsp_1_ip.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'nn_fpga_top_dcmp_64ns_64ns_1_2_no_dsp_1' (0#1) [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_dcmp_64ns_64ns_1_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'nn_fpga_top_ctlz_16_16_1_1' [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_ctlz_16_16_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'nn_fpga_top_ctlz_16_16_1_1' (0#1) [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_ctlz_16_16_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'nn_fpga_top_my_tanh' (0#1) [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_my_tanh.v:9]
INFO: [Synth 8-6157] synthesizing module 'nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_77_2' [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_77_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_77_2' (0#1) [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_77_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'nn_fpga_top_mul_4ns_11ns_13_1_1' [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_mul_4ns_11ns_13_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'nn_fpga_top_mul_4ns_11ns_13_1_1' (0#1) [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_mul_4ns_11ns_13_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'nn_fpga_top' (0#1) [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized155 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized155 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized155 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized155 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized155 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized103 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized103 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized103 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized103 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized103 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_ne_im__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized106 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized106 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized106 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized106 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized106 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tuser[0] in module floating_point_v7_1_20_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tlast in module floating_point_v7_1_20_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module floating_point_v7_1_20_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aresetn in module floating_point_v7_1_20_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tuser[0] in module floating_point_v7_1_20_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tlast in module floating_point_v7_1_20_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tuser[0] in module floating_point_v7_1_20_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tlast in module floating_point_v7_1_20_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tvalid in module floating_point_v7_1_20_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[63] in module floating_point_v7_1_20_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[62] in module floating_point_v7_1_20_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[61] in module floating_point_v7_1_20_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[60] in module floating_point_v7_1_20_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[59] in module floating_point_v7_1_20_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[58] in module floating_point_v7_1_20_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[57] in module floating_point_v7_1_20_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[56] in module floating_point_v7_1_20_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[55] in module floating_point_v7_1_20_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[54] in module floating_point_v7_1_20_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[53] in module floating_point_v7_1_20_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[52] in module floating_point_v7_1_20_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[51] in module floating_point_v7_1_20_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[50] in module floating_point_v7_1_20_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[49] in module floating_point_v7_1_20_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[48] in module floating_point_v7_1_20_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[47] in module floating_point_v7_1_20_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[46] in module floating_point_v7_1_20_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[45] in module floating_point_v7_1_20_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[44] in module floating_point_v7_1_20_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[43] in module floating_point_v7_1_20_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[42] in module floating_point_v7_1_20_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[41] in module floating_point_v7_1_20_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[40] in module floating_point_v7_1_20_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[39] in module floating_point_v7_1_20_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[38] in module floating_point_v7_1_20_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[37] in module floating_point_v7_1_20_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[36] in module floating_point_v7_1_20_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[35] in module floating_point_v7_1_20_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[34] in module floating_point_v7_1_20_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[33] in module floating_point_v7_1_20_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[32] in module floating_point_v7_1_20_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[31] in module floating_point_v7_1_20_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[30] in module floating_point_v7_1_20_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[29] in module floating_point_v7_1_20_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[28] in module floating_point_v7_1_20_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[27] in module floating_point_v7_1_20_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[26] in module floating_point_v7_1_20_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[25] in module floating_point_v7_1_20_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[24] in module floating_point_v7_1_20_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[23] in module floating_point_v7_1_20_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[22] in module floating_point_v7_1_20_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[21] in module floating_point_v7_1_20_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[20] in module floating_point_v7_1_20_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[19] in module floating_point_v7_1_20_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[18] in module floating_point_v7_1_20_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[17] in module floating_point_v7_1_20_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[16] in module floating_point_v7_1_20_viv__parameterized13 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2371.832 ; gain = 694.375 ; free physical = 633 ; free virtual = 21331
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2377.770 ; gain = 700.312 ; free physical = 628 ; free virtual = 21327
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2377.770 ; gain = 700.312 ; free physical = 628 ; free virtual = 21327
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2377.770 ; gain = 0.000 ; free physical = 620 ; free virtual = 21313
INFO: [Netlist 29-17] Analyzing 1903 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/nn_fpga_top_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/nn_fpga_top_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2446.234 ; gain = 0.000 ; free physical = 576 ; free virtual = 21276
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 22 instances were transformed.
  FDE => FDRE: 22 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2446.270 ; gain = 0.000 ; free physical = 574 ; free virtual = 21277
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2446.270 ; gain = 768.812 ; free physical = 579 ; free virtual = 21274
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2454.238 ; gain = 776.781 ; free physical = 579 ; free virtual = 21274
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2454.238 ; gain = 776.781 ; free physical = 579 ; free virtual = 21274
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln29_reg_322_reg' and it is trimmed from '7' to '6' bits. [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top.v:423]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_reg_314_reg' and it is trimmed from '7' to '6' bits. [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top.v:398]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 3447.309 ; gain = 1769.852 ; free physical = 729 ; free virtual = 20175
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/faddfsub_32ns_32ns_32_7_full_dsp_1_U26/nn_fpga_top_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/faddfsub_32ns_32ns_32_7_full_dsp_1_U26/nn_fpga_top_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/faddfsub_32ns_32ns_32_7_full_dsp_1_U26/nn_fpga_top_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/faddfsub_32ns_32ns_32_7_full_dsp_1_U26/nn_fpga_top_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/fmul_32ns_32ns_32_4_max_dsp_1_U27/nn_fpga_top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/fmul_32ns_32ns_32_4_max_dsp_1_U27/nn_fpga_top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/fmul_32ns_32ns_32_4_max_dsp_1_U27/nn_fpga_top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/fmul_32ns_32ns_32_4_max_dsp_1_U27/nn_fpga_top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/fdiv_32ns_32ns_32_16_no_dsp_1_U28/nn_fpga_top_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/fdiv_32ns_32ns_32_16_no_dsp_1_U28/nn_fpga_top_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/fdiv_32ns_32ns_32_16_no_dsp_1_U28/nn_fpga_top_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/fdiv_32ns_32ns_32_16_no_dsp_1_U28/nn_fpga_top_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/fdiv_32ns_32ns_32_16_no_dsp_1_U28/nn_fpga_top_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized29) to 'inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/fdiv_32ns_32ns_32_16_no_dsp_1_U28/nn_fpga_top_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/fdiv_32ns_32ns_32_16_no_dsp_1_U28/nn_fpga_top_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized29) to 'inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/fdiv_32ns_32ns_32_16_no_dsp_1_U28/nn_fpga_top_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/fdiv_32ns_32ns_32_16_no_dsp_1_U28/nn_fpga_top_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/U0/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized0) to 'inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/fdiv_32ns_32ns_32_16_no_dsp_1_U28/nn_fpga_top_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/fptrunc_64ns_32_2_no_dsp_1_U29/nn_fpga_top_fptrunc_64ns_32_2_no_dsp_1_ip_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/fptrunc_64ns_32_2_no_dsp_1_U29/nn_fpga_top_fptrunc_64ns_32_2_no_dsp_1_ip_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/fptrunc_64ns_32_2_no_dsp_1_U29/nn_fpga_top_fptrunc_64ns_32_2_no_dsp_1_ip_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/fptrunc_64ns_32_2_no_dsp_1_U29/nn_fpga_top_fptrunc_64ns_32_2_no_dsp_1_ip_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/fptrunc_64ns_32_2_no_dsp_1_U29/nn_fpga_top_fptrunc_64ns_32_2_no_dsp_1_ip_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/fptrunc_64ns_32_2_no_dsp_1_U29/nn_fpga_top_fptrunc_64ns_32_2_no_dsp_1_ip_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/fptrunc_64ns_32_2_no_dsp_1_U29/nn_fpga_top_fptrunc_64ns_32_2_no_dsp_1_ip_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/fptrunc_64ns_32_2_no_dsp_1_U29/nn_fpga_top_fptrunc_64ns_32_2_no_dsp_1_ip_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/fptrunc_64ns_32_2_no_dsp_1_U29/nn_fpga_top_fptrunc_64ns_32_2_no_dsp_1_ip_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/fptrunc_64ns_32_2_no_dsp_1_U29/nn_fpga_top_fptrunc_64ns_32_2_no_dsp_1_ip_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'nn_fpga_top_fpext_32ns_64_2_no_dsp_1_ip:/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'nn_fpga_top_fpext_32ns_64_2_no_dsp_1_ip:/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'nn_fpga_top_fpext_32ns_64_2_no_dsp_1_ip:/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'nn_fpga_top_fpext_32ns_64_2_no_dsp_1_ip:/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'nn_fpga_top_fpext_32ns_64_2_no_dsp_1_ip:/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'nn_fpga_top_fpext_32ns_64_2_no_dsp_1_ip:/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/fcmp_32ns_32ns_1_2_no_dsp_1_U31/nn_fpga_top_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/fcmp_32ns_32ns_1_2_no_dsp_1_U31/nn_fpga_top_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/fcmp_32ns_32ns_1_2_no_dsp_1_U31/nn_fpga_top_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/fcmp_32ns_32ns_1_2_no_dsp_1_U31/nn_fpga_top_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/fcmp_32ns_32ns_1_2_no_dsp_1_U31/nn_fpga_top_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/fcmp_32ns_32ns_1_2_no_dsp_1_U31/nn_fpga_top_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/fcmp_32ns_32ns_1_2_no_dsp_1_U31/nn_fpga_top_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/fcmp_32ns_32ns_1_2_no_dsp_1_U31/nn_fpga_top_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/dadd_64ns_64ns_64_8_full_dsp_1_U32/nn_fpga_top_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/dadd_64ns_64ns_64_8_full_dsp_1_U32/nn_fpga_top_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/dadd_64ns_64ns_64_8_full_dsp_1_U32/nn_fpga_top_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/dadd_64ns_64ns_64_8_full_dsp_1_U32/nn_fpga_top_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_my_tanh_fu_184/dcmp_64ns_64ns_1_2_no_dsp_1_U42/nn_fpga_top_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_my_tanh_fu_184/dcmp_64ns_64ns_1_2_no_dsp_1_U42/nn_fpga_top_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_my_tanh_fu_184/dcmp_64ns_64ns_1_2_no_dsp_1_U42/nn_fpga_top_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_my_tanh_fu_184/dcmp_64ns_64ns_1_2_no_dsp_1_U42/nn_fpga_top_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_my_tanh_fu_184/dcmp_64ns_64ns_1_2_no_dsp_1_U42/nn_fpga_top_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_my_tanh_fu_184/dcmp_64ns_64ns_1_2_no_dsp_1_U42/nn_fpga_top_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_my_tanh_fu_184/dcmp_64ns_64ns_1_2_no_dsp_1_U42/nn_fpga_top_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_my_tanh_fu_184/dcmp_64ns_64ns_1_2_no_dsp_1_U42/nn_fpga_top_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '31' bits. [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '31' bits. [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1.v:31]
WARNING: [Synth 8-6014] Unused sequential element mul_13s_71s_71_5_1_U10/buff0_reg was removed.  [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_mul_13s_71s_71_5_1.v:67]
WARNING: [Synth 8-6014] Unused sequential element mul_50ns_50ns_99_5_1_U13/buff0_reg was removed.  [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_mul_50ns_50ns_99_5_1.v:67]
WARNING: [Synth 8-6014] Unused sequential element mul_50ns_50ns_99_5_1_U13/buff0_reg was removed.  [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_mul_50ns_50ns_99_5_1.v:67]
WARNING: [Synth 8-6014] Unused sequential element mul_50ns_50ns_99_5_1_U13/buff0_reg was removed.  [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_mul_50ns_50ns_99_5_1.v:67]
WARNING: [Synth 8-6014] Unused sequential element mul_50ns_50ns_99_5_1_U13/buff0_reg was removed.  [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_mul_50ns_50ns_99_5_1.v:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_fu_165/mac_muladd_16s_9s_24ns_24_4_1_U47/nn_fpga_top_mac_muladd_16s_9s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_mac_muladd_16s_9s_24ns_24_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_fu_165/mac_muladd_16s_9s_24ns_24_4_1_U47/nn_fpga_top_mac_muladd_16s_9s_24ns_24_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '24' bits. [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_mac_muladd_16s_9s_24ns_24_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_fu_165/mac_muladd_16s_9s_24ns_24_4_1_U47/nn_fpga_top_mac_muladd_16s_9s_24ns_24_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '24' bits. [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_mac_muladd_16s_9s_24ns_24_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_fu_175/mac_muladd_10s_8s_24s_24_4_1_U4/nn_fpga_top_mac_muladd_10s_8s_24s_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_mac_muladd_10s_8s_24s_24_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_fu_175/mac_muladd_10s_8s_24s_24_4_1_U4/nn_fpga_top_mac_muladd_10s_8s_24s_24_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '24' bits. [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_mac_muladd_10s_8s_24s_24_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_fu_175/mac_muladd_10s_8s_24s_24_4_1_U4/nn_fpga_top_mac_muladd_10s_8s_24s_24_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '24' bits. [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/43c3/hdl/verilog/nn_fpga_top_mac_muladd_10s_8s_24s_24_4_1.v:30]
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff1_reg[47]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff1_reg[46]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff1_reg[45]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff1_reg[44]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff1_reg[43]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff1_reg[42]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff1_reg[41]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff1_reg[40]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff1_reg[39]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff1_reg[38]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff1_reg[37]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff1_reg[36]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff1_reg[35]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff1_reg[34]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff1_reg[33]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff1_reg[32]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff1_reg[31]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff1_reg[30]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff1_reg[29]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff1_reg[28]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff1_reg[27]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff1_reg[26]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff1_reg[25]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff1_reg[24]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff1_reg[23]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff1_reg[22]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff1_reg[21]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff1_reg[20]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff1_reg[19]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff1_reg[18]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff1_reg[17]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff1_reg[12]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff1_reg[11]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff1_reg[10]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff1_reg[9]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff1_reg[8]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff1_reg[7]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff1_reg[6]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff1_reg[5]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff1_reg[4]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff1_reg[3]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff1_reg[2]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff1_reg[1]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff1_reg[0]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff2_reg[47]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff2_reg[46]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff2_reg[45]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff2_reg[44]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff2_reg[43]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff2_reg[42]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff2_reg[41]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff2_reg[40]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff2_reg[39]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff2_reg[38]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff2_reg[37]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff2_reg[36]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff2_reg[35]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff2_reg[34]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff2_reg[33]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff2_reg[32]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff2_reg[31]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff2_reg[30]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff2_reg[29]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff2_reg[28]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff2_reg[27]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff2_reg[26]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff2_reg[25]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff2_reg[24]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff2_reg[23]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff2_reg[22]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff2_reg[21]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff2_reg[20]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff2_reg[19]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff2_reg[18]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff2_reg[17]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff2_reg[12]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff2_reg[11]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff2_reg[10]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff2_reg[9]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff2_reg[8]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff2_reg[7]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff2_reg[6]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff2_reg[5]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff2_reg[4]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff2_reg[3]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff2_reg[2]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff2_reg[1]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff2_reg[0]) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff2_reg[47]__0) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff2_reg[46]__0) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff2_reg[45]__0) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff2_reg[44]__0) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff2_reg[43]__0) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff2_reg[42]__0) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff2_reg[41]__0) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff2_reg[40]__0) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff2_reg[39]__0) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff2_reg[38]__0) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff2_reg[37]__0) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U10/buff2_reg[36]__0) is unused and will be removed from module nn_fpga_top_exp_generic_double_s.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 3594.309 ; gain = 1916.852 ; free physical = 674 ; free virtual = 19653
---------------------------------------------------------------------------------
 Sort Area is  mul_50ns_50ns_99_5_1_U13/buff0_reg_19 : 0 0 : 3221 12932 : Used 1 time 0
 Sort Area is  mul_50ns_50ns_99_5_1_U13/buff0_reg_19 : 0 1 : 3288 12932 : Used 1 time 0
 Sort Area is  mul_50ns_50ns_99_5_1_U13/buff0_reg_19 : 0 2 : 3221 12932 : Used 1 time 0
 Sort Area is  mul_50ns_50ns_99_5_1_U13/buff0_reg_19 : 0 3 : 3202 12932 : Used 1 time 0
 Sort Area is  mul_50ns_50ns_99_5_1_U13/buff0_reg_1c : 0 0 : 3221 12741 : Used 1 time 0
 Sort Area is  mul_50ns_50ns_99_5_1_U13/buff0_reg_1c : 0 1 : 3183 12741 : Used 1 time 0
 Sort Area is  mul_50ns_50ns_99_5_1_U13/buff0_reg_1c : 0 2 : 3154 12741 : Used 1 time 0
 Sort Area is  mul_50ns_50ns_99_5_1_U13/buff0_reg_1c : 0 3 : 3183 12741 : Used 1 time 0
 Sort Area is  mul_13s_71s_71_5_1_U10/buff0_reg_2 : 0 0 : 2375 9759 : Used 1 time 0
 Sort Area is  mul_13s_71s_71_5_1_U10/buff0_reg_2 : 0 1 : 2442 9759 : Used 1 time 0
 Sort Area is  mul_13s_71s_71_5_1_U10/buff0_reg_2 : 0 2 : 2412 9759 : Used 1 time 0
 Sort Area is  mul_13s_71s_71_5_1_U10/buff0_reg_2 : 0 3 : 2530 9759 : Used 1 time 0
 Sort Area is  mul_49ns_44ns_93_5_1_U12/buff0_reg_e : 0 0 : 3221 9730 : Used 1 time 0
 Sort Area is  mul_49ns_44ns_93_5_1_U12/buff0_reg_e : 0 1 : 3240 9730 : Used 1 time 0
 Sort Area is  mul_49ns_44ns_93_5_1_U12/buff0_reg_e : 0 2 : 3269 9730 : Used 1 time 0
 Sort Area is  mul_49ns_44ns_93_5_1_U12/buff0_reg_12 : 0 0 : 2087 8231 : Used 1 time 0
 Sort Area is  mul_49ns_44ns_93_5_1_U12/buff0_reg_12 : 0 1 : 3221 8231 : Used 1 time 0
 Sort Area is  mul_49ns_44ns_93_5_1_U12/buff0_reg_12 : 0 2 : 2923 8231 : Used 1 time 0
 Sort Area is  mul_49ns_44ns_93_5_1_U12/buff0_reg_16 : 0 0 : 2087 7034 : Used 1 time 0
 Sort Area is  mul_49ns_44ns_93_5_1_U12/buff0_reg_16 : 0 1 : 2875 7034 : Used 1 time 0
 Sort Area is  mul_49ns_44ns_93_5_1_U12/buff0_reg_16 : 0 2 : 2072 7034 : Used 1 time 0
 Sort Area is  mul_43ns_36ns_79_3_1_U11/tmp_product_7 : 0 0 : 3173 6552 : Used 1 time 0
 Sort Area is  mul_43ns_36ns_79_3_1_U11/tmp_product_7 : 0 1 : 3379 6552 : Used 1 time 0
 Sort Area is  mul_43ns_36ns_79_3_1_U11/tmp_product_a : 0 0 : 3173 6552 : Used 1 time 0
 Sort Area is  mul_43ns_36ns_79_3_1_U11/tmp_product_a : 0 1 : 3379 6552 : Used 1 time 0
 Sort Area is  mul_43ns_36ns_79_3_1_U11/tmp_product_b : 0 0 : 1785 3711 : Used 1 time 0
 Sort Area is  mul_43ns_36ns_79_3_1_U11/tmp_product_b : 0 1 : 1926 3711 : Used 1 time 0
 Sort Area is  mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/p_reg_reg_0 : 0 0 : 3433 3433 : Used 1 time 0
 Sort Area is  mul_50ns_50ns_99_5_1_U13/buff2_reg_1f : 0 0 : 3117 3117 : Used 1 time 0
 Sort Area is  grp_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_fu_165/mac_muladd_16s_9s_24ns_24_4_1_U47/nn_fpga_top_mac_muladd_16s_9s_24ns_24_4_1_DSP48_0_U/p_reg_reg_23 : 0 0 : 1256 1256 : Used 1 time 0
 Sort Area is  grp_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_fu_175/mac_muladd_10s_8s_24s_24_4_1_U4/nn_fpga_top_mac_muladd_10s_8s_24s_24_4_1_DSP48_0_U/p_reg_reg_25 : 0 0 : 830 830 : Used 1 time 0
 Sort Area is  grp_nn_fpga_top_Pipeline_VITIS_LOOP_63_1_fu_157/add_ln65_fu_95_p2_21 : 0 0 : 141 141 : Used 1 time 0
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 3594.309 ; gain = 1916.852 ; free physical = 445 ; free virtual = 19518
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:01:03 . Memory (MB): peak = 3594.309 ; gain = 1916.852 ; free physical = 697 ; free virtual = 19446
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/image_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/h1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_63_1_fu_157/test_images_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_63_1_fu_157/test_images_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_63_1_fu_157/test_images_U/q0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_fu_165/W2_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_fu_175/W1_U/q0_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_fu_175/W1_U/q0_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_fu_175/W1_U/q0_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_fu_175/W1_U/q0_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_fu_175/W1_U/q0_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_fu_175/W1_U/q0_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_fu_175/W1_U/q0_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_fu_175/W1_U/q0_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:05 ; elapsed = 00:01:07 . Memory (MB): peak = 3594.309 ; gain = 1916.852 ; free physical = 629 ; free virtual = 19366
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:08 ; elapsed = 00:01:09 . Memory (MB): peak = 3594.309 ; gain = 1916.852 ; free physical = 599 ; free virtual = 19335
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:08 ; elapsed = 00:01:09 . Memory (MB): peak = 3594.309 ; gain = 1916.852 ; free physical = 599 ; free virtual = 19335
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 3594.309 ; gain = 1916.852 ; free physical = 595 ; free virtual = 19332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 3594.309 ; gain = 1916.852 ; free physical = 595 ; free virtual = 19332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:09 ; elapsed = 00:01:10 . Memory (MB): peak = 3594.309 ; gain = 1916.852 ; free physical = 593 ; free virtual = 19331
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:09 ; elapsed = 00:01:10 . Memory (MB): peak = 3594.309 ; gain = 1916.852 ; free physical = 593 ; free virtual = 19331
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------------------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                        | DSP Mapping            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48e1_wrapper__parameterized5                    | Dynamic                | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized4                    | A':B'                  | 29     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized6                    | C+A:B                  | 0      | 2      | 47     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper                                    | Dynamic                | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0                    | C+A'*B'                | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1                    | (A*B)'                 | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2                    | PCIN>>17+(A*B)'        | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3                    | PCIN+A:B+C             | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0 | (C+(A'*B')')'          | 30     | 15     | 48     | -      | 31     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|nn_fpga_top_exp_generic_double_s                   | (A'*B'')'              | 16     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|nn_fpga_top_exp_generic_double_s                   | (PCIN>>17+(A'*B'')')'  | 15     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|nn_fpga_top_exp_generic_double_s                   | PCIN>>17+(A''*B'')'    | 16     | 0      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|nn_fpga_top_exp_generic_double_s                   | (PCIN>>17+(A''*B)')'   | 30     | 0      | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|nn_fpga_top_exp_generic_double_s                   | A''*B''                | 17     | 9      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|nn_fpga_top_exp_generic_double_s                   | (PCIN>>17+A''*B'')'    | 19     | 9      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|nn_fpga_top_exp_generic_double_s                   | A''*B''                | 9      | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|nn_fpga_top_exp_generic_double_s                   | (PCIN>>17+A''*B'')'    | 19     | 9      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|nn_fpga_top_exp_generic_double_s                   | A''*B''                | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|nn_fpga_top_exp_generic_double_s                   | (PCIN>>17+A''*B'')'    | 19     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|nn_fpga_top_exp_generic_double_s                   | (A''*B'')'             | 17     | 10     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 1    | 
|nn_fpga_top_exp_generic_double_s                   | PCIN+(A''*B'')'        | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|nn_fpga_top_exp_generic_double_s                   | (PCIN>>17+(A''*B'')')' | 15     | 10     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|nn_fpga_top_exp_generic_double_s                   | (A''*B'')'             | 17     | 10     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 1    | 
|nn_fpga_top_exp_generic_double_s                   | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|nn_fpga_top_exp_generic_double_s                   | (PCIN+(A''*B'')')'     | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|nn_fpga_top_exp_generic_double_s                   | (A''*B'')'             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|nn_fpga_top_exp_generic_double_s                   | PCIN>>17+(A''*B'')'    | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|nn_fpga_top_exp_generic_double_s                   | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|nn_fpga_top_exp_generic_double_s                   | ((A''*B'')')'          | 16     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|nn_fpga_top_exp_generic_double_s                   | (A''*B'')'             | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 1    | 
|nn_fpga_top_exp_generic_double_s                   | (PCIN+(A''*B'')')'     | 17     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|nn_fpga_top_exp_generic_double_s                   | PCIN>>17+(A''*B'')'    | 17     | 16     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|nn_fpga_top_exp_generic_double_s                   | (PCIN+(A''*B'')')'     | 17     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|nn_fpga_top_exp_generic_double_s                   | (A''*B'')'             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|nn_fpga_top_exp_generic_double_s                   | (PCIN>>17+(A''*B'')')' | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|nn_fpga_top_exp_generic_double_s                   | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|nn_fpga_top_exp_generic_double_s                   | (PCIN>>17+(A''*B'')')' | 17     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|nn_fpga_top_mac_muladd_10s_8s_24s_24_4_1_DSP48_0   | (C+(A'*B')')'          | 30     | 18     | 48     | -      | 24     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|nn_fpga_top_mac_muladd_16s_9s_24ns_24_4_1_DSP48_0  | (C+(A'*B')')'          | 30     | 18     | 24     | -      | 24     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|nn_fpga_top                                        | C+(A*B)'               | 4      | 10     | 10     | -      | 13     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
+---------------------------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   227|
|2     |DSP48E1  |    40|
|20    |LUT1     |   228|
|21    |LUT2     |   749|
|22    |LUT3     |  1447|
|23    |LUT4     |   625|
|24    |LUT5     |   662|
|25    |LUT6     |  1554|
|26    |MUXCY    |  1038|
|27    |MUXF7    |     2|
|28    |MUXF8    |     1|
|29    |RAM16X1S |    16|
|30    |RAMB18E1 |     8|
|36    |RAMB36E1 |    19|
|55    |SRL16E   |   347|
|56    |SRLC32E  |    18|
|57    |XORCY    |   781|
|58    |FDE      |    22|
|59    |FDRE     |  4530|
|60    |FDSE     |    78|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:09 ; elapsed = 00:01:10 . Memory (MB): peak = 3594.309 ; gain = 1916.852 ; free physical = 593 ; free virtual = 19331
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1184 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:05 ; elapsed = 00:01:07 . Memory (MB): peak = 3594.309 ; gain = 1848.352 ; free physical = 593 ; free virtual = 19331
Synthesis Optimization Complete : Time (s): cpu = 00:01:09 ; elapsed = 00:01:11 . Memory (MB): peak = 3594.316 ; gain = 1916.852 ; free physical = 593 ; free virtual = 19331
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3594.316 ; gain = 0.000 ; free physical = 746 ; free virtual = 19476
INFO: [Netlist 29-17] Analyzing 2154 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3650.336 ; gain = 0.000 ; free physical = 741 ; free virtual = 19462
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 335 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 297 instances
  FDE => FDRE: 22 instances
  RAM16X1S => RAM32X1S (RAMS32): 16 instances

Synth Design complete | Checksum: 64cdc57b
INFO: [Common 17-83] Releasing license: Synthesis
194 Infos, 216 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:15 ; elapsed = 00:01:15 . Memory (MB): peak = 3650.371 ; gain = 2119.000 ; free physical = 739 ; free virtual = 19459
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2909.143; main = 2692.191; forked = 246.297
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4587.117; main = 3650.340; forked = 992.805
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3674.348 ; gain = 0.000 ; free physical = 738 ; free virtual = 19460
INFO: [Common 17-1381] The checkpoint '/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = a4a05a00e83e9bc4
INFO: [Coretcl 2-1174] Renamed 491 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3674.348 ; gain = 0.000 ; free physical = 677 ; free virtual = 19420
INFO: [Common 17-1381] The checkpoint '/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 25 01:24:52 2025...
