Timing Analyzer report for VGA_cb
Sat Mar 15 21:12:40 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 0C Model Hold: 'clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 30. Fast 1200mV 0C Model Hold: 'clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; VGA_cb                                              ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.05        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-14        ;   0.4%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------------------------------+---------------------------------------------------------------------+
; Clock Name                                                      ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                            ; Targets                                                             ;
+-----------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------------------------------+---------------------------------------------------------------------+
; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 39.682 ; 25.2 MHz  ; 0.000 ; 19.841 ; 50.00      ; 125       ; 63          ;       ;        ;           ;            ; false    ; iCLK_50 ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; iCLK_50                                                         ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                                   ; { iCLK_50 }                                                         ;
+-----------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------------------------------+---------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                   ;
+-----------+-----------------+-----------------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                                      ; Note ;
+-----------+-----------------+-----------------------------------------------------------------+------+
; 55.62 MHz ; 55.62 MHz       ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+-----------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                      ;
+-----------------------------------------------------------------+--------+---------------+
; Clock                                                           ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------+--------+---------------+
; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 21.703 ; 0.000         ;
+-----------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                      ;
+-----------------------------------------------------------------+-------+---------------+
; Clock                                                           ; Slack ; End Point TNS ;
+-----------------------------------------------------------------+-------+---------------+
; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.455 ; 0.000         ;
+-----------------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                        ;
+-----------------------------------------------------------------+--------+---------------+
; Clock                                                           ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------+--------+---------------+
; iCLK_50                                                         ; 9.891  ; 0.000         ;
; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.550 ; 0.000         ;
+-----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                 ;
+--------+----------------------------------+---------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                               ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+---------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; 21.703 ; VGA_HVCnt:vga_timing|oCoord_X[4] ; VGA_Chessboard:chessboardccb|oRGB[13] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.099     ; 17.878     ;
; 21.703 ; VGA_HVCnt:vga_timing|oCoord_X[4] ; VGA_Chessboard:chessboardccb|oRGB[2]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.099     ; 17.878     ;
; 21.704 ; VGA_HVCnt:vga_timing|oCoord_X[4] ; VGA_Chessboard:chessboardccb|oRGB[14] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.099     ; 17.877     ;
; 21.704 ; VGA_HVCnt:vga_timing|oCoord_X[4] ; VGA_Chessboard:chessboardccb|oRGB[15] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.099     ; 17.877     ;
; 21.705 ; VGA_HVCnt:vga_timing|oCoord_X[4] ; VGA_Chessboard:chessboardccb|oRGB[9]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.099     ; 17.876     ;
; 21.706 ; VGA_HVCnt:vga_timing|oCoord_X[4] ; VGA_Chessboard:chessboardccb|oRGB[10] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.099     ; 17.875     ;
; 21.708 ; VGA_HVCnt:vga_timing|oCoord_X[4] ; VGA_Chessboard:chessboardccb|oRGB[8]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.099     ; 17.873     ;
; 21.709 ; VGA_HVCnt:vga_timing|oCoord_X[4] ; VGA_Chessboard:chessboardccb|oRGB[11] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.099     ; 17.872     ;
; 21.710 ; VGA_HVCnt:vga_timing|oCoord_X[4] ; VGA_Chessboard:chessboardccb|oRGB[12] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.099     ; 17.871     ;
; 21.711 ; VGA_HVCnt:vga_timing|oCoord_X[4] ; VGA_Chessboard:chessboardccb|oRGB[6]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.099     ; 17.870     ;
; 21.770 ; VGA_HVCnt:vga_timing|oCoord_X[5] ; VGA_Chessboard:chessboardccb|oRGB[13] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.099     ; 17.811     ;
; 21.770 ; VGA_HVCnt:vga_timing|oCoord_X[5] ; VGA_Chessboard:chessboardccb|oRGB[2]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.099     ; 17.811     ;
; 21.771 ; VGA_HVCnt:vga_timing|oCoord_X[5] ; VGA_Chessboard:chessboardccb|oRGB[14] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.099     ; 17.810     ;
; 21.771 ; VGA_HVCnt:vga_timing|oCoord_X[5] ; VGA_Chessboard:chessboardccb|oRGB[15] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.099     ; 17.810     ;
; 21.772 ; VGA_HVCnt:vga_timing|oCoord_X[5] ; VGA_Chessboard:chessboardccb|oRGB[9]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.099     ; 17.809     ;
; 21.773 ; VGA_HVCnt:vga_timing|oCoord_X[5] ; VGA_Chessboard:chessboardccb|oRGB[10] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.099     ; 17.808     ;
; 21.775 ; VGA_HVCnt:vga_timing|oCoord_X[5] ; VGA_Chessboard:chessboardccb|oRGB[8]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.099     ; 17.806     ;
; 21.776 ; VGA_HVCnt:vga_timing|oCoord_X[5] ; VGA_Chessboard:chessboardccb|oRGB[11] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.099     ; 17.805     ;
; 21.777 ; VGA_HVCnt:vga_timing|oCoord_X[5] ; VGA_Chessboard:chessboardccb|oRGB[12] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.099     ; 17.804     ;
; 21.778 ; VGA_HVCnt:vga_timing|oCoord_X[5] ; VGA_Chessboard:chessboardccb|oRGB[6]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.099     ; 17.803     ;
; 21.822 ; VGA_HVCnt:vga_timing|oCoord_X[4] ; VGA_Chessboard:chessboardccb|oRGB[21] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.076     ; 17.782     ;
; 21.823 ; VGA_HVCnt:vga_timing|oCoord_X[4] ; VGA_Chessboard:chessboardccb|oRGB[19] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.076     ; 17.781     ;
; 21.824 ; VGA_HVCnt:vga_timing|oCoord_X[4] ; VGA_Chessboard:chessboardccb|oRGB[17] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.076     ; 17.780     ;
; 21.824 ; VGA_HVCnt:vga_timing|oCoord_X[4] ; VGA_Chessboard:chessboardccb|oRGB[20] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.076     ; 17.780     ;
; 21.829 ; VGA_HVCnt:vga_timing|oCoord_X[4] ; VGA_Chessboard:chessboardccb|oRGB[16] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.076     ; 17.775     ;
; 21.829 ; VGA_HVCnt:vga_timing|oCoord_X[4] ; VGA_Chessboard:chessboardccb|oRGB[22] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.076     ; 17.775     ;
; 21.852 ; VGA_HVCnt:vga_timing|oCoord_X[6] ; VGA_Chessboard:chessboardccb|oRGB[13] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.099     ; 17.729     ;
; 21.852 ; VGA_HVCnt:vga_timing|oCoord_X[6] ; VGA_Chessboard:chessboardccb|oRGB[2]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.099     ; 17.729     ;
; 21.853 ; VGA_HVCnt:vga_timing|oCoord_X[6] ; VGA_Chessboard:chessboardccb|oRGB[14] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.099     ; 17.728     ;
; 21.853 ; VGA_HVCnt:vga_timing|oCoord_X[6] ; VGA_Chessboard:chessboardccb|oRGB[15] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.099     ; 17.728     ;
; 21.854 ; VGA_HVCnt:vga_timing|oCoord_X[6] ; VGA_Chessboard:chessboardccb|oRGB[9]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.099     ; 17.727     ;
; 21.855 ; VGA_HVCnt:vga_timing|oCoord_X[6] ; VGA_Chessboard:chessboardccb|oRGB[10] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.099     ; 17.726     ;
; 21.857 ; VGA_HVCnt:vga_timing|oCoord_X[6] ; VGA_Chessboard:chessboardccb|oRGB[8]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.099     ; 17.724     ;
; 21.858 ; VGA_HVCnt:vga_timing|oCoord_X[6] ; VGA_Chessboard:chessboardccb|oRGB[11] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.099     ; 17.723     ;
; 21.859 ; VGA_HVCnt:vga_timing|oCoord_X[6] ; VGA_Chessboard:chessboardccb|oRGB[12] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.099     ; 17.722     ;
; 21.860 ; VGA_HVCnt:vga_timing|oCoord_X[6] ; VGA_Chessboard:chessboardccb|oRGB[6]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.099     ; 17.721     ;
; 21.889 ; VGA_HVCnt:vga_timing|oCoord_X[5] ; VGA_Chessboard:chessboardccb|oRGB[21] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.076     ; 17.715     ;
; 21.890 ; VGA_HVCnt:vga_timing|oCoord_X[5] ; VGA_Chessboard:chessboardccb|oRGB[19] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.076     ; 17.714     ;
; 21.891 ; VGA_HVCnt:vga_timing|oCoord_X[5] ; VGA_Chessboard:chessboardccb|oRGB[17] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.076     ; 17.713     ;
; 21.891 ; VGA_HVCnt:vga_timing|oCoord_X[5] ; VGA_Chessboard:chessboardccb|oRGB[20] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.076     ; 17.713     ;
; 21.896 ; VGA_HVCnt:vga_timing|oCoord_X[5] ; VGA_Chessboard:chessboardccb|oRGB[16] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.076     ; 17.708     ;
; 21.896 ; VGA_HVCnt:vga_timing|oCoord_X[5] ; VGA_Chessboard:chessboardccb|oRGB[22] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.076     ; 17.708     ;
; 21.971 ; VGA_HVCnt:vga_timing|oCoord_X[6] ; VGA_Chessboard:chessboardccb|oRGB[21] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.076     ; 17.633     ;
; 21.972 ; VGA_HVCnt:vga_timing|oCoord_X[6] ; VGA_Chessboard:chessboardccb|oRGB[19] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.076     ; 17.632     ;
; 21.973 ; VGA_HVCnt:vga_timing|oCoord_X[6] ; VGA_Chessboard:chessboardccb|oRGB[17] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.076     ; 17.631     ;
; 21.973 ; VGA_HVCnt:vga_timing|oCoord_X[6] ; VGA_Chessboard:chessboardccb|oRGB[20] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.076     ; 17.631     ;
; 21.978 ; VGA_HVCnt:vga_timing|oCoord_X[6] ; VGA_Chessboard:chessboardccb|oRGB[16] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.076     ; 17.626     ;
; 21.978 ; VGA_HVCnt:vga_timing|oCoord_X[6] ; VGA_Chessboard:chessboardccb|oRGB[22] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.076     ; 17.626     ;
; 21.995 ; VGA_HVCnt:vga_timing|oCoord_X[8] ; VGA_Chessboard:chessboardccb|oRGB[13] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.099     ; 17.586     ;
; 21.995 ; VGA_HVCnt:vga_timing|oCoord_X[8] ; VGA_Chessboard:chessboardccb|oRGB[2]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.099     ; 17.586     ;
; 21.996 ; VGA_HVCnt:vga_timing|oCoord_X[8] ; VGA_Chessboard:chessboardccb|oRGB[14] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.099     ; 17.585     ;
; 21.996 ; VGA_HVCnt:vga_timing|oCoord_X[8] ; VGA_Chessboard:chessboardccb|oRGB[15] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.099     ; 17.585     ;
; 21.997 ; VGA_HVCnt:vga_timing|oCoord_X[8] ; VGA_Chessboard:chessboardccb|oRGB[9]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.099     ; 17.584     ;
; 21.998 ; VGA_HVCnt:vga_timing|oCoord_X[8] ; VGA_Chessboard:chessboardccb|oRGB[10] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.099     ; 17.583     ;
; 22.000 ; VGA_HVCnt:vga_timing|oCoord_X[8] ; VGA_Chessboard:chessboardccb|oRGB[8]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.099     ; 17.581     ;
; 22.001 ; VGA_HVCnt:vga_timing|oCoord_X[8] ; VGA_Chessboard:chessboardccb|oRGB[11] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.099     ; 17.580     ;
; 22.002 ; VGA_HVCnt:vga_timing|oCoord_X[8] ; VGA_Chessboard:chessboardccb|oRGB[12] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.099     ; 17.579     ;
; 22.003 ; VGA_HVCnt:vga_timing|oCoord_X[8] ; VGA_Chessboard:chessboardccb|oRGB[6]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.099     ; 17.578     ;
; 22.004 ; VGA_HVCnt:vga_timing|oCoord_X[7] ; VGA_Chessboard:chessboardccb|oRGB[13] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.099     ; 17.577     ;
; 22.004 ; VGA_HVCnt:vga_timing|oCoord_X[7] ; VGA_Chessboard:chessboardccb|oRGB[2]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.099     ; 17.577     ;
; 22.005 ; VGA_HVCnt:vga_timing|oCoord_X[7] ; VGA_Chessboard:chessboardccb|oRGB[14] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.099     ; 17.576     ;
; 22.005 ; VGA_HVCnt:vga_timing|oCoord_X[7] ; VGA_Chessboard:chessboardccb|oRGB[15] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.099     ; 17.576     ;
; 22.006 ; VGA_HVCnt:vga_timing|oCoord_X[7] ; VGA_Chessboard:chessboardccb|oRGB[9]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.099     ; 17.575     ;
; 22.007 ; VGA_HVCnt:vga_timing|oCoord_X[7] ; VGA_Chessboard:chessboardccb|oRGB[10] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.099     ; 17.574     ;
; 22.009 ; VGA_HVCnt:vga_timing|oCoord_X[7] ; VGA_Chessboard:chessboardccb|oRGB[8]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.099     ; 17.572     ;
; 22.010 ; VGA_HVCnt:vga_timing|oCoord_X[7] ; VGA_Chessboard:chessboardccb|oRGB[11] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.099     ; 17.571     ;
; 22.011 ; VGA_HVCnt:vga_timing|oCoord_X[7] ; VGA_Chessboard:chessboardccb|oRGB[12] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.099     ; 17.570     ;
; 22.012 ; VGA_HVCnt:vga_timing|oCoord_X[7] ; VGA_Chessboard:chessboardccb|oRGB[6]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.099     ; 17.569     ;
; 22.060 ; VGA_HVCnt:vga_timing|oCoord_X[4] ; VGA_Chessboard:chessboardccb|oRGB[23] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.075     ; 17.545     ;
; 22.114 ; VGA_HVCnt:vga_timing|oCoord_X[8] ; VGA_Chessboard:chessboardccb|oRGB[21] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.076     ; 17.490     ;
; 22.115 ; VGA_HVCnt:vga_timing|oCoord_X[8] ; VGA_Chessboard:chessboardccb|oRGB[19] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.076     ; 17.489     ;
; 22.116 ; VGA_HVCnt:vga_timing|oCoord_X[8] ; VGA_Chessboard:chessboardccb|oRGB[17] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.076     ; 17.488     ;
; 22.116 ; VGA_HVCnt:vga_timing|oCoord_X[8] ; VGA_Chessboard:chessboardccb|oRGB[20] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.076     ; 17.488     ;
; 22.121 ; VGA_HVCnt:vga_timing|oCoord_X[8] ; VGA_Chessboard:chessboardccb|oRGB[16] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.076     ; 17.483     ;
; 22.121 ; VGA_HVCnt:vga_timing|oCoord_X[8] ; VGA_Chessboard:chessboardccb|oRGB[22] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.076     ; 17.483     ;
; 22.123 ; VGA_HVCnt:vga_timing|oCoord_X[7] ; VGA_Chessboard:chessboardccb|oRGB[21] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.076     ; 17.481     ;
; 22.124 ; VGA_HVCnt:vga_timing|oCoord_X[7] ; VGA_Chessboard:chessboardccb|oRGB[19] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.076     ; 17.480     ;
; 22.125 ; VGA_HVCnt:vga_timing|oCoord_X[7] ; VGA_Chessboard:chessboardccb|oRGB[17] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.076     ; 17.479     ;
; 22.125 ; VGA_HVCnt:vga_timing|oCoord_X[7] ; VGA_Chessboard:chessboardccb|oRGB[20] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.076     ; 17.479     ;
; 22.127 ; VGA_HVCnt:vga_timing|oCoord_X[5] ; VGA_Chessboard:chessboardccb|oRGB[23] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.075     ; 17.478     ;
; 22.130 ; VGA_HVCnt:vga_timing|oCoord_X[7] ; VGA_Chessboard:chessboardccb|oRGB[16] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.076     ; 17.474     ;
; 22.130 ; VGA_HVCnt:vga_timing|oCoord_X[7] ; VGA_Chessboard:chessboardccb|oRGB[22] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.076     ; 17.474     ;
; 22.192 ; VGA_HVCnt:vga_timing|oCoord_X[4] ; VGA_Chessboard:chessboardccb|oRGB[0]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.076     ; 17.412     ;
; 22.192 ; VGA_HVCnt:vga_timing|oCoord_X[4] ; VGA_Chessboard:chessboardccb|oRGB[1]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.076     ; 17.412     ;
; 22.209 ; VGA_HVCnt:vga_timing|oCoord_X[6] ; VGA_Chessboard:chessboardccb|oRGB[23] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.075     ; 17.396     ;
; 22.259 ; VGA_HVCnt:vga_timing|oCoord_X[5] ; VGA_Chessboard:chessboardccb|oRGB[0]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.076     ; 17.345     ;
; 22.259 ; VGA_HVCnt:vga_timing|oCoord_X[5] ; VGA_Chessboard:chessboardccb|oRGB[1]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.076     ; 17.345     ;
; 22.341 ; VGA_HVCnt:vga_timing|oCoord_X[6] ; VGA_Chessboard:chessboardccb|oRGB[0]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.076     ; 17.263     ;
; 22.341 ; VGA_HVCnt:vga_timing|oCoord_X[6] ; VGA_Chessboard:chessboardccb|oRGB[1]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.076     ; 17.263     ;
; 22.352 ; VGA_HVCnt:vga_timing|oCoord_X[8] ; VGA_Chessboard:chessboardccb|oRGB[23] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.075     ; 17.253     ;
; 22.361 ; VGA_HVCnt:vga_timing|oCoord_X[7] ; VGA_Chessboard:chessboardccb|oRGB[23] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.075     ; 17.244     ;
; 22.377 ; VGA_HVCnt:vga_timing|oCoord_X[4] ; VGA_Chessboard:chessboardccb|oRGB[3]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.075     ; 17.228     ;
; 22.377 ; VGA_HVCnt:vga_timing|oCoord_X[4] ; VGA_Chessboard:chessboardccb|oRGB[4]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.075     ; 17.228     ;
; 22.379 ; VGA_HVCnt:vga_timing|oCoord_X[4] ; VGA_Chessboard:chessboardccb|oRGB[7]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.075     ; 17.226     ;
; 22.380 ; VGA_HVCnt:vga_timing|oCoord_X[4] ; VGA_Chessboard:chessboardccb|oRGB[5]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.075     ; 17.225     ;
; 22.444 ; VGA_HVCnt:vga_timing|oCoord_X[4] ; VGA_Chessboard:chessboardccb|oRGB[18] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.075     ; 17.161     ;
; 22.444 ; VGA_HVCnt:vga_timing|oCoord_X[5] ; VGA_Chessboard:chessboardccb|oRGB[3]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.075     ; 17.161     ;
; 22.444 ; VGA_HVCnt:vga_timing|oCoord_X[5] ; VGA_Chessboard:chessboardccb|oRGB[4]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.075     ; 17.161     ;
; 22.446 ; VGA_HVCnt:vga_timing|oCoord_X[5] ; VGA_Chessboard:chessboardccb|oRGB[7]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.075     ; 17.159     ;
; 22.447 ; VGA_HVCnt:vga_timing|oCoord_X[5] ; VGA_Chessboard:chessboardccb|oRGB[5]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.075     ; 17.158     ;
+--------+----------------------------------+---------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                         ;
+-------+-------------------------------+----------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                          ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+----------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; 0.455 ; VGA_HVCnt:vga_timing|h_cnt[9] ; VGA_HVCnt:vga_timing|h_cnt[9]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.721      ;
; 0.470 ; VGA_HVCnt:vga_timing|h_cnt[7] ; VGA_HVCnt:vga_timing|oHs         ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.736      ;
; 0.612 ; VGA_HVCnt:vga_timing|h_cnt[2] ; VGA_HVCnt:vga_timing|oCoord_X[2] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.879      ;
; 0.618 ; VGA_HVCnt:vga_timing|h_cnt[9] ; VGA_HVCnt:vga_timing|oCoord_X[9] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.883      ;
; 0.619 ; VGA_HVCnt:vga_timing|v_cnt[1] ; VGA_HVCnt:vga_timing|oVs         ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.885      ;
; 0.642 ; VGA_HVCnt:vga_timing|h_cnt[1] ; VGA_HVCnt:vga_timing|h_cnt[1]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.908      ;
; 0.663 ; VGA_HVCnt:vga_timing|h_cnt[0] ; VGA_HVCnt:vga_timing|h_cnt[0]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.929      ;
; 0.666 ; VGA_HVCnt:vga_timing|v_cnt[1] ; VGA_HVCnt:vga_timing|v_cnt[1]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.932      ;
; 0.667 ; VGA_HVCnt:vga_timing|v_cnt[8] ; VGA_HVCnt:vga_timing|v_cnt[8]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.933      ;
; 0.667 ; VGA_HVCnt:vga_timing|h_cnt[3] ; VGA_HVCnt:vga_timing|h_cnt[3]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.933      ;
; 0.668 ; VGA_HVCnt:vga_timing|v_cnt[7] ; VGA_HVCnt:vga_timing|v_cnt[7]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.934      ;
; 0.668 ; VGA_HVCnt:vga_timing|v_cnt[5] ; VGA_HVCnt:vga_timing|v_cnt[5]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.934      ;
; 0.670 ; VGA_HVCnt:vga_timing|h_cnt[2] ; VGA_HVCnt:vga_timing|h_cnt[2]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.936      ;
; 0.670 ; VGA_HVCnt:vga_timing|h_cnt[4] ; VGA_HVCnt:vga_timing|h_cnt[4]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.936      ;
; 0.673 ; VGA_HVCnt:vga_timing|v_cnt[3] ; VGA_HVCnt:vga_timing|v_cnt[3]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.939      ;
; 0.673 ; VGA_HVCnt:vga_timing|h_cnt[7] ; VGA_HVCnt:vga_timing|h_cnt[7]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.939      ;
; 0.673 ; VGA_HVCnt:vga_timing|h_cnt[8] ; VGA_HVCnt:vga_timing|h_cnt[8]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.939      ;
; 0.674 ; VGA_HVCnt:vga_timing|v_cnt[2] ; VGA_HVCnt:vga_timing|v_cnt[2]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.940      ;
; 0.674 ; VGA_HVCnt:vga_timing|h_cnt[5] ; VGA_HVCnt:vga_timing|h_cnt[5]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.940      ;
; 0.674 ; VGA_HVCnt:vga_timing|h_cnt[6] ; VGA_HVCnt:vga_timing|h_cnt[6]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.940      ;
; 0.679 ; VGA_HVCnt:vga_timing|v_cnt[4] ; VGA_HVCnt:vga_timing|v_cnt[4]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.945      ;
; 0.684 ; VGA_HVCnt:vga_timing|v_cnt[0] ; VGA_HVCnt:vga_timing|v_cnt[0]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.950      ;
; 0.741 ; VGA_HVCnt:vga_timing|h_cnt[3] ; VGA_HVCnt:vga_timing|oCoord_X[3] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.008      ;
; 0.825 ; VGA_HVCnt:vga_timing|v_cnt[2] ; VGA_HVCnt:vga_timing|oCoord_Y[2] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.091      ;
; 0.828 ; VGA_HVCnt:vga_timing|v_cnt[9] ; VGA_HVCnt:vga_timing|v_cnt[9]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.094      ;
; 0.832 ; VGA_HVCnt:vga_timing|v_cnt[5] ; VGA_HVCnt:vga_timing|oCoord_Y[5] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.098      ;
; 0.832 ; VGA_HVCnt:vga_timing|v_cnt[7] ; VGA_HVCnt:vga_timing|oCoord_Y[7] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.098      ;
; 0.834 ; VGA_HVCnt:vga_timing|h_cnt[5] ; VGA_HVCnt:vga_timing|oCoord_X[5] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.099      ;
; 0.838 ; VGA_HVCnt:vga_timing|v_cnt[6] ; VGA_HVCnt:vga_timing|v_cnt[6]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.104      ;
; 0.865 ; VGA_HVCnt:vga_timing|v_cnt[4] ; VGA_HVCnt:vga_timing|oCoord_Y[4] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.131      ;
; 0.869 ; VGA_HVCnt:vga_timing|v_cnt[3] ; VGA_HVCnt:vga_timing|oCoord_Y[3] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.135      ;
; 0.872 ; VGA_HVCnt:vga_timing|v_cnt[8] ; VGA_HVCnt:vga_timing|oCoord_Y[8] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.138      ;
; 0.875 ; VGA_HVCnt:vga_timing|h_cnt[6] ; VGA_HVCnt:vga_timing|oCoord_X[6] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.140      ;
; 0.877 ; VGA_HVCnt:vga_timing|h_cnt[7] ; VGA_HVCnt:vga_timing|oCoord_X[7] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.142      ;
; 0.878 ; VGA_HVCnt:vga_timing|v_cnt[9] ; VGA_HVCnt:vga_timing|oVs         ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.144      ;
; 0.906 ; VGA_HVCnt:vga_timing|h_cnt[4] ; VGA_HVCnt:vga_timing|oCoord_X[4] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.171      ;
; 0.959 ; VGA_HVCnt:vga_timing|v_cnt[7] ; VGA_HVCnt:vga_timing|oVs         ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.225      ;
; 0.960 ; VGA_HVCnt:vga_timing|h_cnt[1] ; VGA_HVCnt:vga_timing|h_cnt[2]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.226      ;
; 0.971 ; VGA_HVCnt:vga_timing|h_cnt[0] ; VGA_HVCnt:vga_timing|h_cnt[1]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.237      ;
; 0.976 ; VGA_HVCnt:vga_timing|h_cnt[0] ; VGA_HVCnt:vga_timing|h_cnt[2]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.242      ;
; 0.983 ; VGA_HVCnt:vga_timing|v_cnt[1] ; VGA_HVCnt:vga_timing|v_cnt[2]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.249      ;
; 0.984 ; VGA_HVCnt:vga_timing|h_cnt[3] ; VGA_HVCnt:vga_timing|h_cnt[4]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.250      ;
; 0.985 ; VGA_HVCnt:vga_timing|v_cnt[7] ; VGA_HVCnt:vga_timing|v_cnt[8]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.251      ;
; 0.985 ; VGA_HVCnt:vga_timing|v_cnt[5] ; VGA_HVCnt:vga_timing|v_cnt[6]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.251      ;
; 0.990 ; VGA_HVCnt:vga_timing|h_cnt[7] ; VGA_HVCnt:vga_timing|h_cnt[8]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.256      ;
; 0.991 ; VGA_HVCnt:vga_timing|h_cnt[5] ; VGA_HVCnt:vga_timing|h_cnt[6]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.257      ;
; 0.991 ; VGA_HVCnt:vga_timing|v_cnt[3] ; VGA_HVCnt:vga_timing|v_cnt[4]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.257      ;
; 0.992 ; VGA_HVCnt:vga_timing|v_cnt[0] ; VGA_HVCnt:vga_timing|v_cnt[1]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.258      ;
; 0.994 ; VGA_HVCnt:vga_timing|v_cnt[8] ; VGA_HVCnt:vga_timing|v_cnt[9]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.260      ;
; 0.997 ; VGA_HVCnt:vga_timing|h_cnt[2] ; VGA_HVCnt:vga_timing|h_cnt[3]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.263      ;
; 0.997 ; VGA_HVCnt:vga_timing|h_cnt[4] ; VGA_HVCnt:vga_timing|h_cnt[5]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.263      ;
; 0.997 ; VGA_HVCnt:vga_timing|v_cnt[0] ; VGA_HVCnt:vga_timing|v_cnt[2]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.263      ;
; 1.000 ; VGA_HVCnt:vga_timing|h_cnt[8] ; VGA_HVCnt:vga_timing|h_cnt[9]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.266      ;
; 1.001 ; VGA_HVCnt:vga_timing|v_cnt[2] ; VGA_HVCnt:vga_timing|v_cnt[3]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.267      ;
; 1.001 ; VGA_HVCnt:vga_timing|h_cnt[6] ; VGA_HVCnt:vga_timing|h_cnt[7]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.267      ;
; 1.002 ; VGA_HVCnt:vga_timing|h_cnt[2] ; VGA_HVCnt:vga_timing|h_cnt[4]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.268      ;
; 1.002 ; VGA_HVCnt:vga_timing|h_cnt[4] ; VGA_HVCnt:vga_timing|h_cnt[6]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.268      ;
; 1.006 ; VGA_HVCnt:vga_timing|v_cnt[4] ; VGA_HVCnt:vga_timing|v_cnt[5]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.272      ;
; 1.006 ; VGA_HVCnt:vga_timing|h_cnt[6] ; VGA_HVCnt:vga_timing|h_cnt[8]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.272      ;
; 1.006 ; VGA_HVCnt:vga_timing|v_cnt[2] ; VGA_HVCnt:vga_timing|v_cnt[4]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.272      ;
; 1.011 ; VGA_HVCnt:vga_timing|v_cnt[4] ; VGA_HVCnt:vga_timing|v_cnt[6]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.277      ;
; 1.081 ; VGA_HVCnt:vga_timing|v_cnt[8] ; VGA_HVCnt:vga_timing|oVs         ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.347      ;
; 1.081 ; VGA_HVCnt:vga_timing|h_cnt[1] ; VGA_HVCnt:vga_timing|h_cnt[3]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.347      ;
; 1.086 ; VGA_HVCnt:vga_timing|h_cnt[1] ; VGA_HVCnt:vga_timing|h_cnt[4]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.352      ;
; 1.087 ; VGA_HVCnt:vga_timing|h_cnt[5] ; VGA_HVCnt:vga_timing|oHs         ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.353      ;
; 1.091 ; VGA_HVCnt:vga_timing|v_cnt[6] ; VGA_HVCnt:vga_timing|oCoord_Y[6] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.357      ;
; 1.097 ; VGA_HVCnt:vga_timing|h_cnt[0] ; VGA_HVCnt:vga_timing|h_cnt[3]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.363      ;
; 1.098 ; VGA_HVCnt:vga_timing|h_cnt[8] ; VGA_HVCnt:vga_timing|oCoord_X[8] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.363      ;
; 1.102 ; VGA_HVCnt:vga_timing|h_cnt[0] ; VGA_HVCnt:vga_timing|h_cnt[4]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.368      ;
; 1.103 ; VGA_HVCnt:vga_timing|v_cnt[2] ; VGA_HVCnt:vga_timing|oVs         ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.369      ;
; 1.104 ; VGA_HVCnt:vga_timing|v_cnt[1] ; VGA_HVCnt:vga_timing|v_cnt[3]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.370      ;
; 1.105 ; VGA_HVCnt:vga_timing|h_cnt[3] ; VGA_HVCnt:vga_timing|h_cnt[5]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.371      ;
; 1.106 ; VGA_HVCnt:vga_timing|v_cnt[5] ; VGA_HVCnt:vga_timing|v_cnt[7]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.372      ;
; 1.106 ; VGA_HVCnt:vga_timing|v_cnt[7] ; VGA_HVCnt:vga_timing|v_cnt[9]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.372      ;
; 1.109 ; VGA_HVCnt:vga_timing|v_cnt[1] ; VGA_HVCnt:vga_timing|v_cnt[4]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.375      ;
; 1.110 ; VGA_HVCnt:vga_timing|h_cnt[3] ; VGA_HVCnt:vga_timing|h_cnt[6]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.376      ;
; 1.111 ; VGA_HVCnt:vga_timing|v_cnt[5] ; VGA_HVCnt:vga_timing|v_cnt[8]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.377      ;
; 1.111 ; VGA_HVCnt:vga_timing|h_cnt[7] ; VGA_HVCnt:vga_timing|h_cnt[9]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.377      ;
; 1.112 ; VGA_HVCnt:vga_timing|h_cnt[5] ; VGA_HVCnt:vga_timing|h_cnt[7]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.378      ;
; 1.112 ; VGA_HVCnt:vga_timing|v_cnt[3] ; VGA_HVCnt:vga_timing|v_cnt[5]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.378      ;
; 1.114 ; VGA_HVCnt:vga_timing|v_cnt[9] ; VGA_HVCnt:vga_timing|oCoord_Y[9] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.380      ;
; 1.117 ; VGA_HVCnt:vga_timing|h_cnt[5] ; VGA_HVCnt:vga_timing|h_cnt[8]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.383      ;
; 1.117 ; VGA_HVCnt:vga_timing|v_cnt[3] ; VGA_HVCnt:vga_timing|v_cnt[6]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.383      ;
; 1.118 ; VGA_HVCnt:vga_timing|v_cnt[0] ; VGA_HVCnt:vga_timing|v_cnt[3]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.384      ;
; 1.123 ; VGA_HVCnt:vga_timing|h_cnt[2] ; VGA_HVCnt:vga_timing|h_cnt[5]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.389      ;
; 1.123 ; VGA_HVCnt:vga_timing|v_cnt[0] ; VGA_HVCnt:vga_timing|v_cnt[4]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.389      ;
; 1.123 ; VGA_HVCnt:vga_timing|h_cnt[4] ; VGA_HVCnt:vga_timing|h_cnt[7]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.389      ;
; 1.127 ; VGA_HVCnt:vga_timing|h_cnt[6] ; VGA_HVCnt:vga_timing|h_cnt[9]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.393      ;
; 1.127 ; VGA_HVCnt:vga_timing|v_cnt[2] ; VGA_HVCnt:vga_timing|v_cnt[5]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.393      ;
; 1.128 ; VGA_HVCnt:vga_timing|h_cnt[2] ; VGA_HVCnt:vga_timing|h_cnt[6]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.394      ;
; 1.128 ; VGA_HVCnt:vga_timing|h_cnt[4] ; VGA_HVCnt:vga_timing|h_cnt[8]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.394      ;
; 1.132 ; VGA_HVCnt:vga_timing|v_cnt[4] ; VGA_HVCnt:vga_timing|v_cnt[7]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.398      ;
; 1.132 ; VGA_HVCnt:vga_timing|v_cnt[2] ; VGA_HVCnt:vga_timing|v_cnt[6]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.398      ;
; 1.137 ; VGA_HVCnt:vga_timing|v_cnt[4] ; VGA_HVCnt:vga_timing|v_cnt[8]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.403      ;
; 1.148 ; VGA_HVCnt:vga_timing|v_cnt[7] ; VGA_HVCnt:vga_timing|oCoord_Y[8] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.414      ;
; 1.149 ; VGA_HVCnt:vga_timing|v_cnt[5] ; VGA_HVCnt:vga_timing|oCoord_Y[6] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.415      ;
; 1.150 ; VGA_HVCnt:vga_timing|h_cnt[5] ; VGA_HVCnt:vga_timing|oCoord_X[6] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.415      ;
; 1.155 ; VGA_HVCnt:vga_timing|v_cnt[2] ; VGA_HVCnt:vga_timing|oCoord_Y[3] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.421      ;
; 1.157 ; VGA_HVCnt:vga_timing|v_cnt[0] ; VGA_HVCnt:vga_timing|oCoord_Y[2] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.423      ;
; 1.160 ; VGA_HVCnt:vga_timing|v_cnt[2] ; VGA_HVCnt:vga_timing|oCoord_Y[4] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.426      ;
+-------+-------------------------------+----------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                    ;
+-----------+-----------------+-----------------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                                      ; Note ;
+-----------+-----------------+-----------------------------------------------------------------+------+
; 61.16 MHz ; 61.16 MHz       ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+-----------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                       ;
+-----------------------------------------------------------------+--------+---------------+
; Clock                                                           ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------+--------+---------------+
; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 23.332 ; 0.000         ;
+-----------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                       ;
+-----------------------------------------------------------------+-------+---------------+
; Clock                                                           ; Slack ; End Point TNS ;
+-----------------------------------------------------------------+-------+---------------+
; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.411 ; 0.000         ;
+-----------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                         ;
+-----------------------------------------------------------------+--------+---------------+
; Clock                                                           ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------+--------+---------------+
; iCLK_50                                                         ; 9.887  ; 0.000         ;
; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.551 ; 0.000         ;
+-----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                  ;
+--------+----------------------------------+---------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                               ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+---------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; 23.332 ; VGA_HVCnt:vga_timing|oCoord_X[4] ; VGA_Chessboard:chessboardccb|oRGB[13] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.092     ; 16.257     ;
; 23.332 ; VGA_HVCnt:vga_timing|oCoord_X[4] ; VGA_Chessboard:chessboardccb|oRGB[2]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.092     ; 16.257     ;
; 23.333 ; VGA_HVCnt:vga_timing|oCoord_X[4] ; VGA_Chessboard:chessboardccb|oRGB[14] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.092     ; 16.256     ;
; 23.333 ; VGA_HVCnt:vga_timing|oCoord_X[4] ; VGA_Chessboard:chessboardccb|oRGB[15] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.092     ; 16.256     ;
; 23.334 ; VGA_HVCnt:vga_timing|oCoord_X[4] ; VGA_Chessboard:chessboardccb|oRGB[9]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.092     ; 16.255     ;
; 23.335 ; VGA_HVCnt:vga_timing|oCoord_X[4] ; VGA_Chessboard:chessboardccb|oRGB[10] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.092     ; 16.254     ;
; 23.337 ; VGA_HVCnt:vga_timing|oCoord_X[4] ; VGA_Chessboard:chessboardccb|oRGB[8]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.092     ; 16.252     ;
; 23.338 ; VGA_HVCnt:vga_timing|oCoord_X[4] ; VGA_Chessboard:chessboardccb|oRGB[11] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.092     ; 16.251     ;
; 23.339 ; VGA_HVCnt:vga_timing|oCoord_X[4] ; VGA_Chessboard:chessboardccb|oRGB[12] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.092     ; 16.250     ;
; 23.339 ; VGA_HVCnt:vga_timing|oCoord_X[4] ; VGA_Chessboard:chessboardccb|oRGB[6]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.092     ; 16.250     ;
; 23.438 ; VGA_HVCnt:vga_timing|oCoord_X[5] ; VGA_Chessboard:chessboardccb|oRGB[13] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.092     ; 16.151     ;
; 23.438 ; VGA_HVCnt:vga_timing|oCoord_X[5] ; VGA_Chessboard:chessboardccb|oRGB[2]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.092     ; 16.151     ;
; 23.439 ; VGA_HVCnt:vga_timing|oCoord_X[5] ; VGA_Chessboard:chessboardccb|oRGB[14] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.092     ; 16.150     ;
; 23.439 ; VGA_HVCnt:vga_timing|oCoord_X[5] ; VGA_Chessboard:chessboardccb|oRGB[15] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.092     ; 16.150     ;
; 23.440 ; VGA_HVCnt:vga_timing|oCoord_X[5] ; VGA_Chessboard:chessboardccb|oRGB[9]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.092     ; 16.149     ;
; 23.441 ; VGA_HVCnt:vga_timing|oCoord_X[5] ; VGA_Chessboard:chessboardccb|oRGB[10] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.092     ; 16.148     ;
; 23.443 ; VGA_HVCnt:vga_timing|oCoord_X[5] ; VGA_Chessboard:chessboardccb|oRGB[8]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.092     ; 16.146     ;
; 23.444 ; VGA_HVCnt:vga_timing|oCoord_X[5] ; VGA_Chessboard:chessboardccb|oRGB[11] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.092     ; 16.145     ;
; 23.445 ; VGA_HVCnt:vga_timing|oCoord_X[5] ; VGA_Chessboard:chessboardccb|oRGB[12] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.092     ; 16.144     ;
; 23.445 ; VGA_HVCnt:vga_timing|oCoord_X[5] ; VGA_Chessboard:chessboardccb|oRGB[6]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.092     ; 16.144     ;
; 23.466 ; VGA_HVCnt:vga_timing|oCoord_X[6] ; VGA_Chessboard:chessboardccb|oRGB[13] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.092     ; 16.123     ;
; 23.466 ; VGA_HVCnt:vga_timing|oCoord_X[6] ; VGA_Chessboard:chessboardccb|oRGB[2]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.092     ; 16.123     ;
; 23.467 ; VGA_HVCnt:vga_timing|oCoord_X[6] ; VGA_Chessboard:chessboardccb|oRGB[14] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.092     ; 16.122     ;
; 23.467 ; VGA_HVCnt:vga_timing|oCoord_X[6] ; VGA_Chessboard:chessboardccb|oRGB[15] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.092     ; 16.122     ;
; 23.468 ; VGA_HVCnt:vga_timing|oCoord_X[6] ; VGA_Chessboard:chessboardccb|oRGB[9]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.092     ; 16.121     ;
; 23.469 ; VGA_HVCnt:vga_timing|oCoord_X[6] ; VGA_Chessboard:chessboardccb|oRGB[10] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.092     ; 16.120     ;
; 23.471 ; VGA_HVCnt:vga_timing|oCoord_X[6] ; VGA_Chessboard:chessboardccb|oRGB[8]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.092     ; 16.118     ;
; 23.472 ; VGA_HVCnt:vga_timing|oCoord_X[6] ; VGA_Chessboard:chessboardccb|oRGB[11] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.092     ; 16.117     ;
; 23.473 ; VGA_HVCnt:vga_timing|oCoord_X[6] ; VGA_Chessboard:chessboardccb|oRGB[12] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.092     ; 16.116     ;
; 23.473 ; VGA_HVCnt:vga_timing|oCoord_X[6] ; VGA_Chessboard:chessboardccb|oRGB[6]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.092     ; 16.116     ;
; 23.474 ; VGA_HVCnt:vga_timing|oCoord_X[4] ; VGA_Chessboard:chessboardccb|oRGB[21] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.067     ; 16.140     ;
; 23.475 ; VGA_HVCnt:vga_timing|oCoord_X[4] ; VGA_Chessboard:chessboardccb|oRGB[19] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.067     ; 16.139     ;
; 23.476 ; VGA_HVCnt:vga_timing|oCoord_X[4] ; VGA_Chessboard:chessboardccb|oRGB[17] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.067     ; 16.138     ;
; 23.476 ; VGA_HVCnt:vga_timing|oCoord_X[4] ; VGA_Chessboard:chessboardccb|oRGB[20] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.067     ; 16.138     ;
; 23.481 ; VGA_HVCnt:vga_timing|oCoord_X[4] ; VGA_Chessboard:chessboardccb|oRGB[16] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.067     ; 16.133     ;
; 23.482 ; VGA_HVCnt:vga_timing|oCoord_X[4] ; VGA_Chessboard:chessboardccb|oRGB[22] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.067     ; 16.132     ;
; 23.580 ; VGA_HVCnt:vga_timing|oCoord_X[5] ; VGA_Chessboard:chessboardccb|oRGB[21] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.067     ; 16.034     ;
; 23.581 ; VGA_HVCnt:vga_timing|oCoord_X[5] ; VGA_Chessboard:chessboardccb|oRGB[19] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.067     ; 16.033     ;
; 23.582 ; VGA_HVCnt:vga_timing|oCoord_X[5] ; VGA_Chessboard:chessboardccb|oRGB[17] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.067     ; 16.032     ;
; 23.582 ; VGA_HVCnt:vga_timing|oCoord_X[5] ; VGA_Chessboard:chessboardccb|oRGB[20] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.067     ; 16.032     ;
; 23.587 ; VGA_HVCnt:vga_timing|oCoord_X[5] ; VGA_Chessboard:chessboardccb|oRGB[16] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.067     ; 16.027     ;
; 23.588 ; VGA_HVCnt:vga_timing|oCoord_X[8] ; VGA_Chessboard:chessboardccb|oRGB[13] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.092     ; 16.001     ;
; 23.588 ; VGA_HVCnt:vga_timing|oCoord_X[8] ; VGA_Chessboard:chessboardccb|oRGB[2]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.092     ; 16.001     ;
; 23.588 ; VGA_HVCnt:vga_timing|oCoord_X[5] ; VGA_Chessboard:chessboardccb|oRGB[22] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.067     ; 16.026     ;
; 23.589 ; VGA_HVCnt:vga_timing|oCoord_X[8] ; VGA_Chessboard:chessboardccb|oRGB[14] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.092     ; 16.000     ;
; 23.589 ; VGA_HVCnt:vga_timing|oCoord_X[8] ; VGA_Chessboard:chessboardccb|oRGB[15] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.092     ; 16.000     ;
; 23.590 ; VGA_HVCnt:vga_timing|oCoord_X[8] ; VGA_Chessboard:chessboardccb|oRGB[9]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.092     ; 15.999     ;
; 23.591 ; VGA_HVCnt:vga_timing|oCoord_X[8] ; VGA_Chessboard:chessboardccb|oRGB[10] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.092     ; 15.998     ;
; 23.593 ; VGA_HVCnt:vga_timing|oCoord_X[8] ; VGA_Chessboard:chessboardccb|oRGB[8]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.092     ; 15.996     ;
; 23.594 ; VGA_HVCnt:vga_timing|oCoord_X[8] ; VGA_Chessboard:chessboardccb|oRGB[11] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.092     ; 15.995     ;
; 23.595 ; VGA_HVCnt:vga_timing|oCoord_X[8] ; VGA_Chessboard:chessboardccb|oRGB[12] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.092     ; 15.994     ;
; 23.595 ; VGA_HVCnt:vga_timing|oCoord_X[8] ; VGA_Chessboard:chessboardccb|oRGB[6]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.092     ; 15.994     ;
; 23.608 ; VGA_HVCnt:vga_timing|oCoord_X[6] ; VGA_Chessboard:chessboardccb|oRGB[21] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.067     ; 16.006     ;
; 23.609 ; VGA_HVCnt:vga_timing|oCoord_X[6] ; VGA_Chessboard:chessboardccb|oRGB[19] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.067     ; 16.005     ;
; 23.610 ; VGA_HVCnt:vga_timing|oCoord_X[6] ; VGA_Chessboard:chessboardccb|oRGB[17] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.067     ; 16.004     ;
; 23.610 ; VGA_HVCnt:vga_timing|oCoord_X[6] ; VGA_Chessboard:chessboardccb|oRGB[20] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.067     ; 16.004     ;
; 23.615 ; VGA_HVCnt:vga_timing|oCoord_X[6] ; VGA_Chessboard:chessboardccb|oRGB[16] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.067     ; 15.999     ;
; 23.616 ; VGA_HVCnt:vga_timing|oCoord_X[6] ; VGA_Chessboard:chessboardccb|oRGB[22] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.067     ; 15.998     ;
; 23.650 ; VGA_HVCnt:vga_timing|oCoord_X[7] ; VGA_Chessboard:chessboardccb|oRGB[13] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.092     ; 15.939     ;
; 23.650 ; VGA_HVCnt:vga_timing|oCoord_X[7] ; VGA_Chessboard:chessboardccb|oRGB[2]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.092     ; 15.939     ;
; 23.651 ; VGA_HVCnt:vga_timing|oCoord_X[7] ; VGA_Chessboard:chessboardccb|oRGB[14] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.092     ; 15.938     ;
; 23.651 ; VGA_HVCnt:vga_timing|oCoord_X[7] ; VGA_Chessboard:chessboardccb|oRGB[15] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.092     ; 15.938     ;
; 23.652 ; VGA_HVCnt:vga_timing|oCoord_X[7] ; VGA_Chessboard:chessboardccb|oRGB[9]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.092     ; 15.937     ;
; 23.653 ; VGA_HVCnt:vga_timing|oCoord_X[7] ; VGA_Chessboard:chessboardccb|oRGB[10] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.092     ; 15.936     ;
; 23.655 ; VGA_HVCnt:vga_timing|oCoord_X[7] ; VGA_Chessboard:chessboardccb|oRGB[8]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.092     ; 15.934     ;
; 23.656 ; VGA_HVCnt:vga_timing|oCoord_X[7] ; VGA_Chessboard:chessboardccb|oRGB[11] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.092     ; 15.933     ;
; 23.657 ; VGA_HVCnt:vga_timing|oCoord_X[7] ; VGA_Chessboard:chessboardccb|oRGB[12] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.092     ; 15.932     ;
; 23.657 ; VGA_HVCnt:vga_timing|oCoord_X[7] ; VGA_Chessboard:chessboardccb|oRGB[6]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.092     ; 15.932     ;
; 23.705 ; VGA_HVCnt:vga_timing|oCoord_X[4] ; VGA_Chessboard:chessboardccb|oRGB[23] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.066     ; 15.910     ;
; 23.730 ; VGA_HVCnt:vga_timing|oCoord_X[8] ; VGA_Chessboard:chessboardccb|oRGB[21] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.067     ; 15.884     ;
; 23.731 ; VGA_HVCnt:vga_timing|oCoord_X[8] ; VGA_Chessboard:chessboardccb|oRGB[19] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.067     ; 15.883     ;
; 23.732 ; VGA_HVCnt:vga_timing|oCoord_X[8] ; VGA_Chessboard:chessboardccb|oRGB[17] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.067     ; 15.882     ;
; 23.732 ; VGA_HVCnt:vga_timing|oCoord_X[8] ; VGA_Chessboard:chessboardccb|oRGB[20] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.067     ; 15.882     ;
; 23.737 ; VGA_HVCnt:vga_timing|oCoord_X[8] ; VGA_Chessboard:chessboardccb|oRGB[16] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.067     ; 15.877     ;
; 23.738 ; VGA_HVCnt:vga_timing|oCoord_X[8] ; VGA_Chessboard:chessboardccb|oRGB[22] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.067     ; 15.876     ;
; 23.792 ; VGA_HVCnt:vga_timing|oCoord_X[7] ; VGA_Chessboard:chessboardccb|oRGB[21] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.067     ; 15.822     ;
; 23.793 ; VGA_HVCnt:vga_timing|oCoord_X[7] ; VGA_Chessboard:chessboardccb|oRGB[19] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.067     ; 15.821     ;
; 23.794 ; VGA_HVCnt:vga_timing|oCoord_X[7] ; VGA_Chessboard:chessboardccb|oRGB[17] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.067     ; 15.820     ;
; 23.794 ; VGA_HVCnt:vga_timing|oCoord_X[7] ; VGA_Chessboard:chessboardccb|oRGB[20] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.067     ; 15.820     ;
; 23.799 ; VGA_HVCnt:vga_timing|oCoord_X[7] ; VGA_Chessboard:chessboardccb|oRGB[16] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.067     ; 15.815     ;
; 23.800 ; VGA_HVCnt:vga_timing|oCoord_X[7] ; VGA_Chessboard:chessboardccb|oRGB[22] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.067     ; 15.814     ;
; 23.807 ; VGA_HVCnt:vga_timing|oCoord_X[4] ; VGA_Chessboard:chessboardccb|oRGB[0]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.067     ; 15.807     ;
; 23.807 ; VGA_HVCnt:vga_timing|oCoord_X[4] ; VGA_Chessboard:chessboardccb|oRGB[1]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.067     ; 15.807     ;
; 23.811 ; VGA_HVCnt:vga_timing|oCoord_X[5] ; VGA_Chessboard:chessboardccb|oRGB[23] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.066     ; 15.804     ;
; 23.839 ; VGA_HVCnt:vga_timing|oCoord_X[6] ; VGA_Chessboard:chessboardccb|oRGB[23] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.066     ; 15.776     ;
; 23.913 ; VGA_HVCnt:vga_timing|oCoord_X[5] ; VGA_Chessboard:chessboardccb|oRGB[0]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.067     ; 15.701     ;
; 23.913 ; VGA_HVCnt:vga_timing|oCoord_X[5] ; VGA_Chessboard:chessboardccb|oRGB[1]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.067     ; 15.701     ;
; 23.941 ; VGA_HVCnt:vga_timing|oCoord_X[6] ; VGA_Chessboard:chessboardccb|oRGB[0]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.067     ; 15.673     ;
; 23.941 ; VGA_HVCnt:vga_timing|oCoord_X[6] ; VGA_Chessboard:chessboardccb|oRGB[1]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.067     ; 15.673     ;
; 23.961 ; VGA_HVCnt:vga_timing|oCoord_X[8] ; VGA_Chessboard:chessboardccb|oRGB[23] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.066     ; 15.654     ;
; 24.008 ; VGA_HVCnt:vga_timing|oCoord_X[4] ; VGA_Chessboard:chessboardccb|oRGB[3]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.065     ; 15.608     ;
; 24.008 ; VGA_HVCnt:vga_timing|oCoord_X[4] ; VGA_Chessboard:chessboardccb|oRGB[4]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.065     ; 15.608     ;
; 24.010 ; VGA_HVCnt:vga_timing|oCoord_X[4] ; VGA_Chessboard:chessboardccb|oRGB[7]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.065     ; 15.606     ;
; 24.012 ; VGA_HVCnt:vga_timing|oCoord_X[4] ; VGA_Chessboard:chessboardccb|oRGB[5]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.065     ; 15.604     ;
; 24.023 ; VGA_HVCnt:vga_timing|oCoord_X[7] ; VGA_Chessboard:chessboardccb|oRGB[23] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.066     ; 15.592     ;
; 24.060 ; VGA_HVCnt:vga_timing|oCoord_X[4] ; VGA_Chessboard:chessboardccb|oRGB[18] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.066     ; 15.555     ;
; 24.063 ; VGA_HVCnt:vga_timing|oCoord_X[8] ; VGA_Chessboard:chessboardccb|oRGB[0]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.067     ; 15.551     ;
; 24.063 ; VGA_HVCnt:vga_timing|oCoord_X[8] ; VGA_Chessboard:chessboardccb|oRGB[1]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.067     ; 15.551     ;
; 24.114 ; VGA_HVCnt:vga_timing|oCoord_X[5] ; VGA_Chessboard:chessboardccb|oRGB[3]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.065     ; 15.502     ;
; 24.114 ; VGA_HVCnt:vga_timing|oCoord_X[5] ; VGA_Chessboard:chessboardccb|oRGB[4]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.065     ; 15.502     ;
+--------+----------------------------------+---------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                          ;
+-------+-------------------------------+----------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                          ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+----------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; 0.411 ; VGA_HVCnt:vga_timing|h_cnt[9] ; VGA_HVCnt:vga_timing|h_cnt[9]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.653      ;
; 0.433 ; VGA_HVCnt:vga_timing|h_cnt[7] ; VGA_HVCnt:vga_timing|oHs         ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.675      ;
; 0.566 ; VGA_HVCnt:vga_timing|h_cnt[2] ; VGA_HVCnt:vga_timing|oCoord_X[2] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.809      ;
; 0.570 ; VGA_HVCnt:vga_timing|v_cnt[1] ; VGA_HVCnt:vga_timing|oVs         ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.813      ;
; 0.573 ; VGA_HVCnt:vga_timing|h_cnt[9] ; VGA_HVCnt:vga_timing|oCoord_X[9] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.814      ;
; 0.589 ; VGA_HVCnt:vga_timing|h_cnt[1] ; VGA_HVCnt:vga_timing|h_cnt[1]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.831      ;
; 0.607 ; VGA_HVCnt:vga_timing|h_cnt[0] ; VGA_HVCnt:vga_timing|h_cnt[0]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.849      ;
; 0.608 ; VGA_HVCnt:vga_timing|v_cnt[8] ; VGA_HVCnt:vga_timing|v_cnt[8]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.851      ;
; 0.609 ; VGA_HVCnt:vga_timing|v_cnt[1] ; VGA_HVCnt:vga_timing|v_cnt[1]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.852      ;
; 0.610 ; VGA_HVCnt:vga_timing|v_cnt[7] ; VGA_HVCnt:vga_timing|v_cnt[7]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.853      ;
; 0.610 ; VGA_HVCnt:vga_timing|v_cnt[5] ; VGA_HVCnt:vga_timing|v_cnt[5]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.853      ;
; 0.611 ; VGA_HVCnt:vga_timing|h_cnt[3] ; VGA_HVCnt:vga_timing|h_cnt[3]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.853      ;
; 0.613 ; VGA_HVCnt:vga_timing|h_cnt[2] ; VGA_HVCnt:vga_timing|h_cnt[2]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.855      ;
; 0.613 ; VGA_HVCnt:vga_timing|h_cnt[4] ; VGA_HVCnt:vga_timing|h_cnt[4]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.855      ;
; 0.613 ; VGA_HVCnt:vga_timing|h_cnt[8] ; VGA_HVCnt:vga_timing|h_cnt[8]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.855      ;
; 0.614 ; VGA_HVCnt:vga_timing|v_cnt[2] ; VGA_HVCnt:vga_timing|v_cnt[2]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.857      ;
; 0.615 ; VGA_HVCnt:vga_timing|v_cnt[3] ; VGA_HVCnt:vga_timing|v_cnt[3]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.858      ;
; 0.615 ; VGA_HVCnt:vga_timing|h_cnt[6] ; VGA_HVCnt:vga_timing|h_cnt[6]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.857      ;
; 0.616 ; VGA_HVCnt:vga_timing|h_cnt[7] ; VGA_HVCnt:vga_timing|h_cnt[7]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.858      ;
; 0.617 ; VGA_HVCnt:vga_timing|h_cnt[5] ; VGA_HVCnt:vga_timing|h_cnt[5]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.859      ;
; 0.620 ; VGA_HVCnt:vga_timing|v_cnt[4] ; VGA_HVCnt:vga_timing|v_cnt[4]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.863      ;
; 0.625 ; VGA_HVCnt:vga_timing|v_cnt[0] ; VGA_HVCnt:vga_timing|v_cnt[0]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.868      ;
; 0.691 ; VGA_HVCnt:vga_timing|h_cnt[3] ; VGA_HVCnt:vga_timing|oCoord_X[3] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.934      ;
; 0.767 ; VGA_HVCnt:vga_timing|v_cnt[2] ; VGA_HVCnt:vga_timing|oCoord_Y[2] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.009      ;
; 0.767 ; VGA_HVCnt:vga_timing|v_cnt[9] ; VGA_HVCnt:vga_timing|v_cnt[9]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.010      ;
; 0.771 ; VGA_HVCnt:vga_timing|v_cnt[7] ; VGA_HVCnt:vga_timing|oCoord_Y[7] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.013      ;
; 0.773 ; VGA_HVCnt:vga_timing|v_cnt[5] ; VGA_HVCnt:vga_timing|oCoord_Y[5] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.015      ;
; 0.773 ; VGA_HVCnt:vga_timing|h_cnt[5] ; VGA_HVCnt:vga_timing|oCoord_X[5] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.014      ;
; 0.776 ; VGA_HVCnt:vga_timing|v_cnt[6] ; VGA_HVCnt:vga_timing|v_cnt[6]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.019      ;
; 0.799 ; VGA_HVCnt:vga_timing|v_cnt[3] ; VGA_HVCnt:vga_timing|oCoord_Y[3] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.041      ;
; 0.803 ; VGA_HVCnt:vga_timing|v_cnt[4] ; VGA_HVCnt:vga_timing|oCoord_Y[4] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.045      ;
; 0.813 ; VGA_HVCnt:vga_timing|v_cnt[8] ; VGA_HVCnt:vga_timing|oCoord_Y[8] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.055      ;
; 0.813 ; VGA_HVCnt:vga_timing|v_cnt[9] ; VGA_HVCnt:vga_timing|oVs         ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.056      ;
; 0.815 ; VGA_HVCnt:vga_timing|h_cnt[6] ; VGA_HVCnt:vga_timing|oCoord_X[6] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.056      ;
; 0.817 ; VGA_HVCnt:vga_timing|h_cnt[7] ; VGA_HVCnt:vga_timing|oCoord_X[7] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.058      ;
; 0.837 ; VGA_HVCnt:vga_timing|h_cnt[4] ; VGA_HVCnt:vga_timing|oCoord_X[4] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.078      ;
; 0.875 ; VGA_HVCnt:vga_timing|h_cnt[1] ; VGA_HVCnt:vga_timing|h_cnt[2]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.117      ;
; 0.876 ; VGA_HVCnt:vga_timing|v_cnt[7] ; VGA_HVCnt:vga_timing|oVs         ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.119      ;
; 0.876 ; VGA_HVCnt:vga_timing|h_cnt[0] ; VGA_HVCnt:vga_timing|h_cnt[1]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.118      ;
; 0.887 ; VGA_HVCnt:vga_timing|h_cnt[0] ; VGA_HVCnt:vga_timing|h_cnt[2]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.129      ;
; 0.894 ; VGA_HVCnt:vga_timing|v_cnt[0] ; VGA_HVCnt:vga_timing|v_cnt[1]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.137      ;
; 0.896 ; VGA_HVCnt:vga_timing|v_cnt[1] ; VGA_HVCnt:vga_timing|v_cnt[2]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.139      ;
; 0.896 ; VGA_HVCnt:vga_timing|v_cnt[8] ; VGA_HVCnt:vga_timing|v_cnt[9]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.139      ;
; 0.897 ; VGA_HVCnt:vga_timing|v_cnt[7] ; VGA_HVCnt:vga_timing|v_cnt[8]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.140      ;
; 0.897 ; VGA_HVCnt:vga_timing|v_cnt[5] ; VGA_HVCnt:vga_timing|v_cnt[6]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.140      ;
; 0.898 ; VGA_HVCnt:vga_timing|h_cnt[3] ; VGA_HVCnt:vga_timing|h_cnt[4]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.140      ;
; 0.901 ; VGA_HVCnt:vga_timing|h_cnt[8] ; VGA_HVCnt:vga_timing|h_cnt[9]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.143      ;
; 0.901 ; VGA_HVCnt:vga_timing|v_cnt[3] ; VGA_HVCnt:vga_timing|v_cnt[4]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.144      ;
; 0.901 ; VGA_HVCnt:vga_timing|h_cnt[2] ; VGA_HVCnt:vga_timing|h_cnt[3]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.143      ;
; 0.901 ; VGA_HVCnt:vga_timing|h_cnt[4] ; VGA_HVCnt:vga_timing|h_cnt[5]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.143      ;
; 0.902 ; VGA_HVCnt:vga_timing|v_cnt[2] ; VGA_HVCnt:vga_timing|v_cnt[3]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.145      ;
; 0.903 ; VGA_HVCnt:vga_timing|h_cnt[7] ; VGA_HVCnt:vga_timing|h_cnt[8]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.145      ;
; 0.903 ; VGA_HVCnt:vga_timing|h_cnt[6] ; VGA_HVCnt:vga_timing|h_cnt[7]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.145      ;
; 0.904 ; VGA_HVCnt:vga_timing|h_cnt[5] ; VGA_HVCnt:vga_timing|h_cnt[6]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.146      ;
; 0.905 ; VGA_HVCnt:vga_timing|v_cnt[0] ; VGA_HVCnt:vga_timing|v_cnt[2]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.148      ;
; 0.908 ; VGA_HVCnt:vga_timing|v_cnt[4] ; VGA_HVCnt:vga_timing|v_cnt[5]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.151      ;
; 0.912 ; VGA_HVCnt:vga_timing|h_cnt[2] ; VGA_HVCnt:vga_timing|h_cnt[4]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.154      ;
; 0.912 ; VGA_HVCnt:vga_timing|h_cnt[4] ; VGA_HVCnt:vga_timing|h_cnt[6]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.154      ;
; 0.913 ; VGA_HVCnt:vga_timing|v_cnt[2] ; VGA_HVCnt:vga_timing|v_cnt[4]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.156      ;
; 0.914 ; VGA_HVCnt:vga_timing|h_cnt[6] ; VGA_HVCnt:vga_timing|h_cnt[8]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.156      ;
; 0.919 ; VGA_HVCnt:vga_timing|v_cnt[4] ; VGA_HVCnt:vga_timing|v_cnt[6]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.162      ;
; 0.974 ; VGA_HVCnt:vga_timing|h_cnt[1] ; VGA_HVCnt:vga_timing|h_cnt[3]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.216      ;
; 0.985 ; VGA_HVCnt:vga_timing|h_cnt[5] ; VGA_HVCnt:vga_timing|oHs         ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.227      ;
; 0.985 ; VGA_HVCnt:vga_timing|h_cnt[1] ; VGA_HVCnt:vga_timing|h_cnt[4]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.227      ;
; 0.986 ; VGA_HVCnt:vga_timing|h_cnt[0] ; VGA_HVCnt:vga_timing|h_cnt[3]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.228      ;
; 0.988 ; VGA_HVCnt:vga_timing|v_cnt[8] ; VGA_HVCnt:vga_timing|oVs         ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.231      ;
; 0.995 ; VGA_HVCnt:vga_timing|v_cnt[1] ; VGA_HVCnt:vga_timing|v_cnt[3]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.238      ;
; 0.996 ; VGA_HVCnt:vga_timing|v_cnt[5] ; VGA_HVCnt:vga_timing|v_cnt[7]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.239      ;
; 0.996 ; VGA_HVCnt:vga_timing|v_cnt[7] ; VGA_HVCnt:vga_timing|v_cnt[9]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.239      ;
; 0.997 ; VGA_HVCnt:vga_timing|h_cnt[3] ; VGA_HVCnt:vga_timing|h_cnt[5]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.239      ;
; 0.997 ; VGA_HVCnt:vga_timing|h_cnt[0] ; VGA_HVCnt:vga_timing|h_cnt[4]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.239      ;
; 0.999 ; VGA_HVCnt:vga_timing|v_cnt[2] ; VGA_HVCnt:vga_timing|oVs         ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.242      ;
; 1.000 ; VGA_HVCnt:vga_timing|v_cnt[3] ; VGA_HVCnt:vga_timing|v_cnt[5]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.243      ;
; 1.002 ; VGA_HVCnt:vga_timing|h_cnt[7] ; VGA_HVCnt:vga_timing|h_cnt[9]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.244      ;
; 1.003 ; VGA_HVCnt:vga_timing|h_cnt[5] ; VGA_HVCnt:vga_timing|h_cnt[7]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.245      ;
; 1.004 ; VGA_HVCnt:vga_timing|h_cnt[8] ; VGA_HVCnt:vga_timing|oCoord_X[8] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.245      ;
; 1.004 ; VGA_HVCnt:vga_timing|v_cnt[0] ; VGA_HVCnt:vga_timing|v_cnt[3]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.247      ;
; 1.006 ; VGA_HVCnt:vga_timing|v_cnt[1] ; VGA_HVCnt:vga_timing|v_cnt[4]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.249      ;
; 1.007 ; VGA_HVCnt:vga_timing|v_cnt[5] ; VGA_HVCnt:vga_timing|v_cnt[8]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.250      ;
; 1.008 ; VGA_HVCnt:vga_timing|h_cnt[3] ; VGA_HVCnt:vga_timing|h_cnt[6]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.250      ;
; 1.011 ; VGA_HVCnt:vga_timing|v_cnt[6] ; VGA_HVCnt:vga_timing|oCoord_Y[6] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.253      ;
; 1.011 ; VGA_HVCnt:vga_timing|v_cnt[3] ; VGA_HVCnt:vga_timing|v_cnt[6]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.254      ;
; 1.011 ; VGA_HVCnt:vga_timing|h_cnt[2] ; VGA_HVCnt:vga_timing|h_cnt[5]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.253      ;
; 1.011 ; VGA_HVCnt:vga_timing|h_cnt[4] ; VGA_HVCnt:vga_timing|h_cnt[7]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.253      ;
; 1.012 ; VGA_HVCnt:vga_timing|v_cnt[2] ; VGA_HVCnt:vga_timing|v_cnt[5]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.255      ;
; 1.013 ; VGA_HVCnt:vga_timing|h_cnt[6] ; VGA_HVCnt:vga_timing|h_cnt[9]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.255      ;
; 1.014 ; VGA_HVCnt:vga_timing|h_cnt[5] ; VGA_HVCnt:vga_timing|h_cnt[8]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.256      ;
; 1.015 ; VGA_HVCnt:vga_timing|v_cnt[0] ; VGA_HVCnt:vga_timing|v_cnt[4]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.258      ;
; 1.018 ; VGA_HVCnt:vga_timing|v_cnt[4] ; VGA_HVCnt:vga_timing|v_cnt[7]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.261      ;
; 1.021 ; VGA_HVCnt:vga_timing|v_cnt[9] ; VGA_HVCnt:vga_timing|oCoord_Y[9] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.263      ;
; 1.022 ; VGA_HVCnt:vga_timing|h_cnt[2] ; VGA_HVCnt:vga_timing|h_cnt[6]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.264      ;
; 1.022 ; VGA_HVCnt:vga_timing|h_cnt[4] ; VGA_HVCnt:vga_timing|h_cnt[8]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.264      ;
; 1.023 ; VGA_HVCnt:vga_timing|v_cnt[2] ; VGA_HVCnt:vga_timing|v_cnt[6]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.266      ;
; 1.029 ; VGA_HVCnt:vga_timing|v_cnt[4] ; VGA_HVCnt:vga_timing|v_cnt[8]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.272      ;
; 1.040 ; VGA_HVCnt:vga_timing|v_cnt[2] ; VGA_HVCnt:vga_timing|oCoord_Y[3] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.282      ;
; 1.056 ; VGA_HVCnt:vga_timing|v_cnt[7] ; VGA_HVCnt:vga_timing|oCoord_Y[8] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.298      ;
; 1.058 ; VGA_HVCnt:vga_timing|h_cnt[5] ; VGA_HVCnt:vga_timing|oCoord_X[6] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.299      ;
; 1.060 ; VGA_HVCnt:vga_timing|v_cnt[5] ; VGA_HVCnt:vga_timing|oCoord_Y[6] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.302      ;
; 1.062 ; VGA_HVCnt:vga_timing|v_cnt[4] ; VGA_HVCnt:vga_timing|oCoord_Y[5] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.304      ;
; 1.064 ; VGA_HVCnt:vga_timing|v_cnt[0] ; VGA_HVCnt:vga_timing|oCoord_Y[2] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.306      ;
+-------+-------------------------------+----------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                       ;
+-----------------------------------------------------------------+--------+---------------+
; Clock                                                           ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------+--------+---------------+
; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.775 ; 0.000         ;
+-----------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                       ;
+-----------------------------------------------------------------+-------+---------------+
; Clock                                                           ; Slack ; End Point TNS ;
+-----------------------------------------------------------------+-------+---------------+
; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.206 ; 0.000         ;
+-----------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                         ;
+-----------------------------------------------------------------+--------+---------------+
; Clock                                                           ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------+--------+---------------+
; iCLK_50                                                         ; 9.574  ; 0.000         ;
; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.623 ; 0.000         ;
+-----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                  ;
+--------+----------------------------------+---------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                               ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+---------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; 30.775 ; VGA_HVCnt:vga_timing|oCoord_X[5] ; VGA_Chessboard:chessboardccb|oRGB[13] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.063     ; 8.831      ;
; 30.775 ; VGA_HVCnt:vga_timing|oCoord_X[5] ; VGA_Chessboard:chessboardccb|oRGB[2]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.063     ; 8.831      ;
; 30.776 ; VGA_HVCnt:vga_timing|oCoord_X[5] ; VGA_Chessboard:chessboardccb|oRGB[14] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.063     ; 8.830      ;
; 30.776 ; VGA_HVCnt:vga_timing|oCoord_X[5] ; VGA_Chessboard:chessboardccb|oRGB[15] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.063     ; 8.830      ;
; 30.778 ; VGA_HVCnt:vga_timing|oCoord_X[5] ; VGA_Chessboard:chessboardccb|oRGB[9]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.063     ; 8.828      ;
; 30.778 ; VGA_HVCnt:vga_timing|oCoord_X[5] ; VGA_Chessboard:chessboardccb|oRGB[10] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.063     ; 8.828      ;
; 30.780 ; VGA_HVCnt:vga_timing|oCoord_X[5] ; VGA_Chessboard:chessboardccb|oRGB[8]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.063     ; 8.826      ;
; 30.782 ; VGA_HVCnt:vga_timing|oCoord_X[5] ; VGA_Chessboard:chessboardccb|oRGB[11] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.063     ; 8.824      ;
; 30.782 ; VGA_HVCnt:vga_timing|oCoord_X[5] ; VGA_Chessboard:chessboardccb|oRGB[12] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.063     ; 8.824      ;
; 30.783 ; VGA_HVCnt:vga_timing|oCoord_X[5] ; VGA_Chessboard:chessboardccb|oRGB[6]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.063     ; 8.823      ;
; 30.844 ; VGA_HVCnt:vga_timing|oCoord_X[4] ; VGA_Chessboard:chessboardccb|oRGB[13] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.063     ; 8.762      ;
; 30.844 ; VGA_HVCnt:vga_timing|oCoord_X[4] ; VGA_Chessboard:chessboardccb|oRGB[2]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.063     ; 8.762      ;
; 30.845 ; VGA_HVCnt:vga_timing|oCoord_X[4] ; VGA_Chessboard:chessboardccb|oRGB[14] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.063     ; 8.761      ;
; 30.845 ; VGA_HVCnt:vga_timing|oCoord_X[4] ; VGA_Chessboard:chessboardccb|oRGB[15] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.063     ; 8.761      ;
; 30.847 ; VGA_HVCnt:vga_timing|oCoord_X[4] ; VGA_Chessboard:chessboardccb|oRGB[9]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.063     ; 8.759      ;
; 30.847 ; VGA_HVCnt:vga_timing|oCoord_X[4] ; VGA_Chessboard:chessboardccb|oRGB[10] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.063     ; 8.759      ;
; 30.849 ; VGA_HVCnt:vga_timing|oCoord_X[4] ; VGA_Chessboard:chessboardccb|oRGB[8]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.063     ; 8.757      ;
; 30.851 ; VGA_HVCnt:vga_timing|oCoord_X[4] ; VGA_Chessboard:chessboardccb|oRGB[11] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.063     ; 8.755      ;
; 30.851 ; VGA_HVCnt:vga_timing|oCoord_X[4] ; VGA_Chessboard:chessboardccb|oRGB[12] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.063     ; 8.755      ;
; 30.852 ; VGA_HVCnt:vga_timing|oCoord_X[4] ; VGA_Chessboard:chessboardccb|oRGB[6]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.063     ; 8.754      ;
; 30.899 ; VGA_HVCnt:vga_timing|oCoord_X[7] ; VGA_Chessboard:chessboardccb|oRGB[13] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.063     ; 8.707      ;
; 30.899 ; VGA_HVCnt:vga_timing|oCoord_X[7] ; VGA_Chessboard:chessboardccb|oRGB[2]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.063     ; 8.707      ;
; 30.900 ; VGA_HVCnt:vga_timing|oCoord_X[7] ; VGA_Chessboard:chessboardccb|oRGB[14] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.063     ; 8.706      ;
; 30.900 ; VGA_HVCnt:vga_timing|oCoord_X[7] ; VGA_Chessboard:chessboardccb|oRGB[15] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.063     ; 8.706      ;
; 30.902 ; VGA_HVCnt:vga_timing|oCoord_X[7] ; VGA_Chessboard:chessboardccb|oRGB[9]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.063     ; 8.704      ;
; 30.902 ; VGA_HVCnt:vga_timing|oCoord_X[7] ; VGA_Chessboard:chessboardccb|oRGB[10] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.063     ; 8.704      ;
; 30.904 ; VGA_HVCnt:vga_timing|oCoord_X[7] ; VGA_Chessboard:chessboardccb|oRGB[8]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.063     ; 8.702      ;
; 30.906 ; VGA_HVCnt:vga_timing|oCoord_X[7] ; VGA_Chessboard:chessboardccb|oRGB[11] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.063     ; 8.700      ;
; 30.906 ; VGA_HVCnt:vga_timing|oCoord_X[7] ; VGA_Chessboard:chessboardccb|oRGB[12] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.063     ; 8.700      ;
; 30.907 ; VGA_HVCnt:vga_timing|oCoord_X[7] ; VGA_Chessboard:chessboardccb|oRGB[6]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.063     ; 8.699      ;
; 30.919 ; VGA_HVCnt:vga_timing|oCoord_X[5] ; VGA_Chessboard:chessboardccb|oRGB[21] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.039     ; 8.711      ;
; 30.921 ; VGA_HVCnt:vga_timing|oCoord_X[5] ; VGA_Chessboard:chessboardccb|oRGB[19] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.039     ; 8.709      ;
; 30.921 ; VGA_HVCnt:vga_timing|oCoord_X[6] ; VGA_Chessboard:chessboardccb|oRGB[13] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.063     ; 8.685      ;
; 30.921 ; VGA_HVCnt:vga_timing|oCoord_X[6] ; VGA_Chessboard:chessboardccb|oRGB[2]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.063     ; 8.685      ;
; 30.922 ; VGA_HVCnt:vga_timing|oCoord_X[5] ; VGA_Chessboard:chessboardccb|oRGB[20] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.039     ; 8.708      ;
; 30.922 ; VGA_HVCnt:vga_timing|oCoord_X[6] ; VGA_Chessboard:chessboardccb|oRGB[14] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.063     ; 8.684      ;
; 30.922 ; VGA_HVCnt:vga_timing|oCoord_X[6] ; VGA_Chessboard:chessboardccb|oRGB[15] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.063     ; 8.684      ;
; 30.923 ; VGA_HVCnt:vga_timing|oCoord_X[5] ; VGA_Chessboard:chessboardccb|oRGB[17] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.039     ; 8.707      ;
; 30.924 ; VGA_HVCnt:vga_timing|oCoord_X[6] ; VGA_Chessboard:chessboardccb|oRGB[9]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.063     ; 8.682      ;
; 30.924 ; VGA_HVCnt:vga_timing|oCoord_X[6] ; VGA_Chessboard:chessboardccb|oRGB[10] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.063     ; 8.682      ;
; 30.926 ; VGA_HVCnt:vga_timing|oCoord_X[6] ; VGA_Chessboard:chessboardccb|oRGB[8]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.063     ; 8.680      ;
; 30.928 ; VGA_HVCnt:vga_timing|oCoord_X[5] ; VGA_Chessboard:chessboardccb|oRGB[16] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.039     ; 8.702      ;
; 30.928 ; VGA_HVCnt:vga_timing|oCoord_X[6] ; VGA_Chessboard:chessboardccb|oRGB[11] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.063     ; 8.678      ;
; 30.928 ; VGA_HVCnt:vga_timing|oCoord_X[6] ; VGA_Chessboard:chessboardccb|oRGB[12] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.063     ; 8.678      ;
; 30.929 ; VGA_HVCnt:vga_timing|oCoord_X[5] ; VGA_Chessboard:chessboardccb|oRGB[22] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.039     ; 8.701      ;
; 30.929 ; VGA_HVCnt:vga_timing|oCoord_X[6] ; VGA_Chessboard:chessboardccb|oRGB[6]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.063     ; 8.677      ;
; 30.988 ; VGA_HVCnt:vga_timing|oCoord_X[4] ; VGA_Chessboard:chessboardccb|oRGB[21] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.039     ; 8.642      ;
; 30.990 ; VGA_HVCnt:vga_timing|oCoord_X[4] ; VGA_Chessboard:chessboardccb|oRGB[19] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.039     ; 8.640      ;
; 30.991 ; VGA_HVCnt:vga_timing|oCoord_X[4] ; VGA_Chessboard:chessboardccb|oRGB[20] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.039     ; 8.639      ;
; 30.992 ; VGA_HVCnt:vga_timing|oCoord_X[4] ; VGA_Chessboard:chessboardccb|oRGB[17] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.039     ; 8.638      ;
; 30.994 ; VGA_HVCnt:vga_timing|oCoord_X[8] ; VGA_Chessboard:chessboardccb|oRGB[13] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.063     ; 8.612      ;
; 30.994 ; VGA_HVCnt:vga_timing|oCoord_X[8] ; VGA_Chessboard:chessboardccb|oRGB[2]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.063     ; 8.612      ;
; 30.995 ; VGA_HVCnt:vga_timing|oCoord_X[8] ; VGA_Chessboard:chessboardccb|oRGB[14] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.063     ; 8.611      ;
; 30.995 ; VGA_HVCnt:vga_timing|oCoord_X[8] ; VGA_Chessboard:chessboardccb|oRGB[15] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.063     ; 8.611      ;
; 30.997 ; VGA_HVCnt:vga_timing|oCoord_X[8] ; VGA_Chessboard:chessboardccb|oRGB[9]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.063     ; 8.609      ;
; 30.997 ; VGA_HVCnt:vga_timing|oCoord_X[8] ; VGA_Chessboard:chessboardccb|oRGB[10] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.063     ; 8.609      ;
; 30.997 ; VGA_HVCnt:vga_timing|oCoord_X[4] ; VGA_Chessboard:chessboardccb|oRGB[16] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.039     ; 8.633      ;
; 30.998 ; VGA_HVCnt:vga_timing|oCoord_X[4] ; VGA_Chessboard:chessboardccb|oRGB[22] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.039     ; 8.632      ;
; 30.999 ; VGA_HVCnt:vga_timing|oCoord_X[8] ; VGA_Chessboard:chessboardccb|oRGB[8]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.063     ; 8.607      ;
; 31.001 ; VGA_HVCnt:vga_timing|oCoord_X[8] ; VGA_Chessboard:chessboardccb|oRGB[11] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.063     ; 8.605      ;
; 31.001 ; VGA_HVCnt:vga_timing|oCoord_X[8] ; VGA_Chessboard:chessboardccb|oRGB[12] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.063     ; 8.605      ;
; 31.002 ; VGA_HVCnt:vga_timing|oCoord_X[8] ; VGA_Chessboard:chessboardccb|oRGB[6]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.063     ; 8.604      ;
; 31.041 ; VGA_HVCnt:vga_timing|oCoord_X[5] ; VGA_Chessboard:chessboardccb|oRGB[23] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.038     ; 8.590      ;
; 31.043 ; VGA_HVCnt:vga_timing|oCoord_X[7] ; VGA_Chessboard:chessboardccb|oRGB[21] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.039     ; 8.587      ;
; 31.045 ; VGA_HVCnt:vga_timing|oCoord_X[7] ; VGA_Chessboard:chessboardccb|oRGB[19] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.039     ; 8.585      ;
; 31.046 ; VGA_HVCnt:vga_timing|oCoord_X[7] ; VGA_Chessboard:chessboardccb|oRGB[20] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.039     ; 8.584      ;
; 31.047 ; VGA_HVCnt:vga_timing|oCoord_X[7] ; VGA_Chessboard:chessboardccb|oRGB[17] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.039     ; 8.583      ;
; 31.052 ; VGA_HVCnt:vga_timing|oCoord_X[7] ; VGA_Chessboard:chessboardccb|oRGB[16] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.039     ; 8.578      ;
; 31.053 ; VGA_HVCnt:vga_timing|oCoord_X[7] ; VGA_Chessboard:chessboardccb|oRGB[22] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.039     ; 8.577      ;
; 31.065 ; VGA_HVCnt:vga_timing|oCoord_X[6] ; VGA_Chessboard:chessboardccb|oRGB[21] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.039     ; 8.565      ;
; 31.067 ; VGA_HVCnt:vga_timing|oCoord_X[6] ; VGA_Chessboard:chessboardccb|oRGB[19] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.039     ; 8.563      ;
; 31.068 ; VGA_HVCnt:vga_timing|oCoord_X[6] ; VGA_Chessboard:chessboardccb|oRGB[20] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.039     ; 8.562      ;
; 31.069 ; VGA_HVCnt:vga_timing|oCoord_X[6] ; VGA_Chessboard:chessboardccb|oRGB[17] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.039     ; 8.561      ;
; 31.074 ; VGA_HVCnt:vga_timing|oCoord_X[5] ; VGA_Chessboard:chessboardccb|oRGB[0]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.039     ; 8.556      ;
; 31.074 ; VGA_HVCnt:vga_timing|oCoord_X[5] ; VGA_Chessboard:chessboardccb|oRGB[1]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.039     ; 8.556      ;
; 31.074 ; VGA_HVCnt:vga_timing|oCoord_X[6] ; VGA_Chessboard:chessboardccb|oRGB[16] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.039     ; 8.556      ;
; 31.075 ; VGA_HVCnt:vga_timing|oCoord_X[6] ; VGA_Chessboard:chessboardccb|oRGB[22] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.039     ; 8.555      ;
; 31.110 ; VGA_HVCnt:vga_timing|oCoord_X[4] ; VGA_Chessboard:chessboardccb|oRGB[23] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.038     ; 8.521      ;
; 31.138 ; VGA_HVCnt:vga_timing|oCoord_X[8] ; VGA_Chessboard:chessboardccb|oRGB[21] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.039     ; 8.492      ;
; 31.140 ; VGA_HVCnt:vga_timing|oCoord_X[8] ; VGA_Chessboard:chessboardccb|oRGB[19] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.039     ; 8.490      ;
; 31.141 ; VGA_HVCnt:vga_timing|oCoord_X[8] ; VGA_Chessboard:chessboardccb|oRGB[20] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.039     ; 8.489      ;
; 31.142 ; VGA_HVCnt:vga_timing|oCoord_X[8] ; VGA_Chessboard:chessboardccb|oRGB[17] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.039     ; 8.488      ;
; 31.143 ; VGA_HVCnt:vga_timing|oCoord_X[4] ; VGA_Chessboard:chessboardccb|oRGB[0]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.039     ; 8.487      ;
; 31.143 ; VGA_HVCnt:vga_timing|oCoord_X[4] ; VGA_Chessboard:chessboardccb|oRGB[1]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.039     ; 8.487      ;
; 31.147 ; VGA_HVCnt:vga_timing|oCoord_X[8] ; VGA_Chessboard:chessboardccb|oRGB[16] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.039     ; 8.483      ;
; 31.148 ; VGA_HVCnt:vga_timing|oCoord_X[8] ; VGA_Chessboard:chessboardccb|oRGB[22] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.039     ; 8.482      ;
; 31.165 ; VGA_HVCnt:vga_timing|oCoord_X[7] ; VGA_Chessboard:chessboardccb|oRGB[23] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.038     ; 8.466      ;
; 31.166 ; VGA_HVCnt:vga_timing|oCoord_X[5] ; VGA_Chessboard:chessboardccb|oRGB[3]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.037     ; 8.466      ;
; 31.167 ; VGA_HVCnt:vga_timing|oCoord_X[5] ; VGA_Chessboard:chessboardccb|oRGB[4]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.037     ; 8.465      ;
; 31.168 ; VGA_HVCnt:vga_timing|oCoord_X[5] ; VGA_Chessboard:chessboardccb|oRGB[7]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.037     ; 8.464      ;
; 31.170 ; VGA_HVCnt:vga_timing|oCoord_X[5] ; VGA_Chessboard:chessboardccb|oRGB[5]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.037     ; 8.462      ;
; 31.187 ; VGA_HVCnt:vga_timing|oCoord_X[6] ; VGA_Chessboard:chessboardccb|oRGB[23] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.038     ; 8.444      ;
; 31.198 ; VGA_HVCnt:vga_timing|oCoord_X[7] ; VGA_Chessboard:chessboardccb|oRGB[0]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.039     ; 8.432      ;
; 31.198 ; VGA_HVCnt:vga_timing|oCoord_X[7] ; VGA_Chessboard:chessboardccb|oRGB[1]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.039     ; 8.432      ;
; 31.213 ; VGA_HVCnt:vga_timing|oCoord_X[5] ; VGA_Chessboard:chessboardccb|oRGB[18] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.038     ; 8.418      ;
; 31.220 ; VGA_HVCnt:vga_timing|oCoord_X[6] ; VGA_Chessboard:chessboardccb|oRGB[0]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.039     ; 8.410      ;
; 31.220 ; VGA_HVCnt:vga_timing|oCoord_X[6] ; VGA_Chessboard:chessboardccb|oRGB[1]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.039     ; 8.410      ;
; 31.235 ; VGA_HVCnt:vga_timing|oCoord_X[4] ; VGA_Chessboard:chessboardccb|oRGB[3]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.037     ; 8.397      ;
; 31.236 ; VGA_HVCnt:vga_timing|oCoord_X[4] ; VGA_Chessboard:chessboardccb|oRGB[4]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.037     ; 8.396      ;
; 31.237 ; VGA_HVCnt:vga_timing|oCoord_X[4] ; VGA_Chessboard:chessboardccb|oRGB[7]  ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.037     ; 8.395      ;
+--------+----------------------------------+---------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                          ;
+-------+-------------------------------+----------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                          ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+----------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; 0.206 ; VGA_HVCnt:vga_timing|h_cnt[9] ; VGA_HVCnt:vga_timing|h_cnt[9]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.331      ;
; 0.212 ; VGA_HVCnt:vga_timing|h_cnt[7] ; VGA_HVCnt:vga_timing|oHs         ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.337      ;
; 0.267 ; VGA_HVCnt:vga_timing|h_cnt[2] ; VGA_HVCnt:vga_timing|oCoord_X[2] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.393      ;
; 0.271 ; VGA_HVCnt:vga_timing|v_cnt[1] ; VGA_HVCnt:vga_timing|oVs         ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.396      ;
; 0.275 ; VGA_HVCnt:vga_timing|h_cnt[9] ; VGA_HVCnt:vga_timing|oCoord_X[9] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.399      ;
; 0.294 ; VGA_HVCnt:vga_timing|h_cnt[1] ; VGA_HVCnt:vga_timing|h_cnt[1]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.419      ;
; 0.303 ; VGA_HVCnt:vga_timing|h_cnt[0] ; VGA_HVCnt:vga_timing|h_cnt[0]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.428      ;
; 0.306 ; VGA_HVCnt:vga_timing|v_cnt[1] ; VGA_HVCnt:vga_timing|v_cnt[1]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.431      ;
; 0.306 ; VGA_HVCnt:vga_timing|v_cnt[7] ; VGA_HVCnt:vga_timing|v_cnt[7]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.431      ;
; 0.306 ; VGA_HVCnt:vga_timing|v_cnt[5] ; VGA_HVCnt:vga_timing|v_cnt[5]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.431      ;
; 0.306 ; VGA_HVCnt:vga_timing|v_cnt[8] ; VGA_HVCnt:vga_timing|v_cnt[8]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.431      ;
; 0.306 ; VGA_HVCnt:vga_timing|h_cnt[3] ; VGA_HVCnt:vga_timing|h_cnt[3]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.431      ;
; 0.307 ; VGA_HVCnt:vga_timing|h_cnt[2] ; VGA_HVCnt:vga_timing|h_cnt[2]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.432      ;
; 0.307 ; VGA_HVCnt:vga_timing|h_cnt[4] ; VGA_HVCnt:vga_timing|h_cnt[4]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.432      ;
; 0.309 ; VGA_HVCnt:vga_timing|v_cnt[2] ; VGA_HVCnt:vga_timing|v_cnt[2]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.434      ;
; 0.309 ; VGA_HVCnt:vga_timing|h_cnt[7] ; VGA_HVCnt:vga_timing|h_cnt[7]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.434      ;
; 0.309 ; VGA_HVCnt:vga_timing|h_cnt[8] ; VGA_HVCnt:vga_timing|h_cnt[8]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.434      ;
; 0.310 ; VGA_HVCnt:vga_timing|v_cnt[3] ; VGA_HVCnt:vga_timing|v_cnt[3]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.435      ;
; 0.310 ; VGA_HVCnt:vga_timing|h_cnt[5] ; VGA_HVCnt:vga_timing|h_cnt[5]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.435      ;
; 0.311 ; VGA_HVCnt:vga_timing|v_cnt[4] ; VGA_HVCnt:vga_timing|v_cnt[4]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.436      ;
; 0.311 ; VGA_HVCnt:vga_timing|h_cnt[6] ; VGA_HVCnt:vga_timing|h_cnt[6]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.436      ;
; 0.313 ; VGA_HVCnt:vga_timing|v_cnt[0] ; VGA_HVCnt:vga_timing|v_cnt[0]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.438      ;
; 0.327 ; VGA_HVCnt:vga_timing|h_cnt[3] ; VGA_HVCnt:vga_timing|oCoord_X[3] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.453      ;
; 0.370 ; VGA_HVCnt:vga_timing|v_cnt[2] ; VGA_HVCnt:vga_timing|oCoord_Y[2] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.495      ;
; 0.372 ; VGA_HVCnt:vga_timing|v_cnt[9] ; VGA_HVCnt:vga_timing|v_cnt[9]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.497      ;
; 0.374 ; VGA_HVCnt:vga_timing|v_cnt[5] ; VGA_HVCnt:vga_timing|oCoord_Y[5] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.499      ;
; 0.375 ; VGA_HVCnt:vga_timing|v_cnt[7] ; VGA_HVCnt:vga_timing|oCoord_Y[7] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.500      ;
; 0.377 ; VGA_HVCnt:vga_timing|h_cnt[5] ; VGA_HVCnt:vga_timing|oCoord_X[5] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.501      ;
; 0.379 ; VGA_HVCnt:vga_timing|v_cnt[6] ; VGA_HVCnt:vga_timing|v_cnt[6]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.504      ;
; 0.384 ; VGA_HVCnt:vga_timing|v_cnt[4] ; VGA_HVCnt:vga_timing|oCoord_Y[4] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.509      ;
; 0.386 ; VGA_HVCnt:vga_timing|v_cnt[3] ; VGA_HVCnt:vga_timing|oCoord_Y[3] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.511      ;
; 0.389 ; VGA_HVCnt:vga_timing|v_cnt[8] ; VGA_HVCnt:vga_timing|oCoord_Y[8] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.514      ;
; 0.392 ; VGA_HVCnt:vga_timing|h_cnt[6] ; VGA_HVCnt:vga_timing|oCoord_X[6] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.516      ;
; 0.393 ; VGA_HVCnt:vga_timing|h_cnt[7] ; VGA_HVCnt:vga_timing|oCoord_X[7] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.517      ;
; 0.399 ; VGA_HVCnt:vga_timing|v_cnt[9] ; VGA_HVCnt:vga_timing|oVs         ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.524      ;
; 0.407 ; VGA_HVCnt:vga_timing|h_cnt[4] ; VGA_HVCnt:vga_timing|oCoord_X[4] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.531      ;
; 0.443 ; VGA_HVCnt:vga_timing|h_cnt[1] ; VGA_HVCnt:vga_timing|h_cnt[2]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.568      ;
; 0.450 ; VGA_HVCnt:vga_timing|v_cnt[7] ; VGA_HVCnt:vga_timing|oVs         ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.575      ;
; 0.452 ; VGA_HVCnt:vga_timing|h_cnt[0] ; VGA_HVCnt:vga_timing|h_cnt[1]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.577      ;
; 0.455 ; VGA_HVCnt:vga_timing|v_cnt[7] ; VGA_HVCnt:vga_timing|v_cnt[8]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.580      ;
; 0.455 ; VGA_HVCnt:vga_timing|h_cnt[3] ; VGA_HVCnt:vga_timing|h_cnt[4]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.580      ;
; 0.455 ; VGA_HVCnt:vga_timing|v_cnt[1] ; VGA_HVCnt:vga_timing|v_cnt[2]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.580      ;
; 0.455 ; VGA_HVCnt:vga_timing|v_cnt[5] ; VGA_HVCnt:vga_timing|v_cnt[6]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.580      ;
; 0.455 ; VGA_HVCnt:vga_timing|h_cnt[0] ; VGA_HVCnt:vga_timing|h_cnt[2]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.580      ;
; 0.458 ; VGA_HVCnt:vga_timing|h_cnt[7] ; VGA_HVCnt:vga_timing|h_cnt[8]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.583      ;
; 0.459 ; VGA_HVCnt:vga_timing|v_cnt[3] ; VGA_HVCnt:vga_timing|v_cnt[4]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.584      ;
; 0.459 ; VGA_HVCnt:vga_timing|h_cnt[5] ; VGA_HVCnt:vga_timing|h_cnt[6]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.584      ;
; 0.462 ; VGA_HVCnt:vga_timing|v_cnt[0] ; VGA_HVCnt:vga_timing|v_cnt[1]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.587      ;
; 0.464 ; VGA_HVCnt:vga_timing|v_cnt[8] ; VGA_HVCnt:vga_timing|v_cnt[9]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.589      ;
; 0.465 ; VGA_HVCnt:vga_timing|h_cnt[2] ; VGA_HVCnt:vga_timing|h_cnt[3]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.590      ;
; 0.465 ; VGA_HVCnt:vga_timing|h_cnt[4] ; VGA_HVCnt:vga_timing|h_cnt[5]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.590      ;
; 0.465 ; VGA_HVCnt:vga_timing|v_cnt[0] ; VGA_HVCnt:vga_timing|v_cnt[2]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.590      ;
; 0.467 ; VGA_HVCnt:vga_timing|h_cnt[8] ; VGA_HVCnt:vga_timing|h_cnt[9]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.592      ;
; 0.467 ; VGA_HVCnt:vga_timing|v_cnt[2] ; VGA_HVCnt:vga_timing|v_cnt[3]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.592      ;
; 0.468 ; VGA_HVCnt:vga_timing|h_cnt[2] ; VGA_HVCnt:vga_timing|h_cnt[4]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.593      ;
; 0.468 ; VGA_HVCnt:vga_timing|h_cnt[4] ; VGA_HVCnt:vga_timing|h_cnt[6]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.593      ;
; 0.469 ; VGA_HVCnt:vga_timing|v_cnt[4] ; VGA_HVCnt:vga_timing|v_cnt[5]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.594      ;
; 0.469 ; VGA_HVCnt:vga_timing|h_cnt[6] ; VGA_HVCnt:vga_timing|h_cnt[7]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.594      ;
; 0.470 ; VGA_HVCnt:vga_timing|v_cnt[2] ; VGA_HVCnt:vga_timing|v_cnt[4]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.595      ;
; 0.472 ; VGA_HVCnt:vga_timing|v_cnt[4] ; VGA_HVCnt:vga_timing|v_cnt[6]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.597      ;
; 0.472 ; VGA_HVCnt:vga_timing|h_cnt[6] ; VGA_HVCnt:vga_timing|h_cnt[8]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.597      ;
; 0.493 ; VGA_HVCnt:vga_timing|v_cnt[6] ; VGA_HVCnt:vga_timing|oCoord_Y[6] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.618      ;
; 0.493 ; VGA_HVCnt:vga_timing|h_cnt[8] ; VGA_HVCnt:vga_timing|oCoord_X[8] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.617      ;
; 0.495 ; VGA_HVCnt:vga_timing|v_cnt[9] ; VGA_HVCnt:vga_timing|oCoord_Y[9] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.620      ;
; 0.504 ; VGA_HVCnt:vga_timing|v_cnt[8] ; VGA_HVCnt:vga_timing|oVs         ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.629      ;
; 0.506 ; VGA_HVCnt:vga_timing|h_cnt[1] ; VGA_HVCnt:vga_timing|h_cnt[3]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.631      ;
; 0.509 ; VGA_HVCnt:vga_timing|h_cnt[1] ; VGA_HVCnt:vga_timing|h_cnt[4]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.634      ;
; 0.518 ; VGA_HVCnt:vga_timing|v_cnt[5] ; VGA_HVCnt:vga_timing|v_cnt[7]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.643      ;
; 0.518 ; VGA_HVCnt:vga_timing|v_cnt[7] ; VGA_HVCnt:vga_timing|v_cnt[9]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.643      ;
; 0.518 ; VGA_HVCnt:vga_timing|h_cnt[3] ; VGA_HVCnt:vga_timing|h_cnt[5]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.643      ;
; 0.518 ; VGA_HVCnt:vga_timing|v_cnt[1] ; VGA_HVCnt:vga_timing|v_cnt[3]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.643      ;
; 0.518 ; VGA_HVCnt:vga_timing|h_cnt[0] ; VGA_HVCnt:vga_timing|h_cnt[3]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.643      ;
; 0.520 ; VGA_HVCnt:vga_timing|h_cnt[5] ; VGA_HVCnt:vga_timing|oHs         ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.645      ;
; 0.521 ; VGA_HVCnt:vga_timing|v_cnt[5] ; VGA_HVCnt:vga_timing|v_cnt[8]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.646      ;
; 0.521 ; VGA_HVCnt:vga_timing|h_cnt[7] ; VGA_HVCnt:vga_timing|h_cnt[9]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.646      ;
; 0.521 ; VGA_HVCnt:vga_timing|h_cnt[3] ; VGA_HVCnt:vga_timing|h_cnt[6]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.646      ;
; 0.521 ; VGA_HVCnt:vga_timing|v_cnt[1] ; VGA_HVCnt:vga_timing|v_cnt[4]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.646      ;
; 0.521 ; VGA_HVCnt:vga_timing|h_cnt[0] ; VGA_HVCnt:vga_timing|h_cnt[4]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.646      ;
; 0.522 ; VGA_HVCnt:vga_timing|v_cnt[3] ; VGA_HVCnt:vga_timing|v_cnt[5]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.647      ;
; 0.522 ; VGA_HVCnt:vga_timing|h_cnt[5] ; VGA_HVCnt:vga_timing|h_cnt[7]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.647      ;
; 0.523 ; VGA_HVCnt:vga_timing|v_cnt[7] ; VGA_HVCnt:vga_timing|oCoord_Y[8] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.648      ;
; 0.523 ; VGA_HVCnt:vga_timing|v_cnt[5] ; VGA_HVCnt:vga_timing|oCoord_Y[6] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.648      ;
; 0.525 ; VGA_HVCnt:vga_timing|h_cnt[5] ; VGA_HVCnt:vga_timing|oCoord_X[6] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.649      ;
; 0.525 ; VGA_HVCnt:vga_timing|v_cnt[3] ; VGA_HVCnt:vga_timing|v_cnt[6]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.650      ;
; 0.525 ; VGA_HVCnt:vga_timing|h_cnt[5] ; VGA_HVCnt:vga_timing|h_cnt[8]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.650      ;
; 0.528 ; VGA_HVCnt:vga_timing|v_cnt[0] ; VGA_HVCnt:vga_timing|v_cnt[3]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.653      ;
; 0.529 ; VGA_HVCnt:vga_timing|v_cnt[2] ; VGA_HVCnt:vga_timing|oCoord_Y[3] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.654      ;
; 0.531 ; VGA_HVCnt:vga_timing|v_cnt[2] ; VGA_HVCnt:vga_timing|oVs         ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.656      ;
; 0.531 ; VGA_HVCnt:vga_timing|v_cnt[0] ; VGA_HVCnt:vga_timing|oCoord_Y[2] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.656      ;
; 0.531 ; VGA_HVCnt:vga_timing|h_cnt[2] ; VGA_HVCnt:vga_timing|h_cnt[5]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.656      ;
; 0.531 ; VGA_HVCnt:vga_timing|v_cnt[0] ; VGA_HVCnt:vga_timing|v_cnt[4]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.656      ;
; 0.531 ; VGA_HVCnt:vga_timing|h_cnt[4] ; VGA_HVCnt:vga_timing|h_cnt[7]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.656      ;
; 0.532 ; VGA_HVCnt:vga_timing|v_cnt[2] ; VGA_HVCnt:vga_timing|oCoord_Y[4] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.657      ;
; 0.533 ; VGA_HVCnt:vga_timing|v_cnt[2] ; VGA_HVCnt:vga_timing|v_cnt[5]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.658      ;
; 0.534 ; VGA_HVCnt:vga_timing|h_cnt[2] ; VGA_HVCnt:vga_timing|h_cnt[6]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.659      ;
; 0.534 ; VGA_HVCnt:vga_timing|h_cnt[4] ; VGA_HVCnt:vga_timing|h_cnt[8]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.659      ;
; 0.534 ; VGA_HVCnt:vga_timing|v_cnt[3] ; VGA_HVCnt:vga_timing|oCoord_Y[4] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.659      ;
; 0.535 ; VGA_HVCnt:vga_timing|v_cnt[4] ; VGA_HVCnt:vga_timing|v_cnt[7]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.660      ;
; 0.535 ; VGA_HVCnt:vga_timing|h_cnt[6] ; VGA_HVCnt:vga_timing|h_cnt[9]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.660      ;
; 0.536 ; VGA_HVCnt:vga_timing|v_cnt[2] ; VGA_HVCnt:vga_timing|v_cnt[6]    ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.661      ;
+-------+-------------------------------+----------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                          ;
+------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                                 ; 21.703 ; 0.206 ; N/A      ; N/A     ; 9.574               ;
;  clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 21.703 ; 0.206 ; N/A      ; N/A     ; 19.550              ;
;  iCLK_50                                                         ; N/A    ; N/A   ; N/A      ; N/A     ; 9.574               ;
; Design-wide TNS                                                  ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  iCLK_50                                                         ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
+------------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; oVGA_HS       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oVGA_VS       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oVGA_BLANK_N  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oVGA_SYNC_N   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oVGA_R[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oVGA_R[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oVGA_R[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oVGA_R[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oVGA_R[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oVGA_R[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oVGA_R[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oVGA_R[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oVGA_G[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oVGA_G[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oVGA_G[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oVGA_G[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oVGA_G[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oVGA_G[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oVGA_G[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oVGA_G[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oVGA_B[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oVGA_B[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oVGA_B[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oVGA_B[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oVGA_B[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oVGA_B[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oVGA_B[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oVGA_B[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; iKEY                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iCLK_50                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oVGA_HS       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oVGA_VS       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oVGA_BLANK_N  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oVGA_SYNC_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oVGA_R[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oVGA_R[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oVGA_R[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oVGA_R[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oVGA_R[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oVGA_R[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oVGA_R[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oVGA_R[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oVGA_G[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oVGA_G[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oVGA_G[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oVGA_G[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oVGA_G[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oVGA_G[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oVGA_G[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oVGA_G[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oVGA_B[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oVGA_B[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oVGA_B[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oVGA_B[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oVGA_B[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oVGA_B[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oVGA_B[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oVGA_B[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oVGA_HS       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_VS       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_BLANK_N  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_SYNC_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_R[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_R[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_R[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_R[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_R[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_R[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_R[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_R[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_G[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_G[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_G[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_G[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_G[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_G[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_G[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_G[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_B[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_B[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_B[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_B[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_B[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_B[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_B[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_B[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oVGA_HS       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_VS       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_BLANK_N  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_SYNC_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_R[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_R[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_R[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_R[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_R[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_R[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_R[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_R[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_G[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_G[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_G[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_G[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_G[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_G[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_G[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_G[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_B[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_B[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_B[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_B[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_B[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_B[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_B[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_B[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                               ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                      ; To Clock                                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+----------+----------+----------+----------+
; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 13810423 ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                      ; To Clock                                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+----------+----------+----------+----------+
; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 13810423 ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 46    ; 46   ;
; Unconstrained Output Ports      ; 27    ; 27   ;
; Unconstrained Output Port Paths ; 28    ; 28   ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                        ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------+-------------+
; Target                                                          ; Clock                                                           ; Type      ; Status      ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------+-------------+
; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; iCLK_50                                                         ; iCLK_50                                                         ; Base      ; Constrained ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; iKEY       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; oVGA_BLANK_N ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_B[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_B[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_B[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_B[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_B[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_B[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_B[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_B[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_G[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_G[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_G[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_G[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_G[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_G[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_G[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_G[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_HS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_R[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_R[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_R[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_R[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_R[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_R[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_R[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_R[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_VS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; iKEY       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; oVGA_BLANK_N ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_B[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_B[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_B[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_B[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_B[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_B[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_B[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_B[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_G[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_G[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_G[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_G[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_G[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_G[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_G[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_G[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_HS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_R[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_R[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_R[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_R[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_R[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_R[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_R[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_R[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_VS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sat Mar 15 21:12:39 2025
Info: Command: quartus_sta VGA_cb -c VGA_cb
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'VGA_cb.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name iCLK_50 iCLK_50
    Info (332110): create_generated_clock -source {clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 125 -multiply_by 63 -duty_cycle 50.00 -name {clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0]} {clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 21.703
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    21.703               0.000 clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.455
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.455               0.000 clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.891
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.891               0.000 iCLK_50 
    Info (332119):    19.550               0.000 clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 23.332
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    23.332               0.000 clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.411
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.411               0.000 clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.887
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.887               0.000 iCLK_50 
    Info (332119):    19.551               0.000 clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 30.775
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    30.775               0.000 clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.206
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.206               0.000 clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.574
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.574               0.000 iCLK_50 
    Info (332119):    19.623               0.000 clk_gen|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4963 megabytes
    Info: Processing ended: Sat Mar 15 21:12:40 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


