#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Apr 11 19:14:37 2023
# Process ID: 1181449
# Current directory: /home/guido/GitHub/EBAZ4205_SDR_spectrum/IP_axis2c/project_1/project_1.runs/design_1_myclkgen_0_1_synth_1
# Command line: vivado -log design_1_myclkgen_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_myclkgen_0_1.tcl
# Log file: /home/guido/GitHub/EBAZ4205_SDR_spectrum/IP_axis2c/project_1/project_1.runs/design_1_myclkgen_0_1_synth_1/design_1_myclkgen_0_1.vds
# Journal file: /home/guido/GitHub/EBAZ4205_SDR_spectrum/IP_axis2c/project_1/project_1.runs/design_1_myclkgen_0_1_synth_1/vivado.jou
# Running On: guido-UM690, OS: Linux, CPU Frequency: 1600.000 MHz, CPU Physical cores: 16, Host memory: 31270 MB
#-----------------------------------------------------------
source design_1_myclkgen_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/guido/Xilinx-tools/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_myclkgen_0_1
Command: synth_design -top design_1_myclkgen_0_1 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1181645
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/guido/Xilinx-tools/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1750.520 ; gain = 375.770 ; free physical = 8180 ; free virtual = 18426
Synthesis current peak Physical Memory [PSS] (MB): peak = 976.991; parent = 840.569; children = 136.422
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2727.719; parent = 1750.523; children = 977.195
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_myclkgen_0_1' [/home/guido/GitHub/EBAZ4205_SDR_spectrum/IP_axis2c/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_myclkgen_0_1/synth/design_1_myclkgen_0_1.v:53]
INFO: [Synth 8-638] synthesizing module 'myclkgen' [/home/guido/GitHub/EBAZ4205_SDR_spectrum/IP_axis2c/project_1/project_1.srcs/sources_1/new/myclockgen.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'myclkgen' (0#1) [/home/guido/GitHub/EBAZ4205_SDR_spectrum/IP_axis2c/project_1/project_1.srcs/sources_1/new/myclockgen.vhd:33]
INFO: [Synth 8-6155] done synthesizing module 'design_1_myclkgen_0_1' (0#1) [/home/guido/GitHub/EBAZ4205_SDR_spectrum/IP_axis2c/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_myclkgen_0_1/synth/design_1_myclkgen_0_1.v:53]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1817.488 ; gain = 442.738 ; free physical = 7872 ; free virtual = 18123
Synthesis current peak Physical Memory [PSS] (MB): peak = 976.991; parent = 840.569; children = 136.422
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2794.688; parent = 1817.492; children = 977.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1835.301 ; gain = 460.551 ; free physical = 7708 ; free virtual = 17958
Synthesis current peak Physical Memory [PSS] (MB): peak = 976.991; parent = 840.569; children = 136.422
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2812.500; parent = 1835.305; children = 977.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1843.305 ; gain = 468.555 ; free physical = 7689 ; free virtual = 17939
INFO: [Device 21-403] Loading part xc7z010clg400-1
Synthesis current peak Physical Memory [PSS] (MB): peak = 976.991; parent = 840.569; children = 136.422
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2820.504; parent = 1843.309; children = 977.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1852.211 ; gain = 477.461 ; free physical = 7637 ; free virtual = 17890
Synthesis current peak Physical Memory [PSS] (MB): peak = 976.991; parent = 840.569; children = 136.422
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2829.410; parent = 1852.215; children = 977.195
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1961.648 ; gain = 586.898 ; free physical = 5636 ; free virtual = 15899
Synthesis current peak Physical Memory [PSS] (MB): peak = 1175.572; parent = 1043.594; children = 136.422
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2938.848; parent = 1961.652; children = 977.195
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1967.586 ; gain = 592.836 ; free physical = 5613 ; free virtual = 15876
Synthesis current peak Physical Memory [PSS] (MB): peak = 1178.778; parent = 1046.802; children = 136.422
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2944.785; parent = 1967.590; children = 977.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1983.602 ; gain = 608.852 ; free physical = 5598 ; free virtual = 15861
Synthesis current peak Physical Memory [PSS] (MB): peak = 1179.108; parent = 1047.132; children = 136.422
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2960.801; parent = 1983.605; children = 977.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1983.602 ; gain = 608.852 ; free physical = 5720 ; free virtual = 15985
Synthesis current peak Physical Memory [PSS] (MB): peak = 1179.108; parent = 1047.132; children = 136.422
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2960.801; parent = 1983.605; children = 977.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1983.602 ; gain = 608.852 ; free physical = 5729 ; free virtual = 15994
Synthesis current peak Physical Memory [PSS] (MB): peak = 1179.108; parent = 1047.132; children = 136.422
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2960.801; parent = 1983.605; children = 977.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1983.602 ; gain = 608.852 ; free physical = 5750 ; free virtual = 16015
Synthesis current peak Physical Memory [PSS] (MB): peak = 1180.155; parent = 1047.132; children = 136.422
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2960.801; parent = 1983.605; children = 977.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1983.602 ; gain = 608.852 ; free physical = 5860 ; free virtual = 16125
Synthesis current peak Physical Memory [PSS] (MB): peak = 1180.155; parent = 1047.132; children = 136.422
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2960.801; parent = 1983.605; children = 977.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1983.602 ; gain = 608.852 ; free physical = 5854 ; free virtual = 16119
Synthesis current peak Physical Memory [PSS] (MB): peak = 1180.166; parent = 1047.132; children = 136.422
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2960.801; parent = 1983.605; children = 977.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1983.602 ; gain = 608.852 ; free physical = 5854 ; free virtual = 16119
Synthesis current peak Physical Memory [PSS] (MB): peak = 1180.166; parent = 1047.132; children = 136.422
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2960.801; parent = 1983.605; children = 977.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     1|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1983.602 ; gain = 608.852 ; free physical = 5846 ; free virtual = 16111
Synthesis current peak Physical Memory [PSS] (MB): peak = 1180.209; parent = 1047.132; children = 136.422
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2960.801; parent = 1983.605; children = 977.195
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1983.602 ; gain = 608.852 ; free physical = 5832 ; free virtual = 16097
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1983.609 ; gain = 608.852 ; free physical = 5819 ; free virtual = 16084
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1986.570 ; gain = 0.000 ; free physical = 5892 ; free virtual = 16157
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2072.195 ; gain = 0.000 ; free physical = 6184 ; free virtual = 16450
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 94221b0a
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2072.195 ; gain = 700.414 ; free physical = 6385 ; free virtual = 16651
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/guido/GitHub/EBAZ4205_SDR_spectrum/IP_axis2c/project_1/project_1.runs/design_1_myclkgen_0_1_synth_1/design_1_myclkgen_0_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_myclkgen_0_1, cache-ID = c9960a5dc2203138
INFO: [Common 17-1381] The checkpoint '/home/guido/GitHub/EBAZ4205_SDR_spectrum/IP_axis2c/project_1/project_1.runs/design_1_myclkgen_0_1_synth_1/design_1_myclkgen_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_myclkgen_0_1_utilization_synth.rpt -pb design_1_myclkgen_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 11 19:15:01 2023...
