2022-05-06 01:01:28,616 INFO test_vhdl_generator test_generated_vhdl Testing VHDL Generation
2022-05-06 01:01:28,617 DEBUG vhdl_parser_generator __init__ VHDLParserGenerator object initialized
2022-05-06 01:01:28,617 DEBUG vhdl_parser_generator remove_last_generated_vhd_files Removed baseline_memory.vhd
2022-05-06 01:01:28,617 DEBUG vhdl_parser_generator remove_last_generated_vhd_files Removed baseline_package.vhd
2022-05-06 01:01:28,618 DEBUG vhdl_parser_generator remove_last_generated_vhd_files Removed data_memory.vhd
2022-05-06 01:01:28,618 DEBUG vhdl_parser_generator remove_last_generated_vhd_files Removed highroller_memory.vhd
2022-05-06 01:01:28,618 DEBUG vhdl_parser_generator remove_last_generated_vhd_files Removed highroller_package.vhd
2022-05-06 01:01:28,619 DEBUG vhdl_parser_generator remove_last_generated_vhd_files Removed lowlife_memory.vhd
2022-05-06 01:01:28,619 DEBUG vhdl_parser_generator remove_last_generated_vhd_files Removed lowlife_package.vhd
2022-05-06 01:01:28,619 DEBUG disassembler __init__ Disassembler object initialized
2022-05-06 01:01:28,620 INFO disassembler disassemble Removed C:\Users\wward\Documents\GitHub\Raytheon_VHDL_Generator\generated_disassembly\generated_disassembly.txt
2022-05-06 01:01:28,628 DEBUG disassembler disassemble Disassembler exit status: 0
2022-05-06 01:01:28,629 INFO disassembler disassemble Disassembler generated generated_disassembly.txt at the directory C:\Users\wward\Documents\GitHub\Raytheon_VHDL_Generator\generated_disassembly
2022-05-06 01:01:28,629 DEBUG vhdl_parser_generator generate_vhdl_packages Generated baseline_package.vhd
2022-05-06 01:01:28,630 DEBUG vhdl_parser_generator generate_vhdl_packages Generated highroller_package.vhd
2022-05-06 01:01:28,630 DEBUG vhdl_parser_generator generate_vhdl_packages Generated lowlife_package.vhd
2022-05-06 01:01:28,631 DEBUG vhdl_parser_generator generate_vhdl_data_memory Generated data_memory.vhd. Note: No data memory found in binary
2022-05-06 01:01:28,631 DEBUG vhdl_parser_generator get_vhdl_memory_rom_with_interrupts Reading in lines from generated_disassembly.txt for baseline
2022-05-06 01:01:28,633 DEBUG vhdl_parser_generator generate_vhdl_memory Generated baseline_memory.vhd
2022-05-06 01:01:28,634 DEBUG vhdl_parser_generator get_vhdl_memory_rom_with_interrupts Reading in lines from generated_disassembly.txt for highroller
2022-05-06 01:01:28,636 DEBUG vhdl_parser_generator generate_vhdl_memory Generated highroller_memory.vhd
2022-05-06 01:01:28,636 DEBUG vhdl_parser_generator get_vhdl_memory_rom_with_interrupts Reading in lines from generated_disassembly.txt for lowlife
2022-05-06 01:01:28,639 DEBUG vhdl_parser_generator generate_vhdl_memory Generated lowlife_memory.vhd
2022-05-06 01:01:28,639 INFO test_vhdl_generator test_generated_vhdl_package Testing VHDL Package
2022-05-06 01:01:28,640 DEBUG vhdl_parser_generator __init__ VHDLParserGenerator object initialized
2022-05-06 01:01:28,640 DEBUG vhdl_parser_generator remove_last_generated_vhd_files Removed baseline_memory.vhd
2022-05-06 01:01:28,640 DEBUG vhdl_parser_generator remove_last_generated_vhd_files Removed baseline_package.vhd
2022-05-06 01:01:28,641 DEBUG vhdl_parser_generator remove_last_generated_vhd_files Removed data_memory.vhd
2022-05-06 01:01:28,641 DEBUG vhdl_parser_generator remove_last_generated_vhd_files Removed highroller_memory.vhd
2022-05-06 01:01:28,641 DEBUG vhdl_parser_generator remove_last_generated_vhd_files Removed highroller_package.vhd
2022-05-06 01:01:28,641 DEBUG vhdl_parser_generator remove_last_generated_vhd_files Removed lowlife_memory.vhd
2022-05-06 01:01:28,642 DEBUG vhdl_parser_generator remove_last_generated_vhd_files Removed lowlife_package.vhd
2022-05-06 01:01:28,642 DEBUG disassembler __init__ Disassembler object initialized
2022-05-06 01:01:28,642 INFO disassembler disassemble Removed C:\Users\wward\Documents\GitHub\Raytheon_VHDL_Generator\generated_disassembly\generated_disassembly.txt
2022-05-06 01:01:28,651 DEBUG disassembler disassemble Disassembler exit status: 0
2022-05-06 01:01:28,652 INFO disassembler disassemble Disassembler generated generated_disassembly.txt at the directory C:\Users\wward\Documents\GitHub\Raytheon_VHDL_Generator\generated_disassembly
2022-05-06 01:01:28,652 DEBUG vhdl_parser_generator generate_vhdl_packages Generated baseline_package.vhd
2022-05-06 01:01:28,653 DEBUG vhdl_parser_generator generate_vhdl_packages Generated highroller_package.vhd
2022-05-06 01:01:28,653 DEBUG vhdl_parser_generator generate_vhdl_packages Generated lowlife_package.vhd
2022-05-06 01:01:28,654 DEBUG vhdl_parser_generator generate_vhdl_data_memory Generated data_memory.vhd. Note: No data memory found in binary
2022-05-06 01:01:28,654 DEBUG vhdl_parser_generator get_vhdl_memory_rom_with_interrupts Reading in lines from generated_disassembly.txt for baseline
2022-05-06 01:01:28,656 DEBUG vhdl_parser_generator generate_vhdl_memory Generated baseline_memory.vhd
2022-05-06 01:01:28,656 DEBUG vhdl_parser_generator get_vhdl_memory_rom_with_interrupts Reading in lines from generated_disassembly.txt for highroller
2022-05-06 01:01:28,659 DEBUG vhdl_parser_generator generate_vhdl_memory Generated highroller_memory.vhd
2022-05-06 01:01:28,659 DEBUG vhdl_parser_generator get_vhdl_memory_rom_with_interrupts Reading in lines from generated_disassembly.txt for lowlife
2022-05-06 01:01:28,661 DEBUG vhdl_parser_generator generate_vhdl_memory Generated lowlife_memory.vhd
2022-05-06 01:01:28,662 DEBUG package_zipper __init__ PackageZipper object initialized
2022-05-06 01:01:28,663 DEBUG package_zipper _zip_write Zipped baseline_memory.vhd
2022-05-06 01:01:28,663 DEBUG package_zipper _zip_write Zipped baseline_package.vhd
2022-05-06 01:01:28,664 DEBUG package_zipper _zip_write Zipped data_memory.vhd
2022-05-06 01:01:28,664 DEBUG package_zipper _zip_write Zipped highroller_memory.vhd
2022-05-06 01:01:28,664 DEBUG package_zipper _zip_write Zipped highroller_package.vhd
2022-05-06 01:01:28,665 DEBUG package_zipper _zip_write Zipped lowlife_memory.vhd
2022-05-06 01:01:28,665 DEBUG package_zipper _zip_write Zipped lowlife_package.vhd
2022-05-06 01:01:28,666 DEBUG package_zipper _zip_write Zipped generated_disassembly.txt
2022-05-06 01:01:28,667 INFO package_zipper zip_vhdl Created zip test_vhdl_generator.zip in C:\Users\wward\Documents\GitHub\Raytheon_VHDL_Generator\\generated_vhdl containing 8 files
