# Day 12 - SR Flip-Flop (Synchronous & Asynchronous)

## ðŸ“˜ Description
Implements both **Synchronous** and **Asynchronous SR Flip-Flops** using Verilog.

## ðŸ”§ Tools & Language
- Verilog HDL
- Simulated using ModelSim

## ðŸ’¡ Concept
Stores one bit of data; async version reacts to input regardless of clock, sync waits for clock edge.

## ðŸ’¬ Notes
A fundamental sequential circuit in memory and state design.
