Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date             : Wed Oct 18 00:28:54 2017
| Host             : alga-satellite running 64-bit Ubuntu 16.04.3 LTS
| Command          : report_power -file VHDL_test_power_routed.rpt -pb VHDL_test_power_summary_routed.pb -rpx VHDL_test_power_routed.rpx
| Design           : VHDL_test
| Device           : xc7a100tcsg324-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 12.932 |
| Dynamic (W)              | 12.668 |
| Device Static (W)        | 0.265  |
| Effective TJA (C/W)      | 4.6    |
| Max Ambient (C)          | 26.0   |
| Junction Temperature (C) | 84.0   |
| Confidence Level         | Low    |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     1.032 |      412 |       --- |             --- |
|   LUT as Logic |     0.865 |      231 |     63400 |            0.36 |
|   CARRY4       |     0.141 |       33 |     15850 |            0.21 |
|   Register     |     0.015 |       77 |    126800 |            0.06 |
|   BUFG         |     0.012 |        2 |        32 |            6.25 |
|   Others       |     0.000 |       21 |       --- |             --- |
| Signals        |     0.784 |      302 |       --- |             --- |
| MMCM           |     9.701 |        1 |         6 |           16.67 |
| I/O            |     1.151 |       10 |       210 |            4.76 |
| Static Power   |     0.265 |          |           |                 |
| Total          |    12.932 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     2.406 |       2.258 |      0.148 |
| Vccaux    |       1.800 |     5.467 |       5.431 |      0.035 |
| Vcco33    |       3.300 |     0.196 |       0.192 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.004 |       0.000 |      0.004 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| VHDL_test                |    12.668 |
|   dvi_tx                 |     2.787 |
|     clock_phy            |     0.280 |
|     gen_lane[0].lane_enc |     0.544 |
|     gen_lane[0].lane_phy |     0.290 |
|     gen_lane[1].lane_enc |     0.546 |
|     gen_lane[1].lane_phy |     0.290 |
|     gen_lane[2].lane_enc |     0.551 |
|     gen_lane[2].lane_phy |     0.288 |
|   output                 |     0.145 |
|     tmg_gen              |     0.145 |
+--------------------------+-----------+


