{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 17 19:06:45 2015 " "Info: Processing started: Fri Apr 17 19:06:45 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CSC343_Single_Cycle_CPU -c CSC343_Single_Cycle_CPU --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CSC343_Single_Cycle_CPU -c CSC343_Single_Cycle_CPU --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_latch.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file d_latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_latch-behav " "Info: Found design unit 1: D_latch-behav" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 D_latch " "Info: Found entity 1: D_latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_7seg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dec_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dec_7seg-struct " "Info: Found design unit 1: Dec_7seg-struct" {  } { { "Dec_7seg.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Dec_7seg.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Dec_7seg " "Info: Found entity 1: Dec_7seg" {  } { { "Dec_7seg.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Dec_7seg.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "positive_dff.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file positive_dff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Positive_Dff-behav " "Info: Found design unit 1: Positive_Dff-behav" {  } { { "Positive_Dff.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Positive_Dff.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Positive_Dff " "Info: Found entity 1: Positive_Dff" {  } { { "Positive_Dff.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Positive_Dff.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRAM-behav " "Info: Found design unit 1: SRAM-behav" {  } { { "SRAM.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/SRAM.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SRAM " "Info: Found entity 1: SRAM" {  } { { "SRAM.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/SRAM.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sram16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRAM16-behav " "Info: Found design unit 1: SRAM16-behav" {  } { { "SRAM16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/SRAM16.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SRAM16 " "Info: Found entity 1: SRAM16" {  } { { "SRAM16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/SRAM16.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode4to16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decode4to16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode4to16-arch " "Info: Found design unit 1: decode4to16-arch" {  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decode4to16 " "Info: Found entity 1: decode4to16" {  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_adder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bit_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BIT_ADDER-BHV " "Info: Found design unit 1: BIT_ADDER-BHV" {  } { { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 BIT_ADDER " "Info: Found entity 1: BIT_ADDER" {  } { { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file adder2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADDER2-STRUCTURE " "Info: Found design unit 1: ADDER2-STRUCTURE" {  } { { "adder2.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/adder2.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ADDER2 " "Info: Found entity 1: ADDER2" {  } { { "adder2.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/adder2.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file addsub16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADDSUB16-struct " "Info: Found design unit 1: ADDSUB16-struct" {  } { { "addsub16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/addsub16.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ADDSUB16 " "Info: Found entity 1: ADDSUB16" {  } { { "addsub16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/addsub16.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_extend.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file zero_extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zero_extend-behavioral " "Info: Found design unit 1: zero_extend-behavioral" {  } { { "zero_extend.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/zero_extend.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 zero_extend " "Info: Found entity 1: zero_extend" {  } { { "zero_extend.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/zero_extend.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opcode.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file opcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 opcode-arch " "Info: Found design unit 1: opcode-arch" {  } { { "opcode.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/opcode.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 opcode " "Info: Found entity 1: opcode" {  } { { "opcode.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/opcode.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "16x16_register.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 16x16_register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 16x16_register " "Info: Found entity 1: 16x16_register" {  } { { "16x16_register.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/16x16_register.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_cycle_cpu.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file single_cycle_cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Single_Cycle_CPU " "Info: Found entity 1: Single_Cycle_CPU" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Single_Cycle_CPU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/mux.vhd " "Warning: Entity \"mux\" obtained from \"C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/mux.vhd\" instead of from Quartus II megafunction library" {  } {  } 0 0 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-BHV " "Info: Found design unit 1: mux-BHV" {  } { { "mux.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/mux.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Info: Found entity 1: mux" {  } { { "mux.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/mux.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Single_Cycle_CPU " "Info: Elaborating entity \"Single_Cycle_CPU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB16 ADDSUB16:inst1 " "Info: Elaborating entity \"ADDSUB16\" for hierarchy \"ADDSUB16:inst1\"" {  } { { "Single_Cycle_CPU.bdf" "inst1" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Single_Cycle_CPU.bdf" { { 248 576 720 344 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDER2 ADDSUB16:inst1\|ADDER2:b_adder0 " "Info: Elaborating entity \"ADDER2\" for hierarchy \"ADDSUB16:inst1\|ADDER2:b_adder0\"" {  } { { "addsub16.vhd" "b_adder0" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/addsub16.vhd" 43 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BIT_ADDER ADDSUB16:inst1\|ADDER2:b_adder0\|BIT_ADDER:b_adder0 " "Info: Elaborating entity \"BIT_ADDER\" for hierarchy \"ADDSUB16:inst1\|ADDER2:b_adder0\|BIT_ADDER:b_adder0\"" {  } { { "adder2.vhd" "b_adder0" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/adder2.vhd" 21 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opcode opcode:inst4 " "Info: Elaborating entity \"opcode\" for hierarchy \"opcode:inst4\"" {  } { { "Single_Cycle_CPU.bdf" "inst4" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Single_Cycle_CPU.bdf" { { 400 48 184 496 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "16x16_register 16x16_register:inst " "Info: Elaborating entity \"16x16_register\" for hierarchy \"16x16_register:inst\"" {  } { { "Single_Cycle_CPU.bdf" "inst" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Single_Cycle_CPU.bdf" { { 232 344 504 360 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM16 16x16_register:inst\|SRAM16:inst15 " "Info: Elaborating entity \"SRAM16\" for hierarchy \"16x16_register:inst\|SRAM16:inst15\"" {  } { { "16x16_register.bdf" "inst15" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/16x16_register.bdf" { { 1000 920 1072 1128 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM 16x16_register:inst\|SRAM16:inst15\|SRAM:s16_s0 " "Info: Elaborating entity \"SRAM\" for hierarchy \"16x16_register:inst\|SRAM16:inst15\|SRAM:s16_s0\"" {  } { { "SRAM16.vhd" "s16_s0" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/SRAM16.vhd" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Positive_Dff 16x16_register:inst\|SRAM16:inst15\|SRAM:s16_s0\|Positive_Dff:s0 " "Info: Elaborating entity \"Positive_Dff\" for hierarchy \"16x16_register:inst\|SRAM16:inst15\|SRAM:s16_s0\|Positive_Dff:s0\"" {  } { { "SRAM.vhd" "s0" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/SRAM.vhd" 20 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NQ1 Positive_Dff.vhd(14) " "Warning (10036): Verilog HDL or VHDL warning at Positive_Dff.vhd(14): object \"NQ1\" assigned a value but never read" {  } { { "Positive_Dff.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Positive_Dff.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_latch 16x16_register:inst\|SRAM16:inst15\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff0 " "Info: Elaborating entity \"D_latch\" for hierarchy \"16x16_register:inst\|SRAM16:inst15\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff0\"" {  } { { "Positive_Dff.vhd" "p_dff0" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Positive_Dff.vhd" 20 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Q D_latch.vhd(11) " "Warning (10631): VHDL Process Statement warning at D_latch.vhd(11): inferring latch(es) for signal or variable \"Q\", which holds its previous value in one or more paths through the process" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 11 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "notQ D_latch.vhd(11) " "Warning (10631): VHDL Process Statement warning at D_latch.vhd(11): inferring latch(es) for signal or variable \"notQ\", which holds its previous value in one or more paths through the process" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 11 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "notQ D_latch.vhd(11) " "Info (10041): Inferred latch for \"notQ\" at D_latch.vhd(11)" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q D_latch.vhd(11) " "Info (10041): Inferred latch for \"Q\" at D_latch.vhd(11)" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode4to16 16x16_register:inst\|decode4to16:inst16 " "Info: Elaborating entity \"decode4to16\" for hierarchy \"16x16_register:inst\|decode4to16:inst16\"" {  } { { "16x16_register.bdf" "inst16" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/16x16_register.bdf" { { 632 -256 -112 728 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:inst5 " "Info: Elaborating entity \"mux\" for hierarchy \"mux:inst5\"" {  } { { "Single_Cycle_CPU.bdf" "inst5" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Single_Cycle_CPU.bdf" { { 112 232 376 208 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_extend zero_extend:inst2 " "Info: Elaborating entity \"zero_extend\" for hierarchy \"zero_extend:inst2\"" {  } { { "Single_Cycle_CPU.bdf" "inst2" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Single_Cycle_CPU.bdf" { { 152 32 176 248 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dec_7seg Dec_7seg:inst3 " "Info: Elaborating entity \"Dec_7seg\" for hierarchy \"Dec_7seg:inst3\"" {  } { { "Single_Cycle_CPU.bdf" "inst3" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Single_Cycle_CPU.bdf" { { 376 576 736 536 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "76 " "Info: Inferred 76 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "Dec_7seg:inst3\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Dec_7seg:inst3\|Mux0\"" {  } { { "Dec_7seg.vhd" "Mux0" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Dec_7seg.vhd" 28 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Dec_7seg:inst3\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Dec_7seg:inst3\|Mux1\"" {  } { { "Dec_7seg.vhd" "Mux1" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Dec_7seg.vhd" 28 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Dec_7seg:inst3\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Dec_7seg:inst3\|Mux2\"" {  } { { "Dec_7seg.vhd" "Mux2" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Dec_7seg.vhd" 28 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Dec_7seg:inst3\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Dec_7seg:inst3\|Mux3\"" {  } { { "Dec_7seg.vhd" "Mux3" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Dec_7seg.vhd" 28 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Dec_7seg:inst3\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Dec_7seg:inst3\|Mux4\"" {  } { { "Dec_7seg.vhd" "Mux4" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Dec_7seg.vhd" 28 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Dec_7seg:inst3\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Dec_7seg:inst3\|Mux5\"" {  } { { "Dec_7seg.vhd" "Mux5" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Dec_7seg.vhd" 28 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Dec_7seg:inst3\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Dec_7seg:inst3\|Mux6\"" {  } { { "Dec_7seg.vhd" "Mux6" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Dec_7seg.vhd" 28 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Dec_7seg:inst3\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Dec_7seg:inst3\|Mux7\"" {  } { { "Dec_7seg.vhd" "Mux7" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Dec_7seg.vhd" 52 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Dec_7seg:inst3\|Mux8 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Dec_7seg:inst3\|Mux8\"" {  } { { "Dec_7seg.vhd" "Mux8" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Dec_7seg.vhd" 52 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Dec_7seg:inst3\|Mux9 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Dec_7seg:inst3\|Mux9\"" {  } { { "Dec_7seg.vhd" "Mux9" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Dec_7seg.vhd" 52 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Dec_7seg:inst3\|Mux10 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Dec_7seg:inst3\|Mux10\"" {  } { { "Dec_7seg.vhd" "Mux10" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Dec_7seg.vhd" 52 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Dec_7seg:inst3\|Mux11 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Dec_7seg:inst3\|Mux11\"" {  } { { "Dec_7seg.vhd" "Mux11" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Dec_7seg.vhd" 52 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Dec_7seg:inst3\|Mux12 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Dec_7seg:inst3\|Mux12\"" {  } { { "Dec_7seg.vhd" "Mux12" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Dec_7seg.vhd" 52 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Dec_7seg:inst3\|Mux13 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Dec_7seg:inst3\|Mux13\"" {  } { { "Dec_7seg.vhd" "Mux13" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Dec_7seg.vhd" 52 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Dec_7seg:inst3\|Mux14 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Dec_7seg:inst3\|Mux14\"" {  } { { "Dec_7seg.vhd" "Mux14" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Dec_7seg.vhd" 76 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Dec_7seg:inst3\|Mux15 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Dec_7seg:inst3\|Mux15\"" {  } { { "Dec_7seg.vhd" "Mux15" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Dec_7seg.vhd" 76 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Dec_7seg:inst3\|Mux16 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Dec_7seg:inst3\|Mux16\"" {  } { { "Dec_7seg.vhd" "Mux16" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Dec_7seg.vhd" 76 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Dec_7seg:inst3\|Mux17 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Dec_7seg:inst3\|Mux17\"" {  } { { "Dec_7seg.vhd" "Mux17" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Dec_7seg.vhd" 76 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Dec_7seg:inst3\|Mux18 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Dec_7seg:inst3\|Mux18\"" {  } { { "Dec_7seg.vhd" "Mux18" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Dec_7seg.vhd" 76 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Dec_7seg:inst3\|Mux19 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Dec_7seg:inst3\|Mux19\"" {  } { { "Dec_7seg.vhd" "Mux19" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Dec_7seg.vhd" 76 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Dec_7seg:inst3\|Mux20 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Dec_7seg:inst3\|Mux20\"" {  } { { "Dec_7seg.vhd" "Mux20" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Dec_7seg.vhd" 76 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Dec_7seg:inst3\|Mux21 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Dec_7seg:inst3\|Mux21\"" {  } { { "Dec_7seg.vhd" "Mux21" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Dec_7seg.vhd" 100 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Dec_7seg:inst3\|Mux22 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Dec_7seg:inst3\|Mux22\"" {  } { { "Dec_7seg.vhd" "Mux22" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Dec_7seg.vhd" 100 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Dec_7seg:inst3\|Mux23 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Dec_7seg:inst3\|Mux23\"" {  } { { "Dec_7seg.vhd" "Mux23" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Dec_7seg.vhd" 100 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Dec_7seg:inst3\|Mux24 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Dec_7seg:inst3\|Mux24\"" {  } { { "Dec_7seg.vhd" "Mux24" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Dec_7seg.vhd" 100 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Dec_7seg:inst3\|Mux25 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Dec_7seg:inst3\|Mux25\"" {  } { { "Dec_7seg.vhd" "Mux25" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Dec_7seg.vhd" 100 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Dec_7seg:inst3\|Mux26 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Dec_7seg:inst3\|Mux26\"" {  } { { "Dec_7seg.vhd" "Mux26" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Dec_7seg.vhd" 100 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Dec_7seg:inst3\|Mux27 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Dec_7seg:inst3\|Mux27\"" {  } { { "Dec_7seg.vhd" "Mux27" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Dec_7seg.vhd" 100 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "16x16_register:inst\|decode4to16:inst18\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"16x16_register:inst\|decode4to16:inst18\|Mux0\"" {  } { { "decode4to16.vhd" "Mux0" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "16x16_register:inst\|decode4to16:inst18\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"16x16_register:inst\|decode4to16:inst18\|Mux1\"" {  } { { "decode4to16.vhd" "Mux1" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "16x16_register:inst\|decode4to16:inst18\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"16x16_register:inst\|decode4to16:inst18\|Mux2\"" {  } { { "decode4to16.vhd" "Mux2" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "16x16_register:inst\|decode4to16:inst18\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"16x16_register:inst\|decode4to16:inst18\|Mux3\"" {  } { { "decode4to16.vhd" "Mux3" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "16x16_register:inst\|decode4to16:inst18\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"16x16_register:inst\|decode4to16:inst18\|Mux4\"" {  } { { "decode4to16.vhd" "Mux4" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "16x16_register:inst\|decode4to16:inst18\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"16x16_register:inst\|decode4to16:inst18\|Mux5\"" {  } { { "decode4to16.vhd" "Mux5" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "16x16_register:inst\|decode4to16:inst18\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"16x16_register:inst\|decode4to16:inst18\|Mux6\"" {  } { { "decode4to16.vhd" "Mux6" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "16x16_register:inst\|decode4to16:inst18\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"16x16_register:inst\|decode4to16:inst18\|Mux7\"" {  } { { "decode4to16.vhd" "Mux7" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "16x16_register:inst\|decode4to16:inst18\|Mux8 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"16x16_register:inst\|decode4to16:inst18\|Mux8\"" {  } { { "decode4to16.vhd" "Mux8" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "16x16_register:inst\|decode4to16:inst18\|Mux9 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"16x16_register:inst\|decode4to16:inst18\|Mux9\"" {  } { { "decode4to16.vhd" "Mux9" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "16x16_register:inst\|decode4to16:inst18\|Mux10 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"16x16_register:inst\|decode4to16:inst18\|Mux10\"" {  } { { "decode4to16.vhd" "Mux10" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "16x16_register:inst\|decode4to16:inst18\|Mux11 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"16x16_register:inst\|decode4to16:inst18\|Mux11\"" {  } { { "decode4to16.vhd" "Mux11" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "16x16_register:inst\|decode4to16:inst18\|Mux12 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"16x16_register:inst\|decode4to16:inst18\|Mux12\"" {  } { { "decode4to16.vhd" "Mux12" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "16x16_register:inst\|decode4to16:inst18\|Mux13 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"16x16_register:inst\|decode4to16:inst18\|Mux13\"" {  } { { "decode4to16.vhd" "Mux13" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "16x16_register:inst\|decode4to16:inst18\|Mux14 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"16x16_register:inst\|decode4to16:inst18\|Mux14\"" {  } { { "decode4to16.vhd" "Mux14" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "16x16_register:inst\|decode4to16:inst18\|Mux15 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"16x16_register:inst\|decode4to16:inst18\|Mux15\"" {  } { { "decode4to16.vhd" "Mux15" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "16x16_register:inst\|decode4to16:inst17\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"16x16_register:inst\|decode4to16:inst17\|Mux0\"" {  } { { "decode4to16.vhd" "Mux0" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "16x16_register:inst\|decode4to16:inst17\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"16x16_register:inst\|decode4to16:inst17\|Mux1\"" {  } { { "decode4to16.vhd" "Mux1" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "16x16_register:inst\|decode4to16:inst17\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"16x16_register:inst\|decode4to16:inst17\|Mux2\"" {  } { { "decode4to16.vhd" "Mux2" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "16x16_register:inst\|decode4to16:inst17\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"16x16_register:inst\|decode4to16:inst17\|Mux3\"" {  } { { "decode4to16.vhd" "Mux3" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "16x16_register:inst\|decode4to16:inst17\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"16x16_register:inst\|decode4to16:inst17\|Mux4\"" {  } { { "decode4to16.vhd" "Mux4" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "16x16_register:inst\|decode4to16:inst17\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"16x16_register:inst\|decode4to16:inst17\|Mux5\"" {  } { { "decode4to16.vhd" "Mux5" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "16x16_register:inst\|decode4to16:inst17\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"16x16_register:inst\|decode4to16:inst17\|Mux6\"" {  } { { "decode4to16.vhd" "Mux6" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "16x16_register:inst\|decode4to16:inst17\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"16x16_register:inst\|decode4to16:inst17\|Mux7\"" {  } { { "decode4to16.vhd" "Mux7" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "16x16_register:inst\|decode4to16:inst17\|Mux8 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"16x16_register:inst\|decode4to16:inst17\|Mux8\"" {  } { { "decode4to16.vhd" "Mux8" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "16x16_register:inst\|decode4to16:inst17\|Mux9 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"16x16_register:inst\|decode4to16:inst17\|Mux9\"" {  } { { "decode4to16.vhd" "Mux9" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "16x16_register:inst\|decode4to16:inst17\|Mux10 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"16x16_register:inst\|decode4to16:inst17\|Mux10\"" {  } { { "decode4to16.vhd" "Mux10" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "16x16_register:inst\|decode4to16:inst17\|Mux11 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"16x16_register:inst\|decode4to16:inst17\|Mux11\"" {  } { { "decode4to16.vhd" "Mux11" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "16x16_register:inst\|decode4to16:inst17\|Mux12 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"16x16_register:inst\|decode4to16:inst17\|Mux12\"" {  } { { "decode4to16.vhd" "Mux12" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "16x16_register:inst\|decode4to16:inst17\|Mux13 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"16x16_register:inst\|decode4to16:inst17\|Mux13\"" {  } { { "decode4to16.vhd" "Mux13" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "16x16_register:inst\|decode4to16:inst17\|Mux14 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"16x16_register:inst\|decode4to16:inst17\|Mux14\"" {  } { { "decode4to16.vhd" "Mux14" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "16x16_register:inst\|decode4to16:inst17\|Mux15 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"16x16_register:inst\|decode4to16:inst17\|Mux15\"" {  } { { "decode4to16.vhd" "Mux15" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "16x16_register:inst\|decode4to16:inst16\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"16x16_register:inst\|decode4to16:inst16\|Mux0\"" {  } { { "decode4to16.vhd" "Mux0" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "16x16_register:inst\|decode4to16:inst16\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"16x16_register:inst\|decode4to16:inst16\|Mux1\"" {  } { { "decode4to16.vhd" "Mux1" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "16x16_register:inst\|decode4to16:inst16\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"16x16_register:inst\|decode4to16:inst16\|Mux2\"" {  } { { "decode4to16.vhd" "Mux2" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "16x16_register:inst\|decode4to16:inst16\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"16x16_register:inst\|decode4to16:inst16\|Mux3\"" {  } { { "decode4to16.vhd" "Mux3" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "16x16_register:inst\|decode4to16:inst16\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"16x16_register:inst\|decode4to16:inst16\|Mux4\"" {  } { { "decode4to16.vhd" "Mux4" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "16x16_register:inst\|decode4to16:inst16\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"16x16_register:inst\|decode4to16:inst16\|Mux5\"" {  } { { "decode4to16.vhd" "Mux5" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "16x16_register:inst\|decode4to16:inst16\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"16x16_register:inst\|decode4to16:inst16\|Mux6\"" {  } { { "decode4to16.vhd" "Mux6" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "16x16_register:inst\|decode4to16:inst16\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"16x16_register:inst\|decode4to16:inst16\|Mux7\"" {  } { { "decode4to16.vhd" "Mux7" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "16x16_register:inst\|decode4to16:inst16\|Mux8 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"16x16_register:inst\|decode4to16:inst16\|Mux8\"" {  } { { "decode4to16.vhd" "Mux8" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "16x16_register:inst\|decode4to16:inst16\|Mux9 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"16x16_register:inst\|decode4to16:inst16\|Mux9\"" {  } { { "decode4to16.vhd" "Mux9" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "16x16_register:inst\|decode4to16:inst16\|Mux10 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"16x16_register:inst\|decode4to16:inst16\|Mux10\"" {  } { { "decode4to16.vhd" "Mux10" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "16x16_register:inst\|decode4to16:inst16\|Mux11 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"16x16_register:inst\|decode4to16:inst16\|Mux11\"" {  } { { "decode4to16.vhd" "Mux11" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "16x16_register:inst\|decode4to16:inst16\|Mux12 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"16x16_register:inst\|decode4to16:inst16\|Mux12\"" {  } { { "decode4to16.vhd" "Mux12" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "16x16_register:inst\|decode4to16:inst16\|Mux13 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"16x16_register:inst\|decode4to16:inst16\|Mux13\"" {  } { { "decode4to16.vhd" "Mux13" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "16x16_register:inst\|decode4to16:inst16\|Mux14 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"16x16_register:inst\|decode4to16:inst16\|Mux14\"" {  } { { "decode4to16.vhd" "Mux14" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "16x16_register:inst\|decode4to16:inst16\|Mux15 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"16x16_register:inst\|decode4to16:inst16\|Mux15\"" {  } { { "decode4to16.vhd" "Mux15" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Dec_7seg:inst3\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"Dec_7seg:inst3\|lpm_mux:Mux0\"" {  } { { "Dec_7seg.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Dec_7seg.vhd" 28 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Dec_7seg:inst3\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"Dec_7seg:inst3\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Dec_7seg.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Dec_7seg.vhd" 28 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_joc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_joc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_joc " "Info: Found entity 1: mux_joc" {  } { { "db/mux_joc.tdf" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/db/mux_joc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Dec_7seg:inst3\|lpm_mux:Mux1 " "Info: Elaborated megafunction instantiation \"Dec_7seg:inst3\|lpm_mux:Mux1\"" {  } { { "Dec_7seg.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Dec_7seg.vhd" 28 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Dec_7seg:inst3\|lpm_mux:Mux1 " "Info: Instantiated megafunction \"Dec_7seg:inst3\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Dec_7seg.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Dec_7seg.vhd" 28 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Dec_7seg:inst3\|lpm_mux:Mux2 " "Info: Elaborated megafunction instantiation \"Dec_7seg:inst3\|lpm_mux:Mux2\"" {  } { { "Dec_7seg.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Dec_7seg.vhd" 28 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Dec_7seg:inst3\|lpm_mux:Mux2 " "Info: Instantiated megafunction \"Dec_7seg:inst3\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Dec_7seg.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Dec_7seg.vhd" 28 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Dec_7seg:inst3\|lpm_mux:Mux3 " "Info: Elaborated megafunction instantiation \"Dec_7seg:inst3\|lpm_mux:Mux3\"" {  } { { "Dec_7seg.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Dec_7seg.vhd" 28 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Dec_7seg:inst3\|lpm_mux:Mux3 " "Info: Instantiated megafunction \"Dec_7seg:inst3\|lpm_mux:Mux3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Dec_7seg.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Dec_7seg.vhd" 28 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Dec_7seg:inst3\|lpm_mux:Mux4 " "Info: Elaborated megafunction instantiation \"Dec_7seg:inst3\|lpm_mux:Mux4\"" {  } { { "Dec_7seg.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Dec_7seg.vhd" 28 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Dec_7seg:inst3\|lpm_mux:Mux4 " "Info: Instantiated megafunction \"Dec_7seg:inst3\|lpm_mux:Mux4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Dec_7seg.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Dec_7seg.vhd" 28 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Dec_7seg:inst3\|lpm_mux:Mux5 " "Info: Elaborated megafunction instantiation \"Dec_7seg:inst3\|lpm_mux:Mux5\"" {  } { { "Dec_7seg.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Dec_7seg.vhd" 28 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Dec_7seg:inst3\|lpm_mux:Mux5 " "Info: Instantiated megafunction \"Dec_7seg:inst3\|lpm_mux:Mux5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Dec_7seg.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Dec_7seg.vhd" 28 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Dec_7seg:inst3\|lpm_mux:Mux6 " "Info: Elaborated megafunction instantiation \"Dec_7seg:inst3\|lpm_mux:Mux6\"" {  } { { "Dec_7seg.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Dec_7seg.vhd" 28 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Dec_7seg:inst3\|lpm_mux:Mux6 " "Info: Instantiated megafunction \"Dec_7seg:inst3\|lpm_mux:Mux6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Dec_7seg.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Dec_7seg.vhd" 28 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "16x16_register:inst\|decode4to16:inst18\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"16x16_register:inst\|decode4to16:inst18\|lpm_mux:Mux0\"" {  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "16x16_register:inst\|decode4to16:inst18\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"16x16_register:inst\|decode4to16:inst18\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "16x16_register:inst\|decode4to16:inst18\|lpm_mux:Mux1 " "Info: Elaborated megafunction instantiation \"16x16_register:inst\|decode4to16:inst18\|lpm_mux:Mux1\"" {  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "16x16_register:inst\|decode4to16:inst18\|lpm_mux:Mux1 " "Info: Instantiated megafunction \"16x16_register:inst\|decode4to16:inst18\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "16x16_register:inst\|decode4to16:inst18\|lpm_mux:Mux2 " "Info: Elaborated megafunction instantiation \"16x16_register:inst\|decode4to16:inst18\|lpm_mux:Mux2\"" {  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "16x16_register:inst\|decode4to16:inst18\|lpm_mux:Mux2 " "Info: Instantiated megafunction \"16x16_register:inst\|decode4to16:inst18\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "16x16_register:inst\|decode4to16:inst18\|lpm_mux:Mux3 " "Info: Elaborated megafunction instantiation \"16x16_register:inst\|decode4to16:inst18\|lpm_mux:Mux3\"" {  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "16x16_register:inst\|decode4to16:inst18\|lpm_mux:Mux3 " "Info: Instantiated megafunction \"16x16_register:inst\|decode4to16:inst18\|lpm_mux:Mux3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "16x16_register:inst\|decode4to16:inst18\|lpm_mux:Mux4 " "Info: Elaborated megafunction instantiation \"16x16_register:inst\|decode4to16:inst18\|lpm_mux:Mux4\"" {  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "16x16_register:inst\|decode4to16:inst18\|lpm_mux:Mux4 " "Info: Instantiated megafunction \"16x16_register:inst\|decode4to16:inst18\|lpm_mux:Mux4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "16x16_register:inst\|decode4to16:inst18\|lpm_mux:Mux5 " "Info: Elaborated megafunction instantiation \"16x16_register:inst\|decode4to16:inst18\|lpm_mux:Mux5\"" {  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "16x16_register:inst\|decode4to16:inst18\|lpm_mux:Mux5 " "Info: Instantiated megafunction \"16x16_register:inst\|decode4to16:inst18\|lpm_mux:Mux5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "16x16_register:inst\|decode4to16:inst18\|lpm_mux:Mux6 " "Info: Elaborated megafunction instantiation \"16x16_register:inst\|decode4to16:inst18\|lpm_mux:Mux6\"" {  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "16x16_register:inst\|decode4to16:inst18\|lpm_mux:Mux6 " "Info: Instantiated megafunction \"16x16_register:inst\|decode4to16:inst18\|lpm_mux:Mux6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "16x16_register:inst\|decode4to16:inst18\|lpm_mux:Mux7 " "Info: Elaborated megafunction instantiation \"16x16_register:inst\|decode4to16:inst18\|lpm_mux:Mux7\"" {  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "16x16_register:inst\|decode4to16:inst18\|lpm_mux:Mux7 " "Info: Instantiated megafunction \"16x16_register:inst\|decode4to16:inst18\|lpm_mux:Mux7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "16x16_register:inst\|decode4to16:inst18\|lpm_mux:Mux8 " "Info: Elaborated megafunction instantiation \"16x16_register:inst\|decode4to16:inst18\|lpm_mux:Mux8\"" {  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "16x16_register:inst\|decode4to16:inst18\|lpm_mux:Mux8 " "Info: Instantiated megafunction \"16x16_register:inst\|decode4to16:inst18\|lpm_mux:Mux8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "16x16_register:inst\|decode4to16:inst18\|lpm_mux:Mux9 " "Info: Elaborated megafunction instantiation \"16x16_register:inst\|decode4to16:inst18\|lpm_mux:Mux9\"" {  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "16x16_register:inst\|decode4to16:inst18\|lpm_mux:Mux9 " "Info: Instantiated megafunction \"16x16_register:inst\|decode4to16:inst18\|lpm_mux:Mux9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "16x16_register:inst\|decode4to16:inst18\|lpm_mux:Mux10 " "Info: Elaborated megafunction instantiation \"16x16_register:inst\|decode4to16:inst18\|lpm_mux:Mux10\"" {  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "16x16_register:inst\|decode4to16:inst18\|lpm_mux:Mux10 " "Info: Instantiated megafunction \"16x16_register:inst\|decode4to16:inst18\|lpm_mux:Mux10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "16x16_register:inst\|decode4to16:inst18\|lpm_mux:Mux11 " "Info: Elaborated megafunction instantiation \"16x16_register:inst\|decode4to16:inst18\|lpm_mux:Mux11\"" {  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "16x16_register:inst\|decode4to16:inst18\|lpm_mux:Mux11 " "Info: Instantiated megafunction \"16x16_register:inst\|decode4to16:inst18\|lpm_mux:Mux11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "16x16_register:inst\|decode4to16:inst18\|lpm_mux:Mux12 " "Info: Elaborated megafunction instantiation \"16x16_register:inst\|decode4to16:inst18\|lpm_mux:Mux12\"" {  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "16x16_register:inst\|decode4to16:inst18\|lpm_mux:Mux12 " "Info: Instantiated megafunction \"16x16_register:inst\|decode4to16:inst18\|lpm_mux:Mux12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "16x16_register:inst\|decode4to16:inst18\|lpm_mux:Mux13 " "Info: Elaborated megafunction instantiation \"16x16_register:inst\|decode4to16:inst18\|lpm_mux:Mux13\"" {  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "16x16_register:inst\|decode4to16:inst18\|lpm_mux:Mux13 " "Info: Instantiated megafunction \"16x16_register:inst\|decode4to16:inst18\|lpm_mux:Mux13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "16x16_register:inst\|decode4to16:inst18\|lpm_mux:Mux14 " "Info: Elaborated megafunction instantiation \"16x16_register:inst\|decode4to16:inst18\|lpm_mux:Mux14\"" {  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "16x16_register:inst\|decode4to16:inst18\|lpm_mux:Mux14 " "Info: Instantiated megafunction \"16x16_register:inst\|decode4to16:inst18\|lpm_mux:Mux14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "16x16_register:inst\|decode4to16:inst18\|lpm_mux:Mux15 " "Info: Elaborated megafunction instantiation \"16x16_register:inst\|decode4to16:inst18\|lpm_mux:Mux15\"" {  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "16x16_register:inst\|decode4to16:inst18\|lpm_mux:Mux15 " "Info: Instantiated megafunction \"16x16_register:inst\|decode4to16:inst18\|lpm_mux:Mux15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 4 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "242 " "Info: Peak virtual memory: 242 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 17 19:06:57 2015 " "Info: Processing ended: Fri Apr 17 19:06:57 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Info: Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
