# Reading pref.tcl
# do processor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/ACER/Desktop/Arqui\ IS\ 2022/ProyectoGrupal1/grupal1/Codigo/Fetch {C:/Users/ACER/Desktop/Arqui IS 2022/ProyectoGrupal1/grupal1/Codigo/Fetch/fetch_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:14:44 on May 12,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ACER/Desktop/Arqui IS 2022/ProyectoGrupal1/grupal1/Codigo/Fetch" C:/Users/ACER/Desktop/Arqui IS 2022/ProyectoGrupal1/grupal1/Codigo/Fetch/fetch_mux.sv 
# -- Compiling module fetch_mux
# 
# Top level modules:
# 	fetch_mux
# End time: 00:14:44 on May 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ACER/Desktop/Arqui\ IS\ 2022/ProyectoGrupal1/grupal1/Codigo/Fetch {C:/Users/ACER/Desktop/Arqui IS 2022/ProyectoGrupal1/grupal1/Codigo/Fetch/tb_fetch_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:14:44 on May 12,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ACER/Desktop/Arqui IS 2022/ProyectoGrupal1/grupal1/Codigo/Fetch" C:/Users/ACER/Desktop/Arqui IS 2022/ProyectoGrupal1/grupal1/Codigo/Fetch/tb_fetch_mux.sv 
# -- Compiling module tb_fetch_mux
# 
# Top level modules:
# 	tb_fetch_mux
# End time: 00:14:44 on May 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.tb_fetch_mux
# vsim work.tb_fetch_mux 
# Start time: 00:14:49 on May 12,2022
# Loading sv_std.std
# Loading work.tb_fetch_mux
# Loading work.fetch_mux
add wave -position insertpoint  \
sim:/tb_fetch_mux/size \
sim:/tb_fetch_mux/in1 \
sim:/tb_fetch_mux/in2 \
sim:/tb_fetch_mux/sel \
sim:/tb_fetch_mux/out
run 5
# Fetcher MUX TB running...
# End time: 00:15:33 on May 12,2022, Elapsed time: 0:00:44
# Errors: 0, Warnings: 0
