$date
	Mon Mar 10 12:20:41 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module JK_FF_tb $end
$var wire 1 ! Qbar $end
$var wire 1 " Q $end
$var reg 1 # J $end
$var reg 1 $ K $end
$var reg 1 % clk $end
$scope module uut $end
$var wire 1 # J $end
$var wire 1 $ K $end
$var wire 1 " Q $end
$var wire 1 ! Qbar $end
$var wire 1 % clk $end
$var wire 1 & w1 $end
$var wire 1 ' w2 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1'
1&
0%
0$
0#
x"
x!
$end
#5
1%
#10
0%
1$
#15
x'
1%
#20
1'
0%
0$
1#
#25
x&
1%
#30
1&
0%
1$
#35
x&
x'
1%
#40
1&
1'
0%
