\hypertarget{struct_i2_c___type}{}\section{I2\+C\+\_\+\+Type Struct Reference}
\label{struct_i2_c___type}\index{I2C\_Type@{I2C\_Type}}


{\ttfamily \#include $<$K32\+L2\+B31\+A.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_i2_c___type_acb6a1bc3db8fa6148894140daa6b97e1}{A1}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_i2_c___type_a59168eda4690de8b4b61d6b940d010a6}{F}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_i2_c___type_ad54aa92be9fc988e74d55d2d3daae8ad}{C1}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_i2_c___type_a0542ffc7618a0893938748eef9c87474}{S}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_i2_c___type_a6c0edcafd91c3baa698617799de6ec35}{D}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_i2_c___type_a4f920936a8fc32483b3ebd9b0674b450}{C2}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_i2_c___type_a1150d16f9855062058c3b12511dcd188}{F\+LT}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_i2_c___type_ae9dab8ef1aad113e4a4f83a1dc78e357}{RA}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_i2_c___type_a7da5c460cfe30d313f3f057de44ae6b6}{S\+MB}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_i2_c___type_ae8436760942c43a7f6b6b8561803dfd7}{A2}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_i2_c___type_ae84d7b4597381d16c807ac8c0f77b12c}{S\+L\+TH}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_i2_c___type_ae154cfc39aa9ad234093c3a7a469a27d}{S\+L\+TL}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_i2_c___type_aafdaf251d5cfeb18803536542a880459}{S2}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
I2C -\/ Register Layout Typedef 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_i2_c___type_acb6a1bc3db8fa6148894140daa6b97e1}\label{struct_i2_c___type_acb6a1bc3db8fa6148894140daa6b97e1}} 
\index{I2C\_Type@{I2C\_Type}!A1@{A1}}
\index{A1@{A1}!I2C\_Type@{I2C\_Type}}
\subsubsection{\texorpdfstring{A1}{A1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t A1}

I2C Address Register 1, offset\+: 0x0 \mbox{\Hypertarget{struct_i2_c___type_ae8436760942c43a7f6b6b8561803dfd7}\label{struct_i2_c___type_ae8436760942c43a7f6b6b8561803dfd7}} 
\index{I2C\_Type@{I2C\_Type}!A2@{A2}}
\index{A2@{A2}!I2C\_Type@{I2C\_Type}}
\subsubsection{\texorpdfstring{A2}{A2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t A2}

I2C Address Register 2, offset\+: 0x9 \mbox{\Hypertarget{struct_i2_c___type_ad54aa92be9fc988e74d55d2d3daae8ad}\label{struct_i2_c___type_ad54aa92be9fc988e74d55d2d3daae8ad}} 
\index{I2C\_Type@{I2C\_Type}!C1@{C1}}
\index{C1@{C1}!I2C\_Type@{I2C\_Type}}
\subsubsection{\texorpdfstring{C1}{C1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t C1}

I2C Control Register 1, offset\+: 0x2 \mbox{\Hypertarget{struct_i2_c___type_a4f920936a8fc32483b3ebd9b0674b450}\label{struct_i2_c___type_a4f920936a8fc32483b3ebd9b0674b450}} 
\index{I2C\_Type@{I2C\_Type}!C2@{C2}}
\index{C2@{C2}!I2C\_Type@{I2C\_Type}}
\subsubsection{\texorpdfstring{C2}{C2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t C2}

I2C Control Register 2, offset\+: 0x5 \mbox{\Hypertarget{struct_i2_c___type_a6c0edcafd91c3baa698617799de6ec35}\label{struct_i2_c___type_a6c0edcafd91c3baa698617799de6ec35}} 
\index{I2C\_Type@{I2C\_Type}!D@{D}}
\index{D@{D}!I2C\_Type@{I2C\_Type}}
\subsubsection{\texorpdfstring{D}{D}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t D}

I2C Data I/O register, offset\+: 0x4 \mbox{\Hypertarget{struct_i2_c___type_a59168eda4690de8b4b61d6b940d010a6}\label{struct_i2_c___type_a59168eda4690de8b4b61d6b940d010a6}} 
\index{I2C\_Type@{I2C\_Type}!F@{F}}
\index{F@{F}!I2C\_Type@{I2C\_Type}}
\subsubsection{\texorpdfstring{F}{F}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t F}

I2C Frequency Divider register, offset\+: 0x1 \mbox{\Hypertarget{struct_i2_c___type_a1150d16f9855062058c3b12511dcd188}\label{struct_i2_c___type_a1150d16f9855062058c3b12511dcd188}} 
\index{I2C\_Type@{I2C\_Type}!FLT@{FLT}}
\index{FLT@{FLT}!I2C\_Type@{I2C\_Type}}
\subsubsection{\texorpdfstring{FLT}{FLT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t F\+LT}

I2C Programmable Input Glitch Filter Register, offset\+: 0x6 \mbox{\Hypertarget{struct_i2_c___type_ae9dab8ef1aad113e4a4f83a1dc78e357}\label{struct_i2_c___type_ae9dab8ef1aad113e4a4f83a1dc78e357}} 
\index{I2C\_Type@{I2C\_Type}!RA@{RA}}
\index{RA@{RA}!I2C\_Type@{I2C\_Type}}
\subsubsection{\texorpdfstring{RA}{RA}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t RA}

I2C Range Address register, offset\+: 0x7 \mbox{\Hypertarget{struct_i2_c___type_a0542ffc7618a0893938748eef9c87474}\label{struct_i2_c___type_a0542ffc7618a0893938748eef9c87474}} 
\index{I2C\_Type@{I2C\_Type}!S@{S}}
\index{S@{S}!I2C\_Type@{I2C\_Type}}
\subsubsection{\texorpdfstring{S}{S}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t S}

I2C Status register, offset\+: 0x3 \mbox{\Hypertarget{struct_i2_c___type_aafdaf251d5cfeb18803536542a880459}\label{struct_i2_c___type_aafdaf251d5cfeb18803536542a880459}} 
\index{I2C\_Type@{I2C\_Type}!S2@{S2}}
\index{S2@{S2}!I2C\_Type@{I2C\_Type}}
\subsubsection{\texorpdfstring{S2}{S2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t S2}

I2C Status register 2, offset\+: 0xC \mbox{\Hypertarget{struct_i2_c___type_ae84d7b4597381d16c807ac8c0f77b12c}\label{struct_i2_c___type_ae84d7b4597381d16c807ac8c0f77b12c}} 
\index{I2C\_Type@{I2C\_Type}!SLTH@{SLTH}}
\index{SLTH@{SLTH}!I2C\_Type@{I2C\_Type}}
\subsubsection{\texorpdfstring{SLTH}{SLTH}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t S\+L\+TH}

I2C S\+CL Low Timeout Register High, offset\+: 0xA \mbox{\Hypertarget{struct_i2_c___type_ae154cfc39aa9ad234093c3a7a469a27d}\label{struct_i2_c___type_ae154cfc39aa9ad234093c3a7a469a27d}} 
\index{I2C\_Type@{I2C\_Type}!SLTL@{SLTL}}
\index{SLTL@{SLTL}!I2C\_Type@{I2C\_Type}}
\subsubsection{\texorpdfstring{SLTL}{SLTL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t S\+L\+TL}

I2C S\+CL Low Timeout Register Low, offset\+: 0xB \mbox{\Hypertarget{struct_i2_c___type_a7da5c460cfe30d313f3f057de44ae6b6}\label{struct_i2_c___type_a7da5c460cfe30d313f3f057de44ae6b6}} 
\index{I2C\_Type@{I2C\_Type}!SMB@{SMB}}
\index{SMB@{SMB}!I2C\_Type@{I2C\_Type}}
\subsubsection{\texorpdfstring{SMB}{SMB}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t S\+MB}

I2C S\+M\+Bus Control and Status register, offset\+: 0x8 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
device/\mbox{\hyperlink{_k32_l2_b31_a_8h}{K32\+L2\+B31\+A.\+h}}\end{DoxyCompactItemize}
