// Seed: 410602348
module module_0 (
    input uwire id_0,
    input uwire id_1,
    input uwire id_2,
    input wor id_3,
    output wor id_4,
    input uwire id_5
    , id_38,
    input uwire id_6,
    input tri id_7,
    input supply0 id_8
    , id_39,
    input tri id_9,
    input tri id_10,
    input supply1 id_11,
    output wire id_12,
    input wire id_13,
    output tri1 id_14,
    output supply1 id_15,
    input tri1 id_16,
    input tri id_17,
    input wand id_18,
    input wire id_19,
    output wor id_20,
    input supply0 id_21,
    input supply1 id_22,
    input wand id_23,
    input supply1 id_24,
    input supply0 id_25,
    input supply1 id_26,
    input tri id_27,
    output wor id_28,
    output tri1 id_29,
    output tri id_30
    , id_40,
    input wand id_31,
    input supply1 id_32,
    output wand id_33,
    input wire id_34,
    output wand id_35,
    output tri id_36
);
endmodule
module module_1 (
    input wor id_0,
    output logic id_1,
    input uwire id_2,
    output supply1 id_3
);
  wire id_5;
  wand id_6 = 1;
  always @(1 or posedge 1) id_1 = #1 1'd0;
  assign id_6 = id_6;
  module_0(
      id_2,
      id_0,
      id_2,
      id_0,
      id_3,
      id_2,
      id_2,
      id_0,
      id_2,
      id_0,
      id_0,
      id_0,
      id_3,
      id_0,
      id_3,
      id_3,
      id_0,
      id_2,
      id_2,
      id_0,
      id_3,
      id_0,
      id_0,
      id_0,
      id_2,
      id_0,
      id_2,
      id_0,
      id_3,
      id_3,
      id_3,
      id_2,
      id_0,
      id_3,
      id_2,
      id_3,
      id_3
  );
endmodule
