// Seed: 1929175537
module module_0 (
    input tri1 id_0,
    output uwire id_1,
    output wire id_2,
    input tri id_3,
    input supply0 id_4
);
endmodule
module module_1 (
    output logic id_0,
    input wor id_1,
    output tri0 id_2,
    input wire id_3,
    output wire id_4,
    output wire id_5,
    output tri0 id_6,
    input supply1 id_7,
    input wor id_8,
    output supply1 id_9,
    output wand id_10,
    output wor id_11,
    output wor id_12,
    input uwire id_13,
    output supply1 id_14
);
  assign id_4 = 1 ? -1 : -1;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_4,
      id_13,
      id_1
  );
  assign modCall_1.id_0 = 0;
  logic id_16 = "";
  wire  id_17 = 1'b0;
  initial id_0 = id_7;
  assign id_16 = id_17;
endmodule
