DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "gates"
unitName "gates"
)
]
instances [
(Instance
name "PCM1804"
duLibraryName "AD_DA_test"
duName "adc1804"
elements [
(GiElement
name "adcBitNb"
type "positive"
value "24"
)
]
mwi 0
uid 169,0
)
(Instance
name "U_2"
duLibraryName "Gates"
duName "logic0"
elements [
]
mwi 0
uid 283,0
)
(Instance
name "tester"
duLibraryName "AD_DA_test"
duName "adc_pcm1804_controller_tester"
elements [
]
mwi 0
uid 385,0
)
(Instance
name "PCM1804_ctrl"
duLibraryName "AD_DA"
duName "adc_pcm1804_controller"
elements [
]
mwi 0
uid 594,0
)
]
libraryRefs [
"ieee"
"gates"
]
)
version "31.1"
appVersion "2018.1 (Build 12)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/home/francois/Documents/HEVs/Kart/eln_kart/04-Controller/../Libs/AD_DA_test/hdl"
)
(vvPair
variable "HDSDir"
value "/home/francois/Documents/HEVs/Kart/eln_kart/04-Controller/../Libs/AD_DA_test/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/francois/Documents/HEVs/Kart/eln_kart/04-Controller/../Libs/AD_DA_test/hds/adc_pcm1804_controller_tb/struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/francois/Documents/HEVs/Kart/eln_kart/04-Controller/../Libs/AD_DA_test/hds/adc_pcm1804_controller_tb/struct.bd.user"
)
(vvPair
variable "SourceDir"
value "/home/francois/Documents/HEVs/Kart/eln_kart/04-Controller/../Libs/AD_DA_test/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "/home/francois/Documents/HEVs/Kart/eln_kart/04-Controller/../Libs/AD_DA_test/hds/adc_pcm1804_controller_tb"
)
(vvPair
variable "d_logical"
value "/home/francois/Documents/HEVs/Kart/eln_kart/04-Controller/../Libs/AD_DA_test/hds/adc_pcm1804_controller_tb"
)
(vvPair
variable "date"
value "08/28/19"
)
(vvPair
variable "day"
value "Wed"
)
(vvPair
variable "day_long"
value "Wednesday"
)
(vvPair
variable "dd"
value "28"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "adc_pcm1804_controller_tb"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "francois"
)
(vvPair
variable "graphical_source_date"
value "08/28/19"
)
(vvPair
variable "graphical_source_group"
value "francois"
)
(vvPair
variable "graphical_source_host"
value "Aphelia"
)
(vvPair
variable "graphical_source_time"
value "13:43:21"
)
(vvPair
variable "group"
value "francois"
)
(vvPair
variable "host"
value "Aphelia"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "AD_DA_test"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/Libs/AD_DA_test/work"
)
(vvPair
variable "mm"
value "08"
)
(vvPair
variable "module_name"
value "adc_pcm1804_controller_tb"
)
(vvPair
variable "month"
value "Aug"
)
(vvPair
variable "month_long"
value "August"
)
(vvPair
variable "p"
value "/home/francois/Documents/HEVs/Kart/eln_kart/04-Controller/../Libs/AD_DA_test/hds/adc_pcm1804_controller_tb/struct.bd"
)
(vvPair
variable "p_logical"
value "/home/francois/Documents/HEVs/Kart/eln_kart/04-Controller/../Libs/AD_DA_test/hds/adc_pcm1804_controller_tb/struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEBinPath"
value "$ISE_HOME"
)
(vvPair
variable "task_ISEPath"
value "$SCRATCH_DIR\\$DESIGN_NAME\\$ISE_WORK_DIR"
)
(vvPair
variable "task_ModelSimPath"
value "$MODELSIM_HOME\\win64"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "13:43:21"
)
(vvPair
variable "unit"
value "adc_pcm1804_controller_tb"
)
(vvPair
variable "user"
value "francois"
)
(vvPair
variable "version"
value "2018.1 (Build 12)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2019"
)
(vvPair
variable "yy"
value "19"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 52,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "4000,-1000,21000,0"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "4200,-1000,20400,0"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "21000,-5000,25000,-4000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "21200,-5000,24800,-4000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "4000,-3000,21000,-2000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "4200,-3000,20400,-2000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "0,-3000,4000,-2000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "200,-3000,3800,-2000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "21000,-4000,41000,0"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "21200,-3800,34400,-2800"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "25000,-5000,41000,-4000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "25200,-5000,27000,-4000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "0,-5000,21000,-3000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "6000,-4500,15000,-3500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "0,-2000,4000,-1000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "200,-2000,3200,-1000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "0,-1000,4000,0"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "200,-1000,3800,0"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "4000,-2000,21000,-1000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "4200,-2000,14400,-1000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "0,-5000,41000,0"
)
oxt "14000,66000,55000,71000"
)
*12 (SaComponent
uid 169,0
optionalChildren [
*13 (CptPort
uid 109,0
ps "OnEdgeStrategy"
shape (Triangle
uid 110,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55000,34625,55750,35375"
)
tg (CPTG
uid 111,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 112,0
va (VaSet
)
xt "51500,34500,54000,35500"
st "VINLp"
ju 2
blo "54000,35300"
)
)
thePort (LogicalPort
decl (Decl
n "VINLp"
t "integer"
o 8
suid 4,0
)
)
)
*14 (CptPort
uid 113,0
ps "OnEdgeStrategy"
shape (Triangle
uid 114,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38250,40625,39000,41375"
)
tg (CPTG
uid 115,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 116,0
va (VaSet
)
xt "40000,40500,45200,41500"
st "DATA_DSDR"
blo "40000,41300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DATA_DSDR"
t "std_ulogic"
o 11
suid 5,0
)
)
)
*15 (CptPort
uid 117,0
ps "OnEdgeStrategy"
shape (Diamond
uid 118,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38250,36625,39000,37375"
)
tg (CPTG
uid 119,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 120,0
va (VaSet
)
xt "40000,36500,46600,37500"
st "LRCK_DSDBCK"
blo "40000,37300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "LRCK_DSDBCK"
t "std_logic"
o 15
suid 8,0
)
)
)
*16 (CptPort
uid 121,0
ps "OnEdgeStrategy"
shape (Triangle
uid 122,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38250,44625,39000,45375"
)
tg (CPTG
uid 123,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 124,0
va (VaSet
)
xt "40000,44500,42900,45500"
st "BYPAS"
blo "40000,45300"
)
)
thePort (LogicalPort
decl (Decl
n "BYPAS"
t "std_ulogic"
o 1
suid 11,0
)
)
)
*17 (CptPort
uid 125,0
ps "OnEdgeStrategy"
shape (Diamond
uid 126,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38250,38625,39000,39375"
)
tg (CPTG
uid 127,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 128,0
va (VaSet
)
xt "40000,38500,44500,39500"
st "BCK_DSDL"
blo "40000,39300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "BCK_DSDL"
t "std_logic"
o 14
suid 20,0
)
)
)
*18 (CptPort
uid 129,0
ps "OnEdgeStrategy"
shape (Triangle
uid 130,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38250,46625,39000,47375"
)
tg (CPTG
uid 131,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 132,0
va (VaSet
)
xt "40000,46500,42000,47500"
st "S_M"
blo "40000,47300"
)
)
thePort (LogicalPort
decl (Decl
n "S_M"
t "std_ulogic"
o 6
suid 26,0
)
)
)
*19 (CptPort
uid 133,0
ps "OnEdgeStrategy"
shape (Triangle
uid 134,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38250,52625,39000,53375"
)
tg (CPTG
uid 135,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 136,0
va (VaSet
)
xt "40000,52500,42800,53500"
st "RST_n"
blo "40000,53300"
)
)
thePort (LogicalPort
decl (Decl
n "RST_n"
t "std_ulogic"
o 4
suid 27,0
)
)
)
*20 (CptPort
uid 137,0
ps "OnEdgeStrategy"
shape (Triangle
uid 138,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55000,36625,55750,37375"
)
tg (CPTG
uid 139,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 140,0
va (VaSet
)
xt "51300,36500,54000,37500"
st "VINLm"
ju 2
blo "54000,37300"
)
)
thePort (LogicalPort
decl (Decl
n "VINLm"
t "integer"
o 7
suid 28,0
)
)
)
*21 (CptPort
uid 141,0
ps "OnEdgeStrategy"
shape (Triangle
uid 142,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38250,50625,39000,51375"
)
tg (CPTG
uid 143,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 144,0
va (VaSet
)
xt "40000,50500,42100,51500"
st "OSR"
blo "40000,51300"
)
)
thePort (LogicalPort
decl (Decl
n "OSR"
t "std_ulogic_vector"
b "(2 downto 0)"
o 3
suid 29,0
)
)
)
*22 (CptPort
uid 145,0
ps "OnEdgeStrategy"
shape (Triangle
uid 146,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55000,38625,55750,39375"
)
tg (CPTG
uid 147,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 148,0
va (VaSet
)
xt "51300,38500,54000,39500"
st "VINRp"
ju 2
blo "54000,39300"
)
)
thePort (LogicalPort
decl (Decl
n "VINRp"
t "integer"
o 10
suid 30,0
)
)
)
*23 (CptPort
uid 149,0
ps "OnEdgeStrategy"
shape (Triangle
uid 150,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55000,40625,55750,41375"
)
tg (CPTG
uid 151,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 152,0
va (VaSet
)
xt "51100,40500,54000,41500"
st "VINRm"
ju 2
blo "54000,41300"
)
)
thePort (LogicalPort
decl (Decl
n "VINRm"
t "integer"
o 9
suid 31,0
)
)
)
*24 (CptPort
uid 153,0
ps "OnEdgeStrategy"
shape (Triangle
uid 154,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38250,34625,39000,35375"
)
tg (CPTG
uid 155,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 156,0
va (VaSet
)
xt "40000,34500,42200,35500"
st "SCKI"
blo "40000,35300"
)
)
thePort (LogicalPort
decl (Decl
n "SCKI"
t "std_ulogic"
o 5
suid 32,0
)
)
)
*25 (CptPort
uid 157,0
ps "OnEdgeStrategy"
shape (Triangle
uid 158,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38250,48625,39000,49375"
)
tg (CPTG
uid 159,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 160,0
va (VaSet
)
xt "40000,48500,42100,49500"
st "FMT"
blo "40000,49300"
)
)
thePort (LogicalPort
decl (Decl
n "FMT"
t "std_ulogic_vector"
b "(1 downto 0)"
o 2
suid 33,0
)
)
)
*26 (CptPort
uid 161,0
ps "OnEdgeStrategy"
shape (Triangle
uid 162,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55000,44625,55750,45375"
)
tg (CPTG
uid 163,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 164,0
va (VaSet
)
xt "51600,44500,54000,45500"
st "OVFL"
ju 2
blo "54000,45300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "OVFL"
t "std_ulogic"
o 12
suid 36,0
)
)
)
*27 (CptPort
uid 165,0
ps "OnEdgeStrategy"
shape (Triangle
uid 166,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55000,46625,55750,47375"
)
tg (CPTG
uid 167,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 168,0
va (VaSet
)
xt "51400,46500,54000,47500"
st "OVFR"
ju 2
blo "54000,47300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "OVFR"
t "std_ulogic"
o 13
suid 37,0
)
)
)
]
shape (Rectangle
uid 170,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "39000,31000,55000,57000"
)
oxt "38000,5000,54000,31000"
ttg (MlTextGroup
uid 171,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*28 (Text
uid 172,0
va (VaSet
font "courier,8,1"
)
xt "38950,57000,44150,58000"
st "AD_DA_test"
blo "38950,57800"
tm "BdLibraryNameMgr"
)
*29 (Text
uid 173,0
va (VaSet
font "courier,8,1"
)
xt "38950,58000,42250,59000"
st "adc1804"
blo "38950,58800"
tm "CptNameMgr"
)
*30 (Text
uid 174,0
va (VaSet
font "courier,8,1"
)
xt "38950,59000,42750,60000"
st "PCM1804"
blo "38950,59800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 175,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 176,0
text (MLText
uid 177,0
va (VaSet
font "courier,8,0"
)
xt "39000,60600,55000,61500"
st "adcBitNb = 24    ( positive )  "
)
header ""
)
elements [
(GiElement
name "adcBitNb"
type "positive"
value "24"
)
]
)
viewicon (ZoomableIcon
uid 178,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "39250,55250,40750,56750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sIVOD 1
)
archFileType "UNKNOWN"
)
*31 (Net
uid 249,0
decl (Decl
n "ad_bypas"
t "std_ulogic"
o 8
suid 1,0
)
declText (MLText
uid 250,0
va (VaSet
font "courier,8,0"
)
xt "22000,9300,37000,10200"
st "SIGNAL ad_bypas  : std_ulogic"
)
)
*32 (Net
uid 255,0
decl (Decl
n "ad_fmt"
t "std_ulogic_vector"
b "(1 downto 0)"
o 10
suid 2,0
)
declText (MLText
uid 256,0
va (VaSet
font "courier,8,0"
)
xt "22000,11100,46500,12000"
st "SIGNAL ad_fmt    : std_ulogic_vector(1 downto 0)"
)
)
*33 (Net
uid 261,0
decl (Decl
n "ad_osr"
t "std_ulogic_vector"
b "(2 DOWNTO 0)"
o 12
suid 3,0
)
declText (MLText
uid 262,0
va (VaSet
font "courier,8,0"
)
xt "22000,12900,46500,13800"
st "SIGNAL ad_osr    : std_ulogic_vector(2 DOWNTO 0)"
)
)
*34 (Net
uid 267,0
decl (Decl
n "ad_rst_n"
t "std_ulogic"
o 13
suid 4,0
)
declText (MLText
uid 268,0
va (VaSet
font "courier,8,0"
)
xt "22000,13800,37000,14700"
st "SIGNAL ad_rst_n  : std_ulogic"
)
)
*35 (Net
uid 273,0
decl (Decl
n "ad_scki"
t "std_ulogic"
o 14
suid 5,0
)
declText (MLText
uid 274,0
va (VaSet
font "courier,8,0"
)
xt "22000,14700,37000,15600"
st "SIGNAL ad_scki   : std_ulogic"
)
)
*36 (SaComponent
uid 283,0
optionalChildren [
*37 (CptPort
uid 279,0
ps "OnEdgeStrategy"
shape (Triangle
uid 280,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "35625,56250,36375,57000"
)
tg (CPTG
uid 281,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 282,0
va (VaSet
isHidden 1
)
xt "36600,57000,39500,58000"
st "logic_0"
ju 2
blo "39500,57800"
)
s (Text
uid 293,0
va (VaSet
)
xt "39500,58000,39500,58000"
ju 2
blo "39500,58000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "logic_0"
t "std_uLogic"
o 1
suid 2,0
)
)
)
]
shape (Pd
uid 284,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "33000,57000,38000,63000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 285,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*38 (Text
uid 286,0
va (VaSet
font "courier,8,1"
)
xt "32910,62700,35410,63700"
st "Gates"
blo "32910,63500"
tm "BdLibraryNameMgr"
)
*39 (Text
uid 287,0
va (VaSet
font "courier,8,1"
)
xt "32910,63700,35510,64700"
st "logic0"
blo "32910,64500"
tm "CptNameMgr"
)
*40 (Text
uid 288,0
va (VaSet
font "courier,8,1"
)
xt "32910,64700,34710,65700"
st "U_2"
blo "32910,65500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 289,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 290,0
text (MLText
uid 291,0
va (VaSet
font "courier,8,0"
)
xt "33000,65600,33000,65600"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 292,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "33250,61250,34750,62750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*41 (Net
uid 294,0
decl (Decl
n "S_M"
t "std_ulogic"
o 2
suid 6,0
)
declText (MLText
uid 295,0
va (VaSet
font "courier,8,0"
)
xt "22000,3900,37000,4800"
st "SIGNAL S_M       : std_ulogic"
)
)
*42 (Net
uid 324,0
decl (Decl
n "ad_data"
t "std_ulogic"
o 9
suid 9,0
)
declText (MLText
uid 325,0
va (VaSet
font "courier,8,0"
)
xt "22000,10200,37000,11100"
st "SIGNAL ad_data   : std_ulogic"
)
)
*43 (Net
uid 330,0
decl (Decl
n "ad_bck"
t "std_ulogic"
o 7
suid 10,0
)
declText (MLText
uid 331,0
va (VaSet
font "courier,8,0"
)
xt "22000,8400,37000,9300"
st "SIGNAL ad_bck    : std_ulogic"
)
)
*44 (Net
uid 336,0
decl (Decl
n "ad_lrck"
t "std_ulogic"
o 11
suid 11,0
)
declText (MLText
uid 337,0
va (VaSet
font "courier,8,0"
)
xt "22000,12000,37000,12900"
st "SIGNAL ad_lrck   : std_ulogic"
)
)
*45 (Net
uid 348,0
decl (Decl
n "OVFR"
t "std_ulogic"
o 1
suid 12,0
)
declText (MLText
uid 349,0
va (VaSet
font "courier,8,0"
)
xt "22000,3000,37000,3900"
st "SIGNAL OVFR      : std_ulogic"
)
)
*46 (Blk
uid 385,0
shape (Rectangle
uid 386,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "1000,66000,69000,76000"
)
oxt "1000,66000,71000,76000"
ttg (MlTextGroup
uid 387,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*47 (Text
uid 388,0
va (VaSet
font "courier,8,1"
)
xt "2400,69500,7600,70500"
st "AD_DA_test"
blo "2400,70300"
tm "BdLibraryNameMgr"
)
*48 (Text
uid 389,0
va (VaSet
font "courier,8,1"
)
xt "2400,70500,15000,71500"
st "adc_pcm1804_controller_tester"
blo "2400,71300"
tm "BlkNameMgr"
)
*49 (Text
uid 390,0
va (VaSet
font "courier,8,1"
)
xt "2400,71500,4900,72500"
st "tester"
blo "2400,72300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 391,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 392,0
text (MLText
uid 393,0
va (VaSet
font "courier,8,0"
)
xt "2400,79500,2400,79500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 394,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "1250,74250,2750,75750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
)
*50 (Net
uid 395,0
decl (Decl
n "VINLp"
t "integer"
o 4
suid 14,0
)
declText (MLText
uid 396,0
va (VaSet
font "courier,8,0"
)
xt "22000,5700,35500,6600"
st "SIGNAL VINLp     : integer"
)
)
*51 (Net
uid 403,0
decl (Decl
n "VINLm"
t "integer"
o 3
suid 15,0
)
declText (MLText
uid 404,0
va (VaSet
font "courier,8,0"
)
xt "22000,4800,35500,5700"
st "SIGNAL VINLm     : integer"
)
)
*52 (Net
uid 411,0
decl (Decl
n "VINRp"
t "integer"
o 6
suid 16,0
)
declText (MLText
uid 412,0
va (VaSet
font "courier,8,0"
)
xt "22000,7500,35500,8400"
st "SIGNAL VINRp     : integer"
)
)
*53 (Net
uid 419,0
decl (Decl
n "VINRm"
t "integer"
o 5
suid 17,0
)
declText (MLText
uid 420,0
va (VaSet
font "courier,8,0"
)
xt "22000,6600,35500,7500"
st "SIGNAL VINRm     : integer"
)
)
*54 (Net
uid 443,0
decl (Decl
n "reset"
t "std_ulogic"
o 19
suid 19,0
)
declText (MLText
uid 444,0
va (VaSet
font "courier,8,0"
)
xt "22000,19200,37000,20100"
st "SIGNAL reset     : std_ulogic"
)
)
*55 (Net
uid 451,0
decl (Decl
n "clock"
t "std_ulogic"
o 15
suid 20,0
)
declText (MLText
uid 452,0
va (VaSet
font "courier,8,0"
)
xt "22000,15600,37000,16500"
st "SIGNAL clock     : std_ulogic"
)
)
*56 (Net
uid 508,0
decl (Decl
n "data_en"
t "std_ulogic"
o 16
suid 22,0
)
declText (MLText
uid 509,0
va (VaSet
font "courier,8,0"
)
xt "22000,16500,37000,17400"
st "SIGNAL data_en   : std_ulogic"
)
)
*57 (Net
uid 516,0
decl (Decl
n "l_channel"
t "std_ulogic_vector"
b "(23 DOWNTO 0)"
o 17
suid 23,0
)
declText (MLText
uid 517,0
va (VaSet
font "courier,8,0"
)
xt "22000,17400,47000,18300"
st "SIGNAL l_channel : std_ulogic_vector(23 DOWNTO 0)"
)
)
*58 (Net
uid 524,0
decl (Decl
n "r_channel"
t "std_ulogic_vector"
b "(23 DOWNTO 0)"
o 18
suid 24,0
)
declText (MLText
uid 525,0
va (VaSet
font "courier,8,0"
)
xt "22000,18300,47000,19200"
st "SIGNAL r_channel : std_ulogic_vector(23 DOWNTO 0)"
)
)
*59 (SaComponent
uid 594,0
optionalChildren [
*60 (CptPort
uid 538,0
ps "OnEdgeStrategy"
shape (Triangle
uid 539,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "11250,53625,12000,54375"
)
tg (CPTG
uid 540,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 541,0
va (VaSet
)
xt "13000,53500,15100,54500"
st "clock"
blo "13000,54300"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 4
suid 3,0
)
)
)
*61 (CptPort
uid 542,0
ps "OnEdgeStrategy"
shape (Triangle
uid 543,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "29000,47625,29750,48375"
)
tg (CPTG
uid 544,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 545,0
va (VaSet
)
xt "24500,47500,28000,48500"
st "ad_bypas"
ju 2
blo "28000,48300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ad_bypas"
t "std_ulogic"
o 6
suid 4,0
)
)
)
*62 (CptPort
uid 546,0
ps "OnEdgeStrategy"
shape (Triangle
uid 547,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "29000,45625,29750,46375"
)
tg (CPTG
uid 548,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 549,0
va (VaSet
)
xt "25200,45500,28000,46500"
st "ad_ovfr"
ju 2
blo "28000,46300"
)
)
thePort (LogicalPort
decl (Decl
n "ad_ovfr"
t "std_ulogic"
o 9
suid 5,0
)
)
)
*63 (CptPort
uid 550,0
ps "OnEdgeStrategy"
shape (Triangle
uid 551,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "29000,41625,29750,42375"
)
tg (CPTG
uid 552,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 553,0
va (VaSet
)
xt "25200,41500,28000,42500"
st "ad_lrck"
ju 2
blo "28000,42300"
)
)
thePort (LogicalPort
decl (Decl
n "ad_lrck"
t "std_ulogic"
o 3
suid 7,0
)
)
)
*64 (CptPort
uid 554,0
ps "OnEdgeStrategy"
shape (Triangle
uid 555,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "29000,49625,29750,50375"
)
tg (CPTG
uid 556,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 557,0
va (VaSet
)
xt "25400,49500,28000,50500"
st "ad_fmt"
ju 2
blo "28000,50300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ad_fmt"
t "std_ulogic_vector"
b "(1 downto 0)"
o 7
suid 8,0
)
)
)
*65 (CptPort
uid 558,0
ps "OnEdgeStrategy"
shape (Triangle
uid 559,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "29000,51625,29750,52375"
)
tg (CPTG
uid 560,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 561,0
va (VaSet
)
xt "25300,51500,28000,52500"
st "ad_osr"
ju 2
blo "28000,52300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ad_osr"
t "std_ulogic_vector"
b "(2 DOWNTO 0)"
o 8
suid 9,0
)
)
)
*66 (CptPort
uid 562,0
ps "OnEdgeStrategy"
shape (Triangle
uid 563,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "29000,39625,29750,40375"
)
tg (CPTG
uid 564,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 565,0
va (VaSet
)
xt "25300,39500,28000,40500"
st "ad_bck"
ju 2
blo "28000,40300"
)
)
thePort (LogicalPort
decl (Decl
n "ad_bck"
t "std_ulogic"
o 1
suid 10,0
)
)
)
*67 (CptPort
uid 566,0
ps "OnEdgeStrategy"
shape (Triangle
uid 567,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "11250,55625,12000,56375"
)
tg (CPTG
uid 568,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 569,0
va (VaSet
)
xt "13000,55500,15100,56500"
st "reset"
blo "13000,56300"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 5
suid 12,0
)
)
)
*68 (CptPort
uid 570,0
ps "OnEdgeStrategy"
shape (Triangle
uid 571,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "29000,55625,29750,56375"
)
tg (CPTG
uid 572,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 573,0
va (VaSet
)
xt "24700,55500,28000,56500"
st "ad_rst_n"
ju 2
blo "28000,56300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ad_rst_n"
t "std_ulogic"
o 10
suid 13,0
)
)
)
*69 (CptPort
uid 574,0
ps "OnEdgeStrategy"
shape (Triangle
uid 575,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "11250,37625,12000,38375"
)
tg (CPTG
uid 576,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 577,0
va (VaSet
)
xt "13000,37500,16600,38500"
st "l_channel"
blo "13000,38300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "l_channel"
t "std_ulogic_vector"
b "(23 DOWNTO 0)"
o 13
suid 14,0
)
)
)
*70 (CptPort
uid 578,0
ps "OnEdgeStrategy"
shape (Triangle
uid 579,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "11250,39625,12000,40375"
)
tg (CPTG
uid 580,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 581,0
va (VaSet
)
xt "13000,39500,16000,40500"
st "data_en"
blo "13000,40300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "data_en"
t "std_ulogic"
o 12
suid 22,0
)
)
)
*71 (CptPort
uid 582,0
ps "OnEdgeStrategy"
shape (Triangle
uid 583,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "29000,35625,29750,36375"
)
tg (CPTG
uid 584,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 585,0
va (VaSet
)
xt "25100,35500,28000,36500"
st "ad_scki"
ju 2
blo "28000,36300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ad_scki"
t "std_ulogic"
o 11
suid 23,0
)
)
)
*72 (CptPort
uid 586,0
ps "OnEdgeStrategy"
shape (Triangle
uid 587,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "29000,37625,29750,38375"
)
tg (CPTG
uid 588,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 589,0
va (VaSet
)
xt "25000,37500,28000,38500"
st "ad_data"
ju 2
blo "28000,38300"
)
)
thePort (LogicalPort
decl (Decl
n "ad_data"
t "std_ulogic"
o 2
suid 24,0
)
)
)
*73 (CptPort
uid 590,0
ps "OnEdgeStrategy"
shape (Triangle
uid 591,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "11250,35625,12000,36375"
)
tg (CPTG
uid 592,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 593,0
va (VaSet
)
xt "13000,35500,16700,36500"
st "r_channel"
blo "13000,36300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "r_channel"
t "std_ulogic_vector"
b "(23 DOWNTO 0)"
o 14
suid 32,0
)
)
)
]
shape (Rectangle
uid 595,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "12000,34000,29000,58000"
)
oxt "15000,2000,32000,26000"
ttg (MlTextGroup
uid 596,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*74 (Text
uid 597,0
va (VaSet
font "courier,8,1"
)
xt "12200,58000,15200,59000"
st "AD_DA"
blo "12200,58800"
tm "BdLibraryNameMgr"
)
*75 (Text
uid 598,0
va (VaSet
font "courier,8,1"
)
xt "12200,59000,22300,60000"
st "adc_pcm1804_controller"
blo "12200,59800"
tm "CptNameMgr"
)
*76 (Text
uid 599,0
va (VaSet
font "courier,8,1"
)
xt "12200,60000,18000,61000"
st "PCM1804_ctrl"
blo "12200,60800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 600,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 601,0
text (MLText
uid 602,0
va (VaSet
font "courier,8,0"
)
xt "-3000,44000,-3000,44000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 603,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "12250,56250,13750,57750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sIVOD 1
)
archFileType "UNKNOWN"
)
*77 (Wire
uid 251,0
shape (OrthoPolyLine
uid 252,0
va (VaSet
vasetType 3
)
xt "29750,45000,38250,48000"
pts [
"29750,48000"
"34000,48000"
"34000,45000"
"38250,45000"
]
)
start &61
end &16
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 253,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 254,0
va (VaSet
)
xt "30750,47000,35550,48000"
st "ad_bypas"
blo "30750,47800"
tm "WireNameMgr"
)
)
on &31
)
*78 (Wire
uid 257,0
shape (OrthoPolyLine
uid 258,0
va (VaSet
vasetType 3
)
xt "29750,49000,38250,50000"
pts [
"29750,50000"
"34000,50000"
"34000,49000"
"38250,49000"
]
)
start &64
end &25
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 259,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 260,0
va (VaSet
)
xt "30750,49000,34350,50000"
st "ad_fmt"
blo "30750,49800"
tm "WireNameMgr"
)
)
on &32
)
*79 (Wire
uid 263,0
shape (OrthoPolyLine
uid 264,0
va (VaSet
vasetType 3
)
xt "29750,51000,38250,52000"
pts [
"29750,52000"
"34000,52000"
"34000,51000"
"38250,51000"
]
)
start &65
end &21
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 265,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 266,0
va (VaSet
)
xt "30750,51000,34350,52000"
st "ad_osr"
blo "30750,51800"
tm "WireNameMgr"
)
)
on &33
)
*80 (Wire
uid 269,0
shape (OrthoPolyLine
uid 270,0
va (VaSet
vasetType 3
)
xt "29750,53000,38250,56000"
pts [
"29750,56000"
"34000,56000"
"34000,53000"
"38250,53000"
]
)
start &68
end &19
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 271,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 272,0
va (VaSet
)
xt "30750,55000,35550,56000"
st "ad_rst_n"
blo "30750,55800"
tm "WireNameMgr"
)
)
on &34
)
*81 (Wire
uid 275,0
shape (OrthoPolyLine
uid 276,0
va (VaSet
vasetType 3
)
xt "29750,35000,38250,36000"
pts [
"29750,36000"
"35000,36000"
"35000,35000"
"38250,35000"
]
)
start &71
end &24
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 277,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 278,0
va (VaSet
)
xt "30750,35000,34950,36000"
st "ad_scki"
blo "30750,35800"
tm "WireNameMgr"
)
)
on &35
)
*82 (Wire
uid 296,0
shape (OrthoPolyLine
uid 297,0
va (VaSet
vasetType 3
)
xt "36000,47000,38250,57000"
pts [
"38250,47000"
"36000,47000"
"36000,57000"
]
)
start &18
end &37
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 298,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 299,0
va (VaSet
)
xt "35250,46000,37050,47000"
st "S_M"
blo "35250,46800"
tm "WireNameMgr"
)
)
on &41
)
*83 (Wire
uid 326,0
shape (OrthoPolyLine
uid 327,0
va (VaSet
vasetType 3
)
xt "29750,38000,38250,41000"
pts [
"29750,38000"
"36000,38000"
"36000,41000"
"38250,41000"
]
)
start &72
end &14
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 328,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 329,0
va (VaSet
)
xt "30750,37000,34950,38000"
st "ad_data"
blo "30750,37800"
tm "WireNameMgr"
)
)
on &42
)
*84 (Wire
uid 332,0
shape (OrthoPolyLine
uid 333,0
va (VaSet
vasetType 3
)
xt "29750,39000,38250,40000"
pts [
"29750,40000"
"35000,40000"
"35000,39000"
"38250,39000"
]
)
start &66
end &17
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 334,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 335,0
va (VaSet
)
xt "30750,39000,34350,40000"
st "ad_bck"
blo "30750,39800"
tm "WireNameMgr"
)
)
on &43
)
*85 (Wire
uid 338,0
shape (OrthoPolyLine
uid 339,0
va (VaSet
vasetType 3
)
xt "29750,37000,38250,42000"
pts [
"29750,42000"
"34000,42000"
"34000,37000"
"38250,37000"
]
)
start &63
end &15
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 340,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 341,0
va (VaSet
)
xt "30750,41000,34950,42000"
st "ad_lrck"
blo "30750,41800"
tm "WireNameMgr"
)
)
on &44
)
*86 (Wire
uid 350,0
shape (OrthoPolyLine
uid 351,0
va (VaSet
vasetType 3
)
xt "29750,28000,69000,47000"
pts [
"55750,47000"
"69000,47000"
"69000,28000"
"37000,28000"
"37000,46000"
"29750,46000"
]
)
start &27
end &62
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 352,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 353,0
va (VaSet
)
xt "57750,46000,60150,47000"
st "OVFR"
blo "57750,46800"
tm "WireNameMgr"
)
)
on &45
)
*87 (Wire
uid 397,0
shape (OrthoPolyLine
uid 398,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "55750,35000,67000,66000"
pts [
"67000,66000"
"67000,35000"
"55750,35000"
]
)
start &46
end &13
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 401,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 402,0
ro 270
va (VaSet
)
xt "66000,61500,67000,64500"
st "VINLp"
blo "66800,64500"
tm "WireNameMgr"
)
)
on &50
)
*88 (Wire
uid 405,0
shape (OrthoPolyLine
uid 406,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "55750,37000,65000,66000"
pts [
"65000,66000"
"65000,37000"
"55750,37000"
]
)
start &46
end &20
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 409,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 410,0
ro 270
va (VaSet
)
xt "64000,61700,65000,64700"
st "VINLm"
blo "64800,64700"
tm "WireNameMgr"
)
)
on &51
)
*89 (Wire
uid 413,0
shape (OrthoPolyLine
uid 414,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "55750,39000,63000,66000"
pts [
"63000,66000"
"63000,39000"
"55750,39000"
]
)
start &46
end &22
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 417,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 418,0
ro 270
va (VaSet
)
xt "62000,61700,63000,64700"
st "VINRp"
blo "62800,64700"
tm "WireNameMgr"
)
)
on &52
)
*90 (Wire
uid 421,0
shape (OrthoPolyLine
uid 422,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "55750,41000,61000,66000"
pts [
"61000,66000"
"61000,41000"
"55750,41000"
]
)
start &46
end &23
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 425,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 426,0
ro 270
va (VaSet
)
xt "60000,61900,61000,64900"
st "VINRm"
blo "60800,64900"
tm "WireNameMgr"
)
)
on &53
)
*91 (Wire
uid 445,0
shape (OrthoPolyLine
uid 446,0
va (VaSet
vasetType 3
)
xt "8000,56000,11250,66000"
pts [
"8000,66000"
"8000,56000"
"11250,56000"
]
)
start &46
end &67
sat 2
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 449,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 450,0
ro 270
va (VaSet
)
xt "7000,62100,8000,65100"
st "reset"
blo "7800,65100"
tm "WireNameMgr"
)
)
on &54
)
*92 (Wire
uid 453,0
shape (OrthoPolyLine
uid 454,0
va (VaSet
vasetType 3
)
xt "7000,54000,11250,66000"
pts [
"7000,66000"
"7000,54000"
"11250,54000"
]
)
start &46
end &60
sat 2
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 457,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 458,0
ro 270
va (VaSet
)
xt "6000,62100,7000,65100"
st "clock"
blo "6800,65100"
tm "WireNameMgr"
)
)
on &55
)
*93 (Wire
uid 510,0
shape (OrthoPolyLine
uid 511,0
va (VaSet
vasetType 3
)
xt "5000,40000,11250,66000"
pts [
"11250,40000"
"5000,40000"
"5000,66000"
]
)
start &70
end &46
sat 32
eat 1
stc 0
st 0
sf 1
tg (WTG
uid 514,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 515,0
va (VaSet
)
xt "7250,39000,11450,40000"
st "data_en"
blo "7250,39800"
tm "WireNameMgr"
)
)
on &56
)
*94 (Wire
uid 518,0
shape (OrthoPolyLine
uid 519,0
va (VaSet
vasetType 3
)
xt "4000,38000,11250,66000"
pts [
"11250,38000"
"4000,38000"
"4000,66000"
]
)
start &69
end &46
sat 32
eat 1
stc 0
st 0
sf 1
tg (WTG
uid 522,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 523,0
va (VaSet
)
xt "6250,37000,11650,38000"
st "l_channel"
blo "6250,37800"
tm "WireNameMgr"
)
)
on &57
)
*95 (Wire
uid 526,0
shape (OrthoPolyLine
uid 527,0
va (VaSet
vasetType 3
)
xt "3000,36000,11250,66000"
pts [
"11250,36000"
"3000,36000"
"3000,66000"
]
)
start &73
end &46
sat 32
eat 1
stc 0
st 0
sf 1
tg (WTG
uid 530,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 531,0
va (VaSet
)
xt "6250,35000,11650,36000"
st "r_channel"
blo "6250,35800"
tm "WireNameMgr"
)
)
on &58
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *96 (PackageList
uid 41,0
stg "VerticalLayoutStrategy"
textVec [
*97 (Text
uid 42,0
va (VaSet
font "courier,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*98 (MLText
uid 43,0
va (VaSet
)
xt "0,1000,18600,6000"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;
LIBRARY gates;
USE gates.gates.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 44,0
stg "VerticalLayoutStrategy"
textVec [
*99 (Text
uid 45,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*100 (Text
uid 46,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*101 (MLText
uid 47,0
va (VaSet
isHidden 1
)
xt "20000,2000,32000,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*102 (Text
uid 48,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*103 (MLText
uid 49,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*104 (Text
uid 50,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*105 (MLText
uid 51,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-1684,-4,-58,1054"
viewArea "-23082,10071,82986,78797"
cachedDiagramExtent "0,-5000,69000,76000"
hasePageBreakOrigin 1
pageBreakOrigin "0,-49000"
lastUid 685,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2600,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "courier,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*106 (Text
va (VaSet
font "courier,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*107 (Text
va (VaSet
font "courier,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*108 (Text
va (VaSet
font "courier,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*109 (Text
va (VaSet
font "courier,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*110 (Text
va (VaSet
font "courier,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*111 (Text
va (VaSet
font "courier,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*112 (Text
va (VaSet
font "courier,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*113 (Text
va (VaSet
font "courier,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*114 (Text
va (VaSet
font "courier,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*115 (Text
va (VaSet
font "courier,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*116 (Text
va (VaSet
font "courier,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*117 (Text
va (VaSet
font "courier,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*118 (Text
va (VaSet
font "courier,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*119 (Text
va (VaSet
font "courier,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*120 (Text
va (VaSet
font "courier,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*121 (Text
va (VaSet
font "courier,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*122 (Text
va (VaSet
font "courier,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,2600,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "courier,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1200,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,17400,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*123 (Text
va (VaSet
font "courier,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*124 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,10800,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*125 (Text
va (VaSet
font "courier,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*126 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "courier,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "courier,8,1"
)
xt "20000,0,25400,1000"
st "Declarations"
blo "20000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "courier,8,1"
)
xt "20000,1000,22700,2000"
st "Ports:"
blo "20000,1800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,0,23800,1000"
st "Pre User:"
blo "20000,800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "courier,8,1"
)
xt "20000,2000,27100,3000"
st "Diagram Signals:"
blo "20000,2800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,0,24700,1000"
st "Post User:"
blo "20000,800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 24,0
usingSuid 1
emptyRow *127 (LEmptyRow
)
uid 54,0
optionalChildren [
*128 (RefLabelRowHdr
)
*129 (TitleRowHdr
)
*130 (FilterRowHdr
)
*131 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*132 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*133 (GroupColHdr
tm "GroupColHdrMgr"
)
*134 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*135 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*136 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*137 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*138 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*139 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*140 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ad_bypas"
t "std_ulogic"
o 8
suid 1,0
)
)
uid 300,0
)
*141 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ad_fmt"
t "std_ulogic_vector"
b "(1 downto 0)"
o 10
suid 2,0
)
)
uid 302,0
)
*142 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ad_osr"
t "std_ulogic_vector"
b "(2 DOWNTO 0)"
o 12
suid 3,0
)
)
uid 304,0
)
*143 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ad_rst_n"
t "std_ulogic"
o 13
suid 4,0
)
)
uid 306,0
)
*144 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ad_scki"
t "std_ulogic"
o 14
suid 5,0
)
)
uid 308,0
)
*145 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "S_M"
t "std_ulogic"
o 2
suid 6,0
)
)
uid 310,0
)
*146 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ad_data"
t "std_ulogic"
o 9
suid 9,0
)
)
uid 342,0
)
*147 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ad_bck"
t "std_ulogic"
o 7
suid 10,0
)
)
uid 344,0
)
*148 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ad_lrck"
t "std_ulogic"
o 11
suid 11,0
)
)
uid 346,0
)
*149 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "OVFR"
t "std_ulogic"
o 1
suid 12,0
)
)
uid 354,0
)
*150 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "VINLp"
t "integer"
o 4
suid 14,0
)
)
uid 435,0
)
*151 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "VINLm"
t "integer"
o 3
suid 15,0
)
)
uid 437,0
)
*152 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "VINRp"
t "integer"
o 6
suid 16,0
)
)
uid 439,0
)
*153 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "VINRm"
t "integer"
o 5
suid 17,0
)
)
uid 441,0
)
*154 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reset"
t "std_ulogic"
o 19
suid 19,0
)
)
uid 459,0
)
*155 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clock"
t "std_ulogic"
o 15
suid 20,0
)
)
uid 461,0
)
*156 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "data_en"
t "std_ulogic"
o 16
suid 22,0
)
)
uid 532,0
)
*157 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "l_channel"
t "std_ulogic_vector"
b "(23 DOWNTO 0)"
o 17
suid 23,0
)
)
uid 534,0
)
*158 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "r_channel"
t "std_ulogic_vector"
b "(23 DOWNTO 0)"
o 18
suid 24,0
)
)
uid 536,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*159 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *160 (MRCItem
litem &127
pos 19
dimension 20
)
uid 69,0
optionalChildren [
*161 (MRCItem
litem &128
pos 0
dimension 20
uid 70,0
)
*162 (MRCItem
litem &129
pos 1
dimension 23
uid 71,0
)
*163 (MRCItem
litem &130
pos 2
hidden 1
dimension 20
uid 72,0
)
*164 (MRCItem
litem &140
pos 0
dimension 20
uid 301,0
)
*165 (MRCItem
litem &141
pos 1
dimension 20
uid 303,0
)
*166 (MRCItem
litem &142
pos 2
dimension 20
uid 305,0
)
*167 (MRCItem
litem &143
pos 3
dimension 20
uid 307,0
)
*168 (MRCItem
litem &144
pos 4
dimension 20
uid 309,0
)
*169 (MRCItem
litem &145
pos 5
dimension 20
uid 311,0
)
*170 (MRCItem
litem &146
pos 6
dimension 20
uid 343,0
)
*171 (MRCItem
litem &147
pos 7
dimension 20
uid 345,0
)
*172 (MRCItem
litem &148
pos 8
dimension 20
uid 347,0
)
*173 (MRCItem
litem &149
pos 9
dimension 20
uid 355,0
)
*174 (MRCItem
litem &150
pos 10
dimension 20
uid 436,0
)
*175 (MRCItem
litem &151
pos 11
dimension 20
uid 438,0
)
*176 (MRCItem
litem &152
pos 12
dimension 20
uid 440,0
)
*177 (MRCItem
litem &153
pos 13
dimension 20
uid 442,0
)
*178 (MRCItem
litem &154
pos 14
dimension 20
uid 460,0
)
*179 (MRCItem
litem &155
pos 15
dimension 20
uid 462,0
)
*180 (MRCItem
litem &156
pos 16
dimension 20
uid 533,0
)
*181 (MRCItem
litem &157
pos 17
dimension 20
uid 535,0
)
*182 (MRCItem
litem &158
pos 18
dimension 20
uid 537,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*183 (MRCItem
litem &131
pos 0
dimension 20
uid 74,0
)
*184 (MRCItem
litem &133
pos 1
dimension 50
uid 75,0
)
*185 (MRCItem
litem &134
pos 2
dimension 100
uid 76,0
)
*186 (MRCItem
litem &135
pos 3
dimension 50
uid 77,0
)
*187 (MRCItem
litem &136
pos 4
dimension 100
uid 78,0
)
*188 (MRCItem
litem &137
pos 5
dimension 100
uid 79,0
)
*189 (MRCItem
litem &138
pos 6
dimension 50
uid 80,0
)
*190 (MRCItem
litem &139
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *191 (LEmptyRow
)
uid 83,0
optionalChildren [
*192 (RefLabelRowHdr
)
*193 (TitleRowHdr
)
*194 (FilterRowHdr
)
*195 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*196 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*197 (GroupColHdr
tm "GroupColHdrMgr"
)
*198 (NameColHdr
tm "GenericNameColHdrMgr"
)
*199 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*200 (InitColHdr
tm "GenericValueColHdrMgr"
)
*201 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*202 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*203 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *204 (MRCItem
litem &191
pos 0
dimension 20
)
uid 97,0
optionalChildren [
*205 (MRCItem
litem &192
pos 0
dimension 20
uid 98,0
)
*206 (MRCItem
litem &193
pos 1
dimension 23
uid 99,0
)
*207 (MRCItem
litem &194
pos 2
hidden 1
dimension 20
uid 100,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*208 (MRCItem
litem &195
pos 0
dimension 20
uid 102,0
)
*209 (MRCItem
litem &197
pos 1
dimension 50
uid 103,0
)
*210 (MRCItem
litem &198
pos 2
dimension 100
uid 104,0
)
*211 (MRCItem
litem &199
pos 3
dimension 100
uid 105,0
)
*212 (MRCItem
litem &200
pos 4
dimension 50
uid 106,0
)
*213 (MRCItem
litem &201
pos 5
dimension 50
uid 107,0
)
*214 (MRCItem
litem &202
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
