,Parameter,,Nominal,,,,,,,FS,,SF,,SS,,FF
,c018bcd_gen2_v1d6_usage.scs,,tt_lib,,,,,,,fs_lib,,sf_lib,,ss_lib,,ff_lib
,c018bcd_gen2_v1d6_usage.scs,,pre_simu,,,,,,,nom,,nom,,nom,,nom
,param_test,,,,,,,,,<unspecified section>,,<unspecified section>,,<unspecified section>,,<unspecified section>


Test,Output,Nominal Spec,Nominal,Spec,Weight,Pass/Fail,Min,Max,FS Spec,FS,SF Spec,SF,SS Spec,SS,FF Spec,FF
THESIS:TB_TOP_128_16_8:1,/clk,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/EN,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/RW,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/X_ADDRESS_IN<3:0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/Y_ADDRESS_IN<3:0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/reset,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/Z_BUS<7:0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/RRAM_ANALOG/SA_IN<1:8>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/RRAM_ANALOG/SA_IN<9:16>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/RRAM_ANALOG/SA_VO<1>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/RRAM_ANALOG/net1<0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/RRAM_ANALOG/SA_VO<2>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/RRAM_ANALOG/net1<1>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/RRAM_ANALOG/SA_VO<3>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/RRAM_ANALOG/net1<2>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/RRAM_ANALOG/SA_VO<4>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/RRAM_ANALOG/net1<3>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/RRAM_ANALOG/SA_VO<5>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/RRAM_ANALOG/net1<4>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/RRAM_ANALOG/SA_VO<6>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/RRAM_ANALOG/net1<5>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/RRAM_ANALOG/SA_VO<7>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/RRAM_ANALOG/net1<6>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/RRAM_ANALOG/SA_VO<8>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/RRAM_ANALOG/net1<7>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/Z_SA<0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/Z_SA<1>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/Z_SA<2>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/Z_SA<3>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/Z_SA<4>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/Z_SA<5>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/Z_SA<6>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/Z_SA<7>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/P<119>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/P<118>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/P<117>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/P<116>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/P<115>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/P<114>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/P<113>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/P<112>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/RRAM_ANALOG/N<120>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/RRAM_ANALOG/N<119>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/RRAM_ANALOG/N<118>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/RRAM_ANALOG/N<117>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/RRAM_ANALOG/N<116>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/RRAM_ANALOG/N<115>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/RRAM_ANALOG/N<114>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/RRAM_ANALOG/N<113>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,READ_2,,10,,,,10,14,,10,,10,,10,,14
THESIS:TB_TOP_128_16_8:1,WRITE_1_7,< -2.31,-3.091,"< (-0.7 * VAR(""VDDW""))",,pass,-3.176,-2.945,< -2.31,-3.13,< -2.31,-3.089,< -2.31,-2.945,< -2.31,-3.176
THESIS:TB_TOP_128_16_8:1,WRITE_1_6,> 2.31,2.592,"> (0.7 * VAR(""VDDW""))",,pass,2.536,2.627,> 2.31,2.611,> 2.31,2.565,> 2.31,2.536,> 2.31,2.627
THESIS:TB_TOP_128_16_8:1,WRITE_1_5,< -2.31,-3.067,"< (-0.7 * VAR(""VDDW""))",,pass,-3.171,-2.897,< -2.31,-3.109,< -2.31,-3.059,< -2.31,-2.897,< -2.31,-3.171
THESIS:TB_TOP_128_16_8:1,WRITE_1_4,> 2.31,2.591,"> (0.7 * VAR(""VDDW""))",,pass,2.533,2.627,> 2.31,2.61,> 2.31,2.564,> 2.31,2.533,> 2.31,2.627
THESIS:TB_TOP_128_16_8:1,WRITE_1_3,< -2.31,-3.068,"< (-0.7 * VAR(""VDDW""))",,pass,-3.172,-2.899,< -2.31,-3.11,< -2.31,-3.061,< -2.31,-2.899,< -2.31,-3.172
THESIS:TB_TOP_128_16_8:1,WRITE_1_2,> 2.31,2.592,"> (0.7 * VAR(""VDDW""))",,pass,2.535,2.627,> 2.31,2.611,> 2.31,2.565,> 2.31,2.535,> 2.31,2.627
THESIS:TB_TOP_128_16_8:1,WRITE_1_1,< -2.31,-3.071,"< (-0.7 * VAR(""VDDW""))",,pass,-3.174,-2.902,< -2.31,-3.112,< -2.31,-3.065,< -2.31,-2.902,< -2.31,-3.174
THESIS:TB_TOP_128_16_8:1,WRITE_1_0,> 2.31,2.597,"> (0.7 * VAR(""VDDW""))",,pass,2.541,2.628,> 2.31,2.614,> 2.31,2.572,> 2.31,2.541,> 2.31,2.628
THESIS:TB_TOP_128_16_8:1,WRITE_2_7,> 2.31,2.595,"> (0.7 * VAR(""VDDW""))",,pass,2.532,2.626,> 2.31,2.614,> 2.31,2.569,> 2.31,2.532,> 2.31,2.626
THESIS:TB_TOP_128_16_8:1,WRITE_2_6,< -2.31,-3.068,"< (-0.7 * VAR(""VDDW""))",,pass,-3.167,-2.893,< -2.31,-3.134,< -2.31,-3.058,< -2.31,-2.893,< -2.31,-3.167
THESIS:TB_TOP_128_16_8:1,WRITE_2_5,> 2.31,2.59,"> (0.7 * VAR(""VDDW""))",,pass,2.526,2.624,> 2.31,2.611,> 2.31,2.561,> 2.31,2.526,> 2.31,2.624
THESIS:TB_TOP_128_16_8:1,WRITE_2_4,< -2.31,-3.067,"< (-0.7 * VAR(""VDDW""))",,pass,-3.165,-2.888,< -2.31,-3.133,< -2.31,-3.055,< -2.31,-2.888,< -2.31,-3.165
THESIS:TB_TOP_128_16_8:1,WRITE_2_3,> 2.31,2.591,"> (0.7 * VAR(""VDDW""))",,pass,2.525,2.625,> 2.31,2.612,> 2.31,2.562,> 2.31,2.525,> 2.31,2.625
THESIS:TB_TOP_128_16_8:1,WRITE_2_2,< -2.31,-3.068,"< (-0.7 * VAR(""VDDW""))",,pass,-3.167,-2.891,< -2.31,-3.134,< -2.31,-3.057,< -2.31,-2.891,< -2.31,-3.167
THESIS:TB_TOP_128_16_8:1,WRITE_2_1,> 2.31,2.592,"> (0.7 * VAR(""VDDW""))",,pass,2.525,2.626,> 2.31,2.613,> 2.31,2.563,> 2.31,2.525,> 2.31,2.626
THESIS:TB_TOP_128_16_8:1,WRITE_2_0,< -2.31,-3.095,"< (-0.7 * VAR(""VDDW""))",,pass,-3.178,-2.95,< -2.31,-3.152,< -2.31,-3.092,< -2.31,-2.95,< -2.31,-3.178
THESIS:TB_TOP_128_16_8:1,READ_1_0,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_16_8:1,READ_1_1,,-1.657e-6,< 0.3,,fail,-1.657e-6,1.799,,1.799,,-680.2e-9,,-339.1e-9,,1.799
THESIS:TB_TOP_128_16_8:1,READ_1_2,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_16_8:1,READ_1_3,,-1.681e-6,< 0.3,,fail,-48.37e-6,1.799,,18.03e-6,,-2.371e-6,,-48.37e-6,,1.799
THESIS:TB_TOP_128_16_8:1,READ_1_4,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_16_8:1,READ_1_5,,-32.98e-6,< 0.3,,pass,-32.98e-6,55e-6,,55e-6,,-22.53e-6,,-18.37e-6,,6.52e-6
THESIS:TB_TOP_128_16_8:1,READ_1_6,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_16_8:1,READ_1_7,,7.547e-6,< 0.3,,pass,-2.9e-6,11.16e-6,,-402.5e-9,,11.16e-6,,3.804e-6,,-2.9e-6
THESIS:TB_TOP_128_16_8:1,READ_2_0,,-1.389e-6,< 0.3,,pass,-21.74e-6,6.482e-6,,-21.74e-6,,-454.3e-9,,6.482e-6,,-6.757e-6
THESIS:TB_TOP_128_16_8:1,READ_2_1,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_16_8:1,READ_2_2,,-3.522e-6,< 0.3,,fail,-5.63e-6,1.799,,12.05e-6,,-5.63e-6,,-4.504e-6,,1.799
THESIS:TB_TOP_128_16_8:1,READ_2_3,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_16_8:1,READ_2_4,,-4.266e-6,< 0.3,,fail,-13.17e-6,1.799,,8.641e-6,,-2.775e-6,,-13.17e-6,,1.799
THESIS:TB_TOP_128_16_8:1,READ_2_5,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_16_8:1,READ_2_6,,-13.08e-6,< 0.3,,fail,-13.08e-6,1.799,,1.799,,-12.38e-6,,-8.712e-6,,1.799
THESIS:TB_TOP_128_16_8:1,READ_2_7,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_16_8:1,READ_1,,5,,,,5,15,,7,,5,,5,,15

