// Seed: 2126967304
module module_0 (
    output tri0 id_0,
    output supply1 id_1,
    input uwire id_2,
    input wand id_3
);
endmodule
module module_1 (
    input  uwire id_0,
    output wand  id_1,
    output wand  id_2
);
  assign id_1 = 1;
  module_0(
      id_2, id_1, id_0, id_0
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
  wire id_5;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4;
  module_2(
      id_4, id_4, id_4
  );
endmodule
