Return-Path: <linux-tegra+bounces-14779-lists+linux-tegra=lfdr.de@vger.kernel.org>
Delivered-To: lists+linux-tegra@lfdr.de
Received: from mail.lfdr.de
	by lfdr with LMTP
	id iPRBI90vGWq9sQgAu9opvQ
	(envelope-from <linux-tegra+bounces-14779-lists+linux-tegra=lfdr.de@vger.kernel.org>)
	for <lists+linux-tegra@lfdr.de>; Fri, 29 May 2026 08:19:09 +0200
X-Original-To: lists+linux-tegra@lfdr.de
Received: from tor.lore.kernel.org (tor.lore.kernel.org [172.105.105.114])
	by mail.lfdr.de (Postfix) with ESMTPS id 0ECC75FDD74
	for <lists+linux-tegra@lfdr.de>; Fri, 29 May 2026 08:19:09 +0200 (CEST)
Received: from smtp.subspace.kernel.org (conduit.subspace.kernel.org [100.90.174.1])
	by tor.lore.kernel.org (Postfix) with ESMTP id 4B69E3036E41
	for <lists+linux-tegra@lfdr.de>; Fri, 29 May 2026 06:18:24 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id F34AC352031;
	Fri, 29 May 2026 06:18:22 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b="EhHtzgn1"
X-Original-To: linux-tegra@vger.kernel.org
Received: from BN8PR05CU002.outbound.protection.outlook.com (mail-eastus2azon11011059.outbound.protection.outlook.com [52.101.57.59])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id B858C30567B;
	Fri, 29 May 2026 06:18:21 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=52.101.57.59
ARC-Seal:i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1780035502; cv=fail; b=kTueBaNlSgF4zPKzbJxBCB6p3cgIILtjWLlcSoAklEWW0HhVh+p000Ssd9FnBPfOepK/c/pS/vyLKCVuU6JKzb2dQTG2x27AaPYz0Be0+DtaV3IhMQWto6mtk4XYz2CgAPn+zakUwpKg1bjp+uavoVNsgjzXLN3qrtiHDu359eI=
ARC-Message-Signature:i=2; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1780035502; c=relaxed/simple;
	bh=CIxWJjNTXlOOnHlJitpbs7C+grHoGmX4pGkqdJCxPvs=;
	h=Message-ID:Date:Subject:To:Cc:References:From:In-Reply-To:
	 Content-Type:MIME-Version; b=Qo4qHuFOy80fgdIrKzaxcCPDE9AwjzxaueOHzJHL7Zfjx6WYzuTpXHMvvYo81FU/uxNGMfZ50j9q+bij3KmgPK5z3sboOOuE9ZrbjA3COn4qhzVxuD/M4HD0jLrcA35kRwKE/sSRVJQLOtXw2Bq4EXC247ap2nfeAVFFPPoSGsc=
ARC-Authentication-Results:i=2; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com; spf=fail smtp.mailfrom=nvidia.com; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b=EhHtzgn1; arc=fail smtp.client-ip=52.101.57.59
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com
Authentication-Results: smtp.subspace.kernel.org; spf=fail smtp.mailfrom=nvidia.com
ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;
 b=C5m35X7mJ+Zd5zB+ZgF12rTqTfyP2YV9rzyB6qyY2ftxDTZxBDxfLo5BFuHWJjUVFG/px9DKPt/ksxTkpfuSh5wB04kuvl/RCkaUgw+j5Mnuv02FtdyLDz7VMIt+QQaOG+q/dLZDhGVoJ6b+Cd5kpNvWR2tOLszXHCkmSBAutWV95NyOACbq7ypK8OGzj1lp2oHkGAJ16yoNCJkGPxOC4B2R2GM7l/83aZjSllGo4cF6zlbEEQOZBWeyh7zkH5aufBZaZi3wBqgbsMgkmQwxfpM0HTkTauRdfUAGGe0pIJmih6QFihj3RpDvE8qZJ5KWq1pbkt/1+vT7AZR/5Ek1lA==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;
 s=arcselector10001;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;
 bh=Q/EfywMEmH1YAndCDRJip3fLm2D9P0kyy2DCFQlrFYM=;
 b=aeIv0msav1p6RwHtqqA06BwAHWh/PAVCKfqIX3II/eA9YKvwrATMg2Je2AsT7tGJmk88yvye9iFKep50mEe/XbcSpyiU/6MFEc+rVkC+rDCiwoA+2c7601JgGe6U3CFYu+PHYWm920DPhoHfqCTUonTOZ4qv2BtVdiDw5G/+WelhYidExpINCJHGg3J3kdkbq6HcjzAZJUU3wx98vSc0rTJLmyMMxbf0zL7BCgtG9w6OuP4EW0TSuyTsOZQVASSxpB9wKLoYlVUd0Jkz37tJUtBm6jC0BxwPYsz2zGrP7jqFDiuaH2R1rNUDh5VcD6qpogRNZLk5w1FIOIEtVqGoWg==
ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass
 smtp.mailfrom=nvidia.com; dmarc=pass action=none header.from=nvidia.com;
 dkim=pass header.d=nvidia.com; arc=none
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;
 s=selector2;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
 bh=Q/EfywMEmH1YAndCDRJip3fLm2D9P0kyy2DCFQlrFYM=;
 b=EhHtzgn1Y5/MhVDOcJ/d557P0kqm+gTVtxyiiMX7XmdJoc6tiVMQSVjHOOOvcRWI7Cw/F9Ec3ToAUAbtR+pFvPu+1zmS10dyt09XoGtwGdyB0ZlM+QzexcF0N06NPRRiFil/dcAlVvzdjwbK/mZXUiaT9KolOliu0F2hhBSGjoD5ZDEvFKsuL7N/jBkdd9QoOrSotWh4rewKy/wU5djB5UPvrkUZ84y/NSxEn/uY2IQRdtpA1Li521QEnkHFDt/gXGjdWnYO4Eot5O82ksTdLncInQKuy+2Fp4Z4zIcyPE186pa3BTfEx4eCzu3IxjyMejogKW43fd8ko61luTDQKQ==
Authentication-Results: dkim=none (message not signed)
 header.d=none;dmarc=none action=none header.from=nvidia.com;
Received: from BN5PR12MB9511.namprd12.prod.outlook.com (2603:10b6:408:2a9::14)
 by CH3PR12MB8727.namprd12.prod.outlook.com (2603:10b6:610:173::19) with
 Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.21.71.15; Fri, 29 May
 2026 06:18:17 +0000
Received: from BN5PR12MB9511.namprd12.prod.outlook.com
 ([fe80::4d8d:5f91:6c3c:dc8c]) by BN5PR12MB9511.namprd12.prod.outlook.com
 ([fe80::4d8d:5f91:6c3c:dc8c%4]) with mapi id 15.21.0071.011; Fri, 29 May 2026
 06:18:17 +0000
Message-ID: <b3ec0b96-75f4-4a72-8f77-0b92ccca5adb@nvidia.com>
Date: Fri, 29 May 2026 11:48:12 +0530
User-Agent: Mozilla Thunderbird
Subject: Re: [PATCH 0/2] iommu/arm-smmu-v3: Tegra264 invalidation workaround
To: Nicolin Chen <nicolinc@nvidia.com>, Jason Gunthorpe <jgg@ziepe.ca>
Cc: will@kernel.org, robin.murphy@arm.com, joro@8bytes.org, jgg@ziepe.ca,
 linux-arm-kernel@lists.infradead.org, iommu@lists.linux.dev,
 linux-kernel@vger.kernel.org, linux-tegra@vger.kernel.org
References: <20260528101617.4068249-1-amhetre@nvidia.com>
 <ahiMPld3ePBapYFz@Asurada-Nvidia>
Content-Language: en-US
From: Ashish Mhetre <amhetre@nvidia.com>
In-Reply-To: <ahiMPld3ePBapYFz@Asurada-Nvidia>
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: 7bit
X-ClientProxiedBy: BY3PR04CA0021.namprd04.prod.outlook.com
 (2603:10b6:a03:217::26) To BN5PR12MB9511.namprd12.prod.outlook.com
 (2603:10b6:408:2a9::14)
Precedence: bulk
X-Mailing-List: linux-tegra@vger.kernel.org
List-Id: <linux-tegra.vger.kernel.org>
List-Subscribe: <mailto:linux-tegra+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-tegra+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
X-MS-PublicTrafficType: Email
X-MS-TrafficTypeDiagnostic: BN5PR12MB9511:EE_|CH3PR12MB8727:EE_
X-MS-Office365-Filtering-Correlation-Id: d816dee0-76c2-4c8e-fbda-08debd4a12fd
X-MS-Exchange-SenderADCheck: 1
X-MS-Exchange-AntiSpam-Relay: 0
X-Microsoft-Antispam:
	BCL:0;ARA:13230040|376014|366016|1800799024|3023799007|6133799003|11063799006|4143699003|22082099003|56012099006|18002099003;
X-Microsoft-Antispam-Message-Info:
	WXOybxufZRGjs1xLL2VBUcEjCBZobcR9fv2H5U2nCsMlTcuCVypSjL9nwfkDKFXtBFxq3oZ4fU7BX3XDOBtlUjcuBAYxGlebT4D49lQPQofLT79cLOGK6hqLDZC8WWcOinV1HFuIuIvUFuL4qnw4wsGujG5y2HzjqQb9aIuEVrJt2eUvz/9D2P8Gd0MmcNa8QecxSiQOhhpPbgbNzxlkedGQzx1NKCURfUHs8lhRKGb6Ny4a3tPPQ0nliMqwVdOcX6KcEVjFPGaDoFTIZt0Gf9wouYqunjl0tGiSaUdj5J9xhJyjqdKmhG2niELsVSSrQqsv8vulx88HNvh01jec/sqexOSPGcY2D0Zm886ja7zotW/Qz1y+Gs2iJZnZjbhl5KBtbykH968GPF0Zr8DM54IVV0lBNoySkdzQtPNaTZW1auR7IUHTuESkQrjda3rUi5f5IMY8WmCZu4oMdyzxN0Bo9+XzMAgnOUAtoichu1rKc9WxOIV90W1qCkoo9B5VqAWSBipekNDXBH1328No+gGlzfnkEIwylMCMHE7/g+n7VcNrzI8OizOz3wwJOMKWxI6a+N/B+LAwvFVi92S89EfsI4T+ysyvvMHMHbPlal6Ej3lTrT//kt4ZZJvKjcGGrDBKEINqBUexlpH8no2unxUK9QH2YRBuEKY5N671bwcDmayFryRtHM/Oa10yZfa5
X-Forefront-Antispam-Report:
	CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:BN5PR12MB9511.namprd12.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(376014)(366016)(1800799024)(3023799007)(6133799003)(11063799006)(4143699003)(22082099003)(56012099006)(18002099003);DIR:OUT;SFP:1101;
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0:
	=?utf-8?B?UGhaeURtMjdnU0Q5TlNCUTI3WGVNQ2dJaWltbWhZcHpGbDlQU2hpZ2NvdWE1?=
 =?utf-8?B?VUpHQ1JkRzk2RjlFWTVUb2tZNjVveUlDMUQrZXZrQWdvdUJvQkUvaWMyaTBJ?=
 =?utf-8?B?NjUzSTJTaHRmWVVvVGQwbE4yZzBXTGdOZUU0TlQvTkQ0ZmxjYkNaajBRT2Za?=
 =?utf-8?B?V1dkdmx3WWl1Q1pFdXBITEo5QkJhYkU4cXBLeGltVEFZYmR1N0o1T1Y2N2Uw?=
 =?utf-8?B?azFNTTIySy9DY1RXT1BKR2FWL2Q0NVNvajQyNEUxbC9sbHBoUGJ4emJsQzFx?=
 =?utf-8?B?TkFqb0xzc29JN2VBOE9KWnpmMVYrcXVPRVlLTFloMitCWXR4TjdTQU96NHZF?=
 =?utf-8?B?NjdMSEhidGZsL0YxVVlHOFF4amgxdDZpaEZyQUQ5Z1cwU2ROTEluWjRTaDhk?=
 =?utf-8?B?QjhiQ0R6emdMaGYzWkJKVmQrdHhMZzVnbG52NlZIblBiMmZyQnZYc2gwYytB?=
 =?utf-8?B?WEFTVUxHd1YyRi9wdGNmbWhXZkxxRXlGaWVhcEl6L2NMNmwzTlB1UjJvSHFw?=
 =?utf-8?B?QkRadENyZEgyaVlwUEhxS0tQZFRzTFJRN24rbHlRUmpHZ3F2Ly9SekZRRnN6?=
 =?utf-8?B?a2xvbm1FZUR6UU56b0ZIWlBaNEVGUGI0eG1sVlBPRTc4NzZrdEFKckMvYVVT?=
 =?utf-8?B?Sy8vY1lBVCt6ZXQ1QWR3RFdRaHFmZ0s4U3NjYmxOSEVKUEYrSVB3Ukk3NkxG?=
 =?utf-8?B?UUtuRFFwS3p2MkNtRldwYU1xMCtTVVBva1lIeHZ0blJIUEVqSDdMSDIyREVZ?=
 =?utf-8?B?TC9xUU5HRXNZWndQVUNYN3VvYlFrcm9RbDd1T3c4OGZqdmtkOEhVUU9kRmV4?=
 =?utf-8?B?aWR6VUxXY1kwVEpodXlhei9XMi81dWVuWWNnSUlkRmZQOFBrZC9QUTc5RVBW?=
 =?utf-8?B?T1VyekxzdkN0bzdOaDc0ekVweHlCWHNVcm52NUpxR2xEdGFKTmVBcDIxYmxa?=
 =?utf-8?B?M1B5R2JGZmFqU3JRd051NWhwNmI0K2IwUUE5NUd5Z2FVVllzY2RLeC9QdTVq?=
 =?utf-8?B?MVNZK3hVR1BRVjR3QTdETnVsWEFYTStEU2xVekxOcm9JQUVPOXVQRUEwL1kx?=
 =?utf-8?B?anUxcGtlK3o5YTlsRjU4UE00N2hUZld4UFRTS3crRFBCODI0ZHorcWtURlFF?=
 =?utf-8?B?b1kyT3c5ZzFqajVZeEZMdUJUclFsczRuaDIvSDVVaC80dEVQM1JIT2RBc0xu?=
 =?utf-8?B?YTZGSDZwVTBtb09FQms4MVU4QTZXVEpQb1d2aDVqZEMzKzZTSlpzOVdKMDlC?=
 =?utf-8?B?TjJpeG9YcUZhS1VLREI4U1Z0bXVxUXRUc0h3NUR5QkdIUnIxbkk5RUJjTjcx?=
 =?utf-8?B?ckRHaVhkT3FINXE4VkJYcXVhZFkvQ0lyaUtwanRXNEsrRmQ5bUpJaWNCdHVH?=
 =?utf-8?B?ckZmQ1k0OHJFS25Od2c4MVdQR29OOEpwNzYraEFEa3ZGOEtWekdxVVZSeTNy?=
 =?utf-8?B?ZE1sWDZaYzBkRU5SMTk3MDlmVitacEN4NVkzMTZvQ3FLbDZxY2RKOG8rMzFy?=
 =?utf-8?B?TUQxeURIS013ZlBmbHZkRkFlVUptYjBxWmgxSHVyOWpad3N3ZThxdndQdWtM?=
 =?utf-8?B?eTRaNjJwV1VVYSs0bUNhL3JUZUI3bWNmdldXVWtDVmdFd212SGNsa1ZxQURx?=
 =?utf-8?B?WjR6WFFhQjJaWlRqZTVjYXE2VC9tTWhtTnJCdFJ2MEtLV3gvRjZ5WVUxckEr?=
 =?utf-8?B?MHMvVzcvbGxjNkNvVW56Wjk5OGJsTjBkeS9CMFFVVGVjRnpwVDdQWXRrVlVK?=
 =?utf-8?B?QVNVbzVRT0NoNEUrdGxvSHhYdklCbFNYOHUvdE4ySlhSSWVLSW9McCtpWGZM?=
 =?utf-8?B?Sk83SktnYUQwMHNmT09FbFJPcmtGTERSME1BODRrdXorcmdmMWpEZDRxaERq?=
 =?utf-8?B?Rk9TN1k1ck5FWStPSGh6ZzN3cmFCTUs0ZHh6MlpGemo4V3AxUEhUT0RXRklM?=
 =?utf-8?B?RU5qUDBBRDAwSzdyenRwWVRiMjErbW1hbmJYaHBYaFVLWFEvWFZqMExqYjk3?=
 =?utf-8?B?MHJRR0RhSEIyTWtpdm1Fd0F3dWdNWnV3RHVRSGJqek1HdzRmMXFhMWFFMWlP?=
 =?utf-8?B?bEIwbUNIblVyZkg4Vlh6dHY2ZVZpd1NXazJRVGhQbElUOW4xNHIzbnFINDVM?=
 =?utf-8?B?U0ZWWURNenJ4RTF6VnFmaWRkSEp1eFRCaVFNQ3JVMXlnbnZhQ3dqYzdrNmI4?=
 =?utf-8?B?MnlGTzJmVWFkRHZvOUZkWFBLazNJWCtOSVNQMTVubEtWYk1uWDlHT05XdDhJ?=
 =?utf-8?B?NGpzcitsc2MySU9XNmNrcHh0VjQwdTE4STBRRVJjZjRRSVZCSWVUemNsU1E1?=
 =?utf-8?B?UW4yc0hMSkRoOFRCc3g1TWJJNHpWUFh0bWxBZjJ3dGJJMEFxTVVjdz09?=
X-OriginatorOrg: Nvidia.com
X-MS-Exchange-CrossTenant-Network-Message-Id: d816dee0-76c2-4c8e-fbda-08debd4a12fd
X-MS-Exchange-CrossTenant-AuthSource: BN5PR12MB9511.namprd12.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 29 May 2026 06:18:17.8522
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: xf6CVgltrBmyLX4+BnxWlBziyFpOwdHpXoW5bDbfGDCBbk5kVY0rlnlevgAPR8WHNRxMk/L1ZCTyMwmyc9YYQw==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: CH3PR12MB8727
X-Spamd-Result: default: False [-0.16 / 15.00];
	ARC_REJECT(1.00)[cv is fail on i=2];
	DMARC_POLICY_ALLOW(-0.50)[nvidia.com,reject];
	R_SPF_ALLOW(-0.20)[+ip4:172.105.105.114:c];
	R_DKIM_ALLOW(-0.20)[Nvidia.com:s=selector2];
	MAILLIST(-0.15)[generic];
	MIME_GOOD(-0.10)[text/plain];
	HAS_LIST_UNSUB(-0.01)[];
	FORGED_SENDER_MAILLIST(0.00)[];
	MIME_TRACE(0.00)[0:+];
	TAGGED_FROM(0.00)[bounces-14779-lists,linux-tegra=lfdr.de];
	DKIM_TRACE(0.00)[Nvidia.com:+];
	RCVD_TLS_LAST(0.00)[];
	FORGED_RECIPIENTS_MAILLIST(0.00)[];
	FROM_HAS_DN(0.00)[];
	TO_DN_SOME(0.00)[];
	RCVD_COUNT_FIVE(0.00)[5];
	PRECEDENCE_BULK(0.00)[];
	FROM_NEQ_ENVFROM(0.00)[amhetre@nvidia.com,linux-tegra@vger.kernel.org];
	ASN(0.00)[asn:63949, ipnet:172.105.96.0/20, country:SG];
	NEURAL_HAM(-0.00)[-1.000];
	RCPT_COUNT_SEVEN(0.00)[10];
	MID_RHS_MATCH_FROM(0.00)[];
	TAGGED_RCPT(0.00)[linux-tegra];
	DBL_BLOCKED_OPENRESOLVER(0.00)[sashiko.dev:url,tor.lore.kernel.org:rdns,tor.lore.kernel.org:helo,Nvidia.com:dkim,nvidia.com:mid]
X-Rspamd-Queue-Id: 0ECC75FDD74
X-Rspamd-Action: no action
X-Rspamd-Server: lfdr



On 5/29/2026 12:11 AM, Nicolin Chen wrote:
> On Thu, May 28, 2026 at 10:16:15AM +0000, Ashish Mhetre wrote:
>> Nvidia Tegra264 SMMUs are affected by an erratum where a TLB entry can
>> survive an invalidation that races with concurrent traffic targeting
>> the same entry. The hardware-recommended software workaround is to
>> issue every CFGI/TLBI command (each followed by CMD_SYNC) twice. The
>> second issue must execute only after the first issue's CMD_SYNC has
>> completed, giving the sequence:
>>
>>      TLBI/CFGI ... CMD_SYNC TLBI/CFGI ... CMD_SYNC
>>
>> This series implements the workaround by hooking the duplication into
>> the single chokepoint that every synchronous submission flows through
>> arm_smmu_cmdq_issue_cmdlist().
>>
>> Patch 1 detects affected instances using the existing
>> "nvidia,tegra264-smmu" compatible string and exposes the condition
>> via a new ARM_SMMU_OPT_TLBI_TWICE option bit.
>>
>> Patch 2 wires the option into the CMDQ submission path which is used to
>> re-issue the cmdlist when @sync is true and the first command is a
>> CFGI/TLBI.
> What base-commit do you format the patches from?
>
> Sashiko failed to apply for running a review:
> https://sashiko.dev/#/patchset/20260528101617.4068249-1-amhetre%40nvidia.com
>
> Nicolin

The series is on top of Jason Gunthorpe's "Remove SMMUv3 struct
arm_smmu_cmdq_ent" series [1], which is in iommu/next. I applied
those 9 patches from the lore mbox onto linux-next-20260527
locally, so the base-commit hash recorded in the cover letter is
a local SHA, sorry for the confusion. I'll repoint base-commit
at the iommu/next tip in v2.

For convenience, the same series is also available in
jgg/iommu_pt_arm64 on github. The tip of the 9-patch series
there is currently 13428b0bf794 ("iommu/arm-smmu-v3: Directly
encode TLBI commands"), and applying these two patches on top of
that SHA reproduces my tree exactly.

[1] 
https://lore.kernel.org/all/0-v2-47b2bf710ad5+716ac-smmu_no_cmdq_ent_jgg@nvidia.com/

Thanks,
Ashish Mhetre

