
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.32+66 (git sha1 2f901a829, clang 15.0.7 -fPIC -Os)


-- Executing script file `fsm.ys' --

1. Executing Verilog-2005 frontend: ../common/fsm.v
Parsing Verilog input from `../common/fsm.v' to AST representation.
Generating RTLIL representation for module `\fsm'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \fsm

2.2. Analyzing design hierarchy..
Top module:  \fsm
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 5 switch rules as full_case in process $proc$../common/fsm.v:16$1 in module fsm.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~7 debug messages>

3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\fsm.$proc$../common/fsm.v:16$1'.
     1/3: $0\state[2:0]
     2/3: $0\gnt_1[0:0]
     3/3: $0\gnt_0[0:0]

3.8. Executing PROC_DLATCH pass (convert process syncs to latches).

3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\fsm.\gnt_0' using process `\fsm.$proc$../common/fsm.v:16$1'.
  created $dff cell `$procdff$63' with positive edge clock.
Creating register for signal `\fsm.\gnt_1' using process `\fsm.$proc$../common/fsm.v:16$1'.
  created $dff cell `$procdff$64' with positive edge clock.
Creating register for signal `\fsm.\state' using process `\fsm.$proc$../common/fsm.v:16$1'.
  created $dff cell `$procdff$65' with positive edge clock.

3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 7 empty switches in `\fsm.$proc$../common/fsm.v:16$1'.
Removing empty process `fsm.$proc$../common/fsm.v:16$1'.
Cleaned up 7 empty switches.

3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module fsm.
<suppressed ~6 debug messages>

4. Executing FLATTEN pass (flatten design).

5. Executing EQUIV_OPT pass.

5.1. Executing HIERARCHY pass (managing design hierarchy).

5.1.1. Analyzing design hierarchy..
Top module:  \fsm

5.1.2. Analyzing design hierarchy..
Top module:  \fsm
Removed 0 unused modules.

5.2. Executing CHECK pass (checking for obvious problems).
Checking module fsm...
Found and reported 0 problems.

5.3. Executing SYNTH_NANOXPLORE pass.

5.3.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/nanoxplore/cells_sim.v
Parsing Verilog input from `/home/lofty/yosys/share/nanoxplore/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\NX_LUT'.
Generating RTLIL representation for module `\NX_DFF'.
Generating RTLIL representation for module `\NX_CY'.
Generating RTLIL representation for module `\NX_XRFB_64x18'.
Generating RTLIL representation for module `\NX_XRFB_32x36'.
Successfully finished Verilog frontend.

5.3.2. Executing HIERARCHY pass (managing design hierarchy).

5.3.2.1. Analyzing design hierarchy..
Top module:  \fsm

5.3.2.2. Analyzing design hierarchy..
Top module:  \fsm
Removed 0 unused modules.

5.3.3. Executing PROC pass (convert processes to netlists).

5.3.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

5.3.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:139$353 in module NX_XRFB_32x36.
Marked 1 switch rules as full_case in process $proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:107$181 in module NX_XRFB_64x18.
Marked 2 switch rules as full_case in process $proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:48$111 in module NX_DFF.
Removed a total of 0 dead cases.

5.3.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 105 assignments to connections.

5.3.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$112'.
  Set init value: \O = 1'x

5.3.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \async_reset in `\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:48$111'.

5.3.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~3 debug messages>

5.3.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$394'.
Creating decoders for process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:139$353'.
     1/3: $1$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:141$351_EN[35:0]$360
     2/3: $1$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:141$351_DATA[35:0]$359
     3/3: $1$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:141$351_ADDR[4:0]$358
Creating decoders for process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$254'.
Creating decoders for process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:107$181'.
     1/3: $1$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:109$179_EN[17:0]$188
     2/3: $1$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:109$179_DATA[17:0]$187
     3/3: $1$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:109$179_ADDR[5:0]$186
Creating decoders for process `\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$112'.
Creating decoders for process `\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:48$111'.
     1/1: $0\O[0:0]

5.3.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).

5.3.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\NX_XRFB_32x36.\i' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$394'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$319_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$394'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$320_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$394'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$321_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$394'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$322_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$394'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$323_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$394'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$324_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$394'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$325_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$394'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$326_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$394'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$327_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$394'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$328_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$394'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$329_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$394'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$330_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$394'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$331_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$394'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$332_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$394'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$333_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$394'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$334_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$394'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$335_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$394'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$336_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$394'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$337_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$394'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$338_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$394'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$339_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$394'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$340_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$394'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$341_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$394'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$342_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$394'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$343_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$394'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$344_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$394'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$345_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$394'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$346_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$394'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$347_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$394'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$348_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$394'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$349_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$394'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$350_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$394'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:141$351_ADDR' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:139$353'.
  created $dff cell `$procdff$448' with positive edge clock.
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:141$351_DATA' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:139$353'.
  created $dff cell `$procdff$449' with positive edge clock.
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:141$351_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:139$353'.
  created $dff cell `$procdff$450' with positive edge clock.
Creating register for signal `\NX_XRFB_64x18.\i' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$254'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$115_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$254'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$116_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$254'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$117_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$254'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$118_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$254'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$119_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$254'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$120_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$254'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$121_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$254'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$122_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$254'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$123_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$254'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$124_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$254'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$125_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$254'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$126_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$254'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$127_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$254'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$128_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$254'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$129_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$254'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$130_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$254'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$131_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$254'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$132_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$254'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$133_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$254'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$134_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$254'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$135_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$254'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$136_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$254'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$137_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$254'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$138_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$254'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$139_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$254'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$140_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$254'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$141_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$254'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$142_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$254'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$143_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$254'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$144_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$254'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$145_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$254'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$146_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$254'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$147_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$254'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$148_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$254'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$149_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$254'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$150_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$254'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$151_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$254'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$152_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$254'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$153_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$254'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$154_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$254'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$155_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$254'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$156_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$254'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$157_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$254'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$158_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$254'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$159_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$254'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$160_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$254'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$161_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$254'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$162_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$254'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$163_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$254'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$164_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$254'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$165_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$254'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$166_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$254'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$167_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$254'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$168_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$254'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$169_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$254'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$170_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$254'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$171_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$254'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$172_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$254'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$173_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$254'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$174_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$254'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$175_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$254'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$176_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$254'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$177_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$254'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$178_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$254'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:109$179_ADDR' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:107$181'.
  created $dff cell `$procdff$451' with positive edge clock.
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:109$179_DATA' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:107$181'.
  created $dff cell `$procdff$452' with positive edge clock.
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:109$179_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:107$181'.
  created $dff cell `$procdff$453' with positive edge clock.
Creating register for signal `\NX_DFF.\O' using process `\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:48$111'.
  created $adff cell `$procdff$454' with positive edge clock and positive level reset.

5.3.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

5.3.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$394'.
Found and cleaned up 1 empty switch in `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:139$353'.
Removing empty process `NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$254'.
Found and cleaned up 1 empty switch in `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:107$181'.
Removing empty process `NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$112'.
Found and cleaned up 1 empty switch in `\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:48$111'.
Removing empty process `NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:48$111'.
Cleaned up 3 empty switches.

5.3.3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module fsm.

5.3.4. Executing FLATTEN pass (flatten design).

5.3.5. Executing TRIBUF pass.

5.3.6. Executing DEMINOUT pass (demote inout ports to input or output).

5.3.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module fsm.

5.3.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fsm..
Removed 0 unused cells and 24 unused wires.
<suppressed ~2 debug messages>

5.3.9. Executing CHECK pass (checking for obvious problems).
Checking module fsm...
Found and reported 0 problems.

5.3.10. Executing OPT pass (performing simple optimizations).

5.3.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fsm.

5.3.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fsm'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

5.3.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fsm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

5.3.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fsm.
Performed a total of 0 changes.

5.3.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fsm'.
Removed a total of 0 cells.

5.3.10.6. Executing OPT_DFF pass (perform DFF optimizations).

5.3.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fsm..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>

5.3.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module fsm.

5.3.10.9. Rerunning OPT passes. (Maybe there is more to do..)

5.3.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fsm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

5.3.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fsm.
Performed a total of 0 changes.

5.3.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fsm'.
Removed a total of 0 cells.

5.3.10.13. Executing OPT_DFF pass (perform DFF optimizations).

5.3.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fsm..

5.3.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module fsm.

5.3.10.16. Finished OPT passes. (There is nothing left to do.)

5.3.11. Executing FSM pass (extract and optimize FSM).

5.3.11.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register fsm.state.

5.3.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\state' from module `\fsm'.
  found $dff cell for state register: $procdff$65
  root of input selection tree: $0\state[2:0]
  found reset state: 3'001 (guessed from mux tree)
  found ctrl input: \reset
  found ctrl input: $procmux$12_CMP
  found ctrl input: $procmux$15_CMP
  found ctrl input: $procmux$19_CMP
  found ctrl input: $procmux$26_CMP
  found state code: 3'001
  found ctrl input: \req_0
  found state code: 3'100
  found ctrl input: \req_1
  found state code: 3'101
  found state code: 3'010
  found ctrl output: $procmux$12_CMP
  found ctrl output: $procmux$15_CMP
  found ctrl output: $procmux$19_CMP
  found ctrl output: $procmux$26_CMP
  ctrl inputs: { \req_1 \req_0 \reset }
  ctrl outputs: { $procmux$26_CMP $procmux$19_CMP $procmux$15_CMP $procmux$12_CMP $0\state[2:0] }
  transition:      3'100 3'0-0 ->      3'100 7'0010100
  transition:      3'100 3'1-0 ->      3'101 7'0010101
  transition:      3'100 3'--1 ->      3'001 7'0010001
  transition:      3'010 3'-00 ->      3'001 7'0100001
  transition:      3'010 3'-10 ->      3'010 7'0100010
  transition:      3'010 3'--1 ->      3'001 7'0100001
  transition:      3'001 3'000 ->      3'001 7'1000001
  transition:      3'001 3'100 ->      3'010 7'1000010
  transition:      3'001 3'-10 ->      3'010 7'1000010
  transition:      3'001 3'--1 ->      3'001 7'1000001
  transition:      3'101 3'-00 ->      3'101 7'0001101
  transition:      3'101 3'-10 ->      3'100 7'0001100
  transition:      3'101 3'--1 ->      3'001 7'0001001

5.3.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\state$455' from module `\fsm'.

5.3.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fsm..
Removed 12 unused cells and 12 unused wires.
<suppressed ~13 debug messages>

5.3.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\state$455' from module `\fsm'.
  Removing unused output signal $0\state[2:0] [0].
  Removing unused output signal $0\state[2:0] [1].
  Removing unused output signal $0\state[2:0] [2].

5.3.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\state$455' from module `\fsm' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  100 -> --1-
  010 -> -1--
  001 -> ---1
  101 -> 1---

5.3.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\state$455' from module `fsm':
-------------------------------------

  Information on FSM $fsm$\state$455 (\state):

  Number of input signals:    3
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: \reset
    1: \req_0
    2: \req_1

  Output signals:
    0: $procmux$12_CMP
    1: $procmux$15_CMP
    2: $procmux$19_CMP
    3: $procmux$26_CMP

  State encoding:
    0:     4'--1-
    1:     4'-1--
    2:     4'---1  <RESET STATE>
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 3'0-0   ->     0 4'0010
      1:     0 3'--1   ->     2 4'0010
      2:     0 3'1-0   ->     3 4'0010
      3:     1 3'-10   ->     1 4'0100
      4:     1 3'-00   ->     2 4'0100
      5:     1 3'--1   ->     2 4'0100
      6:     2 3'100   ->     1 4'1000
      7:     2 3'-10   ->     1 4'1000
      8:     2 3'000   ->     2 4'1000
      9:     2 3'--1   ->     2 4'1000
     10:     3 3'-10   ->     0 4'0001
     11:     3 3'--1   ->     2 4'0001
     12:     3 3'-00   ->     3 4'0001

-------------------------------------

5.3.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\state$455' from module `\fsm'.

5.3.12. Executing OPT pass (performing simple optimizations).

5.3.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fsm.
<suppressed ~5 debug messages>

5.3.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fsm'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

5.3.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fsm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

5.3.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fsm.
Performed a total of 0 changes.

5.3.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fsm'.
Removed a total of 0 cells.

5.3.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$64 ($dff) from module fsm (D = $procmux$33_Y, Q = \gnt_1, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$505 ($sdff) from module fsm (D = $procmux$33_Y, Q = \gnt_1).
Adding SRST signal on $procdff$63 ($dff) from module fsm (D = $procmux$54_Y, Q = \gnt_0, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$519 ($sdff) from module fsm (D = $procmux$54_Y, Q = \gnt_0).

5.3.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fsm..
Removed 2 unused cells and 12 unused wires.
<suppressed ~3 debug messages>

5.3.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module fsm.
<suppressed ~2 debug messages>

5.3.12.9. Rerunning OPT passes. (Maybe there is more to do..)

5.3.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fsm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

5.3.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fsm.
Performed a total of 0 changes.

5.3.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fsm'.
Removed a total of 0 cells.

5.3.12.13. Executing OPT_DFF pass (perform DFF optimizations).

5.3.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fsm..

5.3.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module fsm.

5.3.12.16. Finished OPT passes. (There is nothing left to do.)

5.3.13. Executing WREDUCE pass (reducing word size of cells).

5.3.14. Executing PEEPOPT pass (run peephole optimizers).

5.3.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fsm..

5.3.16. Executing SHARE pass (SAT-based resource sharing).

5.3.17. Executing TECHMAP pass (map to technology primitives).

5.3.17.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/cmp2lut.v
Parsing Verilog input from `/home/lofty/yosys/share/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

5.3.17.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

5.3.18. Executing OPT_EXPR pass (perform const folding).
Optimizing module fsm.

5.3.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fsm..

5.3.20. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module fsm:
  created 0 $alu and 0 $macc cells.

5.3.21. Executing TECHMAP pass (map to technology primitives).

5.3.21.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/nanoxplore/arith_map.v
Parsing Verilog input from `/home/lofty/yosys/share/nanoxplore/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ecp5_alu'.
Successfully finished Verilog frontend.

5.3.21.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

5.3.22. Executing OPT pass (performing simple optimizations).

5.3.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fsm.

5.3.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fsm'.
Removed a total of 0 cells.

5.3.22.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fsm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

5.3.22.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fsm.
Performed a total of 0 changes.

5.3.22.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fsm'.
Removed a total of 0 cells.

5.3.22.6. Executing OPT_DFF pass (perform DFF optimizations).

5.3.22.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fsm..

5.3.22.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module fsm.

5.3.22.9. Finished OPT passes. (There is nothing left to do.)

5.3.23. Executing MEMORY pass.

5.3.23.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

5.3.23.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

5.3.23.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

5.3.23.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

5.3.23.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

5.3.23.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fsm..

5.3.23.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

5.3.23.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

5.3.23.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fsm..

5.3.23.10. Executing MEMORY_COLLECT pass (generating $mem cells).

5.3.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fsm..

5.3.25. Executing MEMORY_LIBMAP pass (mapping memories to cells).

5.3.26. Executing TECHMAP pass (map to technology primitives).

5.3.26.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/nanoxplore/cells_map.v
Parsing Verilog input from `/home/lofty/yosys/share/nanoxplore/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Generating RTLIL representation for module `\dff'.
Generating RTLIL representation for module `\aldff'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$__NX_XRFB_64x18_'.
Generating RTLIL representation for module `\$__NX_XRFB_32x36_'.
Successfully finished Verilog frontend.

5.3.26.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

5.3.27. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

5.3.28. Executing OPT pass (performing simple optimizations).

5.3.28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fsm.
<suppressed ~8 debug messages>

5.3.28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fsm'.
Removed a total of 0 cells.

5.3.28.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fsm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

5.3.28.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fsm.
Performed a total of 0 changes.

5.3.28.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fsm'.
Removed a total of 0 cells.

5.3.28.6. Executing OPT_SHARE pass.

5.3.28.7. Executing OPT_DFF pass (perform DFF optimizations).

5.3.28.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fsm..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

5.3.28.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module fsm.
<suppressed ~1 debug messages>

5.3.28.10. Rerunning OPT passes. (Maybe there is more to do..)

5.3.28.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fsm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

5.3.28.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fsm.
Performed a total of 0 changes.

5.3.28.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fsm'.
Removed a total of 0 cells.

5.3.28.14. Executing OPT_SHARE pass.

5.3.28.15. Executing OPT_DFF pass (perform DFF optimizations).

5.3.28.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fsm..

5.3.28.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module fsm.

5.3.28.18. Finished OPT passes. (There is nothing left to do.)

5.3.29. Executing TECHMAP pass (map to technology primitives).

5.3.29.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/techmap.v
Parsing Verilog input from `/home/lofty/yosys/share/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

5.3.29.2. Continuing TECHMAP pass.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $mux.
No more expansions possible.
<suppressed ~125 debug messages>

5.3.30. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

5.3.31. Executing TECHMAP pass (map to technology primitives).

5.3.31.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/nanoxplore/cells_map.v
Parsing Verilog input from `/home/lofty/yosys/share/nanoxplore/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Generating RTLIL representation for module `\dff'.
Generating RTLIL representation for module `\aldff'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$__NX_XRFB_64x18_'.
Generating RTLIL representation for module `\$__NX_XRFB_32x36_'.
Successfully finished Verilog frontend.

5.3.31.2. Executing Verilog-2005 frontend: /home/lofty/yosys/share/techmap.v
Parsing Verilog input from `/home/lofty/yosys/share/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

5.3.31.3. Continuing TECHMAP pass.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
No more expansions possible.
<suppressed ~91 debug messages>

5.3.32. Executing OPT pass (performing simple optimizations).

5.3.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fsm.
<suppressed ~20 debug messages>

5.3.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fsm'.
<suppressed ~27 debug messages>
Removed a total of 9 cells.

5.3.32.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fsm..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.3.32.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fsm.
Performed a total of 0 changes.

5.3.32.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fsm'.
Removed a total of 0 cells.

5.3.32.6. Executing OPT_SHARE pass.

5.3.32.7. Executing OPT_DFF pass (perform DFF optimizations).

5.3.32.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fsm..
Removed 0 unused cells and 71 unused wires.
<suppressed ~1 debug messages>

5.3.32.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module fsm.

5.3.32.10. Rerunning OPT passes. (Maybe there is more to do..)

5.3.32.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fsm..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.3.32.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fsm.
Performed a total of 0 changes.

5.3.32.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fsm'.
Removed a total of 0 cells.

5.3.32.14. Executing OPT_SHARE pass.

5.3.32.15. Executing OPT_DFF pass (perform DFF optimizations).

5.3.32.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fsm..

5.3.32.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module fsm.

5.3.32.18. Finished OPT passes. (There is nothing left to do.)

5.3.33. Executing Verilog-2005 frontend: /home/lofty/yosys/share/nanoxplore/abc9_model.v
Parsing Verilog input from `/home/lofty/yosys/share/nanoxplore/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__NX_DFF_SYNCONLY'.
Successfully finished Verilog frontend.

5.3.34. Executing TECHMAP pass (map to technology primitives).

5.3.34.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/nanoxplore/abc9_map.v
Parsing Verilog input from `/home/lofty/yosys/share/nanoxplore/abc9_map.v' to AST representation.
Generating RTLIL representation for module `\NX_DFF'.
Successfully finished Verilog frontend.

5.3.34.2. Continuing TECHMAP pass.
Using template $paramod$e24b96afad266a42c83b11cce5397e8435b9fe6b\NX_DFF for cells of type NX_DFF.
No more expansions possible.
<suppressed ~30 debug messages>

5.3.35. Executing ABC9 pass.

5.3.35.1. Executing ABC9_OPS pass (helper functions for ABC9).

5.3.35.2. Executing ABC9_OPS pass (helper functions for ABC9).

5.3.35.3. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module fsm.
Found 0 SCCs.

5.3.35.4. Executing ABC9_OPS pass (helper functions for ABC9).

5.3.35.5. Executing PROC pass (convert processes to netlists).

5.3.35.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

5.3.35.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

5.3.35.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

5.3.35.5.4. Executing PROC_INIT pass (extract init attributes).

5.3.35.5.5. Executing PROC_ARST pass (detect async resets in processes).

5.3.35.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

5.3.35.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

5.3.35.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).

5.3.35.5.9. Executing PROC_DFF pass (convert process syncs to FFs).

5.3.35.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

5.3.35.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

5.3.35.5.12. Executing OPT_EXPR pass (perform const folding).

5.3.35.6. Executing TECHMAP pass (map to technology primitives).

5.3.35.6.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/techmap.v
Parsing Verilog input from `/home/lofty/yosys/share/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

5.3.35.6.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~80 debug messages>

5.3.35.7. Executing OPT pass (performing simple optimizations).

5.3.35.7.1. Executing OPT_EXPR pass (perform const folding).

5.3.35.7.2. Executing OPT_MERGE pass (detect identical cells).
Removed a total of 0 cells.

5.3.35.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Removed 0 multiplexer ports.

5.3.35.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Performed a total of 0 changes.

5.3.35.7.5. Executing OPT_MERGE pass (detect identical cells).
Removed a total of 0 cells.

5.3.35.7.6. Executing OPT_DFF pass (perform DFF optimizations).

5.3.35.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).

5.3.35.7.8. Executing OPT_EXPR pass (perform const folding).

5.3.35.7.9. Finished OPT passes. (There is nothing left to do.)

5.3.35.8. Executing TECHMAP pass (map to technology primitives).

5.3.35.8.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/abc9_map.v
Parsing Verilog input from `/home/lofty/yosys/share/abc9_map.v' to AST representation.
Successfully finished Verilog frontend.

5.3.35.8.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~2 debug messages>

5.3.35.9. Executing Verilog-2005 frontend: /home/lofty/yosys/share/abc9_model.v
Parsing Verilog input from `/home/lofty/yosys/share/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

5.3.35.10. Executing ABC9_OPS pass (helper functions for ABC9).

5.3.35.11. Executing ABC9_OPS pass (helper functions for ABC9).

5.3.35.12. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

5.3.35.13. Executing AIGMAP pass (map logic to AIG).
Module fsm: replaced 26 cells with 113 new cells, skipped 34 cells.
  replaced 2 cell types:
      23 $_OR_
       3 $_MUX_
  not replaced 3 cell types:
      12 $_NOT_
      16 $_AND_
       6 $__NX_DFF_SYNCONLY

5.3.35.13.1. Executing ABC9_OPS pass (helper functions for ABC9).

5.3.35.13.2. Executing ABC9_OPS pass (helper functions for ABC9).

5.3.35.13.3. Executing XAIGER backend.
<suppressed ~11 debug messages>
Extracted 48 AND gates and 159 wires from module `fsm' to a netlist network with 10 inputs and 8 outputs.

5.3.35.13.4. Executing ABC9_EXE pass (technology mapping using ABC9).

5.3.35.13.5. Executing ABC9.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =     10/      8  and =      47  lev =    7 (3.38)  mem = 0.00 MB  box = 0  bb = 0
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =     10/      8  and =      47  lev =    6 (2.88)  mem = 0.00 MB  ch =    4  box = 0  bb = 0
ABC: + &if -v 
ABC: K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
ABC: Node =      47.  Ch =     4.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
ABC: P:  Del =  572.00.  Ar =      18.0.  Edge =       56.  Cut =      186.  T =     0.00 sec
ABC: P:  Del =  572.00.  Ar =      16.0.  Edge =       52.  Cut =      178.  T =     0.00 sec
ABC: P:  Del =  572.00.  Ar =      16.0.  Edge =       52.  Cut =      182.  T =     0.00 sec
ABC: F:  Del =  572.00.  Ar =      15.0.  Edge =       51.  Cut =      166.  T =     0.00 sec
ABC: A:  Del =  572.00.  Ar =      15.0.  Edge =       50.  Cut =      167.  T =     0.00 sec
ABC: A:  Del =  572.00.  Ar =      15.0.  Edge =       50.  Cut =      167.  T =     0.00 sec
ABC: Total time =     0.00 sec
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: Timing manager is given but there is no GIA of boxes.
ABC: Error: Abc_FrameUpdateGia(): Tranformation has failed.
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =     10/      8  and =      44  lev =    6 (2.88)  mem = 0.00 MB  box = 0  bb = 0
ABC: Mapping (K=4)  :  lut =     15  edge =      50  lev =    3 (1.50)  mem = 0.00 MB
ABC: LUT = 15 : 2=2 13.3 %  3=6 40.0 %  4=7 46.7 %  Ave = 3.33
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 0.00 seconds, total: 0.00 seconds

5.3.35.13.6. Executing AIGER frontend.
<suppressed ~45 debug messages>
Removed 62 unused cells and 84 unused wires.

5.3.35.13.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:       15
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        5
Removing temp directory.

5.3.35.14. Executing TECHMAP pass (map to technology primitives).

5.3.35.14.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/abc9_unmap.v
Parsing Verilog input from `/home/lofty/yosys/share/abc9_unmap.v' to AST representation.
Generating RTLIL representation for module `\$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `\$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.

5.3.35.14.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

5.3.36. Executing TECHMAP pass (map to technology primitives).

5.3.36.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/nanoxplore/abc9_unmap.v
Parsing Verilog input from `/home/lofty/yosys/share/nanoxplore/abc9_unmap.v' to AST representation.
Generating RTLIL representation for module `\$__NX_DFF_SYNCONLY'.
Successfully finished Verilog frontend.

5.3.36.2. Continuing TECHMAP pass.
Using template $paramod$28b574b84757742d13324aa2084beae945e1aa2c\$__NX_DFF_SYNCONLY for cells of type $__NX_DFF_SYNCONLY.
No more expansions possible.
<suppressed ~28 debug messages>

5.3.37. Executing TECHMAP pass (map to technology primitives).

5.3.37.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/nanoxplore/cells_map.v
Parsing Verilog input from `/home/lofty/yosys/share/nanoxplore/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Generating RTLIL representation for module `\dff'.
Generating RTLIL representation for module `\aldff'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$__NX_XRFB_64x18_'.
Generating RTLIL representation for module `\$__NX_XRFB_32x36_'.
Successfully finished Verilog frontend.

5.3.37.2. Continuing TECHMAP pass.
Using template $paramod$a08b161f75b1ec5fbaf08e2d65330bdc03c4ab4d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$338ce46cf7ff44b9974887dd2adee6c4e0530bed\$lut for cells of type $lut.
Using template $paramod$a2a870d7a90d567c5f5fada980b400bd8fd95d00\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$101238f3d8d49ab12a9b49a2f01cd503b26e9c61\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000101 for cells of type $lut.
Using template $paramod$32ca6a11a7496c429ab05f705dec60e7d8fd6ce4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111010 for cells of type $lut.
Using template $paramod$92c3899764cd8074859d6a5a5b733cffe8a391b3\$lut for cells of type $lut.
Using template $paramod$86a69f95bdbfc36792b7c7498d3544468c88bd9a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$7ccb46ee9b56c39e0a7d82a185b08cb026e04fbc\$lut for cells of type $lut.
Using template $paramod$d4fae2c0d9ad2966369cd4e39b81c71bcd1327c9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~282 debug messages>

5.3.38. Executing OPT pass (performing simple optimizations).

5.3.38.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fsm.

5.3.38.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fsm'.
Removed a total of 0 cells.

5.3.38.3. Executing OPT_DFF pass (perform DFF optimizations).

5.3.38.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fsm..
Removed 5 unused cells and 282 unused wires.
<suppressed ~6 debug messages>

5.3.38.5. Finished fast OPT passes.

5.3.39. Executing AUTONAME pass.
Renamed 76 objects in module fsm (10 iterations).
<suppressed ~29 debug messages>

5.3.40. Executing HIERARCHY pass (managing design hierarchy).

5.3.40.1. Analyzing design hierarchy..
Top module:  \fsm

5.3.40.2. Analyzing design hierarchy..
Top module:  \fsm
Removed 0 unused modules.

5.3.41. Printing statistics.

=== fsm ===

   Number of wires:                 15
   Number of wire bits:             34
   Number of public wires:          15
   Number of public wire bits:      34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 21
     NX_DFF                          6
     NX_LUT                         15

5.3.42. Executing CHECK pass (checking for obvious problems).
Checking module fsm...
Found and reported 0 problems.

5.4. Executing CHECK pass (checking for obvious problems).
Checking module fsm...
Found and reported 0 problems.

5.5. Executing TECHMAP pass (map to technology primitives).

5.5.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/nanoxplore/cells_sim.v
Parsing Verilog input from `/home/lofty/yosys/share/nanoxplore/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\NX_LUT'.
Generating RTLIL representation for module `\NX_DFF'.
Generating RTLIL representation for module `\NX_CY'.
Generating RTLIL representation for module `\NX_XRFB_64x18'.
Generating RTLIL representation for module `\NX_XRFB_32x36'.
Successfully finished Verilog frontend.

5.5.2. Continuing TECHMAP pass.
Using template $paramod\NX_LUT\lut_table=16'0000000011110000 for cells of type NX_LUT.
Using template $paramod\NX_LUT\lut_table=16'0000001100000000 for cells of type NX_LUT.
Using template $paramod\NX_LUT\lut_table=16'0000111100000000 for cells of type NX_LUT.
Using template $paramod\NX_LUT\lut_table=16'0011001100100000 for cells of type NX_LUT.
Using template $paramod$e24b96afad266a42c83b11cce5397e8435b9fe6b\NX_DFF for cells of type NX_DFF.
Technology map yielded processes: $proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1575 $proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:48$1574

5.5.13. Executing PROC pass (convert processes to netlists).

5.5.13.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.
<suppressed ~77 debug messages>

5.5.13.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:48$1574 in module $paramod$e24b96afad266a42c83b11cce5397e8435b9fe6b\NX_DFF.
Removed a total of 0 dead cases.

5.5.13.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 1 assignment to connection.

5.5.13.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$e24b96afad266a42c83b11cce5397e8435b9fe6b\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1575'.
  Set init value: \O = 1'0

5.5.13.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \async_reset in `$paramod$e24b96afad266a42c83b11cce5397e8435b9fe6b\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:48$1574'.

5.5.13.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

5.5.13.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$e24b96afad266a42c83b11cce5397e8435b9fe6b\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1575'.
Creating decoders for process `$paramod$e24b96afad266a42c83b11cce5397e8435b9fe6b\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:48$1574'.
     1/1: $0\O[0:0]

5.5.13.8. Executing PROC_DLATCH pass (convert process syncs to latches).

5.5.13.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$e24b96afad266a42c83b11cce5397e8435b9fe6b\NX_DFF.\O' using process `$paramod$e24b96afad266a42c83b11cce5397e8435b9fe6b\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:48$1574'.
  created $adff cell `$procdff$1579' with positive edge clock and positive level reset.

5.5.13.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

5.5.13.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$e24b96afad266a42c83b11cce5397e8435b9fe6b\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1575'.
Found and cleaned up 1 empty switch in `$paramod$e24b96afad266a42c83b11cce5397e8435b9fe6b\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:48$1574'.
Removing empty process `$paramod$e24b96afad266a42c83b11cce5397e8435b9fe6b\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:48$1574'.
Cleaned up 1 empty switch.

5.5.13.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$e24b96afad266a42c83b11cce5397e8435b9fe6b\NX_DFF.
<suppressed ~3 debug messages>
Using template $paramod\NX_LUT\lut_table=16'1111111111000000 for cells of type NX_LUT.
Using template $paramod\NX_LUT\lut_table=16'0001001101010000 for cells of type NX_LUT.
Using template $paramod\NX_LUT\lut_table=16'0010001000100000 for cells of type NX_LUT.
Using template $paramod\NX_LUT\lut_table=16'1111111101000000 for cells of type NX_LUT.
Using template $paramod\NX_LUT\lut_table=16'1111111111011100 for cells of type NX_LUT.
Using template $paramod\NX_LUT\lut_table=16'1100111010001100 for cells of type NX_LUT.
Using template $paramod\NX_LUT\lut_table=16'0000001111001111 for cells of type NX_LUT.
Using template $paramod\NX_LUT\lut_table=16'0000000000000011 for cells of type NX_LUT.
Using template $paramod\NX_LUT\lut_table=16'0000000000010000 for cells of type NX_LUT.
Using template $paramod\NX_LUT\lut_table=16'0000111111001100 for cells of type NX_LUT.
No more expansions possible.
<suppressed ~126 debug messages>

6. Executing ASYNC2SYNC pass.
Replacing gate.$techmap\gnt_0_NX_DFF_O.$procdff$1579 ($adff): ARST=1'0, D=$techmap\gnt_0_NX_DFF_O.$procmux$1577_Y, Q=\gnt_0
Replacing gate.$techmap\gnt_1_NX_DFF_O.$procdff$1579 ($adff): ARST=1'0, D=$techmap\gnt_1_NX_DFF_O.$procmux$1577_Y, Q=\gnt_1
Replacing gate.$techmap\state_NX_DFF_O.$procdff$1579 ($adff): ARST=1'0, D=$techmap\state_NX_DFF_O.$procmux$1577_Y, Q=\state [3]
Replacing gate.$techmap\state_NX_DFF_O_1.$procdff$1579 ($adff): ARST=1'0, D=$techmap\state_NX_DFF_O_1.$procmux$1577_Y, Q=\state [2]
Replacing gate.$techmap\state_NX_DFF_O_2.$procdff$1579 ($adff): ARST=1'0, D=$techmap\state_NX_DFF_O_2.$procmux$1577_Y, Q=\state [1]
Replacing gate.$techmap\state_NX_DFF_O_3.$procdff$1579 ($adff): ARST=1'0, D=$techmap\state_NX_DFF_O_3.$procmux$1577_Y, Q=\state [0]

7. Executing MITER pass (creating miter circuit).
Creating miter cell "miter" with gold cell "gold" and gate cell "gate".

7.1. Executing FLATTEN pass (flatten design).
<suppressed ~2 debug messages>

7.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module miter.
<suppressed ~122 debug messages>
Removed 0 unused cells and 129 unused wires.

8. Executing SAT pass (solving SAT problems in the circuit).

Setting up time step 1:
Import set-constraint for this timestep: \in_reset = 1'1
Final constraint equation: \in_reset = 1'1
Imported 92 cells to SAT database.
Import set-constraint from init attribute: \gate.gnt_0 = 1'0
Import set-constraint from init attribute: \gate.gnt_1 = 1'0
Import set-constraint from init attribute: \gate.state_NX_DFF_O.O = 1'0
Import set-constraint from init attribute: \gate.state_NX_DFF_O_1.O = 1'0
Import set-constraint from init attribute: \gate.state_NX_DFF_O_2.O = 1'0
Import set-constraint from init attribute: \gate.state_NX_DFF_O_3.O = 1'0
Final init constraint equation: { \gate.state_NX_DFF_O_3.O \gate.state_NX_DFF_O_2.O \gate.state_NX_DFF_O_1.O \gate.state_NX_DFF_O.O \gate.gnt_1 \gate.gnt_0 } = 6'000000

Setting up time step 2:
Final constraint equation: { } = { }
Imported 92 cells to SAT database.
Import proof for assert: $auto$miter.cc:269:create_miter_equiv$1637 when 1'1.

Setting up time step 3:
Final constraint equation: { } = { }
Imported 92 cells to SAT database.
Import proof for assert: $auto$miter.cc:269:create_miter_equiv$1637 when 1'1.

Setting up time step 4:
Final constraint equation: { } = { }
Imported 92 cells to SAT database.
Import proof for assert: $auto$miter.cc:269:create_miter_equiv$1637 when 1'1.

Setting up time step 5:
Final constraint equation: { } = { }
Imported 92 cells to SAT database.
Import proof for assert: $auto$miter.cc:269:create_miter_equiv$1637 when 1'1.

Setting up time step 6:
Final constraint equation: { } = { }
Imported 92 cells to SAT database.
Import proof for assert: $auto$miter.cc:269:create_miter_equiv$1637 when 1'1.

Setting up time step 7:
Final constraint equation: { } = { }
Imported 92 cells to SAT database.
Import proof for assert: $auto$miter.cc:269:create_miter_equiv$1637 when 1'1.

Setting up time step 8:
Final constraint equation: { } = { }
Imported 92 cells to SAT database.
Import proof for assert: $auto$miter.cc:269:create_miter_equiv$1637 when 1'1.

Setting up time step 9:
Final constraint equation: { } = { }
Imported 92 cells to SAT database.
Import proof for assert: $auto$miter.cc:269:create_miter_equiv$1637 when 1'1.

Setting up time step 10:
Final constraint equation: { } = { }
Imported 92 cells to SAT database.
Import proof for assert: $auto$miter.cc:269:create_miter_equiv$1637 when 1'1.

Setting up time step 11:
Final constraint equation: { } = { }
Imported 92 cells to SAT database.
Import proof for assert: $auto$miter.cc:269:create_miter_equiv$1637 when 1'1.

Setting up time step 12:
Final constraint equation: { } = { }
Imported 92 cells to SAT database.
Import proof for assert: $auto$miter.cc:269:create_miter_equiv$1637 when 1'1.

Setting up time step 13:
Final constraint equation: { } = { }
Imported 92 cells to SAT database.
Import proof for assert: $auto$miter.cc:269:create_miter_equiv$1637 when 1'1.

Setting up time step 14:
Final constraint equation: { } = { }
Imported 92 cells to SAT database.
Import proof for assert: $auto$miter.cc:269:create_miter_equiv$1637 when 1'1.

Setting up time step 15:
Final constraint equation: { } = { }
Imported 92 cells to SAT database.
Import proof for assert: $auto$miter.cc:269:create_miter_equiv$1637 when 1'1.

Setting up time step 16:
Final constraint equation: { } = { }
Imported 92 cells to SAT database.
Import proof for assert: $auto$miter.cc:269:create_miter_equiv$1637 when 1'1.

Setting up time step 17:
Final constraint equation: { } = { }
Imported 92 cells to SAT database.
Import proof for assert: $auto$miter.cc:269:create_miter_equiv$1637 when 1'1.

Setting up time step 18:
Final constraint equation: { } = { }
Imported 92 cells to SAT database.
Import proof for assert: $auto$miter.cc:269:create_miter_equiv$1637 when 1'1.

Setting up time step 19:
Final constraint equation: { } = { }
Imported 92 cells to SAT database.
Import proof for assert: $auto$miter.cc:269:create_miter_equiv$1637 when 1'1.

Setting up time step 20:
Final constraint equation: { } = { }
Imported 92 cells to SAT database.
Import proof for assert: $auto$miter.cc:269:create_miter_equiv$1637 when 1'1.
Import show expression: \gate.clock
Import show expression: \gate.gnt_0
Import show expression: \gate.gnt_0_NX_DFF_O.CK
Import show expression: \gate.gnt_0_NX_DFF_O.I
Import show expression: \gate.gnt_0_NX_DFF_O.L
Import show expression: \gate.gnt_0_NX_DFF_O.O
Import show expression: \gate.gnt_0_NX_DFF_O.R
Import show expression: \gate.gnt_0_NX_DFF_O.async_reset
Import show expression: \gate.gnt_0_NX_DFF_O.clock
Import show expression: \gate.gnt_0_NX_DFF_O.load
Import show expression: \gate.gnt_0_NX_DFF_O.sync_reset
Import show expression: \gate.gnt_0_NX_DFF_O_I
Import show expression: \gate.gnt_0_NX_LUT_I2.I1
Import show expression: \gate.gnt_0_NX_LUT_I2.I2
Import show expression: \gate.gnt_0_NX_LUT_I2.I3
Import show expression: \gate.gnt_0_NX_LUT_I2.I4
Import show expression: \gate.gnt_0_NX_LUT_I2.O
Import show expression: \gate.gnt_0_NX_LUT_I2.s1
Import show expression: \gate.gnt_0_NX_LUT_I2.s2
Import show expression: \gate.gnt_0_NX_LUT_I2.s3
Import show expression: \gate.gnt_1
Import show expression: \gate.gnt_1_NX_DFF_O.CK
Import show expression: \gate.gnt_1_NX_DFF_O.I
Import show expression: \gate.gnt_1_NX_DFF_O.L
Import show expression: \gate.gnt_1_NX_DFF_O.O
Import show expression: \gate.gnt_1_NX_DFF_O.R
Import show expression: \gate.gnt_1_NX_DFF_O.async_reset
Import show expression: \gate.gnt_1_NX_DFF_O.clock
Import show expression: \gate.gnt_1_NX_DFF_O.load
Import show expression: \gate.gnt_1_NX_DFF_O.sync_reset
Import show expression: \gate.gnt_1_NX_DFF_O_I
Import show expression: \gate.gnt_1_NX_LUT_I2.I1
Import show expression: \gate.gnt_1_NX_LUT_I2.I2
Import show expression: \gate.gnt_1_NX_LUT_I2.I3
Import show expression: \gate.gnt_1_NX_LUT_I2.I4
Import show expression: \gate.gnt_1_NX_LUT_I2.O
Import show expression: \gate.gnt_1_NX_LUT_I2.s1
Import show expression: \gate.gnt_1_NX_LUT_I2.s2
Import show expression: \gate.gnt_1_NX_LUT_I2.s3
Import show expression: \gate.req_0
Import show expression: \gate.req_1
Import show expression: \gate.req_1_NX_LUT_I1.I1
Import show expression: \gate.req_1_NX_LUT_I1.I2
Import show expression: \gate.req_1_NX_LUT_I1.I3
Import show expression: \gate.req_1_NX_LUT_I1.I4
Import show expression: \gate.req_1_NX_LUT_I1.O
Import show expression: \gate.req_1_NX_LUT_I1.s1
Import show expression: \gate.req_1_NX_LUT_I1.s2
Import show expression: \gate.req_1_NX_LUT_I1.s3
Import show expression: \gate.req_1_NX_LUT_I1_O
Import show expression: \gate.req_1_NX_LUT_I1_O_NX_LUT_O.I1
Import show expression: \gate.req_1_NX_LUT_I1_O_NX_LUT_O.I2
Import show expression: \gate.req_1_NX_LUT_I1_O_NX_LUT_O.I3
Import show expression: \gate.req_1_NX_LUT_I1_O_NX_LUT_O.I4
Import show expression: \gate.req_1_NX_LUT_I1_O_NX_LUT_O.O
Import show expression: \gate.req_1_NX_LUT_I1_O_NX_LUT_O.s1
Import show expression: \gate.req_1_NX_LUT_I1_O_NX_LUT_O.s2
Import show expression: \gate.req_1_NX_LUT_I1_O_NX_LUT_O.s3
Import show expression: \gate.req_1_NX_LUT_I2.I1
Import show expression: \gate.req_1_NX_LUT_I2.I2
Import show expression: \gate.req_1_NX_LUT_I2.I3
Import show expression: \gate.req_1_NX_LUT_I2.I4
Import show expression: \gate.req_1_NX_LUT_I2.O
Import show expression: \gate.req_1_NX_LUT_I2.s1
Import show expression: \gate.req_1_NX_LUT_I2.s2
Import show expression: \gate.req_1_NX_LUT_I2.s3
Import show expression: \gate.req_1_NX_LUT_I2_O
Import show expression: \gate.req_1_NX_LUT_I2_O_NX_LUT_I4.I1
Import show expression: \gate.req_1_NX_LUT_I2_O_NX_LUT_I4.I2
Import show expression: \gate.req_1_NX_LUT_I2_O_NX_LUT_I4.I3
Import show expression: \gate.req_1_NX_LUT_I2_O_NX_LUT_I4.I4
Import show expression: \gate.req_1_NX_LUT_I2_O_NX_LUT_I4.O
Import show expression: \gate.req_1_NX_LUT_I2_O_NX_LUT_I4.s1
Import show expression: \gate.req_1_NX_LUT_I2_O_NX_LUT_I4.s2
Import show expression: \gate.req_1_NX_LUT_I2_O_NX_LUT_I4.s3
Import show expression: \gate.req_1_NX_LUT_I2_O_NX_LUT_I4_O
Import show expression: \gate.req_1_NX_LUT_I2_O_NX_LUT_I4_O_NX_LUT_O.I1
Import show expression: \gate.req_1_NX_LUT_I2_O_NX_LUT_I4_O_NX_LUT_O.I2
Import show expression: \gate.req_1_NX_LUT_I2_O_NX_LUT_I4_O_NX_LUT_O.I3
Import show expression: \gate.req_1_NX_LUT_I2_O_NX_LUT_I4_O_NX_LUT_O.I4
Import show expression: \gate.req_1_NX_LUT_I2_O_NX_LUT_I4_O_NX_LUT_O.O
Import show expression: \gate.req_1_NX_LUT_I2_O_NX_LUT_I4_O_NX_LUT_O.s1
Import show expression: \gate.req_1_NX_LUT_I2_O_NX_LUT_I4_O_NX_LUT_O.s2
Import show expression: \gate.req_1_NX_LUT_I2_O_NX_LUT_I4_O_NX_LUT_O.s3
Import show expression: \gate.req_1_NX_LUT_I3.I1
Import show expression: \gate.req_1_NX_LUT_I3.I2
Import show expression: \gate.req_1_NX_LUT_I3.I3
Import show expression: \gate.req_1_NX_LUT_I3.I4
Import show expression: \gate.req_1_NX_LUT_I3.O
Import show expression: \gate.req_1_NX_LUT_I3.s1
Import show expression: \gate.req_1_NX_LUT_I3.s2
Import show expression: \gate.req_1_NX_LUT_I3.s3
Import show expression: \gate.req_1_NX_LUT_I3_1.I1
Import show expression: \gate.req_1_NX_LUT_I3_1.I2
Import show expression: \gate.req_1_NX_LUT_I3_1.I3
Import show expression: \gate.req_1_NX_LUT_I3_1.I4
Import show expression: \gate.req_1_NX_LUT_I3_1.O
Import show expression: \gate.req_1_NX_LUT_I3_1.s1
Import show expression: \gate.req_1_NX_LUT_I3_1.s2
Import show expression: \gate.req_1_NX_LUT_I3_1.s3
Import show expression: \gate.req_1_NX_LUT_I3_1_O
Import show expression: \gate.req_1_NX_LUT_I3_1_O_NX_LUT_I2.I1
Import show expression: \gate.req_1_NX_LUT_I3_1_O_NX_LUT_I2.I2
Import show expression: \gate.req_1_NX_LUT_I3_1_O_NX_LUT_I2.I3
Import show expression: \gate.req_1_NX_LUT_I3_1_O_NX_LUT_I2.I4
Import show expression: \gate.req_1_NX_LUT_I3_1_O_NX_LUT_I2.O
Import show expression: \gate.req_1_NX_LUT_I3_1_O_NX_LUT_I2.s1
Import show expression: \gate.req_1_NX_LUT_I3_1_O_NX_LUT_I2.s2
Import show expression: \gate.req_1_NX_LUT_I3_1_O_NX_LUT_I2.s3
Import show expression: \gate.req_1_NX_LUT_I3_1_O_NX_LUT_I2_1.I1
Import show expression: \gate.req_1_NX_LUT_I3_1_O_NX_LUT_I2_1.I2
Import show expression: \gate.req_1_NX_LUT_I3_1_O_NX_LUT_I2_1.I3
Import show expression: \gate.req_1_NX_LUT_I3_1_O_NX_LUT_I2_1.I4
Import show expression: \gate.req_1_NX_LUT_I3_1_O_NX_LUT_I2_1.O
Import show expression: \gate.req_1_NX_LUT_I3_1_O_NX_LUT_I2_1.s1
Import show expression: \gate.req_1_NX_LUT_I3_1_O_NX_LUT_I2_1.s2
Import show expression: \gate.req_1_NX_LUT_I3_1_O_NX_LUT_I2_1.s3
Import show expression: \gate.req_1_NX_LUT_I3_1_O_NX_LUT_I2_I4
Import show expression: \gate.req_1_NX_LUT_I3_1_O_NX_LUT_I2_I4_NX_LUT_O.I1
Import show expression: \gate.req_1_NX_LUT_I3_1_O_NX_LUT_I2_I4_NX_LUT_O.I2
Import show expression: \gate.req_1_NX_LUT_I3_1_O_NX_LUT_I2_I4_NX_LUT_O.I3
Import show expression: \gate.req_1_NX_LUT_I3_1_O_NX_LUT_I2_I4_NX_LUT_O.I4
Import show expression: \gate.req_1_NX_LUT_I3_1_O_NX_LUT_I2_I4_NX_LUT_O.O
Import show expression: \gate.req_1_NX_LUT_I3_1_O_NX_LUT_I2_I4_NX_LUT_O.s1
Import show expression: \gate.req_1_NX_LUT_I3_1_O_NX_LUT_I2_I4_NX_LUT_O.s2
Import show expression: \gate.req_1_NX_LUT_I3_1_O_NX_LUT_I2_I4_NX_LUT_O.s3
Import show expression: \gate.req_1_NX_LUT_I3_1_O_NX_LUT_O.I1
Import show expression: \gate.req_1_NX_LUT_I3_1_O_NX_LUT_O.I2
Import show expression: \gate.req_1_NX_LUT_I3_1_O_NX_LUT_O.I3
Import show expression: \gate.req_1_NX_LUT_I3_1_O_NX_LUT_O.I4
Import show expression: \gate.req_1_NX_LUT_I3_1_O_NX_LUT_O.O
Import show expression: \gate.req_1_NX_LUT_I3_1_O_NX_LUT_O.s1
Import show expression: \gate.req_1_NX_LUT_I3_1_O_NX_LUT_O.s2
Import show expression: \gate.req_1_NX_LUT_I3_1_O_NX_LUT_O.s3
Import show expression: \gate.req_1_NX_LUT_I3_O
Import show expression: \gate.req_1_NX_LUT_I3_O_NX_LUT_O.I1
Import show expression: \gate.req_1_NX_LUT_I3_O_NX_LUT_O.I2
Import show expression: \gate.req_1_NX_LUT_I3_O_NX_LUT_O.I3
Import show expression: \gate.req_1_NX_LUT_I3_O_NX_LUT_O.I4
Import show expression: \gate.req_1_NX_LUT_I3_O_NX_LUT_O.O
Import show expression: \gate.req_1_NX_LUT_I3_O_NX_LUT_O.s1
Import show expression: \gate.req_1_NX_LUT_I3_O_NX_LUT_O.s2
Import show expression: \gate.req_1_NX_LUT_I3_O_NX_LUT_O.s3
Import show expression: \gate.req_1_NX_LUT_I3_O_NX_LUT_O_1.I1
Import show expression: \gate.req_1_NX_LUT_I3_O_NX_LUT_O_1.I2
Import show expression: \gate.req_1_NX_LUT_I3_O_NX_LUT_O_1.I3
Import show expression: \gate.req_1_NX_LUT_I3_O_NX_LUT_O_1.I4
Import show expression: \gate.req_1_NX_LUT_I3_O_NX_LUT_O_1.O
Import show expression: \gate.req_1_NX_LUT_I3_O_NX_LUT_O_1.s1
Import show expression: \gate.req_1_NX_LUT_I3_O_NX_LUT_O_1.s2
Import show expression: \gate.req_1_NX_LUT_I3_O_NX_LUT_O_1.s3
Import show expression: \gate.reset
Import show expression: \gate.state
Import show expression: \gate.state_NX_DFF_O.CK
Import show expression: \gate.state_NX_DFF_O.I
Import show expression: \gate.state_NX_DFF_O.L
Import show expression: \gate.state_NX_DFF_O.O
Import show expression: \gate.state_NX_DFF_O.R
Import show expression: \gate.state_NX_DFF_O.async_reset
Import show expression: \gate.state_NX_DFF_O.clock
Import show expression: \gate.state_NX_DFF_O.load
Import show expression: \gate.state_NX_DFF_O.sync_reset
Import show expression: \gate.state_NX_DFF_O_1.CK
Import show expression: \gate.state_NX_DFF_O_1.I
Import show expression: \gate.state_NX_DFF_O_1.L
Import show expression: \gate.state_NX_DFF_O_1.O
Import show expression: \gate.state_NX_DFF_O_1.R
Import show expression: \gate.state_NX_DFF_O_1.async_reset
Import show expression: \gate.state_NX_DFF_O_1.clock
Import show expression: \gate.state_NX_DFF_O_1.load
Import show expression: \gate.state_NX_DFF_O_1.sync_reset
Import show expression: \gate.state_NX_DFF_O_2.CK
Import show expression: \gate.state_NX_DFF_O_2.I
Import show expression: \gate.state_NX_DFF_O_2.L
Import show expression: \gate.state_NX_DFF_O_2.O
Import show expression: \gate.state_NX_DFF_O_2.R
Import show expression: \gate.state_NX_DFF_O_2.async_reset
Import show expression: \gate.state_NX_DFF_O_2.clock
Import show expression: \gate.state_NX_DFF_O_2.load
Import show expression: \gate.state_NX_DFF_O_2.sync_reset
Import show expression: \gate.state_NX_DFF_O_3.CK
Import show expression: \gate.state_NX_DFF_O_3.I
Import show expression: \gate.state_NX_DFF_O_3.L
Import show expression: \gate.state_NX_DFF_O_3.O
Import show expression: \gate.state_NX_DFF_O_3.R
Import show expression: \gate.state_NX_DFF_O_3.async_reset
Import show expression: \gate.state_NX_DFF_O_3.clock
Import show expression: \gate.state_NX_DFF_O_3.load
Import show expression: \gate.state_NX_DFF_O_3.sync_reset
Import show expression: \gate_gnt_0
Import show expression: \gate_gnt_1
Import show expression: \gold.clock
Import show expression: \gold.gnt_0
Import show expression: \gold.gnt_1
Import show expression: \gold.next_state
Import show expression: \gold.req_0
Import show expression: \gold.req_1
Import show expression: \gold.reset
Import show expression: \gold.state
Import show expression: \gold_gnt_0
Import show expression: \gold_gnt_1
Import show expression: \in_clock
Import show expression: \in_req_0
Import show expression: \in_req_1
Import show expression: \in_reset
Import show expression: \trigger

Solving problem with 30658 variables and 81043 clauses..
SAT proof finished - no model found: SUCCESS!

                  /$$$$$$      /$$$$$$$$     /$$$$$$$    
                 /$$__  $$    | $$_____/    | $$__  $$   
                | $$  \ $$    | $$          | $$  \ $$   
                | $$  | $$    | $$$$$       | $$  | $$   
                | $$  | $$    | $$__/       | $$  | $$   
                | $$/$$ $$    | $$          | $$  | $$   
                |  $$$$$$/ /$$| $$$$$$$$ /$$| $$$$$$$//$$
                 \____ $$$|__/|________/|__/|_______/|__/
                       \__/                              

End of script. Logfile hash: 95f9484463, CPU: user 0.32s system 0.00s, MEM: 45.76 MB peak
Yosys 0.32+66 (git sha1 2f901a829, clang 15.0.7 -fPIC -Os)
Time spent: 46% 1x sat (0 sec), 14% 21x read_verilog (0 sec), ...
