#ifndef __HI_SYSCTRL_PD_REG_H__
#define __HI_SYSCTRL_PD_REG_H__ 
#ifndef HI_SET_GET
#define HI_SET_GET(a0,a1,a2,a3,a4) 
#endif
#define HI_SC_TOP_CTRL0_OFFSET (0x400)
#define HI_SC_TOP_CTRL1_OFFSET (0x404)
#define HI_SC_TOP_CTRL2_OFFSET (0x408)
#define HI_SC_TOP_CTRL3_OFFSET (0x40C)
#define HI_SC_TOP_CTRL4_OFFSET (0x410)
#define HI_SC_TOP_CTRL5_OFFSET (0x414)
#define HI_SC_TOP_CTRL6_OFFSET (0x418)
#define HI_SC_TOP_CTRL7_OFFSET (0x41C)
#define HI_SC_TOP_CTRL8_OFFSET (0x420)
#define HI_SC_TOP_CTRL9_OFFSET (0x424)
#define HI_SC_TOP_CTRL10_OFFSET (0x428)
#define HI_SC_TOP_CTRL11_OFFSET (0x42C)
#define HI_SC_TOP_CTRL12_OFFSET (0x430)
#define HI_SC_TOP_CTRL13_OFFSET (0x434)
#define HI_SC_TOP_CTRL14_OFFSET (0x438)
#define HI_SC_TOP_CTRL15_OFFSET (0x43C)
#define HI_SC_TOP_CTRL16_OFFSET (0x440)
#define HI_SC_TOP_CTRL17_OFFSET (0x444)
#define HI_SC_TOP_CTRL18_OFFSET (0x448)
#define HI_SC_TOP_CTRL19_OFFSET (0x44C)
#define HI_SC_TOP_CTRL20_OFFSET (0x450)
#define HI_SC_TOP_CTRL21_OFFSET (0x454)
#define HI_SC_TOP_CTRL22_OFFSET (0x458)
#define HI_SC_TOP_CTRL23_OFFSET (0x45C)
#define HI_SC_TOP_CTRL24_OFFSET (0x460)
#define HI_SC_TOP_CTRL25_OFFSET (0x464)
#define HI_SC_TOP_CTRL26_OFFSET (0x468)
#define HI_SC_TOP_CTRL27_OFFSET (0x46C)
#define HI_SC_TOP_CTRL28_OFFSET (0x470)
#define HI_SC_TOP_CTRL29_OFFSET (0x474)
#define HI_SC_TOP_CTRL30_OFFSET (0x478)
#define HI_SC_TOP_STAT0_OFFSET (0x600)
#define HI_SC_TOP_STAT1_OFFSET (0x604)
#define HI_SC_TOP_STAT2_OFFSET (0x608)
#define HI_SC_TOP_STAT3_OFFSET (0x60C)
#define HI_SC_TOP_STAT4_OFFSET (0x610)
#define HI_SC_TOP_STAT5_OFFSET (0x614)
#define HI_SC_TOP_STAT6_OFFSET (0x618)
#define HI_SC_TOP_STAT7_OFFSET (0x61C)
#define HI_SC_TOP_STAT8_OFFSET (0x620)
#define HI_SC_TOP_STAT9_OFFSET (0x624)
#define HI_SC_TOP_STAT10_OFFSET (0x628)
#define HI_SC_PERI_CTRL0_OFFSET (0x800)
#define HI_SC_PERI_CTRL1_OFFSET (0x804)
#define HI_SC_PERI_CTRL2_OFFSET (0x808)
#define HI_SC_PERI_CTRL3_OFFSET (0x80C)
#define HI_SC_PERI_CTRL4_OFFSET (0x810)
#define HI_SC_PERI_CTRL5_OFFSET (0x814)
#define HI_SC_PERI_CTRL6_OFFSET (0x818)
#define HI_SC_PERI_CTRL7_OFFSET (0x81C)
#define HI_SC_PERI_CTRL8_OFFSET (0x820)
#define HI_SC_PERI_CTRL9_OFFSET (0x824)
#define HI_SC_PERI_CTRL10_OFFSET (0x828)
#define HI_SC_PERI_CTRL11_OFFSET (0x82C)
#define HI_SC_PERI_CTRL12_OFFSET (0x830)
#define HI_SC_PERI_CTRL13_OFFSET (0x834)
#define HI_SC_PERI_CTRL14_OFFSET (0x838)
#define HI_SC_PERI_CTRL15_OFFSET (0x83C)
#define HI_SC_PERI_CTRL16_OFFSET (0x840)
#define HI_SC_PERI_CTRL17_OFFSET (0x844)
#define HI_SC_PERI_CTRL19_OFFSET (0x84C)
#define HI_SC_PERI_CTRL20_OFFSET (0x850)
#define HI_SC_PERI_CTRL21_OFFSET (0x854)
#define HI_SC_PERI_CTRL25_OFFSET (0x864)
#define HI_SC_PERI_CTRL26_OFFSET (0x868)
#define HI_SC_PERI_CTRL27_OFFSET (0x86C)
#define HI_SC_PERI_CTRL28_OFFSET (0x870)
#define HI_SC_PERI_CTRL29_OFFSET (0x874)
#define HI_SC_PERI_CTRL30_OFFSET (0x878)
#define HI_SC_PERI_CTRL31_OFFSET (0x87C)
#define HI_SC_PERI_CTRL32_OFFSET (0x880)
#define HI_SC_PERI_CTRL33_OFFSET (0x884)
#define HI_SC_PERI_CTRL34_OFFSET (0x888)
#define HI_SC_PERI_CTRL35_OFFSET (0x88C)
#define HI_SC_PERI_CTRL64_OFFSET (0x900)
#define HI_SC_PERI_CTRL65_OFFSET (0x904)
#define HI_SC_PERI_CTRL66_OFFSET (0x908)
#define HI_SC_PERI_CTRL67_OFFSET (0x90C)
#define HI_SC_PERI_CTRL68_OFFSET (0x910)
#define HI_SC_PERI_CTRL69_OFFSET (0x914)
#define HI_SC_PERI_CTRL70_OFFSET (0x918)
#define HI_SC_PERI_STAT0_OFFSET (0xA00)
#define HI_SC_PERI_STAT1_OFFSET (0xA04)
#define HI_SC_PERI_STAT2_OFFSET (0xA08)
#define HI_SC_PERI_STAT12_OFFSET (0xA30)
#define HI_SC_PERI_STAT13_OFFSET (0xA34)
#define HI_SC_PERI_STAT14_OFFSET (0xA38)
#define HI_SC_PERI_STAT15_OFFSET (0xA3C)
#define HI_SC_PERI_STAT16_OFFSET (0xA40)
#define HI_SC_PERI_STAT17_OFFSET (0xA44)
#define HI_SC_PERI_STAT18_OFFSET (0xA48)
#define HI_SC_PERI_STAT19_OFFSET (0xA4C)
#define HI_SC_PERI_STAT20_OFFSET (0xA50)
#define HI_SC_PERI_STAT21_OFFSET (0xA54)
#define HI_SC_PERI_STAT22_OFFSET (0xA58)
#define HI_SC_PERI_STAT23_OFFSET (0xA5C)
#define HI_SC_PERI_STAT24_OFFSET (0xA60)
#define HI_SC_PERI_STAT25_OFFSET (0xA64)
#define HI_SC_PERI_STAT26_OFFSET (0xA68)
#define HI_SC_PERI_STAT27_OFFSET (0xA6C)
#define HI_SC_PERI_STAT28_OFFSET (0xA70)
#define HI_SC_PERI_STAT29_OFFSET (0xA74)
#define HI_SC_PERI_STAT30_OFFSET (0xA78)
#define HI_SC_PERI_STAT31_OFFSET (0xA7C)
#define HI_SC_PERI_STAT32_OFFSET (0xA80)
#define HI_SC_PERI_STAT33_OFFSET (0xA84)
#define HI_SC_PERI_STAT34_OFFSET (0xA88)
#define HI_SC_PERI_STAT35_OFFSET (0xA8C)
#define HI_SC_PERI_STAT36_OFFSET (0xA90)
#define HI_SC_PERI_STAT37_OFFSET (0xA94)
#define HI_SC_PERI_STAT38_OFFSET (0xA98)
#define HI_SC_PERI_STAT39_OFFSET (0xA9C)
#define HI_SC_PERI_STAT40_OFFSET (0xAA0)
#define HI_SC_PERI_STAT41_OFFSET (0xAA4)
#define HI_SC_PERI_STAT42_OFFSET (0xAA8)
#define HI_SC_PERI_STAT43_OFFSET (0xAAC)
#define HI_SC_PERI_STAT44_OFFSET (0xAB0)
#define HI_SC_PERI_STAT45_OFFSET (0xAB4)
#define HI_SC_PERI_STAT46_OFFSET (0xAB8)
#define HI_SC_PERI_STAT47_OFFSET (0xABC)
#define HI_SC_PERI_STAT48_OFFSET (0xAC0)
#define HI_SC_PERI_STAT49_OFFSET (0xAC4)
#define HI_SC_PERI_STAT50_OFFSET (0xAC8)
#define HI_SC_PERI_STAT51_OFFSET (0xACC)
#define HI_SC_PERI_STAT52_OFFSET (0xAD0)
#define HI_SC_PERI_STAT53_OFFSET (0xAD4)
#define HI_SC_PERI_STAT54_OFFSET (0xAD8)
#define HI_SC_PERI_STAT55_OFFSET (0xADC)
#define HI_SC_PERI_STAT56_OFFSET (0xAE0)
#define HI_SC_PERI_STAT57_OFFSET (0xAE4)
#define HI_SC_PERI_STAT73_OFFSET (0xB24)
#define HI_SC_PERI_STAT74_OFFSET (0xB28)
#define HI_SC_PERI_STAT75_OFFSET (0xB2C)
#define HI_SC_PERI_STAT76_OFFSET (0xB30)
#define HI_SC_PERI_STAT77_OFFSET (0xB34)
#define HI_SC_PERI_STAT78_OFFSET (0xB38)
#define HI_SC_PERI_STAT79_OFFSET (0xB3C)
#define HI_SC_PERI_STAT80_OFFSET (0xB40)
#define HI_SC_PERI_STAT81_OFFSET (0xB44)
#define HI_SC_PERI_STAT82_OFFSET (0xB48)
#define HI_SC_PERI_STAT83_OFFSET (0xB4C)
#define HI_SC_PERI_STAT84_OFFSET (0xB50)
#define HI_SC_PERI_STAT85_OFFSET (0xB54)
#define HI_SC_PERI_STAT86_OFFSET (0xB58)
#define HI_SC_PERI_STAT87_OFFSET (0xB5C)
#define HI_SC_PERI_STAT88_OFFSET (0xB60)
#define HI_SC_PERI_STAT89_OFFSET (0xB64)
#define HI_SC_PERI_STAT90_OFFSET (0xB68)
#define HI_SC_PERI_STAT91_OFFSET (0xB6C)
#define HI_SC_PERI_STAT92_OFFSET (0xB70)
#define HI_SC_PERI_STAT93_OFFSET (0xB74)
#define HI_SC_PERI_STAT94_OFFSET (0xB78)
#define HI_SC_PERI_STAT95_OFFSET (0xB7C)
#define HI_SC_PERI_STAT96_OFFSET (0xB80)
#define HI_SC_PERI_STAT97_OFFSET (0xB84)
#define HI_SC_PERI_STAT98_OFFSET (0xB88)
#define HI_SC_PERI_STAT99_OFFSET (0xB8C)
#define HI_SC_PERI_STAT100_OFFSET (0xB90)
#define HI_SC_PERI_STAT101_OFFSET (0xB94)
#define HI_SC_PERI_STAT102_OFFSET (0xB98)
#define HI_SC_PERI_STAT103_OFFSET (0xB9C)
#define HI_SC_PERI_STAT104_OFFSET (0xBA0)
#define HI_SC_PERI_STAT105_OFFSET (0xBA4)
#define HI_VERSION_ID_OFFSET (0xF00)
#ifndef __ASSEMBLY__
typedef union
{
    struct
    {
        unsigned int reserved : 13;
        unsigned int sw_acpu_boot_addr : 19;
    } bits;
    unsigned int u32;
}HI_SC_TOP_CTRL0_T;
typedef union
{
    struct
    {
        unsigned int reserved : 16;
        unsigned int sw_hifi_boot_addr : 16;
    } bits;
    unsigned int u32;
}HI_SC_TOP_CTRL1_T;
typedef union
{
    struct
    {
        unsigned int acpu_remap_size : 2;
        unsigned int hifi_remap_size : 2;
        unsigned int reserved : 28;
    } bits;
    unsigned int u32;
}HI_SC_TOP_CTRL2_T;
typedef union
{
    struct
    {
        unsigned int reserved_8 : 1;
        unsigned int acpu_cfgnmfi : 1;
        unsigned int acpu_cfgsdisable : 1;
        unsigned int reserved_7 : 1;
        unsigned int acpu_pwrctli0 : 2;
        unsigned int reserved_6 : 1;
        unsigned int reserved_5 : 1;
        unsigned int reserved_4 : 1;
        unsigned int reserved_3 : 1;
        unsigned int acpu_eventi_cfg : 2;
        unsigned int reserved_2 : 1;
        unsigned int reserved_1 : 1;
        unsigned int acpu_l1rstdisable : 1;
        unsigned int acpu_l2rstdisable : 1;
        unsigned int dw_x2x_a17_cg_en0 : 1;
        unsigned int dw_x2x_a17_cg_en1 : 1;
        unsigned int acpu_iminln : 1;
        unsigned int acpu_sc_wdt_rst_en : 1;
        unsigned int gic_cfgsdisable : 1;
        unsigned int acpu_syscnt_halt_en : 1;
        unsigned int acpu_acinactm : 1;
        unsigned int acpu_dbgpwrdup : 1;
        unsigned int reserved_0 : 7;
        unsigned int l2flushreq : 1;
    } bits;
    unsigned int u32;
}HI_SC_TOP_CTRL3_T;
typedef union
{
    struct
    {
        unsigned int reserved_14 : 1;
        unsigned int reserved_13 : 1;
        unsigned int reserved_12 : 1;
        unsigned int reserved_11 : 1;
        unsigned int reserved_10 : 2;
        unsigned int reserved_9 : 1;
        unsigned int reserved_8 : 1;
        unsigned int reserved_7 : 1;
        unsigned int reserved_6 : 1;
        unsigned int moda9_eventi_cfg : 2;
        unsigned int reserved_5 : 2;
        unsigned int reserved_4 : 1;
        unsigned int reserved_3 : 1;
        unsigned int reserved_2 : 3;
        unsigned int reserved_1 : 1;
        unsigned int reserved_0 : 12;
    } bits;
    unsigned int u32;
}HI_SC_TOP_CTRL4_T;
typedef union
{
    struct
    {
        unsigned int hifi_ocdhaltonreset : 1;
        unsigned int hifi_runstall : 1;
        unsigned int hifi_statvectorsel : 1;
        unsigned int reserved_3 : 3;
        unsigned int reserved_2 : 3;
        unsigned int reserved_1 : 1;
        unsigned int reserved_0 : 22;
    } bits;
    unsigned int u32;
}HI_SC_TOP_CTRL5_T;
typedef union
{
    struct
    {
        unsigned int lcd_rst_n : 1;
        unsigned int emi_sel : 1;
        unsigned int zsi_en : 1;
        unsigned int sio_master_mode : 1;
        unsigned int reserved_3 : 1;
        unsigned int reserved_2 : 2;
        unsigned int ssp0_mode : 1;
        unsigned int ssp1_mode : 1;
        unsigned int reserved_1 : 11;
        unsigned int hifi_uart_en : 5;
        unsigned int reserved_0 : 6;
        unsigned int testshare_en : 1;
    } bits;
    unsigned int u32;
}HI_SC_TOP_CTRL6_T;
typedef union
{
    struct
    {
        unsigned int gmac_gatedclock_en : 1;
        unsigned int axi_pcie_gatedclock_en : 1;
        unsigned int reserved_6 : 1;
        unsigned int reserved_5 : 1;
        unsigned int reserved_4 : 3;
        unsigned int reserved_3 : 1;
        unsigned int reserved_2 : 1;
        unsigned int reserved_1 : 17;
        unsigned int hifi_cg_en : 1;
        unsigned int reserved_0 : 5;
    } bits;
    unsigned int u32;
}HI_SC_TOP_CTRL7_T;
typedef union
{
    struct
    {
        unsigned int hifi_spram_ret1n : 1;
        unsigned int hifi_spram_ret2n : 1;
        unsigned int hifi_spram_pgen : 1;
        unsigned int reserved_3 : 1;
        unsigned int hifi_spram_ema : 3;
        unsigned int reserved_2 : 2;
        unsigned int hifi_spram_emaw : 2;
        unsigned int hifi_spram_emas : 1;
        unsigned int reserved_1 : 4;
        unsigned int reserved_0 : 16;
    } bits;
    unsigned int u32;
}HI_SC_TOP_CTRL8_T;
typedef union
{
    struct
    {
        unsigned int acpu_hs_mem_adjust : 12;
        unsigned int reserved_3 : 4;
        unsigned int reserved_2 : 4;
        unsigned int acpu_spram_ema : 3;
        unsigned int reserved_1 : 2;
        unsigned int acpu_spram_emaw : 2;
        unsigned int acpu_spram_emas : 1;
        unsigned int reserved_0 : 4;
    } bits;
    unsigned int u32;
}HI_SC_TOP_CTRL9_T;
typedef union
{
    struct
    {
        unsigned int reserved_2 : 4;
        unsigned int acpu_spram_ret1n : 1;
        unsigned int acpu_spram_ret2n : 1;
        unsigned int acpu_spram_pgen : 1;
        unsigned int reserved_1 : 1;
        unsigned int reserved_0 : 24;
    } bits;
    unsigned int u32;
}HI_SC_TOP_CTRL10_T;
typedef union
{
    struct
    {
        unsigned int reserved_1 : 16;
        unsigned int reserved_0 : 16;
    } bits;
    unsigned int u32;
}HI_SC_TOP_CTRL11_T;
typedef union
{
    struct
    {
        unsigned int reserved : 8;
        unsigned int intr_merge0_en : 1;
        unsigned int intr_merge0_mode : 1;
        unsigned int intr_merge1_en : 1;
        unsigned int intr_merge1_mode : 1;
        unsigned int intr_merge2_en : 1;
        unsigned int intr_merge2_mode : 1;
        unsigned int intr_merge3_en : 1;
        unsigned int intr_merge3_mode : 1;
        unsigned int intr_merge0_sel : 4;
        unsigned int intr_merge1_sel : 4;
        unsigned int intr_merge2_sel : 4;
        unsigned int intr_merge3_sel : 4;
    } bits;
    unsigned int u32;
}HI_SC_TOP_CTRL12_T;
typedef union
{
    struct
    {
        unsigned int intr_merge0_timer0 : 16;
        unsigned int intr_merge0_timer1 : 16;
    } bits;
    unsigned int u32;
}HI_SC_TOP_CTRL13_T;
typedef union
{
    struct
    {
        unsigned int int2_merge0_timer2 : 16;
        unsigned int intr_merge0_timer3 : 16;
    } bits;
    unsigned int u32;
}HI_SC_TOP_CTRL14_T;
typedef union
{
    struct
    {
        unsigned int sysctrl_intr_acpu : 2;
        unsigned int sysctrl_intr_mdma9 : 2;
        unsigned int sysctrl_intr_cm3 : 2;
        unsigned int sysctrl_acpu_fiq : 1;
        unsigned int sysctrl_ccpu_fiq : 1;
        unsigned int reserved : 24;
    } bits;
    unsigned int u32;
}HI_SC_TOP_CTRL15_T;
typedef union
{
    struct
    {
        unsigned int sysctrl_intr_acpu : 2;
        unsigned int sysctrl_intr_mdma9 : 2;
        unsigned int sysctrl_intr_cm3 : 2;
        unsigned int sysctrl_acpu_fiq : 1;
        unsigned int sysctrl_ccpu_fiq : 1;
        unsigned int reserved : 24;
    } bits;
    unsigned int u32;
}HI_SC_TOP_CTRL16_T;
typedef union
{
    struct
    {
        unsigned int sysctrl_intr_acpu : 2;
        unsigned int sysctrl_intr_mdma9 : 2;
        unsigned int sysctrl_intr_cm3 : 2;
        unsigned int sysctrl_acpu_fiq : 1;
        unsigned int sysctrl_ccpu_fiq : 1;
        unsigned int reserved : 24;
    } bits;
    unsigned int u32;
}HI_SC_TOP_CTRL17_T;
typedef union
{
    struct
    {
        unsigned int reserved_1 : 16;
        unsigned int reserved_0 : 16;
    } bits;
    unsigned int u32;
}HI_SC_TOP_CTRL18_T;
typedef union
{
    struct
    {
        unsigned int hifi_nmi : 16;
        unsigned int reserved : 16;
    } bits;
    unsigned int u32;
}HI_SC_TOP_CTRL19_T;
typedef union
{
    struct
    {
        unsigned int reserved_1 : 5;
        unsigned int cm3_eventi_cfg : 3;
        unsigned int reserved_0 : 24;
    } bits;
    unsigned int u32;
}HI_SC_TOP_CTRL20_T;
typedef union
{
    struct
    {
        unsigned int reserved_8 : 1;
        unsigned int reserved_7 : 3;
        unsigned int reserved_6 : 5;
        unsigned int reserved_5 : 3;
        unsigned int reserved_4 : 4;
        unsigned int reserved_3 : 3;
        unsigned int reserved_2 : 1;
        unsigned int reserved_1 : 6;
        unsigned int reserved_0 : 6;
    } bits;
    unsigned int u32;
}HI_SC_TOP_CTRL21_T;
typedef union
{
    struct
    {
        unsigned int test_sys_sel : 5;
        unsigned int reserved : 27;
    } bits;
    unsigned int u32;
}HI_SC_TOP_CTRL22_T;
typedef union
{
    struct
    {
        unsigned int scpll_soc_en : 1;
        unsigned int gpll_soc_en : 1;
        unsigned int clk_49m_soc_en : 1;
        unsigned int clk_26m_soc_en : 1;
        unsigned int reserved : 28;
    } bits;
    unsigned int u32;
}HI_SC_TOP_CTRL23_T;
typedef union
{
    struct
    {
        unsigned int func_mbist_mode : 1;
        unsigned int func_mbist_cpu_enable : 1;
        unsigned int func_mbist_cpu_write_enable : 1;
        unsigned int reserved : 29;
    } bits;
    unsigned int u32;
}HI_SC_TOP_CTRL24_T;
typedef union
{
    struct
    {
        unsigned int func_mbist_cpu_data_in : 32;
    } bits;
    unsigned int u32;
}HI_SC_TOP_CTRL25_T;
typedef union
{
    struct
    {
        unsigned int acpu_cfgaddrfiltens : 1;
        unsigned int acpu_cfgaddrfiltenns : 1;
        unsigned int reserved : 30;
    } bits;
    unsigned int u32;
}HI_SC_TOP_CTRL26_T;
typedef union
{
    struct
    {
        unsigned int acpu_cfgaddrfiltstarts : 20;
        unsigned int reserved : 12;
    } bits;
    unsigned int u32;
}HI_SC_TOP_CTRL27_T;
typedef union
{
    struct
    {
        unsigned int acpu_cfgaddrfiltends : 20;
        unsigned int reserved : 12;
    } bits;
    unsigned int u32;
}HI_SC_TOP_CTRL28_T;
typedef union
{
    struct
    {
        unsigned int acpu_cfgaddrfiltstartns : 20;
        unsigned int reserved : 12;
    } bits;
    unsigned int u32;
}HI_SC_TOP_CTRL29_T;
typedef union
{
    struct
    {
        unsigned int acpu_cfgaddrfiltendns : 20;
        unsigned int reserved : 12;
    } bits;
    unsigned int u32;
}HI_SC_TOP_CTRL30_T;
typedef union
{
    struct
    {
        unsigned int acpu_pmupriv : 1;
        unsigned int acpu_pmusecure : 1;
        unsigned int acpu_smpnamp : 1;
        unsigned int acpu_scuevabort : 1;
        unsigned int acpu_pwrctlo0 : 2;
        unsigned int reserved_1 : 10;
        unsigned int acpu_pmupl1 : 1;
        unsigned int acpu_pmupl2 : 1;
        unsigned int acpu_dbgnopwrdwn : 1;
        unsigned int acpu_dbgpwrupreq : 1;
        unsigned int reserved_0 : 11;
        unsigned int acpu_l2flushdone : 1;
    } bits;
    unsigned int u32;
}HI_SC_TOP_STAT0_T;
typedef union
{
    struct
    {
        unsigned int hifi_pwaitmode : 1;
        unsigned int hifi_xocdmode : 1;
        unsigned int reserved_9 : 14;
        unsigned int reserved_8 : 1;
        unsigned int reserved_7 : 1;
        unsigned int reserved_6 : 1;
        unsigned int reserved_5 : 1;
        unsigned int reserved_4 : 1;
        unsigned int reserved_3 : 1;
        unsigned int reserved_2 : 1;
        unsigned int reserved_1 : 1;
        unsigned int reserved_0 : 8;
    } bits;
    unsigned int u32;
}HI_SC_TOP_STAT1_T;
typedef union
{
    struct
    {
        unsigned int reserved_5 : 10;
        unsigned int reserved_4 : 1;
        unsigned int reserved_3 : 1;
        unsigned int reserved_2 : 10;
        unsigned int reserved_1 : 1;
        unsigned int reserved_0 : 9;
    } bits;
    unsigned int u32;
}HI_SC_TOP_STAT2_T;
typedef union
{
    struct
    {
        unsigned int reserved_2 : 10;
        unsigned int reserved_1 : 1;
        unsigned int reserved_0 : 21;
    } bits;
    unsigned int u32;
}HI_SC_TOP_STAT3_T;
typedef union
{
    struct
    {
        unsigned int acpu_parityfail0 : 8;
        unsigned int acpu_parityfailscu : 1;
        unsigned int reserved_3 : 3;
        unsigned int reserved_2 : 8;
        unsigned int reserved_1 : 1;
        unsigned int reserved_0 : 11;
    } bits;
    unsigned int u32;
}HI_SC_TOP_STAT4_T;
typedef union
{
    struct
    {
        unsigned int acpu_deflags0 : 7;
        unsigned int reserved_2 : 9;
        unsigned int reserved_1 : 7;
        unsigned int reserved_0 : 9;
    } bits;
    unsigned int u32;
}HI_SC_TOP_STAT5_T;
typedef union
{
    struct
    {
        unsigned int reserved_1 : 16;
        unsigned int reserved_0 : 16;
    } bits;
    unsigned int u32;
}HI_SC_TOP_STAT6_T;
typedef union
{
    struct
    {
        unsigned int reserved_5 : 16;
        unsigned int reserved_4 : 6;
        unsigned int reserved_3 : 2;
        unsigned int reserved_2 : 2;
        unsigned int reserved_1 : 2;
        unsigned int reserved_0 : 4;
    } bits;
    unsigned int u32;
}HI_SC_TOP_STAT7_T;
typedef union
{
    struct
    {
        unsigned int func_mbist_cpu_data_out : 32;
    } bits;
    unsigned int u32;
}HI_SC_TOP_STAT8_T;
typedef union
{
    struct
    {
        unsigned int scpll_timeout : 1;
        unsigned int gpll_timeout : 1;
        unsigned int reserved : 30;
    } bits;
    unsigned int u32;
}HI_SC_TOP_STAT9_T;
typedef union
{
    struct
    {
        unsigned int reserved : 32;
    } bits;
    unsigned int u32;
}HI_SC_TOP_STAT10_T;
typedef union
{
    struct
    {
        unsigned int acc_width_regulate_en : 1;
        unsigned int reserved_12 : 1;
        unsigned int reserved_11 : 1;
        unsigned int reserved_10 : 1;
        unsigned int mmc0_sample_tuning_enable : 1;
        unsigned int reserved_9 : 1;
        unsigned int reserved_8 : 1;
        unsigned int reserved_7 : 1;
        unsigned int reserved_6 : 1;
        unsigned int reserved_5 : 1;
        unsigned int amon_soc_monitor_start : 1;
        unsigned int pmussi0_mst_cnt : 3;
        unsigned int reserved_4 : 1;
        unsigned int reserved_3 : 5;
        unsigned int reserved_2 : 4;
        unsigned int reserved_1 : 4;
        unsigned int reserved_0 : 4;
    } bits;
    unsigned int u32;
}HI_SC_PERI_CTRL0_T;
typedef union
{
    struct
    {
        unsigned int wdt_clk_en : 1;
        unsigned int reserved_1 : 2;
        unsigned int wdt_en_ov : 1;
        unsigned int reserved_0 : 12;
        unsigned int wdt_en_ctrl : 16;
    } bits;
    unsigned int u32;
}HI_SC_PERI_CTRL1_T;
typedef union
{
    struct
    {
        unsigned int reserved_18 : 1;
        unsigned int reserved_17 : 1;
        unsigned int reserved_16 : 1;
        unsigned int reserved_15 : 1;
        unsigned int reserved_14 : 1;
        unsigned int reserved_13 : 1;
        unsigned int reserved_12 : 1;
        unsigned int reserved_11 : 1;
        unsigned int reserved_10 : 1;
        unsigned int dw_ssi_gatedclock_en : 1;
        unsigned int reserved_9 : 1;
        unsigned int hdlc_soft_gate_clk_en : 1;
        unsigned int reseved : 1;
        unsigned int reserved_8 : 1;
        unsigned int reserved_7 : 5;
        unsigned int reserved_6 : 1;
        unsigned int reserved_5 : 2;
        unsigned int reserved_4 : 1;
        unsigned int ipcm1_auto_clk_gate_en : 1;
        unsigned int ipcm1_soft_gate_clk_en : 1;
        unsigned int reserved_3 : 1;
        unsigned int reserved_2 : 1;
        unsigned int reserved_1 : 1;
        unsigned int ipcm0_auto_clk_gate_en : 1;
        unsigned int ipcm0_soft_gate_clk_en : 1;
        unsigned int hdlc_auto_clk_gate_en : 1;
        unsigned int reserved_0 : 1;
    } bits;
    unsigned int u32;
}HI_SC_PERI_CTRL2_T;
typedef union
{
    struct
    {
        unsigned int reserved_7 : 1;
        unsigned int reserved_6 : 6;
        unsigned int mccrc_ddrphy_ac_pdd : 1;
        unsigned int ddrc_apb_gt_en : 1;
        unsigned int dw_axi_cpu_cg_en : 1;
        unsigned int dw_axi_glb_cg_en : 1;
        unsigned int dw_axi_mst_cg_en : 1;
        unsigned int dw_axi_amon_gatedclock_en : 1;
        unsigned int dw_x2x_dramtest_cg_en : 1;
        unsigned int reserved_5 : 1;
        unsigned int dw_x2x_async_cg_en : 1;
        unsigned int reserved_4 : 1;
        unsigned int dw_x2h_qsync_cg_en : 1;
        unsigned int dw_hmx_cg_en : 1;
        unsigned int dw_x2p_cg_en : 1;
        unsigned int reserved_3 : 1;
        unsigned int ashb_gatedclock_en : 1;
        unsigned int dw_ahb_mst_gatedclock_en : 1;
        unsigned int reserved_2 : 1;
        unsigned int edmac_autogated_clk_en : 1;
        unsigned int dw_x2x_ddrc_cg_en : 1;
        unsigned int dw_x2x_gic_cg_en : 1;
        unsigned int reserved_1 : 4;
        unsigned int reserved_0 : 1;
    } bits;
    unsigned int u32;
}HI_SC_PERI_CTRL3_T;
typedef union
{
    struct
    {
        unsigned int exmbist_en : 1;
        unsigned int reserved_3 : 1;
        unsigned int mddrc_csysreq : 1;
        unsigned int mddrc_secure_boot_lock : 1;
        unsigned int reserved_2 : 12;
        unsigned int reserved_1 : 4;
        unsigned int reserved_0 : 12;
    } bits;
    unsigned int u32;
}HI_SC_PERI_CTRL4_T;
typedef union
{
    struct
    {
        unsigned int reserved_5 : 4;
        unsigned int soc_spram_ema : 3;
        unsigned int reserved_4 : 2;
        unsigned int soc_spram_emaw : 2;
        unsigned int soc_spram_emas : 1;
        unsigned int reserved_3 : 4;
        unsigned int reserved_2 : 4;
        unsigned int soc_tpram_emaa : 3;
        unsigned int reserved_1 : 1;
        unsigned int soc_tpram_emab : 3;
        unsigned int soc_tpram_emasa : 1;
        unsigned int soc_tpram_colldisn : 1;
        unsigned int reserved_0 : 3;
    } bits;
    unsigned int u32;
}HI_SC_PERI_CTRL5_T;
typedef union
{
    struct
    {
        unsigned int reserved_7 : 4;
        unsigned int reserved_6 : 3;
        unsigned int reserved_5 : 2;
        unsigned int reserved_4 : 2;
        unsigned int reserved_3 : 1;
        unsigned int reserved_2 : 1;
        unsigned int reserved_1 : 3;
        unsigned int reserved_0 : 16;
    } bits;
    unsigned int u32;
}HI_SC_PERI_CTRL6_T;
typedef union
{
    struct
    {
        unsigned int nandc_mem_ret1n : 1;
        unsigned int nandc_mem_ret2n : 1;
        unsigned int nandc_mem_pgen : 1;
        unsigned int reserved_7 : 1;
        unsigned int cs_mem_ret1n : 1;
        unsigned int cs_mem_ret2n : 1;
        unsigned int cs_mem_pgen : 1;
        unsigned int reserved_6 : 1;
        unsigned int amon_soc_mem_ret1n : 1;
        unsigned int amon_soc_mem_ret2n : 1;
        unsigned int amon_soc_mem_pgen : 1;
        unsigned int reserved_5 : 1;
        unsigned int ipf_mem_ret1n : 1;
        unsigned int ipf_mem_ret2n : 1;
        unsigned int ipf_mem_pgen : 1;
        unsigned int reserved_4 : 1;
        unsigned int edmac_mem_ret1n : 1;
        unsigned int edmac_mem_ret2n : 1;
        unsigned int edmac_mem_pgen : 1;
        unsigned int reserved_3 : 1;
        unsigned int socp_mem_ret1n : 1;
        unsigned int socp_mem_ret2n : 1;
        unsigned int socp_mem_pgen : 1;
        unsigned int reserved_2 : 1;
        unsigned int uart_mem_ret1n : 1;
        unsigned int uart_mem_ret2n : 1;
        unsigned int uart_mem_pgen : 1;
        unsigned int reserved_1 : 1;
        unsigned int spe_mem_ret1n : 1;
        unsigned int spe_mem_ret2n : 1;
        unsigned int spe_mem_pgen : 1;
        unsigned int reserved_0 : 1;
    } bits;
    unsigned int u32;
}HI_SC_PERI_CTRL7_T;
typedef union
{
    struct
    {
        unsigned int emi_mem_ret1n : 1;
        unsigned int emi_mem_ret2n : 1;
        unsigned int emi_mem_pgen : 1;
        unsigned int reserved_3 : 1;
        unsigned int rsr_mem_ret1n : 1;
        unsigned int rsr_mem_ret2n : 1;
        unsigned int rsr_mem_pgen : 1;
        unsigned int reserved_2 : 1;
        unsigned int dx_mem_ret1n : 1;
        unsigned int dx_mem_ret2n : 1;
        unsigned int dx_mem_pgen : 1;
        unsigned int reserved_1 : 1;
        unsigned int reserved_0 : 20;
    } bits;
    unsigned int u32;
}HI_SC_PERI_CTRL8_T;
typedef union
{
    struct
    {
        unsigned int h2x_dbg_rd_outstd : 4;
        unsigned int h2x_dbg_wr_outstd : 4;
        unsigned int h2x_dbg_port_sel : 4;
        unsigned int reserved : 17;
        unsigned int h2x_dbg_h2x_sel : 1;
        unsigned int h2x_dbg_stat_clr : 1;
        unsigned int h2x_dbg_incr_spen : 1;
    } bits;
    unsigned int u32;
}HI_SC_PERI_CTRL9_T;
typedef union
{
    struct
    {
        unsigned int reserved : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_CTRL10_T;
typedef union
{
    struct
    {
        unsigned int cs_event_hwe : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_CTRL11_T;
typedef union
{
    struct
    {
        unsigned int reserved_6 : 1;
        unsigned int reserved_5 : 1;
        unsigned int reserved_4 : 1;
        unsigned int reserved_3 : 1;
        unsigned int cs_tpctl : 1;
        unsigned int reserved_2 : 1;
        unsigned int cs_dbgswen : 1;
        unsigned int reserved_1 : 1;
        unsigned int cs_tpmaxdataasize : 5;
        unsigned int cs_nsguaren : 1;
        unsigned int cs_tsmaxwidth : 1;
        unsigned int cs_tsnatural : 1;
        unsigned int cs_etr_lp_cg_en : 1;
        unsigned int reserved_0 : 15;
    } bits;
    unsigned int u32;
}HI_SC_PERI_CTRL12_T;
typedef union
{
    struct
    {
        unsigned int reserved_4 : 12;
        unsigned int reserved_3 : 4;
        unsigned int reserved_2 : 12;
        unsigned int reserved_1 : 3;
        unsigned int reserved_0 : 1;
    } bits;
    unsigned int u32;
}HI_SC_PERI_CTRL13_T;
typedef union
{
    struct
    {
        unsigned int reserved_1 : 20;
        unsigned int reserved_0 : 12;
    } bits;
    unsigned int u32;
}HI_SC_PERI_CTRL14_T;
typedef union
{
    struct
    {
        unsigned int ebi_normal_mode : 1;
        unsigned int reserved_2 : 3;
        unsigned int ebi_timeoutvalue1 : 10;
        unsigned int reserved_1 : 2;
        unsigned int ebi_timeoutvalue2 : 10;
        unsigned int reserved_0 : 6;
    } bits;
    unsigned int u32;
}HI_SC_PERI_CTRL15_T;
typedef union
{
    struct
    {
        unsigned int reserved_3 : 1;
        unsigned int reserved_2 : 1;
        unsigned int reserved_1 : 6;
        unsigned int reserved_0 : 24;
    } bits;
    unsigned int u32;
}HI_SC_PERI_CTRL16_T;
typedef union
{
    struct
    {
        unsigned int reserved_16 : 1;
        unsigned int reserved_15 : 1;
        unsigned int reserved_14 : 1;
        unsigned int reserved_13 : 1;
        unsigned int reserved_12 : 1;
        unsigned int reserved_11 : 1;
        unsigned int reserved_10 : 1;
        unsigned int reserved_9 : 1;
        unsigned int reserved_8 : 1;
        unsigned int reserved_7 : 1;
        unsigned int reserved_6 : 1;
        unsigned int reserved_5 : 1;
        unsigned int reserved_4 : 1;
        unsigned int reserved_3 : 1;
        unsigned int reserved_2 : 1;
        unsigned int reserved_1 : 1;
        unsigned int reserved_0 : 16;
    } bits;
    unsigned int u32;
}HI_SC_PERI_CTRL17_T;
typedef union
{
    struct
    {
        unsigned int reserved_7 : 8;
        unsigned int reserved_6 : 2;
        unsigned int reserved_5 : 2;
        unsigned int reserved_4 : 2;
        unsigned int reserved_3 : 2;
        unsigned int axi_mst_priority_m9 : 4;
        unsigned int reserved_2 : 4;
        unsigned int axi_cpu_priority_m1 : 2;
        unsigned int axi_cpu_priority_m2 : 2;
        unsigned int axi_cpu_priority_m3 : 2;
        unsigned int reserved_1 : 1;
        unsigned int reserved_0 : 1;
    } bits;
    unsigned int u32;
}HI_SC_PERI_CTRL19_T;
typedef union
{
    struct
    {
        unsigned int reserved_1 : 1;
        unsigned int axi_glb_priority_m1 : 3;
        unsigned int axi_glb_priority_m2 : 3;
        unsigned int axi_glb_priority_m3 : 3;
        unsigned int axi_glb_priority_m4 : 3;
        unsigned int axi_glb_priority_m5 : 3;
        unsigned int axi_glb_priority_m6 : 3;
        unsigned int reserved_0 : 3;
        unsigned int axi_mst_cache_cfg_en : 1;
        unsigned int axi_mst_sideband : 5;
        unsigned int axi_mst_cache : 4;
    } bits;
    unsigned int u32;
}HI_SC_PERI_CTRL20_T;
typedef union
{
    struct
    {
        unsigned int axi_mst_priority_m1 : 4;
        unsigned int axi_mst_priority_m2 : 4;
        unsigned int axi_mst_priority_m3 : 4;
        unsigned int axi_mst_priority_m4 : 4;
        unsigned int axi_mst_priority_m5 : 4;
        unsigned int axi_mst_priority_m6 : 4;
        unsigned int axi_mst_priority_m7 : 4;
        unsigned int axi_mst_priority_m8 : 4;
    } bits;
    unsigned int u32;
}HI_SC_PERI_CTRL21_T;
typedef union
{
    struct
    {
        unsigned int clken1_bypass_pd : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_CTRL25_T;
typedef union
{
    struct
    {
        unsigned int clken2_bypass_pd : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_CTRL26_T;
typedef union
{
    struct
    {
        unsigned int clken3_bypass_pd : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_CTRL27_T;
typedef union
{
    struct
    {
        unsigned int clken4_bypass_pd : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_CTRL28_T;
typedef union
{
    struct
    {
        unsigned int reserved_3 : 1;
        unsigned int axi_amon_xdcdr_sel : 1;
        unsigned int reserved_2 : 1;
        unsigned int axi_glb_xdcdr_sel : 1;
        unsigned int reserved_1 : 1;
        unsigned int x2p_pslverr_sel : 1;
        unsigned int x2h_hslverr_sel : 1;
        unsigned int mst_err_srst_req : 1;
        unsigned int dlock_irq_auto_clear_dis : 1;
        unsigned int reserved_0 : 23;
    } bits;
    unsigned int u32;
}HI_SC_PERI_CTRL29_T;
typedef union
{
    struct
    {
        unsigned int reserved_10 : 1;
        unsigned int reserved_9 : 1;
        unsigned int reserved_8 : 1;
        unsigned int amon_soc_axislv_active : 1;
        unsigned int coresight_axislv_active : 1;
        unsigned int gic_axislv_active : 1;
        unsigned int reserved_7 : 1;
        unsigned int reserved_6 : 1;
        unsigned int reserved_5 : 1;
        unsigned int reserved_4 : 1;
        unsigned int ddrdata_axislv_active : 1;
        unsigned int reserved_3 : 1;
        unsigned int reserved_2 : 1;
        unsigned int hifi_axislv_active : 1;
        unsigned int axi_mon_axislv_active : 1;
        unsigned int reserved_1 : 1;
        unsigned int reserved_0 : 16;
    } bits;
    unsigned int u32;
}HI_SC_PERI_CTRL30_T;
typedef union
{
    struct
    {
        unsigned int reserved_3 : 2;
        unsigned int ios_slv_active : 1;
        unsigned int edma_slv_active : 1;
        unsigned int dx_slv_active : 1;
        unsigned int reserved_2 : 1;
        unsigned int mddrc_slv_active : 1;
        unsigned int reserved_1 : 1;
        unsigned int pmussi0_slv_active : 1;
        unsigned int hkadcssi_slv_active : 1;
        unsigned int spi0_slv_active : 1;
        unsigned int exmbist_slv_active : 1;
        unsigned int i2c0_slv_active : 1;
        unsigned int i2c1_slv_active : 1;
        unsigned int uart1_slv_active : 1;
        unsigned int uart2_slv_active : 1;
        unsigned int uart3_slv_active : 1;
        unsigned int pwm0_slv_active : 1;
        unsigned int pwm1_slv_active : 1;
        unsigned int gpio2_slv_active : 1;
        unsigned int gpio3_slv_active : 1;
        unsigned int gpio4_slv_active : 1;
        unsigned int gpio5_slv_active : 1;
        unsigned int gpio6_slv_active : 1;
        unsigned int gpio7_slv_active : 1;
        unsigned int gpio8_slv_active : 1;
        unsigned int gpio9_slv_active : 1;
        unsigned int gpio10_slv_active : 1;
        unsigned int gpio11_slv_active : 1;
        unsigned int gpio12_slv_active : 1;
        unsigned int reserved_0 : 1;
        unsigned int coresight_slv_active : 1;
    } bits;
    unsigned int u32;
}HI_SC_PERI_CTRL31_T;
typedef union
{
    struct
    {
        unsigned int uart3_slv_active : 1;
        unsigned int wdog_slv_active : 1;
        unsigned int reserved : 30;
    } bits;
    unsigned int u32;
}HI_SC_PERI_CTRL32_T;
typedef union
{
    struct
    {
        unsigned int reserved_3 : 1;
        unsigned int socp : 1;
        unsigned int hdlc : 1;
        unsigned int rsracc : 1;
        unsigned int spe : 1;
        unsigned int ipf : 1;
        unsigned int psam : 1;
        unsigned int ipcm0 : 1;
        unsigned int reserved_2 : 1;
        unsigned int nandc_reg : 1;
        unsigned int emi_reg : 1;
        unsigned int emi_mem : 1;
        unsigned int ipcm1 : 1;
        unsigned int sio : 1;
        unsigned int reserved_1 : 1;
        unsigned int nandc_mem : 1;
        unsigned int reserved_0 : 16;
    } bits;
    unsigned int u32;
}HI_SC_PERI_CTRL33_T;
typedef union
{
    struct
    {
        unsigned int clken5_bypass_pd : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_CTRL34_T;
typedef union
{
    struct
    {
        unsigned int reserved : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_CTRL35_T;
typedef union
{
    struct
    {
        unsigned int tzpc_pd_axi : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_CTRL64_T;
typedef union
{
    struct
    {
        unsigned int tzpc_pd_ahb : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_CTRL65_T;
typedef union
{
    struct
    {
        unsigned int tzpc_pd_apb0 : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_CTRL66_T;
typedef union
{
    struct
    {
        unsigned int tzpc_pd_apb1 : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_CTRL67_T;
typedef union
{
    struct
    {
        unsigned int tzpc_pd_sysctrl : 8;
        unsigned int tzpc_pd_crg : 8;
        unsigned int tzpc_ipf : 2;
        unsigned int tzpc_psam : 2;
        unsigned int reserved : 12;
    } bits;
    unsigned int u32;
}HI_SC_PERI_CTRL68_T;
typedef union
{
    struct
    {
        unsigned int tzpc_pd_mst : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_CTRL69_T;
typedef union
{
    struct
    {
        unsigned int tzpc_mdm_amon : 1;
        unsigned int tzpc_mdm : 1;
        unsigned int reserved_1 : 2;
        unsigned int tzpc_mdm_mst : 1;
        unsigned int tzpc_mdm_mst_bypass : 1;
        unsigned int reserved_0 : 26;
    } bits;
    unsigned int u32;
}HI_SC_PERI_CTRL70_T;
typedef union
{
    struct
    {
        unsigned int socp_idle : 1;
        unsigned int ipf_idle : 1;
        unsigned int reserved_2 : 1;
        unsigned int reserved_1 : 1;
        unsigned int hdlc_clk_state : 1;
        unsigned int psam_idle : 1;
        unsigned int reserved_0 : 26;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT0_T;
typedef union
{
    struct
    {
        unsigned int reserved_1 : 1;
        unsigned int mddrc_csysack : 1;
        unsigned int reserved_0 : 30;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT1_T;
typedef union
{
    struct
    {
        unsigned int h2x_dbg_status : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT2_T;
typedef union
{
    struct
    {
        unsigned int dw_axi_glb_dlock_irq : 1;
        unsigned int axi_amon_dlock_irq : 1;
        unsigned int dw_axi_cpu_dlock_irq : 1;
        unsigned int dw_axi_mst_dlock_irq : 1;
        unsigned int reserved : 28;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT12_T;
typedef union
{
    struct
    {
        unsigned int dw_axi_glb_dlock_id : 16;
        unsigned int dw_axi_glb_dlock_slv : 4;
        unsigned int dw_axi_glb_dlock_mst : 4;
        unsigned int dw_axi_glb_dlock_wr : 1;
        unsigned int reserved : 7;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT13_T;
typedef union
{
    struct
    {
        unsigned int dw_axi_glb_dlock_addr : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT14_T;
typedef union
{
    struct
    {
        unsigned int dw_axi_amon_dlock_id : 16;
        unsigned int dw_axi_amon_dlock_slv : 4;
        unsigned int dw_axi_amon_dlock_mst : 4;
        unsigned int dw_axi_amon_dlock_wr : 1;
        unsigned int reserved : 7;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT15_T;
typedef union
{
    struct
    {
        unsigned int dw_axi_amon_dlock_addr : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT16_T;
typedef union
{
    struct
    {
        unsigned int dw_axi_cpu_dlock_id : 16;
        unsigned int dw_axi_cpu_dlock_slv : 4;
        unsigned int dw_axi_cpu_dlock_mst : 4;
        unsigned int dw_axi_cpu_dlock_wr : 1;
        unsigned int reserved : 7;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT17_T;
typedef union
{
    struct
    {
        unsigned int dw_axi_cpu_dlock_addr : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT18_T;
typedef union
{
    struct
    {
        unsigned int dw_axi_mst_dlock_id : 16;
        unsigned int dw_axi_mst_dlock_slv : 4;
        unsigned int dw_axi_mst_dlock_mst : 4;
        unsigned int dw_axi_mst_dlock_wr : 1;
        unsigned int reserved : 7;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT19_T;
typedef union
{
    struct
    {
        unsigned int dw_axi_mst_dlock_addr : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT20_T;
typedef union
{
    struct
    {
        unsigned int reserved_3 : 4;
        unsigned int amon_slv_active : 3;
        unsigned int reserved_2 : 1;
        unsigned int glb_slv_active : 9;
        unsigned int reserved_1 : 1;
        unsigned int reserved_0 : 14;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT21_T;
typedef union
{
    struct
    {
        unsigned int crg : 1;
        unsigned int sysctrl_pd : 1;
        unsigned int ios : 1;
        unsigned int edma : 1;
        unsigned int rsa : 1;
        unsigned int reserved : 1;
        unsigned int mddrc : 1;
        unsigned int ddrphy : 1;
        unsigned int pmussi0 : 1;
        unsigned int hkadcssi : 1;
        unsigned int spi0 : 1;
        unsigned int spi1 : 1;
        unsigned int i2c0 : 1;
        unsigned int i2c1 : 1;
        unsigned int uart1 : 1;
        unsigned int uart2 : 1;
        unsigned int uart3 : 1;
        unsigned int pwm0 : 1;
        unsigned int pwm1 : 1;
        unsigned int gpio2 : 1;
        unsigned int gpio3 : 1;
        unsigned int gpio4 : 1;
        unsigned int gpio5 : 1;
        unsigned int gpio6 : 1;
        unsigned int gpio7 : 1;
        unsigned int gpio8 : 1;
        unsigned int gpio9 : 1;
        unsigned int gpio10 : 1;
        unsigned int gpio11 : 1;
        unsigned int gpio12 : 1;
        unsigned int soc_peri_usb : 1;
        unsigned int coresight : 1;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT22_T;
typedef union
{
    struct
    {
        unsigned int uart3 : 1;
        unsigned int wdog : 1;
        unsigned int reserved : 30;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT23_T;
typedef union
{
    struct
    {
        unsigned int reserved_3 : 1;
        unsigned int socp : 1;
        unsigned int hdlc : 1;
        unsigned int rsracc : 1;
        unsigned int spe : 1;
        unsigned int ipf : 1;
        unsigned int psam : 1;
        unsigned int ipcm : 1;
        unsigned int reserved_2 : 1;
        unsigned int nandc_reg : 1;
        unsigned int emi_reg : 1;
        unsigned int emi_mem : 1;
        unsigned int hs_uart : 1;
        unsigned int sio : 1;
        unsigned int reserved_1 : 1;
        unsigned int nandc_mem : 1;
        unsigned int reserved_0 : 16;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT24_T;
typedef union
{
    struct
    {
        unsigned int reserved_1 : 8;
        unsigned int axi_amon_mst_wr_err : 1;
        unsigned int axi_amon_mst_rd_err : 1;
        unsigned int reserved_0 : 6;
        unsigned int socapb_psel_err : 1;
        unsigned int x2h_peri_mst_err : 1;
        unsigned int glb_mst_err : 14;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT25_T;
typedef union
{
    struct
    {
        unsigned int reserved : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT26_T;
typedef union
{
    struct
    {
        unsigned int x2h_peri_id_err : 16;
        unsigned int x2h_peri_wr_err : 1;
        unsigned int reserved : 15;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT27_T;
typedef union
{
    struct
    {
        unsigned int x2h_peri_addr_err : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT28_T;
typedef union
{
    struct
    {
        unsigned int socapb_id_err : 16;
        unsigned int socapb_wr_err : 1;
        unsigned int reserved : 15;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT29_T;
typedef union
{
    struct
    {
        unsigned int socapb_addr_err : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT30_T;
typedef union
{
    struct
    {
        unsigned int glb_mst_id_rd_err : 16;
        unsigned int glb_mst_id_wr_err : 16;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT31_T;
typedef union
{
    struct
    {
        unsigned int addr_err : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT32_T;
typedef union
{
    struct
    {
        unsigned int addr_err : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT33_T;
typedef union
{
    struct
    {
        unsigned int glb_mst_id_rd_err : 16;
        unsigned int glb_mst_id_wr_err : 16;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT34_T;
typedef union
{
    struct
    {
        unsigned int addr_err : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT35_T;
typedef union
{
    struct
    {
        unsigned int addr_err : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT36_T;
typedef union
{
    struct
    {
        unsigned int glb_mst_id_rd_err : 16;
        unsigned int glb_mst_id_wr_err : 16;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT37_T;
typedef union
{
    struct
    {
        unsigned int addr_err : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT38_T;
typedef union
{
    struct
    {
        unsigned int addr_err : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT39_T;
typedef union
{
    struct
    {
        unsigned int glb_mst_id_rd_err : 16;
        unsigned int glb_mst_id_wr_err : 16;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT40_T;
typedef union
{
    struct
    {
        unsigned int addr_err : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT41_T;
typedef union
{
    struct
    {
        unsigned int addr_err : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT42_T;
typedef union
{
    struct
    {
        unsigned int glb_mst_id_rd_err : 16;
        unsigned int glb_mst_id_wr_err : 16;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT43_T;
typedef union
{
    struct
    {
        unsigned int addr_err : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT44_T;
typedef union
{
    struct
    {
        unsigned int addr_err : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT45_T;
typedef union
{
    struct
    {
        unsigned int glb_mst_id_rd_err : 16;
        unsigned int glb_mst_id_wr_err : 16;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT46_T;
typedef union
{
    struct
    {
        unsigned int addr_err : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT47_T;
typedef union
{
    struct
    {
        unsigned int addr_err : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT48_T;
typedef union
{
    struct
    {
        unsigned int reserved : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT49_T;
typedef union
{
    struct
    {
        unsigned int reserved : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT50_T;
typedef union
{
    struct
    {
        unsigned int reserved : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT51_T;
typedef union
{
    struct
    {
        unsigned int reserved : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT52_T;
typedef union
{
    struct
    {
        unsigned int reserved : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT53_T;
typedef union
{
    struct
    {
        unsigned int reserved : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT54_T;
typedef union
{
    struct
    {
        unsigned int glb_mst_id_rd_err : 16;
        unsigned int glb_mst_id_wr_err : 16;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT55_T;
typedef union
{
    struct
    {
        unsigned int addr_err : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT56_T;
typedef union
{
    struct
    {
        unsigned int addr_err : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT57_T;
typedef union
{
    struct
    {
        unsigned int reserved : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT73_T;
typedef union
{
    struct
    {
        unsigned int reserved_1 : 8;
        unsigned int axi_amon_mst_wr_sec_err : 1;
        unsigned int axi_amon_mst_rd_sec_err : 1;
        unsigned int reserved_0 : 6;
        unsigned int socapb_psel_sec_err : 1;
        unsigned int x2h_peri_mst_sec_err : 1;
        unsigned int glb_mst_sec_err : 14;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT74_T;
typedef union
{
    struct
    {
        unsigned int x2h_peri_id_sec_err : 16;
        unsigned int x2h_peri_wr_sec_err : 1;
        unsigned int reserved : 15;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT75_T;
typedef union
{
    struct
    {
        unsigned int x2h_peri_addr_sec_err : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT76_T;
typedef union
{
    struct
    {
        unsigned int socapb_id_sec_err : 16;
        unsigned int socapb_wr_sec_err : 1;
        unsigned int reserved : 15;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT77_T;
typedef union
{
    struct
    {
        unsigned int reserved : 12;
        unsigned int socapb_addr_sec_err : 20;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT78_T;
typedef union
{
    struct
    {
        unsigned int glb_mst_id_rd_sec_err : 16;
        unsigned int glb_mst_id_wr_sec_err : 16;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT79_T;
typedef union
{
    struct
    {
        unsigned int addr_sec_err : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT80_T;
typedef union
{
    struct
    {
        unsigned int addr_sec_err : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT81_T;
typedef union
{
    struct
    {
        unsigned int glb_mst_id_rd_sec_err : 16;
        unsigned int glb_mst_id_wr_sec_err : 16;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT82_T;
typedef union
{
    struct
    {
        unsigned int addr_sec_err : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT83_T;
typedef union
{
    struct
    {
        unsigned int addr_sec_err : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT84_T;
typedef union
{
    struct
    {
        unsigned int glb_mst_id_rd_sec_err : 16;
        unsigned int glb_mst_id_wr_sec_err : 16;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT85_T;
typedef union
{
    struct
    {
        unsigned int addr_sec_err : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT86_T;
typedef union
{
    struct
    {
        unsigned int addr_sec_err : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT87_T;
typedef union
{
    struct
    {
        unsigned int glb_mst_id_rd_sec_err : 16;
        unsigned int glb_mst_id_wr_sec_err : 16;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT88_T;
typedef union
{
    struct
    {
        unsigned int addr_sec_err : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT89_T;
typedef union
{
    struct
    {
        unsigned int addr_sec_err : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT90_T;
typedef union
{
    struct
    {
        unsigned int glb_mst_id_rd_sec_err : 16;
        unsigned int glb_mst_id_wr_sec_err : 16;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT91_T;
typedef union
{
    struct
    {
        unsigned int addr_sec_err : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT92_T;
typedef union
{
    struct
    {
        unsigned int addr_sec_err : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT93_T;
typedef union
{
    struct
    {
        unsigned int glb_mst_id_rd_sec_err : 16;
        unsigned int glb_mst_id_wr_sec_err : 16;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT94_T;
typedef union
{
    struct
    {
        unsigned int addr_sec_err : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT95_T;
typedef union
{
    struct
    {
        unsigned int addr_sec_err : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT96_T;
typedef union
{
    struct
    {
        unsigned int reserved : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT97_T;
typedef union
{
    struct
    {
        unsigned int reserved : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT98_T;
typedef union
{
    struct
    {
        unsigned int reserved : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT99_T;
typedef union
{
    struct
    {
        unsigned int reserved : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT100_T;
typedef union
{
    struct
    {
        unsigned int reserved : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT101_T;
typedef union
{
    struct
    {
        unsigned int reserved : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT102_T;
typedef union
{
    struct
    {
        unsigned int glb_mst_id_rd_sec_err : 16;
        unsigned int glb_mst_id_wr_sec_err : 16;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT103_T;
typedef union
{
    struct
    {
        unsigned int addr_sec_err : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT104_T;
typedef union
{
    struct
    {
        unsigned int addr_sec_err : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT105_T;
typedef union
{
    struct
    {
        unsigned int eco_version : 8;
        unsigned int base_version : 4;
        unsigned int platform_type : 4;
        unsigned int chip_version : 16;
    } bits;
    unsigned int u32;
}HI_VERSION_ID_T;
HI_SET_GET(hi_sc_top_ctrl0_reserved,reserved,HI_SC_TOP_CTRL0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL0_OFFSET)
HI_SET_GET(hi_sc_top_ctrl0_sw_acpu_boot_addr,sw_acpu_boot_addr,HI_SC_TOP_CTRL0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL0_OFFSET)
HI_SET_GET(hi_sc_top_ctrl1_reserved,reserved,HI_SC_TOP_CTRL1_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL1_OFFSET)
HI_SET_GET(hi_sc_top_ctrl1_sw_hifi_boot_addr,sw_hifi_boot_addr,HI_SC_TOP_CTRL1_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL1_OFFSET)
HI_SET_GET(hi_sc_top_ctrl2_acpu_remap_size,acpu_remap_size,HI_SC_TOP_CTRL2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL2_OFFSET)
HI_SET_GET(hi_sc_top_ctrl2_hifi_remap_size,hifi_remap_size,HI_SC_TOP_CTRL2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL2_OFFSET)
HI_SET_GET(hi_sc_top_ctrl2_reserved,reserved,HI_SC_TOP_CTRL2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL2_OFFSET)
HI_SET_GET(hi_sc_top_ctrl3_reserved_8,reserved_8,HI_SC_TOP_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL3_OFFSET)
HI_SET_GET(hi_sc_top_ctrl3_acpu_cfgnmfi,acpu_cfgnmfi,HI_SC_TOP_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL3_OFFSET)
HI_SET_GET(hi_sc_top_ctrl3_acpu_cfgsdisable,acpu_cfgsdisable,HI_SC_TOP_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL3_OFFSET)
HI_SET_GET(hi_sc_top_ctrl3_reserved_7,reserved_7,HI_SC_TOP_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL3_OFFSET)
HI_SET_GET(hi_sc_top_ctrl3_acpu_pwrctli0,acpu_pwrctli0,HI_SC_TOP_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL3_OFFSET)
HI_SET_GET(hi_sc_top_ctrl3_reserved_6,reserved_6,HI_SC_TOP_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL3_OFFSET)
HI_SET_GET(hi_sc_top_ctrl3_reserved_5,reserved_5,HI_SC_TOP_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL3_OFFSET)
HI_SET_GET(hi_sc_top_ctrl3_reserved_4,reserved_4,HI_SC_TOP_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL3_OFFSET)
HI_SET_GET(hi_sc_top_ctrl3_reserved_3,reserved_3,HI_SC_TOP_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL3_OFFSET)
HI_SET_GET(hi_sc_top_ctrl3_acpu_eventi_cfg,acpu_eventi_cfg,HI_SC_TOP_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL3_OFFSET)
HI_SET_GET(hi_sc_top_ctrl3_reserved_2,reserved_2,HI_SC_TOP_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL3_OFFSET)
HI_SET_GET(hi_sc_top_ctrl3_reserved_1,reserved_1,HI_SC_TOP_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL3_OFFSET)
HI_SET_GET(hi_sc_top_ctrl3_acpu_l1rstdisable,acpu_l1rstdisable,HI_SC_TOP_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL3_OFFSET)
HI_SET_GET(hi_sc_top_ctrl3_acpu_l2rstdisable,acpu_l2rstdisable,HI_SC_TOP_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL3_OFFSET)
HI_SET_GET(hi_sc_top_ctrl3_dw_x2x_a17_cg_en0,dw_x2x_a17_cg_en0,HI_SC_TOP_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL3_OFFSET)
HI_SET_GET(hi_sc_top_ctrl3_dw_x2x_a17_cg_en1,dw_x2x_a17_cg_en1,HI_SC_TOP_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL3_OFFSET)
HI_SET_GET(hi_sc_top_ctrl3_acpu_iminln,acpu_iminln,HI_SC_TOP_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL3_OFFSET)
HI_SET_GET(hi_sc_top_ctrl3_acpu_sc_wdt_rst_en,acpu_sc_wdt_rst_en,HI_SC_TOP_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL3_OFFSET)
HI_SET_GET(hi_sc_top_ctrl3_gic_cfgsdisable,gic_cfgsdisable,HI_SC_TOP_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL3_OFFSET)
HI_SET_GET(hi_sc_top_ctrl3_acpu_syscnt_halt_en,acpu_syscnt_halt_en,HI_SC_TOP_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL3_OFFSET)
HI_SET_GET(hi_sc_top_ctrl3_acpu_acinactm,acpu_acinactm,HI_SC_TOP_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL3_OFFSET)
HI_SET_GET(hi_sc_top_ctrl3_acpu_dbgpwrdup,acpu_dbgpwrdup,HI_SC_TOP_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL3_OFFSET)
HI_SET_GET(hi_sc_top_ctrl3_reserved_0,reserved_0,HI_SC_TOP_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL3_OFFSET)
HI_SET_GET(hi_sc_top_ctrl3_l2flushreq,l2flushreq,HI_SC_TOP_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL3_OFFSET)
HI_SET_GET(hi_sc_top_ctrl4_reserved_14,reserved_14,HI_SC_TOP_CTRL4_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL4_OFFSET)
HI_SET_GET(hi_sc_top_ctrl4_reserved_13,reserved_13,HI_SC_TOP_CTRL4_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL4_OFFSET)
HI_SET_GET(hi_sc_top_ctrl4_reserved_12,reserved_12,HI_SC_TOP_CTRL4_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL4_OFFSET)
HI_SET_GET(hi_sc_top_ctrl4_reserved_11,reserved_11,HI_SC_TOP_CTRL4_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL4_OFFSET)
HI_SET_GET(hi_sc_top_ctrl4_reserved_10,reserved_10,HI_SC_TOP_CTRL4_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL4_OFFSET)
HI_SET_GET(hi_sc_top_ctrl4_reserved_9,reserved_9,HI_SC_TOP_CTRL4_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL4_OFFSET)
HI_SET_GET(hi_sc_top_ctrl4_reserved_8,reserved_8,HI_SC_TOP_CTRL4_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL4_OFFSET)
HI_SET_GET(hi_sc_top_ctrl4_reserved_7,reserved_7,HI_SC_TOP_CTRL4_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL4_OFFSET)
HI_SET_GET(hi_sc_top_ctrl4_reserved_6,reserved_6,HI_SC_TOP_CTRL4_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL4_OFFSET)
HI_SET_GET(hi_sc_top_ctrl4_moda9_eventi_cfg,moda9_eventi_cfg,HI_SC_TOP_CTRL4_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL4_OFFSET)
HI_SET_GET(hi_sc_top_ctrl4_reserved_5,reserved_5,HI_SC_TOP_CTRL4_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL4_OFFSET)
HI_SET_GET(hi_sc_top_ctrl4_reserved_4,reserved_4,HI_SC_TOP_CTRL4_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL4_OFFSET)
HI_SET_GET(hi_sc_top_ctrl4_reserved_3,reserved_3,HI_SC_TOP_CTRL4_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL4_OFFSET)
HI_SET_GET(hi_sc_top_ctrl4_reserved_2,reserved_2,HI_SC_TOP_CTRL4_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL4_OFFSET)
HI_SET_GET(hi_sc_top_ctrl4_reserved_1,reserved_1,HI_SC_TOP_CTRL4_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL4_OFFSET)
HI_SET_GET(hi_sc_top_ctrl4_reserved_0,reserved_0,HI_SC_TOP_CTRL4_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL4_OFFSET)
HI_SET_GET(hi_sc_top_ctrl5_hifi_ocdhaltonreset,hifi_ocdhaltonreset,HI_SC_TOP_CTRL5_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL5_OFFSET)
HI_SET_GET(hi_sc_top_ctrl5_hifi_runstall,hifi_runstall,HI_SC_TOP_CTRL5_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL5_OFFSET)
HI_SET_GET(hi_sc_top_ctrl5_hifi_statvectorsel,hifi_statvectorsel,HI_SC_TOP_CTRL5_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL5_OFFSET)
HI_SET_GET(hi_sc_top_ctrl5_reserved_3,reserved_3,HI_SC_TOP_CTRL5_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL5_OFFSET)
HI_SET_GET(hi_sc_top_ctrl5_reserved_2,reserved_2,HI_SC_TOP_CTRL5_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL5_OFFSET)
HI_SET_GET(hi_sc_top_ctrl5_reserved_1,reserved_1,HI_SC_TOP_CTRL5_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL5_OFFSET)
HI_SET_GET(hi_sc_top_ctrl5_reserved_0,reserved_0,HI_SC_TOP_CTRL5_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL5_OFFSET)
HI_SET_GET(hi_sc_top_ctrl6_lcd_rst_n,lcd_rst_n,HI_SC_TOP_CTRL6_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL6_OFFSET)
HI_SET_GET(hi_sc_top_ctrl6_emi_sel,emi_sel,HI_SC_TOP_CTRL6_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL6_OFFSET)
HI_SET_GET(hi_sc_top_ctrl6_zsi_en,zsi_en,HI_SC_TOP_CTRL6_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL6_OFFSET)
HI_SET_GET(hi_sc_top_ctrl6_sio_master_mode,sio_master_mode,HI_SC_TOP_CTRL6_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL6_OFFSET)
HI_SET_GET(hi_sc_top_ctrl6_reserved_3,reserved_3,HI_SC_TOP_CTRL6_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL6_OFFSET)
HI_SET_GET(hi_sc_top_ctrl6_reserved_2,reserved_2,HI_SC_TOP_CTRL6_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL6_OFFSET)
HI_SET_GET(hi_sc_top_ctrl6_ssp0_mode,ssp0_mode,HI_SC_TOP_CTRL6_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL6_OFFSET)
HI_SET_GET(hi_sc_top_ctrl6_ssp1_mode,ssp1_mode,HI_SC_TOP_CTRL6_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL6_OFFSET)
HI_SET_GET(hi_sc_top_ctrl6_reserved_1,reserved_1,HI_SC_TOP_CTRL6_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL6_OFFSET)
HI_SET_GET(hi_sc_top_ctrl6_hifi_uart_en,hifi_uart_en,HI_SC_TOP_CTRL6_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL6_OFFSET)
HI_SET_GET(hi_sc_top_ctrl6_reserved_0,reserved_0,HI_SC_TOP_CTRL6_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL6_OFFSET)
HI_SET_GET(hi_sc_top_ctrl6_testshare_en,testshare_en,HI_SC_TOP_CTRL6_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL6_OFFSET)
HI_SET_GET(hi_sc_top_ctrl7_gmac_gatedclock_en,gmac_gatedclock_en,HI_SC_TOP_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL7_OFFSET)
HI_SET_GET(hi_sc_top_ctrl7_axi_pcie_gatedclock_en,axi_pcie_gatedclock_en,HI_SC_TOP_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL7_OFFSET)
HI_SET_GET(hi_sc_top_ctrl7_reserved_6,reserved_6,HI_SC_TOP_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL7_OFFSET)
HI_SET_GET(hi_sc_top_ctrl7_reserved_5,reserved_5,HI_SC_TOP_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL7_OFFSET)
HI_SET_GET(hi_sc_top_ctrl7_reserved_4,reserved_4,HI_SC_TOP_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL7_OFFSET)
HI_SET_GET(hi_sc_top_ctrl7_reserved_3,reserved_3,HI_SC_TOP_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL7_OFFSET)
HI_SET_GET(hi_sc_top_ctrl7_reserved_2,reserved_2,HI_SC_TOP_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL7_OFFSET)
HI_SET_GET(hi_sc_top_ctrl7_reserved_1,reserved_1,HI_SC_TOP_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL7_OFFSET)
HI_SET_GET(hi_sc_top_ctrl7_hifi_cg_en,hifi_cg_en,HI_SC_TOP_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL7_OFFSET)
HI_SET_GET(hi_sc_top_ctrl7_reserved_0,reserved_0,HI_SC_TOP_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL7_OFFSET)
HI_SET_GET(hi_sc_top_ctrl8_hifi_spram_ret1n,hifi_spram_ret1n,HI_SC_TOP_CTRL8_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL8_OFFSET)
HI_SET_GET(hi_sc_top_ctrl8_hifi_spram_ret2n,hifi_spram_ret2n,HI_SC_TOP_CTRL8_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL8_OFFSET)
HI_SET_GET(hi_sc_top_ctrl8_hifi_spram_pgen,hifi_spram_pgen,HI_SC_TOP_CTRL8_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL8_OFFSET)
HI_SET_GET(hi_sc_top_ctrl8_reserved_3,reserved_3,HI_SC_TOP_CTRL8_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL8_OFFSET)
HI_SET_GET(hi_sc_top_ctrl8_hifi_spram_ema,hifi_spram_ema,HI_SC_TOP_CTRL8_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL8_OFFSET)
HI_SET_GET(hi_sc_top_ctrl8_reserved_2,reserved_2,HI_SC_TOP_CTRL8_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL8_OFFSET)
HI_SET_GET(hi_sc_top_ctrl8_hifi_spram_emaw,hifi_spram_emaw,HI_SC_TOP_CTRL8_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL8_OFFSET)
HI_SET_GET(hi_sc_top_ctrl8_hifi_spram_emas,hifi_spram_emas,HI_SC_TOP_CTRL8_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL8_OFFSET)
HI_SET_GET(hi_sc_top_ctrl8_reserved_1,reserved_1,HI_SC_TOP_CTRL8_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL8_OFFSET)
HI_SET_GET(hi_sc_top_ctrl8_reserved_0,reserved_0,HI_SC_TOP_CTRL8_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL8_OFFSET)
HI_SET_GET(hi_sc_top_ctrl9_acpu_hs_mem_adjust,acpu_hs_mem_adjust,HI_SC_TOP_CTRL9_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL9_OFFSET)
HI_SET_GET(hi_sc_top_ctrl9_reserved_3,reserved_3,HI_SC_TOP_CTRL9_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL9_OFFSET)
HI_SET_GET(hi_sc_top_ctrl9_reserved_2,reserved_2,HI_SC_TOP_CTRL9_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL9_OFFSET)
HI_SET_GET(hi_sc_top_ctrl9_acpu_spram_ema,acpu_spram_ema,HI_SC_TOP_CTRL9_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL9_OFFSET)
HI_SET_GET(hi_sc_top_ctrl9_reserved_1,reserved_1,HI_SC_TOP_CTRL9_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL9_OFFSET)
HI_SET_GET(hi_sc_top_ctrl9_acpu_spram_emaw,acpu_spram_emaw,HI_SC_TOP_CTRL9_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL9_OFFSET)
HI_SET_GET(hi_sc_top_ctrl9_acpu_spram_emas,acpu_spram_emas,HI_SC_TOP_CTRL9_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL9_OFFSET)
HI_SET_GET(hi_sc_top_ctrl9_reserved_0,reserved_0,HI_SC_TOP_CTRL9_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL9_OFFSET)
HI_SET_GET(hi_sc_top_ctrl10_reserved_2,reserved_2,HI_SC_TOP_CTRL10_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL10_OFFSET)
HI_SET_GET(hi_sc_top_ctrl10_acpu_spram_ret1n,acpu_spram_ret1n,HI_SC_TOP_CTRL10_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL10_OFFSET)
HI_SET_GET(hi_sc_top_ctrl10_acpu_spram_ret2n,acpu_spram_ret2n,HI_SC_TOP_CTRL10_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL10_OFFSET)
HI_SET_GET(hi_sc_top_ctrl10_acpu_spram_pgen,acpu_spram_pgen,HI_SC_TOP_CTRL10_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL10_OFFSET)
HI_SET_GET(hi_sc_top_ctrl10_reserved_1,reserved_1,HI_SC_TOP_CTRL10_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL10_OFFSET)
HI_SET_GET(hi_sc_top_ctrl10_reserved_0,reserved_0,HI_SC_TOP_CTRL10_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL10_OFFSET)
HI_SET_GET(hi_sc_top_ctrl11_reserved_1,reserved_1,HI_SC_TOP_CTRL11_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL11_OFFSET)
HI_SET_GET(hi_sc_top_ctrl11_reserved_0,reserved_0,HI_SC_TOP_CTRL11_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL11_OFFSET)
HI_SET_GET(hi_sc_top_ctrl12_reserved,reserved,HI_SC_TOP_CTRL12_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL12_OFFSET)
HI_SET_GET(hi_sc_top_ctrl12_intr_merge0_en,intr_merge0_en,HI_SC_TOP_CTRL12_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL12_OFFSET)
HI_SET_GET(hi_sc_top_ctrl12_intr_merge0_mode,intr_merge0_mode,HI_SC_TOP_CTRL12_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL12_OFFSET)
HI_SET_GET(hi_sc_top_ctrl12_intr_merge1_en,intr_merge1_en,HI_SC_TOP_CTRL12_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL12_OFFSET)
HI_SET_GET(hi_sc_top_ctrl12_intr_merge1_mode,intr_merge1_mode,HI_SC_TOP_CTRL12_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL12_OFFSET)
HI_SET_GET(hi_sc_top_ctrl12_intr_merge2_en,intr_merge2_en,HI_SC_TOP_CTRL12_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL12_OFFSET)
HI_SET_GET(hi_sc_top_ctrl12_intr_merge2_mode,intr_merge2_mode,HI_SC_TOP_CTRL12_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL12_OFFSET)
HI_SET_GET(hi_sc_top_ctrl12_intr_merge3_en,intr_merge3_en,HI_SC_TOP_CTRL12_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL12_OFFSET)
HI_SET_GET(hi_sc_top_ctrl12_intr_merge3_mode,intr_merge3_mode,HI_SC_TOP_CTRL12_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL12_OFFSET)
HI_SET_GET(hi_sc_top_ctrl12_intr_merge0_sel,intr_merge0_sel,HI_SC_TOP_CTRL12_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL12_OFFSET)
HI_SET_GET(hi_sc_top_ctrl12_intr_merge1_sel,intr_merge1_sel,HI_SC_TOP_CTRL12_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL12_OFFSET)
HI_SET_GET(hi_sc_top_ctrl12_intr_merge2_sel,intr_merge2_sel,HI_SC_TOP_CTRL12_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL12_OFFSET)
HI_SET_GET(hi_sc_top_ctrl12_intr_merge3_sel,intr_merge3_sel,HI_SC_TOP_CTRL12_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL12_OFFSET)
HI_SET_GET(hi_sc_top_ctrl13_intr_merge0_timer0,intr_merge0_timer0,HI_SC_TOP_CTRL13_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL13_OFFSET)
HI_SET_GET(hi_sc_top_ctrl13_intr_merge0_timer1,intr_merge0_timer1,HI_SC_TOP_CTRL13_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL13_OFFSET)
HI_SET_GET(hi_sc_top_ctrl14_int2_merge0_timer2,int2_merge0_timer2,HI_SC_TOP_CTRL14_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL14_OFFSET)
HI_SET_GET(hi_sc_top_ctrl14_intr_merge0_timer3,intr_merge0_timer3,HI_SC_TOP_CTRL14_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL14_OFFSET)
HI_SET_GET(hi_sc_top_ctrl15_sysctrl_intr_acpu,sysctrl_intr_acpu,HI_SC_TOP_CTRL15_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL15_OFFSET)
HI_SET_GET(hi_sc_top_ctrl15_sysctrl_intr_mdma9,sysctrl_intr_mdma9,HI_SC_TOP_CTRL15_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL15_OFFSET)
HI_SET_GET(hi_sc_top_ctrl15_sysctrl_intr_cm3,sysctrl_intr_cm3,HI_SC_TOP_CTRL15_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL15_OFFSET)
HI_SET_GET(hi_sc_top_ctrl15_sysctrl_acpu_fiq,sysctrl_acpu_fiq,HI_SC_TOP_CTRL15_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL15_OFFSET)
HI_SET_GET(hi_sc_top_ctrl15_sysctrl_ccpu_fiq,sysctrl_ccpu_fiq,HI_SC_TOP_CTRL15_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL15_OFFSET)
HI_SET_GET(hi_sc_top_ctrl15_reserved,reserved,HI_SC_TOP_CTRL15_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL15_OFFSET)
HI_SET_GET(hi_sc_top_ctrl16_sysctrl_intr_acpu,sysctrl_intr_acpu,HI_SC_TOP_CTRL16_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL16_OFFSET)
HI_SET_GET(hi_sc_top_ctrl16_sysctrl_intr_mdma9,sysctrl_intr_mdma9,HI_SC_TOP_CTRL16_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL16_OFFSET)
HI_SET_GET(hi_sc_top_ctrl16_sysctrl_intr_cm3,sysctrl_intr_cm3,HI_SC_TOP_CTRL16_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL16_OFFSET)
HI_SET_GET(hi_sc_top_ctrl16_sysctrl_acpu_fiq,sysctrl_acpu_fiq,HI_SC_TOP_CTRL16_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL16_OFFSET)
HI_SET_GET(hi_sc_top_ctrl16_sysctrl_ccpu_fiq,sysctrl_ccpu_fiq,HI_SC_TOP_CTRL16_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL16_OFFSET)
HI_SET_GET(hi_sc_top_ctrl16_reserved,reserved,HI_SC_TOP_CTRL16_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL16_OFFSET)
HI_SET_GET(hi_sc_top_ctrl17_sysctrl_intr_acpu,sysctrl_intr_acpu,HI_SC_TOP_CTRL17_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL17_OFFSET)
HI_SET_GET(hi_sc_top_ctrl17_sysctrl_intr_mdma9,sysctrl_intr_mdma9,HI_SC_TOP_CTRL17_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL17_OFFSET)
HI_SET_GET(hi_sc_top_ctrl17_sysctrl_intr_cm3,sysctrl_intr_cm3,HI_SC_TOP_CTRL17_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL17_OFFSET)
HI_SET_GET(hi_sc_top_ctrl17_sysctrl_acpu_fiq,sysctrl_acpu_fiq,HI_SC_TOP_CTRL17_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL17_OFFSET)
HI_SET_GET(hi_sc_top_ctrl17_sysctrl_ccpu_fiq,sysctrl_ccpu_fiq,HI_SC_TOP_CTRL17_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL17_OFFSET)
HI_SET_GET(hi_sc_top_ctrl17_reserved,reserved,HI_SC_TOP_CTRL17_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL17_OFFSET)
HI_SET_GET(hi_sc_top_ctrl18_reserved_1,reserved_1,HI_SC_TOP_CTRL18_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL18_OFFSET)
HI_SET_GET(hi_sc_top_ctrl18_reserved_0,reserved_0,HI_SC_TOP_CTRL18_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL18_OFFSET)
HI_SET_GET(hi_sc_top_ctrl19_hifi_nmi,hifi_nmi,HI_SC_TOP_CTRL19_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL19_OFFSET)
HI_SET_GET(hi_sc_top_ctrl19_reserved,reserved,HI_SC_TOP_CTRL19_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL19_OFFSET)
HI_SET_GET(hi_sc_top_ctrl20_reserved_1,reserved_1,HI_SC_TOP_CTRL20_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL20_OFFSET)
HI_SET_GET(hi_sc_top_ctrl20_cm3_eventi_cfg,cm3_eventi_cfg,HI_SC_TOP_CTRL20_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL20_OFFSET)
HI_SET_GET(hi_sc_top_ctrl20_reserved_0,reserved_0,HI_SC_TOP_CTRL20_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL20_OFFSET)
HI_SET_GET(hi_sc_top_ctrl21_reserved_8,reserved_8,HI_SC_TOP_CTRL21_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL21_OFFSET)
HI_SET_GET(hi_sc_top_ctrl21_reserved_7,reserved_7,HI_SC_TOP_CTRL21_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL21_OFFSET)
HI_SET_GET(hi_sc_top_ctrl21_reserved_6,reserved_6,HI_SC_TOP_CTRL21_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL21_OFFSET)
HI_SET_GET(hi_sc_top_ctrl21_reserved_5,reserved_5,HI_SC_TOP_CTRL21_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL21_OFFSET)
HI_SET_GET(hi_sc_top_ctrl21_reserved_4,reserved_4,HI_SC_TOP_CTRL21_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL21_OFFSET)
HI_SET_GET(hi_sc_top_ctrl21_reserved_3,reserved_3,HI_SC_TOP_CTRL21_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL21_OFFSET)
HI_SET_GET(hi_sc_top_ctrl21_reserved_2,reserved_2,HI_SC_TOP_CTRL21_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL21_OFFSET)
HI_SET_GET(hi_sc_top_ctrl21_reserved_1,reserved_1,HI_SC_TOP_CTRL21_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL21_OFFSET)
HI_SET_GET(hi_sc_top_ctrl21_reserved_0,reserved_0,HI_SC_TOP_CTRL21_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL21_OFFSET)
HI_SET_GET(hi_sc_top_ctrl22_test_sys_sel,test_sys_sel,HI_SC_TOP_CTRL22_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL22_OFFSET)
HI_SET_GET(hi_sc_top_ctrl22_reserved,reserved,HI_SC_TOP_CTRL22_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL22_OFFSET)
HI_SET_GET(hi_sc_top_ctrl23_scpll_soc_en,scpll_soc_en,HI_SC_TOP_CTRL23_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL23_OFFSET)
HI_SET_GET(hi_sc_top_ctrl23_gpll_soc_en,gpll_soc_en,HI_SC_TOP_CTRL23_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL23_OFFSET)
HI_SET_GET(hi_sc_top_ctrl23_clk_49m_soc_en,clk_49m_soc_en,HI_SC_TOP_CTRL23_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL23_OFFSET)
HI_SET_GET(hi_sc_top_ctrl23_clk_26m_soc_en,clk_26m_soc_en,HI_SC_TOP_CTRL23_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL23_OFFSET)
HI_SET_GET(hi_sc_top_ctrl23_reserved,reserved,HI_SC_TOP_CTRL23_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL23_OFFSET)
HI_SET_GET(hi_sc_top_ctrl24_func_mbist_mode,func_mbist_mode,HI_SC_TOP_CTRL24_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL24_OFFSET)
HI_SET_GET(hi_sc_top_ctrl24_func_mbist_cpu_enable,func_mbist_cpu_enable,HI_SC_TOP_CTRL24_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL24_OFFSET)
HI_SET_GET(hi_sc_top_ctrl24_func_mbist_cpu_write_enable,func_mbist_cpu_write_enable,HI_SC_TOP_CTRL24_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL24_OFFSET)
HI_SET_GET(hi_sc_top_ctrl24_reserved,reserved,HI_SC_TOP_CTRL24_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL24_OFFSET)
HI_SET_GET(hi_sc_top_ctrl25_func_mbist_cpu_data_in,func_mbist_cpu_data_in,HI_SC_TOP_CTRL25_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL25_OFFSET)
HI_SET_GET(hi_sc_top_ctrl26_acpu_cfgaddrfiltens,acpu_cfgaddrfiltens,HI_SC_TOP_CTRL26_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL26_OFFSET)
HI_SET_GET(hi_sc_top_ctrl26_acpu_cfgaddrfiltenns,acpu_cfgaddrfiltenns,HI_SC_TOP_CTRL26_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL26_OFFSET)
HI_SET_GET(hi_sc_top_ctrl26_reserved,reserved,HI_SC_TOP_CTRL26_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL26_OFFSET)
HI_SET_GET(hi_sc_top_ctrl27_acpu_cfgaddrfiltstarts,acpu_cfgaddrfiltstarts,HI_SC_TOP_CTRL27_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL27_OFFSET)
HI_SET_GET(hi_sc_top_ctrl27_reserved,reserved,HI_SC_TOP_CTRL27_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL27_OFFSET)
HI_SET_GET(hi_sc_top_ctrl28_acpu_cfgaddrfiltends,acpu_cfgaddrfiltends,HI_SC_TOP_CTRL28_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL28_OFFSET)
HI_SET_GET(hi_sc_top_ctrl28_reserved,reserved,HI_SC_TOP_CTRL28_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL28_OFFSET)
HI_SET_GET(hi_sc_top_ctrl29_acpu_cfgaddrfiltstartns,acpu_cfgaddrfiltstartns,HI_SC_TOP_CTRL29_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL29_OFFSET)
HI_SET_GET(hi_sc_top_ctrl29_reserved,reserved,HI_SC_TOP_CTRL29_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL29_OFFSET)
HI_SET_GET(hi_sc_top_ctrl30_acpu_cfgaddrfiltendns,acpu_cfgaddrfiltendns,HI_SC_TOP_CTRL30_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL30_OFFSET)
HI_SET_GET(hi_sc_top_ctrl30_reserved,reserved,HI_SC_TOP_CTRL30_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL30_OFFSET)
HI_SET_GET(hi_sc_top_stat0_acpu_pmupriv,acpu_pmupriv,HI_SC_TOP_STAT0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT0_OFFSET)
HI_SET_GET(hi_sc_top_stat0_acpu_pmusecure,acpu_pmusecure,HI_SC_TOP_STAT0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT0_OFFSET)
HI_SET_GET(hi_sc_top_stat0_acpu_smpnamp,acpu_smpnamp,HI_SC_TOP_STAT0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT0_OFFSET)
HI_SET_GET(hi_sc_top_stat0_acpu_scuevabort,acpu_scuevabort,HI_SC_TOP_STAT0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT0_OFFSET)
HI_SET_GET(hi_sc_top_stat0_acpu_pwrctlo0,acpu_pwrctlo0,HI_SC_TOP_STAT0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT0_OFFSET)
HI_SET_GET(hi_sc_top_stat0_reserved_1,reserved_1,HI_SC_TOP_STAT0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT0_OFFSET)
HI_SET_GET(hi_sc_top_stat0_acpu_pmupl1,acpu_pmupl1,HI_SC_TOP_STAT0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT0_OFFSET)
HI_SET_GET(hi_sc_top_stat0_acpu_pmupl2,acpu_pmupl2,HI_SC_TOP_STAT0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT0_OFFSET)
HI_SET_GET(hi_sc_top_stat0_acpu_dbgnopwrdwn,acpu_dbgnopwrdwn,HI_SC_TOP_STAT0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT0_OFFSET)
HI_SET_GET(hi_sc_top_stat0_acpu_dbgpwrupreq,acpu_dbgpwrupreq,HI_SC_TOP_STAT0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT0_OFFSET)
HI_SET_GET(hi_sc_top_stat0_reserved_0,reserved_0,HI_SC_TOP_STAT0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT0_OFFSET)
HI_SET_GET(hi_sc_top_stat0_acpu_l2flushdone,acpu_l2flushdone,HI_SC_TOP_STAT0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT0_OFFSET)
HI_SET_GET(hi_sc_top_stat1_hifi_pwaitmode,hifi_pwaitmode,HI_SC_TOP_STAT1_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT1_OFFSET)
HI_SET_GET(hi_sc_top_stat1_hifi_xocdmode,hifi_xocdmode,HI_SC_TOP_STAT1_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT1_OFFSET)
HI_SET_GET(hi_sc_top_stat1_reserved_9,reserved_9,HI_SC_TOP_STAT1_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT1_OFFSET)
HI_SET_GET(hi_sc_top_stat1_reserved_8,reserved_8,HI_SC_TOP_STAT1_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT1_OFFSET)
HI_SET_GET(hi_sc_top_stat1_reserved_7,reserved_7,HI_SC_TOP_STAT1_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT1_OFFSET)
HI_SET_GET(hi_sc_top_stat1_reserved_6,reserved_6,HI_SC_TOP_STAT1_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT1_OFFSET)
HI_SET_GET(hi_sc_top_stat1_reserved_5,reserved_5,HI_SC_TOP_STAT1_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT1_OFFSET)
HI_SET_GET(hi_sc_top_stat1_reserved_4,reserved_4,HI_SC_TOP_STAT1_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT1_OFFSET)
HI_SET_GET(hi_sc_top_stat1_reserved_3,reserved_3,HI_SC_TOP_STAT1_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT1_OFFSET)
HI_SET_GET(hi_sc_top_stat1_reserved_2,reserved_2,HI_SC_TOP_STAT1_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT1_OFFSET)
HI_SET_GET(hi_sc_top_stat1_reserved_1,reserved_1,HI_SC_TOP_STAT1_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT1_OFFSET)
HI_SET_GET(hi_sc_top_stat1_reserved_0,reserved_0,HI_SC_TOP_STAT1_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT1_OFFSET)
HI_SET_GET(hi_sc_top_stat2_reserved_5,reserved_5,HI_SC_TOP_STAT2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT2_OFFSET)
HI_SET_GET(hi_sc_top_stat2_reserved_4,reserved_4,HI_SC_TOP_STAT2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT2_OFFSET)
HI_SET_GET(hi_sc_top_stat2_reserved_3,reserved_3,HI_SC_TOP_STAT2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT2_OFFSET)
HI_SET_GET(hi_sc_top_stat2_reserved_2,reserved_2,HI_SC_TOP_STAT2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT2_OFFSET)
HI_SET_GET(hi_sc_top_stat2_reserved_1,reserved_1,HI_SC_TOP_STAT2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT2_OFFSET)
HI_SET_GET(hi_sc_top_stat2_reserved_0,reserved_0,HI_SC_TOP_STAT2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT2_OFFSET)
HI_SET_GET(hi_sc_top_stat3_reserved_2,reserved_2,HI_SC_TOP_STAT3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT3_OFFSET)
HI_SET_GET(hi_sc_top_stat3_reserved_1,reserved_1,HI_SC_TOP_STAT3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT3_OFFSET)
HI_SET_GET(hi_sc_top_stat3_reserved_0,reserved_0,HI_SC_TOP_STAT3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT3_OFFSET)
HI_SET_GET(hi_sc_top_stat4_acpu_parityfail0,acpu_parityfail0,HI_SC_TOP_STAT4_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT4_OFFSET)
HI_SET_GET(hi_sc_top_stat4_acpu_parityfailscu,acpu_parityfailscu,HI_SC_TOP_STAT4_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT4_OFFSET)
HI_SET_GET(hi_sc_top_stat4_reserved_3,reserved_3,HI_SC_TOP_STAT4_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT4_OFFSET)
HI_SET_GET(hi_sc_top_stat4_reserved_2,reserved_2,HI_SC_TOP_STAT4_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT4_OFFSET)
HI_SET_GET(hi_sc_top_stat4_reserved_1,reserved_1,HI_SC_TOP_STAT4_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT4_OFFSET)
HI_SET_GET(hi_sc_top_stat4_reserved_0,reserved_0,HI_SC_TOP_STAT4_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT4_OFFSET)
HI_SET_GET(hi_sc_top_stat5_acpu_deflags0,acpu_deflags0,HI_SC_TOP_STAT5_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT5_OFFSET)
HI_SET_GET(hi_sc_top_stat5_reserved_2,reserved_2,HI_SC_TOP_STAT5_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT5_OFFSET)
HI_SET_GET(hi_sc_top_stat5_reserved_1,reserved_1,HI_SC_TOP_STAT5_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT5_OFFSET)
HI_SET_GET(hi_sc_top_stat5_reserved_0,reserved_0,HI_SC_TOP_STAT5_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT5_OFFSET)
HI_SET_GET(hi_sc_top_stat6_reserved_1,reserved_1,HI_SC_TOP_STAT6_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT6_OFFSET)
HI_SET_GET(hi_sc_top_stat6_reserved_0,reserved_0,HI_SC_TOP_STAT6_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT6_OFFSET)
HI_SET_GET(hi_sc_top_stat7_reserved_5,reserved_5,HI_SC_TOP_STAT7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT7_OFFSET)
HI_SET_GET(hi_sc_top_stat7_reserved_4,reserved_4,HI_SC_TOP_STAT7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT7_OFFSET)
HI_SET_GET(hi_sc_top_stat7_reserved_3,reserved_3,HI_SC_TOP_STAT7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT7_OFFSET)
HI_SET_GET(hi_sc_top_stat7_reserved_2,reserved_2,HI_SC_TOP_STAT7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT7_OFFSET)
HI_SET_GET(hi_sc_top_stat7_reserved_1,reserved_1,HI_SC_TOP_STAT7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT7_OFFSET)
HI_SET_GET(hi_sc_top_stat7_reserved_0,reserved_0,HI_SC_TOP_STAT7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT7_OFFSET)
HI_SET_GET(hi_sc_top_stat8_func_mbist_cpu_data_out,func_mbist_cpu_data_out,HI_SC_TOP_STAT8_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT8_OFFSET)
HI_SET_GET(hi_sc_top_stat9_scpll_timeout,scpll_timeout,HI_SC_TOP_STAT9_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT9_OFFSET)
HI_SET_GET(hi_sc_top_stat9_gpll_timeout,gpll_timeout,HI_SC_TOP_STAT9_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT9_OFFSET)
HI_SET_GET(hi_sc_top_stat9_reserved,reserved,HI_SC_TOP_STAT9_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT9_OFFSET)
HI_SET_GET(hi_sc_top_stat10_reserved,reserved,HI_SC_TOP_STAT10_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT10_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl0_acc_width_regulate_en,acc_width_regulate_en,HI_SC_PERI_CTRL0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL0_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl0_reserved_12,reserved_12,HI_SC_PERI_CTRL0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL0_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl0_reserved_11,reserved_11,HI_SC_PERI_CTRL0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL0_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl0_reserved_10,reserved_10,HI_SC_PERI_CTRL0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL0_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl0_mmc0_sample_tuning_enable,mmc0_sample_tuning_enable,HI_SC_PERI_CTRL0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL0_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl0_reserved_9,reserved_9,HI_SC_PERI_CTRL0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL0_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl0_reserved_8,reserved_8,HI_SC_PERI_CTRL0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL0_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl0_reserved_7,reserved_7,HI_SC_PERI_CTRL0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL0_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl0_reserved_6,reserved_6,HI_SC_PERI_CTRL0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL0_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl0_reserved_5,reserved_5,HI_SC_PERI_CTRL0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL0_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl0_amon_soc_monitor_start,amon_soc_monitor_start,HI_SC_PERI_CTRL0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL0_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl0_pmussi0_mst_cnt,pmussi0_mst_cnt,HI_SC_PERI_CTRL0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL0_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl0_reserved_4,reserved_4,HI_SC_PERI_CTRL0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL0_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl0_reserved_3,reserved_3,HI_SC_PERI_CTRL0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL0_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl0_reserved_2,reserved_2,HI_SC_PERI_CTRL0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL0_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl0_reserved_1,reserved_1,HI_SC_PERI_CTRL0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL0_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl0_reserved_0,reserved_0,HI_SC_PERI_CTRL0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL0_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl1_wdt_clk_en,wdt_clk_en,HI_SC_PERI_CTRL1_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL1_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl1_reserved_1,reserved_1,HI_SC_PERI_CTRL1_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL1_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl1_wdt_en_ov,wdt_en_ov,HI_SC_PERI_CTRL1_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL1_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl1_reserved_0,reserved_0,HI_SC_PERI_CTRL1_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL1_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl1_wdt_en_ctrl,wdt_en_ctrl,HI_SC_PERI_CTRL1_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL1_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl2_reserved_18,reserved_18,HI_SC_PERI_CTRL2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL2_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl2_reserved_17,reserved_17,HI_SC_PERI_CTRL2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL2_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl2_reserved_16,reserved_16,HI_SC_PERI_CTRL2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL2_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl2_reserved_15,reserved_15,HI_SC_PERI_CTRL2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL2_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl2_reserved_14,reserved_14,HI_SC_PERI_CTRL2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL2_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl2_reserved_13,reserved_13,HI_SC_PERI_CTRL2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL2_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl2_reserved_12,reserved_12,HI_SC_PERI_CTRL2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL2_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl2_reserved_11,reserved_11,HI_SC_PERI_CTRL2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL2_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl2_reserved_10,reserved_10,HI_SC_PERI_CTRL2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL2_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl2_dw_ssi_gatedclock_en,dw_ssi_gatedclock_en,HI_SC_PERI_CTRL2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL2_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl2_reserved_9,reserved_9,HI_SC_PERI_CTRL2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL2_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl2_hdlc_soft_gate_clk_en,hdlc_soft_gate_clk_en,HI_SC_PERI_CTRL2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL2_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl2_reseved,reseved,HI_SC_PERI_CTRL2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL2_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl2_reserved_8,reserved_8,HI_SC_PERI_CTRL2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL2_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl2_reserved_7,reserved_7,HI_SC_PERI_CTRL2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL2_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl2_reserved_6,reserved_6,HI_SC_PERI_CTRL2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL2_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl2_reserved_5,reserved_5,HI_SC_PERI_CTRL2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL2_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl2_reserved_4,reserved_4,HI_SC_PERI_CTRL2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL2_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl2_ipcm1_auto_clk_gate_en,ipcm1_auto_clk_gate_en,HI_SC_PERI_CTRL2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL2_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl2_ipcm1_soft_gate_clk_en,ipcm1_soft_gate_clk_en,HI_SC_PERI_CTRL2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL2_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl2_reserved_3,reserved_3,HI_SC_PERI_CTRL2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL2_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl2_reserved_2,reserved_2,HI_SC_PERI_CTRL2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL2_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl2_reserved_1,reserved_1,HI_SC_PERI_CTRL2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL2_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl2_ipcm0_auto_clk_gate_en,ipcm0_auto_clk_gate_en,HI_SC_PERI_CTRL2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL2_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl2_ipcm0_soft_gate_clk_en,ipcm0_soft_gate_clk_en,HI_SC_PERI_CTRL2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL2_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl2_hdlc_auto_clk_gate_en,hdlc_auto_clk_gate_en,HI_SC_PERI_CTRL2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL2_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl2_reserved_0,reserved_0,HI_SC_PERI_CTRL2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL2_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl3_reserved_7,reserved_7,HI_SC_PERI_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL3_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl3_reserved_6,reserved_6,HI_SC_PERI_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL3_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl3_mccrc_ddrphy_ac_pdd,mccrc_ddrphy_ac_pdd,HI_SC_PERI_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL3_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl3_ddrc_apb_gt_en,ddrc_apb_gt_en,HI_SC_PERI_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL3_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl3_dw_axi_cpu_cg_en,dw_axi_cpu_cg_en,HI_SC_PERI_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL3_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl3_dw_axi_glb_cg_en,dw_axi_glb_cg_en,HI_SC_PERI_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL3_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl3_dw_axi_mst_cg_en,dw_axi_mst_cg_en,HI_SC_PERI_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL3_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl3_dw_axi_amon_gatedclock_en,dw_axi_amon_gatedclock_en,HI_SC_PERI_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL3_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl3_dw_x2x_dramtest_cg_en,dw_x2x_dramtest_cg_en,HI_SC_PERI_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL3_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl3_reserved_5,reserved_5,HI_SC_PERI_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL3_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl3_dw_x2x_async_cg_en,dw_x2x_async_cg_en,HI_SC_PERI_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL3_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl3_reserved_4,reserved_4,HI_SC_PERI_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL3_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl3_dw_x2h_qsync_cg_en,dw_x2h_qsync_cg_en,HI_SC_PERI_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL3_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl3_dw_hmx_cg_en,dw_hmx_cg_en,HI_SC_PERI_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL3_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl3_dw_x2p_cg_en,dw_x2p_cg_en,HI_SC_PERI_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL3_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl3_reserved_3,reserved_3,HI_SC_PERI_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL3_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl3_ashb_gatedclock_en,ashb_gatedclock_en,HI_SC_PERI_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL3_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl3_dw_ahb_mst_gatedclock_en,dw_ahb_mst_gatedclock_en,HI_SC_PERI_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL3_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl3_reserved_2,reserved_2,HI_SC_PERI_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL3_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl3_edmac_autogated_clk_en,edmac_autogated_clk_en,HI_SC_PERI_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL3_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl3_dw_x2x_ddrc_cg_en,dw_x2x_ddrc_cg_en,HI_SC_PERI_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL3_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl3_dw_x2x_gic_cg_en,dw_x2x_gic_cg_en,HI_SC_PERI_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL3_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl3_reserved_1,reserved_1,HI_SC_PERI_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL3_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl3_reserved_0,reserved_0,HI_SC_PERI_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL3_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl4_exmbist_en,exmbist_en,HI_SC_PERI_CTRL4_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL4_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl4_reserved_3,reserved_3,HI_SC_PERI_CTRL4_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL4_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl4_mddrc_csysreq,mddrc_csysreq,HI_SC_PERI_CTRL4_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL4_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl4_mddrc_secure_boot_lock,mddrc_secure_boot_lock,HI_SC_PERI_CTRL4_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL4_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl4_reserved_2,reserved_2,HI_SC_PERI_CTRL4_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL4_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl4_reserved_1,reserved_1,HI_SC_PERI_CTRL4_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL4_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl4_reserved_0,reserved_0,HI_SC_PERI_CTRL4_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL4_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl5_reserved_5,reserved_5,HI_SC_PERI_CTRL5_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL5_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl5_soc_spram_ema,soc_spram_ema,HI_SC_PERI_CTRL5_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL5_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl5_reserved_4,reserved_4,HI_SC_PERI_CTRL5_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL5_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl5_soc_spram_emaw,soc_spram_emaw,HI_SC_PERI_CTRL5_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL5_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl5_soc_spram_emas,soc_spram_emas,HI_SC_PERI_CTRL5_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL5_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl5_reserved_3,reserved_3,HI_SC_PERI_CTRL5_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL5_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl5_reserved_2,reserved_2,HI_SC_PERI_CTRL5_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL5_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl5_soc_tpram_emaa,soc_tpram_emaa,HI_SC_PERI_CTRL5_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL5_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl5_reserved_1,reserved_1,HI_SC_PERI_CTRL5_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL5_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl5_soc_tpram_emab,soc_tpram_emab,HI_SC_PERI_CTRL5_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL5_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl5_soc_tpram_emasa,soc_tpram_emasa,HI_SC_PERI_CTRL5_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL5_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl5_soc_tpram_colldisn,soc_tpram_colldisn,HI_SC_PERI_CTRL5_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL5_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl5_reserved_0,reserved_0,HI_SC_PERI_CTRL5_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL5_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl6_reserved_7,reserved_7,HI_SC_PERI_CTRL6_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL6_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl6_reserved_6,reserved_6,HI_SC_PERI_CTRL6_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL6_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl6_reserved_5,reserved_5,HI_SC_PERI_CTRL6_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL6_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl6_reserved_4,reserved_4,HI_SC_PERI_CTRL6_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL6_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl6_reserved_3,reserved_3,HI_SC_PERI_CTRL6_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL6_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl6_reserved_2,reserved_2,HI_SC_PERI_CTRL6_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL6_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl6_reserved_1,reserved_1,HI_SC_PERI_CTRL6_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL6_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl6_reserved_0,reserved_0,HI_SC_PERI_CTRL6_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL6_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl7_nandc_mem_ret1n,nandc_mem_ret1n,HI_SC_PERI_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL7_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl7_nandc_mem_ret2n,nandc_mem_ret2n,HI_SC_PERI_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL7_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl7_nandc_mem_pgen,nandc_mem_pgen,HI_SC_PERI_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL7_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl7_reserved_7,reserved_7,HI_SC_PERI_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL7_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl7_cs_mem_ret1n,cs_mem_ret1n,HI_SC_PERI_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL7_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl7_cs_mem_ret2n,cs_mem_ret2n,HI_SC_PERI_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL7_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl7_cs_mem_pgen,cs_mem_pgen,HI_SC_PERI_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL7_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl7_reserved_6,reserved_6,HI_SC_PERI_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL7_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl7_amon_soc_mem_ret1n,amon_soc_mem_ret1n,HI_SC_PERI_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL7_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl7_amon_soc_mem_ret2n,amon_soc_mem_ret2n,HI_SC_PERI_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL7_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl7_amon_soc_mem_pgen,amon_soc_mem_pgen,HI_SC_PERI_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL7_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl7_reserved_5,reserved_5,HI_SC_PERI_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL7_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl7_ipf_mem_ret1n,ipf_mem_ret1n,HI_SC_PERI_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL7_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl7_ipf_mem_ret2n,ipf_mem_ret2n,HI_SC_PERI_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL7_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl7_ipf_mem_pgen,ipf_mem_pgen,HI_SC_PERI_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL7_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl7_reserved_4,reserved_4,HI_SC_PERI_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL7_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl7_edmac_mem_ret1n,edmac_mem_ret1n,HI_SC_PERI_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL7_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl7_edmac_mem_ret2n,edmac_mem_ret2n,HI_SC_PERI_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL7_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl7_edmac_mem_pgen,edmac_mem_pgen,HI_SC_PERI_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL7_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl7_reserved_3,reserved_3,HI_SC_PERI_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL7_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl7_socp_mem_ret1n,socp_mem_ret1n,HI_SC_PERI_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL7_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl7_socp_mem_ret2n,socp_mem_ret2n,HI_SC_PERI_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL7_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl7_socp_mem_pgen,socp_mem_pgen,HI_SC_PERI_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL7_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl7_reserved_2,reserved_2,HI_SC_PERI_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL7_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl7_uart_mem_ret1n,uart_mem_ret1n,HI_SC_PERI_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL7_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl7_uart_mem_ret2n,uart_mem_ret2n,HI_SC_PERI_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL7_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl7_uart_mem_pgen,uart_mem_pgen,HI_SC_PERI_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL7_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl7_reserved_1,reserved_1,HI_SC_PERI_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL7_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl7_spe_mem_ret1n,spe_mem_ret1n,HI_SC_PERI_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL7_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl7_spe_mem_ret2n,spe_mem_ret2n,HI_SC_PERI_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL7_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl7_spe_mem_pgen,spe_mem_pgen,HI_SC_PERI_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL7_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl7_reserved_0,reserved_0,HI_SC_PERI_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL7_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl8_emi_mem_ret1n,emi_mem_ret1n,HI_SC_PERI_CTRL8_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL8_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl8_emi_mem_ret2n,emi_mem_ret2n,HI_SC_PERI_CTRL8_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL8_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl8_emi_mem_pgen,emi_mem_pgen,HI_SC_PERI_CTRL8_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL8_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl8_reserved_3,reserved_3,HI_SC_PERI_CTRL8_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL8_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl8_rsr_mem_ret1n,rsr_mem_ret1n,HI_SC_PERI_CTRL8_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL8_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl8_rsr_mem_ret2n,rsr_mem_ret2n,HI_SC_PERI_CTRL8_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL8_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl8_rsr_mem_pgen,rsr_mem_pgen,HI_SC_PERI_CTRL8_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL8_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl8_reserved_2,reserved_2,HI_SC_PERI_CTRL8_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL8_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl8_dx_mem_ret1n,dx_mem_ret1n,HI_SC_PERI_CTRL8_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL8_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl8_dx_mem_ret2n,dx_mem_ret2n,HI_SC_PERI_CTRL8_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL8_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl8_dx_mem_pgen,dx_mem_pgen,HI_SC_PERI_CTRL8_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL8_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl8_reserved_1,reserved_1,HI_SC_PERI_CTRL8_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL8_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl8_reserved_0,reserved_0,HI_SC_PERI_CTRL8_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL8_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl9_h2x_dbg_rd_outstd,h2x_dbg_rd_outstd,HI_SC_PERI_CTRL9_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL9_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl9_h2x_dbg_wr_outstd,h2x_dbg_wr_outstd,HI_SC_PERI_CTRL9_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL9_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl9_h2x_dbg_port_sel,h2x_dbg_port_sel,HI_SC_PERI_CTRL9_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL9_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl9_reserved,reserved,HI_SC_PERI_CTRL9_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL9_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl9_h2x_dbg_h2x_sel,h2x_dbg_h2x_sel,HI_SC_PERI_CTRL9_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL9_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl9_h2x_dbg_stat_clr,h2x_dbg_stat_clr,HI_SC_PERI_CTRL9_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL9_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl9_h2x_dbg_incr_spen,h2x_dbg_incr_spen,HI_SC_PERI_CTRL9_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL9_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl10_reserved,reserved,HI_SC_PERI_CTRL10_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL10_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl11_cs_event_hwe,cs_event_hwe,HI_SC_PERI_CTRL11_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL11_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl12_reserved_6,reserved_6,HI_SC_PERI_CTRL12_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL12_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl12_reserved_5,reserved_5,HI_SC_PERI_CTRL12_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL12_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl12_reserved_4,reserved_4,HI_SC_PERI_CTRL12_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL12_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl12_reserved_3,reserved_3,HI_SC_PERI_CTRL12_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL12_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl12_cs_tpctl,cs_tpctl,HI_SC_PERI_CTRL12_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL12_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl12_reserved_2,reserved_2,HI_SC_PERI_CTRL12_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL12_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl12_cs_dbgswen,cs_dbgswen,HI_SC_PERI_CTRL12_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL12_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl12_reserved_1,reserved_1,HI_SC_PERI_CTRL12_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL12_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl12_cs_tpmaxdataasize,cs_tpmaxdataasize,HI_SC_PERI_CTRL12_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL12_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl12_cs_nsguaren,cs_nsguaren,HI_SC_PERI_CTRL12_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL12_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl12_cs_tsmaxwidth,cs_tsmaxwidth,HI_SC_PERI_CTRL12_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL12_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl12_cs_tsnatural,cs_tsnatural,HI_SC_PERI_CTRL12_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL12_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl12_cs_etr_lp_cg_en,cs_etr_lp_cg_en,HI_SC_PERI_CTRL12_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL12_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl12_reserved_0,reserved_0,HI_SC_PERI_CTRL12_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL12_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl13_reserved_4,reserved_4,HI_SC_PERI_CTRL13_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL13_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl13_reserved_3,reserved_3,HI_SC_PERI_CTRL13_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL13_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl13_reserved_2,reserved_2,HI_SC_PERI_CTRL13_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL13_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl13_reserved_1,reserved_1,HI_SC_PERI_CTRL13_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL13_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl13_reserved_0,reserved_0,HI_SC_PERI_CTRL13_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL13_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl14_reserved_1,reserved_1,HI_SC_PERI_CTRL14_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL14_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl14_reserved_0,reserved_0,HI_SC_PERI_CTRL14_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL14_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl15_ebi_normal_mode,ebi_normal_mode,HI_SC_PERI_CTRL15_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL15_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl15_reserved_2,reserved_2,HI_SC_PERI_CTRL15_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL15_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl15_ebi_timeoutvalue1,ebi_timeoutvalue1,HI_SC_PERI_CTRL15_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL15_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl15_reserved_1,reserved_1,HI_SC_PERI_CTRL15_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL15_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl15_ebi_timeoutvalue2,ebi_timeoutvalue2,HI_SC_PERI_CTRL15_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL15_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl15_reserved_0,reserved_0,HI_SC_PERI_CTRL15_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL15_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl16_reserved_3,reserved_3,HI_SC_PERI_CTRL16_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL16_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl16_reserved_2,reserved_2,HI_SC_PERI_CTRL16_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL16_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl16_reserved_1,reserved_1,HI_SC_PERI_CTRL16_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL16_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl16_reserved_0,reserved_0,HI_SC_PERI_CTRL16_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL16_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl17_reserved_16,reserved_16,HI_SC_PERI_CTRL17_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL17_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl17_reserved_15,reserved_15,HI_SC_PERI_CTRL17_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL17_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl17_reserved_14,reserved_14,HI_SC_PERI_CTRL17_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL17_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl17_reserved_13,reserved_13,HI_SC_PERI_CTRL17_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL17_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl17_reserved_12,reserved_12,HI_SC_PERI_CTRL17_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL17_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl17_reserved_11,reserved_11,HI_SC_PERI_CTRL17_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL17_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl17_reserved_10,reserved_10,HI_SC_PERI_CTRL17_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL17_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl17_reserved_9,reserved_9,HI_SC_PERI_CTRL17_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL17_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl17_reserved_8,reserved_8,HI_SC_PERI_CTRL17_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL17_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl17_reserved_7,reserved_7,HI_SC_PERI_CTRL17_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL17_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl17_reserved_6,reserved_6,HI_SC_PERI_CTRL17_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL17_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl17_reserved_5,reserved_5,HI_SC_PERI_CTRL17_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL17_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl17_reserved_4,reserved_4,HI_SC_PERI_CTRL17_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL17_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl17_reserved_3,reserved_3,HI_SC_PERI_CTRL17_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL17_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl17_reserved_2,reserved_2,HI_SC_PERI_CTRL17_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL17_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl17_reserved_1,reserved_1,HI_SC_PERI_CTRL17_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL17_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl17_reserved_0,reserved_0,HI_SC_PERI_CTRL17_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL17_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl19_reserved_7,reserved_7,HI_SC_PERI_CTRL19_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL19_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl19_reserved_6,reserved_6,HI_SC_PERI_CTRL19_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL19_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl19_reserved_5,reserved_5,HI_SC_PERI_CTRL19_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL19_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl19_reserved_4,reserved_4,HI_SC_PERI_CTRL19_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL19_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl19_reserved_3,reserved_3,HI_SC_PERI_CTRL19_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL19_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl19_axi_mst_priority_m9,axi_mst_priority_m9,HI_SC_PERI_CTRL19_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL19_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl19_reserved_2,reserved_2,HI_SC_PERI_CTRL19_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL19_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl19_axi_cpu_priority_m1,axi_cpu_priority_m1,HI_SC_PERI_CTRL19_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL19_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl19_axi_cpu_priority_m2,axi_cpu_priority_m2,HI_SC_PERI_CTRL19_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL19_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl19_axi_cpu_priority_m3,axi_cpu_priority_m3,HI_SC_PERI_CTRL19_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL19_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl19_reserved_1,reserved_1,HI_SC_PERI_CTRL19_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL19_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl19_reserved_0,reserved_0,HI_SC_PERI_CTRL19_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL19_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl20_reserved_1,reserved_1,HI_SC_PERI_CTRL20_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL20_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl20_axi_glb_priority_m1,axi_glb_priority_m1,HI_SC_PERI_CTRL20_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL20_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl20_axi_glb_priority_m2,axi_glb_priority_m2,HI_SC_PERI_CTRL20_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL20_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl20_axi_glb_priority_m3,axi_glb_priority_m3,HI_SC_PERI_CTRL20_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL20_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl20_axi_glb_priority_m4,axi_glb_priority_m4,HI_SC_PERI_CTRL20_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL20_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl20_axi_glb_priority_m5,axi_glb_priority_m5,HI_SC_PERI_CTRL20_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL20_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl20_axi_glb_priority_m6,axi_glb_priority_m6,HI_SC_PERI_CTRL20_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL20_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl20_reserved_0,reserved_0,HI_SC_PERI_CTRL20_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL20_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl20_axi_mst_cache_cfg_en,axi_mst_cache_cfg_en,HI_SC_PERI_CTRL20_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL20_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl20_axi_mst_sideband,axi_mst_sideband,HI_SC_PERI_CTRL20_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL20_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl20_axi_mst_cache,axi_mst_cache,HI_SC_PERI_CTRL20_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL20_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl21_axi_mst_priority_m1,axi_mst_priority_m1,HI_SC_PERI_CTRL21_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL21_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl21_axi_mst_priority_m2,axi_mst_priority_m2,HI_SC_PERI_CTRL21_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL21_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl21_axi_mst_priority_m3,axi_mst_priority_m3,HI_SC_PERI_CTRL21_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL21_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl21_axi_mst_priority_m4,axi_mst_priority_m4,HI_SC_PERI_CTRL21_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL21_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl21_axi_mst_priority_m5,axi_mst_priority_m5,HI_SC_PERI_CTRL21_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL21_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl21_axi_mst_priority_m6,axi_mst_priority_m6,HI_SC_PERI_CTRL21_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL21_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl21_axi_mst_priority_m7,axi_mst_priority_m7,HI_SC_PERI_CTRL21_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL21_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl21_axi_mst_priority_m8,axi_mst_priority_m8,HI_SC_PERI_CTRL21_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL21_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl25_clken1_bypass_pd,clken1_bypass_pd,HI_SC_PERI_CTRL25_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL25_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl26_clken2_bypass_pd,clken2_bypass_pd,HI_SC_PERI_CTRL26_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL26_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl27_clken3_bypass_pd,clken3_bypass_pd,HI_SC_PERI_CTRL27_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL27_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl28_clken4_bypass_pd,clken4_bypass_pd,HI_SC_PERI_CTRL28_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL28_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl29_reserved_3,reserved_3,HI_SC_PERI_CTRL29_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL29_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl29_axi_amon_xdcdr_sel,axi_amon_xdcdr_sel,HI_SC_PERI_CTRL29_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL29_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl29_reserved_2,reserved_2,HI_SC_PERI_CTRL29_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL29_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl29_axi_glb_xdcdr_sel,axi_glb_xdcdr_sel,HI_SC_PERI_CTRL29_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL29_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl29_reserved_1,reserved_1,HI_SC_PERI_CTRL29_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL29_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl29_x2p_pslverr_sel,x2p_pslverr_sel,HI_SC_PERI_CTRL29_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL29_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl29_x2h_hslverr_sel,x2h_hslverr_sel,HI_SC_PERI_CTRL29_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL29_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl29_mst_err_srst_req,mst_err_srst_req,HI_SC_PERI_CTRL29_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL29_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl29_dlock_irq_auto_clear_dis,dlock_irq_auto_clear_dis,HI_SC_PERI_CTRL29_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL29_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl29_reserved_0,reserved_0,HI_SC_PERI_CTRL29_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL29_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl30_reserved_10,reserved_10,HI_SC_PERI_CTRL30_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL30_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl30_reserved_9,reserved_9,HI_SC_PERI_CTRL30_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL30_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl30_reserved_8,reserved_8,HI_SC_PERI_CTRL30_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL30_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl30_amon_soc_axislv_active,amon_soc_axislv_active,HI_SC_PERI_CTRL30_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL30_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl30_coresight_axislv_active,coresight_axislv_active,HI_SC_PERI_CTRL30_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL30_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl30_gic_axislv_active,gic_axislv_active,HI_SC_PERI_CTRL30_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL30_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl30_reserved_7,reserved_7,HI_SC_PERI_CTRL30_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL30_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl30_reserved_6,reserved_6,HI_SC_PERI_CTRL30_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL30_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl30_reserved_5,reserved_5,HI_SC_PERI_CTRL30_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL30_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl30_reserved_4,reserved_4,HI_SC_PERI_CTRL30_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL30_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl30_ddrdata_axislv_active,ddrdata_axislv_active,HI_SC_PERI_CTRL30_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL30_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl30_reserved_3,reserved_3,HI_SC_PERI_CTRL30_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL30_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl30_reserved_2,reserved_2,HI_SC_PERI_CTRL30_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL30_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl30_hifi_axislv_active,hifi_axislv_active,HI_SC_PERI_CTRL30_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL30_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl30_axi_mon_axislv_active,axi_mon_axislv_active,HI_SC_PERI_CTRL30_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL30_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl30_reserved_1,reserved_1,HI_SC_PERI_CTRL30_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL30_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl30_reserved_0,reserved_0,HI_SC_PERI_CTRL30_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL30_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl31_reserved_3,reserved_3,HI_SC_PERI_CTRL31_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL31_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl31_ios_slv_active,ios_slv_active,HI_SC_PERI_CTRL31_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL31_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl31_edma_slv_active,edma_slv_active,HI_SC_PERI_CTRL31_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL31_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl31_dx_slv_active,dx_slv_active,HI_SC_PERI_CTRL31_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL31_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl31_reserved_2,reserved_2,HI_SC_PERI_CTRL31_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL31_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl31_mddrc_slv_active,mddrc_slv_active,HI_SC_PERI_CTRL31_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL31_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl31_reserved_1,reserved_1,HI_SC_PERI_CTRL31_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL31_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl31_pmussi0_slv_active,pmussi0_slv_active,HI_SC_PERI_CTRL31_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL31_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl31_hkadcssi_slv_active,hkadcssi_slv_active,HI_SC_PERI_CTRL31_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL31_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl31_spi0_slv_active,spi0_slv_active,HI_SC_PERI_CTRL31_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL31_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl31_exmbist_slv_active,exmbist_slv_active,HI_SC_PERI_CTRL31_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL31_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl31_i2c0_slv_active,i2c0_slv_active,HI_SC_PERI_CTRL31_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL31_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl31_i2c1_slv_active,i2c1_slv_active,HI_SC_PERI_CTRL31_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL31_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl31_uart1_slv_active,uart1_slv_active,HI_SC_PERI_CTRL31_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL31_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl31_uart2_slv_active,uart2_slv_active,HI_SC_PERI_CTRL31_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL31_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl31_uart3_slv_active,uart3_slv_active,HI_SC_PERI_CTRL31_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL31_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl31_pwm0_slv_active,pwm0_slv_active,HI_SC_PERI_CTRL31_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL31_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl31_pwm1_slv_active,pwm1_slv_active,HI_SC_PERI_CTRL31_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL31_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl31_gpio2_slv_active,gpio2_slv_active,HI_SC_PERI_CTRL31_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL31_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl31_gpio3_slv_active,gpio3_slv_active,HI_SC_PERI_CTRL31_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL31_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl31_gpio4_slv_active,gpio4_slv_active,HI_SC_PERI_CTRL31_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL31_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl31_gpio5_slv_active,gpio5_slv_active,HI_SC_PERI_CTRL31_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL31_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl31_gpio6_slv_active,gpio6_slv_active,HI_SC_PERI_CTRL31_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL31_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl31_gpio7_slv_active,gpio7_slv_active,HI_SC_PERI_CTRL31_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL31_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl31_gpio8_slv_active,gpio8_slv_active,HI_SC_PERI_CTRL31_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL31_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl31_gpio9_slv_active,gpio9_slv_active,HI_SC_PERI_CTRL31_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL31_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl31_gpio10_slv_active,gpio10_slv_active,HI_SC_PERI_CTRL31_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL31_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl31_gpio11_slv_active,gpio11_slv_active,HI_SC_PERI_CTRL31_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL31_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl31_gpio12_slv_active,gpio12_slv_active,HI_SC_PERI_CTRL31_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL31_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl31_reserved_0,reserved_0,HI_SC_PERI_CTRL31_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL31_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl31_coresight_slv_active,coresight_slv_active,HI_SC_PERI_CTRL31_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL31_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl32_uart3_slv_active,uart3_slv_active,HI_SC_PERI_CTRL32_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL32_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl32_wdog_slv_active,wdog_slv_active,HI_SC_PERI_CTRL32_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL32_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl32_reserved,reserved,HI_SC_PERI_CTRL32_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL32_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl33_reserved_3,reserved_3,HI_SC_PERI_CTRL33_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL33_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl33_socp,socp,HI_SC_PERI_CTRL33_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL33_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl33_hdlc,hdlc,HI_SC_PERI_CTRL33_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL33_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl33_rsracc,rsracc,HI_SC_PERI_CTRL33_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL33_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl33_spe,spe,HI_SC_PERI_CTRL33_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL33_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl33_ipf,ipf,HI_SC_PERI_CTRL33_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL33_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl33_psam,psam,HI_SC_PERI_CTRL33_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL33_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl33_ipcm0,ipcm0,HI_SC_PERI_CTRL33_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL33_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl33_reserved_2,reserved_2,HI_SC_PERI_CTRL33_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL33_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl33_nandc_reg,nandc_reg,HI_SC_PERI_CTRL33_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL33_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl33_emi_reg,emi_reg,HI_SC_PERI_CTRL33_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL33_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl33_emi_mem,emi_mem,HI_SC_PERI_CTRL33_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL33_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl33_ipcm1,ipcm1,HI_SC_PERI_CTRL33_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL33_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl33_sio,sio,HI_SC_PERI_CTRL33_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL33_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl33_reserved_1,reserved_1,HI_SC_PERI_CTRL33_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL33_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl33_nandc_mem,nandc_mem,HI_SC_PERI_CTRL33_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL33_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl33_reserved_0,reserved_0,HI_SC_PERI_CTRL33_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL33_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl34_clken5_bypass_pd,clken5_bypass_pd,HI_SC_PERI_CTRL34_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL34_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl35_reserved,reserved,HI_SC_PERI_CTRL35_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL35_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl64_tzpc_pd_axi,tzpc_pd_axi,HI_SC_PERI_CTRL64_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL64_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl65_tzpc_pd_ahb,tzpc_pd_ahb,HI_SC_PERI_CTRL65_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL65_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl66_tzpc_pd_apb0,tzpc_pd_apb0,HI_SC_PERI_CTRL66_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL66_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl67_tzpc_pd_apb1,tzpc_pd_apb1,HI_SC_PERI_CTRL67_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL67_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl68_tzpc_pd_sysctrl,tzpc_pd_sysctrl,HI_SC_PERI_CTRL68_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL68_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl68_tzpc_pd_crg,tzpc_pd_crg,HI_SC_PERI_CTRL68_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL68_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl68_tzpc_ipf,tzpc_ipf,HI_SC_PERI_CTRL68_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL68_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl68_tzpc_psam,tzpc_psam,HI_SC_PERI_CTRL68_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL68_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl68_reserved,reserved,HI_SC_PERI_CTRL68_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL68_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl69_tzpc_pd_mst,tzpc_pd_mst,HI_SC_PERI_CTRL69_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL69_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl70_tzpc_mdm_amon,tzpc_mdm_amon,HI_SC_PERI_CTRL70_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL70_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl70_tzpc_mdm,tzpc_mdm,HI_SC_PERI_CTRL70_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL70_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl70_reserved_1,reserved_1,HI_SC_PERI_CTRL70_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL70_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl70_tzpc_mdm_mst,tzpc_mdm_mst,HI_SC_PERI_CTRL70_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL70_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl70_tzpc_mdm_mst_bypass,tzpc_mdm_mst_bypass,HI_SC_PERI_CTRL70_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL70_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl70_reserved_0,reserved_0,HI_SC_PERI_CTRL70_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL70_OFFSET)
HI_SET_GET(hi_sc_peri_stat0_socp_idle,socp_idle,HI_SC_PERI_STAT0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT0_OFFSET)
HI_SET_GET(hi_sc_peri_stat0_ipf_idle,ipf_idle,HI_SC_PERI_STAT0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT0_OFFSET)
HI_SET_GET(hi_sc_peri_stat0_reserved_2,reserved_2,HI_SC_PERI_STAT0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT0_OFFSET)
HI_SET_GET(hi_sc_peri_stat0_reserved_1,reserved_1,HI_SC_PERI_STAT0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT0_OFFSET)
HI_SET_GET(hi_sc_peri_stat0_hdlc_clk_state,hdlc_clk_state,HI_SC_PERI_STAT0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT0_OFFSET)
HI_SET_GET(hi_sc_peri_stat0_psam_idle,psam_idle,HI_SC_PERI_STAT0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT0_OFFSET)
HI_SET_GET(hi_sc_peri_stat0_reserved_0,reserved_0,HI_SC_PERI_STAT0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT0_OFFSET)
HI_SET_GET(hi_sc_peri_stat1_reserved_1,reserved_1,HI_SC_PERI_STAT1_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT1_OFFSET)
HI_SET_GET(hi_sc_peri_stat1_mddrc_csysack,mddrc_csysack,HI_SC_PERI_STAT1_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT1_OFFSET)
HI_SET_GET(hi_sc_peri_stat1_reserved_0,reserved_0,HI_SC_PERI_STAT1_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT1_OFFSET)
HI_SET_GET(hi_sc_peri_stat2_h2x_dbg_status,h2x_dbg_status,HI_SC_PERI_STAT2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT2_OFFSET)
HI_SET_GET(hi_sc_peri_stat12_dw_axi_glb_dlock_irq,dw_axi_glb_dlock_irq,HI_SC_PERI_STAT12_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT12_OFFSET)
HI_SET_GET(hi_sc_peri_stat12_axi_amon_dlock_irq,axi_amon_dlock_irq,HI_SC_PERI_STAT12_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT12_OFFSET)
HI_SET_GET(hi_sc_peri_stat12_dw_axi_cpu_dlock_irq,dw_axi_cpu_dlock_irq,HI_SC_PERI_STAT12_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT12_OFFSET)
HI_SET_GET(hi_sc_peri_stat12_dw_axi_mst_dlock_irq,dw_axi_mst_dlock_irq,HI_SC_PERI_STAT12_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT12_OFFSET)
HI_SET_GET(hi_sc_peri_stat12_reserved,reserved,HI_SC_PERI_STAT12_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT12_OFFSET)
HI_SET_GET(hi_sc_peri_stat13_dw_axi_glb_dlock_id,dw_axi_glb_dlock_id,HI_SC_PERI_STAT13_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT13_OFFSET)
HI_SET_GET(hi_sc_peri_stat13_dw_axi_glb_dlock_slv,dw_axi_glb_dlock_slv,HI_SC_PERI_STAT13_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT13_OFFSET)
HI_SET_GET(hi_sc_peri_stat13_dw_axi_glb_dlock_mst,dw_axi_glb_dlock_mst,HI_SC_PERI_STAT13_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT13_OFFSET)
HI_SET_GET(hi_sc_peri_stat13_dw_axi_glb_dlock_wr,dw_axi_glb_dlock_wr,HI_SC_PERI_STAT13_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT13_OFFSET)
HI_SET_GET(hi_sc_peri_stat13_reserved,reserved,HI_SC_PERI_STAT13_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT13_OFFSET)
HI_SET_GET(hi_sc_peri_stat14_dw_axi_glb_dlock_addr,dw_axi_glb_dlock_addr,HI_SC_PERI_STAT14_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT14_OFFSET)
HI_SET_GET(hi_sc_peri_stat15_dw_axi_amon_dlock_id,dw_axi_amon_dlock_id,HI_SC_PERI_STAT15_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT15_OFFSET)
HI_SET_GET(hi_sc_peri_stat15_dw_axi_amon_dlock_slv,dw_axi_amon_dlock_slv,HI_SC_PERI_STAT15_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT15_OFFSET)
HI_SET_GET(hi_sc_peri_stat15_dw_axi_amon_dlock_mst,dw_axi_amon_dlock_mst,HI_SC_PERI_STAT15_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT15_OFFSET)
HI_SET_GET(hi_sc_peri_stat15_dw_axi_amon_dlock_wr,dw_axi_amon_dlock_wr,HI_SC_PERI_STAT15_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT15_OFFSET)
HI_SET_GET(hi_sc_peri_stat15_reserved,reserved,HI_SC_PERI_STAT15_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT15_OFFSET)
HI_SET_GET(hi_sc_peri_stat16_dw_axi_amon_dlock_addr,dw_axi_amon_dlock_addr,HI_SC_PERI_STAT16_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT16_OFFSET)
HI_SET_GET(hi_sc_peri_stat17_dw_axi_cpu_dlock_id,dw_axi_cpu_dlock_id,HI_SC_PERI_STAT17_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT17_OFFSET)
HI_SET_GET(hi_sc_peri_stat17_dw_axi_cpu_dlock_slv,dw_axi_cpu_dlock_slv,HI_SC_PERI_STAT17_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT17_OFFSET)
HI_SET_GET(hi_sc_peri_stat17_dw_axi_cpu_dlock_mst,dw_axi_cpu_dlock_mst,HI_SC_PERI_STAT17_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT17_OFFSET)
HI_SET_GET(hi_sc_peri_stat17_dw_axi_cpu_dlock_wr,dw_axi_cpu_dlock_wr,HI_SC_PERI_STAT17_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT17_OFFSET)
HI_SET_GET(hi_sc_peri_stat17_reserved,reserved,HI_SC_PERI_STAT17_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT17_OFFSET)
HI_SET_GET(hi_sc_peri_stat18_dw_axi_cpu_dlock_addr,dw_axi_cpu_dlock_addr,HI_SC_PERI_STAT18_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT18_OFFSET)
HI_SET_GET(hi_sc_peri_stat19_dw_axi_mst_dlock_id,dw_axi_mst_dlock_id,HI_SC_PERI_STAT19_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT19_OFFSET)
HI_SET_GET(hi_sc_peri_stat19_dw_axi_mst_dlock_slv,dw_axi_mst_dlock_slv,HI_SC_PERI_STAT19_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT19_OFFSET)
HI_SET_GET(hi_sc_peri_stat19_dw_axi_mst_dlock_mst,dw_axi_mst_dlock_mst,HI_SC_PERI_STAT19_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT19_OFFSET)
HI_SET_GET(hi_sc_peri_stat19_dw_axi_mst_dlock_wr,dw_axi_mst_dlock_wr,HI_SC_PERI_STAT19_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT19_OFFSET)
HI_SET_GET(hi_sc_peri_stat19_reserved,reserved,HI_SC_PERI_STAT19_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT19_OFFSET)
HI_SET_GET(hi_sc_peri_stat20_dw_axi_mst_dlock_addr,dw_axi_mst_dlock_addr,HI_SC_PERI_STAT20_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT20_OFFSET)
HI_SET_GET(hi_sc_peri_stat21_reserved_3,reserved_3,HI_SC_PERI_STAT21_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT21_OFFSET)
HI_SET_GET(hi_sc_peri_stat21_amon_slv_active,amon_slv_active,HI_SC_PERI_STAT21_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT21_OFFSET)
HI_SET_GET(hi_sc_peri_stat21_reserved_2,reserved_2,HI_SC_PERI_STAT21_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT21_OFFSET)
HI_SET_GET(hi_sc_peri_stat21_glb_slv_active,glb_slv_active,HI_SC_PERI_STAT21_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT21_OFFSET)
HI_SET_GET(hi_sc_peri_stat21_reserved_1,reserved_1,HI_SC_PERI_STAT21_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT21_OFFSET)
HI_SET_GET(hi_sc_peri_stat21_reserved_0,reserved_0,HI_SC_PERI_STAT21_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT21_OFFSET)
HI_SET_GET(hi_sc_peri_stat22_crg,crg,HI_SC_PERI_STAT22_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT22_OFFSET)
HI_SET_GET(hi_sc_peri_stat22_sysctrl_pd,sysctrl_pd,HI_SC_PERI_STAT22_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT22_OFFSET)
HI_SET_GET(hi_sc_peri_stat22_ios,ios,HI_SC_PERI_STAT22_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT22_OFFSET)
HI_SET_GET(hi_sc_peri_stat22_edma,edma,HI_SC_PERI_STAT22_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT22_OFFSET)
HI_SET_GET(hi_sc_peri_stat22_rsa,rsa,HI_SC_PERI_STAT22_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT22_OFFSET)
HI_SET_GET(hi_sc_peri_stat22_reserved,reserved,HI_SC_PERI_STAT22_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT22_OFFSET)
HI_SET_GET(hi_sc_peri_stat22_mddrc,mddrc,HI_SC_PERI_STAT22_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT22_OFFSET)
HI_SET_GET(hi_sc_peri_stat22_ddrphy,ddrphy,HI_SC_PERI_STAT22_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT22_OFFSET)
HI_SET_GET(hi_sc_peri_stat22_pmussi0,pmussi0,HI_SC_PERI_STAT22_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT22_OFFSET)
HI_SET_GET(hi_sc_peri_stat22_hkadcssi,hkadcssi,HI_SC_PERI_STAT22_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT22_OFFSET)
HI_SET_GET(hi_sc_peri_stat22_spi0,spi0,HI_SC_PERI_STAT22_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT22_OFFSET)
HI_SET_GET(hi_sc_peri_stat22_spi1,spi1,HI_SC_PERI_STAT22_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT22_OFFSET)
HI_SET_GET(hi_sc_peri_stat22_i2c0,i2c0,HI_SC_PERI_STAT22_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT22_OFFSET)
HI_SET_GET(hi_sc_peri_stat22_i2c1,i2c1,HI_SC_PERI_STAT22_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT22_OFFSET)
HI_SET_GET(hi_sc_peri_stat22_uart1,uart1,HI_SC_PERI_STAT22_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT22_OFFSET)
HI_SET_GET(hi_sc_peri_stat22_uart2,uart2,HI_SC_PERI_STAT22_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT22_OFFSET)
HI_SET_GET(hi_sc_peri_stat22_uart3,uart3,HI_SC_PERI_STAT22_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT22_OFFSET)
HI_SET_GET(hi_sc_peri_stat22_pwm0,pwm0,HI_SC_PERI_STAT22_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT22_OFFSET)
HI_SET_GET(hi_sc_peri_stat22_pwm1,pwm1,HI_SC_PERI_STAT22_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT22_OFFSET)
HI_SET_GET(hi_sc_peri_stat22_gpio2,gpio2,HI_SC_PERI_STAT22_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT22_OFFSET)
HI_SET_GET(hi_sc_peri_stat22_gpio3,gpio3,HI_SC_PERI_STAT22_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT22_OFFSET)
HI_SET_GET(hi_sc_peri_stat22_gpio4,gpio4,HI_SC_PERI_STAT22_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT22_OFFSET)
HI_SET_GET(hi_sc_peri_stat22_gpio5,gpio5,HI_SC_PERI_STAT22_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT22_OFFSET)
HI_SET_GET(hi_sc_peri_stat22_gpio6,gpio6,HI_SC_PERI_STAT22_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT22_OFFSET)
HI_SET_GET(hi_sc_peri_stat22_gpio7,gpio7,HI_SC_PERI_STAT22_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT22_OFFSET)
HI_SET_GET(hi_sc_peri_stat22_gpio8,gpio8,HI_SC_PERI_STAT22_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT22_OFFSET)
HI_SET_GET(hi_sc_peri_stat22_gpio9,gpio9,HI_SC_PERI_STAT22_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT22_OFFSET)
HI_SET_GET(hi_sc_peri_stat22_gpio10,gpio10,HI_SC_PERI_STAT22_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT22_OFFSET)
HI_SET_GET(hi_sc_peri_stat22_gpio11,gpio11,HI_SC_PERI_STAT22_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT22_OFFSET)
HI_SET_GET(hi_sc_peri_stat22_gpio12,gpio12,HI_SC_PERI_STAT22_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT22_OFFSET)
HI_SET_GET(hi_sc_peri_stat22_soc_peri_usb,soc_peri_usb,HI_SC_PERI_STAT22_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT22_OFFSET)
HI_SET_GET(hi_sc_peri_stat22_coresight,coresight,HI_SC_PERI_STAT22_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT22_OFFSET)
HI_SET_GET(hi_sc_peri_stat23_uart3,uart3,HI_SC_PERI_STAT23_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT23_OFFSET)
HI_SET_GET(hi_sc_peri_stat23_wdog,wdog,HI_SC_PERI_STAT23_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT23_OFFSET)
HI_SET_GET(hi_sc_peri_stat23_reserved,reserved,HI_SC_PERI_STAT23_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT23_OFFSET)
HI_SET_GET(hi_sc_peri_stat24_reserved_3,reserved_3,HI_SC_PERI_STAT24_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT24_OFFSET)
HI_SET_GET(hi_sc_peri_stat24_socp,socp,HI_SC_PERI_STAT24_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT24_OFFSET)
HI_SET_GET(hi_sc_peri_stat24_hdlc,hdlc,HI_SC_PERI_STAT24_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT24_OFFSET)
HI_SET_GET(hi_sc_peri_stat24_rsracc,rsracc,HI_SC_PERI_STAT24_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT24_OFFSET)
HI_SET_GET(hi_sc_peri_stat24_spe,spe,HI_SC_PERI_STAT24_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT24_OFFSET)
HI_SET_GET(hi_sc_peri_stat24_ipf,ipf,HI_SC_PERI_STAT24_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT24_OFFSET)
HI_SET_GET(hi_sc_peri_stat24_psam,psam,HI_SC_PERI_STAT24_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT24_OFFSET)
HI_SET_GET(hi_sc_peri_stat24_ipcm,ipcm,HI_SC_PERI_STAT24_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT24_OFFSET)
HI_SET_GET(hi_sc_peri_stat24_reserved_2,reserved_2,HI_SC_PERI_STAT24_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT24_OFFSET)
HI_SET_GET(hi_sc_peri_stat24_nandc_reg,nandc_reg,HI_SC_PERI_STAT24_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT24_OFFSET)
HI_SET_GET(hi_sc_peri_stat24_emi_reg,emi_reg,HI_SC_PERI_STAT24_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT24_OFFSET)
HI_SET_GET(hi_sc_peri_stat24_emi_mem,emi_mem,HI_SC_PERI_STAT24_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT24_OFFSET)
HI_SET_GET(hi_sc_peri_stat24_hs_uart,hs_uart,HI_SC_PERI_STAT24_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT24_OFFSET)
HI_SET_GET(hi_sc_peri_stat24_sio,sio,HI_SC_PERI_STAT24_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT24_OFFSET)
HI_SET_GET(hi_sc_peri_stat24_reserved_1,reserved_1,HI_SC_PERI_STAT24_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT24_OFFSET)
HI_SET_GET(hi_sc_peri_stat24_nandc_mem,nandc_mem,HI_SC_PERI_STAT24_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT24_OFFSET)
HI_SET_GET(hi_sc_peri_stat24_reserved_0,reserved_0,HI_SC_PERI_STAT24_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT24_OFFSET)
HI_SET_GET(hi_sc_peri_stat25_reserved_1,reserved_1,HI_SC_PERI_STAT25_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT25_OFFSET)
HI_SET_GET(hi_sc_peri_stat25_axi_amon_mst_wr_err,axi_amon_mst_wr_err,HI_SC_PERI_STAT25_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT25_OFFSET)
HI_SET_GET(hi_sc_peri_stat25_axi_amon_mst_rd_err,axi_amon_mst_rd_err,HI_SC_PERI_STAT25_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT25_OFFSET)
HI_SET_GET(hi_sc_peri_stat25_reserved_0,reserved_0,HI_SC_PERI_STAT25_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT25_OFFSET)
HI_SET_GET(hi_sc_peri_stat25_socapb_psel_err,socapb_psel_err,HI_SC_PERI_STAT25_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT25_OFFSET)
HI_SET_GET(hi_sc_peri_stat25_x2h_peri_mst_err,x2h_peri_mst_err,HI_SC_PERI_STAT25_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT25_OFFSET)
HI_SET_GET(hi_sc_peri_stat25_glb_mst_err,glb_mst_err,HI_SC_PERI_STAT25_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT25_OFFSET)
HI_SET_GET(hi_sc_peri_stat26_reserved,reserved,HI_SC_PERI_STAT26_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT26_OFFSET)
HI_SET_GET(hi_sc_peri_stat27_x2h_peri_id_err,x2h_peri_id_err,HI_SC_PERI_STAT27_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT27_OFFSET)
HI_SET_GET(hi_sc_peri_stat27_x2h_peri_wr_err,x2h_peri_wr_err,HI_SC_PERI_STAT27_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT27_OFFSET)
HI_SET_GET(hi_sc_peri_stat27_reserved,reserved,HI_SC_PERI_STAT27_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT27_OFFSET)
HI_SET_GET(hi_sc_peri_stat28_x2h_peri_addr_err,x2h_peri_addr_err,HI_SC_PERI_STAT28_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT28_OFFSET)
HI_SET_GET(hi_sc_peri_stat29_socapb_id_err,socapb_id_err,HI_SC_PERI_STAT29_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT29_OFFSET)
HI_SET_GET(hi_sc_peri_stat29_socapb_wr_err,socapb_wr_err,HI_SC_PERI_STAT29_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT29_OFFSET)
HI_SET_GET(hi_sc_peri_stat29_reserved,reserved,HI_SC_PERI_STAT29_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT29_OFFSET)
HI_SET_GET(hi_sc_peri_stat30_socapb_addr_err,socapb_addr_err,HI_SC_PERI_STAT30_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT30_OFFSET)
HI_SET_GET(hi_sc_peri_stat31_glb_mst_id_rd_err,glb_mst_id_rd_err,HI_SC_PERI_STAT31_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT31_OFFSET)
HI_SET_GET(hi_sc_peri_stat31_glb_mst_id_wr_err,glb_mst_id_wr_err,HI_SC_PERI_STAT31_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT31_OFFSET)
HI_SET_GET(hi_sc_peri_stat32_addr_err,addr_err,HI_SC_PERI_STAT32_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT32_OFFSET)
HI_SET_GET(hi_sc_peri_stat33_addr_err,addr_err,HI_SC_PERI_STAT33_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT33_OFFSET)
HI_SET_GET(hi_sc_peri_stat34_glb_mst_id_rd_err,glb_mst_id_rd_err,HI_SC_PERI_STAT34_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT34_OFFSET)
HI_SET_GET(hi_sc_peri_stat34_glb_mst_id_wr_err,glb_mst_id_wr_err,HI_SC_PERI_STAT34_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT34_OFFSET)
HI_SET_GET(hi_sc_peri_stat35_addr_err,addr_err,HI_SC_PERI_STAT35_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT35_OFFSET)
HI_SET_GET(hi_sc_peri_stat36_addr_err,addr_err,HI_SC_PERI_STAT36_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT36_OFFSET)
HI_SET_GET(hi_sc_peri_stat37_glb_mst_id_rd_err,glb_mst_id_rd_err,HI_SC_PERI_STAT37_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT37_OFFSET)
HI_SET_GET(hi_sc_peri_stat37_glb_mst_id_wr_err,glb_mst_id_wr_err,HI_SC_PERI_STAT37_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT37_OFFSET)
HI_SET_GET(hi_sc_peri_stat38_addr_err,addr_err,HI_SC_PERI_STAT38_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT38_OFFSET)
HI_SET_GET(hi_sc_peri_stat39_addr_err,addr_err,HI_SC_PERI_STAT39_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT39_OFFSET)
HI_SET_GET(hi_sc_peri_stat40_glb_mst_id_rd_err,glb_mst_id_rd_err,HI_SC_PERI_STAT40_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT40_OFFSET)
HI_SET_GET(hi_sc_peri_stat40_glb_mst_id_wr_err,glb_mst_id_wr_err,HI_SC_PERI_STAT40_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT40_OFFSET)
HI_SET_GET(hi_sc_peri_stat41_addr_err,addr_err,HI_SC_PERI_STAT41_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT41_OFFSET)
HI_SET_GET(hi_sc_peri_stat42_addr_err,addr_err,HI_SC_PERI_STAT42_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT42_OFFSET)
HI_SET_GET(hi_sc_peri_stat43_glb_mst_id_rd_err,glb_mst_id_rd_err,HI_SC_PERI_STAT43_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT43_OFFSET)
HI_SET_GET(hi_sc_peri_stat43_glb_mst_id_wr_err,glb_mst_id_wr_err,HI_SC_PERI_STAT43_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT43_OFFSET)
HI_SET_GET(hi_sc_peri_stat44_addr_err,addr_err,HI_SC_PERI_STAT44_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT44_OFFSET)
HI_SET_GET(hi_sc_peri_stat45_addr_err,addr_err,HI_SC_PERI_STAT45_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT45_OFFSET)
HI_SET_GET(hi_sc_peri_stat46_glb_mst_id_rd_err,glb_mst_id_rd_err,HI_SC_PERI_STAT46_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT46_OFFSET)
HI_SET_GET(hi_sc_peri_stat46_glb_mst_id_wr_err,glb_mst_id_wr_err,HI_SC_PERI_STAT46_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT46_OFFSET)
HI_SET_GET(hi_sc_peri_stat47_addr_err,addr_err,HI_SC_PERI_STAT47_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT47_OFFSET)
HI_SET_GET(hi_sc_peri_stat48_addr_err,addr_err,HI_SC_PERI_STAT48_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT48_OFFSET)
HI_SET_GET(hi_sc_peri_stat49_reserved,reserved,HI_SC_PERI_STAT49_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT49_OFFSET)
HI_SET_GET(hi_sc_peri_stat50_reserved,reserved,HI_SC_PERI_STAT50_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT50_OFFSET)
HI_SET_GET(hi_sc_peri_stat51_reserved,reserved,HI_SC_PERI_STAT51_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT51_OFFSET)
HI_SET_GET(hi_sc_peri_stat52_reserved,reserved,HI_SC_PERI_STAT52_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT52_OFFSET)
HI_SET_GET(hi_sc_peri_stat53_reserved,reserved,HI_SC_PERI_STAT53_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT53_OFFSET)
HI_SET_GET(hi_sc_peri_stat54_reserved,reserved,HI_SC_PERI_STAT54_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT54_OFFSET)
HI_SET_GET(hi_sc_peri_stat55_glb_mst_id_rd_err,glb_mst_id_rd_err,HI_SC_PERI_STAT55_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT55_OFFSET)
HI_SET_GET(hi_sc_peri_stat55_glb_mst_id_wr_err,glb_mst_id_wr_err,HI_SC_PERI_STAT55_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT55_OFFSET)
HI_SET_GET(hi_sc_peri_stat56_addr_err,addr_err,HI_SC_PERI_STAT56_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT56_OFFSET)
HI_SET_GET(hi_sc_peri_stat57_addr_err,addr_err,HI_SC_PERI_STAT57_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT57_OFFSET)
HI_SET_GET(hi_sc_peri_stat73_reserved,reserved,HI_SC_PERI_STAT73_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT73_OFFSET)
HI_SET_GET(hi_sc_peri_stat74_reserved_1,reserved_1,HI_SC_PERI_STAT74_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT74_OFFSET)
HI_SET_GET(hi_sc_peri_stat74_axi_amon_mst_wr_sec_err,axi_amon_mst_wr_sec_err,HI_SC_PERI_STAT74_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT74_OFFSET)
HI_SET_GET(hi_sc_peri_stat74_axi_amon_mst_rd_sec_err,axi_amon_mst_rd_sec_err,HI_SC_PERI_STAT74_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT74_OFFSET)
HI_SET_GET(hi_sc_peri_stat74_reserved_0,reserved_0,HI_SC_PERI_STAT74_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT74_OFFSET)
HI_SET_GET(hi_sc_peri_stat74_socapb_psel_sec_err,socapb_psel_sec_err,HI_SC_PERI_STAT74_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT74_OFFSET)
HI_SET_GET(hi_sc_peri_stat74_x2h_peri_mst_sec_err,x2h_peri_mst_sec_err,HI_SC_PERI_STAT74_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT74_OFFSET)
HI_SET_GET(hi_sc_peri_stat74_glb_mst_sec_err,glb_mst_sec_err,HI_SC_PERI_STAT74_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT74_OFFSET)
HI_SET_GET(hi_sc_peri_stat75_x2h_peri_id_sec_err,x2h_peri_id_sec_err,HI_SC_PERI_STAT75_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT75_OFFSET)
HI_SET_GET(hi_sc_peri_stat75_x2h_peri_wr_sec_err,x2h_peri_wr_sec_err,HI_SC_PERI_STAT75_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT75_OFFSET)
HI_SET_GET(hi_sc_peri_stat75_reserved,reserved,HI_SC_PERI_STAT75_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT75_OFFSET)
HI_SET_GET(hi_sc_peri_stat76_x2h_peri_addr_sec_err,x2h_peri_addr_sec_err,HI_SC_PERI_STAT76_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT76_OFFSET)
HI_SET_GET(hi_sc_peri_stat77_socapb_id_sec_err,socapb_id_sec_err,HI_SC_PERI_STAT77_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT77_OFFSET)
HI_SET_GET(hi_sc_peri_stat77_socapb_wr_sec_err,socapb_wr_sec_err,HI_SC_PERI_STAT77_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT77_OFFSET)
HI_SET_GET(hi_sc_peri_stat77_reserved,reserved,HI_SC_PERI_STAT77_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT77_OFFSET)
HI_SET_GET(hi_sc_peri_stat78_reserved,reserved,HI_SC_PERI_STAT78_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT78_OFFSET)
HI_SET_GET(hi_sc_peri_stat78_socapb_addr_sec_err,socapb_addr_sec_err,HI_SC_PERI_STAT78_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT78_OFFSET)
HI_SET_GET(hi_sc_peri_stat79_glb_mst_id_rd_sec_err,glb_mst_id_rd_sec_err,HI_SC_PERI_STAT79_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT79_OFFSET)
HI_SET_GET(hi_sc_peri_stat79_glb_mst_id_wr_sec_err,glb_mst_id_wr_sec_err,HI_SC_PERI_STAT79_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT79_OFFSET)
HI_SET_GET(hi_sc_peri_stat80_addr_sec_err,addr_sec_err,HI_SC_PERI_STAT80_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT80_OFFSET)
HI_SET_GET(hi_sc_peri_stat81_addr_sec_err,addr_sec_err,HI_SC_PERI_STAT81_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT81_OFFSET)
HI_SET_GET(hi_sc_peri_stat82_glb_mst_id_rd_sec_err,glb_mst_id_rd_sec_err,HI_SC_PERI_STAT82_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT82_OFFSET)
HI_SET_GET(hi_sc_peri_stat82_glb_mst_id_wr_sec_err,glb_mst_id_wr_sec_err,HI_SC_PERI_STAT82_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT82_OFFSET)
HI_SET_GET(hi_sc_peri_stat83_addr_sec_err,addr_sec_err,HI_SC_PERI_STAT83_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT83_OFFSET)
HI_SET_GET(hi_sc_peri_stat84_addr_sec_err,addr_sec_err,HI_SC_PERI_STAT84_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT84_OFFSET)
HI_SET_GET(hi_sc_peri_stat85_glb_mst_id_rd_sec_err,glb_mst_id_rd_sec_err,HI_SC_PERI_STAT85_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT85_OFFSET)
HI_SET_GET(hi_sc_peri_stat85_glb_mst_id_wr_sec_err,glb_mst_id_wr_sec_err,HI_SC_PERI_STAT85_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT85_OFFSET)
HI_SET_GET(hi_sc_peri_stat86_addr_sec_err,addr_sec_err,HI_SC_PERI_STAT86_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT86_OFFSET)
HI_SET_GET(hi_sc_peri_stat87_addr_sec_err,addr_sec_err,HI_SC_PERI_STAT87_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT87_OFFSET)
HI_SET_GET(hi_sc_peri_stat88_glb_mst_id_rd_sec_err,glb_mst_id_rd_sec_err,HI_SC_PERI_STAT88_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT88_OFFSET)
HI_SET_GET(hi_sc_peri_stat88_glb_mst_id_wr_sec_err,glb_mst_id_wr_sec_err,HI_SC_PERI_STAT88_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT88_OFFSET)
HI_SET_GET(hi_sc_peri_stat89_addr_sec_err,addr_sec_err,HI_SC_PERI_STAT89_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT89_OFFSET)
HI_SET_GET(hi_sc_peri_stat90_addr_sec_err,addr_sec_err,HI_SC_PERI_STAT90_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT90_OFFSET)
HI_SET_GET(hi_sc_peri_stat91_glb_mst_id_rd_sec_err,glb_mst_id_rd_sec_err,HI_SC_PERI_STAT91_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT91_OFFSET)
HI_SET_GET(hi_sc_peri_stat91_glb_mst_id_wr_sec_err,glb_mst_id_wr_sec_err,HI_SC_PERI_STAT91_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT91_OFFSET)
HI_SET_GET(hi_sc_peri_stat92_addr_sec_err,addr_sec_err,HI_SC_PERI_STAT92_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT92_OFFSET)
HI_SET_GET(hi_sc_peri_stat93_addr_sec_err,addr_sec_err,HI_SC_PERI_STAT93_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT93_OFFSET)
HI_SET_GET(hi_sc_peri_stat94_glb_mst_id_rd_sec_err,glb_mst_id_rd_sec_err,HI_SC_PERI_STAT94_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT94_OFFSET)
HI_SET_GET(hi_sc_peri_stat94_glb_mst_id_wr_sec_err,glb_mst_id_wr_sec_err,HI_SC_PERI_STAT94_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT94_OFFSET)
HI_SET_GET(hi_sc_peri_stat95_addr_sec_err,addr_sec_err,HI_SC_PERI_STAT95_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT95_OFFSET)
HI_SET_GET(hi_sc_peri_stat96_addr_sec_err,addr_sec_err,HI_SC_PERI_STAT96_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT96_OFFSET)
HI_SET_GET(hi_sc_peri_stat97_reserved,reserved,HI_SC_PERI_STAT97_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT97_OFFSET)
HI_SET_GET(hi_sc_peri_stat98_reserved,reserved,HI_SC_PERI_STAT98_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT98_OFFSET)
HI_SET_GET(hi_sc_peri_stat99_reserved,reserved,HI_SC_PERI_STAT99_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT99_OFFSET)
HI_SET_GET(hi_sc_peri_stat100_reserved,reserved,HI_SC_PERI_STAT100_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT100_OFFSET)
HI_SET_GET(hi_sc_peri_stat101_reserved,reserved,HI_SC_PERI_STAT101_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT101_OFFSET)
HI_SET_GET(hi_sc_peri_stat102_reserved,reserved,HI_SC_PERI_STAT102_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT102_OFFSET)
HI_SET_GET(hi_sc_peri_stat103_glb_mst_id_rd_sec_err,glb_mst_id_rd_sec_err,HI_SC_PERI_STAT103_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT103_OFFSET)
HI_SET_GET(hi_sc_peri_stat103_glb_mst_id_wr_sec_err,glb_mst_id_wr_sec_err,HI_SC_PERI_STAT103_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT103_OFFSET)
HI_SET_GET(hi_sc_peri_stat104_addr_sec_err,addr_sec_err,HI_SC_PERI_STAT104_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT104_OFFSET)
HI_SET_GET(hi_sc_peri_stat105_addr_sec_err,addr_sec_err,HI_SC_PERI_STAT105_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT105_OFFSET)
HI_SET_GET(hi_version_id_eco_version,eco_version,HI_VERSION_ID_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_VERSION_ID_OFFSET)
HI_SET_GET(hi_version_id_base_version,base_version,HI_VERSION_ID_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_VERSION_ID_OFFSET)
HI_SET_GET(hi_version_id_platform_type,platform_type,HI_VERSION_ID_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_VERSION_ID_OFFSET)
HI_SET_GET(hi_version_id_chip_version,chip_version,HI_VERSION_ID_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_VERSION_ID_OFFSET)
#endif
#endif
