{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649640592914 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649640592915 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 10 19:29:52 2022 " "Processing started: Sun Apr 10 19:29:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649640592915 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640592915 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab7 -c Lab7 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab7 -c Lab7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640592915 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649640594071 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649640594071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer/synthesis/framebuffer.v 1 1 " "Found 1 design units, including 1 entities, in source file framebuffer/synthesis/framebuffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 FrameBuffer " "Found entity 1: FrameBuffer" {  } { { "FrameBuffer/synthesis/FrameBuffer.v" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/FrameBuffer.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640603217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "FrameBuffer/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640603220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "FrameBuffer/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640603222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer/synthesis/submodules/framebuffer_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/framebuffer_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 FrameBuffer_mm_interconnect_1 " "Found entity 1: FrameBuffer_mm_interconnect_1" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_1.v" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640603225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "FrameBuffer/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640603228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "FrameBuffer/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640603231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer/synthesis/submodules/framebuffer_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/framebuffer_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 FrameBuffer_mm_interconnect_0 " "Found entity 1: FrameBuffer_mm_interconnect_0" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640603238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer/synthesis/submodules/framebuffer_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/framebuffer_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 FrameBuffer_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: FrameBuffer_mm_interconnect_0_avalon_st_adapter_001" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640603241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer/synthesis/submodules/framebuffer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/framebuffer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FrameBuffer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: FrameBuffer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640603243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer/synthesis/submodules/framebuffer_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/framebuffer_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 FrameBuffer_mm_interconnect_0_avalon_st_adapter " "Found entity 1: FrameBuffer_mm_interconnect_0_avalon_st_adapter" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640603245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer/synthesis/submodules/framebuffer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/framebuffer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FrameBuffer_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: FrameBuffer_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640603247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "FrameBuffer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640603253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "FrameBuffer/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640603256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "FrameBuffer/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640603259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer/synthesis/submodules/framebuffer_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/framebuffer_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FrameBuffer_mm_interconnect_0_rsp_mux_001 " "Found entity 1: FrameBuffer_mm_interconnect_0_rsp_mux_001" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640603261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file framebuffer/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "FrameBuffer/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603264 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "FrameBuffer/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640603264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer/synthesis/submodules/framebuffer_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/framebuffer_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FrameBuffer_mm_interconnect_0_rsp_mux " "Found entity 1: FrameBuffer_mm_interconnect_0_rsp_mux" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640603267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer/synthesis/submodules/framebuffer_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/framebuffer_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FrameBuffer_mm_interconnect_0_rsp_demux_001 " "Found entity 1: FrameBuffer_mm_interconnect_0_rsp_demux_001" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640603270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer/synthesis/submodules/framebuffer_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/framebuffer_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FrameBuffer_mm_interconnect_0_cmd_mux_001 " "Found entity 1: FrameBuffer_mm_interconnect_0_cmd_mux_001" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640603272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer/synthesis/submodules/framebuffer_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/framebuffer_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FrameBuffer_mm_interconnect_0_cmd_mux " "Found entity 1: FrameBuffer_mm_interconnect_0_cmd_mux" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640603274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer/synthesis/submodules/framebuffer_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/framebuffer_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FrameBuffer_mm_interconnect_0_cmd_demux_001 " "Found entity 1: FrameBuffer_mm_interconnect_0_cmd_demux_001" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640603277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer/synthesis/submodules/framebuffer_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/framebuffer_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FrameBuffer_mm_interconnect_0_cmd_demux " "Found entity 1: FrameBuffer_mm_interconnect_0_cmd_demux" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640603279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "FrameBuffer/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640603282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "FrameBuffer/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640603284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file framebuffer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "FrameBuffer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603289 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "FrameBuffer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603289 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "FrameBuffer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603289 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "FrameBuffer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603289 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "FrameBuffer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640603289 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "FrameBuffer/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649640603295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "FrameBuffer/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640603296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "FrameBuffer/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640603299 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "FrameBuffer/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649640603301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "FrameBuffer/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640603302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "FrameBuffer/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640603304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "FrameBuffer/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640603306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "FrameBuffer/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640603308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "FrameBuffer/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640603312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file framebuffer/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "FrameBuffer/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603315 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "FrameBuffer/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640603315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "FrameBuffer/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640603319 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel FrameBuffer_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at FrameBuffer_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649640603321 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel FrameBuffer_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at FrameBuffer_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649640603321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer/synthesis/submodules/framebuffer_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file framebuffer/synthesis/submodules/framebuffer_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FrameBuffer_mm_interconnect_0_router_003_default_decode " "Found entity 1: FrameBuffer_mm_interconnect_0_router_003_default_decode" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603322 ""} { "Info" "ISGN_ENTITY_NAME" "2 FrameBuffer_mm_interconnect_0_router_003 " "Found entity 2: FrameBuffer_mm_interconnect_0_router_003" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640603322 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel FrameBuffer_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at FrameBuffer_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649640603324 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel FrameBuffer_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at FrameBuffer_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649640603324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer/synthesis/submodules/framebuffer_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file framebuffer/synthesis/submodules/framebuffer_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FrameBuffer_mm_interconnect_0_router_002_default_decode " "Found entity 1: FrameBuffer_mm_interconnect_0_router_002_default_decode" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603325 ""} { "Info" "ISGN_ENTITY_NAME" "2 FrameBuffer_mm_interconnect_0_router_002 " "Found entity 2: FrameBuffer_mm_interconnect_0_router_002" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640603325 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel FrameBuffer_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at FrameBuffer_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649640603326 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel FrameBuffer_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at FrameBuffer_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649640603326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer/synthesis/submodules/framebuffer_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file framebuffer/synthesis/submodules/framebuffer_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FrameBuffer_mm_interconnect_0_router_001_default_decode " "Found entity 1: FrameBuffer_mm_interconnect_0_router_001_default_decode" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603327 ""} { "Info" "ISGN_ENTITY_NAME" "2 FrameBuffer_mm_interconnect_0_router_001 " "Found entity 2: FrameBuffer_mm_interconnect_0_router_001" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640603327 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel FrameBuffer_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at FrameBuffer_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_router.sv" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649640603330 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel FrameBuffer_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at FrameBuffer_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_router.sv" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649640603330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer/synthesis/submodules/framebuffer_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file framebuffer/synthesis/submodules/framebuffer_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FrameBuffer_mm_interconnect_0_router_default_decode " "Found entity 1: FrameBuffer_mm_interconnect_0_router_default_decode" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_router.sv" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603331 ""} { "Info" "ISGN_ENTITY_NAME" "2 FrameBuffer_mm_interconnect_0_router " "Found entity 2: FrameBuffer_mm_interconnect_0_router" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_router.sv" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640603331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "FrameBuffer/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640603335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "FrameBuffer/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640603338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer/synthesis/submodules/framebuffer_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/framebuffer_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 FrameBuffer_pll_0 " "Found entity 1: FrameBuffer_pll_0" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_pll_0.v" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640603340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer/synthesis/submodules/framebuffer_new_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file framebuffer/synthesis/submodules/framebuffer_new_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 FrameBuffer_new_sdram_controller_0_input_efifo_module " "Found entity 1: FrameBuffer_new_sdram_controller_0_input_efifo_module" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_new_sdram_controller_0.v" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_new_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603344 ""} { "Info" "ISGN_ENTITY_NAME" "2 FrameBuffer_new_sdram_controller_0 " "Found entity 2: FrameBuffer_new_sdram_controller_0" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_new_sdram_controller_0.v" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_new_sdram_controller_0.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640603344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer/synthesis/submodules/framebuffer_master_0.v 1 1 " "Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/framebuffer_master_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 FrameBuffer_master_0 " "Found entity 1: FrameBuffer_master_0" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_master_0.v" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_master_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640603347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer/synthesis/submodules/framebuffer_master_0_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/framebuffer_master_0_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FrameBuffer_master_0_p2b_adapter " "Found entity 1: FrameBuffer_master_0_p2b_adapter" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_master_0_p2b_adapter.sv" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_master_0_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640603350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer/synthesis/submodules/framebuffer_master_0_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/framebuffer_master_0_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FrameBuffer_master_0_b2p_adapter " "Found entity 1: FrameBuffer_master_0_b2p_adapter" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_master_0_b2p_adapter.sv" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_master_0_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640603352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file framebuffer/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "FrameBuffer/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603357 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "FrameBuffer/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603357 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "FrameBuffer/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603357 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "FrameBuffer/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603357 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "FrameBuffer/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603357 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "FrameBuffer/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603357 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "FrameBuffer/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640603357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "FrameBuffer/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640603360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "FrameBuffer/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640603363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer/synthesis/submodules/framebuffer_master_0_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/framebuffer_master_0_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FrameBuffer_master_0_timing_adt " "Found entity 1: FrameBuffer_master_0_timing_adt" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_master_0_timing_adt.sv" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_master_0_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640603365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "FrameBuffer/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640603367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file framebuffer/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "FrameBuffer/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603370 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "FrameBuffer/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603370 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "FrameBuffer/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640603370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "FrameBuffer/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640603372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "FrameBuffer/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640603376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "FrameBuffer/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640603378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "FrameBuffer/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640603380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "FrameBuffer/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640603382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "FrameBuffer/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640603385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer/synthesis/submodules/framebuffer_fifo_0.v 4 4 " "Found 4 design units, including 4 entities, in source file framebuffer/synthesis/submodules/framebuffer_fifo_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 FrameBuffer_fifo_0_dual_clock_fifo " "Found entity 1: FrameBuffer_fifo_0_dual_clock_fifo" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_fifo_0.v" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_fifo_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603388 ""} { "Info" "ISGN_ENTITY_NAME" "2 FrameBuffer_fifo_0_dcfifo_with_controls " "Found entity 2: FrameBuffer_fifo_0_dcfifo_with_controls" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_fifo_0.v" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_fifo_0.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603388 ""} { "Info" "ISGN_ENTITY_NAME" "3 FrameBuffer_fifo_0_map_avalonmm_to_avalonst " "Found entity 3: FrameBuffer_fifo_0_map_avalonmm_to_avalonst" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_fifo_0.v" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_fifo_0.v" 157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603388 ""} { "Info" "ISGN_ENTITY_NAME" "4 FrameBuffer_fifo_0 " "Found entity 4: FrameBuffer_fifo_0" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_fifo_0.v" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_fifo_0.v" 184 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640603388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer/synthesis/submodules/framebuffer_dma_0.v 7 7 " "Found 7 design units, including 7 entities, in source file framebuffer/synthesis/submodules/framebuffer_dma_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 FrameBuffer_dma_0_read_data_mux " "Found entity 1: FrameBuffer_dma_0_read_data_mux" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_dma_0.v" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_dma_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603394 ""} { "Info" "ISGN_ENTITY_NAME" "2 FrameBuffer_dma_0_byteenables " "Found entity 2: FrameBuffer_dma_0_byteenables" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_dma_0.v" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_dma_0.v" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603394 ""} { "Info" "ISGN_ENTITY_NAME" "3 FrameBuffer_dma_0_fifo_module_fifo_ram_module " "Found entity 3: FrameBuffer_dma_0_fifo_module_fifo_ram_module" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_dma_0.v" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_dma_0.v" 154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603394 ""} { "Info" "ISGN_ENTITY_NAME" "4 FrameBuffer_dma_0_fifo_module " "Found entity 4: FrameBuffer_dma_0_fifo_module" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_dma_0.v" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_dma_0.v" 253 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603394 ""} { "Info" "ISGN_ENTITY_NAME" "5 FrameBuffer_dma_0_mem_read " "Found entity 5: FrameBuffer_dma_0_mem_read" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_dma_0.v" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_dma_0.v" 417 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603394 ""} { "Info" "ISGN_ENTITY_NAME" "6 FrameBuffer_dma_0_mem_write " "Found entity 6: FrameBuffer_dma_0_mem_write" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_dma_0.v" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_dma_0.v" 505 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603394 ""} { "Info" "ISGN_ENTITY_NAME" "7 FrameBuffer_dma_0 " "Found entity 7: FrameBuffer_dma_0" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_dma_0.v" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_dma_0.v" 555 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640603394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tanle/onedrive/documents/vs_code/3763_fpga/lab7/source/reset.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/tanle/onedrive/documents/vs_code/3763_fpga/lab7/source/reset.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reset " "Found entity 1: reset" {  } { { "../source/reset.sv" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/source/reset.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640603396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tanle/onedrive/documents/vs_code/3763_fpga/lab7/source/pixelgenerator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/tanle/onedrive/documents/vs_code/3763_fpga/lab7/source/pixelgenerator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PixelGenerator " "Found entity 1: PixelGenerator" {  } { { "../source/PixelGenerator.sv" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/source/PixelGenerator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640603400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tanle/onedrive/documents/vs_code/3763_fpga/lab7/source/lab7.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/tanle/onedrive/documents/vs_code/3763_fpga/lab7/source/lab7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7 " "Found entity 1: Lab7" {  } { { "../source/Lab7.sv" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/source/Lab7.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640603402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tanle/onedrive/documents/vs_code/3763_fpga/lab7/source/count.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/tanle/onedrive/documents/vs_code/3763_fpga/lab7/source/count.sv" { { "Info" "ISGN_ENTITY_NAME" "1 count " "Found entity 1: count" {  } { { "../source/count.sv" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/source/count.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640603405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file video_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_pll " "Found entity 1: video_pll" {  } { { "video_pll.v" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/video_pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640603409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_pll/video_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file video_pll/video_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_pll_0002 " "Found entity 1: video_pll_0002" {  } { { "video_pll/video_pll_0002.v" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/video_pll/video_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640603412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640603412 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "FrameBuffer_new_sdram_controller_0.v(318) " "Verilog HDL or VHDL warning at FrameBuffer_new_sdram_controller_0.v(318): conditional expression evaluates to a constant" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_new_sdram_controller_0.v" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_new_sdram_controller_0.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1649640603440 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "FrameBuffer_new_sdram_controller_0.v(328) " "Verilog HDL or VHDL warning at FrameBuffer_new_sdram_controller_0.v(328): conditional expression evaluates to a constant" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_new_sdram_controller_0.v" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_new_sdram_controller_0.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1649640603440 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "FrameBuffer_new_sdram_controller_0.v(338) " "Verilog HDL or VHDL warning at FrameBuffer_new_sdram_controller_0.v(338): conditional expression evaluates to a constant" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_new_sdram_controller_0.v" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_new_sdram_controller_0.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1649640603440 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "FrameBuffer_new_sdram_controller_0.v(682) " "Verilog HDL or VHDL warning at FrameBuffer_new_sdram_controller_0.v(682): conditional expression evaluates to a constant" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_new_sdram_controller_0.v" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_new_sdram_controller_0.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1649640603442 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab7 " "Elaborating entity \"Lab7\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1649640603629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_pll video_pll:U0 " "Elaborating entity \"video_pll\" for hierarchy \"video_pll:U0\"" {  } { { "../source/Lab7.sv" "U0" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/source/Lab7.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640603642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_pll_0002 video_pll:U0\|video_pll_0002:video_pll_inst " "Elaborating entity \"video_pll_0002\" for hierarchy \"video_pll:U0\|video_pll_0002:video_pll_inst\"" {  } { { "video_pll.v" "video_pll_inst" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/video_pll.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640603651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll video_pll:U0\|video_pll_0002:video_pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"video_pll:U0\|video_pll_0002:video_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "video_pll/video_pll_0002.v" "altera_pll_i" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/video_pll/video_pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640603708 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1649640603723 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "video_pll:U0\|video_pll_0002:video_pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"video_pll:U0\|video_pll_0002:video_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "video_pll/video_pll_0002.v" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/video_pll/video_pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640603733 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video_pll:U0\|video_pll_0002:video_pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"video_pll:U0\|video_pll_0002:video_pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640603733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640603733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640603733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640603733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.175644 MHz " "Parameter \"output_clock_frequency0\" = \"25.175644 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640603733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640603733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640603733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640603733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640603733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640603733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640603733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640603733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640603733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640603733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640603733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640603733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640603733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640603733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640603733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640603733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640603733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640603733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640603733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640603733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640603733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640603733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640603733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640603733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640603733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640603733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640603733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640603733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640603733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640603733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640603733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640603733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640603733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640603733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640603733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640603733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640603733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640603733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640603733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640603733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640603733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640603733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640603733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640603733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640603733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640603733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640603733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640603733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640603733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640603733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640603733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640603733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640603733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640603733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640603733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640603733 ""}  } { { "video_pll/video_pll_0002.v" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/video_pll/video_pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649640603733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrameBuffer FrameBuffer:U3 " "Elaborating entity \"FrameBuffer\" for hierarchy \"FrameBuffer:U3\"" {  } { { "../source/Lab7.sv" "U3" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/source/Lab7.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640603740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrameBuffer_dma_0 FrameBuffer:U3\|FrameBuffer_dma_0:dma_0 " "Elaborating entity \"FrameBuffer_dma_0\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_dma_0:dma_0\"" {  } { { "FrameBuffer/synthesis/FrameBuffer.v" "dma_0" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/FrameBuffer.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640603765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrameBuffer_dma_0_read_data_mux FrameBuffer:U3\|FrameBuffer_dma_0:dma_0\|FrameBuffer_dma_0_read_data_mux:the_FrameBuffer_dma_0_read_data_mux " "Elaborating entity \"FrameBuffer_dma_0_read_data_mux\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_dma_0:dma_0\|FrameBuffer_dma_0_read_data_mux:the_FrameBuffer_dma_0_read_data_mux\"" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_dma_0.v" "the_FrameBuffer_dma_0_read_data_mux" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_dma_0.v" 707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640603809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrameBuffer_dma_0_byteenables FrameBuffer:U3\|FrameBuffer_dma_0:dma_0\|FrameBuffer_dma_0_byteenables:the_FrameBuffer_dma_0_byteenables " "Elaborating entity \"FrameBuffer_dma_0_byteenables\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_dma_0:dma_0\|FrameBuffer_dma_0_byteenables:the_FrameBuffer_dma_0_byteenables\"" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_dma_0.v" "the_FrameBuffer_dma_0_byteenables" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_dma_0.v" 717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640603824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrameBuffer_dma_0_fifo_module FrameBuffer:U3\|FrameBuffer_dma_0:dma_0\|FrameBuffer_dma_0_fifo_module:the_FrameBuffer_dma_0_fifo_module " "Elaborating entity \"FrameBuffer_dma_0_fifo_module\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_dma_0:dma_0\|FrameBuffer_dma_0_fifo_module:the_FrameBuffer_dma_0_fifo_module\"" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_dma_0.v" "the_FrameBuffer_dma_0_fifo_module" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_dma_0.v" 940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640603833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrameBuffer_dma_0_fifo_module_fifo_ram_module FrameBuffer:U3\|FrameBuffer_dma_0:dma_0\|FrameBuffer_dma_0_fifo_module:the_FrameBuffer_dma_0_fifo_module\|FrameBuffer_dma_0_fifo_module_fifo_ram_module:FrameBuffer_dma_0_fifo_module_fifo_ram " "Elaborating entity \"FrameBuffer_dma_0_fifo_module_fifo_ram_module\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_dma_0:dma_0\|FrameBuffer_dma_0_fifo_module:the_FrameBuffer_dma_0_fifo_module\|FrameBuffer_dma_0_fifo_module_fifo_ram_module:FrameBuffer_dma_0_fifo_module_fifo_ram\"" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_dma_0.v" "FrameBuffer_dma_0_fifo_module_fifo_ram" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_dma_0.v" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640603849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dp FrameBuffer:U3\|FrameBuffer_dma_0:dma_0\|FrameBuffer_dma_0_fifo_module:the_FrameBuffer_dma_0_fifo_module\|FrameBuffer_dma_0_fifo_module_fifo_ram_module:FrameBuffer_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Elaborating entity \"lpm_ram_dp\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_dma_0:dma_0\|FrameBuffer_dma_0_fifo_module:the_FrameBuffer_dma_0_fifo_module\|FrameBuffer_dma_0_fifo_module_fifo_ram_module:FrameBuffer_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\"" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_dma_0.v" "lpm_ram_dp_component" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_dma_0.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640603884 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FrameBuffer:U3\|FrameBuffer_dma_0:dma_0\|FrameBuffer_dma_0_fifo_module:the_FrameBuffer_dma_0_fifo_module\|FrameBuffer_dma_0_fifo_module_fifo_ram_module:FrameBuffer_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Elaborated megafunction instantiation \"FrameBuffer:U3\|FrameBuffer_dma_0:dma_0\|FrameBuffer_dma_0_fifo_module:the_FrameBuffer_dma_0_fifo_module\|FrameBuffer_dma_0_fifo_module_fifo_ram_module:FrameBuffer_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\"" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_dma_0.v" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_dma_0.v" 228 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640603893 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FrameBuffer:U3\|FrameBuffer_dma_0:dma_0\|FrameBuffer_dma_0_fifo_module:the_FrameBuffer_dma_0_fifo_module\|FrameBuffer_dma_0_fifo_module_fifo_ram_module:FrameBuffer_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Instantiated megafunction \"FrameBuffer:U3\|FrameBuffer_dma_0:dma_0\|FrameBuffer_dma_0_fifo_module:the_FrameBuffer_dma_0_fifo_module\|FrameBuffer_dma_0_fifo_module_fifo_ram_module:FrameBuffer_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_file UNUSED " "Parameter \"lpm_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640603893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_EAB=ON " "Parameter \"lpm_hint\" = \"USE_EAB=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640603893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_indata REGISTERED " "Parameter \"lpm_indata\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640603893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_outdata UNREGISTERED " "Parameter \"lpm_outdata\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640603893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_rdaddress_control REGISTERED " "Parameter \"lpm_rdaddress_control\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640603893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640603893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthad 5 " "Parameter \"lpm_widthad\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640603893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_wraddress_control REGISTERED " "Parameter \"lpm_wraddress_control\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640603893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "suppress_memory_conversion_warnings ON " "Parameter \"suppress_memory_conversion_warnings\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640603893 ""}  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_dma_0.v" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_dma_0.v" 228 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649640603893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram FrameBuffer:U3\|FrameBuffer_dma_0:dma_0\|FrameBuffer_dma_0_fifo_module:the_FrameBuffer_dma_0_fifo_module\|FrameBuffer_dma_0_fifo_module_fifo_ram_module:FrameBuffer_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram " "Elaborating entity \"altdpram\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_dma_0:dma_0\|FrameBuffer_dma_0_fifo_module:the_FrameBuffer_dma_0_fifo_module\|FrameBuffer_dma_0_fifo_module_fifo_ram_module:FrameBuffer_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\"" {  } { { "lpm_ram_dp.tdf" "sram" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640603961 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FrameBuffer:U3\|FrameBuffer_dma_0:dma_0\|FrameBuffer_dma_0_fifo_module:the_FrameBuffer_dma_0_fifo_module\|FrameBuffer_dma_0_fifo_module_fifo_ram_module:FrameBuffer_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram FrameBuffer:U3\|FrameBuffer_dma_0:dma_0\|FrameBuffer_dma_0_fifo_module:the_FrameBuffer_dma_0_fifo_module\|FrameBuffer_dma_0_fifo_module_fifo_ram_module:FrameBuffer_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Elaborated megafunction instantiation \"FrameBuffer:U3\|FrameBuffer_dma_0:dma_0\|FrameBuffer_dma_0_fifo_module:the_FrameBuffer_dma_0_fifo_module\|FrameBuffer_dma_0_fifo_module_fifo_ram_module:FrameBuffer_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\", which is child of megafunction instantiation \"FrameBuffer:U3\|FrameBuffer_dma_0:dma_0\|FrameBuffer_dma_0_fifo_module:the_FrameBuffer_dma_0_fifo_module\|FrameBuffer_dma_0_fifo_module_fifo_ram_module:FrameBuffer_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\"" {  } { { "lpm_ram_dp.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "FrameBuffer/synthesis/submodules/FrameBuffer_dma_0.v" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_dma_0.v" 228 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640603981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FrameBuffer:U3\|FrameBuffer_dma_0:dma_0\|FrameBuffer_dma_0_fifo_module:the_FrameBuffer_dma_0_fifo_module\|FrameBuffer_dma_0_fifo_module_fifo_ram_module:FrameBuffer_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_dma_0:dma_0\|FrameBuffer_dma_0_fifo_module:the_FrameBuffer_dma_0_fifo_module\|FrameBuffer_dma_0_fifo_module_fifo_ram_module:FrameBuffer_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\"" {  } { { "altdpram.tdf" "ram_block" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640604022 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FrameBuffer:U3\|FrameBuffer_dma_0:dma_0\|FrameBuffer_dma_0_fifo_module:the_FrameBuffer_dma_0_fifo_module\|FrameBuffer_dma_0_fifo_module_fifo_ram_module:FrameBuffer_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block FrameBuffer:U3\|FrameBuffer_dma_0:dma_0\|FrameBuffer_dma_0_fifo_module:the_FrameBuffer_dma_0_fifo_module\|FrameBuffer_dma_0_fifo_module_fifo_ram_module:FrameBuffer_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Elaborated megafunction instantiation \"FrameBuffer:U3\|FrameBuffer_dma_0:dma_0\|FrameBuffer_dma_0_fifo_module:the_FrameBuffer_dma_0_fifo_module\|FrameBuffer_dma_0_fifo_module_fifo_ram_module:FrameBuffer_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"FrameBuffer:U3\|FrameBuffer_dma_0:dma_0\|FrameBuffer_dma_0_fifo_module:the_FrameBuffer_dma_0_fifo_module\|FrameBuffer_dma_0_fifo_module_fifo_ram_module:FrameBuffer_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\"" {  } { { "altdpram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "FrameBuffer/synthesis/submodules/FrameBuffer_dma_0.v" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_dma_0.v" 228 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640604037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1j02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1j02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1j02 " "Found entity 1: altsyncram_1j02" {  } { { "db/altsyncram_1j02.tdf" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/altsyncram_1j02.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640604093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640604093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1j02 FrameBuffer:U3\|FrameBuffer_dma_0:dma_0\|FrameBuffer_dma_0_fifo_module:the_FrameBuffer_dma_0_fifo_module\|FrameBuffer_dma_0_fifo_module_fifo_ram_module:FrameBuffer_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated " "Elaborating entity \"altsyncram_1j02\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_dma_0:dma_0\|FrameBuffer_dma_0_fifo_module:the_FrameBuffer_dma_0_fifo_module\|FrameBuffer_dma_0_fifo_module_fifo_ram_module:FrameBuffer_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640604094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrameBuffer_dma_0_mem_read FrameBuffer:U3\|FrameBuffer_dma_0:dma_0\|FrameBuffer_dma_0_mem_read:the_FrameBuffer_dma_0_mem_read " "Elaborating entity \"FrameBuffer_dma_0_mem_read\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_dma_0:dma_0\|FrameBuffer_dma_0_mem_read:the_FrameBuffer_dma_0_mem_read\"" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_dma_0.v" "the_FrameBuffer_dma_0_mem_read" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_dma_0.v" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640604120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrameBuffer_dma_0_mem_write FrameBuffer:U3\|FrameBuffer_dma_0:dma_0\|FrameBuffer_dma_0_mem_write:the_FrameBuffer_dma_0_mem_write " "Elaborating entity \"FrameBuffer_dma_0_mem_write\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_dma_0:dma_0\|FrameBuffer_dma_0_mem_write:the_FrameBuffer_dma_0_mem_write\"" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_dma_0.v" "the_FrameBuffer_dma_0_mem_write" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_dma_0.v" 976 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640604131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrameBuffer_fifo_0 FrameBuffer:U3\|FrameBuffer_fifo_0:fifo_0 " "Elaborating entity \"FrameBuffer_fifo_0\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_fifo_0:fifo_0\"" {  } { { "FrameBuffer/synthesis/FrameBuffer.v" "fifo_0" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/FrameBuffer.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640604141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrameBuffer_fifo_0_dcfifo_with_controls FrameBuffer:U3\|FrameBuffer_fifo_0:fifo_0\|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls " "Elaborating entity \"FrameBuffer_fifo_0_dcfifo_with_controls\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_fifo_0:fifo_0\|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\"" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_fifo_0.v" "the_dcfifo_with_controls" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_fifo_0.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640604155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrameBuffer_fifo_0_dual_clock_fifo FrameBuffer:U3\|FrameBuffer_fifo_0:fifo_0\|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|FrameBuffer_fifo_0_dual_clock_fifo:the_dcfifo " "Elaborating entity \"FrameBuffer_fifo_0_dual_clock_fifo\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_fifo_0:fifo_0\|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|FrameBuffer_fifo_0_dual_clock_fifo:the_dcfifo\"" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_fifo_0.v" "the_dcfifo" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_fifo_0.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640604165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo FrameBuffer:U3\|FrameBuffer_fifo_0:fifo_0\|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|FrameBuffer_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo " "Elaborating entity \"dcfifo\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_fifo_0:fifo_0\|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|FrameBuffer_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\"" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_fifo_0.v" "dual_clock_fifo" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_fifo_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640604539 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FrameBuffer:U3\|FrameBuffer_fifo_0:fifo_0\|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|FrameBuffer_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo " "Elaborated megafunction instantiation \"FrameBuffer:U3\|FrameBuffer_fifo_0:fifo_0\|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|FrameBuffer_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\"" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_fifo_0.v" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_fifo_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640604559 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FrameBuffer:U3\|FrameBuffer_fifo_0:fifo_0\|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|FrameBuffer_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo " "Instantiated megafunction \"FrameBuffer:U3\|FrameBuffer_fifo_0:fifo_0\|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|FrameBuffer_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640604559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clocks_are_synchronized FALSE " "Parameter \"clocks_are_synchronized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640604559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640604559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT " "Parameter \"lpm_hint\" = \"DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640604559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8192 " "Parameter \"lpm_numwords\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640604559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640604559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640604559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640604559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 13 " "Parameter \"lpm_widthu\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640604559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640604559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640604559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640604559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640604559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640604559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640604559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640604559 ""}  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_fifo_0.v" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_fifo_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649640604559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_4162.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_4162.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_4162 " "Found entity 1: dcfifo_4162" {  } { { "db/dcfifo_4162.tdf" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/dcfifo_4162.tdf" 43 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640604613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640604613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_4162 FrameBuffer:U3\|FrameBuffer_fifo_0:fifo_0\|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|FrameBuffer_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_4162:auto_generated " "Elaborating entity \"dcfifo_4162\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_fifo_0:fifo_0\|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|FrameBuffer_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_4162:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640604614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_sab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_sab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_sab " "Found entity 1: a_gray2bin_sab" {  } { { "db/a_gray2bin_sab.tdf" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/a_gray2bin_sab.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640604639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640604639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_sab FrameBuffer:U3\|FrameBuffer_fifo_0:fifo_0\|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|FrameBuffer_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_4162:auto_generated\|a_gray2bin_sab:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_sab\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_fifo_0:fifo_0\|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|FrameBuffer_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_4162:auto_generated\|a_gray2bin_sab:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_4162.tdf" "wrptr_g_gray2bin" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/dcfifo_4162.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640604640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_rv6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_rv6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_rv6 " "Found entity 1: a_graycounter_rv6" {  } { { "db/a_graycounter_rv6.tdf" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/a_graycounter_rv6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640604697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640604697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_rv6 FrameBuffer:U3\|FrameBuffer_fifo_0:fifo_0\|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|FrameBuffer_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_4162:auto_generated\|a_graycounter_rv6:rdptr_g1p " "Elaborating entity \"a_graycounter_rv6\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_fifo_0:fifo_0\|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|FrameBuffer_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_4162:auto_generated\|a_graycounter_rv6:rdptr_g1p\"" {  } { { "db/dcfifo_4162.tdf" "rdptr_g1p" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/dcfifo_4162.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640604698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ndc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ndc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ndc " "Found entity 1: a_graycounter_ndc" {  } { { "db/a_graycounter_ndc.tdf" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/a_graycounter_ndc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640604762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640604762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ndc FrameBuffer:U3\|FrameBuffer_fifo_0:fifo_0\|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|FrameBuffer_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_4162:auto_generated\|a_graycounter_ndc:wrptr_g1p " "Elaborating entity \"a_graycounter_ndc\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_fifo_0:fifo_0\|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|FrameBuffer_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_4162:auto_generated\|a_graycounter_ndc:wrptr_g1p\"" {  } { { "db/dcfifo_4162.tdf" "wrptr_g1p" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/dcfifo_4162.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640604763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q8d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q8d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q8d1 " "Found entity 1: altsyncram_q8d1" {  } { { "db/altsyncram_q8d1.tdf" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/altsyncram_q8d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640604837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640604837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q8d1 FrameBuffer:U3\|FrameBuffer_fifo_0:fifo_0\|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|FrameBuffer_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_4162:auto_generated\|altsyncram_q8d1:fifo_ram " "Elaborating entity \"altsyncram_q8d1\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_fifo_0:fifo_0\|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|FrameBuffer_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_4162:auto_generated\|altsyncram_q8d1:fifo_ram\"" {  } { { "db/dcfifo_4162.tdf" "fifo_ram" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/dcfifo_4162.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640604838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/dffpipe_3dc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640604875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640604875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc FrameBuffer:U3\|FrameBuffer_fifo_0:fifo_0\|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|FrameBuffer_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_4162:auto_generated\|dffpipe_3dc:rdaclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_fifo_0:fifo_0\|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|FrameBuffer_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_4162:auto_generated\|dffpipe_3dc:rdaclr\"" {  } { { "db/dcfifo_4162.tdf" "rdaclr" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/dcfifo_4162.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640604876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_gpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_gpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_gpl " "Found entity 1: alt_synch_pipe_gpl" {  } { { "db/alt_synch_pipe_gpl.tdf" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/alt_synch_pipe_gpl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640604895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640604895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_gpl FrameBuffer:U3\|FrameBuffer_fifo_0:fifo_0\|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|FrameBuffer_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_4162:auto_generated\|alt_synch_pipe_gpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_gpl\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_fifo_0:fifo_0\|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|FrameBuffer_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_4162:auto_generated\|alt_synch_pipe_gpl:rs_dgwp\"" {  } { { "db/dcfifo_4162.tdf" "rs_dgwp" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/dcfifo_4162.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640604897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1f9 " "Found entity 1: dffpipe_1f9" {  } { { "db/dffpipe_1f9.tdf" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/dffpipe_1f9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640604916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640604916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1f9 FrameBuffer:U3\|FrameBuffer_fifo_0:fifo_0\|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|FrameBuffer_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_4162:auto_generated\|alt_synch_pipe_gpl:rs_dgwp\|dffpipe_1f9:dffpipe5 " "Elaborating entity \"dffpipe_1f9\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_fifo_0:fifo_0\|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|FrameBuffer_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_4162:auto_generated\|alt_synch_pipe_gpl:rs_dgwp\|dffpipe_1f9:dffpipe5\"" {  } { { "db/alt_synch_pipe_gpl.tdf" "dffpipe5" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/alt_synch_pipe_gpl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640604918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/dffpipe_se9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640604942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640604942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 FrameBuffer:U3\|FrameBuffer_fifo_0:fifo_0\|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|FrameBuffer_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_4162:auto_generated\|dffpipe_se9:ws_brp " "Elaborating entity \"dffpipe_se9\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_fifo_0:fifo_0\|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|FrameBuffer_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_4162:auto_generated\|dffpipe_se9:ws_brp\"" {  } { { "db/dcfifo_4162.tdf" "ws_brp" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/dcfifo_4162.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640604943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_hpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_hpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_hpl " "Found entity 1: alt_synch_pipe_hpl" {  } { { "db/alt_synch_pipe_hpl.tdf" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/alt_synch_pipe_hpl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640604963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640604963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_hpl FrameBuffer:U3\|FrameBuffer_fifo_0:fifo_0\|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|FrameBuffer_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_4162:auto_generated\|alt_synch_pipe_hpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_hpl\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_fifo_0:fifo_0\|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|FrameBuffer_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_4162:auto_generated\|alt_synch_pipe_hpl:ws_dgrp\"" {  } { { "db/dcfifo_4162.tdf" "ws_dgrp" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/dcfifo_4162.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640604964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2f9 " "Found entity 1: dffpipe_2f9" {  } { { "db/dffpipe_2f9.tdf" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/dffpipe_2f9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640604983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640604983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2f9 FrameBuffer:U3\|FrameBuffer_fifo_0:fifo_0\|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|FrameBuffer_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_4162:auto_generated\|alt_synch_pipe_hpl:ws_dgrp\|dffpipe_2f9:dffpipe8 " "Elaborating entity \"dffpipe_2f9\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_fifo_0:fifo_0\|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|FrameBuffer_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_4162:auto_generated\|alt_synch_pipe_hpl:ws_dgrp\|dffpipe_2f9:dffpipe8\"" {  } { { "db/alt_synch_pipe_hpl.tdf" "dffpipe8" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/alt_synch_pipe_hpl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640604984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d06.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d06.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d06 " "Found entity 1: cmpr_d06" {  } { { "db/cmpr_d06.tdf" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/cmpr_d06.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640605043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640605043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_d06 FrameBuffer:U3\|FrameBuffer_fifo_0:fifo_0\|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|FrameBuffer_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_4162:auto_generated\|cmpr_d06:rdempty_eq_comp " "Elaborating entity \"cmpr_d06\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_fifo_0:fifo_0\|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|FrameBuffer_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_4162:auto_generated\|cmpr_d06:rdempty_eq_comp\"" {  } { { "db/dcfifo_4162.tdf" "rdempty_eq_comp" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/dcfifo_4162.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640605044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrameBuffer_fifo_0_map_avalonmm_to_avalonst FrameBuffer:U3\|FrameBuffer_fifo_0:fifo_0\|FrameBuffer_fifo_0_map_avalonmm_to_avalonst:the_map_avalonmm_to_avalonst " "Elaborating entity \"FrameBuffer_fifo_0_map_avalonmm_to_avalonst\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_fifo_0:fifo_0\|FrameBuffer_fifo_0_map_avalonmm_to_avalonst:the_map_avalonmm_to_avalonst\"" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_fifo_0.v" "the_map_avalonmm_to_avalonst" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_fifo_0.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640605057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrameBuffer_master_0 FrameBuffer:U3\|FrameBuffer_master_0:master_0 " "Elaborating entity \"FrameBuffer_master_0\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_master_0:master_0\"" {  } { { "FrameBuffer/synthesis/FrameBuffer.v" "master_0" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/FrameBuffer.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640605068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface FrameBuffer:U3\|FrameBuffer_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_master_0.v" "jtag_phy_embedded_in_jtag_master" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_master_0.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640605086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node FrameBuffer:U3\|FrameBuffer_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "FrameBuffer/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640605100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic FrameBuffer:U3\|FrameBuffer_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "FrameBuffer/synthesis/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640605129 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FrameBuffer:U3\|FrameBuffer_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"FrameBuffer:U3\|FrameBuffer_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "FrameBuffer/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640605138 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FrameBuffer:U3\|FrameBuffer_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"FrameBuffer:U3\|FrameBuffer_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640605139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640605139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640605139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640605139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640605139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640605139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640605139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640605139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640605139 ""}  } { { "FrameBuffer/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649640605139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl FrameBuffer:U3\|FrameBuffer_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640605142 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FrameBuffer:U3\|FrameBuffer_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst FrameBuffer:U3\|FrameBuffer_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"FrameBuffer:U3\|FrameBuffer_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"FrameBuffer:U3\|FrameBuffer_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "FrameBuffer/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640605160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter FrameBuffer:U3\|FrameBuffer_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640605755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl FrameBuffer:U3\|FrameBuffer_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640605901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming FrameBuffer:U3\|FrameBuffer_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "FrameBuffer/synthesis/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640605953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer FrameBuffer:U3\|FrameBuffer_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "FrameBuffer/synthesis/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640605981 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FrameBuffer:U3\|FrameBuffer_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"FrameBuffer:U3\|FrameBuffer_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "FrameBuffer/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640605991 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FrameBuffer:U3\|FrameBuffer_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"FrameBuffer:U3\|FrameBuffer_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640605991 ""}  } { { "FrameBuffer/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649640605991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming FrameBuffer:U3\|FrameBuffer_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "FrameBuffer/synthesis/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640605997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer FrameBuffer:U3\|FrameBuffer_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "FrameBuffer/synthesis/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640606072 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FrameBuffer:U3\|FrameBuffer_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"FrameBuffer:U3\|FrameBuffer_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "FrameBuffer/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640606083 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FrameBuffer:U3\|FrameBuffer_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"FrameBuffer:U3\|FrameBuffer_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640606084 ""}  } { { "FrameBuffer/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649640606084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover FrameBuffer:U3\|FrameBuffer_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "FrameBuffer/synthesis/submodules/altera_jtag_streaming.v" "idle_remover" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640606088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter FrameBuffer:U3\|FrameBuffer_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "FrameBuffer/synthesis/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640606101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser FrameBuffer:U3\|FrameBuffer_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "FrameBuffer/synthesis/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640606113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut FrameBuffer:U3\|FrameBuffer_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "FrameBuffer/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640606130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut FrameBuffer:U3\|FrameBuffer_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "FrameBuffer/synthesis/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640606146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base FrameBuffer:U3\|FrameBuffer_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "FrameBuffer/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640606162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser FrameBuffer:U3\|FrameBuffer_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "FrameBuffer/synthesis/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640606177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser FrameBuffer:U3\|FrameBuffer_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "FrameBuffer/synthesis/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640606198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrameBuffer_master_0_timing_adt FrameBuffer:U3\|FrameBuffer_master_0:master_0\|FrameBuffer_master_0_timing_adt:timing_adt " "Elaborating entity \"FrameBuffer_master_0_timing_adt\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_master_0:master_0\|FrameBuffer_master_0_timing_adt:timing_adt\"" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_master_0.v" "timing_adt" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_master_0.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640606212 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready FrameBuffer_master_0_timing_adt.sv(82) " "Verilog HDL or VHDL warning at FrameBuffer_master_0_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_master_0_timing_adt.sv" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_master_0_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649640606213 "|Lab7|FrameBuffer:U3|FrameBuffer_master_0:master_0|FrameBuffer_master_0_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo FrameBuffer:U3\|FrameBuffer_master_0:master_0\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_master_0:master_0\|altera_avalon_sc_fifo:fifo\"" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_master_0.v" "fifo" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_master_0.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640606222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets FrameBuffer:U3\|FrameBuffer_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_master_0.v" "b2p" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_master_0.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640606244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes FrameBuffer:U3\|FrameBuffer_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_master_0.v" "p2b" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_master_0.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640606259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master FrameBuffer:U3\|FrameBuffer_master_0:master_0\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_master_0:master_0\|altera_avalon_packets_to_master:transacto\"" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_master_0.v" "transacto" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_master_0.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640606276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master FrameBuffer:U3\|FrameBuffer_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "FrameBuffer/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640606289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrameBuffer_master_0_b2p_adapter FrameBuffer:U3\|FrameBuffer_master_0:master_0\|FrameBuffer_master_0_b2p_adapter:b2p_adapter " "Elaborating entity \"FrameBuffer_master_0_b2p_adapter\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_master_0:master_0\|FrameBuffer_master_0_b2p_adapter:b2p_adapter\"" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_master_0.v" "b2p_adapter" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_master_0.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640606349 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel FrameBuffer_master_0_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at FrameBuffer_master_0_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_master_0_b2p_adapter.sv" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_master_0_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649640606349 "|Lab7|FrameBuffer:U3|FrameBuffer_master_0:master_0|FrameBuffer_master_0_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 FrameBuffer_master_0_b2p_adapter.sv(90) " "Verilog HDL assignment warning at FrameBuffer_master_0_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_master_0_b2p_adapter.sv" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_master_0_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649640606349 "|Lab7|FrameBuffer:U3|FrameBuffer_master_0:master_0|FrameBuffer_master_0_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrameBuffer_master_0_p2b_adapter FrameBuffer:U3\|FrameBuffer_master_0:master_0\|FrameBuffer_master_0_p2b_adapter:p2b_adapter " "Elaborating entity \"FrameBuffer_master_0_p2b_adapter\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_master_0:master_0\|FrameBuffer_master_0_p2b_adapter:p2b_adapter\"" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_master_0.v" "p2b_adapter" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_master_0.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640606359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller FrameBuffer:U3\|FrameBuffer_master_0:master_0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_master_0:master_0\|altera_reset_controller:rst_controller\"" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_master_0.v" "rst_controller" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_master_0.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640606369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer FrameBuffer:U3\|FrameBuffer_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "FrameBuffer/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640606381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer FrameBuffer:U3\|FrameBuffer_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "FrameBuffer/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640606391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrameBuffer_new_sdram_controller_0 FrameBuffer:U3\|FrameBuffer_new_sdram_controller_0:new_sdram_controller_0 " "Elaborating entity \"FrameBuffer_new_sdram_controller_0\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_new_sdram_controller_0:new_sdram_controller_0\"" {  } { { "FrameBuffer/synthesis/FrameBuffer.v" "new_sdram_controller_0" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/FrameBuffer.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640606401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrameBuffer_new_sdram_controller_0_input_efifo_module FrameBuffer:U3\|FrameBuffer_new_sdram_controller_0:new_sdram_controller_0\|FrameBuffer_new_sdram_controller_0_input_efifo_module:the_FrameBuffer_new_sdram_controller_0_input_efifo_module " "Elaborating entity \"FrameBuffer_new_sdram_controller_0_input_efifo_module\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_new_sdram_controller_0:new_sdram_controller_0\|FrameBuffer_new_sdram_controller_0_input_efifo_module:the_FrameBuffer_new_sdram_controller_0_input_efifo_module\"" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_new_sdram_controller_0.v" "the_FrameBuffer_new_sdram_controller_0_input_efifo_module" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_new_sdram_controller_0.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640606498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrameBuffer_pll_0 FrameBuffer:U3\|FrameBuffer_pll_0:pll_0 " "Elaborating entity \"FrameBuffer_pll_0\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_pll_0:pll_0\"" {  } { { "FrameBuffer/synthesis/FrameBuffer.v" "pll_0" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/FrameBuffer.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640606517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll FrameBuffer:U3\|FrameBuffer_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_pll_0.v" "altera_pll_i" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_pll_0.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640606526 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1649640606547 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FrameBuffer:U3\|FrameBuffer_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"FrameBuffer:U3\|FrameBuffer_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_pll_0.v" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_pll_0.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640606558 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FrameBuffer:U3\|FrameBuffer_pll_0:pll_0\|altera_pll:altera_pll_i " "Instantiated megafunction \"FrameBuffer:U3\|FrameBuffer_pll_0:pll_0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640606559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640606559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640606559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640606559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 143.000000 MHz " "Parameter \"output_clock_frequency0\" = \"143.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640606559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640606559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640606559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 143.000000 MHz " "Parameter \"output_clock_frequency1\" = \"143.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640606559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -2972 ps " "Parameter \"phase_shift1\" = \"-2972 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640606559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640606559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640606559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640606559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640606559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640606559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640606559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640606559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640606559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640606559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640606559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640606559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640606559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640606559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640606559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640606559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640606559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640606559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640606559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640606559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640606559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640606559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640606559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640606559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640606559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640606559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640606559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640606559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640606559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640606559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640606559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640606559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640606559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640606559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640606559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640606559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640606559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640606559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640606559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640606559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640606559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640606559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640606559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640606559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640606559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640606559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640606559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640606559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640606559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640606559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640606559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649640606559 ""}  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_pll_0.v" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_pll_0.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649640606559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrameBuffer_mm_interconnect_0 FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"FrameBuffer_mm_interconnect_0\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\"" {  } { { "FrameBuffer/synthesis/FrameBuffer.v" "mm_interconnect_0" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/FrameBuffer.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640606564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_0_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_0_master_translator\"" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v" "master_0_master_translator" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640606715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dma_0_read_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dma_0_read_master_translator\"" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v" "dma_0_read_master_translator" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640606732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:dma_0_control_port_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:dma_0_control_port_slave_translator\"" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v" "dma_0_control_port_slave_translator" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v" 441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640606750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator\"" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v" "new_sdram_controller_0_s1_translator" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v" 505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640606771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_0_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_0_master_agent\"" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v" "master_0_master_agent" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v" 586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640606788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dma_0_read_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dma_0_read_master_agent\"" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v" "dma_0_read_master_agent" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v" 667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640606805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:dma_0_control_port_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:dma_0_control_port_slave_agent\"" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v" "dma_0_control_port_slave_agent" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v" 751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640606825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:dma_0_control_port_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:dma_0_control_port_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "FrameBuffer/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640606860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo\"" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v" "dma_0_control_port_slave_agent_rsp_fifo" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v" 792 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640606889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent\"" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v" "new_sdram_controller_0_s1_agent" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v" 876 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640606930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "FrameBuffer/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640606954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo\"" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v" "new_sdram_controller_0_s1_agent_rsp_fifo" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v" 917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640606976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo\"" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v" "new_sdram_controller_0_s1_agent_rdata_fifo" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v" 958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640607067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrameBuffer_mm_interconnect_0_router FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|FrameBuffer_mm_interconnect_0_router:router " "Elaborating entity \"FrameBuffer_mm_interconnect_0_router\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|FrameBuffer_mm_interconnect_0_router:router\"" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v" "router" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v" 974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640607092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrameBuffer_mm_interconnect_0_router_default_decode FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|FrameBuffer_mm_interconnect_0_router:router\|FrameBuffer_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"FrameBuffer_mm_interconnect_0_router_default_decode\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|FrameBuffer_mm_interconnect_0_router:router\|FrameBuffer_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640607123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrameBuffer_mm_interconnect_0_router_001 FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|FrameBuffer_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"FrameBuffer_mm_interconnect_0_router_001\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|FrameBuffer_mm_interconnect_0_router_001:router_001\"" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v" "router_001" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v" 990 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640607132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrameBuffer_mm_interconnect_0_router_001_default_decode FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|FrameBuffer_mm_interconnect_0_router_001:router_001\|FrameBuffer_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"FrameBuffer_mm_interconnect_0_router_001_default_decode\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|FrameBuffer_mm_interconnect_0_router_001:router_001\|FrameBuffer_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_router_001.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640607158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrameBuffer_mm_interconnect_0_router_002 FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|FrameBuffer_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"FrameBuffer_mm_interconnect_0_router_002\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|FrameBuffer_mm_interconnect_0_router_002:router_002\"" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v" "router_002" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v" 1006 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640607169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrameBuffer_mm_interconnect_0_router_002_default_decode FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|FrameBuffer_mm_interconnect_0_router_002:router_002\|FrameBuffer_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"FrameBuffer_mm_interconnect_0_router_002_default_decode\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|FrameBuffer_mm_interconnect_0_router_002:router_002\|FrameBuffer_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640607182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrameBuffer_mm_interconnect_0_router_003 FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|FrameBuffer_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"FrameBuffer_mm_interconnect_0_router_003\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|FrameBuffer_mm_interconnect_0_router_003:router_003\"" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v" "router_003" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v" 1022 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640607192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrameBuffer_mm_interconnect_0_router_003_default_decode FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|FrameBuffer_mm_interconnect_0_router_003:router_003\|FrameBuffer_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"FrameBuffer_mm_interconnect_0_router_003_default_decode\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|FrameBuffer_mm_interconnect_0_router_003:router_003\|FrameBuffer_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640607205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:master_0_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:master_0_master_limiter\"" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v" "master_0_master_limiter" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v" 1072 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640607215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter\"" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v" "new_sdram_controller_0_s1_burst_adapter" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v" 1122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640607236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "FrameBuffer/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640607249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrameBuffer_mm_interconnect_0_cmd_demux FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|FrameBuffer_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"FrameBuffer_mm_interconnect_0_cmd_demux\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|FrameBuffer_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v" 1145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640607261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrameBuffer_mm_interconnect_0_cmd_demux_001 FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|FrameBuffer_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"FrameBuffer_mm_interconnect_0_cmd_demux_001\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|FrameBuffer_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v" 1162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640607275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrameBuffer_mm_interconnect_0_cmd_mux FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|FrameBuffer_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"FrameBuffer_mm_interconnect_0_cmd_mux\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|FrameBuffer_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v" 1179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640607289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrameBuffer_mm_interconnect_0_cmd_mux_001 FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|FrameBuffer_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"FrameBuffer_mm_interconnect_0_cmd_mux_001\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|FrameBuffer_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v" 1202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640607302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|FrameBuffer_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|FrameBuffer_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640607322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|FrameBuffer_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|FrameBuffer_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "FrameBuffer/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640607335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrameBuffer_mm_interconnect_0_rsp_demux_001 FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|FrameBuffer_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"FrameBuffer_mm_interconnect_0_rsp_demux_001\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|FrameBuffer_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v" 1242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640607349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrameBuffer_mm_interconnect_0_rsp_mux FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|FrameBuffer_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"FrameBuffer_mm_interconnect_0_rsp_mux\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|FrameBuffer_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640607362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|FrameBuffer_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|FrameBuffer_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640607381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrameBuffer_mm_interconnect_0_rsp_mux_001 FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|FrameBuffer_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"FrameBuffer_mm_interconnect_0_rsp_mux_001\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|FrameBuffer_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v" 1282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640607395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter\"" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v" "new_sdram_controller_0_s1_rsp_width_adapter" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v" 1348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640607406 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "FrameBuffer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649640607416 "|Lab7|FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "FrameBuffer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649640607418 "|Lab7|FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "FrameBuffer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649640607418 "|Lab7|FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter\"" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v" "new_sdram_controller_0_s1_cmd_width_adapter" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v" 1414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640607467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrameBuffer_mm_interconnect_0_avalon_st_adapter FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|FrameBuffer_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"FrameBuffer_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|FrameBuffer_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v" 1443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640607507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrameBuffer_mm_interconnect_0_avalon_st_adapter_error_adapter_0 FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|FrameBuffer_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|FrameBuffer_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"FrameBuffer_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|FrameBuffer_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|FrameBuffer_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640607518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrameBuffer_mm_interconnect_0_avalon_st_adapter_001 FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|FrameBuffer_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"FrameBuffer_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|FrameBuffer_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v" 1472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640607529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrameBuffer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|FrameBuffer_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|FrameBuffer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"FrameBuffer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_mm_interconnect_0:mm_interconnect_0\|FrameBuffer_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|FrameBuffer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640607539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrameBuffer_mm_interconnect_1 FrameBuffer:U3\|FrameBuffer_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"FrameBuffer_mm_interconnect_1\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_mm_interconnect_1:mm_interconnect_1\"" {  } { { "FrameBuffer/synthesis/FrameBuffer.v" "mm_interconnect_1" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/FrameBuffer.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640607550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator FrameBuffer:U3\|FrameBuffer_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:dma_0_write_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:dma_0_write_master_translator\"" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_1.v" "dma_0_write_master_translator" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_1.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640607570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator FrameBuffer:U3\|FrameBuffer_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:fifo_0_in_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"FrameBuffer:U3\|FrameBuffer_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:fifo_0_in_translator\"" {  } { { "FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_1.v" "fifo_0_in_translator" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_1.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640607589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count count:U1 " "Elaborating entity \"count\" for hierarchy \"count:U1\"" {  } { { "../source/Lab7.sv" "U1" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/source/Lab7.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640607618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset count:U1\|reset:U0 " "Elaborating entity \"reset\" for hierarchy \"count:U1\|reset:U0\"" {  } { { "../source/count.sv" "U0" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/source/count.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640607636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PixelGenerator PixelGenerator:U2 " "Elaborating entity \"PixelGenerator\" for hierarchy \"PixelGenerator:U2\"" {  } { { "../source/Lab7.sv" "U2" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/source/Lab7.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640607645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_a7o.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_a7o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_a7o " "Found entity 1: sld_ela_trigger_a7o" {  } { { "db/sld_ela_trigger_a7o.tdf" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/sld_ela_trigger_a7o.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640609178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640609178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_lab7_auto_signaltap_0_1_7392.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_lab7_auto_signaltap_0_1_7392.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_Lab7_auto_signaltap_0_1_7392 " "Found entity 1: sld_reserved_Lab7_auto_signaltap_0_1_7392" {  } { { "db/sld_reserved_lab7_auto_signaltap_0_1_7392.v" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/sld_reserved_lab7_auto_signaltap_0_1_7392.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640609267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640609267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o884.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o884.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o884 " "Found entity 1: altsyncram_o884" {  } { { "db/altsyncram_o884.tdf" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/altsyncram_o884.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640609932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640609932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/mux_elc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640610088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640610088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640610181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640610181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_j7i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_j7i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_j7i " "Found entity 1: cntr_j7i" {  } { { "db/cntr_j7i.tdf" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/cntr_j7i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640610303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640610303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640610361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640610361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4vi " "Found entity 1: cntr_4vi" {  } { { "db/cntr_4vi.tdf" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/cntr_4vi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640610439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640610439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/cntr_09i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640610552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640610552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640610638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640610638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640610695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640610695 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649640610918 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1649640611131 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.04.10.19:30:14 Progress: Loading sld7bb2859b/alt_sld_fab_wrapper_hw.tcl " "2022.04.10.19:30:14 Progress: Loading sld7bb2859b/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640614882 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640617926 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640618032 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640622684 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640622792 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640622911 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640623069 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640623075 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640623075 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1649640623777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld7bb2859b/alt_sld_fab.v" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/ip/sld7bb2859b/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640624139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640624139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640624317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640624317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640624320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640624320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640624394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640624394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640624508 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640624508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640624508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649640624594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640624594 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_SEVERAL" "2 " "2 design partitions require synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_FILE_CHANGE" "sld_signaltap:auto_signaltap_0 " "Partition \"sld_signaltap:auto_signaltap_0\" requires synthesis because there were changes to its dependent source files" {  } {  } 0 12211 "Partition \"%1!s!\" requires synthesis because there were changes to its dependent source files" 0 0 "Design Software" 0 -1 1649640625573 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_FILE_CHANGE" "sld_hub:auto_hub " "Partition \"sld_hub:auto_hub\" requires synthesis because there were changes to its dependent source files" {  } {  } 0 12211 "Partition \"%1!s!\" requires synthesis because there were changes to its dependent source files" 0 0 "Design Software" 0 -1 1649640625573 ""}  } {  } 0 12206 "%1!d! design partitions require synthesis" 0 0 "Analysis & Synthesis" 0 -1 1649640625573 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ONE" "" "1 design partition does not require synthesis" { { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "Top " "Partition \"Top\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Design Software" 0 -1 1649640625573 ""}  } {  } 0 12207 "1 design partition does not require synthesis" 0 0 "Analysis & Synthesis" 0 -1 1649640625573 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1649640626589 ""}
{ "Info" "IQSYN_PARALLEL_SYNTHESIS" "6 2 " "Using 6 processors to synthesize 2 partitions in parallel" {  } {  } 0 281037 "Using %1!d! processors to synthesize %2!d! partitions in parallel" 0 0 "Analysis & Synthesis" 0 -1 1649640626702 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 2 1649640627199 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 2 1649640627199 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 10 19:30:27 2022 " "Processing started: Sun Apr 10 19:30:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 2 1649640627199 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 2 1649640627199 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=2 --helper_type=user_partition --partition=sld_hub:auto_hub Lab7 -c Lab7 " "Command: quartus_map --parallel=1 --helper=2 --helper_type=user_partition --partition=sld_hub:auto_hub Lab7 -c Lab7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 2 1649640627199 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 1 1649640627209 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 1 1649640627209 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 10 19:30:27 2022 " "Processing started: Sun Apr 10 19:30:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 1 1649640627209 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 1 1649640627209 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=1 --helper_type=user_partition --partition=sld_signaltap:auto_signaltap_0 Lab7 -c Lab7 " "Command: quartus_map --parallel=1 --helper=1 --helper_type=user_partition --partition=sld_signaltap:auto_signaltap_0 Lab7 -c Lab7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 1 1649640627209 ""}
{ "Error" "EQSYN_PARALLEL_SYNTHESIS_FAILURE" "0 2 " "Finished parallel synthesis of 0 partition(s).  2 partitions did not finish parallel synthesis because there were errors" { { "Error" "EQSYN_PARALLEL_SYNTHESIS_PARTITION_FAILURE" "sld_signaltap:auto_signaltap_0 " "Partition \"sld_signaltap:auto_signaltap_0\" did not complete synthesis due to errors" {  } {  } 0 281040 "Partition \"%1!s!\" did not complete synthesis due to errors" 0 0 "Design Software" 0 -1 1649640629916 ""} { "Error" "EQSYN_PARALLEL_SYNTHESIS_PARTITION_FAILURE" "sld_hub:auto_hub " "Partition \"sld_hub:auto_hub\" did not complete synthesis due to errors" {  } {  } 0 281040 "Partition \"%1!s!\" did not complete synthesis due to errors" 0 0 "Design Software" 0 -1 1649640629916 ""}  } {  } 0 281039 "Finished parallel synthesis of %1!d! partition(s).  %2!d! partitions did not finish parallel synthesis because there were errors" 0 0 "Analysis & Synthesis" 0 -1 1649640629916 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/Lab7.map.smsg " "Generated suppressed messages file C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/Lab7.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640630584 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 12 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4977 " "Peak virtual memory: 4977 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649640631924 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Apr 10 19:30:31 2022 " "Processing ended: Sun Apr 10 19:30:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649640631924 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649640631924 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:10 " "Total CPU time (on all processors): 00:01:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649640631924 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640631924 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 12 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 12 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649640680687 ""}
