// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Loop_2_proc_HH_
#define _Loop_2_proc_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct Loop_2_proc : public sc_module {
    // Port declarations 19
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > rows;
    sc_in< sc_lv<31> > col_packets_loc_dout;
    sc_in< sc_logic > col_packets_loc_empty_n;
    sc_out< sc_logic > col_packets_loc_read;
    sc_out< sc_lv<32> > out_stream_TDATA;
    sc_out< sc_logic > out_stream_TVALID;
    sc_in< sc_logic > out_stream_TREADY;
    sc_in< sc_lv<8> > g_img_1_data_stream_0_V_dout;
    sc_in< sc_logic > g_img_1_data_stream_0_V_empty_n;
    sc_out< sc_logic > g_img_1_data_stream_0_V_read;
    sc_out< sc_lv<1> > out_stream_TUSER;
    sc_out< sc_lv<1> > out_stream_TLAST;


    // Module declarations
    Loop_2_proc(sc_module_name name);
    SC_HAS_PROCESS(Loop_2_proc);

    ~Loop_2_proc();

    sc_trace_file* mVcdFile;

    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<7> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<32> > out_stream_data_V_1_data_out;
    sc_signal< sc_logic > out_stream_data_V_1_vld_in;
    sc_signal< sc_logic > out_stream_data_V_1_vld_out;
    sc_signal< sc_logic > out_stream_data_V_1_ack_in;
    sc_signal< sc_logic > out_stream_data_V_1_ack_out;
    sc_signal< sc_lv<32> > out_stream_data_V_1_payload_A;
    sc_signal< sc_lv<32> > out_stream_data_V_1_payload_B;
    sc_signal< sc_logic > out_stream_data_V_1_sel_rd;
    sc_signal< sc_logic > out_stream_data_V_1_sel_wr;
    sc_signal< sc_logic > out_stream_data_V_1_sel;
    sc_signal< sc_logic > out_stream_data_V_1_load_A;
    sc_signal< sc_logic > out_stream_data_V_1_load_B;
    sc_signal< sc_lv<2> > out_stream_data_V_1_state;
    sc_signal< sc_logic > out_stream_data_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > out_stream_user_V_1_data_out;
    sc_signal< sc_logic > out_stream_user_V_1_vld_in;
    sc_signal< sc_logic > out_stream_user_V_1_vld_out;
    sc_signal< sc_logic > out_stream_user_V_1_ack_in;
    sc_signal< sc_logic > out_stream_user_V_1_ack_out;
    sc_signal< sc_lv<1> > out_stream_user_V_1_payload_A;
    sc_signal< sc_lv<1> > out_stream_user_V_1_payload_B;
    sc_signal< sc_logic > out_stream_user_V_1_sel_rd;
    sc_signal< sc_logic > out_stream_user_V_1_sel_wr;
    sc_signal< sc_logic > out_stream_user_V_1_sel;
    sc_signal< sc_logic > out_stream_user_V_1_load_A;
    sc_signal< sc_logic > out_stream_user_V_1_load_B;
    sc_signal< sc_lv<2> > out_stream_user_V_1_state;
    sc_signal< sc_logic > out_stream_user_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > out_stream_last_V_1_data_out;
    sc_signal< sc_logic > out_stream_last_V_1_vld_in;
    sc_signal< sc_logic > out_stream_last_V_1_vld_out;
    sc_signal< sc_logic > out_stream_last_V_1_ack_in;
    sc_signal< sc_logic > out_stream_last_V_1_ack_out;
    sc_signal< sc_lv<1> > out_stream_last_V_1_payload_A;
    sc_signal< sc_lv<1> > out_stream_last_V_1_payload_B;
    sc_signal< sc_logic > out_stream_last_V_1_sel_rd;
    sc_signal< sc_logic > out_stream_last_V_1_sel_wr;
    sc_signal< sc_logic > out_stream_last_V_1_sel;
    sc_signal< sc_logic > out_stream_last_V_1_load_A;
    sc_signal< sc_logic > out_stream_last_V_1_load_B;
    sc_signal< sc_lv<2> > out_stream_last_V_1_state;
    sc_signal< sc_logic > out_stream_last_V_1_state_cmp_full;
    sc_signal< sc_logic > col_packets_loc_blk_n;
    sc_signal< sc_logic > out_stream_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_333;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_333_pp0_iter1_reg;
    sc_signal< sc_logic > g_img_1_data_stream_0_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<63> > indvar_flatten_reg_129;
    sc_signal< sc_lv<32> > r4_i_i_reg_140;
    sc_signal< sc_lv<30> > c_i_i_reg_151;
    sc_signal< sc_lv<31> > col_packets_loc_read_reg_310;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<32> > tmp_23_i_i_fu_162_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<31> > tmp_36_i_i_fu_168_p2;
    sc_signal< sc_lv<31> > tmp_36_i_i_reg_323;
    sc_signal< sc_lv<63> > bound_fu_180_p2;
    sc_signal< sc_lv<63> > bound_reg_328;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_195_p2;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state7_io;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<63> > indvar_flatten_next_fu_200_p2;
    sc_signal< sc_lv<63> > indvar_flatten_next_reg_337;
    sc_signal< sc_lv<30> > c_i_i_mid2_fu_206_p3;
    sc_signal< sc_lv<30> > c_i_i_mid2_reg_342;
    sc_signal< sc_lv<32> > tmp_20_mid2_v_fu_238_p3;
    sc_signal< sc_lv<32> > tmp_20_mid2_v_reg_347;
    sc_signal< sc_lv<1> > out_stream_user_V_tm_fu_278_p2;
    sc_signal< sc_lv<1> > out_stream_user_V_tm_reg_352;
    sc_signal< sc_lv<1> > out_stream_last_V_tm_fu_289_p2;
    sc_signal< sc_lv<1> > out_stream_last_V_tm_reg_357;
    sc_signal< sc_lv<8> > tmp_1_reg_362;
    sc_signal< bool > ap_block_state4_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state8_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state8_io;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<8> > tmp_2_reg_367;
    sc_signal< bool > ap_block_state5_pp0_stage2_iter0;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<8> > tmp_3_reg_372;
    sc_signal< bool > ap_block_state6_pp0_stage3_iter0;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<30> > c_fu_295_p2;
    sc_signal< sc_lv<30> > c_reg_377;
    sc_signal< sc_lv<32> > p_Result_s_fu_300_p5;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state3;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_lv<63> > ap_phi_mux_indvar_flatten_phi_fu_133_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_r4_i_i_phi_fu_144_p4;
    sc_signal< sc_lv<30> > ap_phi_mux_c_i_i_phi_fu_155_p4;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<31> > bound_fu_180_p0;
    sc_signal< sc_lv<32> > bound_fu_180_p1;
    sc_signal< sc_lv<31> > c_cast_i_i_fu_186_p1;
    sc_signal< sc_lv<1> > tmp_42_i_i_fu_190_p2;
    sc_signal< sc_lv<32> > r2_fu_214_p2;
    sc_signal< sc_lv<1> > tmp_40_i_i3_fu_225_p2;
    sc_signal< sc_lv<1> > tmp_40_i_i_mid1_fu_220_p2;
    sc_signal< sc_lv<30> > tmp_fu_246_p1;
    sc_signal< sc_lv<2> > tmp_4_fu_260_p4;
    sc_signal< sc_lv<30> > tmp_s_fu_254_p2;
    sc_signal< sc_lv<32> > tmp_51_i_i_fu_270_p3;
    sc_signal< sc_lv<31> > c_cast_i_i_mid2_cast_fu_250_p1;
    sc_signal< sc_lv<1> > tmp_40_i_i_mid2_fu_230_p3;
    sc_signal< sc_lv<1> > tmp_53_i_i_fu_284_p2;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< bool > ap_block_state9;
    sc_signal< sc_lv<7> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<63> > bound_fu_180_p00;
    sc_signal< sc_lv<63> > bound_fu_180_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<7> ap_ST_fsm_state1;
    static const sc_lv<7> ap_ST_fsm_state2;
    static const sc_lv<7> ap_ST_fsm_pp0_stage0;
    static const sc_lv<7> ap_ST_fsm_pp0_stage1;
    static const sc_lv<7> ap_ST_fsm_pp0_stage2;
    static const sc_lv<7> ap_ST_fsm_pp0_stage3;
    static const sc_lv<7> ap_ST_fsm_state9;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<63> ap_const_lv63_0;
    static const sc_lv<30> ap_const_lv30_0;
    static const sc_lv<32> ap_const_lv32_FFFFFFFF;
    static const sc_lv<31> ap_const_lv31_7FFFFFFF;
    static const sc_lv<63> ap_const_lv63_1;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<30> ap_const_lv30_1;
    static const sc_lv<32> ap_const_lv32_6;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state3_pp0_stage0_iter0();
    void thread_ap_block_state4_pp0_stage1_iter0();
    void thread_ap_block_state5_pp0_stage2_iter0();
    void thread_ap_block_state6_pp0_stage3_iter0();
    void thread_ap_block_state7_io();
    void thread_ap_block_state7_pp0_stage0_iter1();
    void thread_ap_block_state8_io();
    void thread_ap_block_state8_pp0_stage1_iter1();
    void thread_ap_block_state9();
    void thread_ap_condition_pp0_exit_iter0_state3();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_c_i_i_phi_fu_155_p4();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_133_p4();
    void thread_ap_phi_mux_r4_i_i_phi_fu_144_p4();
    void thread_ap_ready();
    void thread_bound_fu_180_p0();
    void thread_bound_fu_180_p00();
    void thread_bound_fu_180_p1();
    void thread_bound_fu_180_p10();
    void thread_bound_fu_180_p2();
    void thread_c_cast_i_i_fu_186_p1();
    void thread_c_cast_i_i_mid2_cast_fu_250_p1();
    void thread_c_fu_295_p2();
    void thread_c_i_i_mid2_fu_206_p3();
    void thread_col_packets_loc_blk_n();
    void thread_col_packets_loc_read();
    void thread_exitcond_flatten_fu_195_p2();
    void thread_g_img_1_data_stream_0_V_blk_n();
    void thread_g_img_1_data_stream_0_V_read();
    void thread_indvar_flatten_next_fu_200_p2();
    void thread_out_stream_TDATA();
    void thread_out_stream_TDATA_blk_n();
    void thread_out_stream_TLAST();
    void thread_out_stream_TUSER();
    void thread_out_stream_TVALID();
    void thread_out_stream_data_V_1_ack_in();
    void thread_out_stream_data_V_1_ack_out();
    void thread_out_stream_data_V_1_data_out();
    void thread_out_stream_data_V_1_load_A();
    void thread_out_stream_data_V_1_load_B();
    void thread_out_stream_data_V_1_sel();
    void thread_out_stream_data_V_1_state_cmp_full();
    void thread_out_stream_data_V_1_vld_in();
    void thread_out_stream_data_V_1_vld_out();
    void thread_out_stream_last_V_1_ack_in();
    void thread_out_stream_last_V_1_ack_out();
    void thread_out_stream_last_V_1_data_out();
    void thread_out_stream_last_V_1_load_A();
    void thread_out_stream_last_V_1_load_B();
    void thread_out_stream_last_V_1_sel();
    void thread_out_stream_last_V_1_state_cmp_full();
    void thread_out_stream_last_V_1_vld_in();
    void thread_out_stream_last_V_1_vld_out();
    void thread_out_stream_last_V_tm_fu_289_p2();
    void thread_out_stream_user_V_1_ack_in();
    void thread_out_stream_user_V_1_ack_out();
    void thread_out_stream_user_V_1_data_out();
    void thread_out_stream_user_V_1_load_A();
    void thread_out_stream_user_V_1_load_B();
    void thread_out_stream_user_V_1_sel();
    void thread_out_stream_user_V_1_state_cmp_full();
    void thread_out_stream_user_V_1_vld_in();
    void thread_out_stream_user_V_1_vld_out();
    void thread_out_stream_user_V_tm_fu_278_p2();
    void thread_p_Result_s_fu_300_p5();
    void thread_r2_fu_214_p2();
    void thread_tmp_20_mid2_v_fu_238_p3();
    void thread_tmp_23_i_i_fu_162_p2();
    void thread_tmp_36_i_i_fu_168_p2();
    void thread_tmp_40_i_i3_fu_225_p2();
    void thread_tmp_40_i_i_mid1_fu_220_p2();
    void thread_tmp_40_i_i_mid2_fu_230_p3();
    void thread_tmp_42_i_i_fu_190_p2();
    void thread_tmp_4_fu_260_p4();
    void thread_tmp_51_i_i_fu_270_p3();
    void thread_tmp_53_i_i_fu_284_p2();
    void thread_tmp_fu_246_p1();
    void thread_tmp_s_fu_254_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
