// Seed: 4010128821
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 (
    output uwire   id_0,
    input  uwire   id_1,
    output uwire   id_2,
    input  supply0 id_3
);
  id_5(
      .id_0(id_2),
      .id_1(id_0),
      .id_2(1),
      .id_3(id_1),
      .id_4(1),
      .id_5(id_3),
      .id_6(id_0),
      .id_7(1'b0)
  );
  tri  id_6;
  wire id_7;
  assign id_5 = id_5;
  tri id_8 = 1'd0;
  assign id_6 = 1;
  always @(posedge 1) begin : LABEL_0
    id_9.id_10.id_11;
  end
  supply1 id_12;
  assign id_12 = id_6 ? 1'b0 + 1 : id_8;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_9,
      id_11,
      id_6
  );
  wire id_13;
  wire id_14;
  wire id_15, id_16;
  wor id_17 = 1'b0, id_18;
  xnor primCall (id_0, id_12, id_9, id_11, id_5, id_7, id_10, id_3, id_8);
  wire id_19;
  genvar id_20;
endmodule
