{"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ForLoop"]]},"primaryContentSections":[{"declarations":[{"tokens":[{"text":"init","kind":"keyword"},{"text":"(","kind":"text"},{"text":"iterator","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VariableName","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"range","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"VectorSize","preciseIdentifier":"s:11VHDLParsing10VectorSizeO","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VectorSize","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"body","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"SynchronousBlock","preciseIdentifier":"s:11VHDLParsing16SynchronousBlockO","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SynchronousBlock","kind":"typeIdentifier"},{"text":")","kind":"text"}],"platforms":["Linux"],"languages":["swift"]}],"kind":"declarations"},{"parameters":[{"content":[{"inlineContent":[{"type":"text","text":"The iterator of the for loop."}],"type":"paragraph"}],"name":"iterator"},{"content":[{"inlineContent":[{"text":"The range of the for loop. These are the values that are iterated over.","type":"text"}],"type":"paragraph"}],"name":"range"},{"content":[{"type":"paragraph","inlineContent":[{"text":"The body of the for loop. This is the code that is executed during each iteration.","type":"text"}]}],"name":"body"}],"kind":"parameters"}],"metadata":{"modules":[{"name":"VHDLParsing"}],"title":"init(iterator:range:body:)","externalID":"s:11VHDLParsing7ForLoopV8iterator5range4bodyAcA12VariableNameV_AA10VectorSizeOAA16SynchronousBlockOtcfc","roleHeading":"Initializer","fragments":[{"text":"init","kind":"identifier"},{"text":"(","kind":"text"},{"text":"iterator","kind":"externalParam"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName"},{"kind":"text","text":", "},{"kind":"externalParam","text":"range"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing10VectorSizeO","text":"VectorSize"},{"kind":"text","text":", "},{"kind":"externalParam","text":"body"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing16SynchronousBlockO","text":"SynchronousBlock"},{"kind":"text","text":")"}],"symbolKind":"init","role":"symbol"},"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlparsing\/forloop\/init(iterator:range:body:)"]}],"sections":[],"schemaVersion":{"patch":0,"major":0,"minor":3},"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ForLoop\/init(iterator:range:body:)"},"kind":"symbol","abstract":[{"text":"Creates a new ","type":"text"},{"code":"ForLoop","type":"codeVoice"},{"text":" with the given iterator, range, and body.","type":"text"}],"references":{"doc://VHDLParsing/documentation/VHDLParsing/ForLoop/init(iterator:range:body:)":{"fragments":[{"text":"init","kind":"identifier"},{"text":"(","kind":"text"},{"text":"iterator","kind":"externalParam"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName","kind":"typeIdentifier"},{"kind":"text","text":", "},{"kind":"externalParam","text":"range"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing10VectorSizeO","text":"VectorSize"},{"kind":"text","text":", "},{"kind":"externalParam","text":"body"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing16SynchronousBlockO","text":"SynchronousBlock"},{"kind":"text","text":")"}],"role":"symbol","type":"topic","abstract":[{"text":"Creates a new ","type":"text"},{"code":"ForLoop","type":"codeVoice"},{"text":" with the given iterator, range, and body.","type":"text"}],"title":"init(iterator:range:body:)","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ForLoop\/init(iterator:range:body:)","url":"\/documentation\/vhdlparsing\/forloop\/init(iterator:range:body:)","kind":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing/SynchronousBlock":{"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SynchronousBlock","title":"SynchronousBlock","url":"\/documentation\/vhdlparsing\/synchronousblock","type":"topic","role":"symbol","fragments":[{"kind":"keyword","text":"enum"},{"kind":"text","text":" "},{"kind":"identifier","text":"SynchronousBlock"}],"navigatorTitle":[{"kind":"identifier","text":"SynchronousBlock"}],"abstract":[{"text":"A type for representing code that exists within a ","type":"text"},{"type":"codeVoice","code":"process"},{"text":" block in ","type":"text"},{"type":"codeVoice","code":"VHDL"},{"text":".","type":"text"}],"kind":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing/ForLoop":{"kind":"symbol","abstract":[{"type":"text","text":"A structure for definine "},{"inlineContent":[{"text":"synchronous","type":"text"}],"type":"emphasis"},{"type":"text","text":" for loops."}],"role":"symbol","navigatorTitle":[{"text":"ForLoop","kind":"identifier"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ForLoop","fragments":[{"text":"struct","kind":"keyword"},{"text":" ","kind":"text"},{"text":"ForLoop","kind":"identifier"}],"type":"topic","title":"ForLoop","url":"\/documentation\/vhdlparsing\/forloop"},"doc://VHDLParsing/documentation/VHDLParsing/VectorSize":{"fragments":[{"text":"enum","kind":"keyword"},{"text":" ","kind":"text"},{"text":"VectorSize","kind":"identifier"}],"kind":"symbol","navigatorTitle":[{"text":"VectorSize","kind":"identifier"}],"type":"topic","title":"VectorSize","role":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VectorSize","abstract":[{"text":"A type for representing VHDL vector sizes.","type":"text"}],"url":"\/documentation\/vhdlparsing\/vectorsize"},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/VariableName":{"kind":"symbol","role":"symbol","url":"\/documentation\/vhdlparsing\/variablename","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VariableName","abstract":[{"text":"Valid VHDL variable names.","type":"text"}],"fragments":[{"kind":"keyword","text":"struct"},{"text":" ","kind":"text"},{"text":"VariableName","kind":"identifier"}],"type":"topic","title":"VariableName","navigatorTitle":[{"text":"VariableName","kind":"identifier"}]}}}