
GPT5p2r4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000148ac  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b0  08014a7c  08014a7c  00015a7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08014b2c  08014b2c  00019000  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08014b2c  08014b2c  00015b2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08014b34  08014b34  00019000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08014b34  08014b34  00015b34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08014b38  08014b38  00015b38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  20012000  08014b3c  00016000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  20012080  08014bbc  00016080  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  20012120  08014c5c  00016120  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .RamData      00002000  20010000  20010000  00017000  2**5
                  CONTENTS, ALLOC, LOAD, DATA
 12 .bss          000098fc  200121c0  08014cfc  000161c0  2**2
                  ALLOC
 13 ._user_heap_stack 00000600  20000000  20000000  00017000  2**0
                  ALLOC
 14 .ARM.attributes 00000030  00000000  00000000  00019000  2**0
                  CONTENTS, READONLY
 15 .debug_info   0003f300  00000000  00000000  00019030  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 000085cf  00000000  00000000  00058330  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00003420  00000000  00000000  00060900  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 00002858  00000000  00000000  00063d20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  000368c1  00000000  00000000  00066578  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   000429db  00000000  00000000  0009ce39  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    0012afd6  00000000  00000000  000df814  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .comment      00000043  00000000  00000000  0020a7ea  2**0
                  CONTENTS, READONLY
 23 .debug_frame  0000e190  00000000  00000000  0020a830  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_line_str 00000091  00000000  00000000  002189c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200121c0 	.word	0x200121c0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08014a64 	.word	0x08014a64

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200121c4 	.word	0x200121c4
 800020c:	08014a64 	.word	0x08014a64

08000210 <__aeabi_uldivmod>:
 8000210:	b953      	cbnz	r3, 8000228 <__aeabi_uldivmod+0x18>
 8000212:	b94a      	cbnz	r2, 8000228 <__aeabi_uldivmod+0x18>
 8000214:	2900      	cmp	r1, #0
 8000216:	bf08      	it	eq
 8000218:	2800      	cmpeq	r0, #0
 800021a:	bf1c      	itt	ne
 800021c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000220:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000224:	f000 b988 	b.w	8000538 <__aeabi_idiv0>
 8000228:	f1ad 0c08 	sub.w	ip, sp, #8
 800022c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000230:	f000 f806 	bl	8000240 <__udivmoddi4>
 8000234:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000238:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800023c:	b004      	add	sp, #16
 800023e:	4770      	bx	lr

08000240 <__udivmoddi4>:
 8000240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000244:	9d08      	ldr	r5, [sp, #32]
 8000246:	468e      	mov	lr, r1
 8000248:	4604      	mov	r4, r0
 800024a:	4688      	mov	r8, r1
 800024c:	2b00      	cmp	r3, #0
 800024e:	d14a      	bne.n	80002e6 <__udivmoddi4+0xa6>
 8000250:	428a      	cmp	r2, r1
 8000252:	4617      	mov	r7, r2
 8000254:	d962      	bls.n	800031c <__udivmoddi4+0xdc>
 8000256:	fab2 f682 	clz	r6, r2
 800025a:	b14e      	cbz	r6, 8000270 <__udivmoddi4+0x30>
 800025c:	f1c6 0320 	rsb	r3, r6, #32
 8000260:	fa01 f806 	lsl.w	r8, r1, r6
 8000264:	fa20 f303 	lsr.w	r3, r0, r3
 8000268:	40b7      	lsls	r7, r6
 800026a:	ea43 0808 	orr.w	r8, r3, r8
 800026e:	40b4      	lsls	r4, r6
 8000270:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000274:	fa1f fc87 	uxth.w	ip, r7
 8000278:	fbb8 f1fe 	udiv	r1, r8, lr
 800027c:	0c23      	lsrs	r3, r4, #16
 800027e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000282:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000286:	fb01 f20c 	mul.w	r2, r1, ip
 800028a:	429a      	cmp	r2, r3
 800028c:	d909      	bls.n	80002a2 <__udivmoddi4+0x62>
 800028e:	18fb      	adds	r3, r7, r3
 8000290:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000294:	f080 80ea 	bcs.w	800046c <__udivmoddi4+0x22c>
 8000298:	429a      	cmp	r2, r3
 800029a:	f240 80e7 	bls.w	800046c <__udivmoddi4+0x22c>
 800029e:	3902      	subs	r1, #2
 80002a0:	443b      	add	r3, r7
 80002a2:	1a9a      	subs	r2, r3, r2
 80002a4:	b2a3      	uxth	r3, r4
 80002a6:	fbb2 f0fe 	udiv	r0, r2, lr
 80002aa:	fb0e 2210 	mls	r2, lr, r0, r2
 80002ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002b2:	fb00 fc0c 	mul.w	ip, r0, ip
 80002b6:	459c      	cmp	ip, r3
 80002b8:	d909      	bls.n	80002ce <__udivmoddi4+0x8e>
 80002ba:	18fb      	adds	r3, r7, r3
 80002bc:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 80002c0:	f080 80d6 	bcs.w	8000470 <__udivmoddi4+0x230>
 80002c4:	459c      	cmp	ip, r3
 80002c6:	f240 80d3 	bls.w	8000470 <__udivmoddi4+0x230>
 80002ca:	443b      	add	r3, r7
 80002cc:	3802      	subs	r0, #2
 80002ce:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002d2:	eba3 030c 	sub.w	r3, r3, ip
 80002d6:	2100      	movs	r1, #0
 80002d8:	b11d      	cbz	r5, 80002e2 <__udivmoddi4+0xa2>
 80002da:	40f3      	lsrs	r3, r6
 80002dc:	2200      	movs	r2, #0
 80002de:	e9c5 3200 	strd	r3, r2, [r5]
 80002e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d905      	bls.n	80002f6 <__udivmoddi4+0xb6>
 80002ea:	b10d      	cbz	r5, 80002f0 <__udivmoddi4+0xb0>
 80002ec:	e9c5 0100 	strd	r0, r1, [r5]
 80002f0:	2100      	movs	r1, #0
 80002f2:	4608      	mov	r0, r1
 80002f4:	e7f5      	b.n	80002e2 <__udivmoddi4+0xa2>
 80002f6:	fab3 f183 	clz	r1, r3
 80002fa:	2900      	cmp	r1, #0
 80002fc:	d146      	bne.n	800038c <__udivmoddi4+0x14c>
 80002fe:	4573      	cmp	r3, lr
 8000300:	d302      	bcc.n	8000308 <__udivmoddi4+0xc8>
 8000302:	4282      	cmp	r2, r0
 8000304:	f200 8105 	bhi.w	8000512 <__udivmoddi4+0x2d2>
 8000308:	1a84      	subs	r4, r0, r2
 800030a:	eb6e 0203 	sbc.w	r2, lr, r3
 800030e:	2001      	movs	r0, #1
 8000310:	4690      	mov	r8, r2
 8000312:	2d00      	cmp	r5, #0
 8000314:	d0e5      	beq.n	80002e2 <__udivmoddi4+0xa2>
 8000316:	e9c5 4800 	strd	r4, r8, [r5]
 800031a:	e7e2      	b.n	80002e2 <__udivmoddi4+0xa2>
 800031c:	2a00      	cmp	r2, #0
 800031e:	f000 8090 	beq.w	8000442 <__udivmoddi4+0x202>
 8000322:	fab2 f682 	clz	r6, r2
 8000326:	2e00      	cmp	r6, #0
 8000328:	f040 80a4 	bne.w	8000474 <__udivmoddi4+0x234>
 800032c:	1a8a      	subs	r2, r1, r2
 800032e:	0c03      	lsrs	r3, r0, #16
 8000330:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000334:	b280      	uxth	r0, r0
 8000336:	b2bc      	uxth	r4, r7
 8000338:	2101      	movs	r1, #1
 800033a:	fbb2 fcfe 	udiv	ip, r2, lr
 800033e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000342:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000346:	fb04 f20c 	mul.w	r2, r4, ip
 800034a:	429a      	cmp	r2, r3
 800034c:	d907      	bls.n	800035e <__udivmoddi4+0x11e>
 800034e:	18fb      	adds	r3, r7, r3
 8000350:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000354:	d202      	bcs.n	800035c <__udivmoddi4+0x11c>
 8000356:	429a      	cmp	r2, r3
 8000358:	f200 80e0 	bhi.w	800051c <__udivmoddi4+0x2dc>
 800035c:	46c4      	mov	ip, r8
 800035e:	1a9b      	subs	r3, r3, r2
 8000360:	fbb3 f2fe 	udiv	r2, r3, lr
 8000364:	fb0e 3312 	mls	r3, lr, r2, r3
 8000368:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800036c:	fb02 f404 	mul.w	r4, r2, r4
 8000370:	429c      	cmp	r4, r3
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0x144>
 8000374:	18fb      	adds	r3, r7, r3
 8000376:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0x142>
 800037c:	429c      	cmp	r4, r3
 800037e:	f200 80ca 	bhi.w	8000516 <__udivmoddi4+0x2d6>
 8000382:	4602      	mov	r2, r0
 8000384:	1b1b      	subs	r3, r3, r4
 8000386:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800038a:	e7a5      	b.n	80002d8 <__udivmoddi4+0x98>
 800038c:	f1c1 0620 	rsb	r6, r1, #32
 8000390:	408b      	lsls	r3, r1
 8000392:	fa22 f706 	lsr.w	r7, r2, r6
 8000396:	431f      	orrs	r7, r3
 8000398:	fa0e f401 	lsl.w	r4, lr, r1
 800039c:	fa20 f306 	lsr.w	r3, r0, r6
 80003a0:	fa2e fe06 	lsr.w	lr, lr, r6
 80003a4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003a8:	4323      	orrs	r3, r4
 80003aa:	fa00 f801 	lsl.w	r8, r0, r1
 80003ae:	fa1f fc87 	uxth.w	ip, r7
 80003b2:	fbbe f0f9 	udiv	r0, lr, r9
 80003b6:	0c1c      	lsrs	r4, r3, #16
 80003b8:	fb09 ee10 	mls	lr, r9, r0, lr
 80003bc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003c0:	fb00 fe0c 	mul.w	lr, r0, ip
 80003c4:	45a6      	cmp	lr, r4
 80003c6:	fa02 f201 	lsl.w	r2, r2, r1
 80003ca:	d909      	bls.n	80003e0 <__udivmoddi4+0x1a0>
 80003cc:	193c      	adds	r4, r7, r4
 80003ce:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80003d2:	f080 809c 	bcs.w	800050e <__udivmoddi4+0x2ce>
 80003d6:	45a6      	cmp	lr, r4
 80003d8:	f240 8099 	bls.w	800050e <__udivmoddi4+0x2ce>
 80003dc:	3802      	subs	r0, #2
 80003de:	443c      	add	r4, r7
 80003e0:	eba4 040e 	sub.w	r4, r4, lr
 80003e4:	fa1f fe83 	uxth.w	lr, r3
 80003e8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003ec:	fb09 4413 	mls	r4, r9, r3, r4
 80003f0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003f4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003f8:	45a4      	cmp	ip, r4
 80003fa:	d908      	bls.n	800040e <__udivmoddi4+0x1ce>
 80003fc:	193c      	adds	r4, r7, r4
 80003fe:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000402:	f080 8082 	bcs.w	800050a <__udivmoddi4+0x2ca>
 8000406:	45a4      	cmp	ip, r4
 8000408:	d97f      	bls.n	800050a <__udivmoddi4+0x2ca>
 800040a:	3b02      	subs	r3, #2
 800040c:	443c      	add	r4, r7
 800040e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000412:	eba4 040c 	sub.w	r4, r4, ip
 8000416:	fba0 ec02 	umull	lr, ip, r0, r2
 800041a:	4564      	cmp	r4, ip
 800041c:	4673      	mov	r3, lr
 800041e:	46e1      	mov	r9, ip
 8000420:	d362      	bcc.n	80004e8 <__udivmoddi4+0x2a8>
 8000422:	d05f      	beq.n	80004e4 <__udivmoddi4+0x2a4>
 8000424:	b15d      	cbz	r5, 800043e <__udivmoddi4+0x1fe>
 8000426:	ebb8 0203 	subs.w	r2, r8, r3
 800042a:	eb64 0409 	sbc.w	r4, r4, r9
 800042e:	fa04 f606 	lsl.w	r6, r4, r6
 8000432:	fa22 f301 	lsr.w	r3, r2, r1
 8000436:	431e      	orrs	r6, r3
 8000438:	40cc      	lsrs	r4, r1
 800043a:	e9c5 6400 	strd	r6, r4, [r5]
 800043e:	2100      	movs	r1, #0
 8000440:	e74f      	b.n	80002e2 <__udivmoddi4+0xa2>
 8000442:	fbb1 fcf2 	udiv	ip, r1, r2
 8000446:	0c01      	lsrs	r1, r0, #16
 8000448:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800044c:	b280      	uxth	r0, r0
 800044e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000452:	463b      	mov	r3, r7
 8000454:	4638      	mov	r0, r7
 8000456:	463c      	mov	r4, r7
 8000458:	46b8      	mov	r8, r7
 800045a:	46be      	mov	lr, r7
 800045c:	2620      	movs	r6, #32
 800045e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000462:	eba2 0208 	sub.w	r2, r2, r8
 8000466:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800046a:	e766      	b.n	800033a <__udivmoddi4+0xfa>
 800046c:	4601      	mov	r1, r0
 800046e:	e718      	b.n	80002a2 <__udivmoddi4+0x62>
 8000470:	4610      	mov	r0, r2
 8000472:	e72c      	b.n	80002ce <__udivmoddi4+0x8e>
 8000474:	f1c6 0220 	rsb	r2, r6, #32
 8000478:	fa2e f302 	lsr.w	r3, lr, r2
 800047c:	40b7      	lsls	r7, r6
 800047e:	40b1      	lsls	r1, r6
 8000480:	fa20 f202 	lsr.w	r2, r0, r2
 8000484:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000488:	430a      	orrs	r2, r1
 800048a:	fbb3 f8fe 	udiv	r8, r3, lr
 800048e:	b2bc      	uxth	r4, r7
 8000490:	fb0e 3318 	mls	r3, lr, r8, r3
 8000494:	0c11      	lsrs	r1, r2, #16
 8000496:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800049a:	fb08 f904 	mul.w	r9, r8, r4
 800049e:	40b0      	lsls	r0, r6
 80004a0:	4589      	cmp	r9, r1
 80004a2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004a6:	b280      	uxth	r0, r0
 80004a8:	d93e      	bls.n	8000528 <__udivmoddi4+0x2e8>
 80004aa:	1879      	adds	r1, r7, r1
 80004ac:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 80004b0:	d201      	bcs.n	80004b6 <__udivmoddi4+0x276>
 80004b2:	4589      	cmp	r9, r1
 80004b4:	d81f      	bhi.n	80004f6 <__udivmoddi4+0x2b6>
 80004b6:	eba1 0109 	sub.w	r1, r1, r9
 80004ba:	fbb1 f9fe 	udiv	r9, r1, lr
 80004be:	fb09 f804 	mul.w	r8, r9, r4
 80004c2:	fb0e 1119 	mls	r1, lr, r9, r1
 80004c6:	b292      	uxth	r2, r2
 80004c8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004cc:	4542      	cmp	r2, r8
 80004ce:	d229      	bcs.n	8000524 <__udivmoddi4+0x2e4>
 80004d0:	18ba      	adds	r2, r7, r2
 80004d2:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80004d6:	d2c4      	bcs.n	8000462 <__udivmoddi4+0x222>
 80004d8:	4542      	cmp	r2, r8
 80004da:	d2c2      	bcs.n	8000462 <__udivmoddi4+0x222>
 80004dc:	f1a9 0102 	sub.w	r1, r9, #2
 80004e0:	443a      	add	r2, r7
 80004e2:	e7be      	b.n	8000462 <__udivmoddi4+0x222>
 80004e4:	45f0      	cmp	r8, lr
 80004e6:	d29d      	bcs.n	8000424 <__udivmoddi4+0x1e4>
 80004e8:	ebbe 0302 	subs.w	r3, lr, r2
 80004ec:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004f0:	3801      	subs	r0, #1
 80004f2:	46e1      	mov	r9, ip
 80004f4:	e796      	b.n	8000424 <__udivmoddi4+0x1e4>
 80004f6:	eba7 0909 	sub.w	r9, r7, r9
 80004fa:	4449      	add	r1, r9
 80004fc:	f1a8 0c02 	sub.w	ip, r8, #2
 8000500:	fbb1 f9fe 	udiv	r9, r1, lr
 8000504:	fb09 f804 	mul.w	r8, r9, r4
 8000508:	e7db      	b.n	80004c2 <__udivmoddi4+0x282>
 800050a:	4673      	mov	r3, lr
 800050c:	e77f      	b.n	800040e <__udivmoddi4+0x1ce>
 800050e:	4650      	mov	r0, sl
 8000510:	e766      	b.n	80003e0 <__udivmoddi4+0x1a0>
 8000512:	4608      	mov	r0, r1
 8000514:	e6fd      	b.n	8000312 <__udivmoddi4+0xd2>
 8000516:	443b      	add	r3, r7
 8000518:	3a02      	subs	r2, #2
 800051a:	e733      	b.n	8000384 <__udivmoddi4+0x144>
 800051c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000520:	443b      	add	r3, r7
 8000522:	e71c      	b.n	800035e <__udivmoddi4+0x11e>
 8000524:	4649      	mov	r1, r9
 8000526:	e79c      	b.n	8000462 <__udivmoddi4+0x222>
 8000528:	eba1 0109 	sub.w	r1, r1, r9
 800052c:	46c4      	mov	ip, r8
 800052e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000532:	fb09 f804 	mul.w	r8, r9, r4
 8000536:	e7c4      	b.n	80004c2 <__udivmoddi4+0x282>

08000538 <__aeabi_idiv0>:
 8000538:	4770      	bx	lr
 800053a:	bf00      	nop

0800053c <vApplicationIdleHook>:
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName);
void vApplicationMallocFailedHook(void);

/* USER CODE BEGIN 2 */
__weak void vApplicationIdleHook( void )
{
 800053c:	b480      	push	{r7}
 800053e:	af00      	add	r7, sp, #0
   specified, or call vTaskDelay()). If the application makes use of the
   vTaskDelete() API function (as this demo application does) then it is also
   important that vApplicationIdleHook() is permitted to return to its calling
   function, because it is the responsibility of the idle task to clean up
   memory allocated by the kernel to any task that has since been deleted. */
}
 8000540:	bf00      	nop
 8000542:	46bd      	mov	sp, r7
 8000544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000548:	4770      	bx	lr

0800054a <vApplicationStackOverflowHook>:
/* USER CODE END 2 */

/* USER CODE BEGIN 4 */
__weak void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 800054a:	b480      	push	{r7}
 800054c:	b083      	sub	sp, #12
 800054e:	af00      	add	r7, sp, #0
 8000550:	6078      	str	r0, [r7, #4]
 8000552:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 8000554:	bf00      	nop
 8000556:	370c      	adds	r7, #12
 8000558:	46bd      	mov	sp, r7
 800055a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800055e:	4770      	bx	lr

08000560 <vApplicationMallocFailedHook>:
/* USER CODE END 4 */

/* USER CODE BEGIN 5 */
__weak void vApplicationMallocFailedHook(void)
{
 8000560:	b480      	push	{r7}
 8000562:	af00      	add	r7, sp, #0
   demo application. If heap_1.c or heap_2.c are used, then the size of the
   heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
   FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
   to query the size of free heap space that remains (although it does not
   provide information on how the remaining heap might be fragmented). */
}
 8000564:	bf00      	nop
 8000566:	46bd      	mov	sp, r7
 8000568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800056c:	4770      	bx	lr
	...

08000570 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000570:	b480      	push	{r7}
 8000572:	b085      	sub	sp, #20
 8000574:	af00      	add	r7, sp, #0
 8000576:	60f8      	str	r0, [r7, #12]
 8000578:	60b9      	str	r1, [r7, #8]
 800057a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800057c:	68fb      	ldr	r3, [r7, #12]
 800057e:	4a07      	ldr	r2, [pc, #28]	@ (800059c <vApplicationGetIdleTaskMemory+0x2c>)
 8000580:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000582:	68bb      	ldr	r3, [r7, #8]
 8000584:	4a06      	ldr	r2, [pc, #24]	@ (80005a0 <vApplicationGetIdleTaskMemory+0x30>)
 8000586:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800058e:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000590:	bf00      	nop
 8000592:	3714      	adds	r7, #20
 8000594:	46bd      	mov	sp, r7
 8000596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800059a:	4770      	bx	lr
 800059c:	200121dc 	.word	0x200121dc
 80005a0:	20012234 	.word	0x20012234

080005a4 <SCB_InvalidateDCache_by_Addr>:
  \details Invalidates D-Cache for the given address
  \param[in]   addr    address (aligned to 32-byte boundary)
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_INLINE void SCB_InvalidateDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
 80005a4:	b480      	push	{r7}
 80005a6:	b087      	sub	sp, #28
 80005a8:	af00      	add	r7, sp, #0
 80005aa:	6078      	str	r0, [r7, #4]
 80005ac:	6039      	str	r1, [r7, #0]
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
     int32_t op_size = dsize;
 80005ae:	683b      	ldr	r3, [r7, #0]
 80005b0:	617b      	str	r3, [r7, #20]
    uint32_t op_addr = (uint32_t)addr;
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	613b      	str	r3, [r7, #16]
     int32_t linesize = 32;                /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */
 80005b6:	2320      	movs	r3, #32
 80005b8:	60fb      	str	r3, [r7, #12]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80005ba:	f3bf 8f4f 	dsb	sy
}
 80005be:	bf00      	nop

    __DSB();

    while (op_size > 0) {
 80005c0:	e00b      	b.n	80005da <SCB_InvalidateDCache_by_Addr+0x36>
      SCB->DCIMVAC = op_addr;
 80005c2:	4a0d      	ldr	r2, [pc, #52]	@ (80005f8 <SCB_InvalidateDCache_by_Addr+0x54>)
 80005c4:	693b      	ldr	r3, [r7, #16]
 80005c6:	f8c2 325c 	str.w	r3, [r2, #604]	@ 0x25c
      op_addr += (uint32_t)linesize;
 80005ca:	68fb      	ldr	r3, [r7, #12]
 80005cc:	693a      	ldr	r2, [r7, #16]
 80005ce:	4413      	add	r3, r2
 80005d0:	613b      	str	r3, [r7, #16]
      op_size -=           linesize;
 80005d2:	697a      	ldr	r2, [r7, #20]
 80005d4:	68fb      	ldr	r3, [r7, #12]
 80005d6:	1ad3      	subs	r3, r2, r3
 80005d8:	617b      	str	r3, [r7, #20]
    while (op_size > 0) {
 80005da:	697b      	ldr	r3, [r7, #20]
 80005dc:	2b00      	cmp	r3, #0
 80005de:	dcf0      	bgt.n	80005c2 <SCB_InvalidateDCache_by_Addr+0x1e>
  __ASM volatile ("dsb 0xF":::"memory");
 80005e0:	f3bf 8f4f 	dsb	sy
}
 80005e4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80005e6:	f3bf 8f6f 	isb	sy
}
 80005ea:	bf00      	nop
    }

    __DSB();
    __ISB();
  #endif
}
 80005ec:	bf00      	nop
 80005ee:	371c      	adds	r7, #28
 80005f0:	46bd      	mov	sp, r7
 80005f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f6:	4770      	bx	lr
 80005f8:	e000ed00 	.word	0xe000ed00

080005fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005fc:	b5b0      	push	{r4, r5, r7, lr}
 80005fe:	b088      	sub	sp, #32
 8000600:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN 1 */
	  User_MPU_Config(); // Call our custom MPU setup
 8000602:	f001 fa61 	bl	8001ac8 <User_MPU_Config>
  //MPU_Config();

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000606:	f002 fd1e 	bl	8003046 <HAL_Init>
  /* USER CODE Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800060a:	f000 f873 	bl	80006f4 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 800060e:	f000 f8e3 	bl	80007d8 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000612:	f001 f87d 	bl	8001710 <MX_GPIO_Init>
  MX_DMA_Init();
 8000616:	f001 f805 	bl	8001624 <MX_DMA_Init>
  MX_ADC3_Init();
 800061a:	f000 f90f 	bl	800083c <MX_ADC3_Init>
  MX_CRC_Init();
 800061e:	f000 f95f 	bl	80008e0 <MX_CRC_Init>
  MX_DCMI_Init();
 8000622:	f000 f97f 	bl	8000924 <MX_DCMI_Init>
  MX_DMA2D_Init();
 8000626:	f000 f9b1 	bl	800098c <MX_DMA2D_Init>
  MX_ETH_Init();
 800062a:	f000 f9e1 	bl	80009f0 <MX_ETH_Init>
  MX_FMC_Init();
 800062e:	f001 f81f 	bl	8001670 <MX_FMC_Init>
  MX_I2C1_Init();
 8000632:	f000 fa2b 	bl	8000a8c <MX_I2C1_Init>
  MX_I2C3_Init();
 8000636:	f000 fa69 	bl	8000b0c <MX_I2C3_Init>
  MX_LTDC_Init();
 800063a:	f000 faa7 	bl	8000b8c <MX_LTDC_Init>
  MX_QUADSPI_Init();
 800063e:	f000 fb27 	bl	8000c90 <MX_QUADSPI_Init>
  MX_RTC_Init();
 8000642:	f000 fb51 	bl	8000ce8 <MX_RTC_Init>
  MX_SAI2_Init();
 8000646:	f000 fbf3 	bl	8000e30 <MX_SAI2_Init>
  MX_SDMMC1_SD_Init();
 800064a:	f000 fc51 	bl	8000ef0 <MX_SDMMC1_SD_Init>
  MX_SPDIFRX_Init();
 800064e:	f000 fc6f 	bl	8000f30 <MX_SPDIFRX_Init>
  MX_SPI2_Init();
 8000652:	f000 fc9d 	bl	8000f90 <MX_SPI2_Init>
  MX_TIM1_Init();
 8000656:	f000 fcd9 	bl	800100c <MX_TIM1_Init>
  MX_TIM2_Init();
 800065a:	f000 fd83 	bl	8001164 <MX_TIM2_Init>
  MX_TIM3_Init();
 800065e:	f000 fdf7 	bl	8001250 <MX_TIM3_Init>
  MX_TIM5_Init();
 8000662:	f000 fe6d 	bl	8001340 <MX_TIM5_Init>
  MX_TIM8_Init();
 8000666:	f000 fee3 	bl	8001430 <MX_TIM8_Init>
  MX_TIM12_Init();
 800066a:	f000 ff35 	bl	80014d8 <MX_TIM12_Init>
  MX_USART1_UART_Init();
 800066e:	f000 ff79 	bl	8001564 <MX_USART1_UART_Init>
  MX_USART6_UART_Init();
 8000672:	f000 ffa7 	bl	80015c4 <MX_USART6_UART_Init>
  MX_FATFS_Init();
 8000676:	f00e fda1 	bl	800f1bc <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */
    // 1. Start SAI2 Block B (Microphone - Slave Receiver)
    if (HAL_SAI_Receive_DMA(&hsai_BlockB2, (uint8_t *)RxBuffer, AUDIO_BUFFER_SIZE) != HAL_OK)
 800067a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800067e:	4917      	ldr	r1, [pc, #92]	@ (80006dc <main+0xe0>)
 8000680:	4817      	ldr	r0, [pc, #92]	@ (80006e0 <main+0xe4>)
 8000682:	f009 fbc3 	bl	8009e0c <HAL_SAI_Receive_DMA>
 8000686:	4603      	mov	r3, r0
 8000688:	2b00      	cmp	r3, #0
 800068a:	d001      	beq.n	8000690 <main+0x94>
    {
      Error_Handler();
 800068c:	f001 fa80 	bl	8001b90 <Error_Handler>
    }

    // 2. Start SAI2 Block A (Headphone - Master Transmitter) to generate the CLOCK
    // We send a zeroed buffer (silence) for now just to get the clock running.
    memset(TxBuffer, 0, sizeof(TxBuffer));
 8000690:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000694:	2100      	movs	r1, #0
 8000696:	4813      	ldr	r0, [pc, #76]	@ (80006e4 <main+0xe8>)
 8000698:	f014 f948 	bl	801492c <memset>
    if (HAL_SAI_Transmit_DMA(&hsai_BlockA2, (uint8_t *)TxBuffer, AUDIO_BUFFER_SIZE) != HAL_OK)
 800069c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80006a0:	4910      	ldr	r1, [pc, #64]	@ (80006e4 <main+0xe8>)
 80006a2:	4811      	ldr	r0, [pc, #68]	@ (80006e8 <main+0xec>)
 80006a4:	f009 fb02 	bl	8009cac <HAL_SAI_Transmit_DMA>
 80006a8:	4603      	mov	r3, r0
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d001      	beq.n	80006b2 <main+0xb6>
    {
      Error_Handler();
 80006ae:	f001 fa6f 	bl	8001b90 <Error_Handler>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 4096);
 80006b2:	4b0e      	ldr	r3, [pc, #56]	@ (80006ec <main+0xf0>)
 80006b4:	1d3c      	adds	r4, r7, #4
 80006b6:	461d      	mov	r5, r3
 80006b8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006ba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006bc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80006c0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80006c4:	1d3b      	adds	r3, r7, #4
 80006c6:	2100      	movs	r1, #0
 80006c8:	4618      	mov	r0, r3
 80006ca:	f011 fa3d 	bl	8011b48 <osThreadCreate>
 80006ce:	4603      	mov	r3, r0
 80006d0:	4a07      	ldr	r2, [pc, #28]	@ (80006f0 <main+0xf4>)
 80006d2:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80006d4:	f011 fa15 	bl	8011b02 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80006d8:	bf00      	nop
 80006da:	e7fd      	b.n	80006d8 <main+0xdc>
 80006dc:	20010000 	.word	0x20010000
 80006e0:	20012a58 	.word	0x20012a58
 80006e4:	20011000 	.word	0x20011000
 80006e8:	200129d4 	.word	0x200129d4
 80006ec:	08014a88 	.word	0x08014a88
 80006f0:	20012fdc 	.word	0x20012fdc

080006f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b094      	sub	sp, #80	@ 0x50
 80006f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006fa:	f107 0320 	add.w	r3, r7, #32
 80006fe:	2230      	movs	r2, #48	@ 0x30
 8000700:	2100      	movs	r1, #0
 8000702:	4618      	mov	r0, r3
 8000704:	f014 f912 	bl	801492c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000708:	f107 030c 	add.w	r3, r7, #12
 800070c:	2200      	movs	r2, #0
 800070e:	601a      	str	r2, [r3, #0]
 8000710:	605a      	str	r2, [r3, #4]
 8000712:	609a      	str	r2, [r3, #8]
 8000714:	60da      	str	r2, [r3, #12]
 8000716:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000718:	f007 fa36 	bl	8007b88 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800071c:	4b2c      	ldr	r3, [pc, #176]	@ (80007d0 <SystemClock_Config+0xdc>)
 800071e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000720:	4a2b      	ldr	r2, [pc, #172]	@ (80007d0 <SystemClock_Config+0xdc>)
 8000722:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000726:	6413      	str	r3, [r2, #64]	@ 0x40
 8000728:	4b29      	ldr	r3, [pc, #164]	@ (80007d0 <SystemClock_Config+0xdc>)
 800072a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800072c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000730:	60bb      	str	r3, [r7, #8]
 8000732:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000734:	4b27      	ldr	r3, [pc, #156]	@ (80007d4 <SystemClock_Config+0xe0>)
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	4a26      	ldr	r2, [pc, #152]	@ (80007d4 <SystemClock_Config+0xe0>)
 800073a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800073e:	6013      	str	r3, [r2, #0]
 8000740:	4b24      	ldr	r3, [pc, #144]	@ (80007d4 <SystemClock_Config+0xe0>)
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000748:	607b      	str	r3, [r7, #4]
 800074a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 800074c:	2309      	movs	r3, #9
 800074e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000750:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000754:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000756:	2301      	movs	r3, #1
 8000758:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800075a:	2302      	movs	r3, #2
 800075c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800075e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000762:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8000764:	2319      	movs	r3, #25
 8000766:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 400;
 8000768:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 800076c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800076e:	2302      	movs	r3, #2
 8000770:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8000772:	2309      	movs	r3, #9
 8000774:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000776:	f107 0320 	add.w	r3, r7, #32
 800077a:	4618      	mov	r0, r3
 800077c:	f007 fb26 	bl	8007dcc <HAL_RCC_OscConfig>
 8000780:	4603      	mov	r3, r0
 8000782:	2b00      	cmp	r3, #0
 8000784:	d001      	beq.n	800078a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000786:	f001 fa03 	bl	8001b90 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800078a:	f007 fa0d 	bl	8007ba8 <HAL_PWREx_EnableOverDrive>
 800078e:	4603      	mov	r3, r0
 8000790:	2b00      	cmp	r3, #0
 8000792:	d001      	beq.n	8000798 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8000794:	f001 f9fc 	bl	8001b90 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000798:	230f      	movs	r3, #15
 800079a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800079c:	2302      	movs	r3, #2
 800079e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007a0:	2300      	movs	r3, #0
 80007a2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80007a4:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80007a8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80007aa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80007ae:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 80007b0:	f107 030c 	add.w	r3, r7, #12
 80007b4:	2106      	movs	r1, #6
 80007b6:	4618      	mov	r0, r3
 80007b8:	f007 fdac 	bl	8008314 <HAL_RCC_ClockConfig>
 80007bc:	4603      	mov	r3, r0
 80007be:	2b00      	cmp	r3, #0
 80007c0:	d001      	beq.n	80007c6 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 80007c2:	f001 f9e5 	bl	8001b90 <Error_Handler>
  }
}
 80007c6:	bf00      	nop
 80007c8:	3750      	adds	r7, #80	@ 0x50
 80007ca:	46bd      	mov	sp, r7
 80007cc:	bd80      	pop	{r7, pc}
 80007ce:	bf00      	nop
 80007d0:	40023800 	.word	0x40023800
 80007d4:	40007000 	.word	0x40007000

080007d8 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	b0a2      	sub	sp, #136	@ 0x88
 80007dc:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80007de:	1d3b      	adds	r3, r7, #4
 80007e0:	2284      	movs	r2, #132	@ 0x84
 80007e2:	2100      	movs	r1, #0
 80007e4:	4618      	mov	r0, r3
 80007e6:	f014 f8a1 	bl	801492c <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC|RCC_PERIPHCLK_SAI2
 80007ea:	4b13      	ldr	r3, [pc, #76]	@ (8000838 <PeriphCommonClock_Config+0x60>)
 80007ec:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_SDMMC1|RCC_PERIPHCLK_CLK48;
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 384;
 80007ee:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 80007f2:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 80007f4:	2305      	movs	r3, #5
 80007f6:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 80007f8:	2302      	movs	r3, #2
 80007fa:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 80007fc:	2303      	movs	r3, #3
 80007fe:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.PLLSAIDivQ = 1;
 8000800:	2301      	movs	r3, #1
 8000802:	62fb      	str	r3, [r7, #44]	@ 0x2c
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 8000804:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000808:	633b      	str	r3, [r7, #48]	@ 0x30
  PeriphClkInitStruct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLSAI;
 800080a:	2300      	movs	r3, #0
 800080c:	647b      	str	r3, [r7, #68]	@ 0x44
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLLSAIP;
 800080e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000812:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  PeriphClkInitStruct.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_CLK48;
 8000816:	2300      	movs	r3, #0
 8000818:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800081c:	1d3b      	adds	r3, r7, #4
 800081e:	4618      	mov	r0, r3
 8000820:	f007 ff90 	bl	8008744 <HAL_RCCEx_PeriphCLKConfig>
 8000824:	4603      	mov	r3, r0
 8000826:	2b00      	cmp	r3, #0
 8000828:	d001      	beq.n	800082e <PeriphCommonClock_Config+0x56>
  {
    Error_Handler();
 800082a:	f001 f9b1 	bl	8001b90 <Error_Handler>
  }
}
 800082e:	bf00      	nop
 8000830:	3788      	adds	r7, #136	@ 0x88
 8000832:	46bd      	mov	sp, r7
 8000834:	bd80      	pop	{r7, pc}
 8000836:	bf00      	nop
 8000838:	00b00008 	.word	0x00b00008

0800083c <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	b084      	sub	sp, #16
 8000840:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000842:	463b      	mov	r3, r7
 8000844:	2200      	movs	r2, #0
 8000846:	601a      	str	r2, [r3, #0]
 8000848:	605a      	str	r2, [r3, #4]
 800084a:	609a      	str	r2, [r3, #8]
 800084c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC3_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 800084e:	4b21      	ldr	r3, [pc, #132]	@ (80008d4 <MX_ADC3_Init+0x98>)
 8000850:	4a21      	ldr	r2, [pc, #132]	@ (80008d8 <MX_ADC3_Init+0x9c>)
 8000852:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000854:	4b1f      	ldr	r3, [pc, #124]	@ (80008d4 <MX_ADC3_Init+0x98>)
 8000856:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800085a:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 800085c:	4b1d      	ldr	r3, [pc, #116]	@ (80008d4 <MX_ADC3_Init+0x98>)
 800085e:	2200      	movs	r2, #0
 8000860:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000862:	4b1c      	ldr	r3, [pc, #112]	@ (80008d4 <MX_ADC3_Init+0x98>)
 8000864:	2200      	movs	r2, #0
 8000866:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8000868:	4b1a      	ldr	r3, [pc, #104]	@ (80008d4 <MX_ADC3_Init+0x98>)
 800086a:	2200      	movs	r2, #0
 800086c:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 800086e:	4b19      	ldr	r3, [pc, #100]	@ (80008d4 <MX_ADC3_Init+0x98>)
 8000870:	2200      	movs	r2, #0
 8000872:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000876:	4b17      	ldr	r3, [pc, #92]	@ (80008d4 <MX_ADC3_Init+0x98>)
 8000878:	2200      	movs	r2, #0
 800087a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800087c:	4b15      	ldr	r3, [pc, #84]	@ (80008d4 <MX_ADC3_Init+0x98>)
 800087e:	4a17      	ldr	r2, [pc, #92]	@ (80008dc <MX_ADC3_Init+0xa0>)
 8000880:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000882:	4b14      	ldr	r3, [pc, #80]	@ (80008d4 <MX_ADC3_Init+0x98>)
 8000884:	2200      	movs	r2, #0
 8000886:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8000888:	4b12      	ldr	r3, [pc, #72]	@ (80008d4 <MX_ADC3_Init+0x98>)
 800088a:	2201      	movs	r2, #1
 800088c:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 800088e:	4b11      	ldr	r3, [pc, #68]	@ (80008d4 <MX_ADC3_Init+0x98>)
 8000890:	2200      	movs	r2, #0
 8000892:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000896:	4b0f      	ldr	r3, [pc, #60]	@ (80008d4 <MX_ADC3_Init+0x98>)
 8000898:	2201      	movs	r2, #1
 800089a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 800089c:	480d      	ldr	r0, [pc, #52]	@ (80008d4 <MX_ADC3_Init+0x98>)
 800089e:	f002 fc23 	bl	80030e8 <HAL_ADC_Init>
 80008a2:	4603      	mov	r3, r0
 80008a4:	2b00      	cmp	r3, #0
 80008a6:	d001      	beq.n	80008ac <MX_ADC3_Init+0x70>
  {
    Error_Handler();
 80008a8:	f001 f972 	bl	8001b90 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80008ac:	2304      	movs	r3, #4
 80008ae:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80008b0:	2301      	movs	r3, #1
 80008b2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80008b4:	2300      	movs	r3, #0
 80008b6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80008b8:	463b      	mov	r3, r7
 80008ba:	4619      	mov	r1, r3
 80008bc:	4805      	ldr	r0, [pc, #20]	@ (80008d4 <MX_ADC3_Init+0x98>)
 80008be:	f002 fc57 	bl	8003170 <HAL_ADC_ConfigChannel>
 80008c2:	4603      	mov	r3, r0
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	d001      	beq.n	80008cc <MX_ADC3_Init+0x90>
  {
    Error_Handler();
 80008c8:	f001 f962 	bl	8001b90 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 80008cc:	bf00      	nop
 80008ce:	3710      	adds	r7, #16
 80008d0:	46bd      	mov	sp, r7
 80008d2:	bd80      	pop	{r7, pc}
 80008d4:	2001266c 	.word	0x2001266c
 80008d8:	40012200 	.word	0x40012200
 80008dc:	0f000001 	.word	0x0f000001

080008e0 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 80008e0:	b580      	push	{r7, lr}
 80008e2:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80008e4:	4b0d      	ldr	r3, [pc, #52]	@ (800091c <MX_CRC_Init+0x3c>)
 80008e6:	4a0e      	ldr	r2, [pc, #56]	@ (8000920 <MX_CRC_Init+0x40>)
 80008e8:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 80008ea:	4b0c      	ldr	r3, [pc, #48]	@ (800091c <MX_CRC_Init+0x3c>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 80008f0:	4b0a      	ldr	r3, [pc, #40]	@ (800091c <MX_CRC_Init+0x3c>)
 80008f2:	2200      	movs	r2, #0
 80008f4:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 80008f6:	4b09      	ldr	r3, [pc, #36]	@ (800091c <MX_CRC_Init+0x3c>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 80008fc:	4b07      	ldr	r3, [pc, #28]	@ (800091c <MX_CRC_Init+0x3c>)
 80008fe:	2200      	movs	r2, #0
 8000900:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8000902:	4b06      	ldr	r3, [pc, #24]	@ (800091c <MX_CRC_Init+0x3c>)
 8000904:	2201      	movs	r2, #1
 8000906:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000908:	4804      	ldr	r0, [pc, #16]	@ (800091c <MX_CRC_Init+0x3c>)
 800090a:	f002 ffdf 	bl	80038cc <HAL_CRC_Init>
 800090e:	4603      	mov	r3, r0
 8000910:	2b00      	cmp	r3, #0
 8000912:	d001      	beq.n	8000918 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8000914:	f001 f93c 	bl	8001b90 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000918:	bf00      	nop
 800091a:	bd80      	pop	{r7, pc}
 800091c:	200126b4 	.word	0x200126b4
 8000920:	40023000 	.word	0x40023000

08000924 <MX_DCMI_Init>:
  * @brief DCMI Initialization Function
  * @param None
  * @retval None
  */
static void MX_DCMI_Init(void)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	af00      	add	r7, sp, #0
  /* USER CODE END DCMI_Init 0 */

  /* USER CODE BEGIN DCMI_Init 1 */

  /* USER CODE END DCMI_Init 1 */
  hdcmi.Instance = DCMI;
 8000928:	4b16      	ldr	r3, [pc, #88]	@ (8000984 <MX_DCMI_Init+0x60>)
 800092a:	4a17      	ldr	r2, [pc, #92]	@ (8000988 <MX_DCMI_Init+0x64>)
 800092c:	601a      	str	r2, [r3, #0]
  hdcmi.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 800092e:	4b15      	ldr	r3, [pc, #84]	@ (8000984 <MX_DCMI_Init+0x60>)
 8000930:	2200      	movs	r2, #0
 8000932:	605a      	str	r2, [r3, #4]
  hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_FALLING;
 8000934:	4b13      	ldr	r3, [pc, #76]	@ (8000984 <MX_DCMI_Init+0x60>)
 8000936:	2200      	movs	r2, #0
 8000938:	609a      	str	r2, [r3, #8]
  hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_LOW;
 800093a:	4b12      	ldr	r3, [pc, #72]	@ (8000984 <MX_DCMI_Init+0x60>)
 800093c:	2200      	movs	r2, #0
 800093e:	60da      	str	r2, [r3, #12]
  hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_LOW;
 8000940:	4b10      	ldr	r3, [pc, #64]	@ (8000984 <MX_DCMI_Init+0x60>)
 8000942:	2200      	movs	r2, #0
 8000944:	611a      	str	r2, [r3, #16]
  hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 8000946:	4b0f      	ldr	r3, [pc, #60]	@ (8000984 <MX_DCMI_Init+0x60>)
 8000948:	2200      	movs	r2, #0
 800094a:	615a      	str	r2, [r3, #20]
  hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 800094c:	4b0d      	ldr	r3, [pc, #52]	@ (8000984 <MX_DCMI_Init+0x60>)
 800094e:	2200      	movs	r2, #0
 8000950:	619a      	str	r2, [r3, #24]
  hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
 8000952:	4b0c      	ldr	r3, [pc, #48]	@ (8000984 <MX_DCMI_Init+0x60>)
 8000954:	2200      	movs	r2, #0
 8000956:	621a      	str	r2, [r3, #32]
  hdcmi.Init.ByteSelectMode = DCMI_BSM_ALL;
 8000958:	4b0a      	ldr	r3, [pc, #40]	@ (8000984 <MX_DCMI_Init+0x60>)
 800095a:	2200      	movs	r2, #0
 800095c:	625a      	str	r2, [r3, #36]	@ 0x24
  hdcmi.Init.ByteSelectStart = DCMI_OEBS_ODD;
 800095e:	4b09      	ldr	r3, [pc, #36]	@ (8000984 <MX_DCMI_Init+0x60>)
 8000960:	2200      	movs	r2, #0
 8000962:	629a      	str	r2, [r3, #40]	@ 0x28
  hdcmi.Init.LineSelectMode = DCMI_LSM_ALL;
 8000964:	4b07      	ldr	r3, [pc, #28]	@ (8000984 <MX_DCMI_Init+0x60>)
 8000966:	2200      	movs	r2, #0
 8000968:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdcmi.Init.LineSelectStart = DCMI_OELS_ODD;
 800096a:	4b06      	ldr	r3, [pc, #24]	@ (8000984 <MX_DCMI_Init+0x60>)
 800096c:	2200      	movs	r2, #0
 800096e:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DCMI_Init(&hdcmi) != HAL_OK)
 8000970:	4804      	ldr	r0, [pc, #16]	@ (8000984 <MX_DCMI_Init+0x60>)
 8000972:	f003 f89d 	bl	8003ab0 <HAL_DCMI_Init>
 8000976:	4603      	mov	r3, r0
 8000978:	2b00      	cmp	r3, #0
 800097a:	d001      	beq.n	8000980 <MX_DCMI_Init+0x5c>
  {
    Error_Handler();
 800097c:	f001 f908 	bl	8001b90 <Error_Handler>
  }
  /* USER CODE BEGIN DCMI_Init 2 */

  /* USER CODE END DCMI_Init 2 */

}
 8000980:	bf00      	nop
 8000982:	bd80      	pop	{r7, pc}
 8000984:	200126d8 	.word	0x200126d8
 8000988:	50050000 	.word	0x50050000

0800098c <MX_DMA2D_Init>:
  * @brief DMA2D Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA2D_Init(void)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 8000990:	4b15      	ldr	r3, [pc, #84]	@ (80009e8 <MX_DMA2D_Init+0x5c>)
 8000992:	4a16      	ldr	r2, [pc, #88]	@ (80009ec <MX_DMA2D_Init+0x60>)
 8000994:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 8000996:	4b14      	ldr	r3, [pc, #80]	@ (80009e8 <MX_DMA2D_Init+0x5c>)
 8000998:	2200      	movs	r2, #0
 800099a:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 800099c:	4b12      	ldr	r3, [pc, #72]	@ (80009e8 <MX_DMA2D_Init+0x5c>)
 800099e:	2200      	movs	r2, #0
 80009a0:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 80009a2:	4b11      	ldr	r3, [pc, #68]	@ (80009e8 <MX_DMA2D_Init+0x5c>)
 80009a4:	2200      	movs	r2, #0
 80009a6:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 80009a8:	4b0f      	ldr	r3, [pc, #60]	@ (80009e8 <MX_DMA2D_Init+0x5c>)
 80009aa:	2200      	movs	r2, #0
 80009ac:	629a      	str	r2, [r3, #40]	@ 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 80009ae:	4b0e      	ldr	r3, [pc, #56]	@ (80009e8 <MX_DMA2D_Init+0x5c>)
 80009b0:	2200      	movs	r2, #0
 80009b2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 80009b4:	4b0c      	ldr	r3, [pc, #48]	@ (80009e8 <MX_DMA2D_Init+0x5c>)
 80009b6:	2200      	movs	r2, #0
 80009b8:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 80009ba:	4b0b      	ldr	r3, [pc, #44]	@ (80009e8 <MX_DMA2D_Init+0x5c>)
 80009bc:	2200      	movs	r2, #0
 80009be:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 80009c0:	4809      	ldr	r0, [pc, #36]	@ (80009e8 <MX_DMA2D_Init+0x5c>)
 80009c2:	f003 fc73 	bl	80042ac <HAL_DMA2D_Init>
 80009c6:	4603      	mov	r3, r0
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d001      	beq.n	80009d0 <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 80009cc:	f001 f8e0 	bl	8001b90 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 80009d0:	2101      	movs	r1, #1
 80009d2:	4805      	ldr	r0, [pc, #20]	@ (80009e8 <MX_DMA2D_Init+0x5c>)
 80009d4:	f003 fdc4 	bl	8004560 <HAL_DMA2D_ConfigLayer>
 80009d8:	4603      	mov	r3, r0
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d001      	beq.n	80009e2 <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 80009de:	f001 f8d7 	bl	8001b90 <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 80009e2:	bf00      	nop
 80009e4:	bd80      	pop	{r7, pc}
 80009e6:	bf00      	nop
 80009e8:	20012728 	.word	0x20012728
 80009ec:	4002b000 	.word	0x4002b000

080009f0 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 80009f4:	4b1f      	ldr	r3, [pc, #124]	@ (8000a74 <MX_ETH_Init+0x84>)
 80009f6:	4a20      	ldr	r2, [pc, #128]	@ (8000a78 <MX_ETH_Init+0x88>)
 80009f8:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 80009fa:	4b20      	ldr	r3, [pc, #128]	@ (8000a7c <MX_ETH_Init+0x8c>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8000a00:	4b1e      	ldr	r3, [pc, #120]	@ (8000a7c <MX_ETH_Init+0x8c>)
 8000a02:	2280      	movs	r2, #128	@ 0x80
 8000a04:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8000a06:	4b1d      	ldr	r3, [pc, #116]	@ (8000a7c <MX_ETH_Init+0x8c>)
 8000a08:	22e1      	movs	r2, #225	@ 0xe1
 8000a0a:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8000a0c:	4b1b      	ldr	r3, [pc, #108]	@ (8000a7c <MX_ETH_Init+0x8c>)
 8000a0e:	2200      	movs	r2, #0
 8000a10:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8000a12:	4b1a      	ldr	r3, [pc, #104]	@ (8000a7c <MX_ETH_Init+0x8c>)
 8000a14:	2200      	movs	r2, #0
 8000a16:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8000a18:	4b18      	ldr	r3, [pc, #96]	@ (8000a7c <MX_ETH_Init+0x8c>)
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8000a1e:	4b15      	ldr	r3, [pc, #84]	@ (8000a74 <MX_ETH_Init+0x84>)
 8000a20:	4a16      	ldr	r2, [pc, #88]	@ (8000a7c <MX_ETH_Init+0x8c>)
 8000a22:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8000a24:	4b13      	ldr	r3, [pc, #76]	@ (8000a74 <MX_ETH_Init+0x84>)
 8000a26:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8000a2a:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8000a2c:	4b11      	ldr	r3, [pc, #68]	@ (8000a74 <MX_ETH_Init+0x84>)
 8000a2e:	4a14      	ldr	r2, [pc, #80]	@ (8000a80 <MX_ETH_Init+0x90>)
 8000a30:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8000a32:	4b10      	ldr	r3, [pc, #64]	@ (8000a74 <MX_ETH_Init+0x84>)
 8000a34:	4a13      	ldr	r2, [pc, #76]	@ (8000a84 <MX_ETH_Init+0x94>)
 8000a36:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8000a38:	4b0e      	ldr	r3, [pc, #56]	@ (8000a74 <MX_ETH_Init+0x84>)
 8000a3a:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 8000a3e:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8000a40:	480c      	ldr	r0, [pc, #48]	@ (8000a74 <MX_ETH_Init+0x84>)
 8000a42:	f003 fe1f 	bl	8004684 <HAL_ETH_Init>
 8000a46:	4603      	mov	r3, r0
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d001      	beq.n	8000a50 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8000a4c:	f001 f8a0 	bl	8001b90 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8000a50:	2238      	movs	r2, #56	@ 0x38
 8000a52:	2100      	movs	r1, #0
 8000a54:	480c      	ldr	r0, [pc, #48]	@ (8000a88 <MX_ETH_Init+0x98>)
 8000a56:	f013 ff69 	bl	801492c <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8000a5a:	4b0b      	ldr	r3, [pc, #44]	@ (8000a88 <MX_ETH_Init+0x98>)
 8000a5c:	2221      	movs	r2, #33	@ 0x21
 8000a5e:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8000a60:	4b09      	ldr	r3, [pc, #36]	@ (8000a88 <MX_ETH_Init+0x98>)
 8000a62:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 8000a66:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8000a68:	4b07      	ldr	r3, [pc, #28]	@ (8000a88 <MX_ETH_Init+0x98>)
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8000a6e:	bf00      	nop
 8000a70:	bd80      	pop	{r7, pc}
 8000a72:	bf00      	nop
 8000a74:	20012768 	.word	0x20012768
 8000a78:	40028000 	.word	0x40028000
 8000a7c:	20012fe4 	.word	0x20012fe4
 8000a80:	20012120 	.word	0x20012120
 8000a84:	20012080 	.word	0x20012080
 8000a88:	20012634 	.word	0x20012634

08000a8c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000a90:	4b1b      	ldr	r3, [pc, #108]	@ (8000b00 <MX_I2C1_Init+0x74>)
 8000a92:	4a1c      	ldr	r2, [pc, #112]	@ (8000b04 <MX_I2C1_Init+0x78>)
 8000a94:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00C0EAFF;
 8000a96:	4b1a      	ldr	r3, [pc, #104]	@ (8000b00 <MX_I2C1_Init+0x74>)
 8000a98:	4a1b      	ldr	r2, [pc, #108]	@ (8000b08 <MX_I2C1_Init+0x7c>)
 8000a9a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000a9c:	4b18      	ldr	r3, [pc, #96]	@ (8000b00 <MX_I2C1_Init+0x74>)
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000aa2:	4b17      	ldr	r3, [pc, #92]	@ (8000b00 <MX_I2C1_Init+0x74>)
 8000aa4:	2201      	movs	r2, #1
 8000aa6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000aa8:	4b15      	ldr	r3, [pc, #84]	@ (8000b00 <MX_I2C1_Init+0x74>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000aae:	4b14      	ldr	r3, [pc, #80]	@ (8000b00 <MX_I2C1_Init+0x74>)
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000ab4:	4b12      	ldr	r3, [pc, #72]	@ (8000b00 <MX_I2C1_Init+0x74>)
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000aba:	4b11      	ldr	r3, [pc, #68]	@ (8000b00 <MX_I2C1_Init+0x74>)
 8000abc:	2200      	movs	r2, #0
 8000abe:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000ac0:	4b0f      	ldr	r3, [pc, #60]	@ (8000b00 <MX_I2C1_Init+0x74>)
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000ac6:	480e      	ldr	r0, [pc, #56]	@ (8000b00 <MX_I2C1_Init+0x74>)
 8000ac8:	f006 fc18 	bl	80072fc <HAL_I2C_Init>
 8000acc:	4603      	mov	r3, r0
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	d001      	beq.n	8000ad6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000ad2:	f001 f85d 	bl	8001b90 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000ad6:	2100      	movs	r1, #0
 8000ad8:	4809      	ldr	r0, [pc, #36]	@ (8000b00 <MX_I2C1_Init+0x74>)
 8000ada:	f006 fcab 	bl	8007434 <HAL_I2CEx_ConfigAnalogFilter>
 8000ade:	4603      	mov	r3, r0
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	d001      	beq.n	8000ae8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000ae4:	f001 f854 	bl	8001b90 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000ae8:	2100      	movs	r1, #0
 8000aea:	4805      	ldr	r0, [pc, #20]	@ (8000b00 <MX_I2C1_Init+0x74>)
 8000aec:	f006 fced 	bl	80074ca <HAL_I2CEx_ConfigDigitalFilter>
 8000af0:	4603      	mov	r3, r0
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d001      	beq.n	8000afa <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000af6:	f001 f84b 	bl	8001b90 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000afa:	bf00      	nop
 8000afc:	bd80      	pop	{r7, pc}
 8000afe:	bf00      	nop
 8000b00:	20012818 	.word	0x20012818
 8000b04:	40005400 	.word	0x40005400
 8000b08:	00c0eaff 	.word	0x00c0eaff

08000b0c <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8000b10:	4b1b      	ldr	r3, [pc, #108]	@ (8000b80 <MX_I2C3_Init+0x74>)
 8000b12:	4a1c      	ldr	r2, [pc, #112]	@ (8000b84 <MX_I2C3_Init+0x78>)
 8000b14:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00C0EAFF;
 8000b16:	4b1a      	ldr	r3, [pc, #104]	@ (8000b80 <MX_I2C3_Init+0x74>)
 8000b18:	4a1b      	ldr	r2, [pc, #108]	@ (8000b88 <MX_I2C3_Init+0x7c>)
 8000b1a:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8000b1c:	4b18      	ldr	r3, [pc, #96]	@ (8000b80 <MX_I2C3_Init+0x74>)
 8000b1e:	2200      	movs	r2, #0
 8000b20:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000b22:	4b17      	ldr	r3, [pc, #92]	@ (8000b80 <MX_I2C3_Init+0x74>)
 8000b24:	2201      	movs	r2, #1
 8000b26:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000b28:	4b15      	ldr	r3, [pc, #84]	@ (8000b80 <MX_I2C3_Init+0x74>)
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8000b2e:	4b14      	ldr	r3, [pc, #80]	@ (8000b80 <MX_I2C3_Init+0x74>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000b34:	4b12      	ldr	r3, [pc, #72]	@ (8000b80 <MX_I2C3_Init+0x74>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000b3a:	4b11      	ldr	r3, [pc, #68]	@ (8000b80 <MX_I2C3_Init+0x74>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000b40:	4b0f      	ldr	r3, [pc, #60]	@ (8000b80 <MX_I2C3_Init+0x74>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8000b46:	480e      	ldr	r0, [pc, #56]	@ (8000b80 <MX_I2C3_Init+0x74>)
 8000b48:	f006 fbd8 	bl	80072fc <HAL_I2C_Init>
 8000b4c:	4603      	mov	r3, r0
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d001      	beq.n	8000b56 <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8000b52:	f001 f81d 	bl	8001b90 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000b56:	2100      	movs	r1, #0
 8000b58:	4809      	ldr	r0, [pc, #36]	@ (8000b80 <MX_I2C3_Init+0x74>)
 8000b5a:	f006 fc6b 	bl	8007434 <HAL_I2CEx_ConfigAnalogFilter>
 8000b5e:	4603      	mov	r3, r0
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d001      	beq.n	8000b68 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8000b64:	f001 f814 	bl	8001b90 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8000b68:	2100      	movs	r1, #0
 8000b6a:	4805      	ldr	r0, [pc, #20]	@ (8000b80 <MX_I2C3_Init+0x74>)
 8000b6c:	f006 fcad 	bl	80074ca <HAL_I2CEx_ConfigDigitalFilter>
 8000b70:	4603      	mov	r3, r0
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d001      	beq.n	8000b7a <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 8000b76:	f001 f80b 	bl	8001b90 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8000b7a:	bf00      	nop
 8000b7c:	bd80      	pop	{r7, pc}
 8000b7e:	bf00      	nop
 8000b80:	2001286c 	.word	0x2001286c
 8000b84:	40005c00 	.word	0x40005c00
 8000b88:	00c0eaff 	.word	0x00c0eaff

08000b8c <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b08e      	sub	sp, #56	@ 0x38
 8000b90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8000b92:	1d3b      	adds	r3, r7, #4
 8000b94:	2234      	movs	r2, #52	@ 0x34
 8000b96:	2100      	movs	r1, #0
 8000b98:	4618      	mov	r0, r3
 8000b9a:	f013 fec7 	bl	801492c <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 8000b9e:	4b3a      	ldr	r3, [pc, #232]	@ (8000c88 <MX_LTDC_Init+0xfc>)
 8000ba0:	4a3a      	ldr	r2, [pc, #232]	@ (8000c8c <MX_LTDC_Init+0x100>)
 8000ba2:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8000ba4:	4b38      	ldr	r3, [pc, #224]	@ (8000c88 <MX_LTDC_Init+0xfc>)
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8000baa:	4b37      	ldr	r3, [pc, #220]	@ (8000c88 <MX_LTDC_Init+0xfc>)
 8000bac:	2200      	movs	r2, #0
 8000bae:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8000bb0:	4b35      	ldr	r3, [pc, #212]	@ (8000c88 <MX_LTDC_Init+0xfc>)
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8000bb6:	4b34      	ldr	r3, [pc, #208]	@ (8000c88 <MX_LTDC_Init+0xfc>)
 8000bb8:	2200      	movs	r2, #0
 8000bba:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 40;
 8000bbc:	4b32      	ldr	r3, [pc, #200]	@ (8000c88 <MX_LTDC_Init+0xfc>)
 8000bbe:	2228      	movs	r2, #40	@ 0x28
 8000bc0:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 9;
 8000bc2:	4b31      	ldr	r3, [pc, #196]	@ (8000c88 <MX_LTDC_Init+0xfc>)
 8000bc4:	2209      	movs	r2, #9
 8000bc6:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 53;
 8000bc8:	4b2f      	ldr	r3, [pc, #188]	@ (8000c88 <MX_LTDC_Init+0xfc>)
 8000bca:	2235      	movs	r2, #53	@ 0x35
 8000bcc:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 11;
 8000bce:	4b2e      	ldr	r3, [pc, #184]	@ (8000c88 <MX_LTDC_Init+0xfc>)
 8000bd0:	220b      	movs	r2, #11
 8000bd2:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 533;
 8000bd4:	4b2c      	ldr	r3, [pc, #176]	@ (8000c88 <MX_LTDC_Init+0xfc>)
 8000bd6:	f240 2215 	movw	r2, #533	@ 0x215
 8000bda:	625a      	str	r2, [r3, #36]	@ 0x24
  hltdc.Init.AccumulatedActiveH = 283;
 8000bdc:	4b2a      	ldr	r3, [pc, #168]	@ (8000c88 <MX_LTDC_Init+0xfc>)
 8000bde:	f240 121b 	movw	r2, #283	@ 0x11b
 8000be2:	629a      	str	r2, [r3, #40]	@ 0x28
  hltdc.Init.TotalWidth = 565;
 8000be4:	4b28      	ldr	r3, [pc, #160]	@ (8000c88 <MX_LTDC_Init+0xfc>)
 8000be6:	f240 2235 	movw	r2, #565	@ 0x235
 8000bea:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc.Init.TotalHeigh = 285;
 8000bec:	4b26      	ldr	r3, [pc, #152]	@ (8000c88 <MX_LTDC_Init+0xfc>)
 8000bee:	f240 121d 	movw	r2, #285	@ 0x11d
 8000bf2:	631a      	str	r2, [r3, #48]	@ 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8000bf4:	4b24      	ldr	r3, [pc, #144]	@ (8000c88 <MX_LTDC_Init+0xfc>)
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hltdc.Init.Backcolor.Green = 0;
 8000bfc:	4b22      	ldr	r3, [pc, #136]	@ (8000c88 <MX_LTDC_Init+0xfc>)
 8000bfe:	2200      	movs	r2, #0
 8000c00:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hltdc.Init.Backcolor.Red = 0;
 8000c04:	4b20      	ldr	r3, [pc, #128]	@ (8000c88 <MX_LTDC_Init+0xfc>)
 8000c06:	2200      	movs	r2, #0
 8000c08:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8000c0c:	481e      	ldr	r0, [pc, #120]	@ (8000c88 <MX_LTDC_Init+0xfc>)
 8000c0e:	f006 fca8 	bl	8007562 <HAL_LTDC_Init>
 8000c12:	4603      	mov	r3, r0
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d001      	beq.n	8000c1c <MX_LTDC_Init+0x90>
  {
    Error_Handler();
 8000c18:	f000 ffba 	bl	8001b90 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 480;
 8000c20:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8000c24:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 8000c26:	2300      	movs	r3, #0
 8000c28:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 272;
 8000c2a:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8000c2e:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 8000c30:	2302      	movs	r3, #2
 8000c32:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 8000c34:	23ff      	movs	r3, #255	@ 0xff
 8000c36:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 8000c38:	2300      	movs	r3, #0
 8000c3a:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8000c3c:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000c40:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8000c42:	2307      	movs	r3, #7
 8000c44:	627b      	str	r3, [r7, #36]	@ 0x24
  pLayerCfg.FBStartAdress = 0xC0000000;
 8000c46:	f04f 4340 	mov.w	r3, #3221225472	@ 0xc0000000
 8000c4a:	62bb      	str	r3, [r7, #40]	@ 0x28
  pLayerCfg.ImageWidth = 480;
 8000c4c:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8000c50:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pLayerCfg.ImageHeight = 272;
 8000c52:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8000c56:	633b      	str	r3, [r7, #48]	@ 0x30
  pLayerCfg.Backcolor.Blue = 0;
 8000c58:	2300      	movs	r3, #0
 8000c5a:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
  pLayerCfg.Backcolor.Green = 0;
 8000c5e:	2300      	movs	r3, #0
 8000c60:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  pLayerCfg.Backcolor.Red = 0;
 8000c64:	2300      	movs	r3, #0
 8000c66:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8000c6a:	1d3b      	adds	r3, r7, #4
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	4619      	mov	r1, r3
 8000c70:	4805      	ldr	r0, [pc, #20]	@ (8000c88 <MX_LTDC_Init+0xfc>)
 8000c72:	f006 fdd5 	bl	8007820 <HAL_LTDC_ConfigLayer>
 8000c76:	4603      	mov	r3, r0
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d001      	beq.n	8000c80 <MX_LTDC_Init+0xf4>
  {
    Error_Handler();
 8000c7c:	f000 ff88 	bl	8001b90 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 8000c80:	bf00      	nop
 8000c82:	3738      	adds	r7, #56	@ 0x38
 8000c84:	46bd      	mov	sp, r7
 8000c86:	bd80      	pop	{r7, pc}
 8000c88:	200128c0 	.word	0x200128c0
 8000c8c:	40016800 	.word	0x40016800

08000c90 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8000c94:	4b12      	ldr	r3, [pc, #72]	@ (8000ce0 <MX_QUADSPI_Init+0x50>)
 8000c96:	4a13      	ldr	r2, [pc, #76]	@ (8000ce4 <MX_QUADSPI_Init+0x54>)
 8000c98:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 1;
 8000c9a:	4b11      	ldr	r3, [pc, #68]	@ (8000ce0 <MX_QUADSPI_Init+0x50>)
 8000c9c:	2201      	movs	r2, #1
 8000c9e:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 8000ca0:	4b0f      	ldr	r3, [pc, #60]	@ (8000ce0 <MX_QUADSPI_Init+0x50>)
 8000ca2:	2204      	movs	r2, #4
 8000ca4:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8000ca6:	4b0e      	ldr	r3, [pc, #56]	@ (8000ce0 <MX_QUADSPI_Init+0x50>)
 8000ca8:	2210      	movs	r2, #16
 8000caa:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 24;
 8000cac:	4b0c      	ldr	r3, [pc, #48]	@ (8000ce0 <MX_QUADSPI_Init+0x50>)
 8000cae:	2218      	movs	r2, #24
 8000cb0:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_6_CYCLE;
 8000cb2:	4b0b      	ldr	r3, [pc, #44]	@ (8000ce0 <MX_QUADSPI_Init+0x50>)
 8000cb4:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 8000cb8:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8000cba:	4b09      	ldr	r3, [pc, #36]	@ (8000ce0 <MX_QUADSPI_Init+0x50>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 8000cc0:	4b07      	ldr	r3, [pc, #28]	@ (8000ce0 <MX_QUADSPI_Init+0x50>)
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 8000cc6:	4b06      	ldr	r3, [pc, #24]	@ (8000ce0 <MX_QUADSPI_Init+0x50>)
 8000cc8:	2200      	movs	r2, #0
 8000cca:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8000ccc:	4804      	ldr	r0, [pc, #16]	@ (8000ce0 <MX_QUADSPI_Init+0x50>)
 8000cce:	f006 ffbb 	bl	8007c48 <HAL_QSPI_Init>
 8000cd2:	4603      	mov	r3, r0
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d001      	beq.n	8000cdc <MX_QUADSPI_Init+0x4c>
  {
    Error_Handler();
 8000cd8:	f000 ff5a 	bl	8001b90 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8000cdc:	bf00      	nop
 8000cde:	bd80      	pop	{r7, pc}
 8000ce0:	20012968 	.word	0x20012968
 8000ce4:	a0001000 	.word	0xa0001000

08000ce8 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b090      	sub	sp, #64	@ 0x40
 8000cec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000cee:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	601a      	str	r2, [r3, #0]
 8000cf6:	605a      	str	r2, [r3, #4]
 8000cf8:	609a      	str	r2, [r3, #8]
 8000cfa:	60da      	str	r2, [r3, #12]
 8000cfc:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8000cfe:	2300      	movs	r3, #0
 8000d00:	62bb      	str	r3, [r7, #40]	@ 0x28
  RTC_AlarmTypeDef sAlarm = {0};
 8000d02:	463b      	mov	r3, r7
 8000d04:	2228      	movs	r2, #40	@ 0x28
 8000d06:	2100      	movs	r1, #0
 8000d08:	4618      	mov	r0, r3
 8000d0a:	f013 fe0f 	bl	801492c <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000d0e:	4b46      	ldr	r3, [pc, #280]	@ (8000e28 <MX_RTC_Init+0x140>)
 8000d10:	4a46      	ldr	r2, [pc, #280]	@ (8000e2c <MX_RTC_Init+0x144>)
 8000d12:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000d14:	4b44      	ldr	r3, [pc, #272]	@ (8000e28 <MX_RTC_Init+0x140>)
 8000d16:	2200      	movs	r2, #0
 8000d18:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000d1a:	4b43      	ldr	r3, [pc, #268]	@ (8000e28 <MX_RTC_Init+0x140>)
 8000d1c:	227f      	movs	r2, #127	@ 0x7f
 8000d1e:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000d20:	4b41      	ldr	r3, [pc, #260]	@ (8000e28 <MX_RTC_Init+0x140>)
 8000d22:	22ff      	movs	r2, #255	@ 0xff
 8000d24:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000d26:	4b40      	ldr	r3, [pc, #256]	@ (8000e28 <MX_RTC_Init+0x140>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000d2c:	4b3e      	ldr	r3, [pc, #248]	@ (8000e28 <MX_RTC_Init+0x140>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000d32:	4b3d      	ldr	r3, [pc, #244]	@ (8000e28 <MX_RTC_Init+0x140>)
 8000d34:	2200      	movs	r2, #0
 8000d36:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000d38:	483b      	ldr	r0, [pc, #236]	@ (8000e28 <MX_RTC_Init+0x140>)
 8000d3a:	f008 fa33 	bl	80091a4 <HAL_RTC_Init>
 8000d3e:	4603      	mov	r3, r0
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d001      	beq.n	8000d48 <MX_RTC_Init+0x60>
  {
    Error_Handler();
 8000d44:	f000 ff24 	bl	8001b90 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  sTime.Minutes = 0x0;
 8000d4e:	2300      	movs	r3, #0
 8000d50:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  sTime.Seconds = 0x0;
 8000d54:	2300      	movs	r3, #0
 8000d56:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	63bb      	str	r3, [r7, #56]	@ 0x38
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000d5e:	2300      	movs	r3, #0
 8000d60:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000d62:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000d66:	2201      	movs	r2, #1
 8000d68:	4619      	mov	r1, r3
 8000d6a:	482f      	ldr	r0, [pc, #188]	@ (8000e28 <MX_RTC_Init+0x140>)
 8000d6c:	f008 fa9c 	bl	80092a8 <HAL_RTC_SetTime>
 8000d70:	4603      	mov	r3, r0
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d001      	beq.n	8000d7a <MX_RTC_Init+0x92>
  {
    Error_Handler();
 8000d76:	f000 ff0b 	bl	8001b90 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000d7a:	2301      	movs	r3, #1
 8000d7c:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  sDate.Month = RTC_MONTH_JANUARY;
 8000d80:	2301      	movs	r3, #1
 8000d82:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
  sDate.Date = 0x1;
 8000d86:	2301      	movs	r3, #1
 8000d88:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  sDate.Year = 0x0;
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000d92:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000d96:	2201      	movs	r2, #1
 8000d98:	4619      	mov	r1, r3
 8000d9a:	4823      	ldr	r0, [pc, #140]	@ (8000e28 <MX_RTC_Init+0x140>)
 8000d9c:	f008 fb1e 	bl	80093dc <HAL_RTC_SetDate>
 8000da0:	4603      	mov	r3, r0
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d001      	beq.n	8000daa <MX_RTC_Init+0xc2>
  {
    Error_Handler();
 8000da6:	f000 fef3 	bl	8001b90 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8000daa:	2300      	movs	r3, #0
 8000dac:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 8000dae:	2300      	movs	r3, #0
 8000db0:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8000db2:	2300      	movs	r3, #0
 8000db4:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8000db6:	2300      	movs	r3, #0
 8000db8:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8000dca:	2300      	movs	r3, #0
 8000dcc:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 8000dce:	2301      	movs	r3, #1
 8000dd0:	f887 3020 	strb.w	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 8000dd4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000dd8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8000dda:	463b      	mov	r3, r7
 8000ddc:	2201      	movs	r2, #1
 8000dde:	4619      	mov	r1, r3
 8000de0:	4811      	ldr	r0, [pc, #68]	@ (8000e28 <MX_RTC_Init+0x140>)
 8000de2:	f008 fb7f 	bl	80094e4 <HAL_RTC_SetAlarm>
 8000de6:	4603      	mov	r3, r0
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d001      	beq.n	8000df0 <MX_RTC_Init+0x108>
  {
    Error_Handler();
 8000dec:	f000 fed0 	bl	8001b90 <Error_Handler>
  }

  /** Enable the Alarm B
  */
  sAlarm.Alarm = RTC_ALARM_B;
 8000df0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000df4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8000df6:	463b      	mov	r3, r7
 8000df8:	2201      	movs	r2, #1
 8000dfa:	4619      	mov	r1, r3
 8000dfc:	480a      	ldr	r0, [pc, #40]	@ (8000e28 <MX_RTC_Init+0x140>)
 8000dfe:	f008 fb71 	bl	80094e4 <HAL_RTC_SetAlarm>
 8000e02:	4603      	mov	r3, r0
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d001      	beq.n	8000e0c <MX_RTC_Init+0x124>
  {
    Error_Handler();
 8000e08:	f000 fec2 	bl	8001b90 <Error_Handler>
  }

  /** Enable the TimeStamp
  */
  if (HAL_RTCEx_SetTimeStamp(&hrtc, RTC_TIMESTAMPEDGE_RISING, RTC_TIMESTAMPPIN_POS1) != HAL_OK)
 8000e0c:	2202      	movs	r2, #2
 8000e0e:	2100      	movs	r1, #0
 8000e10:	4805      	ldr	r0, [pc, #20]	@ (8000e28 <MX_RTC_Init+0x140>)
 8000e12:	f008 fd31 	bl	8009878 <HAL_RTCEx_SetTimeStamp>
 8000e16:	4603      	mov	r3, r0
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d001      	beq.n	8000e20 <MX_RTC_Init+0x138>
  {
    Error_Handler();
 8000e1c:	f000 feb8 	bl	8001b90 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000e20:	bf00      	nop
 8000e22:	3740      	adds	r7, #64	@ 0x40
 8000e24:	46bd      	mov	sp, r7
 8000e26:	bd80      	pop	{r7, pc}
 8000e28:	200129b4 	.word	0x200129b4
 8000e2c:	40002800 	.word	0x40002800

08000e30 <MX_SAI2_Init>:
  * @brief SAI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI2_Init(void)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	af00      	add	r7, sp, #0
  /* USER CODE END SAI2_Init 0 */

  /* USER CODE BEGIN SAI2_Init 1 */

  /* USER CODE END SAI2_Init 1 */
  hsai_BlockA2.Instance = SAI2_Block_A;
 8000e34:	4b2a      	ldr	r3, [pc, #168]	@ (8000ee0 <MX_SAI2_Init+0xb0>)
 8000e36:	4a2b      	ldr	r2, [pc, #172]	@ (8000ee4 <MX_SAI2_Init+0xb4>)
 8000e38:	601a      	str	r2, [r3, #0]
  hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
 8000e3a:	4b29      	ldr	r3, [pc, #164]	@ (8000ee0 <MX_SAI2_Init+0xb0>)
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	605a      	str	r2, [r3, #4]
  hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
 8000e40:	4b27      	ldr	r3, [pc, #156]	@ (8000ee0 <MX_SAI2_Init+0xb0>)
 8000e42:	2200      	movs	r2, #0
 8000e44:	609a      	str	r2, [r3, #8]
  hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000e46:	4b26      	ldr	r3, [pc, #152]	@ (8000ee0 <MX_SAI2_Init+0xb0>)
 8000e48:	2200      	movs	r2, #0
 8000e4a:	611a      	str	r2, [r3, #16]
  hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8000e4c:	4b24      	ldr	r3, [pc, #144]	@ (8000ee0 <MX_SAI2_Init+0xb0>)
 8000e4e:	2200      	movs	r2, #0
 8000e50:	615a      	str	r2, [r3, #20]
  hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000e52:	4b23      	ldr	r3, [pc, #140]	@ (8000ee0 <MX_SAI2_Init+0xb0>)
 8000e54:	2200      	movs	r2, #0
 8000e56:	619a      	str	r2, [r3, #24]
  hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_16K;
 8000e58:	4b21      	ldr	r3, [pc, #132]	@ (8000ee0 <MX_SAI2_Init+0xb0>)
 8000e5a:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 8000e5e:	61da      	str	r2, [r3, #28]
  hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000e60:	4b1f      	ldr	r3, [pc, #124]	@ (8000ee0 <MX_SAI2_Init+0xb0>)
 8000e62:	2200      	movs	r2, #0
 8000e64:	60da      	str	r2, [r3, #12]
  hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
 8000e66:	4b1e      	ldr	r3, [pc, #120]	@ (8000ee0 <MX_SAI2_Init+0xb0>)
 8000e68:	2200      	movs	r2, #0
 8000e6a:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 8000e6c:	4b1c      	ldr	r3, [pc, #112]	@ (8000ee0 <MX_SAI2_Init+0xb0>)
 8000e6e:	2200      	movs	r2, #0
 8000e70:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000e72:	4b1b      	ldr	r3, [pc, #108]	@ (8000ee0 <MX_SAI2_Init+0xb0>)
 8000e74:	2200      	movs	r2, #0
 8000e76:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockA2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8000e78:	2302      	movs	r3, #2
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	2100      	movs	r1, #0
 8000e7e:	4818      	ldr	r0, [pc, #96]	@ (8000ee0 <MX_SAI2_Init+0xb0>)
 8000e80:	f008 fd62 	bl	8009948 <HAL_SAI_InitProtocol>
 8000e84:	4603      	mov	r3, r0
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d001      	beq.n	8000e8e <MX_SAI2_Init+0x5e>
  {
    Error_Handler();
 8000e8a:	f000 fe81 	bl	8001b90 <Error_Handler>
  }
  hsai_BlockB2.Instance = SAI2_Block_B;
 8000e8e:	4b16      	ldr	r3, [pc, #88]	@ (8000ee8 <MX_SAI2_Init+0xb8>)
 8000e90:	4a16      	ldr	r2, [pc, #88]	@ (8000eec <MX_SAI2_Init+0xbc>)
 8000e92:	601a      	str	r2, [r3, #0]
  hsai_BlockB2.Init.AudioMode = SAI_MODESLAVE_RX;
 8000e94:	4b14      	ldr	r3, [pc, #80]	@ (8000ee8 <MX_SAI2_Init+0xb8>)
 8000e96:	2203      	movs	r2, #3
 8000e98:	605a      	str	r2, [r3, #4]
  hsai_BlockB2.Init.Synchro = SAI_SYNCHRONOUS;
 8000e9a:	4b13      	ldr	r3, [pc, #76]	@ (8000ee8 <MX_SAI2_Init+0xb8>)
 8000e9c:	2201      	movs	r2, #1
 8000e9e:	609a      	str	r2, [r3, #8]
  hsai_BlockB2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000ea0:	4b11      	ldr	r3, [pc, #68]	@ (8000ee8 <MX_SAI2_Init+0xb8>)
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	611a      	str	r2, [r3, #16]
  hsai_BlockB2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000ea6:	4b10      	ldr	r3, [pc, #64]	@ (8000ee8 <MX_SAI2_Init+0xb8>)
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	619a      	str	r2, [r3, #24]
  hsai_BlockB2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000eac:	4b0e      	ldr	r3, [pc, #56]	@ (8000ee8 <MX_SAI2_Init+0xb8>)
 8000eae:	2200      	movs	r2, #0
 8000eb0:	60da      	str	r2, [r3, #12]
  hsai_BlockB2.Init.MonoStereoMode = SAI_STEREOMODE;
 8000eb2:	4b0d      	ldr	r3, [pc, #52]	@ (8000ee8 <MX_SAI2_Init+0xb8>)
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockB2.Init.CompandingMode = SAI_NOCOMPANDING;
 8000eb8:	4b0b      	ldr	r3, [pc, #44]	@ (8000ee8 <MX_SAI2_Init+0xb8>)
 8000eba:	2200      	movs	r2, #0
 8000ebc:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockB2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000ebe:	4b0a      	ldr	r3, [pc, #40]	@ (8000ee8 <MX_SAI2_Init+0xb8>)
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockB2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8000ec4:	2302      	movs	r3, #2
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	2100      	movs	r1, #0
 8000eca:	4807      	ldr	r0, [pc, #28]	@ (8000ee8 <MX_SAI2_Init+0xb8>)
 8000ecc:	f008 fd3c 	bl	8009948 <HAL_SAI_InitProtocol>
 8000ed0:	4603      	mov	r3, r0
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d001      	beq.n	8000eda <MX_SAI2_Init+0xaa>
  {
    Error_Handler();
 8000ed6:	f000 fe5b 	bl	8001b90 <Error_Handler>
  }
  /* USER CODE BEGIN SAI2_Init 2 */

  /* USER CODE END SAI2_Init 2 */

}
 8000eda:	bf00      	nop
 8000edc:	bd80      	pop	{r7, pc}
 8000ede:	bf00      	nop
 8000ee0:	200129d4 	.word	0x200129d4
 8000ee4:	40015c04 	.word	0x40015c04
 8000ee8:	20012a58 	.word	0x20012a58
 8000eec:	40015c24 	.word	0x40015c24

08000ef0 <MX_SDMMC1_SD_Init>:
  * @brief SDMMC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC1_SD_Init(void)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 8000ef4:	4b0c      	ldr	r3, [pc, #48]	@ (8000f28 <MX_SDMMC1_SD_Init+0x38>)
 8000ef6:	4a0d      	ldr	r2, [pc, #52]	@ (8000f2c <MX_SDMMC1_SD_Init+0x3c>)
 8000ef8:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 8000efa:	4b0b      	ldr	r3, [pc, #44]	@ (8000f28 <MX_SDMMC1_SD_Init+0x38>)
 8000efc:	2200      	movs	r2, #0
 8000efe:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockBypass = SDMMC_CLOCK_BYPASS_DISABLE;
 8000f00:	4b09      	ldr	r3, [pc, #36]	@ (8000f28 <MX_SDMMC1_SD_Init+0x38>)
 8000f02:	2200      	movs	r2, #0
 8000f04:	609a      	str	r2, [r3, #8]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8000f06:	4b08      	ldr	r3, [pc, #32]	@ (8000f28 <MX_SDMMC1_SD_Init+0x38>)
 8000f08:	2200      	movs	r2, #0
 8000f0a:	60da      	str	r2, [r3, #12]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_1B;
 8000f0c:	4b06      	ldr	r3, [pc, #24]	@ (8000f28 <MX_SDMMC1_SD_Init+0x38>)
 8000f0e:	2200      	movs	r2, #0
 8000f10:	611a      	str	r2, [r3, #16]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8000f12:	4b05      	ldr	r3, [pc, #20]	@ (8000f28 <MX_SDMMC1_SD_Init+0x38>)
 8000f14:	2200      	movs	r2, #0
 8000f16:	615a      	str	r2, [r3, #20]
  hsd1.Init.ClockDiv = 0;
 8000f18:	4b03      	ldr	r3, [pc, #12]	@ (8000f28 <MX_SDMMC1_SD_Init+0x38>)
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 8000f1e:	bf00      	nop
 8000f20:	46bd      	mov	sp, r7
 8000f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f26:	4770      	bx	lr
 8000f28:	20012b9c 	.word	0x20012b9c
 8000f2c:	40012c00 	.word	0x40012c00

08000f30 <MX_SPDIFRX_Init>:
  * @brief SPDIFRX Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPDIFRX_Init(void)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	af00      	add	r7, sp, #0
  /* USER CODE END SPDIFRX_Init 0 */

  /* USER CODE BEGIN SPDIFRX_Init 1 */

  /* USER CODE END SPDIFRX_Init 1 */
  hspdif.Instance = SPDIFRX;
 8000f34:	4b15      	ldr	r3, [pc, #84]	@ (8000f8c <MX_SPDIFRX_Init+0x5c>)
 8000f36:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8000f3a:	601a      	str	r2, [r3, #0]
  hspdif.Init.InputSelection = SPDIFRX_INPUT_IN0;
 8000f3c:	4b13      	ldr	r3, [pc, #76]	@ (8000f8c <MX_SPDIFRX_Init+0x5c>)
 8000f3e:	2200      	movs	r2, #0
 8000f40:	605a      	str	r2, [r3, #4]
  hspdif.Init.Retries = SPDIFRX_MAXRETRIES_NONE;
 8000f42:	4b12      	ldr	r3, [pc, #72]	@ (8000f8c <MX_SPDIFRX_Init+0x5c>)
 8000f44:	2200      	movs	r2, #0
 8000f46:	609a      	str	r2, [r3, #8]
  hspdif.Init.WaitForActivity = SPDIFRX_WAITFORACTIVITY_OFF;
 8000f48:	4b10      	ldr	r3, [pc, #64]	@ (8000f8c <MX_SPDIFRX_Init+0x5c>)
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	60da      	str	r2, [r3, #12]
  hspdif.Init.ChannelSelection = SPDIFRX_CHANNEL_A;
 8000f4e:	4b0f      	ldr	r3, [pc, #60]	@ (8000f8c <MX_SPDIFRX_Init+0x5c>)
 8000f50:	2200      	movs	r2, #0
 8000f52:	611a      	str	r2, [r3, #16]
  hspdif.Init.DataFormat = SPDIFRX_DATAFORMAT_LSB;
 8000f54:	4b0d      	ldr	r3, [pc, #52]	@ (8000f8c <MX_SPDIFRX_Init+0x5c>)
 8000f56:	2200      	movs	r2, #0
 8000f58:	615a      	str	r2, [r3, #20]
  hspdif.Init.StereoMode = SPDIFRX_STEREOMODE_DISABLE;
 8000f5a:	4b0c      	ldr	r3, [pc, #48]	@ (8000f8c <MX_SPDIFRX_Init+0x5c>)
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	619a      	str	r2, [r3, #24]
  hspdif.Init.PreambleTypeMask = SPDIFRX_PREAMBLETYPEMASK_OFF;
 8000f60:	4b0a      	ldr	r3, [pc, #40]	@ (8000f8c <MX_SPDIFRX_Init+0x5c>)
 8000f62:	2200      	movs	r2, #0
 8000f64:	61da      	str	r2, [r3, #28]
  hspdif.Init.ChannelStatusMask = SPDIFRX_CHANNELSTATUS_OFF;
 8000f66:	4b09      	ldr	r3, [pc, #36]	@ (8000f8c <MX_SPDIFRX_Init+0x5c>)
 8000f68:	2200      	movs	r2, #0
 8000f6a:	621a      	str	r2, [r3, #32]
  hspdif.Init.ValidityBitMask = SPDIFRX_VALIDITYMASK_OFF;
 8000f6c:	4b07      	ldr	r3, [pc, #28]	@ (8000f8c <MX_SPDIFRX_Init+0x5c>)
 8000f6e:	2200      	movs	r2, #0
 8000f70:	625a      	str	r2, [r3, #36]	@ 0x24
  hspdif.Init.ParityErrorMask = SPDIFRX_PARITYERRORMASK_OFF;
 8000f72:	4b06      	ldr	r3, [pc, #24]	@ (8000f8c <MX_SPDIFRX_Init+0x5c>)
 8000f74:	2200      	movs	r2, #0
 8000f76:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_SPDIFRX_Init(&hspdif) != HAL_OK)
 8000f78:	4804      	ldr	r0, [pc, #16]	@ (8000f8c <MX_SPDIFRX_Init+0x5c>)
 8000f7a:	f00a fb17 	bl	800b5ac <HAL_SPDIFRX_Init>
 8000f7e:	4603      	mov	r3, r0
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d001      	beq.n	8000f88 <MX_SPDIFRX_Init+0x58>
  {
    Error_Handler();
 8000f84:	f000 fe04 	bl	8001b90 <Error_Handler>
  }
  /* USER CODE BEGIN SPDIFRX_Init 2 */

  /* USER CODE END SPDIFRX_Init 2 */

}
 8000f88:	bf00      	nop
 8000f8a:	bd80      	pop	{r7, pc}
 8000f8c:	20012c20 	.word	0x20012c20

08000f90 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000f94:	4b1b      	ldr	r3, [pc, #108]	@ (8001004 <MX_SPI2_Init+0x74>)
 8000f96:	4a1c      	ldr	r2, [pc, #112]	@ (8001008 <MX_SPI2_Init+0x78>)
 8000f98:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000f9a:	4b1a      	ldr	r3, [pc, #104]	@ (8001004 <MX_SPI2_Init+0x74>)
 8000f9c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000fa0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000fa2:	4b18      	ldr	r3, [pc, #96]	@ (8001004 <MX_SPI2_Init+0x74>)
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8000fa8:	4b16      	ldr	r3, [pc, #88]	@ (8001004 <MX_SPI2_Init+0x74>)
 8000faa:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8000fae:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000fb0:	4b14      	ldr	r3, [pc, #80]	@ (8001004 <MX_SPI2_Init+0x74>)
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000fb6:	4b13      	ldr	r3, [pc, #76]	@ (8001004 <MX_SPI2_Init+0x74>)
 8000fb8:	2200      	movs	r2, #0
 8000fba:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000fbc:	4b11      	ldr	r3, [pc, #68]	@ (8001004 <MX_SPI2_Init+0x74>)
 8000fbe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000fc2:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000fc4:	4b0f      	ldr	r3, [pc, #60]	@ (8001004 <MX_SPI2_Init+0x74>)
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000fca:	4b0e      	ldr	r3, [pc, #56]	@ (8001004 <MX_SPI2_Init+0x74>)
 8000fcc:	2200      	movs	r2, #0
 8000fce:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000fd0:	4b0c      	ldr	r3, [pc, #48]	@ (8001004 <MX_SPI2_Init+0x74>)
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000fd6:	4b0b      	ldr	r3, [pc, #44]	@ (8001004 <MX_SPI2_Init+0x74>)
 8000fd8:	2200      	movs	r2, #0
 8000fda:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000fdc:	4b09      	ldr	r3, [pc, #36]	@ (8001004 <MX_SPI2_Init+0x74>)
 8000fde:	2207      	movs	r2, #7
 8000fe0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000fe2:	4b08      	ldr	r3, [pc, #32]	@ (8001004 <MX_SPI2_Init+0x74>)
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000fe8:	4b06      	ldr	r3, [pc, #24]	@ (8001004 <MX_SPI2_Init+0x74>)
 8000fea:	2208      	movs	r2, #8
 8000fec:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000fee:	4805      	ldr	r0, [pc, #20]	@ (8001004 <MX_SPI2_Init+0x74>)
 8000ff0:	f00a fb38 	bl	800b664 <HAL_SPI_Init>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d001      	beq.n	8000ffe <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8000ffa:	f000 fdc9 	bl	8001b90 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000ffe:	bf00      	nop
 8001000:	bd80      	pop	{r7, pc}
 8001002:	bf00      	nop
 8001004:	20012c6c 	.word	0x20012c6c
 8001008:	40003800 	.word	0x40003800

0800100c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b09a      	sub	sp, #104	@ 0x68
 8001010:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001012:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001016:	2200      	movs	r2, #0
 8001018:	601a      	str	r2, [r3, #0]
 800101a:	605a      	str	r2, [r3, #4]
 800101c:	609a      	str	r2, [r3, #8]
 800101e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001020:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001024:	2200      	movs	r2, #0
 8001026:	601a      	str	r2, [r3, #0]
 8001028:	605a      	str	r2, [r3, #4]
 800102a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800102c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001030:	2200      	movs	r2, #0
 8001032:	601a      	str	r2, [r3, #0]
 8001034:	605a      	str	r2, [r3, #4]
 8001036:	609a      	str	r2, [r3, #8]
 8001038:	60da      	str	r2, [r3, #12]
 800103a:	611a      	str	r2, [r3, #16]
 800103c:	615a      	str	r2, [r3, #20]
 800103e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001040:	1d3b      	adds	r3, r7, #4
 8001042:	222c      	movs	r2, #44	@ 0x2c
 8001044:	2100      	movs	r1, #0
 8001046:	4618      	mov	r0, r3
 8001048:	f013 fc70 	bl	801492c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800104c:	4b43      	ldr	r3, [pc, #268]	@ (800115c <MX_TIM1_Init+0x150>)
 800104e:	4a44      	ldr	r2, [pc, #272]	@ (8001160 <MX_TIM1_Init+0x154>)
 8001050:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001052:	4b42      	ldr	r3, [pc, #264]	@ (800115c <MX_TIM1_Init+0x150>)
 8001054:	2200      	movs	r2, #0
 8001056:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001058:	4b40      	ldr	r3, [pc, #256]	@ (800115c <MX_TIM1_Init+0x150>)
 800105a:	2200      	movs	r2, #0
 800105c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800105e:	4b3f      	ldr	r3, [pc, #252]	@ (800115c <MX_TIM1_Init+0x150>)
 8001060:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001064:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001066:	4b3d      	ldr	r3, [pc, #244]	@ (800115c <MX_TIM1_Init+0x150>)
 8001068:	2200      	movs	r2, #0
 800106a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800106c:	4b3b      	ldr	r3, [pc, #236]	@ (800115c <MX_TIM1_Init+0x150>)
 800106e:	2200      	movs	r2, #0
 8001070:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001072:	4b3a      	ldr	r3, [pc, #232]	@ (800115c <MX_TIM1_Init+0x150>)
 8001074:	2200      	movs	r2, #0
 8001076:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001078:	4838      	ldr	r0, [pc, #224]	@ (800115c <MX_TIM1_Init+0x150>)
 800107a:	f00a fb9e 	bl	800b7ba <HAL_TIM_Base_Init>
 800107e:	4603      	mov	r3, r0
 8001080:	2b00      	cmp	r3, #0
 8001082:	d001      	beq.n	8001088 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8001084:	f000 fd84 	bl	8001b90 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001088:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800108c:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800108e:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001092:	4619      	mov	r1, r3
 8001094:	4831      	ldr	r0, [pc, #196]	@ (800115c <MX_TIM1_Init+0x150>)
 8001096:	f00a fed1 	bl	800be3c <HAL_TIM_ConfigClockSource>
 800109a:	4603      	mov	r3, r0
 800109c:	2b00      	cmp	r3, #0
 800109e:	d001      	beq.n	80010a4 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 80010a0:	f000 fd76 	bl	8001b90 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80010a4:	482d      	ldr	r0, [pc, #180]	@ (800115c <MX_TIM1_Init+0x150>)
 80010a6:	f00a fc57 	bl	800b958 <HAL_TIM_PWM_Init>
 80010aa:	4603      	mov	r3, r0
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d001      	beq.n	80010b4 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 80010b0:	f000 fd6e 	bl	8001b90 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010b4:	2300      	movs	r3, #0
 80010b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80010b8:	2300      	movs	r3, #0
 80010ba:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010bc:	2300      	movs	r3, #0
 80010be:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80010c0:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80010c4:	4619      	mov	r1, r3
 80010c6:	4825      	ldr	r0, [pc, #148]	@ (800115c <MX_TIM1_Init+0x150>)
 80010c8:	f00b fb48 	bl	800c75c <HAL_TIMEx_MasterConfigSynchronization>
 80010cc:	4603      	mov	r3, r0
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d001      	beq.n	80010d6 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 80010d2:	f000 fd5d 	bl	8001b90 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80010d6:	2360      	movs	r3, #96	@ 0x60
 80010d8:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 80010da:	2300      	movs	r3, #0
 80010dc:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80010de:	2300      	movs	r3, #0
 80010e0:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80010e2:	2300      	movs	r3, #0
 80010e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80010e6:	2300      	movs	r3, #0
 80010e8:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80010ea:	2300      	movs	r3, #0
 80010ec:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80010ee:	2300      	movs	r3, #0
 80010f0:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80010f2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80010f6:	2200      	movs	r2, #0
 80010f8:	4619      	mov	r1, r3
 80010fa:	4818      	ldr	r0, [pc, #96]	@ (800115c <MX_TIM1_Init+0x150>)
 80010fc:	f00a fd8a 	bl	800bc14 <HAL_TIM_PWM_ConfigChannel>
 8001100:	4603      	mov	r3, r0
 8001102:	2b00      	cmp	r3, #0
 8001104:	d001      	beq.n	800110a <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8001106:	f000 fd43 	bl	8001b90 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800110a:	2300      	movs	r3, #0
 800110c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800110e:	2300      	movs	r3, #0
 8001110:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001112:	2300      	movs	r3, #0
 8001114:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001116:	2300      	movs	r3, #0
 8001118:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800111a:	2300      	movs	r3, #0
 800111c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800111e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001122:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001124:	2300      	movs	r3, #0
 8001126:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001128:	2300      	movs	r3, #0
 800112a:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800112c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001130:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001132:	2300      	movs	r3, #0
 8001134:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001136:	2300      	movs	r3, #0
 8001138:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800113a:	1d3b      	adds	r3, r7, #4
 800113c:	4619      	mov	r1, r3
 800113e:	4807      	ldr	r0, [pc, #28]	@ (800115c <MX_TIM1_Init+0x150>)
 8001140:	f00b fb9a 	bl	800c878 <HAL_TIMEx_ConfigBreakDeadTime>
 8001144:	4603      	mov	r3, r0
 8001146:	2b00      	cmp	r3, #0
 8001148:	d001      	beq.n	800114e <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 800114a:	f000 fd21 	bl	8001b90 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800114e:	4803      	ldr	r0, [pc, #12]	@ (800115c <MX_TIM1_Init+0x150>)
 8001150:	f001 fb26 	bl	80027a0 <HAL_TIM_MspPostInit>

}
 8001154:	bf00      	nop
 8001156:	3768      	adds	r7, #104	@ 0x68
 8001158:	46bd      	mov	sp, r7
 800115a:	bd80      	pop	{r7, pc}
 800115c:	20012cd0 	.word	0x20012cd0
 8001160:	40010000 	.word	0x40010000

08001164 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b08e      	sub	sp, #56	@ 0x38
 8001168:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800116a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800116e:	2200      	movs	r2, #0
 8001170:	601a      	str	r2, [r3, #0]
 8001172:	605a      	str	r2, [r3, #4]
 8001174:	609a      	str	r2, [r3, #8]
 8001176:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001178:	f107 031c 	add.w	r3, r7, #28
 800117c:	2200      	movs	r2, #0
 800117e:	601a      	str	r2, [r3, #0]
 8001180:	605a      	str	r2, [r3, #4]
 8001182:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001184:	463b      	mov	r3, r7
 8001186:	2200      	movs	r2, #0
 8001188:	601a      	str	r2, [r3, #0]
 800118a:	605a      	str	r2, [r3, #4]
 800118c:	609a      	str	r2, [r3, #8]
 800118e:	60da      	str	r2, [r3, #12]
 8001190:	611a      	str	r2, [r3, #16]
 8001192:	615a      	str	r2, [r3, #20]
 8001194:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001196:	4b2d      	ldr	r3, [pc, #180]	@ (800124c <MX_TIM2_Init+0xe8>)
 8001198:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800119c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800119e:	4b2b      	ldr	r3, [pc, #172]	@ (800124c <MX_TIM2_Init+0xe8>)
 80011a0:	2200      	movs	r2, #0
 80011a2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011a4:	4b29      	ldr	r3, [pc, #164]	@ (800124c <MX_TIM2_Init+0xe8>)
 80011a6:	2200      	movs	r2, #0
 80011a8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80011aa:	4b28      	ldr	r3, [pc, #160]	@ (800124c <MX_TIM2_Init+0xe8>)
 80011ac:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80011b0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011b2:	4b26      	ldr	r3, [pc, #152]	@ (800124c <MX_TIM2_Init+0xe8>)
 80011b4:	2200      	movs	r2, #0
 80011b6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011b8:	4b24      	ldr	r3, [pc, #144]	@ (800124c <MX_TIM2_Init+0xe8>)
 80011ba:	2200      	movs	r2, #0
 80011bc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80011be:	4823      	ldr	r0, [pc, #140]	@ (800124c <MX_TIM2_Init+0xe8>)
 80011c0:	f00a fafb 	bl	800b7ba <HAL_TIM_Base_Init>
 80011c4:	4603      	mov	r3, r0
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d001      	beq.n	80011ce <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 80011ca:	f000 fce1 	bl	8001b90 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80011ce:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80011d2:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80011d4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80011d8:	4619      	mov	r1, r3
 80011da:	481c      	ldr	r0, [pc, #112]	@ (800124c <MX_TIM2_Init+0xe8>)
 80011dc:	f00a fe2e 	bl	800be3c <HAL_TIM_ConfigClockSource>
 80011e0:	4603      	mov	r3, r0
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d001      	beq.n	80011ea <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 80011e6:	f000 fcd3 	bl	8001b90 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80011ea:	4818      	ldr	r0, [pc, #96]	@ (800124c <MX_TIM2_Init+0xe8>)
 80011ec:	f00a fbb4 	bl	800b958 <HAL_TIM_PWM_Init>
 80011f0:	4603      	mov	r3, r0
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d001      	beq.n	80011fa <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 80011f6:	f000 fccb 	bl	8001b90 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011fa:	2300      	movs	r3, #0
 80011fc:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011fe:	2300      	movs	r3, #0
 8001200:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001202:	f107 031c 	add.w	r3, r7, #28
 8001206:	4619      	mov	r1, r3
 8001208:	4810      	ldr	r0, [pc, #64]	@ (800124c <MX_TIM2_Init+0xe8>)
 800120a:	f00b faa7 	bl	800c75c <HAL_TIMEx_MasterConfigSynchronization>
 800120e:	4603      	mov	r3, r0
 8001210:	2b00      	cmp	r3, #0
 8001212:	d001      	beq.n	8001218 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001214:	f000 fcbc 	bl	8001b90 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001218:	2360      	movs	r3, #96	@ 0x60
 800121a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800121c:	2300      	movs	r3, #0
 800121e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001220:	2300      	movs	r3, #0
 8001222:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001224:	2300      	movs	r3, #0
 8001226:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001228:	463b      	mov	r3, r7
 800122a:	2200      	movs	r2, #0
 800122c:	4619      	mov	r1, r3
 800122e:	4807      	ldr	r0, [pc, #28]	@ (800124c <MX_TIM2_Init+0xe8>)
 8001230:	f00a fcf0 	bl	800bc14 <HAL_TIM_PWM_ConfigChannel>
 8001234:	4603      	mov	r3, r0
 8001236:	2b00      	cmp	r3, #0
 8001238:	d001      	beq.n	800123e <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 800123a:	f000 fca9 	bl	8001b90 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800123e:	4803      	ldr	r0, [pc, #12]	@ (800124c <MX_TIM2_Init+0xe8>)
 8001240:	f001 faae 	bl	80027a0 <HAL_TIM_MspPostInit>

}
 8001244:	bf00      	nop
 8001246:	3738      	adds	r7, #56	@ 0x38
 8001248:	46bd      	mov	sp, r7
 800124a:	bd80      	pop	{r7, pc}
 800124c:	20012d1c 	.word	0x20012d1c

08001250 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b08e      	sub	sp, #56	@ 0x38
 8001254:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001256:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800125a:	2200      	movs	r2, #0
 800125c:	601a      	str	r2, [r3, #0]
 800125e:	605a      	str	r2, [r3, #4]
 8001260:	609a      	str	r2, [r3, #8]
 8001262:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001264:	f107 031c 	add.w	r3, r7, #28
 8001268:	2200      	movs	r2, #0
 800126a:	601a      	str	r2, [r3, #0]
 800126c:	605a      	str	r2, [r3, #4]
 800126e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001270:	463b      	mov	r3, r7
 8001272:	2200      	movs	r2, #0
 8001274:	601a      	str	r2, [r3, #0]
 8001276:	605a      	str	r2, [r3, #4]
 8001278:	609a      	str	r2, [r3, #8]
 800127a:	60da      	str	r2, [r3, #12]
 800127c:	611a      	str	r2, [r3, #16]
 800127e:	615a      	str	r2, [r3, #20]
 8001280:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001282:	4b2d      	ldr	r3, [pc, #180]	@ (8001338 <MX_TIM3_Init+0xe8>)
 8001284:	4a2d      	ldr	r2, [pc, #180]	@ (800133c <MX_TIM3_Init+0xec>)
 8001286:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001288:	4b2b      	ldr	r3, [pc, #172]	@ (8001338 <MX_TIM3_Init+0xe8>)
 800128a:	2200      	movs	r2, #0
 800128c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800128e:	4b2a      	ldr	r3, [pc, #168]	@ (8001338 <MX_TIM3_Init+0xe8>)
 8001290:	2200      	movs	r2, #0
 8001292:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001294:	4b28      	ldr	r3, [pc, #160]	@ (8001338 <MX_TIM3_Init+0xe8>)
 8001296:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800129a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800129c:	4b26      	ldr	r3, [pc, #152]	@ (8001338 <MX_TIM3_Init+0xe8>)
 800129e:	2200      	movs	r2, #0
 80012a0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012a2:	4b25      	ldr	r3, [pc, #148]	@ (8001338 <MX_TIM3_Init+0xe8>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80012a8:	4823      	ldr	r0, [pc, #140]	@ (8001338 <MX_TIM3_Init+0xe8>)
 80012aa:	f00a fa86 	bl	800b7ba <HAL_TIM_Base_Init>
 80012ae:	4603      	mov	r3, r0
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d001      	beq.n	80012b8 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 80012b4:	f000 fc6c 	bl	8001b90 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80012b8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80012bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80012be:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80012c2:	4619      	mov	r1, r3
 80012c4:	481c      	ldr	r0, [pc, #112]	@ (8001338 <MX_TIM3_Init+0xe8>)
 80012c6:	f00a fdb9 	bl	800be3c <HAL_TIM_ConfigClockSource>
 80012ca:	4603      	mov	r3, r0
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d001      	beq.n	80012d4 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 80012d0:	f000 fc5e 	bl	8001b90 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80012d4:	4818      	ldr	r0, [pc, #96]	@ (8001338 <MX_TIM3_Init+0xe8>)
 80012d6:	f00a fb3f 	bl	800b958 <HAL_TIM_PWM_Init>
 80012da:	4603      	mov	r3, r0
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d001      	beq.n	80012e4 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 80012e0:	f000 fc56 	bl	8001b90 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012e4:	2300      	movs	r3, #0
 80012e6:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012e8:	2300      	movs	r3, #0
 80012ea:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80012ec:	f107 031c 	add.w	r3, r7, #28
 80012f0:	4619      	mov	r1, r3
 80012f2:	4811      	ldr	r0, [pc, #68]	@ (8001338 <MX_TIM3_Init+0xe8>)
 80012f4:	f00b fa32 	bl	800c75c <HAL_TIMEx_MasterConfigSynchronization>
 80012f8:	4603      	mov	r3, r0
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d001      	beq.n	8001302 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 80012fe:	f000 fc47 	bl	8001b90 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001302:	2360      	movs	r3, #96	@ 0x60
 8001304:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001306:	2300      	movs	r3, #0
 8001308:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800130a:	2300      	movs	r3, #0
 800130c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800130e:	2300      	movs	r3, #0
 8001310:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001312:	463b      	mov	r3, r7
 8001314:	2200      	movs	r2, #0
 8001316:	4619      	mov	r1, r3
 8001318:	4807      	ldr	r0, [pc, #28]	@ (8001338 <MX_TIM3_Init+0xe8>)
 800131a:	f00a fc7b 	bl	800bc14 <HAL_TIM_PWM_ConfigChannel>
 800131e:	4603      	mov	r3, r0
 8001320:	2b00      	cmp	r3, #0
 8001322:	d001      	beq.n	8001328 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8001324:	f000 fc34 	bl	8001b90 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001328:	4803      	ldr	r0, [pc, #12]	@ (8001338 <MX_TIM3_Init+0xe8>)
 800132a:	f001 fa39 	bl	80027a0 <HAL_TIM_MspPostInit>

}
 800132e:	bf00      	nop
 8001330:	3738      	adds	r7, #56	@ 0x38
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}
 8001336:	bf00      	nop
 8001338:	20012d68 	.word	0x20012d68
 800133c:	40000400 	.word	0x40000400

08001340 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b08e      	sub	sp, #56	@ 0x38
 8001344:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001346:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800134a:	2200      	movs	r2, #0
 800134c:	601a      	str	r2, [r3, #0]
 800134e:	605a      	str	r2, [r3, #4]
 8001350:	609a      	str	r2, [r3, #8]
 8001352:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001354:	f107 031c 	add.w	r3, r7, #28
 8001358:	2200      	movs	r2, #0
 800135a:	601a      	str	r2, [r3, #0]
 800135c:	605a      	str	r2, [r3, #4]
 800135e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001360:	463b      	mov	r3, r7
 8001362:	2200      	movs	r2, #0
 8001364:	601a      	str	r2, [r3, #0]
 8001366:	605a      	str	r2, [r3, #4]
 8001368:	609a      	str	r2, [r3, #8]
 800136a:	60da      	str	r2, [r3, #12]
 800136c:	611a      	str	r2, [r3, #16]
 800136e:	615a      	str	r2, [r3, #20]
 8001370:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001372:	4b2d      	ldr	r3, [pc, #180]	@ (8001428 <MX_TIM5_Init+0xe8>)
 8001374:	4a2d      	ldr	r2, [pc, #180]	@ (800142c <MX_TIM5_Init+0xec>)
 8001376:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001378:	4b2b      	ldr	r3, [pc, #172]	@ (8001428 <MX_TIM5_Init+0xe8>)
 800137a:	2200      	movs	r2, #0
 800137c:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800137e:	4b2a      	ldr	r3, [pc, #168]	@ (8001428 <MX_TIM5_Init+0xe8>)
 8001380:	2200      	movs	r2, #0
 8001382:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8001384:	4b28      	ldr	r3, [pc, #160]	@ (8001428 <MX_TIM5_Init+0xe8>)
 8001386:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800138a:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800138c:	4b26      	ldr	r3, [pc, #152]	@ (8001428 <MX_TIM5_Init+0xe8>)
 800138e:	2200      	movs	r2, #0
 8001390:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001392:	4b25      	ldr	r3, [pc, #148]	@ (8001428 <MX_TIM5_Init+0xe8>)
 8001394:	2200      	movs	r2, #0
 8001396:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001398:	4823      	ldr	r0, [pc, #140]	@ (8001428 <MX_TIM5_Init+0xe8>)
 800139a:	f00a fa0e 	bl	800b7ba <HAL_TIM_Base_Init>
 800139e:	4603      	mov	r3, r0
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d001      	beq.n	80013a8 <MX_TIM5_Init+0x68>
  {
    Error_Handler();
 80013a4:	f000 fbf4 	bl	8001b90 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013a8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80013ac:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80013ae:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80013b2:	4619      	mov	r1, r3
 80013b4:	481c      	ldr	r0, [pc, #112]	@ (8001428 <MX_TIM5_Init+0xe8>)
 80013b6:	f00a fd41 	bl	800be3c <HAL_TIM_ConfigClockSource>
 80013ba:	4603      	mov	r3, r0
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d001      	beq.n	80013c4 <MX_TIM5_Init+0x84>
  {
    Error_Handler();
 80013c0:	f000 fbe6 	bl	8001b90 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 80013c4:	4818      	ldr	r0, [pc, #96]	@ (8001428 <MX_TIM5_Init+0xe8>)
 80013c6:	f00a fac7 	bl	800b958 <HAL_TIM_PWM_Init>
 80013ca:	4603      	mov	r3, r0
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d001      	beq.n	80013d4 <MX_TIM5_Init+0x94>
  {
    Error_Handler();
 80013d0:	f000 fbde 	bl	8001b90 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013d4:	2300      	movs	r3, #0
 80013d6:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013d8:	2300      	movs	r3, #0
 80013da:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80013dc:	f107 031c 	add.w	r3, r7, #28
 80013e0:	4619      	mov	r1, r3
 80013e2:	4811      	ldr	r0, [pc, #68]	@ (8001428 <MX_TIM5_Init+0xe8>)
 80013e4:	f00b f9ba 	bl	800c75c <HAL_TIMEx_MasterConfigSynchronization>
 80013e8:	4603      	mov	r3, r0
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d001      	beq.n	80013f2 <MX_TIM5_Init+0xb2>
  {
    Error_Handler();
 80013ee:	f000 fbcf 	bl	8001b90 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80013f2:	2360      	movs	r3, #96	@ 0x60
 80013f4:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80013f6:	2300      	movs	r3, #0
 80013f8:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80013fa:	2300      	movs	r3, #0
 80013fc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80013fe:	2300      	movs	r3, #0
 8001400:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001402:	463b      	mov	r3, r7
 8001404:	220c      	movs	r2, #12
 8001406:	4619      	mov	r1, r3
 8001408:	4807      	ldr	r0, [pc, #28]	@ (8001428 <MX_TIM5_Init+0xe8>)
 800140a:	f00a fc03 	bl	800bc14 <HAL_TIM_PWM_ConfigChannel>
 800140e:	4603      	mov	r3, r0
 8001410:	2b00      	cmp	r3, #0
 8001412:	d001      	beq.n	8001418 <MX_TIM5_Init+0xd8>
  {
    Error_Handler();
 8001414:	f000 fbbc 	bl	8001b90 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8001418:	4803      	ldr	r0, [pc, #12]	@ (8001428 <MX_TIM5_Init+0xe8>)
 800141a:	f001 f9c1 	bl	80027a0 <HAL_TIM_MspPostInit>

}
 800141e:	bf00      	nop
 8001420:	3738      	adds	r7, #56	@ 0x38
 8001422:	46bd      	mov	sp, r7
 8001424:	bd80      	pop	{r7, pc}
 8001426:	bf00      	nop
 8001428:	20012db4 	.word	0x20012db4
 800142c:	40000c00 	.word	0x40000c00

08001430 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b088      	sub	sp, #32
 8001434:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001436:	f107 0310 	add.w	r3, r7, #16
 800143a:	2200      	movs	r2, #0
 800143c:	601a      	str	r2, [r3, #0]
 800143e:	605a      	str	r2, [r3, #4]
 8001440:	609a      	str	r2, [r3, #8]
 8001442:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001444:	1d3b      	adds	r3, r7, #4
 8001446:	2200      	movs	r2, #0
 8001448:	601a      	str	r2, [r3, #0]
 800144a:	605a      	str	r2, [r3, #4]
 800144c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800144e:	4b20      	ldr	r3, [pc, #128]	@ (80014d0 <MX_TIM8_Init+0xa0>)
 8001450:	4a20      	ldr	r2, [pc, #128]	@ (80014d4 <MX_TIM8_Init+0xa4>)
 8001452:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8001454:	4b1e      	ldr	r3, [pc, #120]	@ (80014d0 <MX_TIM8_Init+0xa0>)
 8001456:	2200      	movs	r2, #0
 8001458:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800145a:	4b1d      	ldr	r3, [pc, #116]	@ (80014d0 <MX_TIM8_Init+0xa0>)
 800145c:	2200      	movs	r2, #0
 800145e:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8001460:	4b1b      	ldr	r3, [pc, #108]	@ (80014d0 <MX_TIM8_Init+0xa0>)
 8001462:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001466:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001468:	4b19      	ldr	r3, [pc, #100]	@ (80014d0 <MX_TIM8_Init+0xa0>)
 800146a:	2200      	movs	r2, #0
 800146c:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800146e:	4b18      	ldr	r3, [pc, #96]	@ (80014d0 <MX_TIM8_Init+0xa0>)
 8001470:	2200      	movs	r2, #0
 8001472:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001474:	4b16      	ldr	r3, [pc, #88]	@ (80014d0 <MX_TIM8_Init+0xa0>)
 8001476:	2200      	movs	r2, #0
 8001478:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800147a:	4815      	ldr	r0, [pc, #84]	@ (80014d0 <MX_TIM8_Init+0xa0>)
 800147c:	f00a f99d 	bl	800b7ba <HAL_TIM_Base_Init>
 8001480:	4603      	mov	r3, r0
 8001482:	2b00      	cmp	r3, #0
 8001484:	d001      	beq.n	800148a <MX_TIM8_Init+0x5a>
  {
    Error_Handler();
 8001486:	f000 fb83 	bl	8001b90 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800148a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800148e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001490:	f107 0310 	add.w	r3, r7, #16
 8001494:	4619      	mov	r1, r3
 8001496:	480e      	ldr	r0, [pc, #56]	@ (80014d0 <MX_TIM8_Init+0xa0>)
 8001498:	f00a fcd0 	bl	800be3c <HAL_TIM_ConfigClockSource>
 800149c:	4603      	mov	r3, r0
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d001      	beq.n	80014a6 <MX_TIM8_Init+0x76>
  {
    Error_Handler();
 80014a2:	f000 fb75 	bl	8001b90 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014a6:	2300      	movs	r3, #0
 80014a8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80014aa:	2300      	movs	r3, #0
 80014ac:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014ae:	2300      	movs	r3, #0
 80014b0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80014b2:	1d3b      	adds	r3, r7, #4
 80014b4:	4619      	mov	r1, r3
 80014b6:	4806      	ldr	r0, [pc, #24]	@ (80014d0 <MX_TIM8_Init+0xa0>)
 80014b8:	f00b f950 	bl	800c75c <HAL_TIMEx_MasterConfigSynchronization>
 80014bc:	4603      	mov	r3, r0
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d001      	beq.n	80014c6 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 80014c2:	f000 fb65 	bl	8001b90 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 80014c6:	bf00      	nop
 80014c8:	3720      	adds	r7, #32
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bd80      	pop	{r7, pc}
 80014ce:	bf00      	nop
 80014d0:	20012e00 	.word	0x20012e00
 80014d4:	40010400 	.word	0x40010400

080014d8 <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b088      	sub	sp, #32
 80014dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80014de:	1d3b      	adds	r3, r7, #4
 80014e0:	2200      	movs	r2, #0
 80014e2:	601a      	str	r2, [r3, #0]
 80014e4:	605a      	str	r2, [r3, #4]
 80014e6:	609a      	str	r2, [r3, #8]
 80014e8:	60da      	str	r2, [r3, #12]
 80014ea:	611a      	str	r2, [r3, #16]
 80014ec:	615a      	str	r2, [r3, #20]
 80014ee:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 80014f0:	4b1a      	ldr	r3, [pc, #104]	@ (800155c <MX_TIM12_Init+0x84>)
 80014f2:	4a1b      	ldr	r2, [pc, #108]	@ (8001560 <MX_TIM12_Init+0x88>)
 80014f4:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 0;
 80014f6:	4b19      	ldr	r3, [pc, #100]	@ (800155c <MX_TIM12_Init+0x84>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014fc:	4b17      	ldr	r3, [pc, #92]	@ (800155c <MX_TIM12_Init+0x84>)
 80014fe:	2200      	movs	r2, #0
 8001500:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 65535;
 8001502:	4b16      	ldr	r3, [pc, #88]	@ (800155c <MX_TIM12_Init+0x84>)
 8001504:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001508:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800150a:	4b14      	ldr	r3, [pc, #80]	@ (800155c <MX_TIM12_Init+0x84>)
 800150c:	2200      	movs	r2, #0
 800150e:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001510:	4b12      	ldr	r3, [pc, #72]	@ (800155c <MX_TIM12_Init+0x84>)
 8001512:	2200      	movs	r2, #0
 8001514:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8001516:	4811      	ldr	r0, [pc, #68]	@ (800155c <MX_TIM12_Init+0x84>)
 8001518:	f00a fa1e 	bl	800b958 <HAL_TIM_PWM_Init>
 800151c:	4603      	mov	r3, r0
 800151e:	2b00      	cmp	r3, #0
 8001520:	d001      	beq.n	8001526 <MX_TIM12_Init+0x4e>
  {
    Error_Handler();
 8001522:	f000 fb35 	bl	8001b90 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001526:	2360      	movs	r3, #96	@ 0x60
 8001528:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800152a:	2300      	movs	r3, #0
 800152c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800152e:	2300      	movs	r3, #0
 8001530:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001532:	2300      	movs	r3, #0
 8001534:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001536:	1d3b      	adds	r3, r7, #4
 8001538:	2200      	movs	r2, #0
 800153a:	4619      	mov	r1, r3
 800153c:	4807      	ldr	r0, [pc, #28]	@ (800155c <MX_TIM12_Init+0x84>)
 800153e:	f00a fb69 	bl	800bc14 <HAL_TIM_PWM_ConfigChannel>
 8001542:	4603      	mov	r3, r0
 8001544:	2b00      	cmp	r3, #0
 8001546:	d001      	beq.n	800154c <MX_TIM12_Init+0x74>
  {
    Error_Handler();
 8001548:	f000 fb22 	bl	8001b90 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 800154c:	4803      	ldr	r0, [pc, #12]	@ (800155c <MX_TIM12_Init+0x84>)
 800154e:	f001 f927 	bl	80027a0 <HAL_TIM_MspPostInit>

}
 8001552:	bf00      	nop
 8001554:	3720      	adds	r7, #32
 8001556:	46bd      	mov	sp, r7
 8001558:	bd80      	pop	{r7, pc}
 800155a:	bf00      	nop
 800155c:	20012e4c 	.word	0x20012e4c
 8001560:	40001800 	.word	0x40001800

08001564 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001568:	4b14      	ldr	r3, [pc, #80]	@ (80015bc <MX_USART1_UART_Init+0x58>)
 800156a:	4a15      	ldr	r2, [pc, #84]	@ (80015c0 <MX_USART1_UART_Init+0x5c>)
 800156c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800156e:	4b13      	ldr	r3, [pc, #76]	@ (80015bc <MX_USART1_UART_Init+0x58>)
 8001570:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001574:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001576:	4b11      	ldr	r3, [pc, #68]	@ (80015bc <MX_USART1_UART_Init+0x58>)
 8001578:	2200      	movs	r2, #0
 800157a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800157c:	4b0f      	ldr	r3, [pc, #60]	@ (80015bc <MX_USART1_UART_Init+0x58>)
 800157e:	2200      	movs	r2, #0
 8001580:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001582:	4b0e      	ldr	r3, [pc, #56]	@ (80015bc <MX_USART1_UART_Init+0x58>)
 8001584:	2200      	movs	r2, #0
 8001586:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001588:	4b0c      	ldr	r3, [pc, #48]	@ (80015bc <MX_USART1_UART_Init+0x58>)
 800158a:	220c      	movs	r2, #12
 800158c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800158e:	4b0b      	ldr	r3, [pc, #44]	@ (80015bc <MX_USART1_UART_Init+0x58>)
 8001590:	2200      	movs	r2, #0
 8001592:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001594:	4b09      	ldr	r3, [pc, #36]	@ (80015bc <MX_USART1_UART_Init+0x58>)
 8001596:	2200      	movs	r2, #0
 8001598:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800159a:	4b08      	ldr	r3, [pc, #32]	@ (80015bc <MX_USART1_UART_Init+0x58>)
 800159c:	2200      	movs	r2, #0
 800159e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80015a0:	4b06      	ldr	r3, [pc, #24]	@ (80015bc <MX_USART1_UART_Init+0x58>)
 80015a2:	2200      	movs	r2, #0
 80015a4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80015a6:	4805      	ldr	r0, [pc, #20]	@ (80015bc <MX_USART1_UART_Init+0x58>)
 80015a8:	f00b fa02 	bl	800c9b0 <HAL_UART_Init>
 80015ac:	4603      	mov	r3, r0
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d001      	beq.n	80015b6 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80015b2:	f000 faed 	bl	8001b90 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80015b6:	bf00      	nop
 80015b8:	bd80      	pop	{r7, pc}
 80015ba:	bf00      	nop
 80015bc:	20012e98 	.word	0x20012e98
 80015c0:	40011000 	.word	0x40011000

080015c4 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80015c8:	4b14      	ldr	r3, [pc, #80]	@ (800161c <MX_USART6_UART_Init+0x58>)
 80015ca:	4a15      	ldr	r2, [pc, #84]	@ (8001620 <MX_USART6_UART_Init+0x5c>)
 80015cc:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 80015ce:	4b13      	ldr	r3, [pc, #76]	@ (800161c <MX_USART6_UART_Init+0x58>)
 80015d0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80015d4:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80015d6:	4b11      	ldr	r3, [pc, #68]	@ (800161c <MX_USART6_UART_Init+0x58>)
 80015d8:	2200      	movs	r2, #0
 80015da:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80015dc:	4b0f      	ldr	r3, [pc, #60]	@ (800161c <MX_USART6_UART_Init+0x58>)
 80015de:	2200      	movs	r2, #0
 80015e0:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80015e2:	4b0e      	ldr	r3, [pc, #56]	@ (800161c <MX_USART6_UART_Init+0x58>)
 80015e4:	2200      	movs	r2, #0
 80015e6:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80015e8:	4b0c      	ldr	r3, [pc, #48]	@ (800161c <MX_USART6_UART_Init+0x58>)
 80015ea:	220c      	movs	r2, #12
 80015ec:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015ee:	4b0b      	ldr	r3, [pc, #44]	@ (800161c <MX_USART6_UART_Init+0x58>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80015f4:	4b09      	ldr	r3, [pc, #36]	@ (800161c <MX_USART6_UART_Init+0x58>)
 80015f6:	2200      	movs	r2, #0
 80015f8:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80015fa:	4b08      	ldr	r3, [pc, #32]	@ (800161c <MX_USART6_UART_Init+0x58>)
 80015fc:	2200      	movs	r2, #0
 80015fe:	621a      	str	r2, [r3, #32]
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001600:	4b06      	ldr	r3, [pc, #24]	@ (800161c <MX_USART6_UART_Init+0x58>)
 8001602:	2200      	movs	r2, #0
 8001604:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001606:	4805      	ldr	r0, [pc, #20]	@ (800161c <MX_USART6_UART_Init+0x58>)
 8001608:	f00b f9d2 	bl	800c9b0 <HAL_UART_Init>
 800160c:	4603      	mov	r3, r0
 800160e:	2b00      	cmp	r3, #0
 8001610:	d001      	beq.n	8001616 <MX_USART6_UART_Init+0x52>
  {
    Error_Handler();
 8001612:	f000 fabd 	bl	8001b90 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001616:	bf00      	nop
 8001618:	bd80      	pop	{r7, pc}
 800161a:	bf00      	nop
 800161c:	20012f20 	.word	0x20012f20
 8001620:	40011400 	.word	0x40011400

08001624 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b082      	sub	sp, #8
 8001628:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800162a:	4b10      	ldr	r3, [pc, #64]	@ (800166c <MX_DMA_Init+0x48>)
 800162c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800162e:	4a0f      	ldr	r2, [pc, #60]	@ (800166c <MX_DMA_Init+0x48>)
 8001630:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001634:	6313      	str	r3, [r2, #48]	@ 0x30
 8001636:	4b0d      	ldr	r3, [pc, #52]	@ (800166c <MX_DMA_Init+0x48>)
 8001638:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800163a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800163e:	607b      	str	r3, [r7, #4]
 8001640:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 5, 0);
 8001642:	2200      	movs	r2, #0
 8001644:	2105      	movs	r1, #5
 8001646:	203c      	movs	r0, #60	@ 0x3c
 8001648:	f002 f89e 	bl	8003788 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 800164c:	203c      	movs	r0, #60	@ 0x3c
 800164e:	f002 f8b7 	bl	80037c0 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 8001652:	2200      	movs	r2, #0
 8001654:	2105      	movs	r1, #5
 8001656:	2045      	movs	r0, #69	@ 0x45
 8001658:	f002 f896 	bl	8003788 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 800165c:	2045      	movs	r0, #69	@ 0x45
 800165e:	f002 f8af 	bl	80037c0 <HAL_NVIC_EnableIRQ>

}
 8001662:	bf00      	nop
 8001664:	3708      	adds	r7, #8
 8001666:	46bd      	mov	sp, r7
 8001668:	bd80      	pop	{r7, pc}
 800166a:	bf00      	nop
 800166c:	40023800 	.word	0x40023800

08001670 <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b088      	sub	sp, #32
 8001674:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8001676:	1d3b      	adds	r3, r7, #4
 8001678:	2200      	movs	r2, #0
 800167a:	601a      	str	r2, [r3, #0]
 800167c:	605a      	str	r2, [r3, #4]
 800167e:	609a      	str	r2, [r3, #8]
 8001680:	60da      	str	r2, [r3, #12]
 8001682:	611a      	str	r2, [r3, #16]
 8001684:	615a      	str	r2, [r3, #20]
 8001686:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8001688:	4b1f      	ldr	r3, [pc, #124]	@ (8001708 <MX_FMC_Init+0x98>)
 800168a:	4a20      	ldr	r2, [pc, #128]	@ (800170c <MX_FMC_Init+0x9c>)
 800168c:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 800168e:	4b1e      	ldr	r3, [pc, #120]	@ (8001708 <MX_FMC_Init+0x98>)
 8001690:	2200      	movs	r2, #0
 8001692:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8001694:	4b1c      	ldr	r3, [pc, #112]	@ (8001708 <MX_FMC_Init+0x98>)
 8001696:	2200      	movs	r2, #0
 8001698:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 800169a:	4b1b      	ldr	r3, [pc, #108]	@ (8001708 <MX_FMC_Init+0x98>)
 800169c:	2204      	movs	r2, #4
 800169e:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 80016a0:	4b19      	ldr	r3, [pc, #100]	@ (8001708 <MX_FMC_Init+0x98>)
 80016a2:	2210      	movs	r2, #16
 80016a4:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 80016a6:	4b18      	ldr	r3, [pc, #96]	@ (8001708 <MX_FMC_Init+0x98>)
 80016a8:	2240      	movs	r2, #64	@ 0x40
 80016aa:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 80016ac:	4b16      	ldr	r3, [pc, #88]	@ (8001708 <MX_FMC_Init+0x98>)
 80016ae:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 80016b2:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 80016b4:	4b14      	ldr	r3, [pc, #80]	@ (8001708 <MX_FMC_Init+0x98>)
 80016b6:	2200      	movs	r2, #0
 80016b8:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 80016ba:	4b13      	ldr	r3, [pc, #76]	@ (8001708 <MX_FMC_Init+0x98>)
 80016bc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80016c0:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 80016c2:	4b11      	ldr	r3, [pc, #68]	@ (8001708 <MX_FMC_Init+0x98>)
 80016c4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80016c8:	625a      	str	r2, [r3, #36]	@ 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 80016ca:	4b0f      	ldr	r3, [pc, #60]	@ (8001708 <MX_FMC_Init+0x98>)
 80016cc:	2200      	movs	r2, #0
 80016ce:	629a      	str	r2, [r3, #40]	@ 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 80016d0:	2302      	movs	r3, #2
 80016d2:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 80016d4:	2307      	movs	r3, #7
 80016d6:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 80016d8:	2304      	movs	r3, #4
 80016da:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 80016dc:	2307      	movs	r3, #7
 80016de:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 80016e0:	2303      	movs	r3, #3
 80016e2:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 80016e4:	2302      	movs	r3, #2
 80016e6:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 80016e8:	2302      	movs	r3, #2
 80016ea:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 80016ec:	1d3b      	adds	r3, r7, #4
 80016ee:	4619      	mov	r1, r3
 80016f0:	4805      	ldr	r0, [pc, #20]	@ (8001708 <MX_FMC_Init+0x98>)
 80016f2:	f009 ff26 	bl	800b542 <HAL_SDRAM_Init>
 80016f6:	4603      	mov	r3, r0
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d001      	beq.n	8001700 <MX_FMC_Init+0x90>
  {
    Error_Handler( );
 80016fc:	f000 fa48 	bl	8001b90 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8001700:	bf00      	nop
 8001702:	3720      	adds	r7, #32
 8001704:	46bd      	mov	sp, r7
 8001706:	bd80      	pop	{r7, pc}
 8001708:	20012fa8 	.word	0x20012fa8
 800170c:	a0000140 	.word	0xa0000140

08001710 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	b090      	sub	sp, #64	@ 0x40
 8001714:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001716:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800171a:	2200      	movs	r2, #0
 800171c:	601a      	str	r2, [r3, #0]
 800171e:	605a      	str	r2, [r3, #4]
 8001720:	609a      	str	r2, [r3, #8]
 8001722:	60da      	str	r2, [r3, #12]
 8001724:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001726:	4bb0      	ldr	r3, [pc, #704]	@ (80019e8 <MX_GPIO_Init+0x2d8>)
 8001728:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800172a:	4aaf      	ldr	r2, [pc, #700]	@ (80019e8 <MX_GPIO_Init+0x2d8>)
 800172c:	f043 0310 	orr.w	r3, r3, #16
 8001730:	6313      	str	r3, [r2, #48]	@ 0x30
 8001732:	4bad      	ldr	r3, [pc, #692]	@ (80019e8 <MX_GPIO_Init+0x2d8>)
 8001734:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001736:	f003 0310 	and.w	r3, r3, #16
 800173a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800173c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800173e:	4baa      	ldr	r3, [pc, #680]	@ (80019e8 <MX_GPIO_Init+0x2d8>)
 8001740:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001742:	4aa9      	ldr	r2, [pc, #676]	@ (80019e8 <MX_GPIO_Init+0x2d8>)
 8001744:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001748:	6313      	str	r3, [r2, #48]	@ 0x30
 800174a:	4ba7      	ldr	r3, [pc, #668]	@ (80019e8 <MX_GPIO_Init+0x2d8>)
 800174c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800174e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001752:	627b      	str	r3, [r7, #36]	@ 0x24
 8001754:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001756:	4ba4      	ldr	r3, [pc, #656]	@ (80019e8 <MX_GPIO_Init+0x2d8>)
 8001758:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800175a:	4aa3      	ldr	r2, [pc, #652]	@ (80019e8 <MX_GPIO_Init+0x2d8>)
 800175c:	f043 0302 	orr.w	r3, r3, #2
 8001760:	6313      	str	r3, [r2, #48]	@ 0x30
 8001762:	4ba1      	ldr	r3, [pc, #644]	@ (80019e8 <MX_GPIO_Init+0x2d8>)
 8001764:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001766:	f003 0302 	and.w	r3, r3, #2
 800176a:	623b      	str	r3, [r7, #32]
 800176c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800176e:	4b9e      	ldr	r3, [pc, #632]	@ (80019e8 <MX_GPIO_Init+0x2d8>)
 8001770:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001772:	4a9d      	ldr	r2, [pc, #628]	@ (80019e8 <MX_GPIO_Init+0x2d8>)
 8001774:	f043 0308 	orr.w	r3, r3, #8
 8001778:	6313      	str	r3, [r2, #48]	@ 0x30
 800177a:	4b9b      	ldr	r3, [pc, #620]	@ (80019e8 <MX_GPIO_Init+0x2d8>)
 800177c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800177e:	f003 0308 	and.w	r3, r3, #8
 8001782:	61fb      	str	r3, [r7, #28]
 8001784:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001786:	4b98      	ldr	r3, [pc, #608]	@ (80019e8 <MX_GPIO_Init+0x2d8>)
 8001788:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800178a:	4a97      	ldr	r2, [pc, #604]	@ (80019e8 <MX_GPIO_Init+0x2d8>)
 800178c:	f043 0304 	orr.w	r3, r3, #4
 8001790:	6313      	str	r3, [r2, #48]	@ 0x30
 8001792:	4b95      	ldr	r3, [pc, #596]	@ (80019e8 <MX_GPIO_Init+0x2d8>)
 8001794:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001796:	f003 0304 	and.w	r3, r3, #4
 800179a:	61bb      	str	r3, [r7, #24]
 800179c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800179e:	4b92      	ldr	r3, [pc, #584]	@ (80019e8 <MX_GPIO_Init+0x2d8>)
 80017a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017a2:	4a91      	ldr	r2, [pc, #580]	@ (80019e8 <MX_GPIO_Init+0x2d8>)
 80017a4:	f043 0301 	orr.w	r3, r3, #1
 80017a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80017aa:	4b8f      	ldr	r3, [pc, #572]	@ (80019e8 <MX_GPIO_Init+0x2d8>)
 80017ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ae:	f003 0301 	and.w	r3, r3, #1
 80017b2:	617b      	str	r3, [r7, #20]
 80017b4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 80017b6:	4b8c      	ldr	r3, [pc, #560]	@ (80019e8 <MX_GPIO_Init+0x2d8>)
 80017b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ba:	4a8b      	ldr	r2, [pc, #556]	@ (80019e8 <MX_GPIO_Init+0x2d8>)
 80017bc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80017c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80017c2:	4b89      	ldr	r3, [pc, #548]	@ (80019e8 <MX_GPIO_Init+0x2d8>)
 80017c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017c6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80017ca:	613b      	str	r3, [r7, #16]
 80017cc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 80017ce:	4b86      	ldr	r3, [pc, #536]	@ (80019e8 <MX_GPIO_Init+0x2d8>)
 80017d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017d2:	4a85      	ldr	r2, [pc, #532]	@ (80019e8 <MX_GPIO_Init+0x2d8>)
 80017d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80017d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80017da:	4b83      	ldr	r3, [pc, #524]	@ (80019e8 <MX_GPIO_Init+0x2d8>)
 80017dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80017e2:	60fb      	str	r3, [r7, #12]
 80017e4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 80017e6:	4b80      	ldr	r3, [pc, #512]	@ (80019e8 <MX_GPIO_Init+0x2d8>)
 80017e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ea:	4a7f      	ldr	r2, [pc, #508]	@ (80019e8 <MX_GPIO_Init+0x2d8>)
 80017ec:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80017f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80017f2:	4b7d      	ldr	r3, [pc, #500]	@ (80019e8 <MX_GPIO_Init+0x2d8>)
 80017f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80017fa:	60bb      	str	r3, [r7, #8]
 80017fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80017fe:	4b7a      	ldr	r3, [pc, #488]	@ (80019e8 <MX_GPIO_Init+0x2d8>)
 8001800:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001802:	4a79      	ldr	r2, [pc, #484]	@ (80019e8 <MX_GPIO_Init+0x2d8>)
 8001804:	f043 0320 	orr.w	r3, r3, #32
 8001808:	6313      	str	r3, [r2, #48]	@ 0x30
 800180a:	4b77      	ldr	r3, [pc, #476]	@ (80019e8 <MX_GPIO_Init+0x2d8>)
 800180c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800180e:	f003 0320 	and.w	r3, r3, #32
 8001812:	607b      	str	r3, [r7, #4]
 8001814:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001816:	4b74      	ldr	r3, [pc, #464]	@ (80019e8 <MX_GPIO_Init+0x2d8>)
 8001818:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800181a:	4a73      	ldr	r2, [pc, #460]	@ (80019e8 <MX_GPIO_Init+0x2d8>)
 800181c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001820:	6313      	str	r3, [r2, #48]	@ 0x30
 8001822:	4b71      	ldr	r3, [pc, #452]	@ (80019e8 <MX_GPIO_Init+0x2d8>)
 8001824:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001826:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800182a:	603b      	str	r3, [r7, #0]
 800182c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 800182e:	2201      	movs	r2, #1
 8001830:	2120      	movs	r1, #32
 8001832:	486e      	ldr	r0, [pc, #440]	@ (80019ec <MX_GPIO_Init+0x2dc>)
 8001834:	f003 fc38 	bl	80050a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, ARDUINO_D7_Pin|ARDUINO_D8_Pin, GPIO_PIN_RESET);
 8001838:	2200      	movs	r2, #0
 800183a:	210c      	movs	r1, #12
 800183c:	486c      	ldr	r0, [pc, #432]	@ (80019f0 <MX_GPIO_Init+0x2e0>)
 800183e:	f003 fc33 	bl	80050a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_Port, LCD_BL_CTRL_Pin, GPIO_PIN_SET);
 8001842:	2201      	movs	r2, #1
 8001844:	2108      	movs	r1, #8
 8001846:	486b      	ldr	r0, [pc, #428]	@ (80019f4 <MX_GPIO_Init+0x2e4>)
 8001848:	f003 fc2e 	bl	80050a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_DISP_GPIO_Port, LCD_DISP_Pin, GPIO_PIN_SET);
 800184c:	2201      	movs	r2, #1
 800184e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001852:	4867      	ldr	r0, [pc, #412]	@ (80019f0 <MX_GPIO_Init+0x2e0>)
 8001854:	f003 fc28 	bl	80050a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DCMI_PWR_EN_GPIO_Port, DCMI_PWR_EN_Pin, GPIO_PIN_RESET);
 8001858:	2200      	movs	r2, #0
 800185a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800185e:	4866      	ldr	r0, [pc, #408]	@ (80019f8 <MX_GPIO_Init+0x2e8>)
 8001860:	f003 fc22 	bl	80050a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin, GPIO_PIN_RESET);
 8001864:	2200      	movs	r2, #0
 8001866:	21c8      	movs	r1, #200	@ 0xc8
 8001868:	4864      	ldr	r0, [pc, #400]	@ (80019fc <MX_GPIO_Init+0x2ec>)
 800186a:	f003 fc1d 	bl	80050a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : OTG_HS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_HS_OverCurrent_Pin;
 800186e:	2308      	movs	r3, #8
 8001870:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001872:	2300      	movs	r3, #0
 8001874:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001876:	2300      	movs	r3, #0
 8001878:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_HS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800187a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800187e:	4619      	mov	r1, r3
 8001880:	485f      	ldr	r0, [pc, #380]	@ (8001a00 <MX_GPIO_Init+0x2f0>)
 8001882:	f003 fa4d 	bl	8004d20 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_D7_Pin ULPI_D6_Pin ULPI_D5_Pin ULPI_D3_Pin
                           ULPI_D2_Pin ULPI_D1_Pin ULPI_D4_Pin */
  GPIO_InitStruct.Pin = ULPI_D7_Pin|ULPI_D6_Pin|ULPI_D5_Pin|ULPI_D3_Pin
 8001886:	f643 4323 	movw	r3, #15395	@ 0x3c23
 800188a:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |ULPI_D2_Pin|ULPI_D1_Pin|ULPI_D4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800188c:	2302      	movs	r3, #2
 800188e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001890:	2300      	movs	r3, #0
 8001892:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001894:	2303      	movs	r3, #3
 8001896:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001898:	230a      	movs	r3, #10
 800189a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800189c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80018a0:	4619      	mov	r1, r3
 80018a2:	4858      	ldr	r0, [pc, #352]	@ (8001a04 <MX_GPIO_Init+0x2f4>)
 80018a4:	f003 fa3c 	bl	8004d20 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = OTG_FS_VBUS_Pin;
 80018a8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80018ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018ae:	2300      	movs	r3, #0
 80018b0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018b2:	2300      	movs	r3, #0
 80018b4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 80018b6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80018ba:	4619      	mov	r1, r3
 80018bc:	4852      	ldr	r0, [pc, #328]	@ (8001a08 <MX_GPIO_Init+0x2f8>)
 80018be:	f003 fa2f 	bl	8004d20 <HAL_GPIO_Init>

  /*Configure GPIO pin : Audio_INT_Pin */
  GPIO_InitStruct.Pin = Audio_INT_Pin;
 80018c2:	2340      	movs	r3, #64	@ 0x40
 80018c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80018c6:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80018ca:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018cc:	2300      	movs	r3, #0
 80018ce:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(Audio_INT_GPIO_Port, &GPIO_InitStruct);
 80018d0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80018d4:	4619      	mov	r1, r3
 80018d6:	4845      	ldr	r0, [pc, #276]	@ (80019ec <MX_GPIO_Init+0x2dc>)
 80018d8:	f003 fa22 	bl	8004d20 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80018dc:	2320      	movs	r3, #32
 80018de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018e0:	2301      	movs	r3, #1
 80018e2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018e4:	2300      	movs	r3, #0
 80018e6:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018e8:	2300      	movs	r3, #0
 80018ea:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80018ec:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80018f0:	4619      	mov	r1, r3
 80018f2:	483e      	ldr	r0, [pc, #248]	@ (80019ec <MX_GPIO_Init+0x2dc>)
 80018f4:	f003 fa14 	bl	8004d20 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_D7_Pin ARDUINO_D8_Pin LCD_DISP_Pin */
  GPIO_InitStruct.Pin = ARDUINO_D7_Pin|ARDUINO_D8_Pin|LCD_DISP_Pin;
 80018f8:	f241 030c 	movw	r3, #4108	@ 0x100c
 80018fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018fe:	2301      	movs	r3, #1
 8001900:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001902:	2300      	movs	r3, #0
 8001904:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001906:	2300      	movs	r3, #0
 8001908:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800190a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800190e:	4619      	mov	r1, r3
 8001910:	4837      	ldr	r0, [pc, #220]	@ (80019f0 <MX_GPIO_Init+0x2e0>)
 8001912:	f003 fa05 	bl	8004d20 <HAL_GPIO_Init>

  /*Configure GPIO pin : uSD_Detect_Pin */
  GPIO_InitStruct.Pin = uSD_Detect_Pin;
 8001916:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800191a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800191c:	2300      	movs	r3, #0
 800191e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001920:	2300      	movs	r3, #0
 8001922:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 8001924:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001928:	4619      	mov	r1, r3
 800192a:	4838      	ldr	r0, [pc, #224]	@ (8001a0c <MX_GPIO_Init+0x2fc>)
 800192c:	f003 f9f8 	bl	8004d20 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_BL_CTRL_Pin */
  GPIO_InitStruct.Pin = LCD_BL_CTRL_Pin;
 8001930:	2308      	movs	r3, #8
 8001932:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001934:	2301      	movs	r3, #1
 8001936:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001938:	2300      	movs	r3, #0
 800193a:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800193c:	2300      	movs	r3, #0
 800193e:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_Port, &GPIO_InitStruct);
 8001940:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001944:	4619      	mov	r1, r3
 8001946:	482b      	ldr	r0, [pc, #172]	@ (80019f4 <MX_GPIO_Init+0x2e4>)
 8001948:	f003 f9ea 	bl	8004d20 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 800194c:	2310      	movs	r3, #16
 800194e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001950:	2300      	movs	r3, #0
 8001952:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001954:	2300      	movs	r3, #0
 8001956:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001958:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800195c:	4619      	mov	r1, r3
 800195e:	4823      	ldr	r0, [pc, #140]	@ (80019ec <MX_GPIO_Init+0x2dc>)
 8001960:	f003 f9de 	bl	8004d20 <HAL_GPIO_Init>

  /*Configure GPIO pins : TP3_Pin NC2_Pin */
  GPIO_InitStruct.Pin = TP3_Pin|NC2_Pin;
 8001964:	f248 0304 	movw	r3, #32772	@ 0x8004
 8001968:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800196a:	2300      	movs	r3, #0
 800196c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800196e:	2300      	movs	r3, #0
 8001970:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001972:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001976:	4619      	mov	r1, r3
 8001978:	481f      	ldr	r0, [pc, #124]	@ (80019f8 <MX_GPIO_Init+0x2e8>)
 800197a:	f003 f9d1 	bl	8004d20 <HAL_GPIO_Init>

  /*Configure GPIO pin : DCMI_PWR_EN_Pin */
  GPIO_InitStruct.Pin = DCMI_PWR_EN_Pin;
 800197e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001982:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001984:	2301      	movs	r3, #1
 8001986:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001988:	2300      	movs	r3, #0
 800198a:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800198c:	2300      	movs	r3, #0
 800198e:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(DCMI_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 8001990:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001994:	4619      	mov	r1, r3
 8001996:	4818      	ldr	r0, [pc, #96]	@ (80019f8 <MX_GPIO_Init+0x2e8>)
 8001998:	f003 f9c2 	bl	8004d20 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_INT_Pin */
  GPIO_InitStruct.Pin = LCD_INT_Pin;
 800199c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80019a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80019a2:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80019a6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019a8:	2300      	movs	r3, #0
 80019aa:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 80019ac:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80019b0:	4619      	mov	r1, r3
 80019b2:	480f      	ldr	r0, [pc, #60]	@ (80019f0 <MX_GPIO_Init+0x2e0>)
 80019b4:	f003 f9b4 	bl	8004d20 <HAL_GPIO_Init>

  /*Configure GPIO pin : ULPI_NXT_Pin */
  GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 80019b8:	2310      	movs	r3, #16
 80019ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019bc:	2302      	movs	r3, #2
 80019be:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c0:	2300      	movs	r3, #0
 80019c2:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019c4:	2303      	movs	r3, #3
 80019c6:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 80019c8:	230a      	movs	r3, #10
 80019ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 80019cc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80019d0:	4619      	mov	r1, r3
 80019d2:	4809      	ldr	r0, [pc, #36]	@ (80019f8 <MX_GPIO_Init+0x2e8>)
 80019d4:	f003 f9a4 	bl	8004d20 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_D4_Pin ARDUINO_D2_Pin EXT_RST_Pin */
  GPIO_InitStruct.Pin = ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin;
 80019d8:	23c8      	movs	r3, #200	@ 0xc8
 80019da:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019dc:	2301      	movs	r3, #1
 80019de:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019e0:	2300      	movs	r3, #0
 80019e2:	637b      	str	r3, [r7, #52]	@ 0x34
 80019e4:	e014      	b.n	8001a10 <MX_GPIO_Init+0x300>
 80019e6:	bf00      	nop
 80019e8:	40023800 	.word	0x40023800
 80019ec:	40020c00 	.word	0x40020c00
 80019f0:	40022000 	.word	0x40022000
 80019f4:	40022800 	.word	0x40022800
 80019f8:	40021c00 	.word	0x40021c00
 80019fc:	40021800 	.word	0x40021800
 8001a00:	40021000 	.word	0x40021000
 8001a04:	40020400 	.word	0x40020400
 8001a08:	40022400 	.word	0x40022400
 8001a0c:	40020800 	.word	0x40020800
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a10:	2300      	movs	r3, #0
 8001a12:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001a14:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001a18:	4619      	mov	r1, r3
 8001a1a:	4819      	ldr	r0, [pc, #100]	@ (8001a80 <MX_GPIO_Init+0x370>)
 8001a1c:	f003 f980 	bl	8004d20 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_STP_Pin ULPI_DIR_Pin */
  GPIO_InitStruct.Pin = ULPI_STP_Pin|ULPI_DIR_Pin;
 8001a20:	2305      	movs	r3, #5
 8001a22:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a24:	2302      	movs	r3, #2
 8001a26:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a28:	2300      	movs	r3, #0
 8001a2a:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a2c:	2303      	movs	r3, #3
 8001a2e:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001a30:	230a      	movs	r3, #10
 8001a32:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a34:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001a38:	4619      	mov	r1, r3
 8001a3a:	4812      	ldr	r0, [pc, #72]	@ (8001a84 <MX_GPIO_Init+0x374>)
 8001a3c:	f003 f970 	bl	8004d20 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_RXER_Pin */
  GPIO_InitStruct.Pin = RMII_RXER_Pin;
 8001a40:	2304      	movs	r3, #4
 8001a42:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a44:	2300      	movs	r3, #0
 8001a46:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(RMII_RXER_GPIO_Port, &GPIO_InitStruct);
 8001a4c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001a50:	4619      	mov	r1, r3
 8001a52:	480b      	ldr	r0, [pc, #44]	@ (8001a80 <MX_GPIO_Init+0x370>)
 8001a54:	f003 f964 	bl	8004d20 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_CLK_Pin ULPI_D0_Pin */
  GPIO_InitStruct.Pin = ULPI_CLK_Pin|ULPI_D0_Pin;
 8001a58:	2328      	movs	r3, #40	@ 0x28
 8001a5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a5c:	2302      	movs	r3, #2
 8001a5e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a60:	2300      	movs	r3, #0
 8001a62:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a64:	2303      	movs	r3, #3
 8001a66:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001a68:	230a      	movs	r3, #10
 8001a6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a6c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001a70:	4619      	mov	r1, r3
 8001a72:	4805      	ldr	r0, [pc, #20]	@ (8001a88 <MX_GPIO_Init+0x378>)
 8001a74:	f003 f954 	bl	8004d20 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001a78:	bf00      	nop
 8001a7a:	3740      	adds	r7, #64	@ 0x40
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	bd80      	pop	{r7, pc}
 8001a80:	40021800 	.word	0x40021800
 8001a84:	40020800 	.word	0x40020800
 8001a88:	40020000 	.word	0x40020000

08001a8c <HAL_SAI_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_SAI_RxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b082      	sub	sp, #8
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
  if (hsai->Instance == SAI2_Block_B)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	4a08      	ldr	r2, [pc, #32]	@ (8001abc <HAL_SAI_RxCpltCallback+0x30>)
 8001a9a:	4293      	cmp	r3, r2
 8001a9c:	d109      	bne.n	8001ab2 <HAL_SAI_RxCpltCallback+0x26>
  {
    // Invalidate D-Cache for the Receive Buffer so the CPU sees new DMA data
    SCB_InvalidateDCache_by_Addr((uint32_t *)RxBuffer, AUDIO_BUFFER_SIZE * sizeof(int16_t));
 8001a9e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001aa2:	4807      	ldr	r0, [pc, #28]	@ (8001ac0 <HAL_SAI_RxCpltCallback+0x34>)
 8001aa4:	f7fe fd7e 	bl	80005a4 <SCB_InvalidateDCache_by_Addr>

    RxCallbackCount++;
 8001aa8:	4b06      	ldr	r3, [pc, #24]	@ (8001ac4 <HAL_SAI_RxCpltCallback+0x38>)
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	3301      	adds	r3, #1
 8001aae:	4a05      	ldr	r2, [pc, #20]	@ (8001ac4 <HAL_SAI_RxCpltCallback+0x38>)
 8001ab0:	6013      	str	r3, [r2, #0]
  }
}
 8001ab2:	bf00      	nop
 8001ab4:	3708      	adds	r7, #8
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bd80      	pop	{r7, pc}
 8001aba:	bf00      	nop
 8001abc:	40015c24 	.word	0x40015c24
 8001ac0:	20010000 	.word	0x20010000
 8001ac4:	20012fe0 	.word	0x20012fe0

08001ac8 <User_MPU_Config>:
/* USER CODE BEGIN 4 */
void User_MPU_Config(void)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b084      	sub	sp, #16
 8001acc:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8001ace:	463b      	mov	r3, r7
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	601a      	str	r2, [r3, #0]
 8001ad4:	605a      	str	r2, [r3, #4]
 8001ad6:	609a      	str	r2, [r3, #8]
 8001ad8:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8001ada:	f001 fe7f 	bl	80037dc <HAL_MPU_Disable>

  /* Region 0: Background Map - Allow FULL ACCESS by default */
  /* This prevents MemManage faults when accessing peripherals (like FMC/SDRAM) */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001ade:	2301      	movs	r3, #1
 8001ae0:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8001aea:	231f      	movs	r3, #31
 8001aec:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8001aee:	2387      	movs	r3, #135	@ 0x87
 8001af0:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8001af2:	2300      	movs	r3, #0
 8001af4:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS; // <--- CHANGED FROM NO_ACCESS
 8001af6:	2303      	movs	r3, #3
 8001af8:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8001afa:	2301      	movs	r3, #1
 8001afc:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8001afe:	2301      	movs	r3, #1
 8001b00:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8001b02:	2300      	movs	r3, #0
 8001b04:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8001b06:	2300      	movs	r3, #0
 8001b08:	73fb      	strb	r3, [r7, #15]
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001b0a:	463b      	mov	r3, r7
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	f001 fe9d 	bl	800384c <HAL_MPU_ConfigRegion>

  /* Region 1: SRAM1 (0x20010000) - 32KB - NON-CACHEABLE */
  /* This protects our audio buffers for DMA consistency */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001b12:	2301      	movs	r3, #1
 8001b14:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 8001b16:	2301      	movs	r3, #1
 8001b18:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x20010000;
 8001b1a:	4b0e      	ldr	r3, [pc, #56]	@ (8001b54 <User_MPU_Config+0x8c>)
 8001b1c:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_32KB;
 8001b1e:	230e      	movs	r3, #14
 8001b20:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x00;
 8001b22:	2300      	movs	r3, #0
 8001b24:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8001b26:	2300      	movs	r3, #0
 8001b28:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8001b2a:	2303      	movs	r3, #3
 8001b2c:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8001b32:	2301      	movs	r3, #1
 8001b34:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8001b36:	2300      	movs	r3, #0
 8001b38:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	73fb      	strb	r3, [r7, #15]
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001b3e:	463b      	mov	r3, r7
 8001b40:	4618      	mov	r0, r3
 8001b42:	f001 fe83 	bl	800384c <HAL_MPU_ConfigRegion>

  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8001b46:	2004      	movs	r0, #4
 8001b48:	f001 fe60 	bl	800380c <HAL_MPU_Enable>
}
 8001b4c:	bf00      	nop
 8001b4e:	3710      	adds	r7, #16
 8001b50:	46bd      	mov	sp, r7
 8001b52:	bd80      	pop	{r7, pc}
 8001b54:	20010000 	.word	0x20010000

08001b58 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b082      	sub	sp, #8
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
  /* init code for USB_HOST */
  MX_USB_HOST_Init();
 8001b60:	f012 fb40 	bl	80141e4 <MX_USB_HOST_Init>
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001b64:	2001      	movs	r0, #1
 8001b66:	f010 f83b 	bl	8011be0 <osDelay>
 8001b6a:	e7fb      	b.n	8001b64 <StartDefaultTask+0xc>

08001b6c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b082      	sub	sp, #8
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	4a04      	ldr	r2, [pc, #16]	@ (8001b8c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001b7a:	4293      	cmp	r3, r2
 8001b7c:	d101      	bne.n	8001b82 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001b7e:	f001 fa6f 	bl	8003060 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001b82:	bf00      	nop
 8001b84:	3708      	adds	r7, #8
 8001b86:	46bd      	mov	sp, r7
 8001b88:	bd80      	pop	{r7, pc}
 8001b8a:	bf00      	nop
 8001b8c:	40001000 	.word	0x40001000

08001b90 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b90:	b480      	push	{r7}
 8001b92:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001b94:	b672      	cpsid	i
}
 8001b96:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b98:	bf00      	nop
 8001b9a:	e7fd      	b.n	8001b98 <Error_Handler+0x8>

08001b9c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b082      	sub	sp, #8
 8001ba0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001ba2:	4b11      	ldr	r3, [pc, #68]	@ (8001be8 <HAL_MspInit+0x4c>)
 8001ba4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ba6:	4a10      	ldr	r2, [pc, #64]	@ (8001be8 <HAL_MspInit+0x4c>)
 8001ba8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001bac:	6413      	str	r3, [r2, #64]	@ 0x40
 8001bae:	4b0e      	ldr	r3, [pc, #56]	@ (8001be8 <HAL_MspInit+0x4c>)
 8001bb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bb2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bb6:	607b      	str	r3, [r7, #4]
 8001bb8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bba:	4b0b      	ldr	r3, [pc, #44]	@ (8001be8 <HAL_MspInit+0x4c>)
 8001bbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bbe:	4a0a      	ldr	r2, [pc, #40]	@ (8001be8 <HAL_MspInit+0x4c>)
 8001bc0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001bc4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001bc6:	4b08      	ldr	r3, [pc, #32]	@ (8001be8 <HAL_MspInit+0x4c>)
 8001bc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001bce:	603b      	str	r3, [r7, #0]
 8001bd0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	210f      	movs	r1, #15
 8001bd6:	f06f 0001 	mvn.w	r0, #1
 8001bda:	f001 fdd5 	bl	8003788 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bde:	bf00      	nop
 8001be0:	3708      	adds	r7, #8
 8001be2:	46bd      	mov	sp, r7
 8001be4:	bd80      	pop	{r7, pc}
 8001be6:	bf00      	nop
 8001be8:	40023800 	.word	0x40023800

08001bec <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b08a      	sub	sp, #40	@ 0x28
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bf4:	f107 0314 	add.w	r3, r7, #20
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	601a      	str	r2, [r3, #0]
 8001bfc:	605a      	str	r2, [r3, #4]
 8001bfe:	609a      	str	r2, [r3, #8]
 8001c00:	60da      	str	r2, [r3, #12]
 8001c02:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC3)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	4a21      	ldr	r2, [pc, #132]	@ (8001c90 <HAL_ADC_MspInit+0xa4>)
 8001c0a:	4293      	cmp	r3, r2
 8001c0c:	d13c      	bne.n	8001c88 <HAL_ADC_MspInit+0x9c>
  {
    /* USER CODE BEGIN ADC3_MspInit 0 */

    /* USER CODE END ADC3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 8001c0e:	4b21      	ldr	r3, [pc, #132]	@ (8001c94 <HAL_ADC_MspInit+0xa8>)
 8001c10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c12:	4a20      	ldr	r2, [pc, #128]	@ (8001c94 <HAL_ADC_MspInit+0xa8>)
 8001c14:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001c18:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c1a:	4b1e      	ldr	r3, [pc, #120]	@ (8001c94 <HAL_ADC_MspInit+0xa8>)
 8001c1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c1e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c22:	613b      	str	r3, [r7, #16]
 8001c24:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001c26:	4b1b      	ldr	r3, [pc, #108]	@ (8001c94 <HAL_ADC_MspInit+0xa8>)
 8001c28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c2a:	4a1a      	ldr	r2, [pc, #104]	@ (8001c94 <HAL_ADC_MspInit+0xa8>)
 8001c2c:	f043 0320 	orr.w	r3, r3, #32
 8001c30:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c32:	4b18      	ldr	r3, [pc, #96]	@ (8001c94 <HAL_ADC_MspInit+0xa8>)
 8001c34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c36:	f003 0320 	and.w	r3, r3, #32
 8001c3a:	60fb      	str	r3, [r7, #12]
 8001c3c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c3e:	4b15      	ldr	r3, [pc, #84]	@ (8001c94 <HAL_ADC_MspInit+0xa8>)
 8001c40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c42:	4a14      	ldr	r2, [pc, #80]	@ (8001c94 <HAL_ADC_MspInit+0xa8>)
 8001c44:	f043 0301 	orr.w	r3, r3, #1
 8001c48:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c4a:	4b12      	ldr	r3, [pc, #72]	@ (8001c94 <HAL_ADC_MspInit+0xa8>)
 8001c4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c4e:	f003 0301 	and.w	r3, r3, #1
 8001c52:	60bb      	str	r3, [r7, #8]
 8001c54:	68bb      	ldr	r3, [r7, #8]
    PF10     ------> ADC3_IN8
    PF9     ------> ADC3_IN7
    PF8     ------> ADC3_IN6
    PA0/WKUP     ------> ADC3_IN0
    */
    GPIO_InitStruct.Pin = ARDUINO_A4_Pin|ARDUINO_A5_Pin|ARDUINO_A1_Pin|ARDUINO_A2_Pin
 8001c56:	f44f 63f8 	mov.w	r3, #1984	@ 0x7c0
 8001c5a:	617b      	str	r3, [r7, #20]
                          |ARDUINO_A3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c5c:	2303      	movs	r3, #3
 8001c5e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c60:	2300      	movs	r3, #0
 8001c62:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001c64:	f107 0314 	add.w	r3, r7, #20
 8001c68:	4619      	mov	r1, r3
 8001c6a:	480b      	ldr	r0, [pc, #44]	@ (8001c98 <HAL_ADC_MspInit+0xac>)
 8001c6c:	f003 f858 	bl	8004d20 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARDUINO_A0_Pin;
 8001c70:	2301      	movs	r3, #1
 8001c72:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c74:	2303      	movs	r3, #3
 8001c76:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c78:	2300      	movs	r3, #0
 8001c7a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ARDUINO_A0_GPIO_Port, &GPIO_InitStruct);
 8001c7c:	f107 0314 	add.w	r3, r7, #20
 8001c80:	4619      	mov	r1, r3
 8001c82:	4806      	ldr	r0, [pc, #24]	@ (8001c9c <HAL_ADC_MspInit+0xb0>)
 8001c84:	f003 f84c 	bl	8004d20 <HAL_GPIO_Init>

    /* USER CODE END ADC3_MspInit 1 */

  }

}
 8001c88:	bf00      	nop
 8001c8a:	3728      	adds	r7, #40	@ 0x28
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	bd80      	pop	{r7, pc}
 8001c90:	40012200 	.word	0x40012200
 8001c94:	40023800 	.word	0x40023800
 8001c98:	40021400 	.word	0x40021400
 8001c9c:	40020000 	.word	0x40020000

08001ca0 <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	b085      	sub	sp, #20
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	4a0a      	ldr	r2, [pc, #40]	@ (8001cd8 <HAL_CRC_MspInit+0x38>)
 8001cae:	4293      	cmp	r3, r2
 8001cb0:	d10b      	bne.n	8001cca <HAL_CRC_MspInit+0x2a>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8001cb2:	4b0a      	ldr	r3, [pc, #40]	@ (8001cdc <HAL_CRC_MspInit+0x3c>)
 8001cb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cb6:	4a09      	ldr	r2, [pc, #36]	@ (8001cdc <HAL_CRC_MspInit+0x3c>)
 8001cb8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001cbc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cbe:	4b07      	ldr	r3, [pc, #28]	@ (8001cdc <HAL_CRC_MspInit+0x3c>)
 8001cc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cc2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001cc6:	60fb      	str	r3, [r7, #12]
 8001cc8:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 8001cca:	bf00      	nop
 8001ccc:	3714      	adds	r7, #20
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd4:	4770      	bx	lr
 8001cd6:	bf00      	nop
 8001cd8:	40023000 	.word	0x40023000
 8001cdc:	40023800 	.word	0x40023800

08001ce0 <HAL_DCMI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdcmi: DCMI handle pointer
  * @retval None
  */
void HAL_DCMI_MspInit(DCMI_HandleTypeDef* hdcmi)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b08e      	sub	sp, #56	@ 0x38
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ce8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001cec:	2200      	movs	r2, #0
 8001cee:	601a      	str	r2, [r3, #0]
 8001cf0:	605a      	str	r2, [r3, #4]
 8001cf2:	609a      	str	r2, [r3, #8]
 8001cf4:	60da      	str	r2, [r3, #12]
 8001cf6:	611a      	str	r2, [r3, #16]
  if(hdcmi->Instance==DCMI)
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	4a50      	ldr	r2, [pc, #320]	@ (8001e40 <HAL_DCMI_MspInit+0x160>)
 8001cfe:	4293      	cmp	r3, r2
 8001d00:	f040 809a 	bne.w	8001e38 <HAL_DCMI_MspInit+0x158>
  {
    /* USER CODE BEGIN DCMI_MspInit 0 */

    /* USER CODE END DCMI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DCMI_CLK_ENABLE();
 8001d04:	4b4f      	ldr	r3, [pc, #316]	@ (8001e44 <HAL_DCMI_MspInit+0x164>)
 8001d06:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d08:	4a4e      	ldr	r2, [pc, #312]	@ (8001e44 <HAL_DCMI_MspInit+0x164>)
 8001d0a:	f043 0301 	orr.w	r3, r3, #1
 8001d0e:	6353      	str	r3, [r2, #52]	@ 0x34
 8001d10:	4b4c      	ldr	r3, [pc, #304]	@ (8001e44 <HAL_DCMI_MspInit+0x164>)
 8001d12:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d14:	f003 0301 	and.w	r3, r3, #1
 8001d18:	623b      	str	r3, [r7, #32]
 8001d1a:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001d1c:	4b49      	ldr	r3, [pc, #292]	@ (8001e44 <HAL_DCMI_MspInit+0x164>)
 8001d1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d20:	4a48      	ldr	r2, [pc, #288]	@ (8001e44 <HAL_DCMI_MspInit+0x164>)
 8001d22:	f043 0310 	orr.w	r3, r3, #16
 8001d26:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d28:	4b46      	ldr	r3, [pc, #280]	@ (8001e44 <HAL_DCMI_MspInit+0x164>)
 8001d2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d2c:	f003 0310 	and.w	r3, r3, #16
 8001d30:	61fb      	str	r3, [r7, #28]
 8001d32:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d34:	4b43      	ldr	r3, [pc, #268]	@ (8001e44 <HAL_DCMI_MspInit+0x164>)
 8001d36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d38:	4a42      	ldr	r2, [pc, #264]	@ (8001e44 <HAL_DCMI_MspInit+0x164>)
 8001d3a:	f043 0308 	orr.w	r3, r3, #8
 8001d3e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d40:	4b40      	ldr	r3, [pc, #256]	@ (8001e44 <HAL_DCMI_MspInit+0x164>)
 8001d42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d44:	f003 0308 	and.w	r3, r3, #8
 8001d48:	61bb      	str	r3, [r7, #24]
 8001d4a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001d4c:	4b3d      	ldr	r3, [pc, #244]	@ (8001e44 <HAL_DCMI_MspInit+0x164>)
 8001d4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d50:	4a3c      	ldr	r2, [pc, #240]	@ (8001e44 <HAL_DCMI_MspInit+0x164>)
 8001d52:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001d56:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d58:	4b3a      	ldr	r3, [pc, #232]	@ (8001e44 <HAL_DCMI_MspInit+0x164>)
 8001d5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001d60:	617b      	str	r3, [r7, #20]
 8001d62:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8001d64:	4b37      	ldr	r3, [pc, #220]	@ (8001e44 <HAL_DCMI_MspInit+0x164>)
 8001d66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d68:	4a36      	ldr	r2, [pc, #216]	@ (8001e44 <HAL_DCMI_MspInit+0x164>)
 8001d6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001d6e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d70:	4b34      	ldr	r3, [pc, #208]	@ (8001e44 <HAL_DCMI_MspInit+0x164>)
 8001d72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d74:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001d78:	613b      	str	r3, [r7, #16]
 8001d7a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d7c:	4b31      	ldr	r3, [pc, #196]	@ (8001e44 <HAL_DCMI_MspInit+0x164>)
 8001d7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d80:	4a30      	ldr	r2, [pc, #192]	@ (8001e44 <HAL_DCMI_MspInit+0x164>)
 8001d82:	f043 0301 	orr.w	r3, r3, #1
 8001d86:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d88:	4b2e      	ldr	r3, [pc, #184]	@ (8001e44 <HAL_DCMI_MspInit+0x164>)
 8001d8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d8c:	f003 0301 	and.w	r3, r3, #1
 8001d90:	60fb      	str	r3, [r7, #12]
 8001d92:	68fb      	ldr	r3, [r7, #12]
    PH9     ------> DCMI_D0
    PH11     ------> DCMI_D2
    PA6     ------> DCMI_PIXCLK
    PH10     ------> DCMI_D1
    */
    GPIO_InitStruct.Pin = DCMI_D6_Pin|DCMI_D7_Pin;
 8001d94:	2360      	movs	r3, #96	@ 0x60
 8001d96:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d98:	2302      	movs	r3, #2
 8001d9a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001da0:	2300      	movs	r3, #0
 8001da2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001da4:	230d      	movs	r3, #13
 8001da6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001da8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001dac:	4619      	mov	r1, r3
 8001dae:	4826      	ldr	r0, [pc, #152]	@ (8001e48 <HAL_DCMI_MspInit+0x168>)
 8001db0:	f002 ffb6 	bl	8004d20 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_D5_Pin;
 8001db4:	2308      	movs	r3, #8
 8001db6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001db8:	2302      	movs	r3, #2
 8001dba:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001dc4:	230d      	movs	r3, #13
 8001dc6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(DCMI_D5_GPIO_Port, &GPIO_InitStruct);
 8001dc8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001dcc:	4619      	mov	r1, r3
 8001dce:	481f      	ldr	r0, [pc, #124]	@ (8001e4c <HAL_DCMI_MspInit+0x16c>)
 8001dd0:	f002 ffa6 	bl	8004d20 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_VSYNC_Pin;
 8001dd4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001dd8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dda:	2302      	movs	r3, #2
 8001ddc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dde:	2300      	movs	r3, #0
 8001de0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001de2:	2300      	movs	r3, #0
 8001de4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001de6:	230d      	movs	r3, #13
 8001de8:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(DCMI_VSYNC_GPIO_Port, &GPIO_InitStruct);
 8001dea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001dee:	4619      	mov	r1, r3
 8001df0:	4817      	ldr	r0, [pc, #92]	@ (8001e50 <HAL_DCMI_MspInit+0x170>)
 8001df2:	f002 ff95 	bl	8004d20 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_D4_Pin|DCMI_D3_Pin|DCMI_D0_Pin|DCMI_D2_Pin
 8001df6:	f44f 43bc 	mov.w	r3, #24064	@ 0x5e00
 8001dfa:	627b      	str	r3, [r7, #36]	@ 0x24
                          |DCMI_D1_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dfc:	2302      	movs	r3, #2
 8001dfe:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e00:	2300      	movs	r3, #0
 8001e02:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e04:	2300      	movs	r3, #0
 8001e06:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001e08:	230d      	movs	r3, #13
 8001e0a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001e0c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e10:	4619      	mov	r1, r3
 8001e12:	4810      	ldr	r0, [pc, #64]	@ (8001e54 <HAL_DCMI_MspInit+0x174>)
 8001e14:	f002 ff84 	bl	8004d20 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_HSYNC_Pin|GPIO_PIN_6;
 8001e18:	2350      	movs	r3, #80	@ 0x50
 8001e1a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e1c:	2302      	movs	r3, #2
 8001e1e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e20:	2300      	movs	r3, #0
 8001e22:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e24:	2300      	movs	r3, #0
 8001e26:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001e28:	230d      	movs	r3, #13
 8001e2a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e2c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e30:	4619      	mov	r1, r3
 8001e32:	4809      	ldr	r0, [pc, #36]	@ (8001e58 <HAL_DCMI_MspInit+0x178>)
 8001e34:	f002 ff74 	bl	8004d20 <HAL_GPIO_Init>

    /* USER CODE END DCMI_MspInit 1 */

  }

}
 8001e38:	bf00      	nop
 8001e3a:	3738      	adds	r7, #56	@ 0x38
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	bd80      	pop	{r7, pc}
 8001e40:	50050000 	.word	0x50050000
 8001e44:	40023800 	.word	0x40023800
 8001e48:	40021000 	.word	0x40021000
 8001e4c:	40020c00 	.word	0x40020c00
 8001e50:	40021800 	.word	0x40021800
 8001e54:	40021c00 	.word	0x40021c00
 8001e58:	40020000 	.word	0x40020000

08001e5c <HAL_DMA2D_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdma2d: DMA2D handle pointer
  * @retval None
  */
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b084      	sub	sp, #16
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	4a0d      	ldr	r2, [pc, #52]	@ (8001ea0 <HAL_DMA2D_MspInit+0x44>)
 8001e6a:	4293      	cmp	r3, r2
 8001e6c:	d113      	bne.n	8001e96 <HAL_DMA2D_MspInit+0x3a>
  {
    /* USER CODE BEGIN DMA2D_MspInit 0 */

    /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8001e6e:	4b0d      	ldr	r3, [pc, #52]	@ (8001ea4 <HAL_DMA2D_MspInit+0x48>)
 8001e70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e72:	4a0c      	ldr	r2, [pc, #48]	@ (8001ea4 <HAL_DMA2D_MspInit+0x48>)
 8001e74:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001e78:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e7a:	4b0a      	ldr	r3, [pc, #40]	@ (8001ea4 <HAL_DMA2D_MspInit+0x48>)
 8001e7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e7e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001e82:	60fb      	str	r3, [r7, #12]
 8001e84:	68fb      	ldr	r3, [r7, #12]
    /* DMA2D interrupt Init */
    HAL_NVIC_SetPriority(DMA2D_IRQn, 5, 0);
 8001e86:	2200      	movs	r2, #0
 8001e88:	2105      	movs	r1, #5
 8001e8a:	205a      	movs	r0, #90	@ 0x5a
 8001e8c:	f001 fc7c 	bl	8003788 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 8001e90:	205a      	movs	r0, #90	@ 0x5a
 8001e92:	f001 fc95 	bl	80037c0 <HAL_NVIC_EnableIRQ>

    /* USER CODE END DMA2D_MspInit 1 */

  }

}
 8001e96:	bf00      	nop
 8001e98:	3710      	adds	r7, #16
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bd80      	pop	{r7, pc}
 8001e9e:	bf00      	nop
 8001ea0:	4002b000 	.word	0x4002b000
 8001ea4:	40023800 	.word	0x40023800

08001ea8 <HAL_ETH_MspInit>:
  * This function configures the hardware resources used in this example
  * @param heth: ETH handle pointer
  * @retval None
  */
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b08e      	sub	sp, #56	@ 0x38
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001eb0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	601a      	str	r2, [r3, #0]
 8001eb8:	605a      	str	r2, [r3, #4]
 8001eba:	609a      	str	r2, [r3, #8]
 8001ebc:	60da      	str	r2, [r3, #12]
 8001ebe:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	4a3f      	ldr	r2, [pc, #252]	@ (8001fc4 <HAL_ETH_MspInit+0x11c>)
 8001ec6:	4293      	cmp	r3, r2
 8001ec8:	d178      	bne.n	8001fbc <HAL_ETH_MspInit+0x114>
  {
    /* USER CODE BEGIN ETH_MspInit 0 */

    /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8001eca:	4b3f      	ldr	r3, [pc, #252]	@ (8001fc8 <HAL_ETH_MspInit+0x120>)
 8001ecc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ece:	4a3e      	ldr	r2, [pc, #248]	@ (8001fc8 <HAL_ETH_MspInit+0x120>)
 8001ed0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001ed4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ed6:	4b3c      	ldr	r3, [pc, #240]	@ (8001fc8 <HAL_ETH_MspInit+0x120>)
 8001ed8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eda:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ede:	623b      	str	r3, [r7, #32]
 8001ee0:	6a3b      	ldr	r3, [r7, #32]
 8001ee2:	4b39      	ldr	r3, [pc, #228]	@ (8001fc8 <HAL_ETH_MspInit+0x120>)
 8001ee4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ee6:	4a38      	ldr	r2, [pc, #224]	@ (8001fc8 <HAL_ETH_MspInit+0x120>)
 8001ee8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001eec:	6313      	str	r3, [r2, #48]	@ 0x30
 8001eee:	4b36      	ldr	r3, [pc, #216]	@ (8001fc8 <HAL_ETH_MspInit+0x120>)
 8001ef0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ef2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001ef6:	61fb      	str	r3, [r7, #28]
 8001ef8:	69fb      	ldr	r3, [r7, #28]
 8001efa:	4b33      	ldr	r3, [pc, #204]	@ (8001fc8 <HAL_ETH_MspInit+0x120>)
 8001efc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001efe:	4a32      	ldr	r2, [pc, #200]	@ (8001fc8 <HAL_ETH_MspInit+0x120>)
 8001f00:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001f04:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f06:	4b30      	ldr	r3, [pc, #192]	@ (8001fc8 <HAL_ETH_MspInit+0x120>)
 8001f08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f0a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001f0e:	61bb      	str	r3, [r7, #24]
 8001f10:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001f12:	4b2d      	ldr	r3, [pc, #180]	@ (8001fc8 <HAL_ETH_MspInit+0x120>)
 8001f14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f16:	4a2c      	ldr	r2, [pc, #176]	@ (8001fc8 <HAL_ETH_MspInit+0x120>)
 8001f18:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001f1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f1e:	4b2a      	ldr	r3, [pc, #168]	@ (8001fc8 <HAL_ETH_MspInit+0x120>)
 8001f20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f26:	617b      	str	r3, [r7, #20]
 8001f28:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f2a:	4b27      	ldr	r3, [pc, #156]	@ (8001fc8 <HAL_ETH_MspInit+0x120>)
 8001f2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f2e:	4a26      	ldr	r2, [pc, #152]	@ (8001fc8 <HAL_ETH_MspInit+0x120>)
 8001f30:	f043 0304 	orr.w	r3, r3, #4
 8001f34:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f36:	4b24      	ldr	r3, [pc, #144]	@ (8001fc8 <HAL_ETH_MspInit+0x120>)
 8001f38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f3a:	f003 0304 	and.w	r3, r3, #4
 8001f3e:	613b      	str	r3, [r7, #16]
 8001f40:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f42:	4b21      	ldr	r3, [pc, #132]	@ (8001fc8 <HAL_ETH_MspInit+0x120>)
 8001f44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f46:	4a20      	ldr	r2, [pc, #128]	@ (8001fc8 <HAL_ETH_MspInit+0x120>)
 8001f48:	f043 0301 	orr.w	r3, r3, #1
 8001f4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f4e:	4b1e      	ldr	r3, [pc, #120]	@ (8001fc8 <HAL_ETH_MspInit+0x120>)
 8001f50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f52:	f003 0301 	and.w	r3, r3, #1
 8001f56:	60fb      	str	r3, [r7, #12]
 8001f58:	68fb      	ldr	r3, [r7, #12]
    PC4     ------> ETH_RXD0
    PA2     ------> ETH_MDIO
    PC5     ------> ETH_RXD1
    PA7     ------> ETH_CRS_DV
    */
    GPIO_InitStruct.Pin = RMII_TXD1_Pin|RMII_TXD0_Pin|RMII_TX_EN_Pin;
 8001f5a:	f44f 43d0 	mov.w	r3, #26624	@ 0x6800
 8001f5e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f60:	2302      	movs	r3, #2
 8001f62:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f64:	2300      	movs	r3, #0
 8001f66:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f68:	2302      	movs	r3, #2
 8001f6a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001f6c:	230b      	movs	r3, #11
 8001f6e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001f70:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f74:	4619      	mov	r1, r3
 8001f76:	4815      	ldr	r0, [pc, #84]	@ (8001fcc <HAL_ETH_MspInit+0x124>)
 8001f78:	f002 fed2 	bl	8004d20 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8001f7c:	2332      	movs	r3, #50	@ 0x32
 8001f7e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f80:	2302      	movs	r3, #2
 8001f82:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f84:	2300      	movs	r3, #0
 8001f86:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f88:	2302      	movs	r3, #2
 8001f8a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001f8c:	230b      	movs	r3, #11
 8001f8e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f90:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f94:	4619      	mov	r1, r3
 8001f96:	480e      	ldr	r0, [pc, #56]	@ (8001fd0 <HAL_ETH_MspInit+0x128>)
 8001f98:	f002 fec2 	bl	8004d20 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8001f9c:	2386      	movs	r3, #134	@ 0x86
 8001f9e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fa0:	2302      	movs	r3, #2
 8001fa2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001fa8:	2302      	movs	r3, #2
 8001faa:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001fac:	230b      	movs	r3, #11
 8001fae:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fb0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001fb4:	4619      	mov	r1, r3
 8001fb6:	4807      	ldr	r0, [pc, #28]	@ (8001fd4 <HAL_ETH_MspInit+0x12c>)
 8001fb8:	f002 feb2 	bl	8004d20 <HAL_GPIO_Init>

    /* USER CODE END ETH_MspInit 1 */

  }

}
 8001fbc:	bf00      	nop
 8001fbe:	3738      	adds	r7, #56	@ 0x38
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	bd80      	pop	{r7, pc}
 8001fc4:	40028000 	.word	0x40028000
 8001fc8:	40023800 	.word	0x40023800
 8001fcc:	40021800 	.word	0x40021800
 8001fd0:	40020800 	.word	0x40020800
 8001fd4:	40020000 	.word	0x40020000

08001fd8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	b0ac      	sub	sp, #176	@ 0xb0
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fe0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	601a      	str	r2, [r3, #0]
 8001fe8:	605a      	str	r2, [r3, #4]
 8001fea:	609a      	str	r2, [r3, #8]
 8001fec:	60da      	str	r2, [r3, #12]
 8001fee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001ff0:	f107 0318 	add.w	r3, r7, #24
 8001ff4:	2284      	movs	r2, #132	@ 0x84
 8001ff6:	2100      	movs	r1, #0
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	f012 fc97 	bl	801492c <memset>
  if(hi2c->Instance==I2C1)
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	4a44      	ldr	r2, [pc, #272]	@ (8002114 <HAL_I2C_MspInit+0x13c>)
 8002004:	4293      	cmp	r3, r2
 8002006:	d13d      	bne.n	8002084 <HAL_I2C_MspInit+0xac>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002008:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800200c:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800200e:	2300      	movs	r3, #0
 8002010:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002012:	f107 0318 	add.w	r3, r7, #24
 8002016:	4618      	mov	r0, r3
 8002018:	f006 fb94 	bl	8008744 <HAL_RCCEx_PeriphCLKConfig>
 800201c:	4603      	mov	r3, r0
 800201e:	2b00      	cmp	r3, #0
 8002020:	d001      	beq.n	8002026 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8002022:	f7ff fdb5 	bl	8001b90 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002026:	4b3c      	ldr	r3, [pc, #240]	@ (8002118 <HAL_I2C_MspInit+0x140>)
 8002028:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800202a:	4a3b      	ldr	r2, [pc, #236]	@ (8002118 <HAL_I2C_MspInit+0x140>)
 800202c:	f043 0302 	orr.w	r3, r3, #2
 8002030:	6313      	str	r3, [r2, #48]	@ 0x30
 8002032:	4b39      	ldr	r3, [pc, #228]	@ (8002118 <HAL_I2C_MspInit+0x140>)
 8002034:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002036:	f003 0302 	and.w	r3, r3, #2
 800203a:	617b      	str	r3, [r7, #20]
 800203c:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = ARDUINO_SCL_D15_Pin|ARDUINO_SDA_D14_Pin;
 800203e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002042:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002046:	2312      	movs	r3, #18
 8002048:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800204c:	2301      	movs	r3, #1
 800204e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002052:	2300      	movs	r3, #0
 8002054:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002058:	2304      	movs	r3, #4
 800205a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800205e:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002062:	4619      	mov	r1, r3
 8002064:	482d      	ldr	r0, [pc, #180]	@ (800211c <HAL_I2C_MspInit+0x144>)
 8002066:	f002 fe5b 	bl	8004d20 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800206a:	4b2b      	ldr	r3, [pc, #172]	@ (8002118 <HAL_I2C_MspInit+0x140>)
 800206c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800206e:	4a2a      	ldr	r2, [pc, #168]	@ (8002118 <HAL_I2C_MspInit+0x140>)
 8002070:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002074:	6413      	str	r3, [r2, #64]	@ 0x40
 8002076:	4b28      	ldr	r3, [pc, #160]	@ (8002118 <HAL_I2C_MspInit+0x140>)
 8002078:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800207a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800207e:	613b      	str	r3, [r7, #16]
 8002080:	693b      	ldr	r3, [r7, #16]
    /* USER CODE BEGIN I2C3_MspInit 1 */

    /* USER CODE END I2C3_MspInit 1 */
  }

}
 8002082:	e042      	b.n	800210a <HAL_I2C_MspInit+0x132>
  else if(hi2c->Instance==I2C3)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	4a25      	ldr	r2, [pc, #148]	@ (8002120 <HAL_I2C_MspInit+0x148>)
 800208a:	4293      	cmp	r3, r2
 800208c:	d13d      	bne.n	800210a <HAL_I2C_MspInit+0x132>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 800208e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002092:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 8002094:	2300      	movs	r3, #0
 8002096:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800209a:	f107 0318 	add.w	r3, r7, #24
 800209e:	4618      	mov	r0, r3
 80020a0:	f006 fb50 	bl	8008744 <HAL_RCCEx_PeriphCLKConfig>
 80020a4:	4603      	mov	r3, r0
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d001      	beq.n	80020ae <HAL_I2C_MspInit+0xd6>
      Error_Handler();
 80020aa:	f7ff fd71 	bl	8001b90 <Error_Handler>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 80020ae:	4b1a      	ldr	r3, [pc, #104]	@ (8002118 <HAL_I2C_MspInit+0x140>)
 80020b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020b2:	4a19      	ldr	r2, [pc, #100]	@ (8002118 <HAL_I2C_MspInit+0x140>)
 80020b4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80020b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80020ba:	4b17      	ldr	r3, [pc, #92]	@ (8002118 <HAL_I2C_MspInit+0x140>)
 80020bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80020c2:	60fb      	str	r3, [r7, #12]
 80020c4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LCD_SCL_Pin|LCD_SDA_Pin;
 80020c6:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 80020ca:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80020ce:	2312      	movs	r3, #18
 80020d0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80020d4:	2301      	movs	r3, #1
 80020d6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020da:	2303      	movs	r3, #3
 80020dc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80020e0:	2304      	movs	r3, #4
 80020e2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80020e6:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80020ea:	4619      	mov	r1, r3
 80020ec:	480d      	ldr	r0, [pc, #52]	@ (8002124 <HAL_I2C_MspInit+0x14c>)
 80020ee:	f002 fe17 	bl	8004d20 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 80020f2:	4b09      	ldr	r3, [pc, #36]	@ (8002118 <HAL_I2C_MspInit+0x140>)
 80020f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020f6:	4a08      	ldr	r2, [pc, #32]	@ (8002118 <HAL_I2C_MspInit+0x140>)
 80020f8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80020fc:	6413      	str	r3, [r2, #64]	@ 0x40
 80020fe:	4b06      	ldr	r3, [pc, #24]	@ (8002118 <HAL_I2C_MspInit+0x140>)
 8002100:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002102:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002106:	60bb      	str	r3, [r7, #8]
 8002108:	68bb      	ldr	r3, [r7, #8]
}
 800210a:	bf00      	nop
 800210c:	37b0      	adds	r7, #176	@ 0xb0
 800210e:	46bd      	mov	sp, r7
 8002110:	bd80      	pop	{r7, pc}
 8002112:	bf00      	nop
 8002114:	40005400 	.word	0x40005400
 8002118:	40023800 	.word	0x40023800
 800211c:	40020400 	.word	0x40020400
 8002120:	40005c00 	.word	0x40005c00
 8002124:	40021c00 	.word	0x40021c00

08002128 <HAL_LTDC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hltdc: LTDC handle pointer
  * @retval None
  */
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b08e      	sub	sp, #56	@ 0x38
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002130:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002134:	2200      	movs	r2, #0
 8002136:	601a      	str	r2, [r3, #0]
 8002138:	605a      	str	r2, [r3, #4]
 800213a:	609a      	str	r2, [r3, #8]
 800213c:	60da      	str	r2, [r3, #12]
 800213e:	611a      	str	r2, [r3, #16]
  if(hltdc->Instance==LTDC)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	4a55      	ldr	r2, [pc, #340]	@ (800229c <HAL_LTDC_MspInit+0x174>)
 8002146:	4293      	cmp	r3, r2
 8002148:	f040 80a3 	bne.w	8002292 <HAL_LTDC_MspInit+0x16a>
  {
    /* USER CODE BEGIN LTDC_MspInit 0 */

    /* USER CODE END LTDC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 800214c:	4b54      	ldr	r3, [pc, #336]	@ (80022a0 <HAL_LTDC_MspInit+0x178>)
 800214e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002150:	4a53      	ldr	r2, [pc, #332]	@ (80022a0 <HAL_LTDC_MspInit+0x178>)
 8002152:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002156:	6453      	str	r3, [r2, #68]	@ 0x44
 8002158:	4b51      	ldr	r3, [pc, #324]	@ (80022a0 <HAL_LTDC_MspInit+0x178>)
 800215a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800215c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002160:	623b      	str	r3, [r7, #32]
 8002162:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002164:	4b4e      	ldr	r3, [pc, #312]	@ (80022a0 <HAL_LTDC_MspInit+0x178>)
 8002166:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002168:	4a4d      	ldr	r2, [pc, #308]	@ (80022a0 <HAL_LTDC_MspInit+0x178>)
 800216a:	f043 0310 	orr.w	r3, r3, #16
 800216e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002170:	4b4b      	ldr	r3, [pc, #300]	@ (80022a0 <HAL_LTDC_MspInit+0x178>)
 8002172:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002174:	f003 0310 	and.w	r3, r3, #16
 8002178:	61fb      	str	r3, [r7, #28]
 800217a:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 800217c:	4b48      	ldr	r3, [pc, #288]	@ (80022a0 <HAL_LTDC_MspInit+0x178>)
 800217e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002180:	4a47      	ldr	r2, [pc, #284]	@ (80022a0 <HAL_LTDC_MspInit+0x178>)
 8002182:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002186:	6313      	str	r3, [r2, #48]	@ 0x30
 8002188:	4b45      	ldr	r3, [pc, #276]	@ (80022a0 <HAL_LTDC_MspInit+0x178>)
 800218a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800218c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002190:	61bb      	str	r3, [r7, #24]
 8002192:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOK_CLK_ENABLE();
 8002194:	4b42      	ldr	r3, [pc, #264]	@ (80022a0 <HAL_LTDC_MspInit+0x178>)
 8002196:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002198:	4a41      	ldr	r2, [pc, #260]	@ (80022a0 <HAL_LTDC_MspInit+0x178>)
 800219a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800219e:	6313      	str	r3, [r2, #48]	@ 0x30
 80021a0:	4b3f      	ldr	r3, [pc, #252]	@ (80022a0 <HAL_LTDC_MspInit+0x178>)
 80021a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80021a8:	617b      	str	r3, [r7, #20]
 80021aa:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80021ac:	4b3c      	ldr	r3, [pc, #240]	@ (80022a0 <HAL_LTDC_MspInit+0x178>)
 80021ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021b0:	4a3b      	ldr	r2, [pc, #236]	@ (80022a0 <HAL_LTDC_MspInit+0x178>)
 80021b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80021b6:	6313      	str	r3, [r2, #48]	@ 0x30
 80021b8:	4b39      	ldr	r3, [pc, #228]	@ (80022a0 <HAL_LTDC_MspInit+0x178>)
 80021ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80021c0:	613b      	str	r3, [r7, #16]
 80021c2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 80021c4:	4b36      	ldr	r3, [pc, #216]	@ (80022a0 <HAL_LTDC_MspInit+0x178>)
 80021c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021c8:	4a35      	ldr	r2, [pc, #212]	@ (80022a0 <HAL_LTDC_MspInit+0x178>)
 80021ca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80021ce:	6313      	str	r3, [r2, #48]	@ 0x30
 80021d0:	4b33      	ldr	r3, [pc, #204]	@ (80022a0 <HAL_LTDC_MspInit+0x178>)
 80021d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021d8:	60fb      	str	r3, [r7, #12]
 80021da:	68fb      	ldr	r3, [r7, #12]
    PJ3     ------> LTDC_R4
    PJ2     ------> LTDC_R3
    PJ0     ------> LTDC_R1
    PJ1     ------> LTDC_R2
    */
    GPIO_InitStruct.Pin = LCD_B0_Pin;
 80021dc:	2310      	movs	r3, #16
 80021de:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021e0:	2302      	movs	r3, #2
 80021e2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021e4:	2300      	movs	r3, #0
 80021e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021e8:	2300      	movs	r3, #0
 80021ea:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80021ec:	230e      	movs	r3, #14
 80021ee:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(LCD_B0_GPIO_Port, &GPIO_InitStruct);
 80021f0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80021f4:	4619      	mov	r1, r3
 80021f6:	482b      	ldr	r0, [pc, #172]	@ (80022a4 <HAL_LTDC_MspInit+0x17c>)
 80021f8:	f002 fd92 	bl	8004d20 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B1_Pin|LCD_B2_Pin|LCD_B3_Pin|LCD_G4_Pin
 80021fc:	f64e 73ff 	movw	r3, #61439	@ 0xefff
 8002200:	627b      	str	r3, [r7, #36]	@ 0x24
                          |LCD_G1_Pin|LCD_G3_Pin|LCD_G0_Pin|LCD_G2_Pin
                          |LCD_R7_Pin|LCD_R5_Pin|LCD_R6_Pin|LCD_R4_Pin
                          |LCD_R3_Pin|LCD_R1_Pin|LCD_R2_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002202:	2302      	movs	r3, #2
 8002204:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002206:	2300      	movs	r3, #0
 8002208:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800220a:	2300      	movs	r3, #0
 800220c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800220e:	230e      	movs	r3, #14
 8002210:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 8002212:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002216:	4619      	mov	r1, r3
 8002218:	4823      	ldr	r0, [pc, #140]	@ (80022a8 <HAL_LTDC_MspInit+0x180>)
 800221a:	f002 fd81 	bl	8004d20 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_DE_Pin|LCD_B7_Pin|LCD_B6_Pin|LCD_B5_Pin
 800221e:	23f7      	movs	r3, #247	@ 0xf7
 8002220:	627b      	str	r3, [r7, #36]	@ 0x24
                          |LCD_G6_Pin|LCD_G7_Pin|LCD_G5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002222:	2302      	movs	r3, #2
 8002224:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002226:	2300      	movs	r3, #0
 8002228:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800222a:	2300      	movs	r3, #0
 800222c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800222e:	230e      	movs	r3, #14
 8002230:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 8002232:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002236:	4619      	mov	r1, r3
 8002238:	481c      	ldr	r0, [pc, #112]	@ (80022ac <HAL_LTDC_MspInit+0x184>)
 800223a:	f002 fd71 	bl	8004d20 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B4_Pin;
 800223e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002242:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002244:	2302      	movs	r3, #2
 8002246:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002248:	2300      	movs	r3, #0
 800224a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800224c:	2300      	movs	r3, #0
 800224e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8002250:	2309      	movs	r3, #9
 8002252:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(LCD_B4_GPIO_Port, &GPIO_InitStruct);
 8002254:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002258:	4619      	mov	r1, r3
 800225a:	4815      	ldr	r0, [pc, #84]	@ (80022b0 <HAL_LTDC_MspInit+0x188>)
 800225c:	f002 fd60 	bl	8004d20 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_HSYNC_Pin|LCD_VSYNC_Pin|LCD_R0_Pin|LCD_CLK_Pin;
 8002260:	f44f 4346 	mov.w	r3, #50688	@ 0xc600
 8002264:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002266:	2302      	movs	r3, #2
 8002268:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800226a:	2300      	movs	r3, #0
 800226c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800226e:	2300      	movs	r3, #0
 8002270:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002272:	230e      	movs	r3, #14
 8002274:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8002276:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800227a:	4619      	mov	r1, r3
 800227c:	480d      	ldr	r0, [pc, #52]	@ (80022b4 <HAL_LTDC_MspInit+0x18c>)
 800227e:	f002 fd4f 	bl	8004d20 <HAL_GPIO_Init>

    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 5, 0);
 8002282:	2200      	movs	r2, #0
 8002284:	2105      	movs	r1, #5
 8002286:	2058      	movs	r0, #88	@ 0x58
 8002288:	f001 fa7e 	bl	8003788 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 800228c:	2058      	movs	r0, #88	@ 0x58
 800228e:	f001 fa97 	bl	80037c0 <HAL_NVIC_EnableIRQ>

    /* USER CODE END LTDC_MspInit 1 */

  }

}
 8002292:	bf00      	nop
 8002294:	3738      	adds	r7, #56	@ 0x38
 8002296:	46bd      	mov	sp, r7
 8002298:	bd80      	pop	{r7, pc}
 800229a:	bf00      	nop
 800229c:	40016800 	.word	0x40016800
 80022a0:	40023800 	.word	0x40023800
 80022a4:	40021000 	.word	0x40021000
 80022a8:	40022400 	.word	0x40022400
 80022ac:	40022800 	.word	0x40022800
 80022b0:	40021800 	.word	0x40021800
 80022b4:	40022000 	.word	0x40022000

080022b8 <HAL_QSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hqspi: QSPI handle pointer
  * @retval None
  */
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b08c      	sub	sp, #48	@ 0x30
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022c0:	f107 031c 	add.w	r3, r7, #28
 80022c4:	2200      	movs	r2, #0
 80022c6:	601a      	str	r2, [r3, #0]
 80022c8:	605a      	str	r2, [r3, #4]
 80022ca:	609a      	str	r2, [r3, #8]
 80022cc:	60da      	str	r2, [r3, #12]
 80022ce:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	4a3b      	ldr	r2, [pc, #236]	@ (80023c4 <HAL_QSPI_MspInit+0x10c>)
 80022d6:	4293      	cmp	r3, r2
 80022d8:	d170      	bne.n	80023bc <HAL_QSPI_MspInit+0x104>
  {
    /* USER CODE BEGIN QUADSPI_MspInit 0 */

    /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 80022da:	4b3b      	ldr	r3, [pc, #236]	@ (80023c8 <HAL_QSPI_MspInit+0x110>)
 80022dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80022de:	4a3a      	ldr	r2, [pc, #232]	@ (80023c8 <HAL_QSPI_MspInit+0x110>)
 80022e0:	f043 0302 	orr.w	r3, r3, #2
 80022e4:	6393      	str	r3, [r2, #56]	@ 0x38
 80022e6:	4b38      	ldr	r3, [pc, #224]	@ (80023c8 <HAL_QSPI_MspInit+0x110>)
 80022e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80022ea:	f003 0302 	and.w	r3, r3, #2
 80022ee:	61bb      	str	r3, [r7, #24]
 80022f0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80022f2:	4b35      	ldr	r3, [pc, #212]	@ (80023c8 <HAL_QSPI_MspInit+0x110>)
 80022f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022f6:	4a34      	ldr	r2, [pc, #208]	@ (80023c8 <HAL_QSPI_MspInit+0x110>)
 80022f8:	f043 0310 	orr.w	r3, r3, #16
 80022fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80022fe:	4b32      	ldr	r3, [pc, #200]	@ (80023c8 <HAL_QSPI_MspInit+0x110>)
 8002300:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002302:	f003 0310 	and.w	r3, r3, #16
 8002306:	617b      	str	r3, [r7, #20]
 8002308:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800230a:	4b2f      	ldr	r3, [pc, #188]	@ (80023c8 <HAL_QSPI_MspInit+0x110>)
 800230c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800230e:	4a2e      	ldr	r2, [pc, #184]	@ (80023c8 <HAL_QSPI_MspInit+0x110>)
 8002310:	f043 0302 	orr.w	r3, r3, #2
 8002314:	6313      	str	r3, [r2, #48]	@ 0x30
 8002316:	4b2c      	ldr	r3, [pc, #176]	@ (80023c8 <HAL_QSPI_MspInit+0x110>)
 8002318:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800231a:	f003 0302 	and.w	r3, r3, #2
 800231e:	613b      	str	r3, [r7, #16]
 8002320:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002322:	4b29      	ldr	r3, [pc, #164]	@ (80023c8 <HAL_QSPI_MspInit+0x110>)
 8002324:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002326:	4a28      	ldr	r2, [pc, #160]	@ (80023c8 <HAL_QSPI_MspInit+0x110>)
 8002328:	f043 0308 	orr.w	r3, r3, #8
 800232c:	6313      	str	r3, [r2, #48]	@ 0x30
 800232e:	4b26      	ldr	r3, [pc, #152]	@ (80023c8 <HAL_QSPI_MspInit+0x110>)
 8002330:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002332:	f003 0308 	and.w	r3, r3, #8
 8002336:	60fb      	str	r3, [r7, #12]
 8002338:	68fb      	ldr	r3, [r7, #12]
    PB2     ------> QUADSPI_CLK
    PD12     ------> QUADSPI_BK1_IO1
    PD13     ------> QUADSPI_BK1_IO3
    PD11     ------> QUADSPI_BK1_IO0
    */
    GPIO_InitStruct.Pin = QSPI_D2_Pin;
 800233a:	2304      	movs	r3, #4
 800233c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800233e:	2302      	movs	r3, #2
 8002340:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002342:	2300      	movs	r3, #0
 8002344:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002346:	2303      	movs	r3, #3
 8002348:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 800234a:	2309      	movs	r3, #9
 800234c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(QSPI_D2_GPIO_Port, &GPIO_InitStruct);
 800234e:	f107 031c 	add.w	r3, r7, #28
 8002352:	4619      	mov	r1, r3
 8002354:	481d      	ldr	r0, [pc, #116]	@ (80023cc <HAL_QSPI_MspInit+0x114>)
 8002356:	f002 fce3 	bl	8004d20 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_NCS_Pin;
 800235a:	2340      	movs	r3, #64	@ 0x40
 800235c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800235e:	2302      	movs	r3, #2
 8002360:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002362:	2300      	movs	r3, #0
 8002364:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002366:	2303      	movs	r3, #3
 8002368:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 800236a:	230a      	movs	r3, #10
 800236c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(QSPI_NCS_GPIO_Port, &GPIO_InitStruct);
 800236e:	f107 031c 	add.w	r3, r7, #28
 8002372:	4619      	mov	r1, r3
 8002374:	4816      	ldr	r0, [pc, #88]	@ (80023d0 <HAL_QSPI_MspInit+0x118>)
 8002376:	f002 fcd3 	bl	8004d20 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800237a:	2304      	movs	r3, #4
 800237c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800237e:	2302      	movs	r3, #2
 8002380:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002382:	2300      	movs	r3, #0
 8002384:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002386:	2303      	movs	r3, #3
 8002388:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 800238a:	2309      	movs	r3, #9
 800238c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800238e:	f107 031c 	add.w	r3, r7, #28
 8002392:	4619      	mov	r1, r3
 8002394:	480e      	ldr	r0, [pc, #56]	@ (80023d0 <HAL_QSPI_MspInit+0x118>)
 8002396:	f002 fcc3 	bl	8004d20 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_D1_Pin|QSPI_D3_Pin|QSPI_D0_Pin;
 800239a:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 800239e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023a0:	2302      	movs	r3, #2
 80023a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023a4:	2300      	movs	r3, #0
 80023a6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023a8:	2303      	movs	r3, #3
 80023aa:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 80023ac:	2309      	movs	r3, #9
 80023ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80023b0:	f107 031c 	add.w	r3, r7, #28
 80023b4:	4619      	mov	r1, r3
 80023b6:	4807      	ldr	r0, [pc, #28]	@ (80023d4 <HAL_QSPI_MspInit+0x11c>)
 80023b8:	f002 fcb2 	bl	8004d20 <HAL_GPIO_Init>

    /* USER CODE END QUADSPI_MspInit 1 */

  }

}
 80023bc:	bf00      	nop
 80023be:	3730      	adds	r7, #48	@ 0x30
 80023c0:	46bd      	mov	sp, r7
 80023c2:	bd80      	pop	{r7, pc}
 80023c4:	a0001000 	.word	0xa0001000
 80023c8:	40023800 	.word	0x40023800
 80023cc:	40021000 	.word	0x40021000
 80023d0:	40020400 	.word	0x40020400
 80023d4:	40020c00 	.word	0x40020c00

080023d8 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b0a4      	sub	sp, #144	@ 0x90
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80023e0:	f107 030c 	add.w	r3, r7, #12
 80023e4:	2284      	movs	r2, #132	@ 0x84
 80023e6:	2100      	movs	r1, #0
 80023e8:	4618      	mov	r0, r3
 80023ea:	f012 fa9f 	bl	801492c <memset>
  if(hrtc->Instance==RTC)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	4a0e      	ldr	r2, [pc, #56]	@ (800242c <HAL_RTC_MspInit+0x54>)
 80023f4:	4293      	cmp	r3, r2
 80023f6:	d114      	bne.n	8002422 <HAL_RTC_MspInit+0x4a>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80023f8:	2320      	movs	r3, #32
 80023fa:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80023fc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002400:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002402:	f107 030c 	add.w	r3, r7, #12
 8002406:	4618      	mov	r0, r3
 8002408:	f006 f99c 	bl	8008744 <HAL_RCCEx_PeriphCLKConfig>
 800240c:	4603      	mov	r3, r0
 800240e:	2b00      	cmp	r3, #0
 8002410:	d001      	beq.n	8002416 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8002412:	f7ff fbbd 	bl	8001b90 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002416:	4b06      	ldr	r3, [pc, #24]	@ (8002430 <HAL_RTC_MspInit+0x58>)
 8002418:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800241a:	4a05      	ldr	r2, [pc, #20]	@ (8002430 <HAL_RTC_MspInit+0x58>)
 800241c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002420:	6713      	str	r3, [r2, #112]	@ 0x70

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8002422:	bf00      	nop
 8002424:	3790      	adds	r7, #144	@ 0x90
 8002426:	46bd      	mov	sp, r7
 8002428:	bd80      	pop	{r7, pc}
 800242a:	bf00      	nop
 800242c:	40002800 	.word	0x40002800
 8002430:	40023800 	.word	0x40023800

08002434 <HAL_SD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hsd: SD handle pointer
  * @retval None
  */
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b08a      	sub	sp, #40	@ 0x28
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800243c:	f107 0314 	add.w	r3, r7, #20
 8002440:	2200      	movs	r2, #0
 8002442:	601a      	str	r2, [r3, #0]
 8002444:	605a      	str	r2, [r3, #4]
 8002446:	609a      	str	r2, [r3, #8]
 8002448:	60da      	str	r2, [r3, #12]
 800244a:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDMMC1)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	4a25      	ldr	r2, [pc, #148]	@ (80024e8 <HAL_SD_MspInit+0xb4>)
 8002452:	4293      	cmp	r3, r2
 8002454:	d144      	bne.n	80024e0 <HAL_SD_MspInit+0xac>
  {
    /* USER CODE BEGIN SDMMC1_MspInit 0 */

    /* USER CODE END SDMMC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8002456:	4b25      	ldr	r3, [pc, #148]	@ (80024ec <HAL_SD_MspInit+0xb8>)
 8002458:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800245a:	4a24      	ldr	r2, [pc, #144]	@ (80024ec <HAL_SD_MspInit+0xb8>)
 800245c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002460:	6453      	str	r3, [r2, #68]	@ 0x44
 8002462:	4b22      	ldr	r3, [pc, #136]	@ (80024ec <HAL_SD_MspInit+0xb8>)
 8002464:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002466:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800246a:	613b      	str	r3, [r7, #16]
 800246c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800246e:	4b1f      	ldr	r3, [pc, #124]	@ (80024ec <HAL_SD_MspInit+0xb8>)
 8002470:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002472:	4a1e      	ldr	r2, [pc, #120]	@ (80024ec <HAL_SD_MspInit+0xb8>)
 8002474:	f043 0304 	orr.w	r3, r3, #4
 8002478:	6313      	str	r3, [r2, #48]	@ 0x30
 800247a:	4b1c      	ldr	r3, [pc, #112]	@ (80024ec <HAL_SD_MspInit+0xb8>)
 800247c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800247e:	f003 0304 	and.w	r3, r3, #4
 8002482:	60fb      	str	r3, [r7, #12]
 8002484:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002486:	4b19      	ldr	r3, [pc, #100]	@ (80024ec <HAL_SD_MspInit+0xb8>)
 8002488:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800248a:	4a18      	ldr	r2, [pc, #96]	@ (80024ec <HAL_SD_MspInit+0xb8>)
 800248c:	f043 0308 	orr.w	r3, r3, #8
 8002490:	6313      	str	r3, [r2, #48]	@ 0x30
 8002492:	4b16      	ldr	r3, [pc, #88]	@ (80024ec <HAL_SD_MspInit+0xb8>)
 8002494:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002496:	f003 0308 	and.w	r3, r3, #8
 800249a:	60bb      	str	r3, [r7, #8]
 800249c:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDMMC1_D2
    PD2     ------> SDMMC1_CMD
    PC9     ------> SDMMC1_D1
    PC8     ------> SDMMC1_D0
    */
    GPIO_InitStruct.Pin = SDMMC_CK_Pin|SDMMC_D3_Pin|SDMMC_D2_Pin|GPIO_PIN_9
 800249e:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 80024a2:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_8;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024a4:	2302      	movs	r3, #2
 80024a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024a8:	2300      	movs	r3, #0
 80024aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024ac:	2303      	movs	r3, #3
 80024ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80024b0:	230c      	movs	r3, #12
 80024b2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80024b4:	f107 0314 	add.w	r3, r7, #20
 80024b8:	4619      	mov	r1, r3
 80024ba:	480d      	ldr	r0, [pc, #52]	@ (80024f0 <HAL_SD_MspInit+0xbc>)
 80024bc:	f002 fc30 	bl	8004d20 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SDMMC_CMD_Pin;
 80024c0:	2304      	movs	r3, #4
 80024c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024c4:	2302      	movs	r3, #2
 80024c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024c8:	2300      	movs	r3, #0
 80024ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024cc:	2303      	movs	r3, #3
 80024ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80024d0:	230c      	movs	r3, #12
 80024d2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SDMMC_CMD_GPIO_Port, &GPIO_InitStruct);
 80024d4:	f107 0314 	add.w	r3, r7, #20
 80024d8:	4619      	mov	r1, r3
 80024da:	4806      	ldr	r0, [pc, #24]	@ (80024f4 <HAL_SD_MspInit+0xc0>)
 80024dc:	f002 fc20 	bl	8004d20 <HAL_GPIO_Init>

    /* USER CODE END SDMMC1_MspInit 1 */

  }

}
 80024e0:	bf00      	nop
 80024e2:	3728      	adds	r7, #40	@ 0x28
 80024e4:	46bd      	mov	sp, r7
 80024e6:	bd80      	pop	{r7, pc}
 80024e8:	40012c00 	.word	0x40012c00
 80024ec:	40023800 	.word	0x40023800
 80024f0:	40020800 	.word	0x40020800
 80024f4:	40020c00 	.word	0x40020c00

080024f8 <HAL_SPDIFRX_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspdifrx: SPDIFRX handle pointer
  * @retval None
  */
void HAL_SPDIFRX_MspInit(SPDIFRX_HandleTypeDef* hspdifrx)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b0aa      	sub	sp, #168	@ 0xa8
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002500:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8002504:	2200      	movs	r2, #0
 8002506:	601a      	str	r2, [r3, #0]
 8002508:	605a      	str	r2, [r3, #4]
 800250a:	609a      	str	r2, [r3, #8]
 800250c:	60da      	str	r2, [r3, #12]
 800250e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002510:	f107 0310 	add.w	r3, r7, #16
 8002514:	2284      	movs	r2, #132	@ 0x84
 8002516:	2100      	movs	r1, #0
 8002518:	4618      	mov	r0, r3
 800251a:	f012 fa07 	bl	801492c <memset>
  if(hspdifrx->Instance==SPDIFRX)
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f1b3 2f40 	cmp.w	r3, #1073758208	@ 0x40004000
 8002526:	d143      	bne.n	80025b0 <HAL_SPDIFRX_MspInit+0xb8>

    /* USER CODE END SPDIFRX_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPDIFRX;
 8002528:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800252c:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 100;
 800252e:	2364      	movs	r3, #100	@ 0x64
 8002530:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SP = RCC_PLLP_DIV2;
 8002532:	2302      	movs	r3, #2
 8002534:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8002536:	2302      	movs	r3, #2
 8002538:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SQ = 2;
 800253a:	2302      	movs	r3, #2
 800253c:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLI2SDivQ = 1;
 800253e:	2301      	movs	r3, #1
 8002540:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002542:	f107 0310 	add.w	r3, r7, #16
 8002546:	4618      	mov	r0, r3
 8002548:	f006 f8fc 	bl	8008744 <HAL_RCCEx_PeriphCLKConfig>
 800254c:	4603      	mov	r3, r0
 800254e:	2b00      	cmp	r3, #0
 8002550:	d001      	beq.n	8002556 <HAL_SPDIFRX_MspInit+0x5e>
    {
      Error_Handler();
 8002552:	f7ff fb1d 	bl	8001b90 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPDIFRX_CLK_ENABLE();
 8002556:	4b18      	ldr	r3, [pc, #96]	@ (80025b8 <HAL_SPDIFRX_MspInit+0xc0>)
 8002558:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800255a:	4a17      	ldr	r2, [pc, #92]	@ (80025b8 <HAL_SPDIFRX_MspInit+0xc0>)
 800255c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002560:	6413      	str	r3, [r2, #64]	@ 0x40
 8002562:	4b15      	ldr	r3, [pc, #84]	@ (80025b8 <HAL_SPDIFRX_MspInit+0xc0>)
 8002564:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002566:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800256a:	60fb      	str	r3, [r7, #12]
 800256c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800256e:	4b12      	ldr	r3, [pc, #72]	@ (80025b8 <HAL_SPDIFRX_MspInit+0xc0>)
 8002570:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002572:	4a11      	ldr	r2, [pc, #68]	@ (80025b8 <HAL_SPDIFRX_MspInit+0xc0>)
 8002574:	f043 0308 	orr.w	r3, r3, #8
 8002578:	6313      	str	r3, [r2, #48]	@ 0x30
 800257a:	4b0f      	ldr	r3, [pc, #60]	@ (80025b8 <HAL_SPDIFRX_MspInit+0xc0>)
 800257c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800257e:	f003 0308 	and.w	r3, r3, #8
 8002582:	60bb      	str	r3, [r7, #8]
 8002584:	68bb      	ldr	r3, [r7, #8]
    /**SPDIFRX GPIO Configuration
    PD7     ------> SPDIFRX_IN0
    */
    GPIO_InitStruct.Pin = SPDIF_RX0_Pin;
 8002586:	2380      	movs	r3, #128	@ 0x80
 8002588:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800258c:	2302      	movs	r3, #2
 800258e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002592:	2300      	movs	r3, #0
 8002594:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002598:	2300      	movs	r3, #0
 800259a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF8_SPDIFRX;
 800259e:	2308      	movs	r3, #8
 80025a0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(SPDIF_RX0_GPIO_Port, &GPIO_InitStruct);
 80025a4:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80025a8:	4619      	mov	r1, r3
 80025aa:	4804      	ldr	r0, [pc, #16]	@ (80025bc <HAL_SPDIFRX_MspInit+0xc4>)
 80025ac:	f002 fbb8 	bl	8004d20 <HAL_GPIO_Init>

    /* USER CODE END SPDIFRX_MspInit 1 */

  }

}
 80025b0:	bf00      	nop
 80025b2:	37a8      	adds	r7, #168	@ 0xa8
 80025b4:	46bd      	mov	sp, r7
 80025b6:	bd80      	pop	{r7, pc}
 80025b8:	40023800 	.word	0x40023800
 80025bc:	40020c00 	.word	0x40020c00

080025c0 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b08a      	sub	sp, #40	@ 0x28
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025c8:	f107 0314 	add.w	r3, r7, #20
 80025cc:	2200      	movs	r2, #0
 80025ce:	601a      	str	r2, [r3, #0]
 80025d0:	605a      	str	r2, [r3, #4]
 80025d2:	609a      	str	r2, [r3, #8]
 80025d4:	60da      	str	r2, [r3, #12]
 80025d6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	4a25      	ldr	r2, [pc, #148]	@ (8002674 <HAL_SPI_MspInit+0xb4>)
 80025de:	4293      	cmp	r3, r2
 80025e0:	d144      	bne.n	800266c <HAL_SPI_MspInit+0xac>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80025e2:	4b25      	ldr	r3, [pc, #148]	@ (8002678 <HAL_SPI_MspInit+0xb8>)
 80025e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025e6:	4a24      	ldr	r2, [pc, #144]	@ (8002678 <HAL_SPI_MspInit+0xb8>)
 80025e8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80025ec:	6413      	str	r3, [r2, #64]	@ 0x40
 80025ee:	4b22      	ldr	r3, [pc, #136]	@ (8002678 <HAL_SPI_MspInit+0xb8>)
 80025f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025f2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80025f6:	613b      	str	r3, [r7, #16]
 80025f8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOI_CLK_ENABLE();
 80025fa:	4b1f      	ldr	r3, [pc, #124]	@ (8002678 <HAL_SPI_MspInit+0xb8>)
 80025fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025fe:	4a1e      	ldr	r2, [pc, #120]	@ (8002678 <HAL_SPI_MspInit+0xb8>)
 8002600:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002604:	6313      	str	r3, [r2, #48]	@ 0x30
 8002606:	4b1c      	ldr	r3, [pc, #112]	@ (8002678 <HAL_SPI_MspInit+0xb8>)
 8002608:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800260a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800260e:	60fb      	str	r3, [r7, #12]
 8002610:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002612:	4b19      	ldr	r3, [pc, #100]	@ (8002678 <HAL_SPI_MspInit+0xb8>)
 8002614:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002616:	4a18      	ldr	r2, [pc, #96]	@ (8002678 <HAL_SPI_MspInit+0xb8>)
 8002618:	f043 0302 	orr.w	r3, r3, #2
 800261c:	6313      	str	r3, [r2, #48]	@ 0x30
 800261e:	4b16      	ldr	r3, [pc, #88]	@ (8002678 <HAL_SPI_MspInit+0xb8>)
 8002620:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002622:	f003 0302 	and.w	r3, r3, #2
 8002626:	60bb      	str	r3, [r7, #8]
 8002628:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PI1     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = ARDUINO_SCK_D13_Pin;
 800262a:	2302      	movs	r3, #2
 800262c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800262e:	2302      	movs	r3, #2
 8002630:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002632:	2300      	movs	r3, #0
 8002634:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002636:	2300      	movs	r3, #0
 8002638:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800263a:	2305      	movs	r3, #5
 800263c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(ARDUINO_SCK_D13_GPIO_Port, &GPIO_InitStruct);
 800263e:	f107 0314 	add.w	r3, r7, #20
 8002642:	4619      	mov	r1, r3
 8002644:	480d      	ldr	r0, [pc, #52]	@ (800267c <HAL_SPI_MspInit+0xbc>)
 8002646:	f002 fb6b 	bl	8004d20 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARDUINO_MISO_D12_Pin|ARDUINO_MOSI_PWM_D11_Pin;
 800264a:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 800264e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002650:	2302      	movs	r3, #2
 8002652:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002654:	2300      	movs	r3, #0
 8002656:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002658:	2300      	movs	r3, #0
 800265a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800265c:	2305      	movs	r3, #5
 800265e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002660:	f107 0314 	add.w	r3, r7, #20
 8002664:	4619      	mov	r1, r3
 8002666:	4806      	ldr	r0, [pc, #24]	@ (8002680 <HAL_SPI_MspInit+0xc0>)
 8002668:	f002 fb5a 	bl	8004d20 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 800266c:	bf00      	nop
 800266e:	3728      	adds	r7, #40	@ 0x28
 8002670:	46bd      	mov	sp, r7
 8002672:	bd80      	pop	{r7, pc}
 8002674:	40003800 	.word	0x40003800
 8002678:	40023800 	.word	0x40023800
 800267c:	40022000 	.word	0x40022000
 8002680:	40020400 	.word	0x40020400

08002684 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002684:	b480      	push	{r7}
 8002686:	b089      	sub	sp, #36	@ 0x24
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	4a2e      	ldr	r2, [pc, #184]	@ (800274c <HAL_TIM_Base_MspInit+0xc8>)
 8002692:	4293      	cmp	r3, r2
 8002694:	d10c      	bne.n	80026b0 <HAL_TIM_Base_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002696:	4b2e      	ldr	r3, [pc, #184]	@ (8002750 <HAL_TIM_Base_MspInit+0xcc>)
 8002698:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800269a:	4a2d      	ldr	r2, [pc, #180]	@ (8002750 <HAL_TIM_Base_MspInit+0xcc>)
 800269c:	f043 0301 	orr.w	r3, r3, #1
 80026a0:	6453      	str	r3, [r2, #68]	@ 0x44
 80026a2:	4b2b      	ldr	r3, [pc, #172]	@ (8002750 <HAL_TIM_Base_MspInit+0xcc>)
 80026a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026a6:	f003 0301 	and.w	r3, r3, #1
 80026aa:	61fb      	str	r3, [r7, #28]
 80026ac:	69fb      	ldr	r3, [r7, #28]
    /* USER CODE BEGIN TIM8_MspInit 1 */

    /* USER CODE END TIM8_MspInit 1 */
  }

}
 80026ae:	e046      	b.n	800273e <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM2)
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80026b8:	d10c      	bne.n	80026d4 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80026ba:	4b25      	ldr	r3, [pc, #148]	@ (8002750 <HAL_TIM_Base_MspInit+0xcc>)
 80026bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026be:	4a24      	ldr	r2, [pc, #144]	@ (8002750 <HAL_TIM_Base_MspInit+0xcc>)
 80026c0:	f043 0301 	orr.w	r3, r3, #1
 80026c4:	6413      	str	r3, [r2, #64]	@ 0x40
 80026c6:	4b22      	ldr	r3, [pc, #136]	@ (8002750 <HAL_TIM_Base_MspInit+0xcc>)
 80026c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026ca:	f003 0301 	and.w	r3, r3, #1
 80026ce:	61bb      	str	r3, [r7, #24]
 80026d0:	69bb      	ldr	r3, [r7, #24]
}
 80026d2:	e034      	b.n	800273e <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM3)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	4a1e      	ldr	r2, [pc, #120]	@ (8002754 <HAL_TIM_Base_MspInit+0xd0>)
 80026da:	4293      	cmp	r3, r2
 80026dc:	d10c      	bne.n	80026f8 <HAL_TIM_Base_MspInit+0x74>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80026de:	4b1c      	ldr	r3, [pc, #112]	@ (8002750 <HAL_TIM_Base_MspInit+0xcc>)
 80026e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026e2:	4a1b      	ldr	r2, [pc, #108]	@ (8002750 <HAL_TIM_Base_MspInit+0xcc>)
 80026e4:	f043 0302 	orr.w	r3, r3, #2
 80026e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80026ea:	4b19      	ldr	r3, [pc, #100]	@ (8002750 <HAL_TIM_Base_MspInit+0xcc>)
 80026ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026ee:	f003 0302 	and.w	r3, r3, #2
 80026f2:	617b      	str	r3, [r7, #20]
 80026f4:	697b      	ldr	r3, [r7, #20]
}
 80026f6:	e022      	b.n	800273e <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM5)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	4a16      	ldr	r2, [pc, #88]	@ (8002758 <HAL_TIM_Base_MspInit+0xd4>)
 80026fe:	4293      	cmp	r3, r2
 8002700:	d10c      	bne.n	800271c <HAL_TIM_Base_MspInit+0x98>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002702:	4b13      	ldr	r3, [pc, #76]	@ (8002750 <HAL_TIM_Base_MspInit+0xcc>)
 8002704:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002706:	4a12      	ldr	r2, [pc, #72]	@ (8002750 <HAL_TIM_Base_MspInit+0xcc>)
 8002708:	f043 0308 	orr.w	r3, r3, #8
 800270c:	6413      	str	r3, [r2, #64]	@ 0x40
 800270e:	4b10      	ldr	r3, [pc, #64]	@ (8002750 <HAL_TIM_Base_MspInit+0xcc>)
 8002710:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002712:	f003 0308 	and.w	r3, r3, #8
 8002716:	613b      	str	r3, [r7, #16]
 8002718:	693b      	ldr	r3, [r7, #16]
}
 800271a:	e010      	b.n	800273e <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM8)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	4a0e      	ldr	r2, [pc, #56]	@ (800275c <HAL_TIM_Base_MspInit+0xd8>)
 8002722:	4293      	cmp	r3, r2
 8002724:	d10b      	bne.n	800273e <HAL_TIM_Base_MspInit+0xba>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002726:	4b0a      	ldr	r3, [pc, #40]	@ (8002750 <HAL_TIM_Base_MspInit+0xcc>)
 8002728:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800272a:	4a09      	ldr	r2, [pc, #36]	@ (8002750 <HAL_TIM_Base_MspInit+0xcc>)
 800272c:	f043 0302 	orr.w	r3, r3, #2
 8002730:	6453      	str	r3, [r2, #68]	@ 0x44
 8002732:	4b07      	ldr	r3, [pc, #28]	@ (8002750 <HAL_TIM_Base_MspInit+0xcc>)
 8002734:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002736:	f003 0302 	and.w	r3, r3, #2
 800273a:	60fb      	str	r3, [r7, #12]
 800273c:	68fb      	ldr	r3, [r7, #12]
}
 800273e:	bf00      	nop
 8002740:	3724      	adds	r7, #36	@ 0x24
 8002742:	46bd      	mov	sp, r7
 8002744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002748:	4770      	bx	lr
 800274a:	bf00      	nop
 800274c:	40010000 	.word	0x40010000
 8002750:	40023800 	.word	0x40023800
 8002754:	40000400 	.word	0x40000400
 8002758:	40000c00 	.word	0x40000c00
 800275c:	40010400 	.word	0x40010400

08002760 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002760:	b480      	push	{r7}
 8002762:	b085      	sub	sp, #20
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM12)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	4a0a      	ldr	r2, [pc, #40]	@ (8002798 <HAL_TIM_PWM_MspInit+0x38>)
 800276e:	4293      	cmp	r3, r2
 8002770:	d10b      	bne.n	800278a <HAL_TIM_PWM_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM12_MspInit 0 */

    /* USER CODE END TIM12_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM12_CLK_ENABLE();
 8002772:	4b0a      	ldr	r3, [pc, #40]	@ (800279c <HAL_TIM_PWM_MspInit+0x3c>)
 8002774:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002776:	4a09      	ldr	r2, [pc, #36]	@ (800279c <HAL_TIM_PWM_MspInit+0x3c>)
 8002778:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800277c:	6413      	str	r3, [r2, #64]	@ 0x40
 800277e:	4b07      	ldr	r3, [pc, #28]	@ (800279c <HAL_TIM_PWM_MspInit+0x3c>)
 8002780:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002782:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002786:	60fb      	str	r3, [r7, #12]
 8002788:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM12_MspInit 1 */

  }

}
 800278a:	bf00      	nop
 800278c:	3714      	adds	r7, #20
 800278e:	46bd      	mov	sp, r7
 8002790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002794:	4770      	bx	lr
 8002796:	bf00      	nop
 8002798:	40001800 	.word	0x40001800
 800279c:	40023800 	.word	0x40023800

080027a0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80027a0:	b580      	push	{r7, lr}
 80027a2:	b08c      	sub	sp, #48	@ 0x30
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027a8:	f107 031c 	add.w	r3, r7, #28
 80027ac:	2200      	movs	r2, #0
 80027ae:	601a      	str	r2, [r3, #0]
 80027b0:	605a      	str	r2, [r3, #4]
 80027b2:	609a      	str	r2, [r3, #8]
 80027b4:	60da      	str	r2, [r3, #12]
 80027b6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	4a56      	ldr	r2, [pc, #344]	@ (8002918 <HAL_TIM_MspPostInit+0x178>)
 80027be:	4293      	cmp	r3, r2
 80027c0:	d11d      	bne.n	80027fe <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027c2:	4b56      	ldr	r3, [pc, #344]	@ (800291c <HAL_TIM_MspPostInit+0x17c>)
 80027c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027c6:	4a55      	ldr	r2, [pc, #340]	@ (800291c <HAL_TIM_MspPostInit+0x17c>)
 80027c8:	f043 0301 	orr.w	r3, r3, #1
 80027cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80027ce:	4b53      	ldr	r3, [pc, #332]	@ (800291c <HAL_TIM_MspPostInit+0x17c>)
 80027d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027d2:	f003 0301 	and.w	r3, r3, #1
 80027d6:	61bb      	str	r3, [r7, #24]
 80027d8:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = ARDUINO_PWM_D10_Pin;
 80027da:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80027de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027e0:	2302      	movs	r3, #2
 80027e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027e4:	2300      	movs	r3, #0
 80027e6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027e8:	2300      	movs	r3, #0
 80027ea:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80027ec:	2301      	movs	r3, #1
 80027ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D10_GPIO_Port, &GPIO_InitStruct);
 80027f0:	f107 031c 	add.w	r3, r7, #28
 80027f4:	4619      	mov	r1, r3
 80027f6:	484a      	ldr	r0, [pc, #296]	@ (8002920 <HAL_TIM_MspPostInit+0x180>)
 80027f8:	f002 fa92 	bl	8004d20 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM12_MspPostInit 1 */

    /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 80027fc:	e087      	b.n	800290e <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM2)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002806:	d11d      	bne.n	8002844 <HAL_TIM_MspPostInit+0xa4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002808:	4b44      	ldr	r3, [pc, #272]	@ (800291c <HAL_TIM_MspPostInit+0x17c>)
 800280a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800280c:	4a43      	ldr	r2, [pc, #268]	@ (800291c <HAL_TIM_MspPostInit+0x17c>)
 800280e:	f043 0301 	orr.w	r3, r3, #1
 8002812:	6313      	str	r3, [r2, #48]	@ 0x30
 8002814:	4b41      	ldr	r3, [pc, #260]	@ (800291c <HAL_TIM_MspPostInit+0x17c>)
 8002816:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002818:	f003 0301 	and.w	r3, r3, #1
 800281c:	617b      	str	r3, [r7, #20]
 800281e:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = ARDUINO_PWM_D9_Pin;
 8002820:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002824:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002826:	2302      	movs	r3, #2
 8002828:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800282a:	2300      	movs	r3, #0
 800282c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800282e:	2300      	movs	r3, #0
 8002830:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002832:	2301      	movs	r3, #1
 8002834:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D9_GPIO_Port, &GPIO_InitStruct);
 8002836:	f107 031c 	add.w	r3, r7, #28
 800283a:	4619      	mov	r1, r3
 800283c:	4838      	ldr	r0, [pc, #224]	@ (8002920 <HAL_TIM_MspPostInit+0x180>)
 800283e:	f002 fa6f 	bl	8004d20 <HAL_GPIO_Init>
}
 8002842:	e064      	b.n	800290e <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM3)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	4a36      	ldr	r2, [pc, #216]	@ (8002924 <HAL_TIM_MspPostInit+0x184>)
 800284a:	4293      	cmp	r3, r2
 800284c:	d11c      	bne.n	8002888 <HAL_TIM_MspPostInit+0xe8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800284e:	4b33      	ldr	r3, [pc, #204]	@ (800291c <HAL_TIM_MspPostInit+0x17c>)
 8002850:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002852:	4a32      	ldr	r2, [pc, #200]	@ (800291c <HAL_TIM_MspPostInit+0x17c>)
 8002854:	f043 0302 	orr.w	r3, r3, #2
 8002858:	6313      	str	r3, [r2, #48]	@ 0x30
 800285a:	4b30      	ldr	r3, [pc, #192]	@ (800291c <HAL_TIM_MspPostInit+0x17c>)
 800285c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800285e:	f003 0302 	and.w	r3, r3, #2
 8002862:	613b      	str	r3, [r7, #16]
 8002864:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ARDUINO_PWM_D3_Pin;
 8002866:	2310      	movs	r3, #16
 8002868:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800286a:	2302      	movs	r3, #2
 800286c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800286e:	2300      	movs	r3, #0
 8002870:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002872:	2300      	movs	r3, #0
 8002874:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002876:	2302      	movs	r3, #2
 8002878:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D3_GPIO_Port, &GPIO_InitStruct);
 800287a:	f107 031c 	add.w	r3, r7, #28
 800287e:	4619      	mov	r1, r3
 8002880:	4829      	ldr	r0, [pc, #164]	@ (8002928 <HAL_TIM_MspPostInit+0x188>)
 8002882:	f002 fa4d 	bl	8004d20 <HAL_GPIO_Init>
}
 8002886:	e042      	b.n	800290e <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM5)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	4a27      	ldr	r2, [pc, #156]	@ (800292c <HAL_TIM_MspPostInit+0x18c>)
 800288e:	4293      	cmp	r3, r2
 8002890:	d11c      	bne.n	80028cc <HAL_TIM_MspPostInit+0x12c>
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8002892:	4b22      	ldr	r3, [pc, #136]	@ (800291c <HAL_TIM_MspPostInit+0x17c>)
 8002894:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002896:	4a21      	ldr	r2, [pc, #132]	@ (800291c <HAL_TIM_MspPostInit+0x17c>)
 8002898:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800289c:	6313      	str	r3, [r2, #48]	@ 0x30
 800289e:	4b1f      	ldr	r3, [pc, #124]	@ (800291c <HAL_TIM_MspPostInit+0x17c>)
 80028a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028a6:	60fb      	str	r3, [r7, #12]
 80028a8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ARDUINO_PWM_CS_D5_Pin;
 80028aa:	2301      	movs	r3, #1
 80028ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028ae:	2302      	movs	r3, #2
 80028b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028b2:	2300      	movs	r3, #0
 80028b4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028b6:	2300      	movs	r3, #0
 80028b8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80028ba:	2302      	movs	r3, #2
 80028bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_CS_D5_GPIO_Port, &GPIO_InitStruct);
 80028be:	f107 031c 	add.w	r3, r7, #28
 80028c2:	4619      	mov	r1, r3
 80028c4:	481a      	ldr	r0, [pc, #104]	@ (8002930 <HAL_TIM_MspPostInit+0x190>)
 80028c6:	f002 fa2b 	bl	8004d20 <HAL_GPIO_Init>
}
 80028ca:	e020      	b.n	800290e <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM12)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	4a18      	ldr	r2, [pc, #96]	@ (8002934 <HAL_TIM_MspPostInit+0x194>)
 80028d2:	4293      	cmp	r3, r2
 80028d4:	d11b      	bne.n	800290e <HAL_TIM_MspPostInit+0x16e>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 80028d6:	4b11      	ldr	r3, [pc, #68]	@ (800291c <HAL_TIM_MspPostInit+0x17c>)
 80028d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028da:	4a10      	ldr	r2, [pc, #64]	@ (800291c <HAL_TIM_MspPostInit+0x17c>)
 80028dc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80028e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80028e2:	4b0e      	ldr	r3, [pc, #56]	@ (800291c <HAL_TIM_MspPostInit+0x17c>)
 80028e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80028ea:	60bb      	str	r3, [r7, #8]
 80028ec:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ARDUINO_PWM_D6_Pin;
 80028ee:	2340      	movs	r3, #64	@ 0x40
 80028f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028f2:	2302      	movs	r3, #2
 80028f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028f6:	2300      	movs	r3, #0
 80028f8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028fa:	2300      	movs	r3, #0
 80028fc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 80028fe:	2309      	movs	r3, #9
 8002900:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D6_GPIO_Port, &GPIO_InitStruct);
 8002902:	f107 031c 	add.w	r3, r7, #28
 8002906:	4619      	mov	r1, r3
 8002908:	480b      	ldr	r0, [pc, #44]	@ (8002938 <HAL_TIM_MspPostInit+0x198>)
 800290a:	f002 fa09 	bl	8004d20 <HAL_GPIO_Init>
}
 800290e:	bf00      	nop
 8002910:	3730      	adds	r7, #48	@ 0x30
 8002912:	46bd      	mov	sp, r7
 8002914:	bd80      	pop	{r7, pc}
 8002916:	bf00      	nop
 8002918:	40010000 	.word	0x40010000
 800291c:	40023800 	.word	0x40023800
 8002920:	40020000 	.word	0x40020000
 8002924:	40000400 	.word	0x40000400
 8002928:	40020400 	.word	0x40020400
 800292c:	40000c00 	.word	0x40000c00
 8002930:	40022000 	.word	0x40022000
 8002934:	40001800 	.word	0x40001800
 8002938:	40021c00 	.word	0x40021c00

0800293c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b0ae      	sub	sp, #184	@ 0xb8
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002944:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002948:	2200      	movs	r2, #0
 800294a:	601a      	str	r2, [r3, #0]
 800294c:	605a      	str	r2, [r3, #4]
 800294e:	609a      	str	r2, [r3, #8]
 8002950:	60da      	str	r2, [r3, #12]
 8002952:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002954:	f107 0320 	add.w	r3, r7, #32
 8002958:	2284      	movs	r2, #132	@ 0x84
 800295a:	2100      	movs	r1, #0
 800295c:	4618      	mov	r0, r3
 800295e:	f011 ffe5 	bl	801492c <memset>
  if(huart->Instance==USART1)
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	4a53      	ldr	r2, [pc, #332]	@ (8002ab4 <HAL_UART_MspInit+0x178>)
 8002968:	4293      	cmp	r3, r2
 800296a:	d15d      	bne.n	8002a28 <HAL_UART_MspInit+0xec>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800296c:	2340      	movs	r3, #64	@ 0x40
 800296e:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002970:	2300      	movs	r3, #0
 8002972:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002974:	f107 0320 	add.w	r3, r7, #32
 8002978:	4618      	mov	r0, r3
 800297a:	f005 fee3 	bl	8008744 <HAL_RCCEx_PeriphCLKConfig>
 800297e:	4603      	mov	r3, r0
 8002980:	2b00      	cmp	r3, #0
 8002982:	d001      	beq.n	8002988 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002984:	f7ff f904 	bl	8001b90 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002988:	4b4b      	ldr	r3, [pc, #300]	@ (8002ab8 <HAL_UART_MspInit+0x17c>)
 800298a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800298c:	4a4a      	ldr	r2, [pc, #296]	@ (8002ab8 <HAL_UART_MspInit+0x17c>)
 800298e:	f043 0310 	orr.w	r3, r3, #16
 8002992:	6453      	str	r3, [r2, #68]	@ 0x44
 8002994:	4b48      	ldr	r3, [pc, #288]	@ (8002ab8 <HAL_UART_MspInit+0x17c>)
 8002996:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002998:	f003 0310 	and.w	r3, r3, #16
 800299c:	61fb      	str	r3, [r7, #28]
 800299e:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80029a0:	4b45      	ldr	r3, [pc, #276]	@ (8002ab8 <HAL_UART_MspInit+0x17c>)
 80029a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029a4:	4a44      	ldr	r2, [pc, #272]	@ (8002ab8 <HAL_UART_MspInit+0x17c>)
 80029a6:	f043 0302 	orr.w	r3, r3, #2
 80029aa:	6313      	str	r3, [r2, #48]	@ 0x30
 80029ac:	4b42      	ldr	r3, [pc, #264]	@ (8002ab8 <HAL_UART_MspInit+0x17c>)
 80029ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029b0:	f003 0302 	and.w	r3, r3, #2
 80029b4:	61bb      	str	r3, [r7, #24]
 80029b6:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029b8:	4b3f      	ldr	r3, [pc, #252]	@ (8002ab8 <HAL_UART_MspInit+0x17c>)
 80029ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029bc:	4a3e      	ldr	r2, [pc, #248]	@ (8002ab8 <HAL_UART_MspInit+0x17c>)
 80029be:	f043 0301 	orr.w	r3, r3, #1
 80029c2:	6313      	str	r3, [r2, #48]	@ 0x30
 80029c4:	4b3c      	ldr	r3, [pc, #240]	@ (8002ab8 <HAL_UART_MspInit+0x17c>)
 80029c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029c8:	f003 0301 	and.w	r3, r3, #1
 80029cc:	617b      	str	r3, [r7, #20]
 80029ce:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 80029d0:	2380      	movs	r3, #128	@ 0x80
 80029d2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029d6:	2302      	movs	r3, #2
 80029d8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029dc:	2300      	movs	r3, #0
 80029de:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029e2:	2300      	movs	r3, #0
 80029e4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80029e8:	2307      	movs	r3, #7
 80029ea:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 80029ee:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80029f2:	4619      	mov	r1, r3
 80029f4:	4831      	ldr	r0, [pc, #196]	@ (8002abc <HAL_UART_MspInit+0x180>)
 80029f6:	f002 f993 	bl	8004d20 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_TX_Pin;
 80029fa:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80029fe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a02:	2302      	movs	r3, #2
 8002a04:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a08:	2300      	movs	r3, #0
 8002a0a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a0e:	2300      	movs	r3, #0
 8002a10:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002a14:	2307      	movs	r3, #7
 8002a16:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8002a1a:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002a1e:	4619      	mov	r1, r3
 8002a20:	4827      	ldr	r0, [pc, #156]	@ (8002ac0 <HAL_UART_MspInit+0x184>)
 8002a22:	f002 f97d 	bl	8004d20 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART6_MspInit 1 */

    /* USER CODE END USART6_MspInit 1 */
  }

}
 8002a26:	e040      	b.n	8002aaa <HAL_UART_MspInit+0x16e>
  else if(huart->Instance==USART6)
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	4a25      	ldr	r2, [pc, #148]	@ (8002ac4 <HAL_UART_MspInit+0x188>)
 8002a2e:	4293      	cmp	r3, r2
 8002a30:	d13b      	bne.n	8002aaa <HAL_UART_MspInit+0x16e>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 8002a32:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002a36:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 8002a38:	2300      	movs	r3, #0
 8002a3a:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002a3c:	f107 0320 	add.w	r3, r7, #32
 8002a40:	4618      	mov	r0, r3
 8002a42:	f005 fe7f 	bl	8008744 <HAL_RCCEx_PeriphCLKConfig>
 8002a46:	4603      	mov	r3, r0
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d001      	beq.n	8002a50 <HAL_UART_MspInit+0x114>
      Error_Handler();
 8002a4c:	f7ff f8a0 	bl	8001b90 <Error_Handler>
    __HAL_RCC_USART6_CLK_ENABLE();
 8002a50:	4b19      	ldr	r3, [pc, #100]	@ (8002ab8 <HAL_UART_MspInit+0x17c>)
 8002a52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a54:	4a18      	ldr	r2, [pc, #96]	@ (8002ab8 <HAL_UART_MspInit+0x17c>)
 8002a56:	f043 0320 	orr.w	r3, r3, #32
 8002a5a:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a5c:	4b16      	ldr	r3, [pc, #88]	@ (8002ab8 <HAL_UART_MspInit+0x17c>)
 8002a5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a60:	f003 0320 	and.w	r3, r3, #32
 8002a64:	613b      	str	r3, [r7, #16]
 8002a66:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a68:	4b13      	ldr	r3, [pc, #76]	@ (8002ab8 <HAL_UART_MspInit+0x17c>)
 8002a6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a6c:	4a12      	ldr	r2, [pc, #72]	@ (8002ab8 <HAL_UART_MspInit+0x17c>)
 8002a6e:	f043 0304 	orr.w	r3, r3, #4
 8002a72:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a74:	4b10      	ldr	r3, [pc, #64]	@ (8002ab8 <HAL_UART_MspInit+0x17c>)
 8002a76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a78:	f003 0304 	and.w	r3, r3, #4
 8002a7c:	60fb      	str	r3, [r7, #12]
 8002a7e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ARDUINO_RX_D0_Pin|ARDUINO_TX_D1_Pin;
 8002a80:	23c0      	movs	r3, #192	@ 0xc0
 8002a82:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a86:	2302      	movs	r3, #2
 8002a88:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a92:	2303      	movs	r3, #3
 8002a94:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002a98:	2308      	movs	r3, #8
 8002a9a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a9e:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002aa2:	4619      	mov	r1, r3
 8002aa4:	4808      	ldr	r0, [pc, #32]	@ (8002ac8 <HAL_UART_MspInit+0x18c>)
 8002aa6:	f002 f93b 	bl	8004d20 <HAL_GPIO_Init>
}
 8002aaa:	bf00      	nop
 8002aac:	37b8      	adds	r7, #184	@ 0xb8
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	bd80      	pop	{r7, pc}
 8002ab2:	bf00      	nop
 8002ab4:	40011000 	.word	0x40011000
 8002ab8:	40023800 	.word	0x40023800
 8002abc:	40020400 	.word	0x40020400
 8002ac0:	40020000 	.word	0x40020000
 8002ac4:	40011400 	.word	0x40011400
 8002ac8:	40020800 	.word	0x40020800

08002acc <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b086      	sub	sp, #24
 8002ad0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8002ad2:	1d3b      	adds	r3, r7, #4
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	601a      	str	r2, [r3, #0]
 8002ad8:	605a      	str	r2, [r3, #4]
 8002ada:	609a      	str	r2, [r3, #8]
 8002adc:	60da      	str	r2, [r3, #12]
 8002ade:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8002ae0:	4b3a      	ldr	r3, [pc, #232]	@ (8002bcc <HAL_FMC_MspInit+0x100>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d16d      	bne.n	8002bc4 <HAL_FMC_MspInit+0xf8>
    return;
  }
  FMC_Initialized = 1;
 8002ae8:	4b38      	ldr	r3, [pc, #224]	@ (8002bcc <HAL_FMC_MspInit+0x100>)
 8002aea:	2201      	movs	r2, #1
 8002aec:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8002aee:	4b38      	ldr	r3, [pc, #224]	@ (8002bd0 <HAL_FMC_MspInit+0x104>)
 8002af0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002af2:	4a37      	ldr	r2, [pc, #220]	@ (8002bd0 <HAL_FMC_MspInit+0x104>)
 8002af4:	f043 0301 	orr.w	r3, r3, #1
 8002af8:	6393      	str	r3, [r2, #56]	@ 0x38
 8002afa:	4b35      	ldr	r3, [pc, #212]	@ (8002bd0 <HAL_FMC_MspInit+0x104>)
 8002afc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002afe:	f003 0301 	and.w	r3, r3, #1
 8002b02:	603b      	str	r3, [r7, #0]
 8002b04:	683b      	ldr	r3, [r7, #0]
  PE10   ------> FMC_D7
  PE12   ------> FMC_D9
  PE15   ------> FMC_D12
  PE13   ------> FMC_D10
  */
  GPIO_InitStruct.Pin = FMC_NBL1_Pin|FMC_NBL0_Pin|FMC_D5_Pin|FMC_D6_Pin
 8002b06:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8002b0a:	607b      	str	r3, [r7, #4]
                          |FMC_D8_Pin|FMC_D11_Pin|FMC_D4_Pin|FMC_D7_Pin
                          |FMC_D9_Pin|FMC_D12_Pin|FMC_D10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b0c:	2302      	movs	r3, #2
 8002b0e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b10:	2300      	movs	r3, #0
 8002b12:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b14:	2303      	movs	r3, #3
 8002b16:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002b18:	230c      	movs	r3, #12
 8002b1a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002b1c:	1d3b      	adds	r3, r7, #4
 8002b1e:	4619      	mov	r1, r3
 8002b20:	482c      	ldr	r0, [pc, #176]	@ (8002bd4 <HAL_FMC_MspInit+0x108>)
 8002b22:	f002 f8fd 	bl	8004d20 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDNCAS_Pin|FMC_SDCLK_Pin|FMC_A11_Pin|FMC_A10_Pin
 8002b26:	f248 1333 	movw	r3, #33075	@ 0x8133
 8002b2a:	607b      	str	r3, [r7, #4]
                          |FMC_BA1_Pin|FMC_BA0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b2c:	2302      	movs	r3, #2
 8002b2e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b30:	2300      	movs	r3, #0
 8002b32:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b34:	2303      	movs	r3, #3
 8002b36:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002b38:	230c      	movs	r3, #12
 8002b3a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002b3c:	1d3b      	adds	r3, r7, #4
 8002b3e:	4619      	mov	r1, r3
 8002b40:	4825      	ldr	r0, [pc, #148]	@ (8002bd8 <HAL_FMC_MspInit+0x10c>)
 8002b42:	f002 f8ed 	bl	8004d20 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_D2_Pin|FMC_D3_Pin|FMC_D1_Pin|FMC_D15_Pin
 8002b46:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8002b4a:	607b      	str	r3, [r7, #4]
                          |FMC_D0_Pin|FMC_D14_Pin|FMC_D13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b4c:	2302      	movs	r3, #2
 8002b4e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b50:	2300      	movs	r3, #0
 8002b52:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b54:	2303      	movs	r3, #3
 8002b56:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002b58:	230c      	movs	r3, #12
 8002b5a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002b5c:	1d3b      	adds	r3, r7, #4
 8002b5e:	4619      	mov	r1, r3
 8002b60:	481e      	ldr	r0, [pc, #120]	@ (8002bdc <HAL_FMC_MspInit+0x110>)
 8002b62:	f002 f8dd 	bl	8004d20 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_A0_Pin|FMC_A1_Pin|FMC_A2_Pin|FMC_A3_Pin
 8002b66:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8002b6a:	607b      	str	r3, [r7, #4]
                          |FMC_A4_Pin|FMC_A5_Pin|FMC_A6_Pin|FMC_A9_Pin
                          |FMC_A7_Pin|FMC_A8_Pin|FMC_SDNRAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b6c:	2302      	movs	r3, #2
 8002b6e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b70:	2300      	movs	r3, #0
 8002b72:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b74:	2303      	movs	r3, #3
 8002b76:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002b78:	230c      	movs	r3, #12
 8002b7a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002b7c:	1d3b      	adds	r3, r7, #4
 8002b7e:	4619      	mov	r1, r3
 8002b80:	4817      	ldr	r0, [pc, #92]	@ (8002be0 <HAL_FMC_MspInit+0x114>)
 8002b82:	f002 f8cd 	bl	8004d20 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDNME_Pin|FMC_SDNE0_Pin;
 8002b86:	2328      	movs	r3, #40	@ 0x28
 8002b88:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b8a:	2302      	movs	r3, #2
 8002b8c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b8e:	2300      	movs	r3, #0
 8002b90:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b92:	2303      	movs	r3, #3
 8002b94:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002b96:	230c      	movs	r3, #12
 8002b98:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8002b9a:	1d3b      	adds	r3, r7, #4
 8002b9c:	4619      	mov	r1, r3
 8002b9e:	4811      	ldr	r0, [pc, #68]	@ (8002be4 <HAL_FMC_MspInit+0x118>)
 8002ba0:	f002 f8be 	bl	8004d20 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDCKE0_Pin;
 8002ba4:	2308      	movs	r3, #8
 8002ba6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ba8:	2302      	movs	r3, #2
 8002baa:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bac:	2300      	movs	r3, #0
 8002bae:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002bb0:	2303      	movs	r3, #3
 8002bb2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002bb4:	230c      	movs	r3, #12
 8002bb6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(FMC_SDCKE0_GPIO_Port, &GPIO_InitStruct);
 8002bb8:	1d3b      	adds	r3, r7, #4
 8002bba:	4619      	mov	r1, r3
 8002bbc:	480a      	ldr	r0, [pc, #40]	@ (8002be8 <HAL_FMC_MspInit+0x11c>)
 8002bbe:	f002 f8af 	bl	8004d20 <HAL_GPIO_Init>
 8002bc2:	e000      	b.n	8002bc6 <HAL_FMC_MspInit+0xfa>
    return;
 8002bc4:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8002bc6:	3718      	adds	r7, #24
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	bd80      	pop	{r7, pc}
 8002bcc:	20012fec 	.word	0x20012fec
 8002bd0:	40023800 	.word	0x40023800
 8002bd4:	40021000 	.word	0x40021000
 8002bd8:	40021800 	.word	0x40021800
 8002bdc:	40020c00 	.word	0x40020c00
 8002be0:	40021400 	.word	0x40021400
 8002be4:	40021c00 	.word	0x40021c00
 8002be8:	40020800 	.word	0x40020800

08002bec <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 8002bec:	b580      	push	{r7, lr}
 8002bee:	b082      	sub	sp, #8
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8002bf4:	f7ff ff6a 	bl	8002acc <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8002bf8:	bf00      	nop
 8002bfa:	3708      	adds	r7, #8
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	bd80      	pop	{r7, pc}

08002c00 <HAL_SAI_MspInit>:
extern DMA_HandleTypeDef hdma_sai2_b;

static uint32_t SAI2_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	b08a      	sub	sp, #40	@ 0x28
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI2 */
    if(hsai->Instance==SAI2_Block_A)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	4a62      	ldr	r2, [pc, #392]	@ (8002d98 <HAL_SAI_MspInit+0x198>)
 8002c0e:	4293      	cmp	r3, r2
 8002c10:	d15c      	bne.n	8002ccc <HAL_SAI_MspInit+0xcc>
    {
    /* Peripheral clock enable */
    if (SAI2_client == 0)
 8002c12:	4b62      	ldr	r3, [pc, #392]	@ (8002d9c <HAL_SAI_MspInit+0x19c>)
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d10b      	bne.n	8002c32 <HAL_SAI_MspInit+0x32>
    {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8002c1a:	4b61      	ldr	r3, [pc, #388]	@ (8002da0 <HAL_SAI_MspInit+0x1a0>)
 8002c1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c1e:	4a60      	ldr	r2, [pc, #384]	@ (8002da0 <HAL_SAI_MspInit+0x1a0>)
 8002c20:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002c24:	6453      	str	r3, [r2, #68]	@ 0x44
 8002c26:	4b5e      	ldr	r3, [pc, #376]	@ (8002da0 <HAL_SAI_MspInit+0x1a0>)
 8002c28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c2a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002c2e:	613b      	str	r3, [r7, #16]
 8002c30:	693b      	ldr	r3, [r7, #16]
    }
    SAI2_client ++;
 8002c32:	4b5a      	ldr	r3, [pc, #360]	@ (8002d9c <HAL_SAI_MspInit+0x19c>)
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	3301      	adds	r3, #1
 8002c38:	4a58      	ldr	r2, [pc, #352]	@ (8002d9c <HAL_SAI_MspInit+0x19c>)
 8002c3a:	6013      	str	r3, [r2, #0]
    PI4     ------> SAI2_MCLK_A
    PI5     ------> SAI2_SCK_A
    PI7     ------> SAI2_FS_A
    PI6     ------> SAI2_SD_A
    */
    GPIO_InitStruct.Pin = SAI2_MCLKA_Pin|SAI2_SCKA_Pin|SAI2_FSA_Pin|SAI2_SDA_Pin;
 8002c3c:	23f0      	movs	r3, #240	@ 0xf0
 8002c3e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c40:	2302      	movs	r3, #2
 8002c42:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c44:	2300      	movs	r3, #0
 8002c46:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c48:	2300      	movs	r3, #0
 8002c4a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8002c4c:	230a      	movs	r3, #10
 8002c4e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8002c50:	f107 0314 	add.w	r3, r7, #20
 8002c54:	4619      	mov	r1, r3
 8002c56:	4853      	ldr	r0, [pc, #332]	@ (8002da4 <HAL_SAI_MspInit+0x1a4>)
 8002c58:	f002 f862 	bl	8004d20 <HAL_GPIO_Init>

      /* Peripheral DMA init*/

    hdma_sai2_a.Instance = DMA2_Stream4;
 8002c5c:	4b52      	ldr	r3, [pc, #328]	@ (8002da8 <HAL_SAI_MspInit+0x1a8>)
 8002c5e:	4a53      	ldr	r2, [pc, #332]	@ (8002dac <HAL_SAI_MspInit+0x1ac>)
 8002c60:	601a      	str	r2, [r3, #0]
    hdma_sai2_a.Init.Channel = DMA_CHANNEL_3;
 8002c62:	4b51      	ldr	r3, [pc, #324]	@ (8002da8 <HAL_SAI_MspInit+0x1a8>)
 8002c64:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8002c68:	605a      	str	r2, [r3, #4]
    hdma_sai2_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002c6a:	4b4f      	ldr	r3, [pc, #316]	@ (8002da8 <HAL_SAI_MspInit+0x1a8>)
 8002c6c:	2240      	movs	r2, #64	@ 0x40
 8002c6e:	609a      	str	r2, [r3, #8]
    hdma_sai2_a.Init.PeriphInc = DMA_PINC_DISABLE;
 8002c70:	4b4d      	ldr	r3, [pc, #308]	@ (8002da8 <HAL_SAI_MspInit+0x1a8>)
 8002c72:	2200      	movs	r2, #0
 8002c74:	60da      	str	r2, [r3, #12]
    hdma_sai2_a.Init.MemInc = DMA_MINC_ENABLE;
 8002c76:	4b4c      	ldr	r3, [pc, #304]	@ (8002da8 <HAL_SAI_MspInit+0x1a8>)
 8002c78:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002c7c:	611a      	str	r2, [r3, #16]
    hdma_sai2_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002c7e:	4b4a      	ldr	r3, [pc, #296]	@ (8002da8 <HAL_SAI_MspInit+0x1a8>)
 8002c80:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002c84:	615a      	str	r2, [r3, #20]
    hdma_sai2_a.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002c86:	4b48      	ldr	r3, [pc, #288]	@ (8002da8 <HAL_SAI_MspInit+0x1a8>)
 8002c88:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002c8c:	619a      	str	r2, [r3, #24]
    hdma_sai2_a.Init.Mode = DMA_CIRCULAR;
 8002c8e:	4b46      	ldr	r3, [pc, #280]	@ (8002da8 <HAL_SAI_MspInit+0x1a8>)
 8002c90:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002c94:	61da      	str	r2, [r3, #28]
    hdma_sai2_a.Init.Priority = DMA_PRIORITY_HIGH;
 8002c96:	4b44      	ldr	r3, [pc, #272]	@ (8002da8 <HAL_SAI_MspInit+0x1a8>)
 8002c98:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002c9c:	621a      	str	r2, [r3, #32]
    hdma_sai2_a.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002c9e:	4b42      	ldr	r3, [pc, #264]	@ (8002da8 <HAL_SAI_MspInit+0x1a8>)
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_sai2_a) != HAL_OK)
 8002ca4:	4840      	ldr	r0, [pc, #256]	@ (8002da8 <HAL_SAI_MspInit+0x1a8>)
 8002ca6:	f000 ff7d 	bl	8003ba4 <HAL_DMA_Init>
 8002caa:	4603      	mov	r3, r0
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d001      	beq.n	8002cb4 <HAL_SAI_MspInit+0xb4>
    {
      Error_Handler();
 8002cb0:	f7fe ff6e 	bl	8001b90 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai2_a);
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	4a3c      	ldr	r2, [pc, #240]	@ (8002da8 <HAL_SAI_MspInit+0x1a8>)
 8002cb8:	671a      	str	r2, [r3, #112]	@ 0x70
 8002cba:	4a3b      	ldr	r2, [pc, #236]	@ (8002da8 <HAL_SAI_MspInit+0x1a8>)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	6393      	str	r3, [r2, #56]	@ 0x38

    __HAL_LINKDMA(hsai,hdmatx,hdma_sai2_a);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	4a39      	ldr	r2, [pc, #228]	@ (8002da8 <HAL_SAI_MspInit+0x1a8>)
 8002cc4:	66da      	str	r2, [r3, #108]	@ 0x6c
 8002cc6:	4a38      	ldr	r2, [pc, #224]	@ (8002da8 <HAL_SAI_MspInit+0x1a8>)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	6393      	str	r3, [r2, #56]	@ 0x38

    }
    if(hsai->Instance==SAI2_Block_B)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	4a37      	ldr	r2, [pc, #220]	@ (8002db0 <HAL_SAI_MspInit+0x1b0>)
 8002cd2:	4293      	cmp	r3, r2
 8002cd4:	d15c      	bne.n	8002d90 <HAL_SAI_MspInit+0x190>
    {
      /* Peripheral clock enable */
      if (SAI2_client == 0)
 8002cd6:	4b31      	ldr	r3, [pc, #196]	@ (8002d9c <HAL_SAI_MspInit+0x19c>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d10b      	bne.n	8002cf6 <HAL_SAI_MspInit+0xf6>
      {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8002cde:	4b30      	ldr	r3, [pc, #192]	@ (8002da0 <HAL_SAI_MspInit+0x1a0>)
 8002ce0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ce2:	4a2f      	ldr	r2, [pc, #188]	@ (8002da0 <HAL_SAI_MspInit+0x1a0>)
 8002ce4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002ce8:	6453      	str	r3, [r2, #68]	@ 0x44
 8002cea:	4b2d      	ldr	r3, [pc, #180]	@ (8002da0 <HAL_SAI_MspInit+0x1a0>)
 8002cec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cee:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002cf2:	60fb      	str	r3, [r7, #12]
 8002cf4:	68fb      	ldr	r3, [r7, #12]
      }
    SAI2_client ++;
 8002cf6:	4b29      	ldr	r3, [pc, #164]	@ (8002d9c <HAL_SAI_MspInit+0x19c>)
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	3301      	adds	r3, #1
 8002cfc:	4a27      	ldr	r2, [pc, #156]	@ (8002d9c <HAL_SAI_MspInit+0x19c>)
 8002cfe:	6013      	str	r3, [r2, #0]

    /**SAI2_B_Block_B GPIO Configuration
    PG10     ------> SAI2_SD_B
    */
    GPIO_InitStruct.Pin = SAI2_SDB_Pin;
 8002d00:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002d04:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d06:	2302      	movs	r3, #2
 8002d08:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d0e:	2300      	movs	r3, #0
 8002d10:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8002d12:	230a      	movs	r3, #10
 8002d14:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SAI2_SDB_GPIO_Port, &GPIO_InitStruct);
 8002d16:	f107 0314 	add.w	r3, r7, #20
 8002d1a:	4619      	mov	r1, r3
 8002d1c:	4825      	ldr	r0, [pc, #148]	@ (8002db4 <HAL_SAI_MspInit+0x1b4>)
 8002d1e:	f001 ffff 	bl	8004d20 <HAL_GPIO_Init>

      /* Peripheral DMA init*/

    hdma_sai2_b.Instance = DMA2_Stream6;
 8002d22:	4b25      	ldr	r3, [pc, #148]	@ (8002db8 <HAL_SAI_MspInit+0x1b8>)
 8002d24:	4a25      	ldr	r2, [pc, #148]	@ (8002dbc <HAL_SAI_MspInit+0x1bc>)
 8002d26:	601a      	str	r2, [r3, #0]
    hdma_sai2_b.Init.Channel = DMA_CHANNEL_3;
 8002d28:	4b23      	ldr	r3, [pc, #140]	@ (8002db8 <HAL_SAI_MspInit+0x1b8>)
 8002d2a:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8002d2e:	605a      	str	r2, [r3, #4]
    hdma_sai2_b.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002d30:	4b21      	ldr	r3, [pc, #132]	@ (8002db8 <HAL_SAI_MspInit+0x1b8>)
 8002d32:	2200      	movs	r2, #0
 8002d34:	609a      	str	r2, [r3, #8]
    hdma_sai2_b.Init.PeriphInc = DMA_PINC_DISABLE;
 8002d36:	4b20      	ldr	r3, [pc, #128]	@ (8002db8 <HAL_SAI_MspInit+0x1b8>)
 8002d38:	2200      	movs	r2, #0
 8002d3a:	60da      	str	r2, [r3, #12]
    hdma_sai2_b.Init.MemInc = DMA_MINC_ENABLE;
 8002d3c:	4b1e      	ldr	r3, [pc, #120]	@ (8002db8 <HAL_SAI_MspInit+0x1b8>)
 8002d3e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002d42:	611a      	str	r2, [r3, #16]
    hdma_sai2_b.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002d44:	4b1c      	ldr	r3, [pc, #112]	@ (8002db8 <HAL_SAI_MspInit+0x1b8>)
 8002d46:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002d4a:	615a      	str	r2, [r3, #20]
    hdma_sai2_b.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002d4c:	4b1a      	ldr	r3, [pc, #104]	@ (8002db8 <HAL_SAI_MspInit+0x1b8>)
 8002d4e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002d52:	619a      	str	r2, [r3, #24]
    hdma_sai2_b.Init.Mode = DMA_CIRCULAR;
 8002d54:	4b18      	ldr	r3, [pc, #96]	@ (8002db8 <HAL_SAI_MspInit+0x1b8>)
 8002d56:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002d5a:	61da      	str	r2, [r3, #28]
    hdma_sai2_b.Init.Priority = DMA_PRIORITY_LOW;
 8002d5c:	4b16      	ldr	r3, [pc, #88]	@ (8002db8 <HAL_SAI_MspInit+0x1b8>)
 8002d5e:	2200      	movs	r2, #0
 8002d60:	621a      	str	r2, [r3, #32]
    hdma_sai2_b.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002d62:	4b15      	ldr	r3, [pc, #84]	@ (8002db8 <HAL_SAI_MspInit+0x1b8>)
 8002d64:	2200      	movs	r2, #0
 8002d66:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_sai2_b) != HAL_OK)
 8002d68:	4813      	ldr	r0, [pc, #76]	@ (8002db8 <HAL_SAI_MspInit+0x1b8>)
 8002d6a:	f000 ff1b 	bl	8003ba4 <HAL_DMA_Init>
 8002d6e:	4603      	mov	r3, r0
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d001      	beq.n	8002d78 <HAL_SAI_MspInit+0x178>
    {
      Error_Handler();
 8002d74:	f7fe ff0c 	bl	8001b90 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai2_b);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	4a0f      	ldr	r2, [pc, #60]	@ (8002db8 <HAL_SAI_MspInit+0x1b8>)
 8002d7c:	671a      	str	r2, [r3, #112]	@ 0x70
 8002d7e:	4a0e      	ldr	r2, [pc, #56]	@ (8002db8 <HAL_SAI_MspInit+0x1b8>)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(hsai,hdmatx,hdma_sai2_b);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	4a0c      	ldr	r2, [pc, #48]	@ (8002db8 <HAL_SAI_MspInit+0x1b8>)
 8002d88:	66da      	str	r2, [r3, #108]	@ 0x6c
 8002d8a:	4a0b      	ldr	r2, [pc, #44]	@ (8002db8 <HAL_SAI_MspInit+0x1b8>)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	6393      	str	r3, [r2, #56]	@ 0x38
    }
}
 8002d90:	bf00      	nop
 8002d92:	3728      	adds	r7, #40	@ 0x28
 8002d94:	46bd      	mov	sp, r7
 8002d96:	bd80      	pop	{r7, pc}
 8002d98:	40015c04 	.word	0x40015c04
 8002d9c:	20012ff0 	.word	0x20012ff0
 8002da0:	40023800 	.word	0x40023800
 8002da4:	40022000 	.word	0x40022000
 8002da8:	20012adc 	.word	0x20012adc
 8002dac:	40026470 	.word	0x40026470
 8002db0:	40015c24 	.word	0x40015c24
 8002db4:	40021800 	.word	0x40021800
 8002db8:	20012b3c 	.word	0x20012b3c
 8002dbc:	400264a0 	.word	0x400264a0

08002dc0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b08e      	sub	sp, #56	@ 0x38
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8002dc8:	2300      	movs	r3, #0
 8002dca:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8002dcc:	2300      	movs	r3, #0
 8002dce:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002dd0:	4b33      	ldr	r3, [pc, #204]	@ (8002ea0 <HAL_InitTick+0xe0>)
 8002dd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dd4:	4a32      	ldr	r2, [pc, #200]	@ (8002ea0 <HAL_InitTick+0xe0>)
 8002dd6:	f043 0310 	orr.w	r3, r3, #16
 8002dda:	6413      	str	r3, [r2, #64]	@ 0x40
 8002ddc:	4b30      	ldr	r3, [pc, #192]	@ (8002ea0 <HAL_InitTick+0xe0>)
 8002dde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002de0:	f003 0310 	and.w	r3, r3, #16
 8002de4:	60fb      	str	r3, [r7, #12]
 8002de6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002de8:	f107 0210 	add.w	r2, r7, #16
 8002dec:	f107 0314 	add.w	r3, r7, #20
 8002df0:	4611      	mov	r1, r2
 8002df2:	4618      	mov	r0, r3
 8002df4:	f005 fc74 	bl	80086e0 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002df8:	6a3b      	ldr	r3, [r7, #32]
 8002dfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002dfc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d103      	bne.n	8002e0a <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002e02:	f005 fc45 	bl	8008690 <HAL_RCC_GetPCLK1Freq>
 8002e06:	6378      	str	r0, [r7, #52]	@ 0x34
 8002e08:	e004      	b.n	8002e14 <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002e0a:	f005 fc41 	bl	8008690 <HAL_RCC_GetPCLK1Freq>
 8002e0e:	4603      	mov	r3, r0
 8002e10:	005b      	lsls	r3, r3, #1
 8002e12:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002e14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e16:	4a23      	ldr	r2, [pc, #140]	@ (8002ea4 <HAL_InitTick+0xe4>)
 8002e18:	fba2 2303 	umull	r2, r3, r2, r3
 8002e1c:	0c9b      	lsrs	r3, r3, #18
 8002e1e:	3b01      	subs	r3, #1
 8002e20:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8002e22:	4b21      	ldr	r3, [pc, #132]	@ (8002ea8 <HAL_InitTick+0xe8>)
 8002e24:	4a21      	ldr	r2, [pc, #132]	@ (8002eac <HAL_InitTick+0xec>)
 8002e26:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8002e28:	4b1f      	ldr	r3, [pc, #124]	@ (8002ea8 <HAL_InitTick+0xe8>)
 8002e2a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002e2e:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8002e30:	4a1d      	ldr	r2, [pc, #116]	@ (8002ea8 <HAL_InitTick+0xe8>)
 8002e32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e34:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8002e36:	4b1c      	ldr	r3, [pc, #112]	@ (8002ea8 <HAL_InitTick+0xe8>)
 8002e38:	2200      	movs	r2, #0
 8002e3a:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e3c:	4b1a      	ldr	r3, [pc, #104]	@ (8002ea8 <HAL_InitTick+0xe8>)
 8002e3e:	2200      	movs	r2, #0
 8002e40:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002e42:	4b19      	ldr	r3, [pc, #100]	@ (8002ea8 <HAL_InitTick+0xe8>)
 8002e44:	2200      	movs	r2, #0
 8002e46:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8002e48:	4817      	ldr	r0, [pc, #92]	@ (8002ea8 <HAL_InitTick+0xe8>)
 8002e4a:	f008 fcb6 	bl	800b7ba <HAL_TIM_Base_Init>
 8002e4e:	4603      	mov	r3, r0
 8002e50:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8002e54:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d11b      	bne.n	8002e94 <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8002e5c:	4812      	ldr	r0, [pc, #72]	@ (8002ea8 <HAL_InitTick+0xe8>)
 8002e5e:	f008 fd03 	bl	800b868 <HAL_TIM_Base_Start_IT>
 8002e62:	4603      	mov	r3, r0
 8002e64:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8002e68:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d111      	bne.n	8002e94 <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002e70:	2036      	movs	r0, #54	@ 0x36
 8002e72:	f000 fca5 	bl	80037c0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	2b0f      	cmp	r3, #15
 8002e7a:	d808      	bhi.n	8002e8e <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	6879      	ldr	r1, [r7, #4]
 8002e80:	2036      	movs	r0, #54	@ 0x36
 8002e82:	f000 fc81 	bl	8003788 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002e86:	4a0a      	ldr	r2, [pc, #40]	@ (8002eb0 <HAL_InitTick+0xf0>)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	6013      	str	r3, [r2, #0]
 8002e8c:	e002      	b.n	8002e94 <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 8002e8e:	2301      	movs	r3, #1
 8002e90:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8002e94:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8002e98:	4618      	mov	r0, r3
 8002e9a:	3738      	adds	r7, #56	@ 0x38
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	bd80      	pop	{r7, pc}
 8002ea0:	40023800 	.word	0x40023800
 8002ea4:	431bde83 	.word	0x431bde83
 8002ea8:	20012ff4 	.word	0x20012ff4
 8002eac:	40001000 	.word	0x40001000
 8002eb0:	20012004 	.word	0x20012004

08002eb4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002eb4:	b480      	push	{r7}
 8002eb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002eb8:	bf00      	nop
 8002eba:	e7fd      	b.n	8002eb8 <NMI_Handler+0x4>

08002ebc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002ebc:	b480      	push	{r7}
 8002ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002ec0:	bf00      	nop
 8002ec2:	e7fd      	b.n	8002ec0 <HardFault_Handler+0x4>

08002ec4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002ec4:	b480      	push	{r7}
 8002ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002ec8:	bf00      	nop
 8002eca:	e7fd      	b.n	8002ec8 <MemManage_Handler+0x4>

08002ecc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002ecc:	b480      	push	{r7}
 8002ece:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002ed0:	bf00      	nop
 8002ed2:	e7fd      	b.n	8002ed0 <BusFault_Handler+0x4>

08002ed4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002ed4:	b480      	push	{r7}
 8002ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002ed8:	bf00      	nop
 8002eda:	e7fd      	b.n	8002ed8 <UsageFault_Handler+0x4>

08002edc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002edc:	b480      	push	{r7}
 8002ede:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002ee0:	bf00      	nop
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee8:	4770      	bx	lr
	...

08002eec <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002ef0:	4802      	ldr	r0, [pc, #8]	@ (8002efc <TIM6_DAC_IRQHandler+0x10>)
 8002ef2:	f008 fd88 	bl	800ba06 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002ef6:	bf00      	nop
 8002ef8:	bd80      	pop	{r7, pc}
 8002efa:	bf00      	nop
 8002efc:	20012ff4 	.word	0x20012ff4

08002f00 <DMA2_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA2 stream4 global interrupt.
  */
void DMA2_Stream4_IRQHandler(void)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_a);
 8002f04:	4802      	ldr	r0, [pc, #8]	@ (8002f10 <DMA2_Stream4_IRQHandler+0x10>)
 8002f06:	f000 ff5b 	bl	8003dc0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream4_IRQn 1 */

  /* USER CODE END DMA2_Stream4_IRQn 1 */
}
 8002f0a:	bf00      	nop
 8002f0c:	bd80      	pop	{r7, pc}
 8002f0e:	bf00      	nop
 8002f10:	20012adc 	.word	0x20012adc

08002f14 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8002f18:	4802      	ldr	r0, [pc, #8]	@ (8002f24 <OTG_FS_IRQHandler+0x10>)
 8002f1a:	f002 fb9b 	bl	8005654 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002f1e:	bf00      	nop
 8002f20:	bd80      	pop	{r7, pc}
 8002f22:	bf00      	nop
 8002f24:	2001b594 	.word	0x2001b594

08002f28 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_b);
 8002f2c:	4802      	ldr	r0, [pc, #8]	@ (8002f38 <DMA2_Stream6_IRQHandler+0x10>)
 8002f2e:	f000 ff47 	bl	8003dc0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8002f32:	bf00      	nop
 8002f34:	bd80      	pop	{r7, pc}
 8002f36:	bf00      	nop
 8002f38:	20012b3c 	.word	0x20012b3c

08002f3c <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 8002f40:	4802      	ldr	r0, [pc, #8]	@ (8002f4c <LTDC_IRQHandler+0x10>)
 8002f42:	f004 fbab 	bl	800769c <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 8002f46:	bf00      	nop
 8002f48:	bd80      	pop	{r7, pc}
 8002f4a:	bf00      	nop
 8002f4c:	200128c0 	.word	0x200128c0

08002f50 <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 8002f54:	4802      	ldr	r0, [pc, #8]	@ (8002f60 <DMA2D_IRQHandler+0x10>)
 8002f56:	f001 f9f3 	bl	8004340 <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 8002f5a:	bf00      	nop
 8002f5c:	bd80      	pop	{r7, pc}
 8002f5e:	bf00      	nop
 8002f60:	20012728 	.word	0x20012728

08002f64 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	b086      	sub	sp, #24
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002f6c:	4a14      	ldr	r2, [pc, #80]	@ (8002fc0 <_sbrk+0x5c>)
 8002f6e:	4b15      	ldr	r3, [pc, #84]	@ (8002fc4 <_sbrk+0x60>)
 8002f70:	1ad3      	subs	r3, r2, r3
 8002f72:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002f74:	697b      	ldr	r3, [r7, #20]
 8002f76:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002f78:	4b13      	ldr	r3, [pc, #76]	@ (8002fc8 <_sbrk+0x64>)
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d102      	bne.n	8002f86 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002f80:	4b11      	ldr	r3, [pc, #68]	@ (8002fc8 <_sbrk+0x64>)
 8002f82:	4a12      	ldr	r2, [pc, #72]	@ (8002fcc <_sbrk+0x68>)
 8002f84:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002f86:	4b10      	ldr	r3, [pc, #64]	@ (8002fc8 <_sbrk+0x64>)
 8002f88:	681a      	ldr	r2, [r3, #0]
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	4413      	add	r3, r2
 8002f8e:	693a      	ldr	r2, [r7, #16]
 8002f90:	429a      	cmp	r2, r3
 8002f92:	d207      	bcs.n	8002fa4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002f94:	f011 fce2 	bl	801495c <__errno>
 8002f98:	4603      	mov	r3, r0
 8002f9a:	220c      	movs	r2, #12
 8002f9c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002f9e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002fa2:	e009      	b.n	8002fb8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002fa4:	4b08      	ldr	r3, [pc, #32]	@ (8002fc8 <_sbrk+0x64>)
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002faa:	4b07      	ldr	r3, [pc, #28]	@ (8002fc8 <_sbrk+0x64>)
 8002fac:	681a      	ldr	r2, [r3, #0]
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	4413      	add	r3, r2
 8002fb2:	4a05      	ldr	r2, [pc, #20]	@ (8002fc8 <_sbrk+0x64>)
 8002fb4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002fb6:	68fb      	ldr	r3, [r7, #12]
}
 8002fb8:	4618      	mov	r0, r3
 8002fba:	3718      	adds	r7, #24
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	bd80      	pop	{r7, pc}
 8002fc0:	20010000 	.word	0x20010000
 8002fc4:	00000400 	.word	0x00000400
 8002fc8:	20013040 	.word	0x20013040
 8002fcc:	20000000 	.word	0x20000000

08002fd0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002fd0:	b480      	push	{r7}
 8002fd2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002fd4:	4b06      	ldr	r3, [pc, #24]	@ (8002ff0 <SystemInit+0x20>)
 8002fd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002fda:	4a05      	ldr	r2, [pc, #20]	@ (8002ff0 <SystemInit+0x20>)
 8002fdc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002fe0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002fe4:	bf00      	nop
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fec:	4770      	bx	lr
 8002fee:	bf00      	nop
 8002ff0:	e000ed00 	.word	0xe000ed00

08002ff4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002ff4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800302c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002ff8:	f7ff ffea 	bl	8002fd0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002ffc:	480c      	ldr	r0, [pc, #48]	@ (8003030 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002ffe:	490d      	ldr	r1, [pc, #52]	@ (8003034 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003000:	4a0d      	ldr	r2, [pc, #52]	@ (8003038 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003002:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003004:	e002      	b.n	800300c <LoopCopyDataInit>

08003006 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003006:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003008:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800300a:	3304      	adds	r3, #4

0800300c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800300c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800300e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003010:	d3f9      	bcc.n	8003006 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003012:	4a0a      	ldr	r2, [pc, #40]	@ (800303c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003014:	4c0a      	ldr	r4, [pc, #40]	@ (8003040 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003016:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003018:	e001      	b.n	800301e <LoopFillZerobss>

0800301a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800301a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800301c:	3204      	adds	r2, #4

0800301e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800301e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003020:	d3fb      	bcc.n	800301a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8003022:	f011 fca1 	bl	8014968 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003026:	f7fd fae9 	bl	80005fc <main>
  bx  lr    
 800302a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800302c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8003030:	20012000 	.word	0x20012000
  ldr r1, =_edata
 8003034:	20012080 	.word	0x20012080
  ldr r2, =_sidata
 8003038:	08014b3c 	.word	0x08014b3c
  ldr r2, =_sbss
 800303c:	200121c0 	.word	0x200121c0
  ldr r4, =_ebss
 8003040:	2001babc 	.word	0x2001babc

08003044 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003044:	e7fe      	b.n	8003044 <ADC_IRQHandler>

08003046 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003046:	b580      	push	{r7, lr}
 8003048:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800304a:	2003      	movs	r0, #3
 800304c:	f000 fb91 	bl	8003772 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003050:	2000      	movs	r0, #0
 8003052:	f7ff feb5 	bl	8002dc0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003056:	f7fe fda1 	bl	8001b9c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800305a:	2300      	movs	r3, #0
}
 800305c:	4618      	mov	r0, r3
 800305e:	bd80      	pop	{r7, pc}

08003060 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003060:	b480      	push	{r7}
 8003062:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003064:	4b06      	ldr	r3, [pc, #24]	@ (8003080 <HAL_IncTick+0x20>)
 8003066:	781b      	ldrb	r3, [r3, #0]
 8003068:	461a      	mov	r2, r3
 800306a:	4b06      	ldr	r3, [pc, #24]	@ (8003084 <HAL_IncTick+0x24>)
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	4413      	add	r3, r2
 8003070:	4a04      	ldr	r2, [pc, #16]	@ (8003084 <HAL_IncTick+0x24>)
 8003072:	6013      	str	r3, [r2, #0]
}
 8003074:	bf00      	nop
 8003076:	46bd      	mov	sp, r7
 8003078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307c:	4770      	bx	lr
 800307e:	bf00      	nop
 8003080:	20012008 	.word	0x20012008
 8003084:	20013044 	.word	0x20013044

08003088 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003088:	b480      	push	{r7}
 800308a:	af00      	add	r7, sp, #0
  return uwTick;
 800308c:	4b03      	ldr	r3, [pc, #12]	@ (800309c <HAL_GetTick+0x14>)
 800308e:	681b      	ldr	r3, [r3, #0]
}
 8003090:	4618      	mov	r0, r3
 8003092:	46bd      	mov	sp, r7
 8003094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003098:	4770      	bx	lr
 800309a:	bf00      	nop
 800309c:	20013044 	.word	0x20013044

080030a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b084      	sub	sp, #16
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80030a8:	f7ff ffee 	bl	8003088 <HAL_GetTick>
 80030ac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80030b8:	d005      	beq.n	80030c6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80030ba:	4b0a      	ldr	r3, [pc, #40]	@ (80030e4 <HAL_Delay+0x44>)
 80030bc:	781b      	ldrb	r3, [r3, #0]
 80030be:	461a      	mov	r2, r3
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	4413      	add	r3, r2
 80030c4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80030c6:	bf00      	nop
 80030c8:	f7ff ffde 	bl	8003088 <HAL_GetTick>
 80030cc:	4602      	mov	r2, r0
 80030ce:	68bb      	ldr	r3, [r7, #8]
 80030d0:	1ad3      	subs	r3, r2, r3
 80030d2:	68fa      	ldr	r2, [r7, #12]
 80030d4:	429a      	cmp	r2, r3
 80030d6:	d8f7      	bhi.n	80030c8 <HAL_Delay+0x28>
  {
  }
}
 80030d8:	bf00      	nop
 80030da:	bf00      	nop
 80030dc:	3710      	adds	r7, #16
 80030de:	46bd      	mov	sp, r7
 80030e0:	bd80      	pop	{r7, pc}
 80030e2:	bf00      	nop
 80030e4:	20012008 	.word	0x20012008

080030e8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	b084      	sub	sp, #16
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80030f0:	2300      	movs	r3, #0
 80030f2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d101      	bne.n	80030fe <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80030fa:	2301      	movs	r3, #1
 80030fc:	e031      	b.n	8003162 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003102:	2b00      	cmp	r3, #0
 8003104:	d109      	bne.n	800311a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003106:	6878      	ldr	r0, [r7, #4]
 8003108:	f7fe fd70 	bl	8001bec <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	2200      	movs	r2, #0
 8003110:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	2200      	movs	r2, #0
 8003116:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800311e:	f003 0310 	and.w	r3, r3, #16
 8003122:	2b00      	cmp	r3, #0
 8003124:	d116      	bne.n	8003154 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800312a:	4b10      	ldr	r3, [pc, #64]	@ (800316c <HAL_ADC_Init+0x84>)
 800312c:	4013      	ands	r3, r2
 800312e:	f043 0202 	orr.w	r2, r3, #2
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003136:	6878      	ldr	r0, [r7, #4]
 8003138:	f000 f974 	bl	8003424 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	2200      	movs	r2, #0
 8003140:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003146:	f023 0303 	bic.w	r3, r3, #3
 800314a:	f043 0201 	orr.w	r2, r3, #1
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	641a      	str	r2, [r3, #64]	@ 0x40
 8003152:	e001      	b.n	8003158 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003154:	2301      	movs	r3, #1
 8003156:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	2200      	movs	r2, #0
 800315c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003160:	7bfb      	ldrb	r3, [r7, #15]
}
 8003162:	4618      	mov	r0, r3
 8003164:	3710      	adds	r7, #16
 8003166:	46bd      	mov	sp, r7
 8003168:	bd80      	pop	{r7, pc}
 800316a:	bf00      	nop
 800316c:	ffffeefd 	.word	0xffffeefd

08003170 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003170:	b480      	push	{r7}
 8003172:	b085      	sub	sp, #20
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]
 8003178:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 800317a:	2300      	movs	r3, #0
 800317c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003184:	2b01      	cmp	r3, #1
 8003186:	d101      	bne.n	800318c <HAL_ADC_ConfigChannel+0x1c>
 8003188:	2302      	movs	r3, #2
 800318a:	e13a      	b.n	8003402 <HAL_ADC_ConfigChannel+0x292>
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	2201      	movs	r2, #1
 8003190:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8003194:	683b      	ldr	r3, [r7, #0]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	2b09      	cmp	r3, #9
 800319a:	d93a      	bls.n	8003212 <HAL_ADC_ConfigChannel+0xa2>
 800319c:	683b      	ldr	r3, [r7, #0]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80031a4:	d035      	beq.n	8003212 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	68d9      	ldr	r1, [r3, #12]
 80031ac:	683b      	ldr	r3, [r7, #0]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	b29b      	uxth	r3, r3
 80031b2:	461a      	mov	r2, r3
 80031b4:	4613      	mov	r3, r2
 80031b6:	005b      	lsls	r3, r3, #1
 80031b8:	4413      	add	r3, r2
 80031ba:	3b1e      	subs	r3, #30
 80031bc:	2207      	movs	r2, #7
 80031be:	fa02 f303 	lsl.w	r3, r2, r3
 80031c2:	43da      	mvns	r2, r3
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	400a      	ands	r2, r1
 80031ca:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80031cc:	683b      	ldr	r3, [r7, #0]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	4a8f      	ldr	r2, [pc, #572]	@ (8003410 <HAL_ADC_ConfigChannel+0x2a0>)
 80031d2:	4293      	cmp	r3, r2
 80031d4:	d10a      	bne.n	80031ec <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	68d9      	ldr	r1, [r3, #12]
 80031dc:	683b      	ldr	r3, [r7, #0]
 80031de:	689b      	ldr	r3, [r3, #8]
 80031e0:	061a      	lsls	r2, r3, #24
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	430a      	orrs	r2, r1
 80031e8:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80031ea:	e039      	b.n	8003260 <HAL_ADC_ConfigChannel+0xf0>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	68d9      	ldr	r1, [r3, #12]
 80031f2:	683b      	ldr	r3, [r7, #0]
 80031f4:	689a      	ldr	r2, [r3, #8]
 80031f6:	683b      	ldr	r3, [r7, #0]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	b29b      	uxth	r3, r3
 80031fc:	4618      	mov	r0, r3
 80031fe:	4603      	mov	r3, r0
 8003200:	005b      	lsls	r3, r3, #1
 8003202:	4403      	add	r3, r0
 8003204:	3b1e      	subs	r3, #30
 8003206:	409a      	lsls	r2, r3
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	430a      	orrs	r2, r1
 800320e:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003210:	e026      	b.n	8003260 <HAL_ADC_ConfigChannel+0xf0>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	6919      	ldr	r1, [r3, #16]
 8003218:	683b      	ldr	r3, [r7, #0]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	b29b      	uxth	r3, r3
 800321e:	461a      	mov	r2, r3
 8003220:	4613      	mov	r3, r2
 8003222:	005b      	lsls	r3, r3, #1
 8003224:	4413      	add	r3, r2
 8003226:	f003 031f 	and.w	r3, r3, #31
 800322a:	2207      	movs	r2, #7
 800322c:	fa02 f303 	lsl.w	r3, r2, r3
 8003230:	43da      	mvns	r2, r3
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	400a      	ands	r2, r1
 8003238:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	6919      	ldr	r1, [r3, #16]
 8003240:	683b      	ldr	r3, [r7, #0]
 8003242:	689a      	ldr	r2, [r3, #8]
 8003244:	683b      	ldr	r3, [r7, #0]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	b29b      	uxth	r3, r3
 800324a:	4618      	mov	r0, r3
 800324c:	4603      	mov	r3, r0
 800324e:	005b      	lsls	r3, r3, #1
 8003250:	4403      	add	r3, r0
 8003252:	f003 031f 	and.w	r3, r3, #31
 8003256:	409a      	lsls	r2, r3
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	430a      	orrs	r2, r1
 800325e:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8003260:	683b      	ldr	r3, [r7, #0]
 8003262:	685b      	ldr	r3, [r3, #4]
 8003264:	2b06      	cmp	r3, #6
 8003266:	d824      	bhi.n	80032b2 <HAL_ADC_ConfigChannel+0x142>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800326e:	683b      	ldr	r3, [r7, #0]
 8003270:	685a      	ldr	r2, [r3, #4]
 8003272:	4613      	mov	r3, r2
 8003274:	009b      	lsls	r3, r3, #2
 8003276:	4413      	add	r3, r2
 8003278:	3b05      	subs	r3, #5
 800327a:	221f      	movs	r2, #31
 800327c:	fa02 f303 	lsl.w	r3, r2, r3
 8003280:	43da      	mvns	r2, r3
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	400a      	ands	r2, r1
 8003288:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003290:	683b      	ldr	r3, [r7, #0]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	b29b      	uxth	r3, r3
 8003296:	4618      	mov	r0, r3
 8003298:	683b      	ldr	r3, [r7, #0]
 800329a:	685a      	ldr	r2, [r3, #4]
 800329c:	4613      	mov	r3, r2
 800329e:	009b      	lsls	r3, r3, #2
 80032a0:	4413      	add	r3, r2
 80032a2:	3b05      	subs	r3, #5
 80032a4:	fa00 f203 	lsl.w	r2, r0, r3
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	430a      	orrs	r2, r1
 80032ae:	635a      	str	r2, [r3, #52]	@ 0x34
 80032b0:	e04c      	b.n	800334c <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 80032b2:	683b      	ldr	r3, [r7, #0]
 80032b4:	685b      	ldr	r3, [r3, #4]
 80032b6:	2b0c      	cmp	r3, #12
 80032b8:	d824      	bhi.n	8003304 <HAL_ADC_ConfigChannel+0x194>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	685a      	ldr	r2, [r3, #4]
 80032c4:	4613      	mov	r3, r2
 80032c6:	009b      	lsls	r3, r3, #2
 80032c8:	4413      	add	r3, r2
 80032ca:	3b23      	subs	r3, #35	@ 0x23
 80032cc:	221f      	movs	r2, #31
 80032ce:	fa02 f303 	lsl.w	r3, r2, r3
 80032d2:	43da      	mvns	r2, r3
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	400a      	ands	r2, r1
 80032da:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80032e2:	683b      	ldr	r3, [r7, #0]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	b29b      	uxth	r3, r3
 80032e8:	4618      	mov	r0, r3
 80032ea:	683b      	ldr	r3, [r7, #0]
 80032ec:	685a      	ldr	r2, [r3, #4]
 80032ee:	4613      	mov	r3, r2
 80032f0:	009b      	lsls	r3, r3, #2
 80032f2:	4413      	add	r3, r2
 80032f4:	3b23      	subs	r3, #35	@ 0x23
 80032f6:	fa00 f203 	lsl.w	r2, r0, r3
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	430a      	orrs	r2, r1
 8003300:	631a      	str	r2, [r3, #48]	@ 0x30
 8003302:	e023      	b.n	800334c <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	685a      	ldr	r2, [r3, #4]
 800330e:	4613      	mov	r3, r2
 8003310:	009b      	lsls	r3, r3, #2
 8003312:	4413      	add	r3, r2
 8003314:	3b41      	subs	r3, #65	@ 0x41
 8003316:	221f      	movs	r2, #31
 8003318:	fa02 f303 	lsl.w	r3, r2, r3
 800331c:	43da      	mvns	r2, r3
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	400a      	ands	r2, r1
 8003324:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800332c:	683b      	ldr	r3, [r7, #0]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	b29b      	uxth	r3, r3
 8003332:	4618      	mov	r0, r3
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	685a      	ldr	r2, [r3, #4]
 8003338:	4613      	mov	r3, r2
 800333a:	009b      	lsls	r3, r3, #2
 800333c:	4413      	add	r3, r2
 800333e:	3b41      	subs	r3, #65	@ 0x41
 8003340:	fa00 f203 	lsl.w	r2, r0, r3
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	430a      	orrs	r2, r1
 800334a:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	4a30      	ldr	r2, [pc, #192]	@ (8003414 <HAL_ADC_ConfigChannel+0x2a4>)
 8003352:	4293      	cmp	r3, r2
 8003354:	d10a      	bne.n	800336c <HAL_ADC_ConfigChannel+0x1fc>
 8003356:	683b      	ldr	r3, [r7, #0]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800335e:	d105      	bne.n	800336c <HAL_ADC_ConfigChannel+0x1fc>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8003360:	4b2d      	ldr	r3, [pc, #180]	@ (8003418 <HAL_ADC_ConfigChannel+0x2a8>)
 8003362:	685b      	ldr	r3, [r3, #4]
 8003364:	4a2c      	ldr	r2, [pc, #176]	@ (8003418 <HAL_ADC_ConfigChannel+0x2a8>)
 8003366:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 800336a:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	4a28      	ldr	r2, [pc, #160]	@ (8003414 <HAL_ADC_ConfigChannel+0x2a4>)
 8003372:	4293      	cmp	r3, r2
 8003374:	d10f      	bne.n	8003396 <HAL_ADC_ConfigChannel+0x226>
 8003376:	683b      	ldr	r3, [r7, #0]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	2b12      	cmp	r3, #18
 800337c:	d10b      	bne.n	8003396 <HAL_ADC_ConfigChannel+0x226>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 800337e:	4b26      	ldr	r3, [pc, #152]	@ (8003418 <HAL_ADC_ConfigChannel+0x2a8>)
 8003380:	685b      	ldr	r3, [r3, #4]
 8003382:	4a25      	ldr	r2, [pc, #148]	@ (8003418 <HAL_ADC_ConfigChannel+0x2a8>)
 8003384:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8003388:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 800338a:	4b23      	ldr	r3, [pc, #140]	@ (8003418 <HAL_ADC_ConfigChannel+0x2a8>)
 800338c:	685b      	ldr	r3, [r3, #4]
 800338e:	4a22      	ldr	r2, [pc, #136]	@ (8003418 <HAL_ADC_ConfigChannel+0x2a8>)
 8003390:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003394:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	4a1e      	ldr	r2, [pc, #120]	@ (8003414 <HAL_ADC_ConfigChannel+0x2a4>)
 800339c:	4293      	cmp	r3, r2
 800339e:	d12b      	bne.n	80033f8 <HAL_ADC_ConfigChannel+0x288>
 80033a0:	683b      	ldr	r3, [r7, #0]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	4a1a      	ldr	r2, [pc, #104]	@ (8003410 <HAL_ADC_ConfigChannel+0x2a0>)
 80033a6:	4293      	cmp	r3, r2
 80033a8:	d003      	beq.n	80033b2 <HAL_ADC_ConfigChannel+0x242>
 80033aa:	683b      	ldr	r3, [r7, #0]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	2b11      	cmp	r3, #17
 80033b0:	d122      	bne.n	80033f8 <HAL_ADC_ConfigChannel+0x288>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 80033b2:	4b19      	ldr	r3, [pc, #100]	@ (8003418 <HAL_ADC_ConfigChannel+0x2a8>)
 80033b4:	685b      	ldr	r3, [r3, #4]
 80033b6:	4a18      	ldr	r2, [pc, #96]	@ (8003418 <HAL_ADC_ConfigChannel+0x2a8>)
 80033b8:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 80033bc:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 80033be:	4b16      	ldr	r3, [pc, #88]	@ (8003418 <HAL_ADC_ConfigChannel+0x2a8>)
 80033c0:	685b      	ldr	r3, [r3, #4]
 80033c2:	4a15      	ldr	r2, [pc, #84]	@ (8003418 <HAL_ADC_ConfigChannel+0x2a8>)
 80033c4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80033c8:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80033ca:	683b      	ldr	r3, [r7, #0]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	4a10      	ldr	r2, [pc, #64]	@ (8003410 <HAL_ADC_ConfigChannel+0x2a0>)
 80033d0:	4293      	cmp	r3, r2
 80033d2:	d111      	bne.n	80033f8 <HAL_ADC_ConfigChannel+0x288>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 80033d4:	4b11      	ldr	r3, [pc, #68]	@ (800341c <HAL_ADC_ConfigChannel+0x2ac>)
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	4a11      	ldr	r2, [pc, #68]	@ (8003420 <HAL_ADC_ConfigChannel+0x2b0>)
 80033da:	fba2 2303 	umull	r2, r3, r2, r3
 80033de:	0c9a      	lsrs	r2, r3, #18
 80033e0:	4613      	mov	r3, r2
 80033e2:	009b      	lsls	r3, r3, #2
 80033e4:	4413      	add	r3, r2
 80033e6:	005b      	lsls	r3, r3, #1
 80033e8:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80033ea:	e002      	b.n	80033f2 <HAL_ADC_ConfigChannel+0x282>
      {
        counter--;
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	3b01      	subs	r3, #1
 80033f0:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d1f9      	bne.n	80033ec <HAL_ADC_ConfigChannel+0x27c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2200      	movs	r2, #0
 80033fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003400:	2300      	movs	r3, #0
}
 8003402:	4618      	mov	r0, r3
 8003404:	3714      	adds	r7, #20
 8003406:	46bd      	mov	sp, r7
 8003408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340c:	4770      	bx	lr
 800340e:	bf00      	nop
 8003410:	10000012 	.word	0x10000012
 8003414:	40012000 	.word	0x40012000
 8003418:	40012300 	.word	0x40012300
 800341c:	20012000 	.word	0x20012000
 8003420:	431bde83 	.word	0x431bde83

08003424 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003424:	b480      	push	{r7}
 8003426:	b083      	sub	sp, #12
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 800342c:	4b78      	ldr	r3, [pc, #480]	@ (8003610 <ADC_Init+0x1ec>)
 800342e:	685b      	ldr	r3, [r3, #4]
 8003430:	4a77      	ldr	r2, [pc, #476]	@ (8003610 <ADC_Init+0x1ec>)
 8003432:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8003436:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8003438:	4b75      	ldr	r3, [pc, #468]	@ (8003610 <ADC_Init+0x1ec>)
 800343a:	685a      	ldr	r2, [r3, #4]
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	685b      	ldr	r3, [r3, #4]
 8003440:	4973      	ldr	r1, [pc, #460]	@ (8003610 <ADC_Init+0x1ec>)
 8003442:	4313      	orrs	r3, r2
 8003444:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	685a      	ldr	r2, [r3, #4]
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003454:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	6859      	ldr	r1, [r3, #4]
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	691b      	ldr	r3, [r3, #16]
 8003460:	021a      	lsls	r2, r3, #8
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	430a      	orrs	r2, r1
 8003468:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	685a      	ldr	r2, [r3, #4]
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003478:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	6859      	ldr	r1, [r3, #4]
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	689a      	ldr	r2, [r3, #8]
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	430a      	orrs	r2, r1
 800348a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	689a      	ldr	r2, [r3, #8]
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800349a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	6899      	ldr	r1, [r3, #8]
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	68da      	ldr	r2, [r3, #12]
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	430a      	orrs	r2, r1
 80034ac:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034b2:	4a58      	ldr	r2, [pc, #352]	@ (8003614 <ADC_Init+0x1f0>)
 80034b4:	4293      	cmp	r3, r2
 80034b6:	d022      	beq.n	80034fe <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	689a      	ldr	r2, [r3, #8]
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80034c6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	6899      	ldr	r1, [r3, #8]
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	430a      	orrs	r2, r1
 80034d8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	689a      	ldr	r2, [r3, #8]
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80034e8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	6899      	ldr	r1, [r3, #8]
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	430a      	orrs	r2, r1
 80034fa:	609a      	str	r2, [r3, #8]
 80034fc:	e00f      	b.n	800351e <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	689a      	ldr	r2, [r3, #8]
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800350c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	689a      	ldr	r2, [r3, #8]
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800351c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	689a      	ldr	r2, [r3, #8]
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f022 0202 	bic.w	r2, r2, #2
 800352c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	6899      	ldr	r1, [r3, #8]
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	699b      	ldr	r3, [r3, #24]
 8003538:	005a      	lsls	r2, r3, #1
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	430a      	orrs	r2, r1
 8003540:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003548:	2b00      	cmp	r3, #0
 800354a:	d01b      	beq.n	8003584 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	685a      	ldr	r2, [r3, #4]
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800355a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	685a      	ldr	r2, [r3, #4]
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800356a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	6859      	ldr	r1, [r3, #4]
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003576:	3b01      	subs	r3, #1
 8003578:	035a      	lsls	r2, r3, #13
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	430a      	orrs	r2, r1
 8003580:	605a      	str	r2, [r3, #4]
 8003582:	e007      	b.n	8003594 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	685a      	ldr	r2, [r3, #4]
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003592:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80035a2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	69db      	ldr	r3, [r3, #28]
 80035ae:	3b01      	subs	r3, #1
 80035b0:	051a      	lsls	r2, r3, #20
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	430a      	orrs	r2, r1
 80035b8:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	689a      	ldr	r2, [r3, #8]
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80035c8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	6899      	ldr	r1, [r3, #8]
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80035d6:	025a      	lsls	r2, r3, #9
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	430a      	orrs	r2, r1
 80035de:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	689a      	ldr	r2, [r3, #8]
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80035ee:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	6899      	ldr	r1, [r3, #8]
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	695b      	ldr	r3, [r3, #20]
 80035fa:	029a      	lsls	r2, r3, #10
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	430a      	orrs	r2, r1
 8003602:	609a      	str	r2, [r3, #8]
}
 8003604:	bf00      	nop
 8003606:	370c      	adds	r7, #12
 8003608:	46bd      	mov	sp, r7
 800360a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800360e:	4770      	bx	lr
 8003610:	40012300 	.word	0x40012300
 8003614:	0f000001 	.word	0x0f000001

08003618 <__NVIC_SetPriorityGrouping>:
{
 8003618:	b480      	push	{r7}
 800361a:	b085      	sub	sp, #20
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	f003 0307 	and.w	r3, r3, #7
 8003626:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003628:	4b0b      	ldr	r3, [pc, #44]	@ (8003658 <__NVIC_SetPriorityGrouping+0x40>)
 800362a:	68db      	ldr	r3, [r3, #12]
 800362c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800362e:	68ba      	ldr	r2, [r7, #8]
 8003630:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003634:	4013      	ands	r3, r2
 8003636:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800363c:	68bb      	ldr	r3, [r7, #8]
 800363e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003640:	4b06      	ldr	r3, [pc, #24]	@ (800365c <__NVIC_SetPriorityGrouping+0x44>)
 8003642:	4313      	orrs	r3, r2
 8003644:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003646:	4a04      	ldr	r2, [pc, #16]	@ (8003658 <__NVIC_SetPriorityGrouping+0x40>)
 8003648:	68bb      	ldr	r3, [r7, #8]
 800364a:	60d3      	str	r3, [r2, #12]
}
 800364c:	bf00      	nop
 800364e:	3714      	adds	r7, #20
 8003650:	46bd      	mov	sp, r7
 8003652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003656:	4770      	bx	lr
 8003658:	e000ed00 	.word	0xe000ed00
 800365c:	05fa0000 	.word	0x05fa0000

08003660 <__NVIC_GetPriorityGrouping>:
{
 8003660:	b480      	push	{r7}
 8003662:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003664:	4b04      	ldr	r3, [pc, #16]	@ (8003678 <__NVIC_GetPriorityGrouping+0x18>)
 8003666:	68db      	ldr	r3, [r3, #12]
 8003668:	0a1b      	lsrs	r3, r3, #8
 800366a:	f003 0307 	and.w	r3, r3, #7
}
 800366e:	4618      	mov	r0, r3
 8003670:	46bd      	mov	sp, r7
 8003672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003676:	4770      	bx	lr
 8003678:	e000ed00 	.word	0xe000ed00

0800367c <__NVIC_EnableIRQ>:
{
 800367c:	b480      	push	{r7}
 800367e:	b083      	sub	sp, #12
 8003680:	af00      	add	r7, sp, #0
 8003682:	4603      	mov	r3, r0
 8003684:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003686:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800368a:	2b00      	cmp	r3, #0
 800368c:	db0b      	blt.n	80036a6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800368e:	79fb      	ldrb	r3, [r7, #7]
 8003690:	f003 021f 	and.w	r2, r3, #31
 8003694:	4907      	ldr	r1, [pc, #28]	@ (80036b4 <__NVIC_EnableIRQ+0x38>)
 8003696:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800369a:	095b      	lsrs	r3, r3, #5
 800369c:	2001      	movs	r0, #1
 800369e:	fa00 f202 	lsl.w	r2, r0, r2
 80036a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80036a6:	bf00      	nop
 80036a8:	370c      	adds	r7, #12
 80036aa:	46bd      	mov	sp, r7
 80036ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b0:	4770      	bx	lr
 80036b2:	bf00      	nop
 80036b4:	e000e100 	.word	0xe000e100

080036b8 <__NVIC_SetPriority>:
{
 80036b8:	b480      	push	{r7}
 80036ba:	b083      	sub	sp, #12
 80036bc:	af00      	add	r7, sp, #0
 80036be:	4603      	mov	r3, r0
 80036c0:	6039      	str	r1, [r7, #0]
 80036c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80036c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	db0a      	blt.n	80036e2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036cc:	683b      	ldr	r3, [r7, #0]
 80036ce:	b2da      	uxtb	r2, r3
 80036d0:	490c      	ldr	r1, [pc, #48]	@ (8003704 <__NVIC_SetPriority+0x4c>)
 80036d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036d6:	0112      	lsls	r2, r2, #4
 80036d8:	b2d2      	uxtb	r2, r2
 80036da:	440b      	add	r3, r1
 80036dc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80036e0:	e00a      	b.n	80036f8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036e2:	683b      	ldr	r3, [r7, #0]
 80036e4:	b2da      	uxtb	r2, r3
 80036e6:	4908      	ldr	r1, [pc, #32]	@ (8003708 <__NVIC_SetPriority+0x50>)
 80036e8:	79fb      	ldrb	r3, [r7, #7]
 80036ea:	f003 030f 	and.w	r3, r3, #15
 80036ee:	3b04      	subs	r3, #4
 80036f0:	0112      	lsls	r2, r2, #4
 80036f2:	b2d2      	uxtb	r2, r2
 80036f4:	440b      	add	r3, r1
 80036f6:	761a      	strb	r2, [r3, #24]
}
 80036f8:	bf00      	nop
 80036fa:	370c      	adds	r7, #12
 80036fc:	46bd      	mov	sp, r7
 80036fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003702:	4770      	bx	lr
 8003704:	e000e100 	.word	0xe000e100
 8003708:	e000ed00 	.word	0xe000ed00

0800370c <NVIC_EncodePriority>:
{
 800370c:	b480      	push	{r7}
 800370e:	b089      	sub	sp, #36	@ 0x24
 8003710:	af00      	add	r7, sp, #0
 8003712:	60f8      	str	r0, [r7, #12]
 8003714:	60b9      	str	r1, [r7, #8]
 8003716:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	f003 0307 	and.w	r3, r3, #7
 800371e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003720:	69fb      	ldr	r3, [r7, #28]
 8003722:	f1c3 0307 	rsb	r3, r3, #7
 8003726:	2b04      	cmp	r3, #4
 8003728:	bf28      	it	cs
 800372a:	2304      	movcs	r3, #4
 800372c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800372e:	69fb      	ldr	r3, [r7, #28]
 8003730:	3304      	adds	r3, #4
 8003732:	2b06      	cmp	r3, #6
 8003734:	d902      	bls.n	800373c <NVIC_EncodePriority+0x30>
 8003736:	69fb      	ldr	r3, [r7, #28]
 8003738:	3b03      	subs	r3, #3
 800373a:	e000      	b.n	800373e <NVIC_EncodePriority+0x32>
 800373c:	2300      	movs	r3, #0
 800373e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003740:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003744:	69bb      	ldr	r3, [r7, #24]
 8003746:	fa02 f303 	lsl.w	r3, r2, r3
 800374a:	43da      	mvns	r2, r3
 800374c:	68bb      	ldr	r3, [r7, #8]
 800374e:	401a      	ands	r2, r3
 8003750:	697b      	ldr	r3, [r7, #20]
 8003752:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003754:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003758:	697b      	ldr	r3, [r7, #20]
 800375a:	fa01 f303 	lsl.w	r3, r1, r3
 800375e:	43d9      	mvns	r1, r3
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003764:	4313      	orrs	r3, r2
}
 8003766:	4618      	mov	r0, r3
 8003768:	3724      	adds	r7, #36	@ 0x24
 800376a:	46bd      	mov	sp, r7
 800376c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003770:	4770      	bx	lr

08003772 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003772:	b580      	push	{r7, lr}
 8003774:	b082      	sub	sp, #8
 8003776:	af00      	add	r7, sp, #0
 8003778:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800377a:	6878      	ldr	r0, [r7, #4]
 800377c:	f7ff ff4c 	bl	8003618 <__NVIC_SetPriorityGrouping>
}
 8003780:	bf00      	nop
 8003782:	3708      	adds	r7, #8
 8003784:	46bd      	mov	sp, r7
 8003786:	bd80      	pop	{r7, pc}

08003788 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003788:	b580      	push	{r7, lr}
 800378a:	b086      	sub	sp, #24
 800378c:	af00      	add	r7, sp, #0
 800378e:	4603      	mov	r3, r0
 8003790:	60b9      	str	r1, [r7, #8]
 8003792:	607a      	str	r2, [r7, #4]
 8003794:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003796:	2300      	movs	r3, #0
 8003798:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800379a:	f7ff ff61 	bl	8003660 <__NVIC_GetPriorityGrouping>
 800379e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80037a0:	687a      	ldr	r2, [r7, #4]
 80037a2:	68b9      	ldr	r1, [r7, #8]
 80037a4:	6978      	ldr	r0, [r7, #20]
 80037a6:	f7ff ffb1 	bl	800370c <NVIC_EncodePriority>
 80037aa:	4602      	mov	r2, r0
 80037ac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80037b0:	4611      	mov	r1, r2
 80037b2:	4618      	mov	r0, r3
 80037b4:	f7ff ff80 	bl	80036b8 <__NVIC_SetPriority>
}
 80037b8:	bf00      	nop
 80037ba:	3718      	adds	r7, #24
 80037bc:	46bd      	mov	sp, r7
 80037be:	bd80      	pop	{r7, pc}

080037c0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	b082      	sub	sp, #8
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	4603      	mov	r3, r0
 80037c8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80037ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037ce:	4618      	mov	r0, r3
 80037d0:	f7ff ff54 	bl	800367c <__NVIC_EnableIRQ>
}
 80037d4:	bf00      	nop
 80037d6:	3708      	adds	r7, #8
 80037d8:	46bd      	mov	sp, r7
 80037da:	bd80      	pop	{r7, pc}

080037dc <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 80037dc:	b480      	push	{r7}
 80037de:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 80037e0:	f3bf 8f5f 	dmb	sy
}
 80037e4:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80037e6:	4b07      	ldr	r3, [pc, #28]	@ (8003804 <HAL_MPU_Disable+0x28>)
 80037e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037ea:	4a06      	ldr	r2, [pc, #24]	@ (8003804 <HAL_MPU_Disable+0x28>)
 80037ec:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80037f0:	6253      	str	r3, [r2, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80037f2:	4b05      	ldr	r3, [pc, #20]	@ (8003808 <HAL_MPU_Disable+0x2c>)
 80037f4:	2200      	movs	r2, #0
 80037f6:	605a      	str	r2, [r3, #4]
}
 80037f8:	bf00      	nop
 80037fa:	46bd      	mov	sp, r7
 80037fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003800:	4770      	bx	lr
 8003802:	bf00      	nop
 8003804:	e000ed00 	.word	0xe000ed00
 8003808:	e000ed90 	.word	0xe000ed90

0800380c <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 800380c:	b480      	push	{r7}
 800380e:	b083      	sub	sp, #12
 8003810:	af00      	add	r7, sp, #0
 8003812:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8003814:	4a0b      	ldr	r2, [pc, #44]	@ (8003844 <HAL_MPU_Enable+0x38>)
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	f043 0301 	orr.w	r3, r3, #1
 800381c:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800381e:	4b0a      	ldr	r3, [pc, #40]	@ (8003848 <HAL_MPU_Enable+0x3c>)
 8003820:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003822:	4a09      	ldr	r2, [pc, #36]	@ (8003848 <HAL_MPU_Enable+0x3c>)
 8003824:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003828:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 800382a:	f3bf 8f4f 	dsb	sy
}
 800382e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003830:	f3bf 8f6f 	isb	sy
}
 8003834:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8003836:	bf00      	nop
 8003838:	370c      	adds	r7, #12
 800383a:	46bd      	mov	sp, r7
 800383c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003840:	4770      	bx	lr
 8003842:	bf00      	nop
 8003844:	e000ed90 	.word	0xe000ed90
 8003848:	e000ed00 	.word	0xe000ed00

0800384c <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 800384c:	b480      	push	{r7}
 800384e:	b083      	sub	sp, #12
 8003850:	af00      	add	r7, sp, #0
 8003852:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	785a      	ldrb	r2, [r3, #1]
 8003858:	4b1b      	ldr	r3, [pc, #108]	@ (80038c8 <HAL_MPU_ConfigRegion+0x7c>)
 800385a:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 800385c:	4b1a      	ldr	r3, [pc, #104]	@ (80038c8 <HAL_MPU_ConfigRegion+0x7c>)
 800385e:	691b      	ldr	r3, [r3, #16]
 8003860:	4a19      	ldr	r2, [pc, #100]	@ (80038c8 <HAL_MPU_ConfigRegion+0x7c>)
 8003862:	f023 0301 	bic.w	r3, r3, #1
 8003866:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8003868:	4a17      	ldr	r2, [pc, #92]	@ (80038c8 <HAL_MPU_ConfigRegion+0x7c>)
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	685b      	ldr	r3, [r3, #4]
 800386e:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	7b1b      	ldrb	r3, [r3, #12]
 8003874:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	7adb      	ldrb	r3, [r3, #11]
 800387a:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800387c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	7a9b      	ldrb	r3, [r3, #10]
 8003882:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8003884:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	7b5b      	ldrb	r3, [r3, #13]
 800388a:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800388c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	7b9b      	ldrb	r3, [r3, #14]
 8003892:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8003894:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	7bdb      	ldrb	r3, [r3, #15]
 800389a:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800389c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	7a5b      	ldrb	r3, [r3, #9]
 80038a2:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80038a4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	7a1b      	ldrb	r3, [r3, #8]
 80038aa:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80038ac:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80038ae:	687a      	ldr	r2, [r7, #4]
 80038b0:	7812      	ldrb	r2, [r2, #0]
 80038b2:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80038b4:	4a04      	ldr	r2, [pc, #16]	@ (80038c8 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80038b6:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80038b8:	6113      	str	r3, [r2, #16]
}
 80038ba:	bf00      	nop
 80038bc:	370c      	adds	r7, #12
 80038be:	46bd      	mov	sp, r7
 80038c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c4:	4770      	bx	lr
 80038c6:	bf00      	nop
 80038c8:	e000ed90 	.word	0xe000ed90

080038cc <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 80038cc:	b580      	push	{r7, lr}
 80038ce:	b082      	sub	sp, #8
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d101      	bne.n	80038de <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 80038da:	2301      	movs	r3, #1
 80038dc:	e054      	b.n	8003988 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	7f5b      	ldrb	r3, [r3, #29]
 80038e2:	b2db      	uxtb	r3, r3
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d105      	bne.n	80038f4 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2200      	movs	r2, #0
 80038ec:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 80038ee:	6878      	ldr	r0, [r7, #4]
 80038f0:	f7fe f9d6 	bl	8001ca0 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	2202      	movs	r2, #2
 80038f8:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	791b      	ldrb	r3, [r3, #4]
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d10c      	bne.n	800391c <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	4a22      	ldr	r2, [pc, #136]	@ (8003990 <HAL_CRC_Init+0xc4>)
 8003908:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	689a      	ldr	r2, [r3, #8]
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f022 0218 	bic.w	r2, r2, #24
 8003918:	609a      	str	r2, [r3, #8]
 800391a:	e00c      	b.n	8003936 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	6899      	ldr	r1, [r3, #8]
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	68db      	ldr	r3, [r3, #12]
 8003924:	461a      	mov	r2, r3
 8003926:	6878      	ldr	r0, [r7, #4]
 8003928:	f000 f834 	bl	8003994 <HAL_CRCEx_Polynomial_Set>
 800392c:	4603      	mov	r3, r0
 800392e:	2b00      	cmp	r3, #0
 8003930:	d001      	beq.n	8003936 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8003932:	2301      	movs	r3, #1
 8003934:	e028      	b.n	8003988 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	795b      	ldrb	r3, [r3, #5]
 800393a:	2b00      	cmp	r3, #0
 800393c:	d105      	bne.n	800394a <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003946:	611a      	str	r2, [r3, #16]
 8003948:	e004      	b.n	8003954 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	687a      	ldr	r2, [r7, #4]
 8003950:	6912      	ldr	r2, [r2, #16]
 8003952:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	689b      	ldr	r3, [r3, #8]
 800395a:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	695a      	ldr	r2, [r3, #20]
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	430a      	orrs	r2, r1
 8003968:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	689b      	ldr	r3, [r3, #8]
 8003970:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	699a      	ldr	r2, [r3, #24]
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	430a      	orrs	r2, r1
 800397e:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	2201      	movs	r2, #1
 8003984:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8003986:	2300      	movs	r3, #0
}
 8003988:	4618      	mov	r0, r3
 800398a:	3708      	adds	r7, #8
 800398c:	46bd      	mov	sp, r7
 800398e:	bd80      	pop	{r7, pc}
 8003990:	04c11db7 	.word	0x04c11db7

08003994 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8003994:	b480      	push	{r7}
 8003996:	b087      	sub	sp, #28
 8003998:	af00      	add	r7, sp, #0
 800399a:	60f8      	str	r0, [r7, #12]
 800399c:	60b9      	str	r1, [r7, #8]
 800399e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80039a0:	2300      	movs	r3, #0
 80039a2:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 80039a4:	231f      	movs	r3, #31
 80039a6:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 80039a8:	68bb      	ldr	r3, [r7, #8]
 80039aa:	f003 0301 	and.w	r3, r3, #1
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d102      	bne.n	80039b8 <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 80039b2:	2301      	movs	r3, #1
 80039b4:	75fb      	strb	r3, [r7, #23]
 80039b6:	e063      	b.n	8003a80 <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 80039b8:	bf00      	nop
 80039ba:	693b      	ldr	r3, [r7, #16]
 80039bc:	1e5a      	subs	r2, r3, #1
 80039be:	613a      	str	r2, [r7, #16]
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d009      	beq.n	80039d8 <HAL_CRCEx_Polynomial_Set+0x44>
 80039c4:	693b      	ldr	r3, [r7, #16]
 80039c6:	f003 031f 	and.w	r3, r3, #31
 80039ca:	68ba      	ldr	r2, [r7, #8]
 80039cc:	fa22 f303 	lsr.w	r3, r2, r3
 80039d0:	f003 0301 	and.w	r3, r3, #1
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d0f0      	beq.n	80039ba <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	2b18      	cmp	r3, #24
 80039dc:	d846      	bhi.n	8003a6c <HAL_CRCEx_Polynomial_Set+0xd8>
 80039de:	a201      	add	r2, pc, #4	@ (adr r2, 80039e4 <HAL_CRCEx_Polynomial_Set+0x50>)
 80039e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039e4:	08003a73 	.word	0x08003a73
 80039e8:	08003a6d 	.word	0x08003a6d
 80039ec:	08003a6d 	.word	0x08003a6d
 80039f0:	08003a6d 	.word	0x08003a6d
 80039f4:	08003a6d 	.word	0x08003a6d
 80039f8:	08003a6d 	.word	0x08003a6d
 80039fc:	08003a6d 	.word	0x08003a6d
 8003a00:	08003a6d 	.word	0x08003a6d
 8003a04:	08003a61 	.word	0x08003a61
 8003a08:	08003a6d 	.word	0x08003a6d
 8003a0c:	08003a6d 	.word	0x08003a6d
 8003a10:	08003a6d 	.word	0x08003a6d
 8003a14:	08003a6d 	.word	0x08003a6d
 8003a18:	08003a6d 	.word	0x08003a6d
 8003a1c:	08003a6d 	.word	0x08003a6d
 8003a20:	08003a6d 	.word	0x08003a6d
 8003a24:	08003a55 	.word	0x08003a55
 8003a28:	08003a6d 	.word	0x08003a6d
 8003a2c:	08003a6d 	.word	0x08003a6d
 8003a30:	08003a6d 	.word	0x08003a6d
 8003a34:	08003a6d 	.word	0x08003a6d
 8003a38:	08003a6d 	.word	0x08003a6d
 8003a3c:	08003a6d 	.word	0x08003a6d
 8003a40:	08003a6d 	.word	0x08003a6d
 8003a44:	08003a49 	.word	0x08003a49
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 8003a48:	693b      	ldr	r3, [r7, #16]
 8003a4a:	2b06      	cmp	r3, #6
 8003a4c:	d913      	bls.n	8003a76 <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 8003a4e:	2301      	movs	r3, #1
 8003a50:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8003a52:	e010      	b.n	8003a76 <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 8003a54:	693b      	ldr	r3, [r7, #16]
 8003a56:	2b07      	cmp	r3, #7
 8003a58:	d90f      	bls.n	8003a7a <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 8003a5a:	2301      	movs	r3, #1
 8003a5c:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8003a5e:	e00c      	b.n	8003a7a <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 8003a60:	693b      	ldr	r3, [r7, #16]
 8003a62:	2b0f      	cmp	r3, #15
 8003a64:	d90b      	bls.n	8003a7e <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 8003a66:	2301      	movs	r3, #1
 8003a68:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8003a6a:	e008      	b.n	8003a7e <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 8003a6c:	2301      	movs	r3, #1
 8003a6e:	75fb      	strb	r3, [r7, #23]
        break;
 8003a70:	e006      	b.n	8003a80 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8003a72:	bf00      	nop
 8003a74:	e004      	b.n	8003a80 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8003a76:	bf00      	nop
 8003a78:	e002      	b.n	8003a80 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8003a7a:	bf00      	nop
 8003a7c:	e000      	b.n	8003a80 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8003a7e:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 8003a80:	7dfb      	ldrb	r3, [r7, #23]
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d10d      	bne.n	8003aa2 <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	68ba      	ldr	r2, [r7, #8]
 8003a8c:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	689b      	ldr	r3, [r3, #8]
 8003a94:	f023 0118 	bic.w	r1, r3, #24
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	687a      	ldr	r2, [r7, #4]
 8003a9e:	430a      	orrs	r2, r1
 8003aa0:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8003aa2:	7dfb      	ldrb	r3, [r7, #23]
}
 8003aa4:	4618      	mov	r0, r3
 8003aa6:	371c      	adds	r7, #28
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aae:	4770      	bx	lr

08003ab0 <HAL_DCMI_Init>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Init(DCMI_HandleTypeDef *hdcmi)
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	b082      	sub	sp, #8
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
  /* Check the DCMI peripheral state */
  if (hdcmi == NULL)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d101      	bne.n	8003ac2 <HAL_DCMI_Init+0x12>
  {
    return HAL_ERROR;
 8003abe:	2301      	movs	r3, #1
 8003ac0:	e069      	b.n	8003b96 <HAL_DCMI_Init+0xe6>
  assert_param(IS_DCMI_BYTE_SELECT_START(hdcmi->Init.ByteSelectStart));
  assert_param(IS_DCMI_LINE_SELECT_MODE(hdcmi->Init.LineSelectMode));
  assert_param(IS_DCMI_LINE_SELECT_START(hdcmi->Init.LineSelectStart));
#endif

  if (hdcmi->State == HAL_DCMI_STATE_RESET)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003ac8:	b2db      	uxtb	r3, r3
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d102      	bne.n	8003ad4 <HAL_DCMI_Init+0x24>
    }
    /* Initialize the low level hardware (MSP) */
    hdcmi->MspInitCallback(hdcmi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_DCMI_MspInit(hdcmi);
 8003ace:	6878      	ldr	r0, [r7, #4]
 8003ad0:	f7fe f906 	bl	8001ce0 <HAL_DCMI_MspInit>
#endif /* (USE_HAL_DCMI_REGISTER_CALLBACKS) */
  }

  /* Change the DCMI state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	2202      	movs	r2, #2
 8003ad8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

#ifdef DCMI_CR_BSM
  if (hdcmi->Init.ExtendedDataMode != DCMI_EXTEND_DATA_8B)
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	699b      	ldr	r3, [r3, #24]
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d002      	beq.n	8003aea <HAL_DCMI_Init+0x3a>
  {
    /* Byte select mode must be programmed to the reset value if the extended mode
    is not set to 8-bit data capture on every pixel clock */
    hdcmi->Init.ByteSelectMode = DCMI_BSM_ALL;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	2200      	movs	r2, #0
 8003ae8:	625a      	str	r2, [r3, #36]	@ 0x24
  }
#endif
  /* Configures the HS, VS, DE and PC polarity */
#ifdef DCMI_CR_BSM
  hdcmi->Instance->CR &= ~(DCMI_CR_PCKPOL | DCMI_CR_HSPOL  | DCMI_CR_VSPOL  | DCMI_CR_EDM_0 | \
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	6819      	ldr	r1, [r3, #0]
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681a      	ldr	r2, [r3, #0]
 8003af4:	4b2a      	ldr	r3, [pc, #168]	@ (8003ba0 <HAL_DCMI_Init+0xf0>)
 8003af6:	400b      	ands	r3, r1
 8003af8:	6013      	str	r3, [r2, #0]
                           DCMI_CR_EDM_1  | DCMI_CR_FCRC_0 | DCMI_CR_FCRC_1 | DCMI_CR_JPEG  | \
                           DCMI_CR_ESS | DCMI_CR_BSM_0 | DCMI_CR_BSM_1 | DCMI_CR_OEBS | \
                           DCMI_CR_LSM | DCMI_CR_OELS);

  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	6819      	ldr	r1, [r3, #0]
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	685a      	ldr	r2, [r3, #4]
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	695b      	ldr	r3, [r3, #20]
 8003b08:	431a      	orrs	r2, r3
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	68db      	ldr	r3, [r3, #12]
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8003b0e:	431a      	orrs	r2, r3
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	691b      	ldr	r3, [r3, #16]
 8003b14:	431a      	orrs	r2, r3
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	689b      	ldr	r3, [r3, #8]
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 8003b1a:	431a      	orrs	r2, r3
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	699b      	ldr	r3, [r3, #24]
 8003b20:	431a      	orrs	r2, r3
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	6a1b      	ldr	r3, [r3, #32]
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 8003b26:	431a      	orrs	r2, r3
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b2c:	431a      	orrs	r2, r3
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 8003b32:	431a      	orrs	r2, r3
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b38:	431a      	orrs	r2, r3
                                    hdcmi->Init.LineSelectStart);
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 8003b3e:	431a      	orrs	r2, r3
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	430a      	orrs	r2, r1
 8003b46:	601a      	str	r2, [r3, #0]
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
                                    hdcmi->Init.JPEGMode);
#endif

  if (hdcmi->Init.SynchroMode == DCMI_SYNCHRO_EMBEDDED)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	685b      	ldr	r3, [r3, #4]
 8003b4c:	2b10      	cmp	r3, #16
 8003b4e:	d112      	bne.n	8003b76 <HAL_DCMI_Init+0xc6>
  {
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	7f1b      	ldrb	r3, [r3, #28]
 8003b54:	461a      	mov	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	7f5b      	ldrb	r3, [r3, #29]
 8003b5a:	021b      	lsls	r3, r3, #8
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8003b5c:	431a      	orrs	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	7f9b      	ldrb	r3, [r3, #30]
 8003b62:	041b      	lsls	r3, r3, #16
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 8003b64:	ea42 0103 	orr.w	r1, r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.FrameEndCode << DCMI_ESCR_FEC_Pos));
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	7fdb      	ldrb	r3, [r3, #31]
 8003b6c:	061a      	lsls	r2, r3, #24
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 8003b72:	430a      	orrs	r2, r1
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8003b74:	619a      	str	r2, [r3, #24]

  }

  /* Enable the Line, Vsync, Error and Overrun interrupts */
  __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	68da      	ldr	r2, [r3, #12]
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f042 021e 	orr.w	r2, r2, #30
 8003b84:	60da      	str	r2, [r3, #12]

  /* Update error code */
  hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	2200      	movs	r2, #0
 8003b8a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the DCMI state*/
  hdcmi->State  = HAL_DCMI_STATE_READY;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	2201      	movs	r2, #1
 8003b90:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003b94:	2300      	movs	r3, #0
}
 8003b96:	4618      	mov	r0, r3
 8003b98:	3708      	adds	r7, #8
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	bd80      	pop	{r7, pc}
 8003b9e:	bf00      	nop
 8003ba0:	ffe0f007 	.word	0xffe0f007

08003ba4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	b086      	sub	sp, #24
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003bac:	2300      	movs	r3, #0
 8003bae:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003bb0:	f7ff fa6a 	bl	8003088 <HAL_GetTick>
 8003bb4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d101      	bne.n	8003bc0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003bbc:	2301      	movs	r3, #1
 8003bbe:	e099      	b.n	8003cf4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	2202      	movs	r2, #2
 8003bc4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	2200      	movs	r2, #0
 8003bcc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	681a      	ldr	r2, [r3, #0]
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f022 0201 	bic.w	r2, r2, #1
 8003bde:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003be0:	e00f      	b.n	8003c02 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003be2:	f7ff fa51 	bl	8003088 <HAL_GetTick>
 8003be6:	4602      	mov	r2, r0
 8003be8:	693b      	ldr	r3, [r7, #16]
 8003bea:	1ad3      	subs	r3, r2, r3
 8003bec:	2b05      	cmp	r3, #5
 8003bee:	d908      	bls.n	8003c02 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	2220      	movs	r2, #32
 8003bf4:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	2203      	movs	r2, #3
 8003bfa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003bfe:	2303      	movs	r3, #3
 8003c00:	e078      	b.n	8003cf4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f003 0301 	and.w	r3, r3, #1
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d1e8      	bne.n	8003be2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003c18:	697a      	ldr	r2, [r7, #20]
 8003c1a:	4b38      	ldr	r3, [pc, #224]	@ (8003cfc <HAL_DMA_Init+0x158>)
 8003c1c:	4013      	ands	r3, r2
 8003c1e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	685a      	ldr	r2, [r3, #4]
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	689b      	ldr	r3, [r3, #8]
 8003c28:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003c2e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	691b      	ldr	r3, [r3, #16]
 8003c34:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c3a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	699b      	ldr	r3, [r3, #24]
 8003c40:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c46:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	6a1b      	ldr	r3, [r3, #32]
 8003c4c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003c4e:	697a      	ldr	r2, [r7, #20]
 8003c50:	4313      	orrs	r3, r2
 8003c52:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c58:	2b04      	cmp	r3, #4
 8003c5a:	d107      	bne.n	8003c6c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c64:	4313      	orrs	r3, r2
 8003c66:	697a      	ldr	r2, [r7, #20]
 8003c68:	4313      	orrs	r3, r2
 8003c6a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	697a      	ldr	r2, [r7, #20]
 8003c72:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	695b      	ldr	r3, [r3, #20]
 8003c7a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003c7c:	697b      	ldr	r3, [r7, #20]
 8003c7e:	f023 0307 	bic.w	r3, r3, #7
 8003c82:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c88:	697a      	ldr	r2, [r7, #20]
 8003c8a:	4313      	orrs	r3, r2
 8003c8c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c92:	2b04      	cmp	r3, #4
 8003c94:	d117      	bne.n	8003cc6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c9a:	697a      	ldr	r2, [r7, #20]
 8003c9c:	4313      	orrs	r3, r2
 8003c9e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d00e      	beq.n	8003cc6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003ca8:	6878      	ldr	r0, [r7, #4]
 8003caa:	f000 fa83 	bl	80041b4 <DMA_CheckFifoParam>
 8003cae:	4603      	mov	r3, r0
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d008      	beq.n	8003cc6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	2240      	movs	r2, #64	@ 0x40
 8003cb8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_RESET;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003cc2:	2301      	movs	r3, #1
 8003cc4:	e016      	b.n	8003cf4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	697a      	ldr	r2, [r7, #20]
 8003ccc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003cce:	6878      	ldr	r0, [r7, #4]
 8003cd0:	f000 fa3a 	bl	8004148 <DMA_CalcBaseAndBitshift>
 8003cd4:	4603      	mov	r3, r0
 8003cd6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cdc:	223f      	movs	r2, #63	@ 0x3f
 8003cde:	409a      	lsls	r2, r3
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	2200      	movs	r2, #0
 8003ce8:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	2201      	movs	r2, #1
 8003cee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003cf2:	2300      	movs	r3, #0
}
 8003cf4:	4618      	mov	r0, r3
 8003cf6:	3718      	adds	r7, #24
 8003cf8:	46bd      	mov	sp, r7
 8003cfa:	bd80      	pop	{r7, pc}
 8003cfc:	f010803f 	.word	0xf010803f

08003d00 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003d00:	b580      	push	{r7, lr}
 8003d02:	b086      	sub	sp, #24
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	60f8      	str	r0, [r7, #12]
 8003d08:	60b9      	str	r1, [r7, #8]
 8003d0a:	607a      	str	r2, [r7, #4]
 8003d0c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003d0e:	2300      	movs	r3, #0
 8003d10:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d16:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003d1e:	2b01      	cmp	r3, #1
 8003d20:	d101      	bne.n	8003d26 <HAL_DMA_Start_IT+0x26>
 8003d22:	2302      	movs	r3, #2
 8003d24:	e048      	b.n	8003db8 <HAL_DMA_Start_IT+0xb8>
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	2201      	movs	r2, #1
 8003d2a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003d34:	b2db      	uxtb	r3, r3
 8003d36:	2b01      	cmp	r3, #1
 8003d38:	d137      	bne.n	8003daa <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	2202      	movs	r2, #2
 8003d3e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	2200      	movs	r2, #0
 8003d46:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003d48:	683b      	ldr	r3, [r7, #0]
 8003d4a:	687a      	ldr	r2, [r7, #4]
 8003d4c:	68b9      	ldr	r1, [r7, #8]
 8003d4e:	68f8      	ldr	r0, [r7, #12]
 8003d50:	f000 f9cc 	bl	80040ec <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d58:	223f      	movs	r2, #63	@ 0x3f
 8003d5a:	409a      	lsls	r2, r3
 8003d5c:	693b      	ldr	r3, [r7, #16]
 8003d5e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	681a      	ldr	r2, [r3, #0]
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f042 0216 	orr.w	r2, r2, #22
 8003d6e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	695a      	ldr	r2, [r3, #20]
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003d7e:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d007      	beq.n	8003d98 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	681a      	ldr	r2, [r3, #0]
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f042 0208 	orr.w	r2, r2, #8
 8003d96:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	681a      	ldr	r2, [r3, #0]
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f042 0201 	orr.w	r2, r2, #1
 8003da6:	601a      	str	r2, [r3, #0]
 8003da8:	e005      	b.n	8003db6 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	2200      	movs	r2, #0
 8003dae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003db2:	2302      	movs	r3, #2
 8003db4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003db6:	7dfb      	ldrb	r3, [r7, #23]
}
 8003db8:	4618      	mov	r0, r3
 8003dba:	3718      	adds	r7, #24
 8003dbc:	46bd      	mov	sp, r7
 8003dbe:	bd80      	pop	{r7, pc}

08003dc0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b086      	sub	sp, #24
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8003dc8:	2300      	movs	r3, #0
 8003dca:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8003dcc:	4b8e      	ldr	r3, [pc, #568]	@ (8004008 <HAL_DMA_IRQHandler+0x248>)
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	4a8e      	ldr	r2, [pc, #568]	@ (800400c <HAL_DMA_IRQHandler+0x24c>)
 8003dd2:	fba2 2303 	umull	r2, r3, r2, r3
 8003dd6:	0a9b      	lsrs	r3, r3, #10
 8003dd8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dde:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003de0:	693b      	ldr	r3, [r7, #16]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dea:	2208      	movs	r2, #8
 8003dec:	409a      	lsls	r2, r3
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	4013      	ands	r3, r2
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d01a      	beq.n	8003e2c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f003 0304 	and.w	r3, r3, #4
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d013      	beq.n	8003e2c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	681a      	ldr	r2, [r3, #0]
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f022 0204 	bic.w	r2, r2, #4
 8003e12:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e18:	2208      	movs	r2, #8
 8003e1a:	409a      	lsls	r2, r3
 8003e1c:	693b      	ldr	r3, [r7, #16]
 8003e1e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e24:	f043 0201 	orr.w	r2, r3, #1
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e30:	2201      	movs	r2, #1
 8003e32:	409a      	lsls	r2, r3
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	4013      	ands	r3, r2
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d012      	beq.n	8003e62 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	695b      	ldr	r3, [r3, #20]
 8003e42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d00b      	beq.n	8003e62 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e4e:	2201      	movs	r2, #1
 8003e50:	409a      	lsls	r2, r3
 8003e52:	693b      	ldr	r3, [r7, #16]
 8003e54:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e5a:	f043 0202 	orr.w	r2, r3, #2
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e66:	2204      	movs	r2, #4
 8003e68:	409a      	lsls	r2, r3
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	4013      	ands	r3, r2
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d012      	beq.n	8003e98 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f003 0302 	and.w	r3, r3, #2
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d00b      	beq.n	8003e98 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e84:	2204      	movs	r2, #4
 8003e86:	409a      	lsls	r2, r3
 8003e88:	693b      	ldr	r3, [r7, #16]
 8003e8a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e90:	f043 0204 	orr.w	r2, r3, #4
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e9c:	2210      	movs	r2, #16
 8003e9e:	409a      	lsls	r2, r3
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	4013      	ands	r3, r2
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d043      	beq.n	8003f30 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f003 0308 	and.w	r3, r3, #8
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d03c      	beq.n	8003f30 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003eba:	2210      	movs	r2, #16
 8003ebc:	409a      	lsls	r2, r3
 8003ebe:	693b      	ldr	r3, [r7, #16]
 8003ec0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d018      	beq.n	8003f02 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d108      	bne.n	8003ef0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d024      	beq.n	8003f30 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eea:	6878      	ldr	r0, [r7, #4]
 8003eec:	4798      	blx	r3
 8003eee:	e01f      	b.n	8003f30 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d01b      	beq.n	8003f30 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003efc:	6878      	ldr	r0, [r7, #4]
 8003efe:	4798      	blx	r3
 8003f00:	e016      	b.n	8003f30 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d107      	bne.n	8003f20 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	681a      	ldr	r2, [r3, #0]
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f022 0208 	bic.w	r2, r2, #8
 8003f1e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d003      	beq.n	8003f30 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f2c:	6878      	ldr	r0, [r7, #4]
 8003f2e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f34:	2220      	movs	r2, #32
 8003f36:	409a      	lsls	r2, r3
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	4013      	ands	r3, r2
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	f000 808f 	beq.w	8004060 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f003 0310 	and.w	r3, r3, #16
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	f000 8087 	beq.w	8004060 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f56:	2220      	movs	r2, #32
 8003f58:	409a      	lsls	r2, r3
 8003f5a:	693b      	ldr	r3, [r7, #16]
 8003f5c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003f64:	b2db      	uxtb	r3, r3
 8003f66:	2b05      	cmp	r3, #5
 8003f68:	d136      	bne.n	8003fd8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	681a      	ldr	r2, [r3, #0]
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f022 0216 	bic.w	r2, r2, #22
 8003f78:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	695a      	ldr	r2, [r3, #20]
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003f88:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d103      	bne.n	8003f9a <HAL_DMA_IRQHandler+0x1da>
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d007      	beq.n	8003faa <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	681a      	ldr	r2, [r3, #0]
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f022 0208 	bic.w	r2, r2, #8
 8003fa8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fae:	223f      	movs	r2, #63	@ 0x3f
 8003fb0:	409a      	lsls	r2, r3
 8003fb2:	693b      	ldr	r3, [r7, #16]
 8003fb4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	2201      	movs	r2, #1
 8003fba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	2200      	movs	r2, #0
 8003fc2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d07e      	beq.n	80040cc <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003fd2:	6878      	ldr	r0, [r7, #4]
 8003fd4:	4798      	blx	r3
        }
        return;
 8003fd6:	e079      	b.n	80040cc <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d01d      	beq.n	8004022 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d10d      	bne.n	8004010 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d031      	beq.n	8004060 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004000:	6878      	ldr	r0, [r7, #4]
 8004002:	4798      	blx	r3
 8004004:	e02c      	b.n	8004060 <HAL_DMA_IRQHandler+0x2a0>
 8004006:	bf00      	nop
 8004008:	20012000 	.word	0x20012000
 800400c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004014:	2b00      	cmp	r3, #0
 8004016:	d023      	beq.n	8004060 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800401c:	6878      	ldr	r0, [r7, #4]
 800401e:	4798      	blx	r3
 8004020:	e01e      	b.n	8004060 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800402c:	2b00      	cmp	r3, #0
 800402e:	d10f      	bne.n	8004050 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	681a      	ldr	r2, [r3, #0]
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f022 0210 	bic.w	r2, r2, #16
 800403e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2201      	movs	r2, #1
 8004044:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	2200      	movs	r2, #0
 800404c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004054:	2b00      	cmp	r3, #0
 8004056:	d003      	beq.n	8004060 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800405c:	6878      	ldr	r0, [r7, #4]
 800405e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004064:	2b00      	cmp	r3, #0
 8004066:	d032      	beq.n	80040ce <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800406c:	f003 0301 	and.w	r3, r3, #1
 8004070:	2b00      	cmp	r3, #0
 8004072:	d022      	beq.n	80040ba <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2205      	movs	r2, #5
 8004078:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	681a      	ldr	r2, [r3, #0]
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f022 0201 	bic.w	r2, r2, #1
 800408a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800408c:	68bb      	ldr	r3, [r7, #8]
 800408e:	3301      	adds	r3, #1
 8004090:	60bb      	str	r3, [r7, #8]
 8004092:	697a      	ldr	r2, [r7, #20]
 8004094:	429a      	cmp	r2, r3
 8004096:	d307      	bcc.n	80040a8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f003 0301 	and.w	r3, r3, #1
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d1f2      	bne.n	800408c <HAL_DMA_IRQHandler+0x2cc>
 80040a6:	e000      	b.n	80040aa <HAL_DMA_IRQHandler+0x2ea>
          break;
 80040a8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	2201      	movs	r2, #1
 80040ae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	2200      	movs	r2, #0
 80040b6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d005      	beq.n	80040ce <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040c6:	6878      	ldr	r0, [r7, #4]
 80040c8:	4798      	blx	r3
 80040ca:	e000      	b.n	80040ce <HAL_DMA_IRQHandler+0x30e>
        return;
 80040cc:	bf00      	nop
    }
  }
}
 80040ce:	3718      	adds	r7, #24
 80040d0:	46bd      	mov	sp, r7
 80040d2:	bd80      	pop	{r7, pc}

080040d4 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 80040d4:	b480      	push	{r7}
 80040d6:	b083      	sub	sp, #12
 80040d8:	af00      	add	r7, sp, #0
 80040da:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 80040e0:	4618      	mov	r0, r3
 80040e2:	370c      	adds	r7, #12
 80040e4:	46bd      	mov	sp, r7
 80040e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ea:	4770      	bx	lr

080040ec <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80040ec:	b480      	push	{r7}
 80040ee:	b085      	sub	sp, #20
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	60f8      	str	r0, [r7, #12]
 80040f4:	60b9      	str	r1, [r7, #8]
 80040f6:	607a      	str	r2, [r7, #4]
 80040f8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	681a      	ldr	r2, [r3, #0]
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004108:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	683a      	ldr	r2, [r7, #0]
 8004110:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	689b      	ldr	r3, [r3, #8]
 8004116:	2b40      	cmp	r3, #64	@ 0x40
 8004118:	d108      	bne.n	800412c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	687a      	ldr	r2, [r7, #4]
 8004120:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	68ba      	ldr	r2, [r7, #8]
 8004128:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800412a:	e007      	b.n	800413c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	68ba      	ldr	r2, [r7, #8]
 8004132:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	687a      	ldr	r2, [r7, #4]
 800413a:	60da      	str	r2, [r3, #12]
}
 800413c:	bf00      	nop
 800413e:	3714      	adds	r7, #20
 8004140:	46bd      	mov	sp, r7
 8004142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004146:	4770      	bx	lr

08004148 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004148:	b480      	push	{r7}
 800414a:	b085      	sub	sp, #20
 800414c:	af00      	add	r7, sp, #0
 800414e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	b2db      	uxtb	r3, r3
 8004156:	3b10      	subs	r3, #16
 8004158:	4a13      	ldr	r2, [pc, #76]	@ (80041a8 <DMA_CalcBaseAndBitshift+0x60>)
 800415a:	fba2 2303 	umull	r2, r3, r2, r3
 800415e:	091b      	lsrs	r3, r3, #4
 8004160:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004162:	4a12      	ldr	r2, [pc, #72]	@ (80041ac <DMA_CalcBaseAndBitshift+0x64>)
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	4413      	add	r3, r2
 8004168:	781b      	ldrb	r3, [r3, #0]
 800416a:	461a      	mov	r2, r3
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	2b03      	cmp	r3, #3
 8004174:	d908      	bls.n	8004188 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	461a      	mov	r2, r3
 800417c:	4b0c      	ldr	r3, [pc, #48]	@ (80041b0 <DMA_CalcBaseAndBitshift+0x68>)
 800417e:	4013      	ands	r3, r2
 8004180:	1d1a      	adds	r2, r3, #4
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	659a      	str	r2, [r3, #88]	@ 0x58
 8004186:	e006      	b.n	8004196 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	461a      	mov	r2, r3
 800418e:	4b08      	ldr	r3, [pc, #32]	@ (80041b0 <DMA_CalcBaseAndBitshift+0x68>)
 8004190:	4013      	ands	r3, r2
 8004192:	687a      	ldr	r2, [r7, #4]
 8004194:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800419a:	4618      	mov	r0, r3
 800419c:	3714      	adds	r7, #20
 800419e:	46bd      	mov	sp, r7
 80041a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a4:	4770      	bx	lr
 80041a6:	bf00      	nop
 80041a8:	aaaaaaab 	.word	0xaaaaaaab
 80041ac:	08014b10 	.word	0x08014b10
 80041b0:	fffffc00 	.word	0xfffffc00

080041b4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80041b4:	b480      	push	{r7}
 80041b6:	b085      	sub	sp, #20
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80041bc:	2300      	movs	r3, #0
 80041be:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041c4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	699b      	ldr	r3, [r3, #24]
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d11f      	bne.n	800420e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80041ce:	68bb      	ldr	r3, [r7, #8]
 80041d0:	2b03      	cmp	r3, #3
 80041d2:	d856      	bhi.n	8004282 <DMA_CheckFifoParam+0xce>
 80041d4:	a201      	add	r2, pc, #4	@ (adr r2, 80041dc <DMA_CheckFifoParam+0x28>)
 80041d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041da:	bf00      	nop
 80041dc:	080041ed 	.word	0x080041ed
 80041e0:	080041ff 	.word	0x080041ff
 80041e4:	080041ed 	.word	0x080041ed
 80041e8:	08004283 	.word	0x08004283
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041f0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d046      	beq.n	8004286 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80041f8:	2301      	movs	r3, #1
 80041fa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80041fc:	e043      	b.n	8004286 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004202:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004206:	d140      	bne.n	800428a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004208:	2301      	movs	r3, #1
 800420a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800420c:	e03d      	b.n	800428a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	699b      	ldr	r3, [r3, #24]
 8004212:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004216:	d121      	bne.n	800425c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004218:	68bb      	ldr	r3, [r7, #8]
 800421a:	2b03      	cmp	r3, #3
 800421c:	d837      	bhi.n	800428e <DMA_CheckFifoParam+0xda>
 800421e:	a201      	add	r2, pc, #4	@ (adr r2, 8004224 <DMA_CheckFifoParam+0x70>)
 8004220:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004224:	08004235 	.word	0x08004235
 8004228:	0800423b 	.word	0x0800423b
 800422c:	08004235 	.word	0x08004235
 8004230:	0800424d 	.word	0x0800424d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004234:	2301      	movs	r3, #1
 8004236:	73fb      	strb	r3, [r7, #15]
      break;
 8004238:	e030      	b.n	800429c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800423e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004242:	2b00      	cmp	r3, #0
 8004244:	d025      	beq.n	8004292 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004246:	2301      	movs	r3, #1
 8004248:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800424a:	e022      	b.n	8004292 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004250:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004254:	d11f      	bne.n	8004296 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004256:	2301      	movs	r3, #1
 8004258:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800425a:	e01c      	b.n	8004296 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800425c:	68bb      	ldr	r3, [r7, #8]
 800425e:	2b02      	cmp	r3, #2
 8004260:	d903      	bls.n	800426a <DMA_CheckFifoParam+0xb6>
 8004262:	68bb      	ldr	r3, [r7, #8]
 8004264:	2b03      	cmp	r3, #3
 8004266:	d003      	beq.n	8004270 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004268:	e018      	b.n	800429c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800426a:	2301      	movs	r3, #1
 800426c:	73fb      	strb	r3, [r7, #15]
      break;
 800426e:	e015      	b.n	800429c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004274:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004278:	2b00      	cmp	r3, #0
 800427a:	d00e      	beq.n	800429a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800427c:	2301      	movs	r3, #1
 800427e:	73fb      	strb	r3, [r7, #15]
      break;
 8004280:	e00b      	b.n	800429a <DMA_CheckFifoParam+0xe6>
      break;
 8004282:	bf00      	nop
 8004284:	e00a      	b.n	800429c <DMA_CheckFifoParam+0xe8>
      break;
 8004286:	bf00      	nop
 8004288:	e008      	b.n	800429c <DMA_CheckFifoParam+0xe8>
      break;
 800428a:	bf00      	nop
 800428c:	e006      	b.n	800429c <DMA_CheckFifoParam+0xe8>
      break;
 800428e:	bf00      	nop
 8004290:	e004      	b.n	800429c <DMA_CheckFifoParam+0xe8>
      break;
 8004292:	bf00      	nop
 8004294:	e002      	b.n	800429c <DMA_CheckFifoParam+0xe8>
      break;   
 8004296:	bf00      	nop
 8004298:	e000      	b.n	800429c <DMA_CheckFifoParam+0xe8>
      break;
 800429a:	bf00      	nop
    }
  } 
  
  return status; 
 800429c:	7bfb      	ldrb	r3, [r7, #15]
}
 800429e:	4618      	mov	r0, r3
 80042a0:	3714      	adds	r7, #20
 80042a2:	46bd      	mov	sp, r7
 80042a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a8:	4770      	bx	lr
 80042aa:	bf00      	nop

080042ac <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 80042ac:	b580      	push	{r7, lr}
 80042ae:	b082      	sub	sp, #8
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d101      	bne.n	80042be <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 80042ba:	2301      	movs	r3, #1
 80042bc:	e039      	b.n	8004332 <HAL_DMA2D_Init+0x86>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80042c4:	b2db      	uxtb	r3, r3
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d106      	bne.n	80042d8 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	2200      	movs	r2, #0
 80042ce:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 80042d2:	6878      	ldr	r0, [r7, #4]
 80042d4:	f7fd fdc2 	bl	8001e5c <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	2202      	movs	r2, #2
 80042dc:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	685a      	ldr	r2, [r3, #4]
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	430a      	orrs	r2, r1
 80042f4:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80042fc:	f023 0107 	bic.w	r1, r3, #7
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	689a      	ldr	r2, [r3, #8]
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	430a      	orrs	r2, r1
 800430a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004312:	4b0a      	ldr	r3, [pc, #40]	@ (800433c <HAL_DMA2D_Init+0x90>)
 8004314:	4013      	ands	r3, r2
 8004316:	687a      	ldr	r2, [r7, #4]
 8004318:	68d1      	ldr	r1, [r2, #12]
 800431a:	687a      	ldr	r2, [r7, #4]
 800431c:	6812      	ldr	r2, [r2, #0]
 800431e:	430b      	orrs	r3, r1
 8004320:	6413      	str	r3, [r2, #64]	@ 0x40
              (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	2200      	movs	r2, #0
 8004326:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2201      	movs	r2, #1
 800432c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  return HAL_OK;
 8004330:	2300      	movs	r3, #0
}
 8004332:	4618      	mov	r0, r3
 8004334:	3708      	adds	r7, #8
 8004336:	46bd      	mov	sp, r7
 8004338:	bd80      	pop	{r7, pc}
 800433a:	bf00      	nop
 800433c:	ffffc000 	.word	0xffffc000

08004340 <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 8004340:	b580      	push	{r7, lr}
 8004342:	b084      	sub	sp, #16
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	685b      	ldr	r3, [r3, #4]
 800434e:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	f003 0301 	and.w	r3, r3, #1
 800435e:	2b00      	cmp	r3, #0
 8004360:	d026      	beq.n	80043b0 <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
 8004362:	68bb      	ldr	r3, [r7, #8]
 8004364:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004368:	2b00      	cmp	r3, #0
 800436a:	d021      	beq.n	80043b0 <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	681a      	ldr	r2, [r3, #0]
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800437a:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004380:	f043 0201 	orr.w	r2, r3, #1
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	2201      	movs	r2, #1
 800438e:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	2204      	movs	r2, #4
 8004394:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	2200      	movs	r2, #0
 800439c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	695b      	ldr	r3, [r3, #20]
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d003      	beq.n	80043b0 <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	695b      	ldr	r3, [r3, #20]
 80043ac:	6878      	ldr	r0, [r7, #4]
 80043ae:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	f003 0320 	and.w	r3, r3, #32
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d026      	beq.n	8004408 <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
 80043ba:	68bb      	ldr	r3, [r7, #8]
 80043bc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d021      	beq.n	8004408 <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	681a      	ldr	r2, [r3, #0]
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80043d2:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	2220      	movs	r2, #32
 80043da:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043e0:	f043 0202 	orr.w	r2, r3, #2
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	2204      	movs	r2, #4
 80043ec:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	2200      	movs	r2, #0
 80043f4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	695b      	ldr	r3, [r3, #20]
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d003      	beq.n	8004408 <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	695b      	ldr	r3, [r3, #20]
 8004404:	6878      	ldr	r0, [r7, #4]
 8004406:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	f003 0308 	and.w	r3, r3, #8
 800440e:	2b00      	cmp	r3, #0
 8004410:	d026      	beq.n	8004460 <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
 8004412:	68bb      	ldr	r3, [r7, #8]
 8004414:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004418:	2b00      	cmp	r3, #0
 800441a:	d021      	beq.n	8004460 <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	681a      	ldr	r2, [r3, #0]
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800442a:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	2208      	movs	r2, #8
 8004432:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004438:	f043 0204 	orr.w	r2, r3, #4
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	2204      	movs	r2, #4
 8004444:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	2200      	movs	r2, #0
 800444c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	695b      	ldr	r3, [r3, #20]
 8004454:	2b00      	cmp	r3, #0
 8004456:	d003      	beq.n	8004460 <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	695b      	ldr	r3, [r3, #20]
 800445c:	6878      	ldr	r0, [r7, #4]
 800445e:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	f003 0304 	and.w	r3, r3, #4
 8004466:	2b00      	cmp	r3, #0
 8004468:	d013      	beq.n	8004492 <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
 800446a:	68bb      	ldr	r3, [r7, #8]
 800446c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004470:	2b00      	cmp	r3, #0
 8004472:	d00e      	beq.n	8004492 <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	681a      	ldr	r2, [r3, #0]
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004482:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	2204      	movs	r2, #4
 800448a:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
 800448c:	6878      	ldr	r0, [r7, #4]
 800448e:	f000 f853 	bl	8004538 <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	f003 0302 	and.w	r3, r3, #2
 8004498:	2b00      	cmp	r3, #0
 800449a:	d024      	beq.n	80044e6 <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
 800449c:	68bb      	ldr	r3, [r7, #8]
 800449e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d01f      	beq.n	80044e6 <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	681a      	ldr	r2, [r3, #0]
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80044b4:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	2202      	movs	r2, #2
 80044bc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	2201      	movs	r2, #1
 80044ca:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	2200      	movs	r2, #0
 80044d2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferCpltCallback != NULL)
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	691b      	ldr	r3, [r3, #16]
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d003      	beq.n	80044e6 <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	691b      	ldr	r3, [r3, #16]
 80044e2:	6878      	ldr	r0, [r7, #4]
 80044e4:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	f003 0310 	and.w	r3, r3, #16
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d01f      	beq.n	8004530 <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
 80044f0:	68bb      	ldr	r3, [r7, #8]
 80044f2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d01a      	beq.n	8004530 <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	681a      	ldr	r2, [r3, #0]
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004508:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	2210      	movs	r2, #16
 8004510:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	2201      	movs	r2, #1
 800451e:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	2200      	movs	r2, #0
 8004526:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 800452a:	6878      	ldr	r0, [r7, #4]
 800452c:	f000 f80e 	bl	800454c <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
 8004530:	bf00      	nop
 8004532:	3710      	adds	r7, #16
 8004534:	46bd      	mov	sp, r7
 8004536:	bd80      	pop	{r7, pc}

08004538 <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8004538:	b480      	push	{r7}
 800453a:	b083      	sub	sp, #12
 800453c:	af00      	add	r7, sp, #0
 800453e:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 8004540:	bf00      	nop
 8004542:	370c      	adds	r7, #12
 8004544:	46bd      	mov	sp, r7
 8004546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800454a:	4770      	bx	lr

0800454c <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 800454c:	b480      	push	{r7}
 800454e:	b083      	sub	sp, #12
 8004550:	af00      	add	r7, sp, #0
 8004552:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 8004554:	bf00      	nop
 8004556:	370c      	adds	r7, #12
 8004558:	46bd      	mov	sp, r7
 800455a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455e:	4770      	bx	lr

08004560 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8004560:	b480      	push	{r7}
 8004562:	b087      	sub	sp, #28
 8004564:	af00      	add	r7, sp, #0
 8004566:	6078      	str	r0, [r7, #4]
 8004568:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	685b      	ldr	r3, [r3, #4]
 800456e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
  assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->LayerCfg[LayerIdx].AlphaInverted));
  assert_param(IS_DMA2D_RB_SWAP(hdma2d->LayerCfg[LayerIdx].RedBlueSwap));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004578:	2b01      	cmp	r3, #1
 800457a:	d101      	bne.n	8004580 <HAL_DMA2D_ConfigLayer+0x20>
 800457c:	2302      	movs	r3, #2
 800457e:	e079      	b.n	8004674 <HAL_DMA2D_ConfigLayer+0x114>
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2201      	movs	r2, #1
 8004584:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	2202      	movs	r2, #2
 800458c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8004590:	683b      	ldr	r3, [r7, #0]
 8004592:	011b      	lsls	r3, r3, #4
 8004594:	3318      	adds	r3, #24
 8004596:	687a      	ldr	r2, [r7, #4]
 8004598:	4413      	add	r3, r2
 800459a:	613b      	str	r3, [r7, #16]
#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
  regMask  = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS);
#else
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 800459c:	693b      	ldr	r3, [r7, #16]
 800459e:	685a      	ldr	r2, [r3, #4]
 80045a0:	693b      	ldr	r3, [r7, #16]
 80045a2:	689b      	ldr	r3, [r3, #8]
 80045a4:	041b      	lsls	r3, r3, #16
 80045a6:	4313      	orrs	r3, r2
 80045a8:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 80045aa:	4b35      	ldr	r3, [pc, #212]	@ (8004680 <HAL_DMA2D_ConfigLayer+0x120>)
 80045ac:	60fb      	str	r3, [r7, #12]
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80045ae:	693b      	ldr	r3, [r7, #16]
 80045b0:	685b      	ldr	r3, [r3, #4]
 80045b2:	2b0a      	cmp	r3, #10
 80045b4:	d003      	beq.n	80045be <HAL_DMA2D_ConfigLayer+0x5e>
 80045b6:	693b      	ldr	r3, [r7, #16]
 80045b8:	685b      	ldr	r3, [r3, #4]
 80045ba:	2b09      	cmp	r3, #9
 80045bc:	d107      	bne.n	80045ce <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 80045be:	693b      	ldr	r3, [r7, #16]
 80045c0:	68db      	ldr	r3, [r3, #12]
 80045c2:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 80045c6:	697a      	ldr	r2, [r7, #20]
 80045c8:	4313      	orrs	r3, r2
 80045ca:	617b      	str	r3, [r7, #20]
 80045cc:	e005      	b.n	80045da <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 80045ce:	693b      	ldr	r3, [r7, #16]
 80045d0:	68db      	ldr	r3, [r3, #12]
 80045d2:	061b      	lsls	r3, r3, #24
 80045d4:	697a      	ldr	r2, [r7, #20]
 80045d6:	4313      	orrs	r3, r2
 80045d8:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 80045da:	683b      	ldr	r3, [r7, #0]
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d120      	bne.n	8004622 <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	43db      	mvns	r3, r3
 80045ea:	ea02 0103 	and.w	r1, r2, r3
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	697a      	ldr	r2, [r7, #20]
 80045f4:	430a      	orrs	r2, r1
 80045f6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	693a      	ldr	r2, [r7, #16]
 80045fe:	6812      	ldr	r2, [r2, #0]
 8004600:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8004602:	693b      	ldr	r3, [r7, #16]
 8004604:	685b      	ldr	r3, [r3, #4]
 8004606:	2b0a      	cmp	r3, #10
 8004608:	d003      	beq.n	8004612 <HAL_DMA2D_ConfigLayer+0xb2>
 800460a:	693b      	ldr	r3, [r7, #16]
 800460c:	685b      	ldr	r3, [r3, #4]
 800460e:	2b09      	cmp	r3, #9
 8004610:	d127      	bne.n	8004662 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8004612:	693b      	ldr	r3, [r7, #16]
 8004614:	68da      	ldr	r2, [r3, #12]
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 800461e:	629a      	str	r2, [r3, #40]	@ 0x28
 8004620:	e01f      	b.n	8004662 <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	69da      	ldr	r2, [r3, #28]
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	43db      	mvns	r3, r3
 800462c:	ea02 0103 	and.w	r1, r2, r3
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	697a      	ldr	r2, [r7, #20]
 8004636:	430a      	orrs	r2, r1
 8004638:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	693a      	ldr	r2, [r7, #16]
 8004640:	6812      	ldr	r2, [r2, #0]
 8004642:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8004644:	693b      	ldr	r3, [r7, #16]
 8004646:	685b      	ldr	r3, [r3, #4]
 8004648:	2b0a      	cmp	r3, #10
 800464a:	d003      	beq.n	8004654 <HAL_DMA2D_ConfigLayer+0xf4>
 800464c:	693b      	ldr	r3, [r7, #16]
 800464e:	685b      	ldr	r3, [r3, #4]
 8004650:	2b09      	cmp	r3, #9
 8004652:	d106      	bne.n	8004662 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8004654:	693b      	ldr	r3, [r7, #16]
 8004656:	68da      	ldr	r2, [r3, #12]
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8004660:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	2201      	movs	r2, #1
 8004666:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	2200      	movs	r2, #0
 800466e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 8004672:	2300      	movs	r3, #0
}
 8004674:	4618      	mov	r0, r3
 8004676:	371c      	adds	r7, #28
 8004678:	46bd      	mov	sp, r7
 800467a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467e:	4770      	bx	lr
 8004680:	ff03000f 	.word	0xff03000f

08004684 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8004684:	b580      	push	{r7, lr}
 8004686:	b084      	sub	sp, #16
 8004688:	af00      	add	r7, sp, #0
 800468a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	2b00      	cmp	r3, #0
 8004690:	d101      	bne.n	8004696 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8004692:	2301      	movs	r3, #1
 8004694:	e086      	b.n	80047a4 <HAL_ETH_Init+0x120>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800469c:	2b00      	cmp	r3, #0
 800469e:	d106      	bne.n	80046ae <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2220      	movs	r2, #32
 80046a4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 80046a8:	6878      	ldr	r0, [r7, #4]
 80046aa:	f7fd fbfd 	bl	8001ea8 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80046ae:	4b3f      	ldr	r3, [pc, #252]	@ (80047ac <HAL_ETH_Init+0x128>)
 80046b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046b2:	4a3e      	ldr	r2, [pc, #248]	@ (80047ac <HAL_ETH_Init+0x128>)
 80046b4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80046b8:	6453      	str	r3, [r2, #68]	@ 0x44
 80046ba:	4b3c      	ldr	r3, [pc, #240]	@ (80047ac <HAL_ETH_Init+0x128>)
 80046bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046be:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80046c2:	60bb      	str	r3, [r7, #8]
 80046c4:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 80046c6:	4b3a      	ldr	r3, [pc, #232]	@ (80047b0 <HAL_ETH_Init+0x12c>)
 80046c8:	685b      	ldr	r3, [r3, #4]
 80046ca:	4a39      	ldr	r2, [pc, #228]	@ (80047b0 <HAL_ETH_Init+0x12c>)
 80046cc:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80046d0:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 80046d2:	4b37      	ldr	r3, [pc, #220]	@ (80047b0 <HAL_ETH_Init+0x12c>)
 80046d4:	685a      	ldr	r2, [r3, #4]
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	689b      	ldr	r3, [r3, #8]
 80046da:	4935      	ldr	r1, [pc, #212]	@ (80047b0 <HAL_ETH_Init+0x12c>)
 80046dc:	4313      	orrs	r3, r2
 80046de:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 80046e0:	4b33      	ldr	r3, [pc, #204]	@ (80047b0 <HAL_ETH_Init+0x12c>)
 80046e2:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	687a      	ldr	r2, [r7, #4]
 80046f0:	6812      	ldr	r2, [r2, #0]
 80046f2:	f043 0301 	orr.w	r3, r3, #1
 80046f6:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80046fa:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80046fc:	f7fe fcc4 	bl	8003088 <HAL_GetTick>
 8004700:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8004702:	e011      	b.n	8004728 <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8004704:	f7fe fcc0 	bl	8003088 <HAL_GetTick>
 8004708:	4602      	mov	r2, r0
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	1ad3      	subs	r3, r2, r3
 800470e:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8004712:	d909      	bls.n	8004728 <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	2204      	movs	r2, #4
 8004718:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	22e0      	movs	r2, #224	@ 0xe0
 8004720:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8004724:	2301      	movs	r3, #1
 8004726:	e03d      	b.n	80047a4 <HAL_ETH_Init+0x120>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	f003 0301 	and.w	r3, r3, #1
 8004736:	2b00      	cmp	r3, #0
 8004738:	d1e4      	bne.n	8004704 <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 800473a:	6878      	ldr	r0, [r7, #4]
 800473c:	f000 f97a 	bl	8004a34 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8004740:	6878      	ldr	r0, [r7, #4]
 8004742:	f000 fa25 	bl	8004b90 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8004746:	6878      	ldr	r0, [r7, #4]
 8004748:	f000 fa7b 	bl	8004c42 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	685b      	ldr	r3, [r3, #4]
 8004750:	461a      	mov	r2, r3
 8004752:	2100      	movs	r1, #0
 8004754:	6878      	ldr	r0, [r7, #4]
 8004756:	f000 f9e3 	bl	8004b20 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 8004768:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f8d3 110c 	ldr.w	r1, [r3, #268]	@ 0x10c
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681a      	ldr	r2, [r3, #0]
 8004776:	4b0f      	ldr	r3, [pc, #60]	@ (80047b4 <HAL_ETH_Init+0x130>)
 8004778:	430b      	orrs	r3, r1
 800477a:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 800478e:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	2200      	movs	r2, #0
 8004796:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	2210      	movs	r2, #16
 800479e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80047a2:	2300      	movs	r3, #0
}
 80047a4:	4618      	mov	r0, r3
 80047a6:	3710      	adds	r7, #16
 80047a8:	46bd      	mov	sp, r7
 80047aa:	bd80      	pop	{r7, pc}
 80047ac:	40023800 	.word	0x40023800
 80047b0:	40013800 	.word	0x40013800
 80047b4:	00020060 	.word	0x00020060

080047b8 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 80047b8:	b580      	push	{r7, lr}
 80047ba:	b084      	sub	sp, #16
 80047bc:	af00      	add	r7, sp, #0
 80047be:	6078      	str	r0, [r7, #4]
 80047c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 80047ca:	68fa      	ldr	r2, [r7, #12]
 80047cc:	4b53      	ldr	r3, [pc, #332]	@ (800491c <ETH_SetMACConfig+0x164>)
 80047ce:	4013      	ands	r3, r2
 80047d0:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80047d2:	683b      	ldr	r3, [r7, #0]
 80047d4:	7b9b      	ldrb	r3, [r3, #14]
 80047d6:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80047d8:	683a      	ldr	r2, [r7, #0]
 80047da:	7c12      	ldrb	r2, [r2, #16]
 80047dc:	2a00      	cmp	r2, #0
 80047de:	d102      	bne.n	80047e6 <ETH_SetMACConfig+0x2e>
 80047e0:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80047e4:	e000      	b.n	80047e8 <ETH_SetMACConfig+0x30>
 80047e6:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80047e8:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 80047ea:	683a      	ldr	r2, [r7, #0]
 80047ec:	7c52      	ldrb	r2, [r2, #17]
 80047ee:	2a00      	cmp	r2, #0
 80047f0:	d102      	bne.n	80047f8 <ETH_SetMACConfig+0x40>
 80047f2:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80047f6:	e000      	b.n	80047fa <ETH_SetMACConfig+0x42>
 80047f8:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80047fa:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 80047fc:	683b      	ldr	r3, [r7, #0]
 80047fe:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8004800:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8004802:	683b      	ldr	r3, [r7, #0]
 8004804:	7fdb      	ldrb	r3, [r3, #31]
 8004806:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8004808:	431a      	orrs	r2, r3
                        macconf->Speed |
 800480a:	683b      	ldr	r3, [r7, #0]
 800480c:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800480e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8004810:	683a      	ldr	r2, [r7, #0]
 8004812:	7f92      	ldrb	r2, [r2, #30]
 8004814:	2a00      	cmp	r2, #0
 8004816:	d102      	bne.n	800481e <ETH_SetMACConfig+0x66>
 8004818:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800481c:	e000      	b.n	8004820 <ETH_SetMACConfig+0x68>
 800481e:	2200      	movs	r2, #0
                        macconf->Speed |
 8004820:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8004822:	683b      	ldr	r3, [r7, #0]
 8004824:	7f1b      	ldrb	r3, [r3, #28]
 8004826:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8004828:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 800482a:	683b      	ldr	r3, [r7, #0]
 800482c:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800482e:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8004830:	683b      	ldr	r3, [r7, #0]
 8004832:	791b      	ldrb	r3, [r3, #4]
 8004834:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8004836:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8004838:	683a      	ldr	r2, [r7, #0]
 800483a:	f892 2020 	ldrb.w	r2, [r2, #32]
 800483e:	2a00      	cmp	r2, #0
 8004840:	d102      	bne.n	8004848 <ETH_SetMACConfig+0x90>
 8004842:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004846:	e000      	b.n	800484a <ETH_SetMACConfig+0x92>
 8004848:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 800484a:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	7bdb      	ldrb	r3, [r3, #15]
 8004850:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8004852:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8004854:	683b      	ldr	r3, [r7, #0]
 8004856:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8004858:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 800485a:	683b      	ldr	r3, [r7, #0]
 800485c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004860:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8004862:	4313      	orrs	r3, r2
 8004864:	68fa      	ldr	r2, [r7, #12]
 8004866:	4313      	orrs	r3, r2
 8004868:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	68fa      	ldr	r2, [r7, #12]
 8004870:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800487a:	2001      	movs	r0, #1
 800487c:	f7fe fc10 	bl	80030a0 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	68fa      	ldr	r2, [r7, #12]
 8004886:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	699b      	ldr	r3, [r3, #24]
 800488e:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8004890:	68fa      	ldr	r2, [r7, #12]
 8004892:	f64f 7341 	movw	r3, #65345	@ 0xff41
 8004896:	4013      	ands	r3, r2
 8004898:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800489a:	683b      	ldr	r3, [r7, #0]
 800489c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800489e:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80048a0:	683a      	ldr	r2, [r7, #0]
 80048a2:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 80048a6:	2a00      	cmp	r2, #0
 80048a8:	d101      	bne.n	80048ae <ETH_SetMACConfig+0xf6>
 80048aa:	2280      	movs	r2, #128	@ 0x80
 80048ac:	e000      	b.n	80048b0 <ETH_SetMACConfig+0xf8>
 80048ae:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80048b0:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 80048b2:	683b      	ldr	r3, [r7, #0]
 80048b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80048b6:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80048b8:	683a      	ldr	r2, [r7, #0]
 80048ba:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 80048be:	2a01      	cmp	r2, #1
 80048c0:	d101      	bne.n	80048c6 <ETH_SetMACConfig+0x10e>
 80048c2:	2208      	movs	r2, #8
 80048c4:	e000      	b.n	80048c8 <ETH_SetMACConfig+0x110>
 80048c6:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 80048c8:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 80048ca:	683a      	ldr	r2, [r7, #0]
 80048cc:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 80048d0:	2a01      	cmp	r2, #1
 80048d2:	d101      	bne.n	80048d8 <ETH_SetMACConfig+0x120>
 80048d4:	2204      	movs	r2, #4
 80048d6:	e000      	b.n	80048da <ETH_SetMACConfig+0x122>
 80048d8:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80048da:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 80048dc:	683a      	ldr	r2, [r7, #0]
 80048de:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 80048e2:	2a01      	cmp	r2, #1
 80048e4:	d101      	bne.n	80048ea <ETH_SetMACConfig+0x132>
 80048e6:	2202      	movs	r2, #2
 80048e8:	e000      	b.n	80048ec <ETH_SetMACConfig+0x134>
 80048ea:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80048ec:	4313      	orrs	r3, r2
 80048ee:	68fa      	ldr	r2, [r7, #12]
 80048f0:	4313      	orrs	r3, r2
 80048f2:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	68fa      	ldr	r2, [r7, #12]
 80048fa:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	699b      	ldr	r3, [r3, #24]
 8004902:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8004904:	2001      	movs	r0, #1
 8004906:	f7fe fbcb 	bl	80030a0 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	68fa      	ldr	r2, [r7, #12]
 8004910:	619a      	str	r2, [r3, #24]
}
 8004912:	bf00      	nop
 8004914:	3710      	adds	r7, #16
 8004916:	46bd      	mov	sp, r7
 8004918:	bd80      	pop	{r7, pc}
 800491a:	bf00      	nop
 800491c:	fd20810f 	.word	0xfd20810f

08004920 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8004920:	b580      	push	{r7, lr}
 8004922:	b084      	sub	sp, #16
 8004924:	af00      	add	r7, sp, #0
 8004926:	6078      	str	r0, [r7, #4]
 8004928:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004932:	699b      	ldr	r3, [r3, #24]
 8004934:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8004936:	68fa      	ldr	r2, [r7, #12]
 8004938:	4b3d      	ldr	r3, [pc, #244]	@ (8004a30 <ETH_SetDMAConfig+0x110>)
 800493a:	4013      	ands	r3, r2
 800493c:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800493e:	683b      	ldr	r3, [r7, #0]
 8004940:	7b1b      	ldrb	r3, [r3, #12]
 8004942:	2b00      	cmp	r3, #0
 8004944:	d102      	bne.n	800494c <ETH_SetDMAConfig+0x2c>
 8004946:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800494a:	e000      	b.n	800494e <ETH_SetDMAConfig+0x2e>
 800494c:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 800494e:	683b      	ldr	r3, [r7, #0]
 8004950:	7b5b      	ldrb	r3, [r3, #13]
 8004952:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8004954:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8004956:	683a      	ldr	r2, [r7, #0]
 8004958:	7f52      	ldrb	r2, [r2, #29]
 800495a:	2a00      	cmp	r2, #0
 800495c:	d102      	bne.n	8004964 <ETH_SetDMAConfig+0x44>
 800495e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8004962:	e000      	b.n	8004966 <ETH_SetDMAConfig+0x46>
 8004964:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8004966:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8004968:	683b      	ldr	r3, [r7, #0]
 800496a:	7b9b      	ldrb	r3, [r3, #14]
 800496c:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 800496e:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8004970:	683b      	ldr	r3, [r7, #0]
 8004972:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8004974:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8004976:	683b      	ldr	r3, [r7, #0]
 8004978:	7f1b      	ldrb	r3, [r3, #28]
 800497a:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 800497c:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 800497e:	683b      	ldr	r3, [r7, #0]
 8004980:	7f9b      	ldrb	r3, [r3, #30]
 8004982:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8004984:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8004986:	683b      	ldr	r3, [r7, #0]
 8004988:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 800498a:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 800498c:	683b      	ldr	r3, [r7, #0]
 800498e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004992:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8004994:	4313      	orrs	r3, r2
 8004996:	68fa      	ldr	r2, [r7, #12]
 8004998:	4313      	orrs	r3, r2
 800499a:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80049a4:	461a      	mov	r2, r3
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80049b2:	699b      	ldr	r3, [r3, #24]
 80049b4:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80049b6:	2001      	movs	r0, #1
 80049b8:	f7fe fb72 	bl	80030a0 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80049c4:	461a      	mov	r2, r3
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80049ca:	683b      	ldr	r3, [r7, #0]
 80049cc:	791b      	ldrb	r3, [r3, #4]
 80049ce:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 80049d0:	683b      	ldr	r3, [r7, #0]
 80049d2:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80049d4:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80049d6:	683b      	ldr	r3, [r7, #0]
 80049d8:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 80049da:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 80049dc:	683b      	ldr	r3, [r7, #0]
 80049de:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80049e0:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80049e2:	683b      	ldr	r3, [r7, #0]
 80049e4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80049e8:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 80049ea:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80049ec:	683b      	ldr	r3, [r7, #0]
 80049ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049f0:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80049f2:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 80049f4:	683b      	ldr	r3, [r7, #0]
 80049f6:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80049f8:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80049fa:	687a      	ldr	r2, [r7, #4]
 80049fc:	6812      	ldr	r2, [r2, #0]
 80049fe:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004a02:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004a06:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8004a14:	2001      	movs	r0, #1
 8004a16:	f7fe fb43 	bl	80030a0 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004a22:	461a      	mov	r2, r3
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	6013      	str	r3, [r2, #0]
}
 8004a28:	bf00      	nop
 8004a2a:	3710      	adds	r7, #16
 8004a2c:	46bd      	mov	sp, r7
 8004a2e:	bd80      	pop	{r7, pc}
 8004a30:	f8de3f23 	.word	0xf8de3f23

08004a34 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8004a34:	b580      	push	{r7, lr}
 8004a36:	b0a6      	sub	sp, #152	@ 0x98
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8004a3c:	2301      	movs	r3, #1
 8004a3e:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 8004a42:	2301      	movs	r3, #1
 8004a44:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8004a48:	2300      	movs	r3, #0
 8004a4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8004a4c:	2300      	movs	r3, #0
 8004a4e:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8004a52:	2301      	movs	r3, #1
 8004a54:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8004a58:	2300      	movs	r3, #0
 8004a5a:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8004a5e:	2301      	movs	r3, #1
 8004a60:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 8004a64:	2301      	movs	r3, #1
 8004a66:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8004a6a:	2300      	movs	r3, #0
 8004a6c:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8004a70:	2300      	movs	r3, #0
 8004a72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8004a76:	2300      	movs	r3, #0
 8004a78:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8004a7a:	2300      	movs	r3, #0
 8004a7c:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8004a80:	2300      	movs	r3, #0
 8004a82:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8004a84:	2300      	movs	r3, #0
 8004a86:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8004a8a:	2300      	movs	r3, #0
 8004a8c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8004a90:	2300      	movs	r3, #0
 8004a92:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8004a96:	2300      	movs	r3, #0
 8004a98:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8004a9c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8004aa0:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8004aa2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004aa6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8004aa8:	2300      	movs	r3, #0
 8004aaa:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8004aae:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8004ab2:	4619      	mov	r1, r3
 8004ab4:	6878      	ldr	r0, [r7, #4]
 8004ab6:	f7ff fe7f 	bl	80047b8 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8004aba:	2301      	movs	r3, #1
 8004abc:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8004abe:	2301      	movs	r3, #1
 8004ac0:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8004ac2:	2301      	movs	r3, #1
 8004ac4:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8004ac8:	2301      	movs	r3, #1
 8004aca:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8004acc:	2300      	movs	r3, #0
 8004ace:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8004ad0:	2300      	movs	r3, #0
 8004ad2:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8004ad6:	2300      	movs	r3, #0
 8004ad8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8004adc:	2300      	movs	r3, #0
 8004ade:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8004ae0:	2301      	movs	r3, #1
 8004ae2:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8004ae6:	2301      	movs	r3, #1
 8004ae8:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8004aea:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004aee:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8004af0:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8004af4:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8004af6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004afa:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8004afc:	2301      	movs	r3, #1
 8004afe:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8004b02:	2300      	movs	r3, #0
 8004b04:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8004b06:	2300      	movs	r3, #0
 8004b08:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8004b0a:	f107 0308 	add.w	r3, r7, #8
 8004b0e:	4619      	mov	r1, r3
 8004b10:	6878      	ldr	r0, [r7, #4]
 8004b12:	f7ff ff05 	bl	8004920 <ETH_SetDMAConfig>
}
 8004b16:	bf00      	nop
 8004b18:	3798      	adds	r7, #152	@ 0x98
 8004b1a:	46bd      	mov	sp, r7
 8004b1c:	bd80      	pop	{r7, pc}
	...

08004b20 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8004b20:	b480      	push	{r7}
 8004b22:	b087      	sub	sp, #28
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	60f8      	str	r0, [r7, #12]
 8004b28:	60b9      	str	r1, [r7, #8]
 8004b2a:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	3305      	adds	r3, #5
 8004b30:	781b      	ldrb	r3, [r3, #0]
 8004b32:	021b      	lsls	r3, r3, #8
 8004b34:	687a      	ldr	r2, [r7, #4]
 8004b36:	3204      	adds	r2, #4
 8004b38:	7812      	ldrb	r2, [r2, #0]
 8004b3a:	4313      	orrs	r3, r2
 8004b3c:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8004b3e:	68ba      	ldr	r2, [r7, #8]
 8004b40:	4b11      	ldr	r3, [pc, #68]	@ (8004b88 <ETH_MACAddressConfig+0x68>)
 8004b42:	4413      	add	r3, r2
 8004b44:	461a      	mov	r2, r3
 8004b46:	697b      	ldr	r3, [r7, #20]
 8004b48:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	3303      	adds	r3, #3
 8004b4e:	781b      	ldrb	r3, [r3, #0]
 8004b50:	061a      	lsls	r2, r3, #24
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	3302      	adds	r3, #2
 8004b56:	781b      	ldrb	r3, [r3, #0]
 8004b58:	041b      	lsls	r3, r3, #16
 8004b5a:	431a      	orrs	r2, r3
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	3301      	adds	r3, #1
 8004b60:	781b      	ldrb	r3, [r3, #0]
 8004b62:	021b      	lsls	r3, r3, #8
 8004b64:	4313      	orrs	r3, r2
 8004b66:	687a      	ldr	r2, [r7, #4]
 8004b68:	7812      	ldrb	r2, [r2, #0]
 8004b6a:	4313      	orrs	r3, r2
 8004b6c:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8004b6e:	68ba      	ldr	r2, [r7, #8]
 8004b70:	4b06      	ldr	r3, [pc, #24]	@ (8004b8c <ETH_MACAddressConfig+0x6c>)
 8004b72:	4413      	add	r3, r2
 8004b74:	461a      	mov	r2, r3
 8004b76:	697b      	ldr	r3, [r7, #20]
 8004b78:	6013      	str	r3, [r2, #0]
}
 8004b7a:	bf00      	nop
 8004b7c:	371c      	adds	r7, #28
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b84:	4770      	bx	lr
 8004b86:	bf00      	nop
 8004b88:	40028040 	.word	0x40028040
 8004b8c:	40028044 	.word	0x40028044

08004b90 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8004b90:	b480      	push	{r7}
 8004b92:	b085      	sub	sp, #20
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8004b98:	2300      	movs	r3, #0
 8004b9a:	60fb      	str	r3, [r7, #12]
 8004b9c:	e03e      	b.n	8004c1c <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	68d9      	ldr	r1, [r3, #12]
 8004ba2:	68fa      	ldr	r2, [r7, #12]
 8004ba4:	4613      	mov	r3, r2
 8004ba6:	009b      	lsls	r3, r3, #2
 8004ba8:	4413      	add	r3, r2
 8004baa:	00db      	lsls	r3, r3, #3
 8004bac:	440b      	add	r3, r1
 8004bae:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8004bb0:	68bb      	ldr	r3, [r7, #8]
 8004bb2:	2200      	movs	r2, #0
 8004bb4:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8004bb6:	68bb      	ldr	r3, [r7, #8]
 8004bb8:	2200      	movs	r2, #0
 8004bba:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8004bbc:	68bb      	ldr	r3, [r7, #8]
 8004bbe:	2200      	movs	r2, #0
 8004bc0:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8004bc2:	68bb      	ldr	r3, [r7, #8]
 8004bc4:	2200      	movs	r2, #0
 8004bc6:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8004bc8:	68b9      	ldr	r1, [r7, #8]
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	68fa      	ldr	r2, [r7, #12]
 8004bce:	3206      	adds	r2, #6
 8004bd0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8004bd4:	68bb      	ldr	r3, [r7, #8]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8004bdc:	68bb      	ldr	r3, [r7, #8]
 8004bde:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	2b02      	cmp	r3, #2
 8004be4:	d80c      	bhi.n	8004c00 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	68d9      	ldr	r1, [r3, #12]
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	1c5a      	adds	r2, r3, #1
 8004bee:	4613      	mov	r3, r2
 8004bf0:	009b      	lsls	r3, r3, #2
 8004bf2:	4413      	add	r3, r2
 8004bf4:	00db      	lsls	r3, r3, #3
 8004bf6:	440b      	add	r3, r1
 8004bf8:	461a      	mov	r2, r3
 8004bfa:	68bb      	ldr	r3, [r7, #8]
 8004bfc:	60da      	str	r2, [r3, #12]
 8004bfe:	e004      	b.n	8004c0a <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	68db      	ldr	r3, [r3, #12]
 8004c04:	461a      	mov	r2, r3
 8004c06:	68bb      	ldr	r3, [r7, #8]
 8004c08:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8004c0a:	68bb      	ldr	r3, [r7, #8]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 8004c12:	68bb      	ldr	r3, [r7, #8]
 8004c14:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	3301      	adds	r3, #1
 8004c1a:	60fb      	str	r3, [r7, #12]
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	2b03      	cmp	r3, #3
 8004c20:	d9bd      	bls.n	8004b9e <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	2200      	movs	r2, #0
 8004c26:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	68da      	ldr	r2, [r3, #12]
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004c34:	611a      	str	r2, [r3, #16]
}
 8004c36:	bf00      	nop
 8004c38:	3714      	adds	r7, #20
 8004c3a:	46bd      	mov	sp, r7
 8004c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c40:	4770      	bx	lr

08004c42 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8004c42:	b480      	push	{r7}
 8004c44:	b085      	sub	sp, #20
 8004c46:	af00      	add	r7, sp, #0
 8004c48:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8004c4a:	2300      	movs	r3, #0
 8004c4c:	60fb      	str	r3, [r7, #12]
 8004c4e:	e048      	b.n	8004ce2 <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	6919      	ldr	r1, [r3, #16]
 8004c54:	68fa      	ldr	r2, [r7, #12]
 8004c56:	4613      	mov	r3, r2
 8004c58:	009b      	lsls	r3, r3, #2
 8004c5a:	4413      	add	r3, r2
 8004c5c:	00db      	lsls	r3, r3, #3
 8004c5e:	440b      	add	r3, r1
 8004c60:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 8004c62:	68bb      	ldr	r3, [r7, #8]
 8004c64:	2200      	movs	r2, #0
 8004c66:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8004c68:	68bb      	ldr	r3, [r7, #8]
 8004c6a:	2200      	movs	r2, #0
 8004c6c:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8004c6e:	68bb      	ldr	r3, [r7, #8]
 8004c70:	2200      	movs	r2, #0
 8004c72:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8004c74:	68bb      	ldr	r3, [r7, #8]
 8004c76:	2200      	movs	r2, #0
 8004c78:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8004c7a:	68bb      	ldr	r3, [r7, #8]
 8004c7c:	2200      	movs	r2, #0
 8004c7e:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8004c80:	68bb      	ldr	r3, [r7, #8]
 8004c82:	2200      	movs	r2, #0
 8004c84:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8004c86:	68bb      	ldr	r3, [r7, #8]
 8004c88:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8004c8c:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	695b      	ldr	r3, [r3, #20]
 8004c92:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8004c96:	68bb      	ldr	r3, [r7, #8]
 8004c98:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8004c9a:	68bb      	ldr	r3, [r7, #8]
 8004c9c:	685b      	ldr	r3, [r3, #4]
 8004c9e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004ca2:	68bb      	ldr	r3, [r7, #8]
 8004ca4:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8004ca6:	68b9      	ldr	r1, [r7, #8]
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	68fa      	ldr	r2, [r7, #12]
 8004cac:	3212      	adds	r2, #18
 8004cae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	2b02      	cmp	r3, #2
 8004cb6:	d80c      	bhi.n	8004cd2 <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	6919      	ldr	r1, [r3, #16]
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	1c5a      	adds	r2, r3, #1
 8004cc0:	4613      	mov	r3, r2
 8004cc2:	009b      	lsls	r3, r3, #2
 8004cc4:	4413      	add	r3, r2
 8004cc6:	00db      	lsls	r3, r3, #3
 8004cc8:	440b      	add	r3, r1
 8004cca:	461a      	mov	r2, r3
 8004ccc:	68bb      	ldr	r3, [r7, #8]
 8004cce:	60da      	str	r2, [r3, #12]
 8004cd0:	e004      	b.n	8004cdc <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	691b      	ldr	r3, [r3, #16]
 8004cd6:	461a      	mov	r2, r3
 8004cd8:	68bb      	ldr	r3, [r7, #8]
 8004cda:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	3301      	adds	r3, #1
 8004ce0:	60fb      	str	r3, [r7, #12]
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	2b03      	cmp	r3, #3
 8004ce6:	d9b3      	bls.n	8004c50 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	2200      	movs	r2, #0
 8004cec:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2200      	movs	r2, #0
 8004cf8:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	2200      	movs	r2, #0
 8004cfe:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	2200      	movs	r2, #0
 8004d04:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	691a      	ldr	r2, [r3, #16]
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004d12:	60da      	str	r2, [r3, #12]
}
 8004d14:	bf00      	nop
 8004d16:	3714      	adds	r7, #20
 8004d18:	46bd      	mov	sp, r7
 8004d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d1e:	4770      	bx	lr

08004d20 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004d20:	b480      	push	{r7}
 8004d22:	b089      	sub	sp, #36	@ 0x24
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	6078      	str	r0, [r7, #4]
 8004d28:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8004d2a:	2300      	movs	r3, #0
 8004d2c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8004d2e:	2300      	movs	r3, #0
 8004d30:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8004d32:	2300      	movs	r3, #0
 8004d34:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8004d36:	2300      	movs	r3, #0
 8004d38:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8004d3a:	2300      	movs	r3, #0
 8004d3c:	61fb      	str	r3, [r7, #28]
 8004d3e:	e175      	b.n	800502c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8004d40:	2201      	movs	r2, #1
 8004d42:	69fb      	ldr	r3, [r7, #28]
 8004d44:	fa02 f303 	lsl.w	r3, r2, r3
 8004d48:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004d4a:	683b      	ldr	r3, [r7, #0]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	697a      	ldr	r2, [r7, #20]
 8004d50:	4013      	ands	r3, r2
 8004d52:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8004d54:	693a      	ldr	r2, [r7, #16]
 8004d56:	697b      	ldr	r3, [r7, #20]
 8004d58:	429a      	cmp	r2, r3
 8004d5a:	f040 8164 	bne.w	8005026 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004d5e:	683b      	ldr	r3, [r7, #0]
 8004d60:	685b      	ldr	r3, [r3, #4]
 8004d62:	f003 0303 	and.w	r3, r3, #3
 8004d66:	2b01      	cmp	r3, #1
 8004d68:	d005      	beq.n	8004d76 <HAL_GPIO_Init+0x56>
 8004d6a:	683b      	ldr	r3, [r7, #0]
 8004d6c:	685b      	ldr	r3, [r3, #4]
 8004d6e:	f003 0303 	and.w	r3, r3, #3
 8004d72:	2b02      	cmp	r3, #2
 8004d74:	d130      	bne.n	8004dd8 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	689b      	ldr	r3, [r3, #8]
 8004d7a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8004d7c:	69fb      	ldr	r3, [r7, #28]
 8004d7e:	005b      	lsls	r3, r3, #1
 8004d80:	2203      	movs	r2, #3
 8004d82:	fa02 f303 	lsl.w	r3, r2, r3
 8004d86:	43db      	mvns	r3, r3
 8004d88:	69ba      	ldr	r2, [r7, #24]
 8004d8a:	4013      	ands	r3, r2
 8004d8c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8004d8e:	683b      	ldr	r3, [r7, #0]
 8004d90:	68da      	ldr	r2, [r3, #12]
 8004d92:	69fb      	ldr	r3, [r7, #28]
 8004d94:	005b      	lsls	r3, r3, #1
 8004d96:	fa02 f303 	lsl.w	r3, r2, r3
 8004d9a:	69ba      	ldr	r2, [r7, #24]
 8004d9c:	4313      	orrs	r3, r2
 8004d9e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	69ba      	ldr	r2, [r7, #24]
 8004da4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	685b      	ldr	r3, [r3, #4]
 8004daa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004dac:	2201      	movs	r2, #1
 8004dae:	69fb      	ldr	r3, [r7, #28]
 8004db0:	fa02 f303 	lsl.w	r3, r2, r3
 8004db4:	43db      	mvns	r3, r3
 8004db6:	69ba      	ldr	r2, [r7, #24]
 8004db8:	4013      	ands	r3, r2
 8004dba:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004dbc:	683b      	ldr	r3, [r7, #0]
 8004dbe:	685b      	ldr	r3, [r3, #4]
 8004dc0:	091b      	lsrs	r3, r3, #4
 8004dc2:	f003 0201 	and.w	r2, r3, #1
 8004dc6:	69fb      	ldr	r3, [r7, #28]
 8004dc8:	fa02 f303 	lsl.w	r3, r2, r3
 8004dcc:	69ba      	ldr	r2, [r7, #24]
 8004dce:	4313      	orrs	r3, r2
 8004dd0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	69ba      	ldr	r2, [r7, #24]
 8004dd6:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004dd8:	683b      	ldr	r3, [r7, #0]
 8004dda:	685b      	ldr	r3, [r3, #4]
 8004ddc:	f003 0303 	and.w	r3, r3, #3
 8004de0:	2b03      	cmp	r3, #3
 8004de2:	d017      	beq.n	8004e14 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	68db      	ldr	r3, [r3, #12]
 8004de8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8004dea:	69fb      	ldr	r3, [r7, #28]
 8004dec:	005b      	lsls	r3, r3, #1
 8004dee:	2203      	movs	r2, #3
 8004df0:	fa02 f303 	lsl.w	r3, r2, r3
 8004df4:	43db      	mvns	r3, r3
 8004df6:	69ba      	ldr	r2, [r7, #24]
 8004df8:	4013      	ands	r3, r2
 8004dfa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8004dfc:	683b      	ldr	r3, [r7, #0]
 8004dfe:	689a      	ldr	r2, [r3, #8]
 8004e00:	69fb      	ldr	r3, [r7, #28]
 8004e02:	005b      	lsls	r3, r3, #1
 8004e04:	fa02 f303 	lsl.w	r3, r2, r3
 8004e08:	69ba      	ldr	r2, [r7, #24]
 8004e0a:	4313      	orrs	r3, r2
 8004e0c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	69ba      	ldr	r2, [r7, #24]
 8004e12:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004e14:	683b      	ldr	r3, [r7, #0]
 8004e16:	685b      	ldr	r3, [r3, #4]
 8004e18:	f003 0303 	and.w	r3, r3, #3
 8004e1c:	2b02      	cmp	r3, #2
 8004e1e:	d123      	bne.n	8004e68 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8004e20:	69fb      	ldr	r3, [r7, #28]
 8004e22:	08da      	lsrs	r2, r3, #3
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	3208      	adds	r2, #8
 8004e28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004e2c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8004e2e:	69fb      	ldr	r3, [r7, #28]
 8004e30:	f003 0307 	and.w	r3, r3, #7
 8004e34:	009b      	lsls	r3, r3, #2
 8004e36:	220f      	movs	r2, #15
 8004e38:	fa02 f303 	lsl.w	r3, r2, r3
 8004e3c:	43db      	mvns	r3, r3
 8004e3e:	69ba      	ldr	r2, [r7, #24]
 8004e40:	4013      	ands	r3, r2
 8004e42:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8004e44:	683b      	ldr	r3, [r7, #0]
 8004e46:	691a      	ldr	r2, [r3, #16]
 8004e48:	69fb      	ldr	r3, [r7, #28]
 8004e4a:	f003 0307 	and.w	r3, r3, #7
 8004e4e:	009b      	lsls	r3, r3, #2
 8004e50:	fa02 f303 	lsl.w	r3, r2, r3
 8004e54:	69ba      	ldr	r2, [r7, #24]
 8004e56:	4313      	orrs	r3, r2
 8004e58:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8004e5a:	69fb      	ldr	r3, [r7, #28]
 8004e5c:	08da      	lsrs	r2, r3, #3
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	3208      	adds	r2, #8
 8004e62:	69b9      	ldr	r1, [r7, #24]
 8004e64:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8004e6e:	69fb      	ldr	r3, [r7, #28]
 8004e70:	005b      	lsls	r3, r3, #1
 8004e72:	2203      	movs	r2, #3
 8004e74:	fa02 f303 	lsl.w	r3, r2, r3
 8004e78:	43db      	mvns	r3, r3
 8004e7a:	69ba      	ldr	r2, [r7, #24]
 8004e7c:	4013      	ands	r3, r2
 8004e7e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8004e80:	683b      	ldr	r3, [r7, #0]
 8004e82:	685b      	ldr	r3, [r3, #4]
 8004e84:	f003 0203 	and.w	r2, r3, #3
 8004e88:	69fb      	ldr	r3, [r7, #28]
 8004e8a:	005b      	lsls	r3, r3, #1
 8004e8c:	fa02 f303 	lsl.w	r3, r2, r3
 8004e90:	69ba      	ldr	r2, [r7, #24]
 8004e92:	4313      	orrs	r3, r2
 8004e94:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	69ba      	ldr	r2, [r7, #24]
 8004e9a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004e9c:	683b      	ldr	r3, [r7, #0]
 8004e9e:	685b      	ldr	r3, [r3, #4]
 8004ea0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	f000 80be 	beq.w	8005026 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004eaa:	4b66      	ldr	r3, [pc, #408]	@ (8005044 <HAL_GPIO_Init+0x324>)
 8004eac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004eae:	4a65      	ldr	r2, [pc, #404]	@ (8005044 <HAL_GPIO_Init+0x324>)
 8004eb0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004eb4:	6453      	str	r3, [r2, #68]	@ 0x44
 8004eb6:	4b63      	ldr	r3, [pc, #396]	@ (8005044 <HAL_GPIO_Init+0x324>)
 8004eb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004eba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004ebe:	60fb      	str	r3, [r7, #12]
 8004ec0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8004ec2:	4a61      	ldr	r2, [pc, #388]	@ (8005048 <HAL_GPIO_Init+0x328>)
 8004ec4:	69fb      	ldr	r3, [r7, #28]
 8004ec6:	089b      	lsrs	r3, r3, #2
 8004ec8:	3302      	adds	r3, #2
 8004eca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ece:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8004ed0:	69fb      	ldr	r3, [r7, #28]
 8004ed2:	f003 0303 	and.w	r3, r3, #3
 8004ed6:	009b      	lsls	r3, r3, #2
 8004ed8:	220f      	movs	r2, #15
 8004eda:	fa02 f303 	lsl.w	r3, r2, r3
 8004ede:	43db      	mvns	r3, r3
 8004ee0:	69ba      	ldr	r2, [r7, #24]
 8004ee2:	4013      	ands	r3, r2
 8004ee4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	4a58      	ldr	r2, [pc, #352]	@ (800504c <HAL_GPIO_Init+0x32c>)
 8004eea:	4293      	cmp	r3, r2
 8004eec:	d037      	beq.n	8004f5e <HAL_GPIO_Init+0x23e>
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	4a57      	ldr	r2, [pc, #348]	@ (8005050 <HAL_GPIO_Init+0x330>)
 8004ef2:	4293      	cmp	r3, r2
 8004ef4:	d031      	beq.n	8004f5a <HAL_GPIO_Init+0x23a>
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	4a56      	ldr	r2, [pc, #344]	@ (8005054 <HAL_GPIO_Init+0x334>)
 8004efa:	4293      	cmp	r3, r2
 8004efc:	d02b      	beq.n	8004f56 <HAL_GPIO_Init+0x236>
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	4a55      	ldr	r2, [pc, #340]	@ (8005058 <HAL_GPIO_Init+0x338>)
 8004f02:	4293      	cmp	r3, r2
 8004f04:	d025      	beq.n	8004f52 <HAL_GPIO_Init+0x232>
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	4a54      	ldr	r2, [pc, #336]	@ (800505c <HAL_GPIO_Init+0x33c>)
 8004f0a:	4293      	cmp	r3, r2
 8004f0c:	d01f      	beq.n	8004f4e <HAL_GPIO_Init+0x22e>
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	4a53      	ldr	r2, [pc, #332]	@ (8005060 <HAL_GPIO_Init+0x340>)
 8004f12:	4293      	cmp	r3, r2
 8004f14:	d019      	beq.n	8004f4a <HAL_GPIO_Init+0x22a>
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	4a52      	ldr	r2, [pc, #328]	@ (8005064 <HAL_GPIO_Init+0x344>)
 8004f1a:	4293      	cmp	r3, r2
 8004f1c:	d013      	beq.n	8004f46 <HAL_GPIO_Init+0x226>
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	4a51      	ldr	r2, [pc, #324]	@ (8005068 <HAL_GPIO_Init+0x348>)
 8004f22:	4293      	cmp	r3, r2
 8004f24:	d00d      	beq.n	8004f42 <HAL_GPIO_Init+0x222>
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	4a50      	ldr	r2, [pc, #320]	@ (800506c <HAL_GPIO_Init+0x34c>)
 8004f2a:	4293      	cmp	r3, r2
 8004f2c:	d007      	beq.n	8004f3e <HAL_GPIO_Init+0x21e>
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	4a4f      	ldr	r2, [pc, #316]	@ (8005070 <HAL_GPIO_Init+0x350>)
 8004f32:	4293      	cmp	r3, r2
 8004f34:	d101      	bne.n	8004f3a <HAL_GPIO_Init+0x21a>
 8004f36:	2309      	movs	r3, #9
 8004f38:	e012      	b.n	8004f60 <HAL_GPIO_Init+0x240>
 8004f3a:	230a      	movs	r3, #10
 8004f3c:	e010      	b.n	8004f60 <HAL_GPIO_Init+0x240>
 8004f3e:	2308      	movs	r3, #8
 8004f40:	e00e      	b.n	8004f60 <HAL_GPIO_Init+0x240>
 8004f42:	2307      	movs	r3, #7
 8004f44:	e00c      	b.n	8004f60 <HAL_GPIO_Init+0x240>
 8004f46:	2306      	movs	r3, #6
 8004f48:	e00a      	b.n	8004f60 <HAL_GPIO_Init+0x240>
 8004f4a:	2305      	movs	r3, #5
 8004f4c:	e008      	b.n	8004f60 <HAL_GPIO_Init+0x240>
 8004f4e:	2304      	movs	r3, #4
 8004f50:	e006      	b.n	8004f60 <HAL_GPIO_Init+0x240>
 8004f52:	2303      	movs	r3, #3
 8004f54:	e004      	b.n	8004f60 <HAL_GPIO_Init+0x240>
 8004f56:	2302      	movs	r3, #2
 8004f58:	e002      	b.n	8004f60 <HAL_GPIO_Init+0x240>
 8004f5a:	2301      	movs	r3, #1
 8004f5c:	e000      	b.n	8004f60 <HAL_GPIO_Init+0x240>
 8004f5e:	2300      	movs	r3, #0
 8004f60:	69fa      	ldr	r2, [r7, #28]
 8004f62:	f002 0203 	and.w	r2, r2, #3
 8004f66:	0092      	lsls	r2, r2, #2
 8004f68:	4093      	lsls	r3, r2
 8004f6a:	69ba      	ldr	r2, [r7, #24]
 8004f6c:	4313      	orrs	r3, r2
 8004f6e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8004f70:	4935      	ldr	r1, [pc, #212]	@ (8005048 <HAL_GPIO_Init+0x328>)
 8004f72:	69fb      	ldr	r3, [r7, #28]
 8004f74:	089b      	lsrs	r3, r3, #2
 8004f76:	3302      	adds	r3, #2
 8004f78:	69ba      	ldr	r2, [r7, #24]
 8004f7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004f7e:	4b3d      	ldr	r3, [pc, #244]	@ (8005074 <HAL_GPIO_Init+0x354>)
 8004f80:	689b      	ldr	r3, [r3, #8]
 8004f82:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004f84:	693b      	ldr	r3, [r7, #16]
 8004f86:	43db      	mvns	r3, r3
 8004f88:	69ba      	ldr	r2, [r7, #24]
 8004f8a:	4013      	ands	r3, r2
 8004f8c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004f8e:	683b      	ldr	r3, [r7, #0]
 8004f90:	685b      	ldr	r3, [r3, #4]
 8004f92:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d003      	beq.n	8004fa2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8004f9a:	69ba      	ldr	r2, [r7, #24]
 8004f9c:	693b      	ldr	r3, [r7, #16]
 8004f9e:	4313      	orrs	r3, r2
 8004fa0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004fa2:	4a34      	ldr	r2, [pc, #208]	@ (8005074 <HAL_GPIO_Init+0x354>)
 8004fa4:	69bb      	ldr	r3, [r7, #24]
 8004fa6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004fa8:	4b32      	ldr	r3, [pc, #200]	@ (8005074 <HAL_GPIO_Init+0x354>)
 8004faa:	68db      	ldr	r3, [r3, #12]
 8004fac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004fae:	693b      	ldr	r3, [r7, #16]
 8004fb0:	43db      	mvns	r3, r3
 8004fb2:	69ba      	ldr	r2, [r7, #24]
 8004fb4:	4013      	ands	r3, r2
 8004fb6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004fb8:	683b      	ldr	r3, [r7, #0]
 8004fba:	685b      	ldr	r3, [r3, #4]
 8004fbc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d003      	beq.n	8004fcc <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004fc4:	69ba      	ldr	r2, [r7, #24]
 8004fc6:	693b      	ldr	r3, [r7, #16]
 8004fc8:	4313      	orrs	r3, r2
 8004fca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004fcc:	4a29      	ldr	r2, [pc, #164]	@ (8005074 <HAL_GPIO_Init+0x354>)
 8004fce:	69bb      	ldr	r3, [r7, #24]
 8004fd0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004fd2:	4b28      	ldr	r3, [pc, #160]	@ (8005074 <HAL_GPIO_Init+0x354>)
 8004fd4:	685b      	ldr	r3, [r3, #4]
 8004fd6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004fd8:	693b      	ldr	r3, [r7, #16]
 8004fda:	43db      	mvns	r3, r3
 8004fdc:	69ba      	ldr	r2, [r7, #24]
 8004fde:	4013      	ands	r3, r2
 8004fe0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004fe2:	683b      	ldr	r3, [r7, #0]
 8004fe4:	685b      	ldr	r3, [r3, #4]
 8004fe6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d003      	beq.n	8004ff6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8004fee:	69ba      	ldr	r2, [r7, #24]
 8004ff0:	693b      	ldr	r3, [r7, #16]
 8004ff2:	4313      	orrs	r3, r2
 8004ff4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004ff6:	4a1f      	ldr	r2, [pc, #124]	@ (8005074 <HAL_GPIO_Init+0x354>)
 8004ff8:	69bb      	ldr	r3, [r7, #24]
 8004ffa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004ffc:	4b1d      	ldr	r3, [pc, #116]	@ (8005074 <HAL_GPIO_Init+0x354>)
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005002:	693b      	ldr	r3, [r7, #16]
 8005004:	43db      	mvns	r3, r3
 8005006:	69ba      	ldr	r2, [r7, #24]
 8005008:	4013      	ands	r3, r2
 800500a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800500c:	683b      	ldr	r3, [r7, #0]
 800500e:	685b      	ldr	r3, [r3, #4]
 8005010:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005014:	2b00      	cmp	r3, #0
 8005016:	d003      	beq.n	8005020 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8005018:	69ba      	ldr	r2, [r7, #24]
 800501a:	693b      	ldr	r3, [r7, #16]
 800501c:	4313      	orrs	r3, r2
 800501e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005020:	4a14      	ldr	r2, [pc, #80]	@ (8005074 <HAL_GPIO_Init+0x354>)
 8005022:	69bb      	ldr	r3, [r7, #24]
 8005024:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8005026:	69fb      	ldr	r3, [r7, #28]
 8005028:	3301      	adds	r3, #1
 800502a:	61fb      	str	r3, [r7, #28]
 800502c:	69fb      	ldr	r3, [r7, #28]
 800502e:	2b0f      	cmp	r3, #15
 8005030:	f67f ae86 	bls.w	8004d40 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8005034:	bf00      	nop
 8005036:	bf00      	nop
 8005038:	3724      	adds	r7, #36	@ 0x24
 800503a:	46bd      	mov	sp, r7
 800503c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005040:	4770      	bx	lr
 8005042:	bf00      	nop
 8005044:	40023800 	.word	0x40023800
 8005048:	40013800 	.word	0x40013800
 800504c:	40020000 	.word	0x40020000
 8005050:	40020400 	.word	0x40020400
 8005054:	40020800 	.word	0x40020800
 8005058:	40020c00 	.word	0x40020c00
 800505c:	40021000 	.word	0x40021000
 8005060:	40021400 	.word	0x40021400
 8005064:	40021800 	.word	0x40021800
 8005068:	40021c00 	.word	0x40021c00
 800506c:	40022000 	.word	0x40022000
 8005070:	40022400 	.word	0x40022400
 8005074:	40013c00 	.word	0x40013c00

08005078 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005078:	b480      	push	{r7}
 800507a:	b085      	sub	sp, #20
 800507c:	af00      	add	r7, sp, #0
 800507e:	6078      	str	r0, [r7, #4]
 8005080:	460b      	mov	r3, r1
 8005082:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	691a      	ldr	r2, [r3, #16]
 8005088:	887b      	ldrh	r3, [r7, #2]
 800508a:	4013      	ands	r3, r2
 800508c:	2b00      	cmp	r3, #0
 800508e:	d002      	beq.n	8005096 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005090:	2301      	movs	r3, #1
 8005092:	73fb      	strb	r3, [r7, #15]
 8005094:	e001      	b.n	800509a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005096:	2300      	movs	r3, #0
 8005098:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800509a:	7bfb      	ldrb	r3, [r7, #15]
}
 800509c:	4618      	mov	r0, r3
 800509e:	3714      	adds	r7, #20
 80050a0:	46bd      	mov	sp, r7
 80050a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a6:	4770      	bx	lr

080050a8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80050a8:	b480      	push	{r7}
 80050aa:	b083      	sub	sp, #12
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	6078      	str	r0, [r7, #4]
 80050b0:	460b      	mov	r3, r1
 80050b2:	807b      	strh	r3, [r7, #2]
 80050b4:	4613      	mov	r3, r2
 80050b6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80050b8:	787b      	ldrb	r3, [r7, #1]
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d003      	beq.n	80050c6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80050be:	887a      	ldrh	r2, [r7, #2]
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80050c4:	e003      	b.n	80050ce <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80050c6:	887b      	ldrh	r3, [r7, #2]
 80050c8:	041a      	lsls	r2, r3, #16
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	619a      	str	r2, [r3, #24]
}
 80050ce:	bf00      	nop
 80050d0:	370c      	adds	r7, #12
 80050d2:	46bd      	mov	sp, r7
 80050d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d8:	4770      	bx	lr

080050da <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 80050da:	b580      	push	{r7, lr}
 80050dc:	b086      	sub	sp, #24
 80050de:	af02      	add	r7, sp, #8
 80050e0:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d101      	bne.n	80050ec <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 80050e8:	2301      	movs	r3, #1
 80050ea:	e059      	b.n	80051a0 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 80050f8:	b2db      	uxtb	r3, r3
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d106      	bne.n	800510c <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	2200      	movs	r2, #0
 8005102:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8005106:	6878      	ldr	r0, [r7, #4]
 8005108:	f00f f8c0 	bl	801428c <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	2203      	movs	r2, #3
 8005110:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800511a:	d102      	bne.n	8005122 <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	2200      	movs	r2, #0
 8005120:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	4618      	mov	r0, r3
 8005128:	f008 ff55 	bl	800dfd6 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	6818      	ldr	r0, [r3, #0]
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	7c1a      	ldrb	r2, [r3, #16]
 8005134:	f88d 2000 	strb.w	r2, [sp]
 8005138:	3304      	adds	r3, #4
 800513a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800513c:	f008 fee0 	bl	800df00 <USB_CoreInit>
 8005140:	4603      	mov	r3, r0
 8005142:	2b00      	cmp	r3, #0
 8005144:	d005      	beq.n	8005152 <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	2202      	movs	r2, #2
 800514a:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 800514e:	2301      	movs	r3, #1
 8005150:	e026      	b.n	80051a0 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	2101      	movs	r1, #1
 8005158:	4618      	mov	r0, r3
 800515a:	f008 ff4d 	bl	800dff8 <USB_SetCurrentMode>
 800515e:	4603      	mov	r3, r0
 8005160:	2b00      	cmp	r3, #0
 8005162:	d005      	beq.n	8005170 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	2202      	movs	r2, #2
 8005168:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 800516c:	2301      	movs	r3, #1
 800516e:	e017      	b.n	80051a0 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	6818      	ldr	r0, [r3, #0]
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	7c1a      	ldrb	r2, [r3, #16]
 8005178:	f88d 2000 	strb.w	r2, [sp]
 800517c:	3304      	adds	r3, #4
 800517e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005180:	f009 f8f6 	bl	800e370 <USB_HostInit>
 8005184:	4603      	mov	r3, r0
 8005186:	2b00      	cmp	r3, #0
 8005188:	d005      	beq.n	8005196 <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	2202      	movs	r2, #2
 800518e:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8005192:	2301      	movs	r3, #1
 8005194:	e004      	b.n	80051a0 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	2201      	movs	r2, #1
 800519a:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 800519e:	2300      	movs	r3, #0
}
 80051a0:	4618      	mov	r0, r3
 80051a2:	3710      	adds	r7, #16
 80051a4:	46bd      	mov	sp, r7
 80051a6:	bd80      	pop	{r7, pc}

080051a8 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80051a8:	b590      	push	{r4, r7, lr}
 80051aa:	b08b      	sub	sp, #44	@ 0x2c
 80051ac:	af04      	add	r7, sp, #16
 80051ae:	6078      	str	r0, [r7, #4]
 80051b0:	4608      	mov	r0, r1
 80051b2:	4611      	mov	r1, r2
 80051b4:	461a      	mov	r2, r3
 80051b6:	4603      	mov	r3, r0
 80051b8:	70fb      	strb	r3, [r7, #3]
 80051ba:	460b      	mov	r3, r1
 80051bc:	70bb      	strb	r3, [r7, #2]
 80051be:	4613      	mov	r3, r2
 80051c0:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 80051c2:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80051c4:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80051cc:	2b01      	cmp	r3, #1
 80051ce:	d101      	bne.n	80051d4 <HAL_HCD_HC_Init+0x2c>
 80051d0:	2302      	movs	r3, #2
 80051d2:	e09d      	b.n	8005310 <HAL_HCD_HC_Init+0x168>
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	2201      	movs	r2, #1
 80051d8:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 80051dc:	78fa      	ldrb	r2, [r7, #3]
 80051de:	6879      	ldr	r1, [r7, #4]
 80051e0:	4613      	mov	r3, r2
 80051e2:	011b      	lsls	r3, r3, #4
 80051e4:	1a9b      	subs	r3, r3, r2
 80051e6:	009b      	lsls	r3, r3, #2
 80051e8:	440b      	add	r3, r1
 80051ea:	3319      	adds	r3, #25
 80051ec:	2200      	movs	r2, #0
 80051ee:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 80051f0:	78fa      	ldrb	r2, [r7, #3]
 80051f2:	6879      	ldr	r1, [r7, #4]
 80051f4:	4613      	mov	r3, r2
 80051f6:	011b      	lsls	r3, r3, #4
 80051f8:	1a9b      	subs	r3, r3, r2
 80051fa:	009b      	lsls	r3, r3, #2
 80051fc:	440b      	add	r3, r1
 80051fe:	3314      	adds	r3, #20
 8005200:	787a      	ldrb	r2, [r7, #1]
 8005202:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8005204:	78fa      	ldrb	r2, [r7, #3]
 8005206:	6879      	ldr	r1, [r7, #4]
 8005208:	4613      	mov	r3, r2
 800520a:	011b      	lsls	r3, r3, #4
 800520c:	1a9b      	subs	r3, r3, r2
 800520e:	009b      	lsls	r3, r3, #2
 8005210:	440b      	add	r3, r1
 8005212:	3315      	adds	r3, #21
 8005214:	78fa      	ldrb	r2, [r7, #3]
 8005216:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8005218:	78fa      	ldrb	r2, [r7, #3]
 800521a:	6879      	ldr	r1, [r7, #4]
 800521c:	4613      	mov	r3, r2
 800521e:	011b      	lsls	r3, r3, #4
 8005220:	1a9b      	subs	r3, r3, r2
 8005222:	009b      	lsls	r3, r3, #2
 8005224:	440b      	add	r3, r1
 8005226:	3326      	adds	r3, #38	@ 0x26
 8005228:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 800522c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 800522e:	78fa      	ldrb	r2, [r7, #3]
 8005230:	78bb      	ldrb	r3, [r7, #2]
 8005232:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005236:	b2d8      	uxtb	r0, r3
 8005238:	6879      	ldr	r1, [r7, #4]
 800523a:	4613      	mov	r3, r2
 800523c:	011b      	lsls	r3, r3, #4
 800523e:	1a9b      	subs	r3, r3, r2
 8005240:	009b      	lsls	r3, r3, #2
 8005242:	440b      	add	r3, r1
 8005244:	3316      	adds	r3, #22
 8005246:	4602      	mov	r2, r0
 8005248:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 800524a:	78fb      	ldrb	r3, [r7, #3]
 800524c:	4619      	mov	r1, r3
 800524e:	6878      	ldr	r0, [r7, #4]
 8005250:	f000 fba4 	bl	800599c <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 8005254:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005258:	2b00      	cmp	r3, #0
 800525a:	da0a      	bge.n	8005272 <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 800525c:	78fa      	ldrb	r2, [r7, #3]
 800525e:	6879      	ldr	r1, [r7, #4]
 8005260:	4613      	mov	r3, r2
 8005262:	011b      	lsls	r3, r3, #4
 8005264:	1a9b      	subs	r3, r3, r2
 8005266:	009b      	lsls	r3, r3, #2
 8005268:	440b      	add	r3, r1
 800526a:	3317      	adds	r3, #23
 800526c:	2201      	movs	r2, #1
 800526e:	701a      	strb	r2, [r3, #0]
 8005270:	e009      	b.n	8005286 <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8005272:	78fa      	ldrb	r2, [r7, #3]
 8005274:	6879      	ldr	r1, [r7, #4]
 8005276:	4613      	mov	r3, r2
 8005278:	011b      	lsls	r3, r3, #4
 800527a:	1a9b      	subs	r3, r3, r2
 800527c:	009b      	lsls	r3, r3, #2
 800527e:	440b      	add	r3, r1
 8005280:	3317      	adds	r3, #23
 8005282:	2200      	movs	r2, #0
 8005284:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	4618      	mov	r0, r3
 800528c:	f009 f9c8 	bl	800e620 <USB_GetHostSpeed>
 8005290:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 8005292:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8005296:	2b01      	cmp	r3, #1
 8005298:	d10b      	bne.n	80052b2 <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 800529a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800529e:	2b01      	cmp	r3, #1
 80052a0:	d107      	bne.n	80052b2 <HAL_HCD_HC_Init+0x10a>
 80052a2:	693b      	ldr	r3, [r7, #16]
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d104      	bne.n	80052b2 <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 80052a8:	697b      	ldr	r3, [r7, #20]
 80052aa:	2bbc      	cmp	r3, #188	@ 0xbc
 80052ac:	d901      	bls.n	80052b2 <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 80052ae:	23bc      	movs	r3, #188	@ 0xbc
 80052b0:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 80052b2:	78fa      	ldrb	r2, [r7, #3]
 80052b4:	6879      	ldr	r1, [r7, #4]
 80052b6:	4613      	mov	r3, r2
 80052b8:	011b      	lsls	r3, r3, #4
 80052ba:	1a9b      	subs	r3, r3, r2
 80052bc:	009b      	lsls	r3, r3, #2
 80052be:	440b      	add	r3, r1
 80052c0:	3318      	adds	r3, #24
 80052c2:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 80052c6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 80052c8:	78fa      	ldrb	r2, [r7, #3]
 80052ca:	697b      	ldr	r3, [r7, #20]
 80052cc:	b298      	uxth	r0, r3
 80052ce:	6879      	ldr	r1, [r7, #4]
 80052d0:	4613      	mov	r3, r2
 80052d2:	011b      	lsls	r3, r3, #4
 80052d4:	1a9b      	subs	r3, r3, r2
 80052d6:	009b      	lsls	r3, r3, #2
 80052d8:	440b      	add	r3, r1
 80052da:	3328      	adds	r3, #40	@ 0x28
 80052dc:	4602      	mov	r2, r0
 80052de:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	6818      	ldr	r0, [r3, #0]
 80052e4:	697b      	ldr	r3, [r7, #20]
 80052e6:	b29b      	uxth	r3, r3
 80052e8:	787c      	ldrb	r4, [r7, #1]
 80052ea:	78ba      	ldrb	r2, [r7, #2]
 80052ec:	78f9      	ldrb	r1, [r7, #3]
 80052ee:	9302      	str	r3, [sp, #8]
 80052f0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80052f4:	9301      	str	r3, [sp, #4]
 80052f6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80052fa:	9300      	str	r3, [sp, #0]
 80052fc:	4623      	mov	r3, r4
 80052fe:	f009 f9b7 	bl	800e670 <USB_HC_Init>
 8005302:	4603      	mov	r3, r0
 8005304:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	2200      	movs	r2, #0
 800530a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 800530e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005310:	4618      	mov	r0, r3
 8005312:	371c      	adds	r7, #28
 8005314:	46bd      	mov	sp, r7
 8005316:	bd90      	pop	{r4, r7, pc}

08005318 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8005318:	b580      	push	{r7, lr}
 800531a:	b082      	sub	sp, #8
 800531c:	af00      	add	r7, sp, #0
 800531e:	6078      	str	r0, [r7, #4]
 8005320:	4608      	mov	r0, r1
 8005322:	4611      	mov	r1, r2
 8005324:	461a      	mov	r2, r3
 8005326:	4603      	mov	r3, r0
 8005328:	70fb      	strb	r3, [r7, #3]
 800532a:	460b      	mov	r3, r1
 800532c:	70bb      	strb	r3, [r7, #2]
 800532e:	4613      	mov	r3, r2
 8005330:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8005332:	78fa      	ldrb	r2, [r7, #3]
 8005334:	6879      	ldr	r1, [r7, #4]
 8005336:	4613      	mov	r3, r2
 8005338:	011b      	lsls	r3, r3, #4
 800533a:	1a9b      	subs	r3, r3, r2
 800533c:	009b      	lsls	r3, r3, #2
 800533e:	440b      	add	r3, r1
 8005340:	3317      	adds	r3, #23
 8005342:	78ba      	ldrb	r2, [r7, #2]
 8005344:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8005346:	78fa      	ldrb	r2, [r7, #3]
 8005348:	6879      	ldr	r1, [r7, #4]
 800534a:	4613      	mov	r3, r2
 800534c:	011b      	lsls	r3, r3, #4
 800534e:	1a9b      	subs	r3, r3, r2
 8005350:	009b      	lsls	r3, r3, #2
 8005352:	440b      	add	r3, r1
 8005354:	3326      	adds	r3, #38	@ 0x26
 8005356:	787a      	ldrb	r2, [r7, #1]
 8005358:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 800535a:	7c3b      	ldrb	r3, [r7, #16]
 800535c:	2b00      	cmp	r3, #0
 800535e:	d114      	bne.n	800538a <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8005360:	78fa      	ldrb	r2, [r7, #3]
 8005362:	6879      	ldr	r1, [r7, #4]
 8005364:	4613      	mov	r3, r2
 8005366:	011b      	lsls	r3, r3, #4
 8005368:	1a9b      	subs	r3, r3, r2
 800536a:	009b      	lsls	r3, r3, #2
 800536c:	440b      	add	r3, r1
 800536e:	332a      	adds	r3, #42	@ 0x2a
 8005370:	2203      	movs	r2, #3
 8005372:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8005374:	78fa      	ldrb	r2, [r7, #3]
 8005376:	6879      	ldr	r1, [r7, #4]
 8005378:	4613      	mov	r3, r2
 800537a:	011b      	lsls	r3, r3, #4
 800537c:	1a9b      	subs	r3, r3, r2
 800537e:	009b      	lsls	r3, r3, #2
 8005380:	440b      	add	r3, r1
 8005382:	3319      	adds	r3, #25
 8005384:	7f3a      	ldrb	r2, [r7, #28]
 8005386:	701a      	strb	r2, [r3, #0]
 8005388:	e009      	b.n	800539e <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800538a:	78fa      	ldrb	r2, [r7, #3]
 800538c:	6879      	ldr	r1, [r7, #4]
 800538e:	4613      	mov	r3, r2
 8005390:	011b      	lsls	r3, r3, #4
 8005392:	1a9b      	subs	r3, r3, r2
 8005394:	009b      	lsls	r3, r3, #2
 8005396:	440b      	add	r3, r1
 8005398:	332a      	adds	r3, #42	@ 0x2a
 800539a:	2202      	movs	r2, #2
 800539c:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 800539e:	787b      	ldrb	r3, [r7, #1]
 80053a0:	2b03      	cmp	r3, #3
 80053a2:	f200 8102 	bhi.w	80055aa <HAL_HCD_HC_SubmitRequest+0x292>
 80053a6:	a201      	add	r2, pc, #4	@ (adr r2, 80053ac <HAL_HCD_HC_SubmitRequest+0x94>)
 80053a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053ac:	080053bd 	.word	0x080053bd
 80053b0:	08005595 	.word	0x08005595
 80053b4:	08005481 	.word	0x08005481
 80053b8:	0800550b 	.word	0x0800550b
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 80053bc:	7c3b      	ldrb	r3, [r7, #16]
 80053be:	2b01      	cmp	r3, #1
 80053c0:	f040 80f5 	bne.w	80055ae <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 80053c4:	78bb      	ldrb	r3, [r7, #2]
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d12d      	bne.n	8005426 <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 80053ca:	8b3b      	ldrh	r3, [r7, #24]
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d109      	bne.n	80053e4 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 80053d0:	78fa      	ldrb	r2, [r7, #3]
 80053d2:	6879      	ldr	r1, [r7, #4]
 80053d4:	4613      	mov	r3, r2
 80053d6:	011b      	lsls	r3, r3, #4
 80053d8:	1a9b      	subs	r3, r3, r2
 80053da:	009b      	lsls	r3, r3, #2
 80053dc:	440b      	add	r3, r1
 80053de:	333d      	adds	r3, #61	@ 0x3d
 80053e0:	2201      	movs	r2, #1
 80053e2:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 80053e4:	78fa      	ldrb	r2, [r7, #3]
 80053e6:	6879      	ldr	r1, [r7, #4]
 80053e8:	4613      	mov	r3, r2
 80053ea:	011b      	lsls	r3, r3, #4
 80053ec:	1a9b      	subs	r3, r3, r2
 80053ee:	009b      	lsls	r3, r3, #2
 80053f0:	440b      	add	r3, r1
 80053f2:	333d      	adds	r3, #61	@ 0x3d
 80053f4:	781b      	ldrb	r3, [r3, #0]
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d10a      	bne.n	8005410 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80053fa:	78fa      	ldrb	r2, [r7, #3]
 80053fc:	6879      	ldr	r1, [r7, #4]
 80053fe:	4613      	mov	r3, r2
 8005400:	011b      	lsls	r3, r3, #4
 8005402:	1a9b      	subs	r3, r3, r2
 8005404:	009b      	lsls	r3, r3, #2
 8005406:	440b      	add	r3, r1
 8005408:	332a      	adds	r3, #42	@ 0x2a
 800540a:	2200      	movs	r2, #0
 800540c:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 800540e:	e0ce      	b.n	80055ae <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8005410:	78fa      	ldrb	r2, [r7, #3]
 8005412:	6879      	ldr	r1, [r7, #4]
 8005414:	4613      	mov	r3, r2
 8005416:	011b      	lsls	r3, r3, #4
 8005418:	1a9b      	subs	r3, r3, r2
 800541a:	009b      	lsls	r3, r3, #2
 800541c:	440b      	add	r3, r1
 800541e:	332a      	adds	r3, #42	@ 0x2a
 8005420:	2202      	movs	r2, #2
 8005422:	701a      	strb	r2, [r3, #0]
      break;
 8005424:	e0c3      	b.n	80055ae <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 8005426:	78fa      	ldrb	r2, [r7, #3]
 8005428:	6879      	ldr	r1, [r7, #4]
 800542a:	4613      	mov	r3, r2
 800542c:	011b      	lsls	r3, r3, #4
 800542e:	1a9b      	subs	r3, r3, r2
 8005430:	009b      	lsls	r3, r3, #2
 8005432:	440b      	add	r3, r1
 8005434:	331a      	adds	r3, #26
 8005436:	781b      	ldrb	r3, [r3, #0]
 8005438:	2b01      	cmp	r3, #1
 800543a:	f040 80b8 	bne.w	80055ae <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 800543e:	78fa      	ldrb	r2, [r7, #3]
 8005440:	6879      	ldr	r1, [r7, #4]
 8005442:	4613      	mov	r3, r2
 8005444:	011b      	lsls	r3, r3, #4
 8005446:	1a9b      	subs	r3, r3, r2
 8005448:	009b      	lsls	r3, r3, #2
 800544a:	440b      	add	r3, r1
 800544c:	333c      	adds	r3, #60	@ 0x3c
 800544e:	781b      	ldrb	r3, [r3, #0]
 8005450:	2b00      	cmp	r3, #0
 8005452:	d10a      	bne.n	800546a <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005454:	78fa      	ldrb	r2, [r7, #3]
 8005456:	6879      	ldr	r1, [r7, #4]
 8005458:	4613      	mov	r3, r2
 800545a:	011b      	lsls	r3, r3, #4
 800545c:	1a9b      	subs	r3, r3, r2
 800545e:	009b      	lsls	r3, r3, #2
 8005460:	440b      	add	r3, r1
 8005462:	332a      	adds	r3, #42	@ 0x2a
 8005464:	2200      	movs	r2, #0
 8005466:	701a      	strb	r2, [r3, #0]
      break;
 8005468:	e0a1      	b.n	80055ae <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800546a:	78fa      	ldrb	r2, [r7, #3]
 800546c:	6879      	ldr	r1, [r7, #4]
 800546e:	4613      	mov	r3, r2
 8005470:	011b      	lsls	r3, r3, #4
 8005472:	1a9b      	subs	r3, r3, r2
 8005474:	009b      	lsls	r3, r3, #2
 8005476:	440b      	add	r3, r1
 8005478:	332a      	adds	r3, #42	@ 0x2a
 800547a:	2202      	movs	r2, #2
 800547c:	701a      	strb	r2, [r3, #0]
      break;
 800547e:	e096      	b.n	80055ae <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8005480:	78bb      	ldrb	r3, [r7, #2]
 8005482:	2b00      	cmp	r3, #0
 8005484:	d120      	bne.n	80054c8 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8005486:	78fa      	ldrb	r2, [r7, #3]
 8005488:	6879      	ldr	r1, [r7, #4]
 800548a:	4613      	mov	r3, r2
 800548c:	011b      	lsls	r3, r3, #4
 800548e:	1a9b      	subs	r3, r3, r2
 8005490:	009b      	lsls	r3, r3, #2
 8005492:	440b      	add	r3, r1
 8005494:	333d      	adds	r3, #61	@ 0x3d
 8005496:	781b      	ldrb	r3, [r3, #0]
 8005498:	2b00      	cmp	r3, #0
 800549a:	d10a      	bne.n	80054b2 <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800549c:	78fa      	ldrb	r2, [r7, #3]
 800549e:	6879      	ldr	r1, [r7, #4]
 80054a0:	4613      	mov	r3, r2
 80054a2:	011b      	lsls	r3, r3, #4
 80054a4:	1a9b      	subs	r3, r3, r2
 80054a6:	009b      	lsls	r3, r3, #2
 80054a8:	440b      	add	r3, r1
 80054aa:	332a      	adds	r3, #42	@ 0x2a
 80054ac:	2200      	movs	r2, #0
 80054ae:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 80054b0:	e07e      	b.n	80055b0 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80054b2:	78fa      	ldrb	r2, [r7, #3]
 80054b4:	6879      	ldr	r1, [r7, #4]
 80054b6:	4613      	mov	r3, r2
 80054b8:	011b      	lsls	r3, r3, #4
 80054ba:	1a9b      	subs	r3, r3, r2
 80054bc:	009b      	lsls	r3, r3, #2
 80054be:	440b      	add	r3, r1
 80054c0:	332a      	adds	r3, #42	@ 0x2a
 80054c2:	2202      	movs	r2, #2
 80054c4:	701a      	strb	r2, [r3, #0]
      break;
 80054c6:	e073      	b.n	80055b0 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80054c8:	78fa      	ldrb	r2, [r7, #3]
 80054ca:	6879      	ldr	r1, [r7, #4]
 80054cc:	4613      	mov	r3, r2
 80054ce:	011b      	lsls	r3, r3, #4
 80054d0:	1a9b      	subs	r3, r3, r2
 80054d2:	009b      	lsls	r3, r3, #2
 80054d4:	440b      	add	r3, r1
 80054d6:	333c      	adds	r3, #60	@ 0x3c
 80054d8:	781b      	ldrb	r3, [r3, #0]
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d10a      	bne.n	80054f4 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80054de:	78fa      	ldrb	r2, [r7, #3]
 80054e0:	6879      	ldr	r1, [r7, #4]
 80054e2:	4613      	mov	r3, r2
 80054e4:	011b      	lsls	r3, r3, #4
 80054e6:	1a9b      	subs	r3, r3, r2
 80054e8:	009b      	lsls	r3, r3, #2
 80054ea:	440b      	add	r3, r1
 80054ec:	332a      	adds	r3, #42	@ 0x2a
 80054ee:	2200      	movs	r2, #0
 80054f0:	701a      	strb	r2, [r3, #0]
      break;
 80054f2:	e05d      	b.n	80055b0 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80054f4:	78fa      	ldrb	r2, [r7, #3]
 80054f6:	6879      	ldr	r1, [r7, #4]
 80054f8:	4613      	mov	r3, r2
 80054fa:	011b      	lsls	r3, r3, #4
 80054fc:	1a9b      	subs	r3, r3, r2
 80054fe:	009b      	lsls	r3, r3, #2
 8005500:	440b      	add	r3, r1
 8005502:	332a      	adds	r3, #42	@ 0x2a
 8005504:	2202      	movs	r2, #2
 8005506:	701a      	strb	r2, [r3, #0]
      break;
 8005508:	e052      	b.n	80055b0 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 800550a:	78bb      	ldrb	r3, [r7, #2]
 800550c:	2b00      	cmp	r3, #0
 800550e:	d120      	bne.n	8005552 <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8005510:	78fa      	ldrb	r2, [r7, #3]
 8005512:	6879      	ldr	r1, [r7, #4]
 8005514:	4613      	mov	r3, r2
 8005516:	011b      	lsls	r3, r3, #4
 8005518:	1a9b      	subs	r3, r3, r2
 800551a:	009b      	lsls	r3, r3, #2
 800551c:	440b      	add	r3, r1
 800551e:	333d      	adds	r3, #61	@ 0x3d
 8005520:	781b      	ldrb	r3, [r3, #0]
 8005522:	2b00      	cmp	r3, #0
 8005524:	d10a      	bne.n	800553c <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005526:	78fa      	ldrb	r2, [r7, #3]
 8005528:	6879      	ldr	r1, [r7, #4]
 800552a:	4613      	mov	r3, r2
 800552c:	011b      	lsls	r3, r3, #4
 800552e:	1a9b      	subs	r3, r3, r2
 8005530:	009b      	lsls	r3, r3, #2
 8005532:	440b      	add	r3, r1
 8005534:	332a      	adds	r3, #42	@ 0x2a
 8005536:	2200      	movs	r2, #0
 8005538:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 800553a:	e039      	b.n	80055b0 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800553c:	78fa      	ldrb	r2, [r7, #3]
 800553e:	6879      	ldr	r1, [r7, #4]
 8005540:	4613      	mov	r3, r2
 8005542:	011b      	lsls	r3, r3, #4
 8005544:	1a9b      	subs	r3, r3, r2
 8005546:	009b      	lsls	r3, r3, #2
 8005548:	440b      	add	r3, r1
 800554a:	332a      	adds	r3, #42	@ 0x2a
 800554c:	2202      	movs	r2, #2
 800554e:	701a      	strb	r2, [r3, #0]
      break;
 8005550:	e02e      	b.n	80055b0 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8005552:	78fa      	ldrb	r2, [r7, #3]
 8005554:	6879      	ldr	r1, [r7, #4]
 8005556:	4613      	mov	r3, r2
 8005558:	011b      	lsls	r3, r3, #4
 800555a:	1a9b      	subs	r3, r3, r2
 800555c:	009b      	lsls	r3, r3, #2
 800555e:	440b      	add	r3, r1
 8005560:	333c      	adds	r3, #60	@ 0x3c
 8005562:	781b      	ldrb	r3, [r3, #0]
 8005564:	2b00      	cmp	r3, #0
 8005566:	d10a      	bne.n	800557e <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005568:	78fa      	ldrb	r2, [r7, #3]
 800556a:	6879      	ldr	r1, [r7, #4]
 800556c:	4613      	mov	r3, r2
 800556e:	011b      	lsls	r3, r3, #4
 8005570:	1a9b      	subs	r3, r3, r2
 8005572:	009b      	lsls	r3, r3, #2
 8005574:	440b      	add	r3, r1
 8005576:	332a      	adds	r3, #42	@ 0x2a
 8005578:	2200      	movs	r2, #0
 800557a:	701a      	strb	r2, [r3, #0]
      break;
 800557c:	e018      	b.n	80055b0 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800557e:	78fa      	ldrb	r2, [r7, #3]
 8005580:	6879      	ldr	r1, [r7, #4]
 8005582:	4613      	mov	r3, r2
 8005584:	011b      	lsls	r3, r3, #4
 8005586:	1a9b      	subs	r3, r3, r2
 8005588:	009b      	lsls	r3, r3, #2
 800558a:	440b      	add	r3, r1
 800558c:	332a      	adds	r3, #42	@ 0x2a
 800558e:	2202      	movs	r2, #2
 8005590:	701a      	strb	r2, [r3, #0]
      break;
 8005592:	e00d      	b.n	80055b0 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005594:	78fa      	ldrb	r2, [r7, #3]
 8005596:	6879      	ldr	r1, [r7, #4]
 8005598:	4613      	mov	r3, r2
 800559a:	011b      	lsls	r3, r3, #4
 800559c:	1a9b      	subs	r3, r3, r2
 800559e:	009b      	lsls	r3, r3, #2
 80055a0:	440b      	add	r3, r1
 80055a2:	332a      	adds	r3, #42	@ 0x2a
 80055a4:	2200      	movs	r2, #0
 80055a6:	701a      	strb	r2, [r3, #0]
      break;
 80055a8:	e002      	b.n	80055b0 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 80055aa:	bf00      	nop
 80055ac:	e000      	b.n	80055b0 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 80055ae:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 80055b0:	78fa      	ldrb	r2, [r7, #3]
 80055b2:	6879      	ldr	r1, [r7, #4]
 80055b4:	4613      	mov	r3, r2
 80055b6:	011b      	lsls	r3, r3, #4
 80055b8:	1a9b      	subs	r3, r3, r2
 80055ba:	009b      	lsls	r3, r3, #2
 80055bc:	440b      	add	r3, r1
 80055be:	332c      	adds	r3, #44	@ 0x2c
 80055c0:	697a      	ldr	r2, [r7, #20]
 80055c2:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 80055c4:	78fa      	ldrb	r2, [r7, #3]
 80055c6:	8b39      	ldrh	r1, [r7, #24]
 80055c8:	6878      	ldr	r0, [r7, #4]
 80055ca:	4613      	mov	r3, r2
 80055cc:	011b      	lsls	r3, r3, #4
 80055ce:	1a9b      	subs	r3, r3, r2
 80055d0:	009b      	lsls	r3, r3, #2
 80055d2:	4403      	add	r3, r0
 80055d4:	3334      	adds	r3, #52	@ 0x34
 80055d6:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 80055d8:	78fa      	ldrb	r2, [r7, #3]
 80055da:	6879      	ldr	r1, [r7, #4]
 80055dc:	4613      	mov	r3, r2
 80055de:	011b      	lsls	r3, r3, #4
 80055e0:	1a9b      	subs	r3, r3, r2
 80055e2:	009b      	lsls	r3, r3, #2
 80055e4:	440b      	add	r3, r1
 80055e6:	334c      	adds	r3, #76	@ 0x4c
 80055e8:	2200      	movs	r2, #0
 80055ea:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 80055ec:	78fa      	ldrb	r2, [r7, #3]
 80055ee:	6879      	ldr	r1, [r7, #4]
 80055f0:	4613      	mov	r3, r2
 80055f2:	011b      	lsls	r3, r3, #4
 80055f4:	1a9b      	subs	r3, r3, r2
 80055f6:	009b      	lsls	r3, r3, #2
 80055f8:	440b      	add	r3, r1
 80055fa:	3338      	adds	r3, #56	@ 0x38
 80055fc:	2200      	movs	r2, #0
 80055fe:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8005600:	78fa      	ldrb	r2, [r7, #3]
 8005602:	6879      	ldr	r1, [r7, #4]
 8005604:	4613      	mov	r3, r2
 8005606:	011b      	lsls	r3, r3, #4
 8005608:	1a9b      	subs	r3, r3, r2
 800560a:	009b      	lsls	r3, r3, #2
 800560c:	440b      	add	r3, r1
 800560e:	3315      	adds	r3, #21
 8005610:	78fa      	ldrb	r2, [r7, #3]
 8005612:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8005614:	78fa      	ldrb	r2, [r7, #3]
 8005616:	6879      	ldr	r1, [r7, #4]
 8005618:	4613      	mov	r3, r2
 800561a:	011b      	lsls	r3, r3, #4
 800561c:	1a9b      	subs	r3, r3, r2
 800561e:	009b      	lsls	r3, r3, #2
 8005620:	440b      	add	r3, r1
 8005622:	334d      	adds	r3, #77	@ 0x4d
 8005624:	2200      	movs	r2, #0
 8005626:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	6818      	ldr	r0, [r3, #0]
 800562c:	78fa      	ldrb	r2, [r7, #3]
 800562e:	4613      	mov	r3, r2
 8005630:	011b      	lsls	r3, r3, #4
 8005632:	1a9b      	subs	r3, r3, r2
 8005634:	009b      	lsls	r3, r3, #2
 8005636:	3310      	adds	r3, #16
 8005638:	687a      	ldr	r2, [r7, #4]
 800563a:	4413      	add	r3, r2
 800563c:	1d19      	adds	r1, r3, #4
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	799b      	ldrb	r3, [r3, #6]
 8005642:	461a      	mov	r2, r3
 8005644:	f009 f940 	bl	800e8c8 <USB_HC_StartXfer>
 8005648:	4603      	mov	r3, r0
}
 800564a:	4618      	mov	r0, r3
 800564c:	3708      	adds	r7, #8
 800564e:	46bd      	mov	sp, r7
 8005650:	bd80      	pop	{r7, pc}
 8005652:	bf00      	nop

08005654 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8005654:	b580      	push	{r7, lr}
 8005656:	b086      	sub	sp, #24
 8005658:	af00      	add	r7, sp, #0
 800565a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005662:	693b      	ldr	r3, [r7, #16]
 8005664:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	4618      	mov	r0, r3
 800566c:	f008 fe3a 	bl	800e2e4 <USB_GetMode>
 8005670:	4603      	mov	r3, r0
 8005672:	2b01      	cmp	r3, #1
 8005674:	f040 80fb 	bne.w	800586e <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	4618      	mov	r0, r3
 800567e:	f008 fdfd 	bl	800e27c <USB_ReadInterrupts>
 8005682:	4603      	mov	r3, r0
 8005684:	2b00      	cmp	r3, #0
 8005686:	f000 80f1 	beq.w	800586c <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	4618      	mov	r0, r3
 8005690:	f008 fdf4 	bl	800e27c <USB_ReadInterrupts>
 8005694:	4603      	mov	r3, r0
 8005696:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800569a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800569e:	d104      	bne.n	80056aa <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80056a8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	4618      	mov	r0, r3
 80056b0:	f008 fde4 	bl	800e27c <USB_ReadInterrupts>
 80056b4:	4603      	mov	r3, r0
 80056b6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80056ba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80056be:	d104      	bne.n	80056ca <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80056c8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	4618      	mov	r0, r3
 80056d0:	f008 fdd4 	bl	800e27c <USB_ReadInterrupts>
 80056d4:	4603      	mov	r3, r0
 80056d6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80056da:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80056de:	d104      	bne.n	80056ea <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80056e8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	4618      	mov	r0, r3
 80056f0:	f008 fdc4 	bl	800e27c <USB_ReadInterrupts>
 80056f4:	4603      	mov	r3, r0
 80056f6:	f003 0302 	and.w	r3, r3, #2
 80056fa:	2b02      	cmp	r3, #2
 80056fc:	d103      	bne.n	8005706 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	2202      	movs	r2, #2
 8005704:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	4618      	mov	r0, r3
 800570c:	f008 fdb6 	bl	800e27c <USB_ReadInterrupts>
 8005710:	4603      	mov	r3, r0
 8005712:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005716:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800571a:	d120      	bne.n	800575e <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8005724:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	f003 0301 	and.w	r3, r3, #1
 8005732:	2b00      	cmp	r3, #0
 8005734:	d113      	bne.n	800575e <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8005736:	2110      	movs	r1, #16
 8005738:	6938      	ldr	r0, [r7, #16]
 800573a:	f008 fca9 	bl	800e090 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 800573e:	6938      	ldr	r0, [r7, #16]
 8005740:	f008 fcd8 	bl	800e0f4 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	7a5b      	ldrb	r3, [r3, #9]
 8005748:	2b02      	cmp	r3, #2
 800574a:	d105      	bne.n	8005758 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	2101      	movs	r1, #1
 8005752:	4618      	mov	r0, r3
 8005754:	f008 fec4 	bl	800e4e0 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8005758:	6878      	ldr	r0, [r7, #4]
 800575a:	f00e fe09 	bl	8014370 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	4618      	mov	r0, r3
 8005764:	f008 fd8a 	bl	800e27c <USB_ReadInterrupts>
 8005768:	4603      	mov	r3, r0
 800576a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800576e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005772:	d102      	bne.n	800577a <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8005774:	6878      	ldr	r0, [r7, #4]
 8005776:	f001 fd4d 	bl	8007214 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	4618      	mov	r0, r3
 8005780:	f008 fd7c 	bl	800e27c <USB_ReadInterrupts>
 8005784:	4603      	mov	r3, r0
 8005786:	f003 0308 	and.w	r3, r3, #8
 800578a:	2b08      	cmp	r3, #8
 800578c:	d106      	bne.n	800579c <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 800578e:	6878      	ldr	r0, [r7, #4]
 8005790:	f00e fdd2 	bl	8014338 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	2208      	movs	r2, #8
 800579a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	4618      	mov	r0, r3
 80057a2:	f008 fd6b 	bl	800e27c <USB_ReadInterrupts>
 80057a6:	4603      	mov	r3, r0
 80057a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80057ac:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80057b0:	d139      	bne.n	8005826 <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	4618      	mov	r0, r3
 80057b8:	f009 fb00 	bl	800edbc <USB_HC_ReadInterrupt>
 80057bc:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80057be:	2300      	movs	r3, #0
 80057c0:	617b      	str	r3, [r7, #20]
 80057c2:	e025      	b.n	8005810 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 80057c4:	697b      	ldr	r3, [r7, #20]
 80057c6:	f003 030f 	and.w	r3, r3, #15
 80057ca:	68ba      	ldr	r2, [r7, #8]
 80057cc:	fa22 f303 	lsr.w	r3, r2, r3
 80057d0:	f003 0301 	and.w	r3, r3, #1
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d018      	beq.n	800580a <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 80057d8:	697b      	ldr	r3, [r7, #20]
 80057da:	015a      	lsls	r2, r3, #5
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	4413      	add	r3, r2
 80057e0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80057ea:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80057ee:	d106      	bne.n	80057fe <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 80057f0:	697b      	ldr	r3, [r7, #20]
 80057f2:	b2db      	uxtb	r3, r3
 80057f4:	4619      	mov	r1, r3
 80057f6:	6878      	ldr	r0, [r7, #4]
 80057f8:	f000 f905 	bl	8005a06 <HCD_HC_IN_IRQHandler>
 80057fc:	e005      	b.n	800580a <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 80057fe:	697b      	ldr	r3, [r7, #20]
 8005800:	b2db      	uxtb	r3, r3
 8005802:	4619      	mov	r1, r3
 8005804:	6878      	ldr	r0, [r7, #4]
 8005806:	f000 ff67 	bl	80066d8 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800580a:	697b      	ldr	r3, [r7, #20]
 800580c:	3301      	adds	r3, #1
 800580e:	617b      	str	r3, [r7, #20]
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	795b      	ldrb	r3, [r3, #5]
 8005814:	461a      	mov	r2, r3
 8005816:	697b      	ldr	r3, [r7, #20]
 8005818:	4293      	cmp	r3, r2
 800581a:	d3d3      	bcc.n	80057c4 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8005824:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	4618      	mov	r0, r3
 800582c:	f008 fd26 	bl	800e27c <USB_ReadInterrupts>
 8005830:	4603      	mov	r3, r0
 8005832:	f003 0310 	and.w	r3, r3, #16
 8005836:	2b10      	cmp	r3, #16
 8005838:	d101      	bne.n	800583e <HAL_HCD_IRQHandler+0x1ea>
 800583a:	2301      	movs	r3, #1
 800583c:	e000      	b.n	8005840 <HAL_HCD_IRQHandler+0x1ec>
 800583e:	2300      	movs	r3, #0
 8005840:	2b00      	cmp	r3, #0
 8005842:	d014      	beq.n	800586e <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	699a      	ldr	r2, [r3, #24]
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	f022 0210 	bic.w	r2, r2, #16
 8005852:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8005854:	6878      	ldr	r0, [r7, #4]
 8005856:	f001 fbfe 	bl	8007056 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	699a      	ldr	r2, [r3, #24]
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	f042 0210 	orr.w	r2, r2, #16
 8005868:	619a      	str	r2, [r3, #24]
 800586a:	e000      	b.n	800586e <HAL_HCD_IRQHandler+0x21a>
      return;
 800586c:	bf00      	nop
    }
  }
}
 800586e:	3718      	adds	r7, #24
 8005870:	46bd      	mov	sp, r7
 8005872:	bd80      	pop	{r7, pc}

08005874 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8005874:	b580      	push	{r7, lr}
 8005876:	b082      	sub	sp, #8
 8005878:	af00      	add	r7, sp, #0
 800587a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8005882:	2b01      	cmp	r3, #1
 8005884:	d101      	bne.n	800588a <HAL_HCD_Start+0x16>
 8005886:	2302      	movs	r3, #2
 8005888:	e013      	b.n	80058b2 <HAL_HCD_Start+0x3e>
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	2201      	movs	r2, #1
 800588e:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	2101      	movs	r1, #1
 8005898:	4618      	mov	r0, r3
 800589a:	f008 fe88 	bl	800e5ae <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	4618      	mov	r0, r3
 80058a4:	f008 fb86 	bl	800dfb4 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	2200      	movs	r2, #0
 80058ac:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 80058b0:	2300      	movs	r3, #0
}
 80058b2:	4618      	mov	r0, r3
 80058b4:	3708      	adds	r7, #8
 80058b6:	46bd      	mov	sp, r7
 80058b8:	bd80      	pop	{r7, pc}

080058ba <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 80058ba:	b580      	push	{r7, lr}
 80058bc:	b082      	sub	sp, #8
 80058be:	af00      	add	r7, sp, #0
 80058c0:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80058c8:	2b01      	cmp	r3, #1
 80058ca:	d101      	bne.n	80058d0 <HAL_HCD_Stop+0x16>
 80058cc:	2302      	movs	r3, #2
 80058ce:	e00d      	b.n	80058ec <HAL_HCD_Stop+0x32>
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	2201      	movs	r2, #1
 80058d4:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	4618      	mov	r0, r3
 80058de:	f009 fbdb 	bl	800f098 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	2200      	movs	r2, #0
 80058e6:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 80058ea:	2300      	movs	r3, #0
}
 80058ec:	4618      	mov	r0, r3
 80058ee:	3708      	adds	r7, #8
 80058f0:	46bd      	mov	sp, r7
 80058f2:	bd80      	pop	{r7, pc}

080058f4 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 80058f4:	b580      	push	{r7, lr}
 80058f6:	b082      	sub	sp, #8
 80058f8:	af00      	add	r7, sp, #0
 80058fa:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	4618      	mov	r0, r3
 8005902:	f008 fe2a 	bl	800e55a <USB_ResetPort>
 8005906:	4603      	mov	r3, r0
}
 8005908:	4618      	mov	r0, r3
 800590a:	3708      	adds	r7, #8
 800590c:	46bd      	mov	sp, r7
 800590e:	bd80      	pop	{r7, pc}

08005910 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8005910:	b480      	push	{r7}
 8005912:	b083      	sub	sp, #12
 8005914:	af00      	add	r7, sp, #0
 8005916:	6078      	str	r0, [r7, #4]
 8005918:	460b      	mov	r3, r1
 800591a:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 800591c:	78fa      	ldrb	r2, [r7, #3]
 800591e:	6879      	ldr	r1, [r7, #4]
 8005920:	4613      	mov	r3, r2
 8005922:	011b      	lsls	r3, r3, #4
 8005924:	1a9b      	subs	r3, r3, r2
 8005926:	009b      	lsls	r3, r3, #2
 8005928:	440b      	add	r3, r1
 800592a:	334c      	adds	r3, #76	@ 0x4c
 800592c:	781b      	ldrb	r3, [r3, #0]
}
 800592e:	4618      	mov	r0, r3
 8005930:	370c      	adds	r7, #12
 8005932:	46bd      	mov	sp, r7
 8005934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005938:	4770      	bx	lr

0800593a <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 800593a:	b480      	push	{r7}
 800593c:	b083      	sub	sp, #12
 800593e:	af00      	add	r7, sp, #0
 8005940:	6078      	str	r0, [r7, #4]
 8005942:	460b      	mov	r3, r1
 8005944:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8005946:	78fa      	ldrb	r2, [r7, #3]
 8005948:	6879      	ldr	r1, [r7, #4]
 800594a:	4613      	mov	r3, r2
 800594c:	011b      	lsls	r3, r3, #4
 800594e:	1a9b      	subs	r3, r3, r2
 8005950:	009b      	lsls	r3, r3, #2
 8005952:	440b      	add	r3, r1
 8005954:	3338      	adds	r3, #56	@ 0x38
 8005956:	681b      	ldr	r3, [r3, #0]
}
 8005958:	4618      	mov	r0, r3
 800595a:	370c      	adds	r7, #12
 800595c:	46bd      	mov	sp, r7
 800595e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005962:	4770      	bx	lr

08005964 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8005964:	b580      	push	{r7, lr}
 8005966:	b082      	sub	sp, #8
 8005968:	af00      	add	r7, sp, #0
 800596a:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	4618      	mov	r0, r3
 8005972:	f008 fe6c 	bl	800e64e <USB_GetCurrentFrame>
 8005976:	4603      	mov	r3, r0
}
 8005978:	4618      	mov	r0, r3
 800597a:	3708      	adds	r7, #8
 800597c:	46bd      	mov	sp, r7
 800597e:	bd80      	pop	{r7, pc}

08005980 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8005980:	b580      	push	{r7, lr}
 8005982:	b082      	sub	sp, #8
 8005984:	af00      	add	r7, sp, #0
 8005986:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	4618      	mov	r0, r3
 800598e:	f008 fe47 	bl	800e620 <USB_GetHostSpeed>
 8005992:	4603      	mov	r3, r0
}
 8005994:	4618      	mov	r0, r3
 8005996:	3708      	adds	r7, #8
 8005998:	46bd      	mov	sp, r7
 800599a:	bd80      	pop	{r7, pc}

0800599c <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 800599c:	b480      	push	{r7}
 800599e:	b083      	sub	sp, #12
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	6078      	str	r0, [r7, #4]
 80059a4:	460b      	mov	r3, r1
 80059a6:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 80059a8:	78fa      	ldrb	r2, [r7, #3]
 80059aa:	6879      	ldr	r1, [r7, #4]
 80059ac:	4613      	mov	r3, r2
 80059ae:	011b      	lsls	r3, r3, #4
 80059b0:	1a9b      	subs	r3, r3, r2
 80059b2:	009b      	lsls	r3, r3, #2
 80059b4:	440b      	add	r3, r1
 80059b6:	331a      	adds	r3, #26
 80059b8:	2200      	movs	r2, #0
 80059ba:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 80059bc:	78fa      	ldrb	r2, [r7, #3]
 80059be:	6879      	ldr	r1, [r7, #4]
 80059c0:	4613      	mov	r3, r2
 80059c2:	011b      	lsls	r3, r3, #4
 80059c4:	1a9b      	subs	r3, r3, r2
 80059c6:	009b      	lsls	r3, r3, #2
 80059c8:	440b      	add	r3, r1
 80059ca:	331b      	adds	r3, #27
 80059cc:	2200      	movs	r2, #0
 80059ce:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 80059d0:	78fa      	ldrb	r2, [r7, #3]
 80059d2:	6879      	ldr	r1, [r7, #4]
 80059d4:	4613      	mov	r3, r2
 80059d6:	011b      	lsls	r3, r3, #4
 80059d8:	1a9b      	subs	r3, r3, r2
 80059da:	009b      	lsls	r3, r3, #2
 80059dc:	440b      	add	r3, r1
 80059de:	3325      	adds	r3, #37	@ 0x25
 80059e0:	2200      	movs	r2, #0
 80059e2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 80059e4:	78fa      	ldrb	r2, [r7, #3]
 80059e6:	6879      	ldr	r1, [r7, #4]
 80059e8:	4613      	mov	r3, r2
 80059ea:	011b      	lsls	r3, r3, #4
 80059ec:	1a9b      	subs	r3, r3, r2
 80059ee:	009b      	lsls	r3, r3, #2
 80059f0:	440b      	add	r3, r1
 80059f2:	3324      	adds	r3, #36	@ 0x24
 80059f4:	2200      	movs	r2, #0
 80059f6:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 80059f8:	2300      	movs	r3, #0
}
 80059fa:	4618      	mov	r0, r3
 80059fc:	370c      	adds	r7, #12
 80059fe:	46bd      	mov	sp, r7
 8005a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a04:	4770      	bx	lr

08005a06 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8005a06:	b580      	push	{r7, lr}
 8005a08:	b086      	sub	sp, #24
 8005a0a:	af00      	add	r7, sp, #0
 8005a0c:	6078      	str	r0, [r7, #4]
 8005a0e:	460b      	mov	r3, r1
 8005a10:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a18:	697b      	ldr	r3, [r7, #20]
 8005a1a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	78fa      	ldrb	r2, [r7, #3]
 8005a22:	4611      	mov	r1, r2
 8005a24:	4618      	mov	r0, r3
 8005a26:	f008 fc3c 	bl	800e2a2 <USB_ReadChInterrupts>
 8005a2a:	4603      	mov	r3, r0
 8005a2c:	f003 0304 	and.w	r3, r3, #4
 8005a30:	2b04      	cmp	r3, #4
 8005a32:	d11a      	bne.n	8005a6a <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8005a34:	78fb      	ldrb	r3, [r7, #3]
 8005a36:	015a      	lsls	r2, r3, #5
 8005a38:	693b      	ldr	r3, [r7, #16]
 8005a3a:	4413      	add	r3, r2
 8005a3c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005a40:	461a      	mov	r2, r3
 8005a42:	2304      	movs	r3, #4
 8005a44:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8005a46:	78fa      	ldrb	r2, [r7, #3]
 8005a48:	6879      	ldr	r1, [r7, #4]
 8005a4a:	4613      	mov	r3, r2
 8005a4c:	011b      	lsls	r3, r3, #4
 8005a4e:	1a9b      	subs	r3, r3, r2
 8005a50:	009b      	lsls	r3, r3, #2
 8005a52:	440b      	add	r3, r1
 8005a54:	334d      	adds	r3, #77	@ 0x4d
 8005a56:	2207      	movs	r2, #7
 8005a58:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	78fa      	ldrb	r2, [r7, #3]
 8005a60:	4611      	mov	r1, r2
 8005a62:	4618      	mov	r0, r3
 8005a64:	f009 f9bb 	bl	800edde <USB_HC_Halt>
 8005a68:	e09e      	b.n	8005ba8 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	78fa      	ldrb	r2, [r7, #3]
 8005a70:	4611      	mov	r1, r2
 8005a72:	4618      	mov	r0, r3
 8005a74:	f008 fc15 	bl	800e2a2 <USB_ReadChInterrupts>
 8005a78:	4603      	mov	r3, r0
 8005a7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a7e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005a82:	d11b      	bne.n	8005abc <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8005a84:	78fb      	ldrb	r3, [r7, #3]
 8005a86:	015a      	lsls	r2, r3, #5
 8005a88:	693b      	ldr	r3, [r7, #16]
 8005a8a:	4413      	add	r3, r2
 8005a8c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005a90:	461a      	mov	r2, r3
 8005a92:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005a96:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8005a98:	78fa      	ldrb	r2, [r7, #3]
 8005a9a:	6879      	ldr	r1, [r7, #4]
 8005a9c:	4613      	mov	r3, r2
 8005a9e:	011b      	lsls	r3, r3, #4
 8005aa0:	1a9b      	subs	r3, r3, r2
 8005aa2:	009b      	lsls	r3, r3, #2
 8005aa4:	440b      	add	r3, r1
 8005aa6:	334d      	adds	r3, #77	@ 0x4d
 8005aa8:	2208      	movs	r2, #8
 8005aaa:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	78fa      	ldrb	r2, [r7, #3]
 8005ab2:	4611      	mov	r1, r2
 8005ab4:	4618      	mov	r0, r3
 8005ab6:	f009 f992 	bl	800edde <USB_HC_Halt>
 8005aba:	e075      	b.n	8005ba8 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	78fa      	ldrb	r2, [r7, #3]
 8005ac2:	4611      	mov	r1, r2
 8005ac4:	4618      	mov	r0, r3
 8005ac6:	f008 fbec 	bl	800e2a2 <USB_ReadChInterrupts>
 8005aca:	4603      	mov	r3, r0
 8005acc:	f003 0308 	and.w	r3, r3, #8
 8005ad0:	2b08      	cmp	r3, #8
 8005ad2:	d11a      	bne.n	8005b0a <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8005ad4:	78fb      	ldrb	r3, [r7, #3]
 8005ad6:	015a      	lsls	r2, r3, #5
 8005ad8:	693b      	ldr	r3, [r7, #16]
 8005ada:	4413      	add	r3, r2
 8005adc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005ae0:	461a      	mov	r2, r3
 8005ae2:	2308      	movs	r3, #8
 8005ae4:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8005ae6:	78fa      	ldrb	r2, [r7, #3]
 8005ae8:	6879      	ldr	r1, [r7, #4]
 8005aea:	4613      	mov	r3, r2
 8005aec:	011b      	lsls	r3, r3, #4
 8005aee:	1a9b      	subs	r3, r3, r2
 8005af0:	009b      	lsls	r3, r3, #2
 8005af2:	440b      	add	r3, r1
 8005af4:	334d      	adds	r3, #77	@ 0x4d
 8005af6:	2206      	movs	r2, #6
 8005af8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	78fa      	ldrb	r2, [r7, #3]
 8005b00:	4611      	mov	r1, r2
 8005b02:	4618      	mov	r0, r3
 8005b04:	f009 f96b 	bl	800edde <USB_HC_Halt>
 8005b08:	e04e      	b.n	8005ba8 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	78fa      	ldrb	r2, [r7, #3]
 8005b10:	4611      	mov	r1, r2
 8005b12:	4618      	mov	r0, r3
 8005b14:	f008 fbc5 	bl	800e2a2 <USB_ReadChInterrupts>
 8005b18:	4603      	mov	r3, r0
 8005b1a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005b1e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005b22:	d11b      	bne.n	8005b5c <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8005b24:	78fb      	ldrb	r3, [r7, #3]
 8005b26:	015a      	lsls	r2, r3, #5
 8005b28:	693b      	ldr	r3, [r7, #16]
 8005b2a:	4413      	add	r3, r2
 8005b2c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005b30:	461a      	mov	r2, r3
 8005b32:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005b36:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8005b38:	78fa      	ldrb	r2, [r7, #3]
 8005b3a:	6879      	ldr	r1, [r7, #4]
 8005b3c:	4613      	mov	r3, r2
 8005b3e:	011b      	lsls	r3, r3, #4
 8005b40:	1a9b      	subs	r3, r3, r2
 8005b42:	009b      	lsls	r3, r3, #2
 8005b44:	440b      	add	r3, r1
 8005b46:	334d      	adds	r3, #77	@ 0x4d
 8005b48:	2209      	movs	r2, #9
 8005b4a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	78fa      	ldrb	r2, [r7, #3]
 8005b52:	4611      	mov	r1, r2
 8005b54:	4618      	mov	r0, r3
 8005b56:	f009 f942 	bl	800edde <USB_HC_Halt>
 8005b5a:	e025      	b.n	8005ba8 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	78fa      	ldrb	r2, [r7, #3]
 8005b62:	4611      	mov	r1, r2
 8005b64:	4618      	mov	r0, r3
 8005b66:	f008 fb9c 	bl	800e2a2 <USB_ReadChInterrupts>
 8005b6a:	4603      	mov	r3, r0
 8005b6c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b70:	2b80      	cmp	r3, #128	@ 0x80
 8005b72:	d119      	bne.n	8005ba8 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8005b74:	78fb      	ldrb	r3, [r7, #3]
 8005b76:	015a      	lsls	r2, r3, #5
 8005b78:	693b      	ldr	r3, [r7, #16]
 8005b7a:	4413      	add	r3, r2
 8005b7c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005b80:	461a      	mov	r2, r3
 8005b82:	2380      	movs	r3, #128	@ 0x80
 8005b84:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8005b86:	78fa      	ldrb	r2, [r7, #3]
 8005b88:	6879      	ldr	r1, [r7, #4]
 8005b8a:	4613      	mov	r3, r2
 8005b8c:	011b      	lsls	r3, r3, #4
 8005b8e:	1a9b      	subs	r3, r3, r2
 8005b90:	009b      	lsls	r3, r3, #2
 8005b92:	440b      	add	r3, r1
 8005b94:	334d      	adds	r3, #77	@ 0x4d
 8005b96:	2207      	movs	r2, #7
 8005b98:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	78fa      	ldrb	r2, [r7, #3]
 8005ba0:	4611      	mov	r1, r2
 8005ba2:	4618      	mov	r0, r3
 8005ba4:	f009 f91b 	bl	800edde <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	78fa      	ldrb	r2, [r7, #3]
 8005bae:	4611      	mov	r1, r2
 8005bb0:	4618      	mov	r0, r3
 8005bb2:	f008 fb76 	bl	800e2a2 <USB_ReadChInterrupts>
 8005bb6:	4603      	mov	r3, r0
 8005bb8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005bbc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005bc0:	d112      	bne.n	8005be8 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	78fa      	ldrb	r2, [r7, #3]
 8005bc8:	4611      	mov	r1, r2
 8005bca:	4618      	mov	r0, r3
 8005bcc:	f009 f907 	bl	800edde <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8005bd0:	78fb      	ldrb	r3, [r7, #3]
 8005bd2:	015a      	lsls	r2, r3, #5
 8005bd4:	693b      	ldr	r3, [r7, #16]
 8005bd6:	4413      	add	r3, r2
 8005bd8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005bdc:	461a      	mov	r2, r3
 8005bde:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005be2:	6093      	str	r3, [r2, #8]
 8005be4:	f000 bd75 	b.w	80066d2 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	78fa      	ldrb	r2, [r7, #3]
 8005bee:	4611      	mov	r1, r2
 8005bf0:	4618      	mov	r0, r3
 8005bf2:	f008 fb56 	bl	800e2a2 <USB_ReadChInterrupts>
 8005bf6:	4603      	mov	r3, r0
 8005bf8:	f003 0301 	and.w	r3, r3, #1
 8005bfc:	2b01      	cmp	r3, #1
 8005bfe:	f040 8128 	bne.w	8005e52 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8005c02:	78fb      	ldrb	r3, [r7, #3]
 8005c04:	015a      	lsls	r2, r3, #5
 8005c06:	693b      	ldr	r3, [r7, #16]
 8005c08:	4413      	add	r3, r2
 8005c0a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005c0e:	461a      	mov	r2, r3
 8005c10:	2320      	movs	r3, #32
 8005c12:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8005c14:	78fa      	ldrb	r2, [r7, #3]
 8005c16:	6879      	ldr	r1, [r7, #4]
 8005c18:	4613      	mov	r3, r2
 8005c1a:	011b      	lsls	r3, r3, #4
 8005c1c:	1a9b      	subs	r3, r3, r2
 8005c1e:	009b      	lsls	r3, r3, #2
 8005c20:	440b      	add	r3, r1
 8005c22:	331b      	adds	r3, #27
 8005c24:	781b      	ldrb	r3, [r3, #0]
 8005c26:	2b01      	cmp	r3, #1
 8005c28:	d119      	bne.n	8005c5e <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8005c2a:	78fa      	ldrb	r2, [r7, #3]
 8005c2c:	6879      	ldr	r1, [r7, #4]
 8005c2e:	4613      	mov	r3, r2
 8005c30:	011b      	lsls	r3, r3, #4
 8005c32:	1a9b      	subs	r3, r3, r2
 8005c34:	009b      	lsls	r3, r3, #2
 8005c36:	440b      	add	r3, r1
 8005c38:	331b      	adds	r3, #27
 8005c3a:	2200      	movs	r2, #0
 8005c3c:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8005c3e:	78fb      	ldrb	r3, [r7, #3]
 8005c40:	015a      	lsls	r2, r3, #5
 8005c42:	693b      	ldr	r3, [r7, #16]
 8005c44:	4413      	add	r3, r2
 8005c46:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005c4a:	685b      	ldr	r3, [r3, #4]
 8005c4c:	78fa      	ldrb	r2, [r7, #3]
 8005c4e:	0151      	lsls	r1, r2, #5
 8005c50:	693a      	ldr	r2, [r7, #16]
 8005c52:	440a      	add	r2, r1
 8005c54:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005c58:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005c5c:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	799b      	ldrb	r3, [r3, #6]
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d01b      	beq.n	8005c9e <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8005c66:	78fa      	ldrb	r2, [r7, #3]
 8005c68:	6879      	ldr	r1, [r7, #4]
 8005c6a:	4613      	mov	r3, r2
 8005c6c:	011b      	lsls	r3, r3, #4
 8005c6e:	1a9b      	subs	r3, r3, r2
 8005c70:	009b      	lsls	r3, r3, #2
 8005c72:	440b      	add	r3, r1
 8005c74:	3330      	adds	r3, #48	@ 0x30
 8005c76:	6819      	ldr	r1, [r3, #0]
 8005c78:	78fb      	ldrb	r3, [r7, #3]
 8005c7a:	015a      	lsls	r2, r3, #5
 8005c7c:	693b      	ldr	r3, [r7, #16]
 8005c7e:	4413      	add	r3, r2
 8005c80:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005c84:	691b      	ldr	r3, [r3, #16]
 8005c86:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005c8a:	78fa      	ldrb	r2, [r7, #3]
 8005c8c:	1ac9      	subs	r1, r1, r3
 8005c8e:	6878      	ldr	r0, [r7, #4]
 8005c90:	4613      	mov	r3, r2
 8005c92:	011b      	lsls	r3, r3, #4
 8005c94:	1a9b      	subs	r3, r3, r2
 8005c96:	009b      	lsls	r3, r3, #2
 8005c98:	4403      	add	r3, r0
 8005c9a:	3338      	adds	r3, #56	@ 0x38
 8005c9c:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 8005c9e:	78fa      	ldrb	r2, [r7, #3]
 8005ca0:	6879      	ldr	r1, [r7, #4]
 8005ca2:	4613      	mov	r3, r2
 8005ca4:	011b      	lsls	r3, r3, #4
 8005ca6:	1a9b      	subs	r3, r3, r2
 8005ca8:	009b      	lsls	r3, r3, #2
 8005caa:	440b      	add	r3, r1
 8005cac:	334d      	adds	r3, #77	@ 0x4d
 8005cae:	2201      	movs	r2, #1
 8005cb0:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8005cb2:	78fa      	ldrb	r2, [r7, #3]
 8005cb4:	6879      	ldr	r1, [r7, #4]
 8005cb6:	4613      	mov	r3, r2
 8005cb8:	011b      	lsls	r3, r3, #4
 8005cba:	1a9b      	subs	r3, r3, r2
 8005cbc:	009b      	lsls	r3, r3, #2
 8005cbe:	440b      	add	r3, r1
 8005cc0:	3344      	adds	r3, #68	@ 0x44
 8005cc2:	2200      	movs	r2, #0
 8005cc4:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8005cc6:	78fb      	ldrb	r3, [r7, #3]
 8005cc8:	015a      	lsls	r2, r3, #5
 8005cca:	693b      	ldr	r3, [r7, #16]
 8005ccc:	4413      	add	r3, r2
 8005cce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005cd2:	461a      	mov	r2, r3
 8005cd4:	2301      	movs	r3, #1
 8005cd6:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8005cd8:	78fa      	ldrb	r2, [r7, #3]
 8005cda:	6879      	ldr	r1, [r7, #4]
 8005cdc:	4613      	mov	r3, r2
 8005cde:	011b      	lsls	r3, r3, #4
 8005ce0:	1a9b      	subs	r3, r3, r2
 8005ce2:	009b      	lsls	r3, r3, #2
 8005ce4:	440b      	add	r3, r1
 8005ce6:	3326      	adds	r3, #38	@ 0x26
 8005ce8:	781b      	ldrb	r3, [r3, #0]
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d00a      	beq.n	8005d04 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8005cee:	78fa      	ldrb	r2, [r7, #3]
 8005cf0:	6879      	ldr	r1, [r7, #4]
 8005cf2:	4613      	mov	r3, r2
 8005cf4:	011b      	lsls	r3, r3, #4
 8005cf6:	1a9b      	subs	r3, r3, r2
 8005cf8:	009b      	lsls	r3, r3, #2
 8005cfa:	440b      	add	r3, r1
 8005cfc:	3326      	adds	r3, #38	@ 0x26
 8005cfe:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8005d00:	2b02      	cmp	r3, #2
 8005d02:	d110      	bne.n	8005d26 <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	78fa      	ldrb	r2, [r7, #3]
 8005d0a:	4611      	mov	r1, r2
 8005d0c:	4618      	mov	r0, r3
 8005d0e:	f009 f866 	bl	800edde <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8005d12:	78fb      	ldrb	r3, [r7, #3]
 8005d14:	015a      	lsls	r2, r3, #5
 8005d16:	693b      	ldr	r3, [r7, #16]
 8005d18:	4413      	add	r3, r2
 8005d1a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005d1e:	461a      	mov	r2, r3
 8005d20:	2310      	movs	r3, #16
 8005d22:	6093      	str	r3, [r2, #8]
 8005d24:	e03d      	b.n	8005da2 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8005d26:	78fa      	ldrb	r2, [r7, #3]
 8005d28:	6879      	ldr	r1, [r7, #4]
 8005d2a:	4613      	mov	r3, r2
 8005d2c:	011b      	lsls	r3, r3, #4
 8005d2e:	1a9b      	subs	r3, r3, r2
 8005d30:	009b      	lsls	r3, r3, #2
 8005d32:	440b      	add	r3, r1
 8005d34:	3326      	adds	r3, #38	@ 0x26
 8005d36:	781b      	ldrb	r3, [r3, #0]
 8005d38:	2b03      	cmp	r3, #3
 8005d3a:	d00a      	beq.n	8005d52 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8005d3c:	78fa      	ldrb	r2, [r7, #3]
 8005d3e:	6879      	ldr	r1, [r7, #4]
 8005d40:	4613      	mov	r3, r2
 8005d42:	011b      	lsls	r3, r3, #4
 8005d44:	1a9b      	subs	r3, r3, r2
 8005d46:	009b      	lsls	r3, r3, #2
 8005d48:	440b      	add	r3, r1
 8005d4a:	3326      	adds	r3, #38	@ 0x26
 8005d4c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8005d4e:	2b01      	cmp	r3, #1
 8005d50:	d127      	bne.n	8005da2 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8005d52:	78fb      	ldrb	r3, [r7, #3]
 8005d54:	015a      	lsls	r2, r3, #5
 8005d56:	693b      	ldr	r3, [r7, #16]
 8005d58:	4413      	add	r3, r2
 8005d5a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	78fa      	ldrb	r2, [r7, #3]
 8005d62:	0151      	lsls	r1, r2, #5
 8005d64:	693a      	ldr	r2, [r7, #16]
 8005d66:	440a      	add	r2, r1
 8005d68:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005d6c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005d70:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8005d72:	78fa      	ldrb	r2, [r7, #3]
 8005d74:	6879      	ldr	r1, [r7, #4]
 8005d76:	4613      	mov	r3, r2
 8005d78:	011b      	lsls	r3, r3, #4
 8005d7a:	1a9b      	subs	r3, r3, r2
 8005d7c:	009b      	lsls	r3, r3, #2
 8005d7e:	440b      	add	r3, r1
 8005d80:	334c      	adds	r3, #76	@ 0x4c
 8005d82:	2201      	movs	r2, #1
 8005d84:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8005d86:	78fa      	ldrb	r2, [r7, #3]
 8005d88:	6879      	ldr	r1, [r7, #4]
 8005d8a:	4613      	mov	r3, r2
 8005d8c:	011b      	lsls	r3, r3, #4
 8005d8e:	1a9b      	subs	r3, r3, r2
 8005d90:	009b      	lsls	r3, r3, #2
 8005d92:	440b      	add	r3, r1
 8005d94:	334c      	adds	r3, #76	@ 0x4c
 8005d96:	781a      	ldrb	r2, [r3, #0]
 8005d98:	78fb      	ldrb	r3, [r7, #3]
 8005d9a:	4619      	mov	r1, r3
 8005d9c:	6878      	ldr	r0, [r7, #4]
 8005d9e:	f00e faf5 	bl	801438c <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	799b      	ldrb	r3, [r3, #6]
 8005da6:	2b01      	cmp	r3, #1
 8005da8:	d13b      	bne.n	8005e22 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8005daa:	78fa      	ldrb	r2, [r7, #3]
 8005dac:	6879      	ldr	r1, [r7, #4]
 8005dae:	4613      	mov	r3, r2
 8005db0:	011b      	lsls	r3, r3, #4
 8005db2:	1a9b      	subs	r3, r3, r2
 8005db4:	009b      	lsls	r3, r3, #2
 8005db6:	440b      	add	r3, r1
 8005db8:	3338      	adds	r3, #56	@ 0x38
 8005dba:	6819      	ldr	r1, [r3, #0]
 8005dbc:	78fa      	ldrb	r2, [r7, #3]
 8005dbe:	6878      	ldr	r0, [r7, #4]
 8005dc0:	4613      	mov	r3, r2
 8005dc2:	011b      	lsls	r3, r3, #4
 8005dc4:	1a9b      	subs	r3, r3, r2
 8005dc6:	009b      	lsls	r3, r3, #2
 8005dc8:	4403      	add	r3, r0
 8005dca:	3328      	adds	r3, #40	@ 0x28
 8005dcc:	881b      	ldrh	r3, [r3, #0]
 8005dce:	440b      	add	r3, r1
 8005dd0:	1e59      	subs	r1, r3, #1
 8005dd2:	78fa      	ldrb	r2, [r7, #3]
 8005dd4:	6878      	ldr	r0, [r7, #4]
 8005dd6:	4613      	mov	r3, r2
 8005dd8:	011b      	lsls	r3, r3, #4
 8005dda:	1a9b      	subs	r3, r3, r2
 8005ddc:	009b      	lsls	r3, r3, #2
 8005dde:	4403      	add	r3, r0
 8005de0:	3328      	adds	r3, #40	@ 0x28
 8005de2:	881b      	ldrh	r3, [r3, #0]
 8005de4:	fbb1 f3f3 	udiv	r3, r1, r3
 8005de8:	f003 0301 	and.w	r3, r3, #1
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	f000 8470 	beq.w	80066d2 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8005df2:	78fa      	ldrb	r2, [r7, #3]
 8005df4:	6879      	ldr	r1, [r7, #4]
 8005df6:	4613      	mov	r3, r2
 8005df8:	011b      	lsls	r3, r3, #4
 8005dfa:	1a9b      	subs	r3, r3, r2
 8005dfc:	009b      	lsls	r3, r3, #2
 8005dfe:	440b      	add	r3, r1
 8005e00:	333c      	adds	r3, #60	@ 0x3c
 8005e02:	781b      	ldrb	r3, [r3, #0]
 8005e04:	78fa      	ldrb	r2, [r7, #3]
 8005e06:	f083 0301 	eor.w	r3, r3, #1
 8005e0a:	b2d8      	uxtb	r0, r3
 8005e0c:	6879      	ldr	r1, [r7, #4]
 8005e0e:	4613      	mov	r3, r2
 8005e10:	011b      	lsls	r3, r3, #4
 8005e12:	1a9b      	subs	r3, r3, r2
 8005e14:	009b      	lsls	r3, r3, #2
 8005e16:	440b      	add	r3, r1
 8005e18:	333c      	adds	r3, #60	@ 0x3c
 8005e1a:	4602      	mov	r2, r0
 8005e1c:	701a      	strb	r2, [r3, #0]
 8005e1e:	f000 bc58 	b.w	80066d2 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8005e22:	78fa      	ldrb	r2, [r7, #3]
 8005e24:	6879      	ldr	r1, [r7, #4]
 8005e26:	4613      	mov	r3, r2
 8005e28:	011b      	lsls	r3, r3, #4
 8005e2a:	1a9b      	subs	r3, r3, r2
 8005e2c:	009b      	lsls	r3, r3, #2
 8005e2e:	440b      	add	r3, r1
 8005e30:	333c      	adds	r3, #60	@ 0x3c
 8005e32:	781b      	ldrb	r3, [r3, #0]
 8005e34:	78fa      	ldrb	r2, [r7, #3]
 8005e36:	f083 0301 	eor.w	r3, r3, #1
 8005e3a:	b2d8      	uxtb	r0, r3
 8005e3c:	6879      	ldr	r1, [r7, #4]
 8005e3e:	4613      	mov	r3, r2
 8005e40:	011b      	lsls	r3, r3, #4
 8005e42:	1a9b      	subs	r3, r3, r2
 8005e44:	009b      	lsls	r3, r3, #2
 8005e46:	440b      	add	r3, r1
 8005e48:	333c      	adds	r3, #60	@ 0x3c
 8005e4a:	4602      	mov	r2, r0
 8005e4c:	701a      	strb	r2, [r3, #0]
 8005e4e:	f000 bc40 	b.w	80066d2 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	78fa      	ldrb	r2, [r7, #3]
 8005e58:	4611      	mov	r1, r2
 8005e5a:	4618      	mov	r0, r3
 8005e5c:	f008 fa21 	bl	800e2a2 <USB_ReadChInterrupts>
 8005e60:	4603      	mov	r3, r0
 8005e62:	f003 0320 	and.w	r3, r3, #32
 8005e66:	2b20      	cmp	r3, #32
 8005e68:	d131      	bne.n	8005ece <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8005e6a:	78fb      	ldrb	r3, [r7, #3]
 8005e6c:	015a      	lsls	r2, r3, #5
 8005e6e:	693b      	ldr	r3, [r7, #16]
 8005e70:	4413      	add	r3, r2
 8005e72:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005e76:	461a      	mov	r2, r3
 8005e78:	2320      	movs	r3, #32
 8005e7a:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8005e7c:	78fa      	ldrb	r2, [r7, #3]
 8005e7e:	6879      	ldr	r1, [r7, #4]
 8005e80:	4613      	mov	r3, r2
 8005e82:	011b      	lsls	r3, r3, #4
 8005e84:	1a9b      	subs	r3, r3, r2
 8005e86:	009b      	lsls	r3, r3, #2
 8005e88:	440b      	add	r3, r1
 8005e8a:	331a      	adds	r3, #26
 8005e8c:	781b      	ldrb	r3, [r3, #0]
 8005e8e:	2b01      	cmp	r3, #1
 8005e90:	f040 841f 	bne.w	80066d2 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8005e94:	78fa      	ldrb	r2, [r7, #3]
 8005e96:	6879      	ldr	r1, [r7, #4]
 8005e98:	4613      	mov	r3, r2
 8005e9a:	011b      	lsls	r3, r3, #4
 8005e9c:	1a9b      	subs	r3, r3, r2
 8005e9e:	009b      	lsls	r3, r3, #2
 8005ea0:	440b      	add	r3, r1
 8005ea2:	331b      	adds	r3, #27
 8005ea4:	2201      	movs	r2, #1
 8005ea6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8005ea8:	78fa      	ldrb	r2, [r7, #3]
 8005eaa:	6879      	ldr	r1, [r7, #4]
 8005eac:	4613      	mov	r3, r2
 8005eae:	011b      	lsls	r3, r3, #4
 8005eb0:	1a9b      	subs	r3, r3, r2
 8005eb2:	009b      	lsls	r3, r3, #2
 8005eb4:	440b      	add	r3, r1
 8005eb6:	334d      	adds	r3, #77	@ 0x4d
 8005eb8:	2203      	movs	r2, #3
 8005eba:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	78fa      	ldrb	r2, [r7, #3]
 8005ec2:	4611      	mov	r1, r2
 8005ec4:	4618      	mov	r0, r3
 8005ec6:	f008 ff8a 	bl	800edde <USB_HC_Halt>
 8005eca:	f000 bc02 	b.w	80066d2 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	78fa      	ldrb	r2, [r7, #3]
 8005ed4:	4611      	mov	r1, r2
 8005ed6:	4618      	mov	r0, r3
 8005ed8:	f008 f9e3 	bl	800e2a2 <USB_ReadChInterrupts>
 8005edc:	4603      	mov	r3, r0
 8005ede:	f003 0302 	and.w	r3, r3, #2
 8005ee2:	2b02      	cmp	r3, #2
 8005ee4:	f040 8305 	bne.w	80064f2 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8005ee8:	78fb      	ldrb	r3, [r7, #3]
 8005eea:	015a      	lsls	r2, r3, #5
 8005eec:	693b      	ldr	r3, [r7, #16]
 8005eee:	4413      	add	r3, r2
 8005ef0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005ef4:	461a      	mov	r2, r3
 8005ef6:	2302      	movs	r3, #2
 8005ef8:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8005efa:	78fa      	ldrb	r2, [r7, #3]
 8005efc:	6879      	ldr	r1, [r7, #4]
 8005efe:	4613      	mov	r3, r2
 8005f00:	011b      	lsls	r3, r3, #4
 8005f02:	1a9b      	subs	r3, r3, r2
 8005f04:	009b      	lsls	r3, r3, #2
 8005f06:	440b      	add	r3, r1
 8005f08:	334d      	adds	r3, #77	@ 0x4d
 8005f0a:	781b      	ldrb	r3, [r3, #0]
 8005f0c:	2b01      	cmp	r3, #1
 8005f0e:	d114      	bne.n	8005f3a <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005f10:	78fa      	ldrb	r2, [r7, #3]
 8005f12:	6879      	ldr	r1, [r7, #4]
 8005f14:	4613      	mov	r3, r2
 8005f16:	011b      	lsls	r3, r3, #4
 8005f18:	1a9b      	subs	r3, r3, r2
 8005f1a:	009b      	lsls	r3, r3, #2
 8005f1c:	440b      	add	r3, r1
 8005f1e:	334d      	adds	r3, #77	@ 0x4d
 8005f20:	2202      	movs	r2, #2
 8005f22:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8005f24:	78fa      	ldrb	r2, [r7, #3]
 8005f26:	6879      	ldr	r1, [r7, #4]
 8005f28:	4613      	mov	r3, r2
 8005f2a:	011b      	lsls	r3, r3, #4
 8005f2c:	1a9b      	subs	r3, r3, r2
 8005f2e:	009b      	lsls	r3, r3, #2
 8005f30:	440b      	add	r3, r1
 8005f32:	334c      	adds	r3, #76	@ 0x4c
 8005f34:	2201      	movs	r2, #1
 8005f36:	701a      	strb	r2, [r3, #0]
 8005f38:	e2cc      	b.n	80064d4 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8005f3a:	78fa      	ldrb	r2, [r7, #3]
 8005f3c:	6879      	ldr	r1, [r7, #4]
 8005f3e:	4613      	mov	r3, r2
 8005f40:	011b      	lsls	r3, r3, #4
 8005f42:	1a9b      	subs	r3, r3, r2
 8005f44:	009b      	lsls	r3, r3, #2
 8005f46:	440b      	add	r3, r1
 8005f48:	334d      	adds	r3, #77	@ 0x4d
 8005f4a:	781b      	ldrb	r3, [r3, #0]
 8005f4c:	2b06      	cmp	r3, #6
 8005f4e:	d114      	bne.n	8005f7a <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005f50:	78fa      	ldrb	r2, [r7, #3]
 8005f52:	6879      	ldr	r1, [r7, #4]
 8005f54:	4613      	mov	r3, r2
 8005f56:	011b      	lsls	r3, r3, #4
 8005f58:	1a9b      	subs	r3, r3, r2
 8005f5a:	009b      	lsls	r3, r3, #2
 8005f5c:	440b      	add	r3, r1
 8005f5e:	334d      	adds	r3, #77	@ 0x4d
 8005f60:	2202      	movs	r2, #2
 8005f62:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8005f64:	78fa      	ldrb	r2, [r7, #3]
 8005f66:	6879      	ldr	r1, [r7, #4]
 8005f68:	4613      	mov	r3, r2
 8005f6a:	011b      	lsls	r3, r3, #4
 8005f6c:	1a9b      	subs	r3, r3, r2
 8005f6e:	009b      	lsls	r3, r3, #2
 8005f70:	440b      	add	r3, r1
 8005f72:	334c      	adds	r3, #76	@ 0x4c
 8005f74:	2205      	movs	r2, #5
 8005f76:	701a      	strb	r2, [r3, #0]
 8005f78:	e2ac      	b.n	80064d4 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8005f7a:	78fa      	ldrb	r2, [r7, #3]
 8005f7c:	6879      	ldr	r1, [r7, #4]
 8005f7e:	4613      	mov	r3, r2
 8005f80:	011b      	lsls	r3, r3, #4
 8005f82:	1a9b      	subs	r3, r3, r2
 8005f84:	009b      	lsls	r3, r3, #2
 8005f86:	440b      	add	r3, r1
 8005f88:	334d      	adds	r3, #77	@ 0x4d
 8005f8a:	781b      	ldrb	r3, [r3, #0]
 8005f8c:	2b07      	cmp	r3, #7
 8005f8e:	d00b      	beq.n	8005fa8 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8005f90:	78fa      	ldrb	r2, [r7, #3]
 8005f92:	6879      	ldr	r1, [r7, #4]
 8005f94:	4613      	mov	r3, r2
 8005f96:	011b      	lsls	r3, r3, #4
 8005f98:	1a9b      	subs	r3, r3, r2
 8005f9a:	009b      	lsls	r3, r3, #2
 8005f9c:	440b      	add	r3, r1
 8005f9e:	334d      	adds	r3, #77	@ 0x4d
 8005fa0:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8005fa2:	2b09      	cmp	r3, #9
 8005fa4:	f040 80a6 	bne.w	80060f4 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005fa8:	78fa      	ldrb	r2, [r7, #3]
 8005faa:	6879      	ldr	r1, [r7, #4]
 8005fac:	4613      	mov	r3, r2
 8005fae:	011b      	lsls	r3, r3, #4
 8005fb0:	1a9b      	subs	r3, r3, r2
 8005fb2:	009b      	lsls	r3, r3, #2
 8005fb4:	440b      	add	r3, r1
 8005fb6:	334d      	adds	r3, #77	@ 0x4d
 8005fb8:	2202      	movs	r2, #2
 8005fba:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8005fbc:	78fa      	ldrb	r2, [r7, #3]
 8005fbe:	6879      	ldr	r1, [r7, #4]
 8005fc0:	4613      	mov	r3, r2
 8005fc2:	011b      	lsls	r3, r3, #4
 8005fc4:	1a9b      	subs	r3, r3, r2
 8005fc6:	009b      	lsls	r3, r3, #2
 8005fc8:	440b      	add	r3, r1
 8005fca:	3344      	adds	r3, #68	@ 0x44
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	1c59      	adds	r1, r3, #1
 8005fd0:	6878      	ldr	r0, [r7, #4]
 8005fd2:	4613      	mov	r3, r2
 8005fd4:	011b      	lsls	r3, r3, #4
 8005fd6:	1a9b      	subs	r3, r3, r2
 8005fd8:	009b      	lsls	r3, r3, #2
 8005fda:	4403      	add	r3, r0
 8005fdc:	3344      	adds	r3, #68	@ 0x44
 8005fde:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8005fe0:	78fa      	ldrb	r2, [r7, #3]
 8005fe2:	6879      	ldr	r1, [r7, #4]
 8005fe4:	4613      	mov	r3, r2
 8005fe6:	011b      	lsls	r3, r3, #4
 8005fe8:	1a9b      	subs	r3, r3, r2
 8005fea:	009b      	lsls	r3, r3, #2
 8005fec:	440b      	add	r3, r1
 8005fee:	3344      	adds	r3, #68	@ 0x44
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	2b02      	cmp	r3, #2
 8005ff4:	d943      	bls.n	800607e <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8005ff6:	78fa      	ldrb	r2, [r7, #3]
 8005ff8:	6879      	ldr	r1, [r7, #4]
 8005ffa:	4613      	mov	r3, r2
 8005ffc:	011b      	lsls	r3, r3, #4
 8005ffe:	1a9b      	subs	r3, r3, r2
 8006000:	009b      	lsls	r3, r3, #2
 8006002:	440b      	add	r3, r1
 8006004:	3344      	adds	r3, #68	@ 0x44
 8006006:	2200      	movs	r2, #0
 8006008:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 800600a:	78fa      	ldrb	r2, [r7, #3]
 800600c:	6879      	ldr	r1, [r7, #4]
 800600e:	4613      	mov	r3, r2
 8006010:	011b      	lsls	r3, r3, #4
 8006012:	1a9b      	subs	r3, r3, r2
 8006014:	009b      	lsls	r3, r3, #2
 8006016:	440b      	add	r3, r1
 8006018:	331a      	adds	r3, #26
 800601a:	781b      	ldrb	r3, [r3, #0]
 800601c:	2b01      	cmp	r3, #1
 800601e:	d123      	bne.n	8006068 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8006020:	78fa      	ldrb	r2, [r7, #3]
 8006022:	6879      	ldr	r1, [r7, #4]
 8006024:	4613      	mov	r3, r2
 8006026:	011b      	lsls	r3, r3, #4
 8006028:	1a9b      	subs	r3, r3, r2
 800602a:	009b      	lsls	r3, r3, #2
 800602c:	440b      	add	r3, r1
 800602e:	331b      	adds	r3, #27
 8006030:	2200      	movs	r2, #0
 8006032:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8006034:	78fa      	ldrb	r2, [r7, #3]
 8006036:	6879      	ldr	r1, [r7, #4]
 8006038:	4613      	mov	r3, r2
 800603a:	011b      	lsls	r3, r3, #4
 800603c:	1a9b      	subs	r3, r3, r2
 800603e:	009b      	lsls	r3, r3, #2
 8006040:	440b      	add	r3, r1
 8006042:	331c      	adds	r3, #28
 8006044:	2200      	movs	r2, #0
 8006046:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8006048:	78fb      	ldrb	r3, [r7, #3]
 800604a:	015a      	lsls	r2, r3, #5
 800604c:	693b      	ldr	r3, [r7, #16]
 800604e:	4413      	add	r3, r2
 8006050:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006054:	685b      	ldr	r3, [r3, #4]
 8006056:	78fa      	ldrb	r2, [r7, #3]
 8006058:	0151      	lsls	r1, r2, #5
 800605a:	693a      	ldr	r2, [r7, #16]
 800605c:	440a      	add	r2, r1
 800605e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006062:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006066:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8006068:	78fa      	ldrb	r2, [r7, #3]
 800606a:	6879      	ldr	r1, [r7, #4]
 800606c:	4613      	mov	r3, r2
 800606e:	011b      	lsls	r3, r3, #4
 8006070:	1a9b      	subs	r3, r3, r2
 8006072:	009b      	lsls	r3, r3, #2
 8006074:	440b      	add	r3, r1
 8006076:	334c      	adds	r3, #76	@ 0x4c
 8006078:	2204      	movs	r2, #4
 800607a:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800607c:	e229      	b.n	80064d2 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800607e:	78fa      	ldrb	r2, [r7, #3]
 8006080:	6879      	ldr	r1, [r7, #4]
 8006082:	4613      	mov	r3, r2
 8006084:	011b      	lsls	r3, r3, #4
 8006086:	1a9b      	subs	r3, r3, r2
 8006088:	009b      	lsls	r3, r3, #2
 800608a:	440b      	add	r3, r1
 800608c:	334c      	adds	r3, #76	@ 0x4c
 800608e:	2202      	movs	r2, #2
 8006090:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8006092:	78fa      	ldrb	r2, [r7, #3]
 8006094:	6879      	ldr	r1, [r7, #4]
 8006096:	4613      	mov	r3, r2
 8006098:	011b      	lsls	r3, r3, #4
 800609a:	1a9b      	subs	r3, r3, r2
 800609c:	009b      	lsls	r3, r3, #2
 800609e:	440b      	add	r3, r1
 80060a0:	3326      	adds	r3, #38	@ 0x26
 80060a2:	781b      	ldrb	r3, [r3, #0]
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d00b      	beq.n	80060c0 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80060a8:	78fa      	ldrb	r2, [r7, #3]
 80060aa:	6879      	ldr	r1, [r7, #4]
 80060ac:	4613      	mov	r3, r2
 80060ae:	011b      	lsls	r3, r3, #4
 80060b0:	1a9b      	subs	r3, r3, r2
 80060b2:	009b      	lsls	r3, r3, #2
 80060b4:	440b      	add	r3, r1
 80060b6:	3326      	adds	r3, #38	@ 0x26
 80060b8:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80060ba:	2b02      	cmp	r3, #2
 80060bc:	f040 8209 	bne.w	80064d2 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80060c0:	78fb      	ldrb	r3, [r7, #3]
 80060c2:	015a      	lsls	r2, r3, #5
 80060c4:	693b      	ldr	r3, [r7, #16]
 80060c6:	4413      	add	r3, r2
 80060c8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80060d6:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80060de:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80060e0:	78fb      	ldrb	r3, [r7, #3]
 80060e2:	015a      	lsls	r2, r3, #5
 80060e4:	693b      	ldr	r3, [r7, #16]
 80060e6:	4413      	add	r3, r2
 80060e8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80060ec:	461a      	mov	r2, r3
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80060f2:	e1ee      	b.n	80064d2 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 80060f4:	78fa      	ldrb	r2, [r7, #3]
 80060f6:	6879      	ldr	r1, [r7, #4]
 80060f8:	4613      	mov	r3, r2
 80060fa:	011b      	lsls	r3, r3, #4
 80060fc:	1a9b      	subs	r3, r3, r2
 80060fe:	009b      	lsls	r3, r3, #2
 8006100:	440b      	add	r3, r1
 8006102:	334d      	adds	r3, #77	@ 0x4d
 8006104:	781b      	ldrb	r3, [r3, #0]
 8006106:	2b05      	cmp	r3, #5
 8006108:	f040 80c8 	bne.w	800629c <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800610c:	78fa      	ldrb	r2, [r7, #3]
 800610e:	6879      	ldr	r1, [r7, #4]
 8006110:	4613      	mov	r3, r2
 8006112:	011b      	lsls	r3, r3, #4
 8006114:	1a9b      	subs	r3, r3, r2
 8006116:	009b      	lsls	r3, r3, #2
 8006118:	440b      	add	r3, r1
 800611a:	334d      	adds	r3, #77	@ 0x4d
 800611c:	2202      	movs	r2, #2
 800611e:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8006120:	78fa      	ldrb	r2, [r7, #3]
 8006122:	6879      	ldr	r1, [r7, #4]
 8006124:	4613      	mov	r3, r2
 8006126:	011b      	lsls	r3, r3, #4
 8006128:	1a9b      	subs	r3, r3, r2
 800612a:	009b      	lsls	r3, r3, #2
 800612c:	440b      	add	r3, r1
 800612e:	331b      	adds	r3, #27
 8006130:	781b      	ldrb	r3, [r3, #0]
 8006132:	2b01      	cmp	r3, #1
 8006134:	f040 81ce 	bne.w	80064d4 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8006138:	78fa      	ldrb	r2, [r7, #3]
 800613a:	6879      	ldr	r1, [r7, #4]
 800613c:	4613      	mov	r3, r2
 800613e:	011b      	lsls	r3, r3, #4
 8006140:	1a9b      	subs	r3, r3, r2
 8006142:	009b      	lsls	r3, r3, #2
 8006144:	440b      	add	r3, r1
 8006146:	3326      	adds	r3, #38	@ 0x26
 8006148:	781b      	ldrb	r3, [r3, #0]
 800614a:	2b03      	cmp	r3, #3
 800614c:	d16b      	bne.n	8006226 <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 800614e:	78fa      	ldrb	r2, [r7, #3]
 8006150:	6879      	ldr	r1, [r7, #4]
 8006152:	4613      	mov	r3, r2
 8006154:	011b      	lsls	r3, r3, #4
 8006156:	1a9b      	subs	r3, r3, r2
 8006158:	009b      	lsls	r3, r3, #2
 800615a:	440b      	add	r3, r1
 800615c:	3348      	adds	r3, #72	@ 0x48
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	1c59      	adds	r1, r3, #1
 8006162:	6878      	ldr	r0, [r7, #4]
 8006164:	4613      	mov	r3, r2
 8006166:	011b      	lsls	r3, r3, #4
 8006168:	1a9b      	subs	r3, r3, r2
 800616a:	009b      	lsls	r3, r3, #2
 800616c:	4403      	add	r3, r0
 800616e:	3348      	adds	r3, #72	@ 0x48
 8006170:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 8006172:	78fa      	ldrb	r2, [r7, #3]
 8006174:	6879      	ldr	r1, [r7, #4]
 8006176:	4613      	mov	r3, r2
 8006178:	011b      	lsls	r3, r3, #4
 800617a:	1a9b      	subs	r3, r3, r2
 800617c:	009b      	lsls	r3, r3, #2
 800617e:	440b      	add	r3, r1
 8006180:	3348      	adds	r3, #72	@ 0x48
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	2b02      	cmp	r3, #2
 8006186:	d943      	bls.n	8006210 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8006188:	78fa      	ldrb	r2, [r7, #3]
 800618a:	6879      	ldr	r1, [r7, #4]
 800618c:	4613      	mov	r3, r2
 800618e:	011b      	lsls	r3, r3, #4
 8006190:	1a9b      	subs	r3, r3, r2
 8006192:	009b      	lsls	r3, r3, #2
 8006194:	440b      	add	r3, r1
 8006196:	3348      	adds	r3, #72	@ 0x48
 8006198:	2200      	movs	r2, #0
 800619a:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 800619c:	78fa      	ldrb	r2, [r7, #3]
 800619e:	6879      	ldr	r1, [r7, #4]
 80061a0:	4613      	mov	r3, r2
 80061a2:	011b      	lsls	r3, r3, #4
 80061a4:	1a9b      	subs	r3, r3, r2
 80061a6:	009b      	lsls	r3, r3, #2
 80061a8:	440b      	add	r3, r1
 80061aa:	331b      	adds	r3, #27
 80061ac:	2200      	movs	r2, #0
 80061ae:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 80061b0:	78fa      	ldrb	r2, [r7, #3]
 80061b2:	6879      	ldr	r1, [r7, #4]
 80061b4:	4613      	mov	r3, r2
 80061b6:	011b      	lsls	r3, r3, #4
 80061b8:	1a9b      	subs	r3, r3, r2
 80061ba:	009b      	lsls	r3, r3, #2
 80061bc:	440b      	add	r3, r1
 80061be:	3344      	adds	r3, #68	@ 0x44
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	2b02      	cmp	r3, #2
 80061c4:	d809      	bhi.n	80061da <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 80061c6:	78fa      	ldrb	r2, [r7, #3]
 80061c8:	6879      	ldr	r1, [r7, #4]
 80061ca:	4613      	mov	r3, r2
 80061cc:	011b      	lsls	r3, r3, #4
 80061ce:	1a9b      	subs	r3, r3, r2
 80061d0:	009b      	lsls	r3, r3, #2
 80061d2:	440b      	add	r3, r1
 80061d4:	331c      	adds	r3, #28
 80061d6:	2201      	movs	r2, #1
 80061d8:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80061da:	78fb      	ldrb	r3, [r7, #3]
 80061dc:	015a      	lsls	r2, r3, #5
 80061de:	693b      	ldr	r3, [r7, #16]
 80061e0:	4413      	add	r3, r2
 80061e2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80061e6:	685b      	ldr	r3, [r3, #4]
 80061e8:	78fa      	ldrb	r2, [r7, #3]
 80061ea:	0151      	lsls	r1, r2, #5
 80061ec:	693a      	ldr	r2, [r7, #16]
 80061ee:	440a      	add	r2, r1
 80061f0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80061f4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80061f8:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 80061fa:	78fa      	ldrb	r2, [r7, #3]
 80061fc:	6879      	ldr	r1, [r7, #4]
 80061fe:	4613      	mov	r3, r2
 8006200:	011b      	lsls	r3, r3, #4
 8006202:	1a9b      	subs	r3, r3, r2
 8006204:	009b      	lsls	r3, r3, #2
 8006206:	440b      	add	r3, r1
 8006208:	334c      	adds	r3, #76	@ 0x4c
 800620a:	2204      	movs	r2, #4
 800620c:	701a      	strb	r2, [r3, #0]
 800620e:	e014      	b.n	800623a <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8006210:	78fa      	ldrb	r2, [r7, #3]
 8006212:	6879      	ldr	r1, [r7, #4]
 8006214:	4613      	mov	r3, r2
 8006216:	011b      	lsls	r3, r3, #4
 8006218:	1a9b      	subs	r3, r3, r2
 800621a:	009b      	lsls	r3, r3, #2
 800621c:	440b      	add	r3, r1
 800621e:	334c      	adds	r3, #76	@ 0x4c
 8006220:	2202      	movs	r2, #2
 8006222:	701a      	strb	r2, [r3, #0]
 8006224:	e009      	b.n	800623a <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8006226:	78fa      	ldrb	r2, [r7, #3]
 8006228:	6879      	ldr	r1, [r7, #4]
 800622a:	4613      	mov	r3, r2
 800622c:	011b      	lsls	r3, r3, #4
 800622e:	1a9b      	subs	r3, r3, r2
 8006230:	009b      	lsls	r3, r3, #2
 8006232:	440b      	add	r3, r1
 8006234:	334c      	adds	r3, #76	@ 0x4c
 8006236:	2202      	movs	r2, #2
 8006238:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800623a:	78fa      	ldrb	r2, [r7, #3]
 800623c:	6879      	ldr	r1, [r7, #4]
 800623e:	4613      	mov	r3, r2
 8006240:	011b      	lsls	r3, r3, #4
 8006242:	1a9b      	subs	r3, r3, r2
 8006244:	009b      	lsls	r3, r3, #2
 8006246:	440b      	add	r3, r1
 8006248:	3326      	adds	r3, #38	@ 0x26
 800624a:	781b      	ldrb	r3, [r3, #0]
 800624c:	2b00      	cmp	r3, #0
 800624e:	d00b      	beq.n	8006268 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8006250:	78fa      	ldrb	r2, [r7, #3]
 8006252:	6879      	ldr	r1, [r7, #4]
 8006254:	4613      	mov	r3, r2
 8006256:	011b      	lsls	r3, r3, #4
 8006258:	1a9b      	subs	r3, r3, r2
 800625a:	009b      	lsls	r3, r3, #2
 800625c:	440b      	add	r3, r1
 800625e:	3326      	adds	r3, #38	@ 0x26
 8006260:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8006262:	2b02      	cmp	r3, #2
 8006264:	f040 8136 	bne.w	80064d4 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8006268:	78fb      	ldrb	r3, [r7, #3]
 800626a:	015a      	lsls	r2, r3, #5
 800626c:	693b      	ldr	r3, [r7, #16]
 800626e:	4413      	add	r3, r2
 8006270:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800627e:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006286:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8006288:	78fb      	ldrb	r3, [r7, #3]
 800628a:	015a      	lsls	r2, r3, #5
 800628c:	693b      	ldr	r3, [r7, #16]
 800628e:	4413      	add	r3, r2
 8006290:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006294:	461a      	mov	r2, r3
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	6013      	str	r3, [r2, #0]
 800629a:	e11b      	b.n	80064d4 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 800629c:	78fa      	ldrb	r2, [r7, #3]
 800629e:	6879      	ldr	r1, [r7, #4]
 80062a0:	4613      	mov	r3, r2
 80062a2:	011b      	lsls	r3, r3, #4
 80062a4:	1a9b      	subs	r3, r3, r2
 80062a6:	009b      	lsls	r3, r3, #2
 80062a8:	440b      	add	r3, r1
 80062aa:	334d      	adds	r3, #77	@ 0x4d
 80062ac:	781b      	ldrb	r3, [r3, #0]
 80062ae:	2b03      	cmp	r3, #3
 80062b0:	f040 8081 	bne.w	80063b6 <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80062b4:	78fa      	ldrb	r2, [r7, #3]
 80062b6:	6879      	ldr	r1, [r7, #4]
 80062b8:	4613      	mov	r3, r2
 80062ba:	011b      	lsls	r3, r3, #4
 80062bc:	1a9b      	subs	r3, r3, r2
 80062be:	009b      	lsls	r3, r3, #2
 80062c0:	440b      	add	r3, r1
 80062c2:	334d      	adds	r3, #77	@ 0x4d
 80062c4:	2202      	movs	r2, #2
 80062c6:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80062c8:	78fa      	ldrb	r2, [r7, #3]
 80062ca:	6879      	ldr	r1, [r7, #4]
 80062cc:	4613      	mov	r3, r2
 80062ce:	011b      	lsls	r3, r3, #4
 80062d0:	1a9b      	subs	r3, r3, r2
 80062d2:	009b      	lsls	r3, r3, #2
 80062d4:	440b      	add	r3, r1
 80062d6:	331b      	adds	r3, #27
 80062d8:	781b      	ldrb	r3, [r3, #0]
 80062da:	2b01      	cmp	r3, #1
 80062dc:	f040 80fa 	bne.w	80064d4 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80062e0:	78fa      	ldrb	r2, [r7, #3]
 80062e2:	6879      	ldr	r1, [r7, #4]
 80062e4:	4613      	mov	r3, r2
 80062e6:	011b      	lsls	r3, r3, #4
 80062e8:	1a9b      	subs	r3, r3, r2
 80062ea:	009b      	lsls	r3, r3, #2
 80062ec:	440b      	add	r3, r1
 80062ee:	334c      	adds	r3, #76	@ 0x4c
 80062f0:	2202      	movs	r2, #2
 80062f2:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 80062f4:	78fb      	ldrb	r3, [r7, #3]
 80062f6:	015a      	lsls	r2, r3, #5
 80062f8:	693b      	ldr	r3, [r7, #16]
 80062fa:	4413      	add	r3, r2
 80062fc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006300:	685b      	ldr	r3, [r3, #4]
 8006302:	78fa      	ldrb	r2, [r7, #3]
 8006304:	0151      	lsls	r1, r2, #5
 8006306:	693a      	ldr	r2, [r7, #16]
 8006308:	440a      	add	r2, r1
 800630a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800630e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006312:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8006314:	78fb      	ldrb	r3, [r7, #3]
 8006316:	015a      	lsls	r2, r3, #5
 8006318:	693b      	ldr	r3, [r7, #16]
 800631a:	4413      	add	r3, r2
 800631c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006320:	68db      	ldr	r3, [r3, #12]
 8006322:	78fa      	ldrb	r2, [r7, #3]
 8006324:	0151      	lsls	r1, r2, #5
 8006326:	693a      	ldr	r2, [r7, #16]
 8006328:	440a      	add	r2, r1
 800632a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800632e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006332:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8006334:	78fb      	ldrb	r3, [r7, #3]
 8006336:	015a      	lsls	r2, r3, #5
 8006338:	693b      	ldr	r3, [r7, #16]
 800633a:	4413      	add	r3, r2
 800633c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006340:	68db      	ldr	r3, [r3, #12]
 8006342:	78fa      	ldrb	r2, [r7, #3]
 8006344:	0151      	lsls	r1, r2, #5
 8006346:	693a      	ldr	r2, [r7, #16]
 8006348:	440a      	add	r2, r1
 800634a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800634e:	f023 0320 	bic.w	r3, r3, #32
 8006352:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8006354:	78fa      	ldrb	r2, [r7, #3]
 8006356:	6879      	ldr	r1, [r7, #4]
 8006358:	4613      	mov	r3, r2
 800635a:	011b      	lsls	r3, r3, #4
 800635c:	1a9b      	subs	r3, r3, r2
 800635e:	009b      	lsls	r3, r3, #2
 8006360:	440b      	add	r3, r1
 8006362:	3326      	adds	r3, #38	@ 0x26
 8006364:	781b      	ldrb	r3, [r3, #0]
 8006366:	2b00      	cmp	r3, #0
 8006368:	d00b      	beq.n	8006382 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800636a:	78fa      	ldrb	r2, [r7, #3]
 800636c:	6879      	ldr	r1, [r7, #4]
 800636e:	4613      	mov	r3, r2
 8006370:	011b      	lsls	r3, r3, #4
 8006372:	1a9b      	subs	r3, r3, r2
 8006374:	009b      	lsls	r3, r3, #2
 8006376:	440b      	add	r3, r1
 8006378:	3326      	adds	r3, #38	@ 0x26
 800637a:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800637c:	2b02      	cmp	r3, #2
 800637e:	f040 80a9 	bne.w	80064d4 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8006382:	78fb      	ldrb	r3, [r7, #3]
 8006384:	015a      	lsls	r2, r3, #5
 8006386:	693b      	ldr	r3, [r7, #16]
 8006388:	4413      	add	r3, r2
 800638a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006398:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80063a0:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80063a2:	78fb      	ldrb	r3, [r7, #3]
 80063a4:	015a      	lsls	r2, r3, #5
 80063a6:	693b      	ldr	r3, [r7, #16]
 80063a8:	4413      	add	r3, r2
 80063aa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80063ae:	461a      	mov	r2, r3
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	6013      	str	r3, [r2, #0]
 80063b4:	e08e      	b.n	80064d4 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 80063b6:	78fa      	ldrb	r2, [r7, #3]
 80063b8:	6879      	ldr	r1, [r7, #4]
 80063ba:	4613      	mov	r3, r2
 80063bc:	011b      	lsls	r3, r3, #4
 80063be:	1a9b      	subs	r3, r3, r2
 80063c0:	009b      	lsls	r3, r3, #2
 80063c2:	440b      	add	r3, r1
 80063c4:	334d      	adds	r3, #77	@ 0x4d
 80063c6:	781b      	ldrb	r3, [r3, #0]
 80063c8:	2b04      	cmp	r3, #4
 80063ca:	d143      	bne.n	8006454 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80063cc:	78fa      	ldrb	r2, [r7, #3]
 80063ce:	6879      	ldr	r1, [r7, #4]
 80063d0:	4613      	mov	r3, r2
 80063d2:	011b      	lsls	r3, r3, #4
 80063d4:	1a9b      	subs	r3, r3, r2
 80063d6:	009b      	lsls	r3, r3, #2
 80063d8:	440b      	add	r3, r1
 80063da:	334d      	adds	r3, #77	@ 0x4d
 80063dc:	2202      	movs	r2, #2
 80063de:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80063e0:	78fa      	ldrb	r2, [r7, #3]
 80063e2:	6879      	ldr	r1, [r7, #4]
 80063e4:	4613      	mov	r3, r2
 80063e6:	011b      	lsls	r3, r3, #4
 80063e8:	1a9b      	subs	r3, r3, r2
 80063ea:	009b      	lsls	r3, r3, #2
 80063ec:	440b      	add	r3, r1
 80063ee:	334c      	adds	r3, #76	@ 0x4c
 80063f0:	2202      	movs	r2, #2
 80063f2:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80063f4:	78fa      	ldrb	r2, [r7, #3]
 80063f6:	6879      	ldr	r1, [r7, #4]
 80063f8:	4613      	mov	r3, r2
 80063fa:	011b      	lsls	r3, r3, #4
 80063fc:	1a9b      	subs	r3, r3, r2
 80063fe:	009b      	lsls	r3, r3, #2
 8006400:	440b      	add	r3, r1
 8006402:	3326      	adds	r3, #38	@ 0x26
 8006404:	781b      	ldrb	r3, [r3, #0]
 8006406:	2b00      	cmp	r3, #0
 8006408:	d00a      	beq.n	8006420 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800640a:	78fa      	ldrb	r2, [r7, #3]
 800640c:	6879      	ldr	r1, [r7, #4]
 800640e:	4613      	mov	r3, r2
 8006410:	011b      	lsls	r3, r3, #4
 8006412:	1a9b      	subs	r3, r3, r2
 8006414:	009b      	lsls	r3, r3, #2
 8006416:	440b      	add	r3, r1
 8006418:	3326      	adds	r3, #38	@ 0x26
 800641a:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800641c:	2b02      	cmp	r3, #2
 800641e:	d159      	bne.n	80064d4 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8006420:	78fb      	ldrb	r3, [r7, #3]
 8006422:	015a      	lsls	r2, r3, #5
 8006424:	693b      	ldr	r3, [r7, #16]
 8006426:	4413      	add	r3, r2
 8006428:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006436:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800643e:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8006440:	78fb      	ldrb	r3, [r7, #3]
 8006442:	015a      	lsls	r2, r3, #5
 8006444:	693b      	ldr	r3, [r7, #16]
 8006446:	4413      	add	r3, r2
 8006448:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800644c:	461a      	mov	r2, r3
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	6013      	str	r3, [r2, #0]
 8006452:	e03f      	b.n	80064d4 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8006454:	78fa      	ldrb	r2, [r7, #3]
 8006456:	6879      	ldr	r1, [r7, #4]
 8006458:	4613      	mov	r3, r2
 800645a:	011b      	lsls	r3, r3, #4
 800645c:	1a9b      	subs	r3, r3, r2
 800645e:	009b      	lsls	r3, r3, #2
 8006460:	440b      	add	r3, r1
 8006462:	334d      	adds	r3, #77	@ 0x4d
 8006464:	781b      	ldrb	r3, [r3, #0]
 8006466:	2b08      	cmp	r3, #8
 8006468:	d126      	bne.n	80064b8 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800646a:	78fa      	ldrb	r2, [r7, #3]
 800646c:	6879      	ldr	r1, [r7, #4]
 800646e:	4613      	mov	r3, r2
 8006470:	011b      	lsls	r3, r3, #4
 8006472:	1a9b      	subs	r3, r3, r2
 8006474:	009b      	lsls	r3, r3, #2
 8006476:	440b      	add	r3, r1
 8006478:	334d      	adds	r3, #77	@ 0x4d
 800647a:	2202      	movs	r2, #2
 800647c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 800647e:	78fa      	ldrb	r2, [r7, #3]
 8006480:	6879      	ldr	r1, [r7, #4]
 8006482:	4613      	mov	r3, r2
 8006484:	011b      	lsls	r3, r3, #4
 8006486:	1a9b      	subs	r3, r3, r2
 8006488:	009b      	lsls	r3, r3, #2
 800648a:	440b      	add	r3, r1
 800648c:	3344      	adds	r3, #68	@ 0x44
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	1c59      	adds	r1, r3, #1
 8006492:	6878      	ldr	r0, [r7, #4]
 8006494:	4613      	mov	r3, r2
 8006496:	011b      	lsls	r3, r3, #4
 8006498:	1a9b      	subs	r3, r3, r2
 800649a:	009b      	lsls	r3, r3, #2
 800649c:	4403      	add	r3, r0
 800649e:	3344      	adds	r3, #68	@ 0x44
 80064a0:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 80064a2:	78fa      	ldrb	r2, [r7, #3]
 80064a4:	6879      	ldr	r1, [r7, #4]
 80064a6:	4613      	mov	r3, r2
 80064a8:	011b      	lsls	r3, r3, #4
 80064aa:	1a9b      	subs	r3, r3, r2
 80064ac:	009b      	lsls	r3, r3, #2
 80064ae:	440b      	add	r3, r1
 80064b0:	334c      	adds	r3, #76	@ 0x4c
 80064b2:	2204      	movs	r2, #4
 80064b4:	701a      	strb	r2, [r3, #0]
 80064b6:	e00d      	b.n	80064d4 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 80064b8:	78fa      	ldrb	r2, [r7, #3]
 80064ba:	6879      	ldr	r1, [r7, #4]
 80064bc:	4613      	mov	r3, r2
 80064be:	011b      	lsls	r3, r3, #4
 80064c0:	1a9b      	subs	r3, r3, r2
 80064c2:	009b      	lsls	r3, r3, #2
 80064c4:	440b      	add	r3, r1
 80064c6:	334d      	adds	r3, #77	@ 0x4d
 80064c8:	781b      	ldrb	r3, [r3, #0]
 80064ca:	2b02      	cmp	r3, #2
 80064cc:	f000 8100 	beq.w	80066d0 <HCD_HC_IN_IRQHandler+0xcca>
 80064d0:	e000      	b.n	80064d4 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80064d2:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80064d4:	78fa      	ldrb	r2, [r7, #3]
 80064d6:	6879      	ldr	r1, [r7, #4]
 80064d8:	4613      	mov	r3, r2
 80064da:	011b      	lsls	r3, r3, #4
 80064dc:	1a9b      	subs	r3, r3, r2
 80064de:	009b      	lsls	r3, r3, #2
 80064e0:	440b      	add	r3, r1
 80064e2:	334c      	adds	r3, #76	@ 0x4c
 80064e4:	781a      	ldrb	r2, [r3, #0]
 80064e6:	78fb      	ldrb	r3, [r7, #3]
 80064e8:	4619      	mov	r1, r3
 80064ea:	6878      	ldr	r0, [r7, #4]
 80064ec:	f00d ff4e 	bl	801438c <HAL_HCD_HC_NotifyURBChange_Callback>
 80064f0:	e0ef      	b.n	80066d2 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	78fa      	ldrb	r2, [r7, #3]
 80064f8:	4611      	mov	r1, r2
 80064fa:	4618      	mov	r0, r3
 80064fc:	f007 fed1 	bl	800e2a2 <USB_ReadChInterrupts>
 8006500:	4603      	mov	r3, r0
 8006502:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006506:	2b40      	cmp	r3, #64	@ 0x40
 8006508:	d12f      	bne.n	800656a <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 800650a:	78fb      	ldrb	r3, [r7, #3]
 800650c:	015a      	lsls	r2, r3, #5
 800650e:	693b      	ldr	r3, [r7, #16]
 8006510:	4413      	add	r3, r2
 8006512:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006516:	461a      	mov	r2, r3
 8006518:	2340      	movs	r3, #64	@ 0x40
 800651a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 800651c:	78fa      	ldrb	r2, [r7, #3]
 800651e:	6879      	ldr	r1, [r7, #4]
 8006520:	4613      	mov	r3, r2
 8006522:	011b      	lsls	r3, r3, #4
 8006524:	1a9b      	subs	r3, r3, r2
 8006526:	009b      	lsls	r3, r3, #2
 8006528:	440b      	add	r3, r1
 800652a:	334d      	adds	r3, #77	@ 0x4d
 800652c:	2205      	movs	r2, #5
 800652e:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8006530:	78fa      	ldrb	r2, [r7, #3]
 8006532:	6879      	ldr	r1, [r7, #4]
 8006534:	4613      	mov	r3, r2
 8006536:	011b      	lsls	r3, r3, #4
 8006538:	1a9b      	subs	r3, r3, r2
 800653a:	009b      	lsls	r3, r3, #2
 800653c:	440b      	add	r3, r1
 800653e:	331a      	adds	r3, #26
 8006540:	781b      	ldrb	r3, [r3, #0]
 8006542:	2b00      	cmp	r3, #0
 8006544:	d109      	bne.n	800655a <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8006546:	78fa      	ldrb	r2, [r7, #3]
 8006548:	6879      	ldr	r1, [r7, #4]
 800654a:	4613      	mov	r3, r2
 800654c:	011b      	lsls	r3, r3, #4
 800654e:	1a9b      	subs	r3, r3, r2
 8006550:	009b      	lsls	r3, r3, #2
 8006552:	440b      	add	r3, r1
 8006554:	3344      	adds	r3, #68	@ 0x44
 8006556:	2200      	movs	r2, #0
 8006558:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	78fa      	ldrb	r2, [r7, #3]
 8006560:	4611      	mov	r1, r2
 8006562:	4618      	mov	r0, r3
 8006564:	f008 fc3b 	bl	800edde <USB_HC_Halt>
 8006568:	e0b3      	b.n	80066d2 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	78fa      	ldrb	r2, [r7, #3]
 8006570:	4611      	mov	r1, r2
 8006572:	4618      	mov	r0, r3
 8006574:	f007 fe95 	bl	800e2a2 <USB_ReadChInterrupts>
 8006578:	4603      	mov	r3, r0
 800657a:	f003 0310 	and.w	r3, r3, #16
 800657e:	2b10      	cmp	r3, #16
 8006580:	f040 80a7 	bne.w	80066d2 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8006584:	78fa      	ldrb	r2, [r7, #3]
 8006586:	6879      	ldr	r1, [r7, #4]
 8006588:	4613      	mov	r3, r2
 800658a:	011b      	lsls	r3, r3, #4
 800658c:	1a9b      	subs	r3, r3, r2
 800658e:	009b      	lsls	r3, r3, #2
 8006590:	440b      	add	r3, r1
 8006592:	3326      	adds	r3, #38	@ 0x26
 8006594:	781b      	ldrb	r3, [r3, #0]
 8006596:	2b03      	cmp	r3, #3
 8006598:	d11b      	bne.n	80065d2 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 800659a:	78fa      	ldrb	r2, [r7, #3]
 800659c:	6879      	ldr	r1, [r7, #4]
 800659e:	4613      	mov	r3, r2
 80065a0:	011b      	lsls	r3, r3, #4
 80065a2:	1a9b      	subs	r3, r3, r2
 80065a4:	009b      	lsls	r3, r3, #2
 80065a6:	440b      	add	r3, r1
 80065a8:	3344      	adds	r3, #68	@ 0x44
 80065aa:	2200      	movs	r2, #0
 80065ac:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 80065ae:	78fa      	ldrb	r2, [r7, #3]
 80065b0:	6879      	ldr	r1, [r7, #4]
 80065b2:	4613      	mov	r3, r2
 80065b4:	011b      	lsls	r3, r3, #4
 80065b6:	1a9b      	subs	r3, r3, r2
 80065b8:	009b      	lsls	r3, r3, #2
 80065ba:	440b      	add	r3, r1
 80065bc:	334d      	adds	r3, #77	@ 0x4d
 80065be:	2204      	movs	r2, #4
 80065c0:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	78fa      	ldrb	r2, [r7, #3]
 80065c8:	4611      	mov	r1, r2
 80065ca:	4618      	mov	r0, r3
 80065cc:	f008 fc07 	bl	800edde <USB_HC_Halt>
 80065d0:	e03f      	b.n	8006652 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80065d2:	78fa      	ldrb	r2, [r7, #3]
 80065d4:	6879      	ldr	r1, [r7, #4]
 80065d6:	4613      	mov	r3, r2
 80065d8:	011b      	lsls	r3, r3, #4
 80065da:	1a9b      	subs	r3, r3, r2
 80065dc:	009b      	lsls	r3, r3, #2
 80065de:	440b      	add	r3, r1
 80065e0:	3326      	adds	r3, #38	@ 0x26
 80065e2:	781b      	ldrb	r3, [r3, #0]
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d00a      	beq.n	80065fe <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80065e8:	78fa      	ldrb	r2, [r7, #3]
 80065ea:	6879      	ldr	r1, [r7, #4]
 80065ec:	4613      	mov	r3, r2
 80065ee:	011b      	lsls	r3, r3, #4
 80065f0:	1a9b      	subs	r3, r3, r2
 80065f2:	009b      	lsls	r3, r3, #2
 80065f4:	440b      	add	r3, r1
 80065f6:	3326      	adds	r3, #38	@ 0x26
 80065f8:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80065fa:	2b02      	cmp	r3, #2
 80065fc:	d129      	bne.n	8006652 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80065fe:	78fa      	ldrb	r2, [r7, #3]
 8006600:	6879      	ldr	r1, [r7, #4]
 8006602:	4613      	mov	r3, r2
 8006604:	011b      	lsls	r3, r3, #4
 8006606:	1a9b      	subs	r3, r3, r2
 8006608:	009b      	lsls	r3, r3, #2
 800660a:	440b      	add	r3, r1
 800660c:	3344      	adds	r3, #68	@ 0x44
 800660e:	2200      	movs	r2, #0
 8006610:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	799b      	ldrb	r3, [r3, #6]
 8006616:	2b00      	cmp	r3, #0
 8006618:	d00a      	beq.n	8006630 <HCD_HC_IN_IRQHandler+0xc2a>
 800661a:	78fa      	ldrb	r2, [r7, #3]
 800661c:	6879      	ldr	r1, [r7, #4]
 800661e:	4613      	mov	r3, r2
 8006620:	011b      	lsls	r3, r3, #4
 8006622:	1a9b      	subs	r3, r3, r2
 8006624:	009b      	lsls	r3, r3, #2
 8006626:	440b      	add	r3, r1
 8006628:	331b      	adds	r3, #27
 800662a:	781b      	ldrb	r3, [r3, #0]
 800662c:	2b01      	cmp	r3, #1
 800662e:	d110      	bne.n	8006652 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8006630:	78fa      	ldrb	r2, [r7, #3]
 8006632:	6879      	ldr	r1, [r7, #4]
 8006634:	4613      	mov	r3, r2
 8006636:	011b      	lsls	r3, r3, #4
 8006638:	1a9b      	subs	r3, r3, r2
 800663a:	009b      	lsls	r3, r3, #2
 800663c:	440b      	add	r3, r1
 800663e:	334d      	adds	r3, #77	@ 0x4d
 8006640:	2204      	movs	r2, #4
 8006642:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	78fa      	ldrb	r2, [r7, #3]
 800664a:	4611      	mov	r1, r2
 800664c:	4618      	mov	r0, r3
 800664e:	f008 fbc6 	bl	800edde <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8006652:	78fa      	ldrb	r2, [r7, #3]
 8006654:	6879      	ldr	r1, [r7, #4]
 8006656:	4613      	mov	r3, r2
 8006658:	011b      	lsls	r3, r3, #4
 800665a:	1a9b      	subs	r3, r3, r2
 800665c:	009b      	lsls	r3, r3, #2
 800665e:	440b      	add	r3, r1
 8006660:	331b      	adds	r3, #27
 8006662:	781b      	ldrb	r3, [r3, #0]
 8006664:	2b01      	cmp	r3, #1
 8006666:	d129      	bne.n	80066bc <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8006668:	78fa      	ldrb	r2, [r7, #3]
 800666a:	6879      	ldr	r1, [r7, #4]
 800666c:	4613      	mov	r3, r2
 800666e:	011b      	lsls	r3, r3, #4
 8006670:	1a9b      	subs	r3, r3, r2
 8006672:	009b      	lsls	r3, r3, #2
 8006674:	440b      	add	r3, r1
 8006676:	331b      	adds	r3, #27
 8006678:	2200      	movs	r2, #0
 800667a:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800667c:	78fb      	ldrb	r3, [r7, #3]
 800667e:	015a      	lsls	r2, r3, #5
 8006680:	693b      	ldr	r3, [r7, #16]
 8006682:	4413      	add	r3, r2
 8006684:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006688:	685b      	ldr	r3, [r3, #4]
 800668a:	78fa      	ldrb	r2, [r7, #3]
 800668c:	0151      	lsls	r1, r2, #5
 800668e:	693a      	ldr	r2, [r7, #16]
 8006690:	440a      	add	r2, r1
 8006692:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006696:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800669a:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 800669c:	78fb      	ldrb	r3, [r7, #3]
 800669e:	015a      	lsls	r2, r3, #5
 80066a0:	693b      	ldr	r3, [r7, #16]
 80066a2:	4413      	add	r3, r2
 80066a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80066a8:	68db      	ldr	r3, [r3, #12]
 80066aa:	78fa      	ldrb	r2, [r7, #3]
 80066ac:	0151      	lsls	r1, r2, #5
 80066ae:	693a      	ldr	r2, [r7, #16]
 80066b0:	440a      	add	r2, r1
 80066b2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80066b6:	f043 0320 	orr.w	r3, r3, #32
 80066ba:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80066bc:	78fb      	ldrb	r3, [r7, #3]
 80066be:	015a      	lsls	r2, r3, #5
 80066c0:	693b      	ldr	r3, [r7, #16]
 80066c2:	4413      	add	r3, r2
 80066c4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80066c8:	461a      	mov	r2, r3
 80066ca:	2310      	movs	r3, #16
 80066cc:	6093      	str	r3, [r2, #8]
 80066ce:	e000      	b.n	80066d2 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 80066d0:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 80066d2:	3718      	adds	r7, #24
 80066d4:	46bd      	mov	sp, r7
 80066d6:	bd80      	pop	{r7, pc}

080066d8 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80066d8:	b580      	push	{r7, lr}
 80066da:	b086      	sub	sp, #24
 80066dc:	af00      	add	r7, sp, #0
 80066de:	6078      	str	r0, [r7, #4]
 80066e0:	460b      	mov	r3, r1
 80066e2:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80066ea:	697b      	ldr	r3, [r7, #20]
 80066ec:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	78fa      	ldrb	r2, [r7, #3]
 80066f4:	4611      	mov	r1, r2
 80066f6:	4618      	mov	r0, r3
 80066f8:	f007 fdd3 	bl	800e2a2 <USB_ReadChInterrupts>
 80066fc:	4603      	mov	r3, r0
 80066fe:	f003 0304 	and.w	r3, r3, #4
 8006702:	2b04      	cmp	r3, #4
 8006704:	d11b      	bne.n	800673e <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8006706:	78fb      	ldrb	r3, [r7, #3]
 8006708:	015a      	lsls	r2, r3, #5
 800670a:	693b      	ldr	r3, [r7, #16]
 800670c:	4413      	add	r3, r2
 800670e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006712:	461a      	mov	r2, r3
 8006714:	2304      	movs	r3, #4
 8006716:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8006718:	78fa      	ldrb	r2, [r7, #3]
 800671a:	6879      	ldr	r1, [r7, #4]
 800671c:	4613      	mov	r3, r2
 800671e:	011b      	lsls	r3, r3, #4
 8006720:	1a9b      	subs	r3, r3, r2
 8006722:	009b      	lsls	r3, r3, #2
 8006724:	440b      	add	r3, r1
 8006726:	334d      	adds	r3, #77	@ 0x4d
 8006728:	2207      	movs	r2, #7
 800672a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	78fa      	ldrb	r2, [r7, #3]
 8006732:	4611      	mov	r1, r2
 8006734:	4618      	mov	r0, r3
 8006736:	f008 fb52 	bl	800edde <USB_HC_Halt>
 800673a:	f000 bc89 	b.w	8007050 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	78fa      	ldrb	r2, [r7, #3]
 8006744:	4611      	mov	r1, r2
 8006746:	4618      	mov	r0, r3
 8006748:	f007 fdab 	bl	800e2a2 <USB_ReadChInterrupts>
 800674c:	4603      	mov	r3, r0
 800674e:	f003 0320 	and.w	r3, r3, #32
 8006752:	2b20      	cmp	r3, #32
 8006754:	f040 8082 	bne.w	800685c <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8006758:	78fb      	ldrb	r3, [r7, #3]
 800675a:	015a      	lsls	r2, r3, #5
 800675c:	693b      	ldr	r3, [r7, #16]
 800675e:	4413      	add	r3, r2
 8006760:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006764:	461a      	mov	r2, r3
 8006766:	2320      	movs	r3, #32
 8006768:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 800676a:	78fa      	ldrb	r2, [r7, #3]
 800676c:	6879      	ldr	r1, [r7, #4]
 800676e:	4613      	mov	r3, r2
 8006770:	011b      	lsls	r3, r3, #4
 8006772:	1a9b      	subs	r3, r3, r2
 8006774:	009b      	lsls	r3, r3, #2
 8006776:	440b      	add	r3, r1
 8006778:	3319      	adds	r3, #25
 800677a:	781b      	ldrb	r3, [r3, #0]
 800677c:	2b01      	cmp	r3, #1
 800677e:	d124      	bne.n	80067ca <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8006780:	78fa      	ldrb	r2, [r7, #3]
 8006782:	6879      	ldr	r1, [r7, #4]
 8006784:	4613      	mov	r3, r2
 8006786:	011b      	lsls	r3, r3, #4
 8006788:	1a9b      	subs	r3, r3, r2
 800678a:	009b      	lsls	r3, r3, #2
 800678c:	440b      	add	r3, r1
 800678e:	3319      	adds	r3, #25
 8006790:	2200      	movs	r2, #0
 8006792:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8006794:	78fa      	ldrb	r2, [r7, #3]
 8006796:	6879      	ldr	r1, [r7, #4]
 8006798:	4613      	mov	r3, r2
 800679a:	011b      	lsls	r3, r3, #4
 800679c:	1a9b      	subs	r3, r3, r2
 800679e:	009b      	lsls	r3, r3, #2
 80067a0:	440b      	add	r3, r1
 80067a2:	334c      	adds	r3, #76	@ 0x4c
 80067a4:	2202      	movs	r2, #2
 80067a6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 80067a8:	78fa      	ldrb	r2, [r7, #3]
 80067aa:	6879      	ldr	r1, [r7, #4]
 80067ac:	4613      	mov	r3, r2
 80067ae:	011b      	lsls	r3, r3, #4
 80067b0:	1a9b      	subs	r3, r3, r2
 80067b2:	009b      	lsls	r3, r3, #2
 80067b4:	440b      	add	r3, r1
 80067b6:	334d      	adds	r3, #77	@ 0x4d
 80067b8:	2203      	movs	r2, #3
 80067ba:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	78fa      	ldrb	r2, [r7, #3]
 80067c2:	4611      	mov	r1, r2
 80067c4:	4618      	mov	r0, r3
 80067c6:	f008 fb0a 	bl	800edde <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 80067ca:	78fa      	ldrb	r2, [r7, #3]
 80067cc:	6879      	ldr	r1, [r7, #4]
 80067ce:	4613      	mov	r3, r2
 80067d0:	011b      	lsls	r3, r3, #4
 80067d2:	1a9b      	subs	r3, r3, r2
 80067d4:	009b      	lsls	r3, r3, #2
 80067d6:	440b      	add	r3, r1
 80067d8:	331a      	adds	r3, #26
 80067da:	781b      	ldrb	r3, [r3, #0]
 80067dc:	2b01      	cmp	r3, #1
 80067de:	f040 8437 	bne.w	8007050 <HCD_HC_OUT_IRQHandler+0x978>
 80067e2:	78fa      	ldrb	r2, [r7, #3]
 80067e4:	6879      	ldr	r1, [r7, #4]
 80067e6:	4613      	mov	r3, r2
 80067e8:	011b      	lsls	r3, r3, #4
 80067ea:	1a9b      	subs	r3, r3, r2
 80067ec:	009b      	lsls	r3, r3, #2
 80067ee:	440b      	add	r3, r1
 80067f0:	331b      	adds	r3, #27
 80067f2:	781b      	ldrb	r3, [r3, #0]
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	f040 842b 	bne.w	8007050 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 80067fa:	78fa      	ldrb	r2, [r7, #3]
 80067fc:	6879      	ldr	r1, [r7, #4]
 80067fe:	4613      	mov	r3, r2
 8006800:	011b      	lsls	r3, r3, #4
 8006802:	1a9b      	subs	r3, r3, r2
 8006804:	009b      	lsls	r3, r3, #2
 8006806:	440b      	add	r3, r1
 8006808:	3326      	adds	r3, #38	@ 0x26
 800680a:	781b      	ldrb	r3, [r3, #0]
 800680c:	2b01      	cmp	r3, #1
 800680e:	d009      	beq.n	8006824 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8006810:	78fa      	ldrb	r2, [r7, #3]
 8006812:	6879      	ldr	r1, [r7, #4]
 8006814:	4613      	mov	r3, r2
 8006816:	011b      	lsls	r3, r3, #4
 8006818:	1a9b      	subs	r3, r3, r2
 800681a:	009b      	lsls	r3, r3, #2
 800681c:	440b      	add	r3, r1
 800681e:	331b      	adds	r3, #27
 8006820:	2201      	movs	r2, #1
 8006822:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8006824:	78fa      	ldrb	r2, [r7, #3]
 8006826:	6879      	ldr	r1, [r7, #4]
 8006828:	4613      	mov	r3, r2
 800682a:	011b      	lsls	r3, r3, #4
 800682c:	1a9b      	subs	r3, r3, r2
 800682e:	009b      	lsls	r3, r3, #2
 8006830:	440b      	add	r3, r1
 8006832:	334d      	adds	r3, #77	@ 0x4d
 8006834:	2203      	movs	r2, #3
 8006836:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	78fa      	ldrb	r2, [r7, #3]
 800683e:	4611      	mov	r1, r2
 8006840:	4618      	mov	r0, r3
 8006842:	f008 facc 	bl	800edde <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8006846:	78fa      	ldrb	r2, [r7, #3]
 8006848:	6879      	ldr	r1, [r7, #4]
 800684a:	4613      	mov	r3, r2
 800684c:	011b      	lsls	r3, r3, #4
 800684e:	1a9b      	subs	r3, r3, r2
 8006850:	009b      	lsls	r3, r3, #2
 8006852:	440b      	add	r3, r1
 8006854:	3344      	adds	r3, #68	@ 0x44
 8006856:	2200      	movs	r2, #0
 8006858:	601a      	str	r2, [r3, #0]
 800685a:	e3f9      	b.n	8007050 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	78fa      	ldrb	r2, [r7, #3]
 8006862:	4611      	mov	r1, r2
 8006864:	4618      	mov	r0, r3
 8006866:	f007 fd1c 	bl	800e2a2 <USB_ReadChInterrupts>
 800686a:	4603      	mov	r3, r0
 800686c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006870:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006874:	d111      	bne.n	800689a <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8006876:	78fb      	ldrb	r3, [r7, #3]
 8006878:	015a      	lsls	r2, r3, #5
 800687a:	693b      	ldr	r3, [r7, #16]
 800687c:	4413      	add	r3, r2
 800687e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006882:	461a      	mov	r2, r3
 8006884:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006888:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	78fa      	ldrb	r2, [r7, #3]
 8006890:	4611      	mov	r1, r2
 8006892:	4618      	mov	r0, r3
 8006894:	f008 faa3 	bl	800edde <USB_HC_Halt>
 8006898:	e3da      	b.n	8007050 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	78fa      	ldrb	r2, [r7, #3]
 80068a0:	4611      	mov	r1, r2
 80068a2:	4618      	mov	r0, r3
 80068a4:	f007 fcfd 	bl	800e2a2 <USB_ReadChInterrupts>
 80068a8:	4603      	mov	r3, r0
 80068aa:	f003 0301 	and.w	r3, r3, #1
 80068ae:	2b01      	cmp	r3, #1
 80068b0:	d168      	bne.n	8006984 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 80068b2:	78fa      	ldrb	r2, [r7, #3]
 80068b4:	6879      	ldr	r1, [r7, #4]
 80068b6:	4613      	mov	r3, r2
 80068b8:	011b      	lsls	r3, r3, #4
 80068ba:	1a9b      	subs	r3, r3, r2
 80068bc:	009b      	lsls	r3, r3, #2
 80068be:	440b      	add	r3, r1
 80068c0:	3344      	adds	r3, #68	@ 0x44
 80068c2:	2200      	movs	r2, #0
 80068c4:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	78fa      	ldrb	r2, [r7, #3]
 80068cc:	4611      	mov	r1, r2
 80068ce:	4618      	mov	r0, r3
 80068d0:	f007 fce7 	bl	800e2a2 <USB_ReadChInterrupts>
 80068d4:	4603      	mov	r3, r0
 80068d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068da:	2b40      	cmp	r3, #64	@ 0x40
 80068dc:	d112      	bne.n	8006904 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 80068de:	78fa      	ldrb	r2, [r7, #3]
 80068e0:	6879      	ldr	r1, [r7, #4]
 80068e2:	4613      	mov	r3, r2
 80068e4:	011b      	lsls	r3, r3, #4
 80068e6:	1a9b      	subs	r3, r3, r2
 80068e8:	009b      	lsls	r3, r3, #2
 80068ea:	440b      	add	r3, r1
 80068ec:	3319      	adds	r3, #25
 80068ee:	2201      	movs	r2, #1
 80068f0:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80068f2:	78fb      	ldrb	r3, [r7, #3]
 80068f4:	015a      	lsls	r2, r3, #5
 80068f6:	693b      	ldr	r3, [r7, #16]
 80068f8:	4413      	add	r3, r2
 80068fa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80068fe:	461a      	mov	r2, r3
 8006900:	2340      	movs	r3, #64	@ 0x40
 8006902:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8006904:	78fa      	ldrb	r2, [r7, #3]
 8006906:	6879      	ldr	r1, [r7, #4]
 8006908:	4613      	mov	r3, r2
 800690a:	011b      	lsls	r3, r3, #4
 800690c:	1a9b      	subs	r3, r3, r2
 800690e:	009b      	lsls	r3, r3, #2
 8006910:	440b      	add	r3, r1
 8006912:	331b      	adds	r3, #27
 8006914:	781b      	ldrb	r3, [r3, #0]
 8006916:	2b00      	cmp	r3, #0
 8006918:	d019      	beq.n	800694e <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 800691a:	78fa      	ldrb	r2, [r7, #3]
 800691c:	6879      	ldr	r1, [r7, #4]
 800691e:	4613      	mov	r3, r2
 8006920:	011b      	lsls	r3, r3, #4
 8006922:	1a9b      	subs	r3, r3, r2
 8006924:	009b      	lsls	r3, r3, #2
 8006926:	440b      	add	r3, r1
 8006928:	331b      	adds	r3, #27
 800692a:	2200      	movs	r2, #0
 800692c:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800692e:	78fb      	ldrb	r3, [r7, #3]
 8006930:	015a      	lsls	r2, r3, #5
 8006932:	693b      	ldr	r3, [r7, #16]
 8006934:	4413      	add	r3, r2
 8006936:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800693a:	685b      	ldr	r3, [r3, #4]
 800693c:	78fa      	ldrb	r2, [r7, #3]
 800693e:	0151      	lsls	r1, r2, #5
 8006940:	693a      	ldr	r2, [r7, #16]
 8006942:	440a      	add	r2, r1
 8006944:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006948:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800694c:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 800694e:	78fb      	ldrb	r3, [r7, #3]
 8006950:	015a      	lsls	r2, r3, #5
 8006952:	693b      	ldr	r3, [r7, #16]
 8006954:	4413      	add	r3, r2
 8006956:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800695a:	461a      	mov	r2, r3
 800695c:	2301      	movs	r3, #1
 800695e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8006960:	78fa      	ldrb	r2, [r7, #3]
 8006962:	6879      	ldr	r1, [r7, #4]
 8006964:	4613      	mov	r3, r2
 8006966:	011b      	lsls	r3, r3, #4
 8006968:	1a9b      	subs	r3, r3, r2
 800696a:	009b      	lsls	r3, r3, #2
 800696c:	440b      	add	r3, r1
 800696e:	334d      	adds	r3, #77	@ 0x4d
 8006970:	2201      	movs	r2, #1
 8006972:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	78fa      	ldrb	r2, [r7, #3]
 800697a:	4611      	mov	r1, r2
 800697c:	4618      	mov	r0, r3
 800697e:	f008 fa2e 	bl	800edde <USB_HC_Halt>
 8006982:	e365      	b.n	8007050 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	78fa      	ldrb	r2, [r7, #3]
 800698a:	4611      	mov	r1, r2
 800698c:	4618      	mov	r0, r3
 800698e:	f007 fc88 	bl	800e2a2 <USB_ReadChInterrupts>
 8006992:	4603      	mov	r3, r0
 8006994:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006998:	2b40      	cmp	r3, #64	@ 0x40
 800699a:	d139      	bne.n	8006a10 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 800699c:	78fa      	ldrb	r2, [r7, #3]
 800699e:	6879      	ldr	r1, [r7, #4]
 80069a0:	4613      	mov	r3, r2
 80069a2:	011b      	lsls	r3, r3, #4
 80069a4:	1a9b      	subs	r3, r3, r2
 80069a6:	009b      	lsls	r3, r3, #2
 80069a8:	440b      	add	r3, r1
 80069aa:	334d      	adds	r3, #77	@ 0x4d
 80069ac:	2205      	movs	r2, #5
 80069ae:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 80069b0:	78fa      	ldrb	r2, [r7, #3]
 80069b2:	6879      	ldr	r1, [r7, #4]
 80069b4:	4613      	mov	r3, r2
 80069b6:	011b      	lsls	r3, r3, #4
 80069b8:	1a9b      	subs	r3, r3, r2
 80069ba:	009b      	lsls	r3, r3, #2
 80069bc:	440b      	add	r3, r1
 80069be:	331a      	adds	r3, #26
 80069c0:	781b      	ldrb	r3, [r3, #0]
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d109      	bne.n	80069da <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 80069c6:	78fa      	ldrb	r2, [r7, #3]
 80069c8:	6879      	ldr	r1, [r7, #4]
 80069ca:	4613      	mov	r3, r2
 80069cc:	011b      	lsls	r3, r3, #4
 80069ce:	1a9b      	subs	r3, r3, r2
 80069d0:	009b      	lsls	r3, r3, #2
 80069d2:	440b      	add	r3, r1
 80069d4:	3319      	adds	r3, #25
 80069d6:	2201      	movs	r2, #1
 80069d8:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 80069da:	78fa      	ldrb	r2, [r7, #3]
 80069dc:	6879      	ldr	r1, [r7, #4]
 80069de:	4613      	mov	r3, r2
 80069e0:	011b      	lsls	r3, r3, #4
 80069e2:	1a9b      	subs	r3, r3, r2
 80069e4:	009b      	lsls	r3, r3, #2
 80069e6:	440b      	add	r3, r1
 80069e8:	3344      	adds	r3, #68	@ 0x44
 80069ea:	2200      	movs	r2, #0
 80069ec:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	78fa      	ldrb	r2, [r7, #3]
 80069f4:	4611      	mov	r1, r2
 80069f6:	4618      	mov	r0, r3
 80069f8:	f008 f9f1 	bl	800edde <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80069fc:	78fb      	ldrb	r3, [r7, #3]
 80069fe:	015a      	lsls	r2, r3, #5
 8006a00:	693b      	ldr	r3, [r7, #16]
 8006a02:	4413      	add	r3, r2
 8006a04:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006a08:	461a      	mov	r2, r3
 8006a0a:	2340      	movs	r3, #64	@ 0x40
 8006a0c:	6093      	str	r3, [r2, #8]
 8006a0e:	e31f      	b.n	8007050 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	78fa      	ldrb	r2, [r7, #3]
 8006a16:	4611      	mov	r1, r2
 8006a18:	4618      	mov	r0, r3
 8006a1a:	f007 fc42 	bl	800e2a2 <USB_ReadChInterrupts>
 8006a1e:	4603      	mov	r3, r0
 8006a20:	f003 0308 	and.w	r3, r3, #8
 8006a24:	2b08      	cmp	r3, #8
 8006a26:	d11a      	bne.n	8006a5e <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8006a28:	78fb      	ldrb	r3, [r7, #3]
 8006a2a:	015a      	lsls	r2, r3, #5
 8006a2c:	693b      	ldr	r3, [r7, #16]
 8006a2e:	4413      	add	r3, r2
 8006a30:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006a34:	461a      	mov	r2, r3
 8006a36:	2308      	movs	r3, #8
 8006a38:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8006a3a:	78fa      	ldrb	r2, [r7, #3]
 8006a3c:	6879      	ldr	r1, [r7, #4]
 8006a3e:	4613      	mov	r3, r2
 8006a40:	011b      	lsls	r3, r3, #4
 8006a42:	1a9b      	subs	r3, r3, r2
 8006a44:	009b      	lsls	r3, r3, #2
 8006a46:	440b      	add	r3, r1
 8006a48:	334d      	adds	r3, #77	@ 0x4d
 8006a4a:	2206      	movs	r2, #6
 8006a4c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	78fa      	ldrb	r2, [r7, #3]
 8006a54:	4611      	mov	r1, r2
 8006a56:	4618      	mov	r0, r3
 8006a58:	f008 f9c1 	bl	800edde <USB_HC_Halt>
 8006a5c:	e2f8      	b.n	8007050 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	78fa      	ldrb	r2, [r7, #3]
 8006a64:	4611      	mov	r1, r2
 8006a66:	4618      	mov	r0, r3
 8006a68:	f007 fc1b 	bl	800e2a2 <USB_ReadChInterrupts>
 8006a6c:	4603      	mov	r3, r0
 8006a6e:	f003 0310 	and.w	r3, r3, #16
 8006a72:	2b10      	cmp	r3, #16
 8006a74:	d144      	bne.n	8006b00 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8006a76:	78fa      	ldrb	r2, [r7, #3]
 8006a78:	6879      	ldr	r1, [r7, #4]
 8006a7a:	4613      	mov	r3, r2
 8006a7c:	011b      	lsls	r3, r3, #4
 8006a7e:	1a9b      	subs	r3, r3, r2
 8006a80:	009b      	lsls	r3, r3, #2
 8006a82:	440b      	add	r3, r1
 8006a84:	3344      	adds	r3, #68	@ 0x44
 8006a86:	2200      	movs	r2, #0
 8006a88:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8006a8a:	78fa      	ldrb	r2, [r7, #3]
 8006a8c:	6879      	ldr	r1, [r7, #4]
 8006a8e:	4613      	mov	r3, r2
 8006a90:	011b      	lsls	r3, r3, #4
 8006a92:	1a9b      	subs	r3, r3, r2
 8006a94:	009b      	lsls	r3, r3, #2
 8006a96:	440b      	add	r3, r1
 8006a98:	334d      	adds	r3, #77	@ 0x4d
 8006a9a:	2204      	movs	r2, #4
 8006a9c:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 8006a9e:	78fa      	ldrb	r2, [r7, #3]
 8006aa0:	6879      	ldr	r1, [r7, #4]
 8006aa2:	4613      	mov	r3, r2
 8006aa4:	011b      	lsls	r3, r3, #4
 8006aa6:	1a9b      	subs	r3, r3, r2
 8006aa8:	009b      	lsls	r3, r3, #2
 8006aaa:	440b      	add	r3, r1
 8006aac:	3319      	adds	r3, #25
 8006aae:	781b      	ldrb	r3, [r3, #0]
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d114      	bne.n	8006ade <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8006ab4:	78fa      	ldrb	r2, [r7, #3]
 8006ab6:	6879      	ldr	r1, [r7, #4]
 8006ab8:	4613      	mov	r3, r2
 8006aba:	011b      	lsls	r3, r3, #4
 8006abc:	1a9b      	subs	r3, r3, r2
 8006abe:	009b      	lsls	r3, r3, #2
 8006ac0:	440b      	add	r3, r1
 8006ac2:	3318      	adds	r3, #24
 8006ac4:	781b      	ldrb	r3, [r3, #0]
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d109      	bne.n	8006ade <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 8006aca:	78fa      	ldrb	r2, [r7, #3]
 8006acc:	6879      	ldr	r1, [r7, #4]
 8006ace:	4613      	mov	r3, r2
 8006ad0:	011b      	lsls	r3, r3, #4
 8006ad2:	1a9b      	subs	r3, r3, r2
 8006ad4:	009b      	lsls	r3, r3, #2
 8006ad6:	440b      	add	r3, r1
 8006ad8:	3319      	adds	r3, #25
 8006ada:	2201      	movs	r2, #1
 8006adc:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	78fa      	ldrb	r2, [r7, #3]
 8006ae4:	4611      	mov	r1, r2
 8006ae6:	4618      	mov	r0, r3
 8006ae8:	f008 f979 	bl	800edde <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8006aec:	78fb      	ldrb	r3, [r7, #3]
 8006aee:	015a      	lsls	r2, r3, #5
 8006af0:	693b      	ldr	r3, [r7, #16]
 8006af2:	4413      	add	r3, r2
 8006af4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006af8:	461a      	mov	r2, r3
 8006afa:	2310      	movs	r3, #16
 8006afc:	6093      	str	r3, [r2, #8]
 8006afe:	e2a7      	b.n	8007050 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	78fa      	ldrb	r2, [r7, #3]
 8006b06:	4611      	mov	r1, r2
 8006b08:	4618      	mov	r0, r3
 8006b0a:	f007 fbca 	bl	800e2a2 <USB_ReadChInterrupts>
 8006b0e:	4603      	mov	r3, r0
 8006b10:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b14:	2b80      	cmp	r3, #128	@ 0x80
 8006b16:	f040 8083 	bne.w	8006c20 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	799b      	ldrb	r3, [r3, #6]
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d111      	bne.n	8006b46 <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 8006b22:	78fa      	ldrb	r2, [r7, #3]
 8006b24:	6879      	ldr	r1, [r7, #4]
 8006b26:	4613      	mov	r3, r2
 8006b28:	011b      	lsls	r3, r3, #4
 8006b2a:	1a9b      	subs	r3, r3, r2
 8006b2c:	009b      	lsls	r3, r3, #2
 8006b2e:	440b      	add	r3, r1
 8006b30:	334d      	adds	r3, #77	@ 0x4d
 8006b32:	2207      	movs	r2, #7
 8006b34:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	78fa      	ldrb	r2, [r7, #3]
 8006b3c:	4611      	mov	r1, r2
 8006b3e:	4618      	mov	r0, r3
 8006b40:	f008 f94d 	bl	800edde <USB_HC_Halt>
 8006b44:	e062      	b.n	8006c0c <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 8006b46:	78fa      	ldrb	r2, [r7, #3]
 8006b48:	6879      	ldr	r1, [r7, #4]
 8006b4a:	4613      	mov	r3, r2
 8006b4c:	011b      	lsls	r3, r3, #4
 8006b4e:	1a9b      	subs	r3, r3, r2
 8006b50:	009b      	lsls	r3, r3, #2
 8006b52:	440b      	add	r3, r1
 8006b54:	3344      	adds	r3, #68	@ 0x44
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	1c59      	adds	r1, r3, #1
 8006b5a:	6878      	ldr	r0, [r7, #4]
 8006b5c:	4613      	mov	r3, r2
 8006b5e:	011b      	lsls	r3, r3, #4
 8006b60:	1a9b      	subs	r3, r3, r2
 8006b62:	009b      	lsls	r3, r3, #2
 8006b64:	4403      	add	r3, r0
 8006b66:	3344      	adds	r3, #68	@ 0x44
 8006b68:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8006b6a:	78fa      	ldrb	r2, [r7, #3]
 8006b6c:	6879      	ldr	r1, [r7, #4]
 8006b6e:	4613      	mov	r3, r2
 8006b70:	011b      	lsls	r3, r3, #4
 8006b72:	1a9b      	subs	r3, r3, r2
 8006b74:	009b      	lsls	r3, r3, #2
 8006b76:	440b      	add	r3, r1
 8006b78:	3344      	adds	r3, #68	@ 0x44
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	2b02      	cmp	r3, #2
 8006b7e:	d922      	bls.n	8006bc6 <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8006b80:	78fa      	ldrb	r2, [r7, #3]
 8006b82:	6879      	ldr	r1, [r7, #4]
 8006b84:	4613      	mov	r3, r2
 8006b86:	011b      	lsls	r3, r3, #4
 8006b88:	1a9b      	subs	r3, r3, r2
 8006b8a:	009b      	lsls	r3, r3, #2
 8006b8c:	440b      	add	r3, r1
 8006b8e:	3344      	adds	r3, #68	@ 0x44
 8006b90:	2200      	movs	r2, #0
 8006b92:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8006b94:	78fa      	ldrb	r2, [r7, #3]
 8006b96:	6879      	ldr	r1, [r7, #4]
 8006b98:	4613      	mov	r3, r2
 8006b9a:	011b      	lsls	r3, r3, #4
 8006b9c:	1a9b      	subs	r3, r3, r2
 8006b9e:	009b      	lsls	r3, r3, #2
 8006ba0:	440b      	add	r3, r1
 8006ba2:	334c      	adds	r3, #76	@ 0x4c
 8006ba4:	2204      	movs	r2, #4
 8006ba6:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8006ba8:	78fa      	ldrb	r2, [r7, #3]
 8006baa:	6879      	ldr	r1, [r7, #4]
 8006bac:	4613      	mov	r3, r2
 8006bae:	011b      	lsls	r3, r3, #4
 8006bb0:	1a9b      	subs	r3, r3, r2
 8006bb2:	009b      	lsls	r3, r3, #2
 8006bb4:	440b      	add	r3, r1
 8006bb6:	334c      	adds	r3, #76	@ 0x4c
 8006bb8:	781a      	ldrb	r2, [r3, #0]
 8006bba:	78fb      	ldrb	r3, [r7, #3]
 8006bbc:	4619      	mov	r1, r3
 8006bbe:	6878      	ldr	r0, [r7, #4]
 8006bc0:	f00d fbe4 	bl	801438c <HAL_HCD_HC_NotifyURBChange_Callback>
 8006bc4:	e022      	b.n	8006c0c <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8006bc6:	78fa      	ldrb	r2, [r7, #3]
 8006bc8:	6879      	ldr	r1, [r7, #4]
 8006bca:	4613      	mov	r3, r2
 8006bcc:	011b      	lsls	r3, r3, #4
 8006bce:	1a9b      	subs	r3, r3, r2
 8006bd0:	009b      	lsls	r3, r3, #2
 8006bd2:	440b      	add	r3, r1
 8006bd4:	334c      	adds	r3, #76	@ 0x4c
 8006bd6:	2202      	movs	r2, #2
 8006bd8:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8006bda:	78fb      	ldrb	r3, [r7, #3]
 8006bdc:	015a      	lsls	r2, r3, #5
 8006bde:	693b      	ldr	r3, [r7, #16]
 8006be0:	4413      	add	r3, r2
 8006be2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006bf0:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006bf8:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8006bfa:	78fb      	ldrb	r3, [r7, #3]
 8006bfc:	015a      	lsls	r2, r3, #5
 8006bfe:	693b      	ldr	r3, [r7, #16]
 8006c00:	4413      	add	r3, r2
 8006c02:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006c06:	461a      	mov	r2, r3
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8006c0c:	78fb      	ldrb	r3, [r7, #3]
 8006c0e:	015a      	lsls	r2, r3, #5
 8006c10:	693b      	ldr	r3, [r7, #16]
 8006c12:	4413      	add	r3, r2
 8006c14:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006c18:	461a      	mov	r2, r3
 8006c1a:	2380      	movs	r3, #128	@ 0x80
 8006c1c:	6093      	str	r3, [r2, #8]
 8006c1e:	e217      	b.n	8007050 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	78fa      	ldrb	r2, [r7, #3]
 8006c26:	4611      	mov	r1, r2
 8006c28:	4618      	mov	r0, r3
 8006c2a:	f007 fb3a 	bl	800e2a2 <USB_ReadChInterrupts>
 8006c2e:	4603      	mov	r3, r0
 8006c30:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006c34:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006c38:	d11b      	bne.n	8006c72 <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8006c3a:	78fa      	ldrb	r2, [r7, #3]
 8006c3c:	6879      	ldr	r1, [r7, #4]
 8006c3e:	4613      	mov	r3, r2
 8006c40:	011b      	lsls	r3, r3, #4
 8006c42:	1a9b      	subs	r3, r3, r2
 8006c44:	009b      	lsls	r3, r3, #2
 8006c46:	440b      	add	r3, r1
 8006c48:	334d      	adds	r3, #77	@ 0x4d
 8006c4a:	2209      	movs	r2, #9
 8006c4c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	78fa      	ldrb	r2, [r7, #3]
 8006c54:	4611      	mov	r1, r2
 8006c56:	4618      	mov	r0, r3
 8006c58:	f008 f8c1 	bl	800edde <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8006c5c:	78fb      	ldrb	r3, [r7, #3]
 8006c5e:	015a      	lsls	r2, r3, #5
 8006c60:	693b      	ldr	r3, [r7, #16]
 8006c62:	4413      	add	r3, r2
 8006c64:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006c68:	461a      	mov	r2, r3
 8006c6a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006c6e:	6093      	str	r3, [r2, #8]
 8006c70:	e1ee      	b.n	8007050 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	78fa      	ldrb	r2, [r7, #3]
 8006c78:	4611      	mov	r1, r2
 8006c7a:	4618      	mov	r0, r3
 8006c7c:	f007 fb11 	bl	800e2a2 <USB_ReadChInterrupts>
 8006c80:	4603      	mov	r3, r0
 8006c82:	f003 0302 	and.w	r3, r3, #2
 8006c86:	2b02      	cmp	r3, #2
 8006c88:	f040 81df 	bne.w	800704a <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8006c8c:	78fb      	ldrb	r3, [r7, #3]
 8006c8e:	015a      	lsls	r2, r3, #5
 8006c90:	693b      	ldr	r3, [r7, #16]
 8006c92:	4413      	add	r3, r2
 8006c94:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006c98:	461a      	mov	r2, r3
 8006c9a:	2302      	movs	r3, #2
 8006c9c:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8006c9e:	78fa      	ldrb	r2, [r7, #3]
 8006ca0:	6879      	ldr	r1, [r7, #4]
 8006ca2:	4613      	mov	r3, r2
 8006ca4:	011b      	lsls	r3, r3, #4
 8006ca6:	1a9b      	subs	r3, r3, r2
 8006ca8:	009b      	lsls	r3, r3, #2
 8006caa:	440b      	add	r3, r1
 8006cac:	334d      	adds	r3, #77	@ 0x4d
 8006cae:	781b      	ldrb	r3, [r3, #0]
 8006cb0:	2b01      	cmp	r3, #1
 8006cb2:	f040 8093 	bne.w	8006ddc <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8006cb6:	78fa      	ldrb	r2, [r7, #3]
 8006cb8:	6879      	ldr	r1, [r7, #4]
 8006cba:	4613      	mov	r3, r2
 8006cbc:	011b      	lsls	r3, r3, #4
 8006cbe:	1a9b      	subs	r3, r3, r2
 8006cc0:	009b      	lsls	r3, r3, #2
 8006cc2:	440b      	add	r3, r1
 8006cc4:	334d      	adds	r3, #77	@ 0x4d
 8006cc6:	2202      	movs	r2, #2
 8006cc8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8006cca:	78fa      	ldrb	r2, [r7, #3]
 8006ccc:	6879      	ldr	r1, [r7, #4]
 8006cce:	4613      	mov	r3, r2
 8006cd0:	011b      	lsls	r3, r3, #4
 8006cd2:	1a9b      	subs	r3, r3, r2
 8006cd4:	009b      	lsls	r3, r3, #2
 8006cd6:	440b      	add	r3, r1
 8006cd8:	334c      	adds	r3, #76	@ 0x4c
 8006cda:	2201      	movs	r2, #1
 8006cdc:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8006cde:	78fa      	ldrb	r2, [r7, #3]
 8006ce0:	6879      	ldr	r1, [r7, #4]
 8006ce2:	4613      	mov	r3, r2
 8006ce4:	011b      	lsls	r3, r3, #4
 8006ce6:	1a9b      	subs	r3, r3, r2
 8006ce8:	009b      	lsls	r3, r3, #2
 8006cea:	440b      	add	r3, r1
 8006cec:	3326      	adds	r3, #38	@ 0x26
 8006cee:	781b      	ldrb	r3, [r3, #0]
 8006cf0:	2b02      	cmp	r3, #2
 8006cf2:	d00b      	beq.n	8006d0c <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8006cf4:	78fa      	ldrb	r2, [r7, #3]
 8006cf6:	6879      	ldr	r1, [r7, #4]
 8006cf8:	4613      	mov	r3, r2
 8006cfa:	011b      	lsls	r3, r3, #4
 8006cfc:	1a9b      	subs	r3, r3, r2
 8006cfe:	009b      	lsls	r3, r3, #2
 8006d00:	440b      	add	r3, r1
 8006d02:	3326      	adds	r3, #38	@ 0x26
 8006d04:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8006d06:	2b03      	cmp	r3, #3
 8006d08:	f040 8190 	bne.w	800702c <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	799b      	ldrb	r3, [r3, #6]
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d115      	bne.n	8006d40 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8006d14:	78fa      	ldrb	r2, [r7, #3]
 8006d16:	6879      	ldr	r1, [r7, #4]
 8006d18:	4613      	mov	r3, r2
 8006d1a:	011b      	lsls	r3, r3, #4
 8006d1c:	1a9b      	subs	r3, r3, r2
 8006d1e:	009b      	lsls	r3, r3, #2
 8006d20:	440b      	add	r3, r1
 8006d22:	333d      	adds	r3, #61	@ 0x3d
 8006d24:	781b      	ldrb	r3, [r3, #0]
 8006d26:	78fa      	ldrb	r2, [r7, #3]
 8006d28:	f083 0301 	eor.w	r3, r3, #1
 8006d2c:	b2d8      	uxtb	r0, r3
 8006d2e:	6879      	ldr	r1, [r7, #4]
 8006d30:	4613      	mov	r3, r2
 8006d32:	011b      	lsls	r3, r3, #4
 8006d34:	1a9b      	subs	r3, r3, r2
 8006d36:	009b      	lsls	r3, r3, #2
 8006d38:	440b      	add	r3, r1
 8006d3a:	333d      	adds	r3, #61	@ 0x3d
 8006d3c:	4602      	mov	r2, r0
 8006d3e:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	799b      	ldrb	r3, [r3, #6]
 8006d44:	2b01      	cmp	r3, #1
 8006d46:	f040 8171 	bne.w	800702c <HCD_HC_OUT_IRQHandler+0x954>
 8006d4a:	78fa      	ldrb	r2, [r7, #3]
 8006d4c:	6879      	ldr	r1, [r7, #4]
 8006d4e:	4613      	mov	r3, r2
 8006d50:	011b      	lsls	r3, r3, #4
 8006d52:	1a9b      	subs	r3, r3, r2
 8006d54:	009b      	lsls	r3, r3, #2
 8006d56:	440b      	add	r3, r1
 8006d58:	3334      	adds	r3, #52	@ 0x34
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	f000 8165 	beq.w	800702c <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8006d62:	78fa      	ldrb	r2, [r7, #3]
 8006d64:	6879      	ldr	r1, [r7, #4]
 8006d66:	4613      	mov	r3, r2
 8006d68:	011b      	lsls	r3, r3, #4
 8006d6a:	1a9b      	subs	r3, r3, r2
 8006d6c:	009b      	lsls	r3, r3, #2
 8006d6e:	440b      	add	r3, r1
 8006d70:	3334      	adds	r3, #52	@ 0x34
 8006d72:	6819      	ldr	r1, [r3, #0]
 8006d74:	78fa      	ldrb	r2, [r7, #3]
 8006d76:	6878      	ldr	r0, [r7, #4]
 8006d78:	4613      	mov	r3, r2
 8006d7a:	011b      	lsls	r3, r3, #4
 8006d7c:	1a9b      	subs	r3, r3, r2
 8006d7e:	009b      	lsls	r3, r3, #2
 8006d80:	4403      	add	r3, r0
 8006d82:	3328      	adds	r3, #40	@ 0x28
 8006d84:	881b      	ldrh	r3, [r3, #0]
 8006d86:	440b      	add	r3, r1
 8006d88:	1e59      	subs	r1, r3, #1
 8006d8a:	78fa      	ldrb	r2, [r7, #3]
 8006d8c:	6878      	ldr	r0, [r7, #4]
 8006d8e:	4613      	mov	r3, r2
 8006d90:	011b      	lsls	r3, r3, #4
 8006d92:	1a9b      	subs	r3, r3, r2
 8006d94:	009b      	lsls	r3, r3, #2
 8006d96:	4403      	add	r3, r0
 8006d98:	3328      	adds	r3, #40	@ 0x28
 8006d9a:	881b      	ldrh	r3, [r3, #0]
 8006d9c:	fbb1 f3f3 	udiv	r3, r1, r3
 8006da0:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8006da2:	68bb      	ldr	r3, [r7, #8]
 8006da4:	f003 0301 	and.w	r3, r3, #1
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	f000 813f 	beq.w	800702c <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8006dae:	78fa      	ldrb	r2, [r7, #3]
 8006db0:	6879      	ldr	r1, [r7, #4]
 8006db2:	4613      	mov	r3, r2
 8006db4:	011b      	lsls	r3, r3, #4
 8006db6:	1a9b      	subs	r3, r3, r2
 8006db8:	009b      	lsls	r3, r3, #2
 8006dba:	440b      	add	r3, r1
 8006dbc:	333d      	adds	r3, #61	@ 0x3d
 8006dbe:	781b      	ldrb	r3, [r3, #0]
 8006dc0:	78fa      	ldrb	r2, [r7, #3]
 8006dc2:	f083 0301 	eor.w	r3, r3, #1
 8006dc6:	b2d8      	uxtb	r0, r3
 8006dc8:	6879      	ldr	r1, [r7, #4]
 8006dca:	4613      	mov	r3, r2
 8006dcc:	011b      	lsls	r3, r3, #4
 8006dce:	1a9b      	subs	r3, r3, r2
 8006dd0:	009b      	lsls	r3, r3, #2
 8006dd2:	440b      	add	r3, r1
 8006dd4:	333d      	adds	r3, #61	@ 0x3d
 8006dd6:	4602      	mov	r2, r0
 8006dd8:	701a      	strb	r2, [r3, #0]
 8006dda:	e127      	b.n	800702c <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8006ddc:	78fa      	ldrb	r2, [r7, #3]
 8006dde:	6879      	ldr	r1, [r7, #4]
 8006de0:	4613      	mov	r3, r2
 8006de2:	011b      	lsls	r3, r3, #4
 8006de4:	1a9b      	subs	r3, r3, r2
 8006de6:	009b      	lsls	r3, r3, #2
 8006de8:	440b      	add	r3, r1
 8006dea:	334d      	adds	r3, #77	@ 0x4d
 8006dec:	781b      	ldrb	r3, [r3, #0]
 8006dee:	2b03      	cmp	r3, #3
 8006df0:	d120      	bne.n	8006e34 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8006df2:	78fa      	ldrb	r2, [r7, #3]
 8006df4:	6879      	ldr	r1, [r7, #4]
 8006df6:	4613      	mov	r3, r2
 8006df8:	011b      	lsls	r3, r3, #4
 8006dfa:	1a9b      	subs	r3, r3, r2
 8006dfc:	009b      	lsls	r3, r3, #2
 8006dfe:	440b      	add	r3, r1
 8006e00:	334d      	adds	r3, #77	@ 0x4d
 8006e02:	2202      	movs	r2, #2
 8006e04:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8006e06:	78fa      	ldrb	r2, [r7, #3]
 8006e08:	6879      	ldr	r1, [r7, #4]
 8006e0a:	4613      	mov	r3, r2
 8006e0c:	011b      	lsls	r3, r3, #4
 8006e0e:	1a9b      	subs	r3, r3, r2
 8006e10:	009b      	lsls	r3, r3, #2
 8006e12:	440b      	add	r3, r1
 8006e14:	331b      	adds	r3, #27
 8006e16:	781b      	ldrb	r3, [r3, #0]
 8006e18:	2b01      	cmp	r3, #1
 8006e1a:	f040 8107 	bne.w	800702c <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8006e1e:	78fa      	ldrb	r2, [r7, #3]
 8006e20:	6879      	ldr	r1, [r7, #4]
 8006e22:	4613      	mov	r3, r2
 8006e24:	011b      	lsls	r3, r3, #4
 8006e26:	1a9b      	subs	r3, r3, r2
 8006e28:	009b      	lsls	r3, r3, #2
 8006e2a:	440b      	add	r3, r1
 8006e2c:	334c      	adds	r3, #76	@ 0x4c
 8006e2e:	2202      	movs	r2, #2
 8006e30:	701a      	strb	r2, [r3, #0]
 8006e32:	e0fb      	b.n	800702c <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8006e34:	78fa      	ldrb	r2, [r7, #3]
 8006e36:	6879      	ldr	r1, [r7, #4]
 8006e38:	4613      	mov	r3, r2
 8006e3a:	011b      	lsls	r3, r3, #4
 8006e3c:	1a9b      	subs	r3, r3, r2
 8006e3e:	009b      	lsls	r3, r3, #2
 8006e40:	440b      	add	r3, r1
 8006e42:	334d      	adds	r3, #77	@ 0x4d
 8006e44:	781b      	ldrb	r3, [r3, #0]
 8006e46:	2b04      	cmp	r3, #4
 8006e48:	d13a      	bne.n	8006ec0 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8006e4a:	78fa      	ldrb	r2, [r7, #3]
 8006e4c:	6879      	ldr	r1, [r7, #4]
 8006e4e:	4613      	mov	r3, r2
 8006e50:	011b      	lsls	r3, r3, #4
 8006e52:	1a9b      	subs	r3, r3, r2
 8006e54:	009b      	lsls	r3, r3, #2
 8006e56:	440b      	add	r3, r1
 8006e58:	334d      	adds	r3, #77	@ 0x4d
 8006e5a:	2202      	movs	r2, #2
 8006e5c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8006e5e:	78fa      	ldrb	r2, [r7, #3]
 8006e60:	6879      	ldr	r1, [r7, #4]
 8006e62:	4613      	mov	r3, r2
 8006e64:	011b      	lsls	r3, r3, #4
 8006e66:	1a9b      	subs	r3, r3, r2
 8006e68:	009b      	lsls	r3, r3, #2
 8006e6a:	440b      	add	r3, r1
 8006e6c:	334c      	adds	r3, #76	@ 0x4c
 8006e6e:	2202      	movs	r2, #2
 8006e70:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8006e72:	78fa      	ldrb	r2, [r7, #3]
 8006e74:	6879      	ldr	r1, [r7, #4]
 8006e76:	4613      	mov	r3, r2
 8006e78:	011b      	lsls	r3, r3, #4
 8006e7a:	1a9b      	subs	r3, r3, r2
 8006e7c:	009b      	lsls	r3, r3, #2
 8006e7e:	440b      	add	r3, r1
 8006e80:	331b      	adds	r3, #27
 8006e82:	781b      	ldrb	r3, [r3, #0]
 8006e84:	2b01      	cmp	r3, #1
 8006e86:	f040 80d1 	bne.w	800702c <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 8006e8a:	78fa      	ldrb	r2, [r7, #3]
 8006e8c:	6879      	ldr	r1, [r7, #4]
 8006e8e:	4613      	mov	r3, r2
 8006e90:	011b      	lsls	r3, r3, #4
 8006e92:	1a9b      	subs	r3, r3, r2
 8006e94:	009b      	lsls	r3, r3, #2
 8006e96:	440b      	add	r3, r1
 8006e98:	331b      	adds	r3, #27
 8006e9a:	2200      	movs	r2, #0
 8006e9c:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8006e9e:	78fb      	ldrb	r3, [r7, #3]
 8006ea0:	015a      	lsls	r2, r3, #5
 8006ea2:	693b      	ldr	r3, [r7, #16]
 8006ea4:	4413      	add	r3, r2
 8006ea6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006eaa:	685b      	ldr	r3, [r3, #4]
 8006eac:	78fa      	ldrb	r2, [r7, #3]
 8006eae:	0151      	lsls	r1, r2, #5
 8006eb0:	693a      	ldr	r2, [r7, #16]
 8006eb2:	440a      	add	r2, r1
 8006eb4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006eb8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006ebc:	6053      	str	r3, [r2, #4]
 8006ebe:	e0b5      	b.n	800702c <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8006ec0:	78fa      	ldrb	r2, [r7, #3]
 8006ec2:	6879      	ldr	r1, [r7, #4]
 8006ec4:	4613      	mov	r3, r2
 8006ec6:	011b      	lsls	r3, r3, #4
 8006ec8:	1a9b      	subs	r3, r3, r2
 8006eca:	009b      	lsls	r3, r3, #2
 8006ecc:	440b      	add	r3, r1
 8006ece:	334d      	adds	r3, #77	@ 0x4d
 8006ed0:	781b      	ldrb	r3, [r3, #0]
 8006ed2:	2b05      	cmp	r3, #5
 8006ed4:	d114      	bne.n	8006f00 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8006ed6:	78fa      	ldrb	r2, [r7, #3]
 8006ed8:	6879      	ldr	r1, [r7, #4]
 8006eda:	4613      	mov	r3, r2
 8006edc:	011b      	lsls	r3, r3, #4
 8006ede:	1a9b      	subs	r3, r3, r2
 8006ee0:	009b      	lsls	r3, r3, #2
 8006ee2:	440b      	add	r3, r1
 8006ee4:	334d      	adds	r3, #77	@ 0x4d
 8006ee6:	2202      	movs	r2, #2
 8006ee8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8006eea:	78fa      	ldrb	r2, [r7, #3]
 8006eec:	6879      	ldr	r1, [r7, #4]
 8006eee:	4613      	mov	r3, r2
 8006ef0:	011b      	lsls	r3, r3, #4
 8006ef2:	1a9b      	subs	r3, r3, r2
 8006ef4:	009b      	lsls	r3, r3, #2
 8006ef6:	440b      	add	r3, r1
 8006ef8:	334c      	adds	r3, #76	@ 0x4c
 8006efa:	2202      	movs	r2, #2
 8006efc:	701a      	strb	r2, [r3, #0]
 8006efe:	e095      	b.n	800702c <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8006f00:	78fa      	ldrb	r2, [r7, #3]
 8006f02:	6879      	ldr	r1, [r7, #4]
 8006f04:	4613      	mov	r3, r2
 8006f06:	011b      	lsls	r3, r3, #4
 8006f08:	1a9b      	subs	r3, r3, r2
 8006f0a:	009b      	lsls	r3, r3, #2
 8006f0c:	440b      	add	r3, r1
 8006f0e:	334d      	adds	r3, #77	@ 0x4d
 8006f10:	781b      	ldrb	r3, [r3, #0]
 8006f12:	2b06      	cmp	r3, #6
 8006f14:	d114      	bne.n	8006f40 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8006f16:	78fa      	ldrb	r2, [r7, #3]
 8006f18:	6879      	ldr	r1, [r7, #4]
 8006f1a:	4613      	mov	r3, r2
 8006f1c:	011b      	lsls	r3, r3, #4
 8006f1e:	1a9b      	subs	r3, r3, r2
 8006f20:	009b      	lsls	r3, r3, #2
 8006f22:	440b      	add	r3, r1
 8006f24:	334d      	adds	r3, #77	@ 0x4d
 8006f26:	2202      	movs	r2, #2
 8006f28:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8006f2a:	78fa      	ldrb	r2, [r7, #3]
 8006f2c:	6879      	ldr	r1, [r7, #4]
 8006f2e:	4613      	mov	r3, r2
 8006f30:	011b      	lsls	r3, r3, #4
 8006f32:	1a9b      	subs	r3, r3, r2
 8006f34:	009b      	lsls	r3, r3, #2
 8006f36:	440b      	add	r3, r1
 8006f38:	334c      	adds	r3, #76	@ 0x4c
 8006f3a:	2205      	movs	r2, #5
 8006f3c:	701a      	strb	r2, [r3, #0]
 8006f3e:	e075      	b.n	800702c <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8006f40:	78fa      	ldrb	r2, [r7, #3]
 8006f42:	6879      	ldr	r1, [r7, #4]
 8006f44:	4613      	mov	r3, r2
 8006f46:	011b      	lsls	r3, r3, #4
 8006f48:	1a9b      	subs	r3, r3, r2
 8006f4a:	009b      	lsls	r3, r3, #2
 8006f4c:	440b      	add	r3, r1
 8006f4e:	334d      	adds	r3, #77	@ 0x4d
 8006f50:	781b      	ldrb	r3, [r3, #0]
 8006f52:	2b07      	cmp	r3, #7
 8006f54:	d00a      	beq.n	8006f6c <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8006f56:	78fa      	ldrb	r2, [r7, #3]
 8006f58:	6879      	ldr	r1, [r7, #4]
 8006f5a:	4613      	mov	r3, r2
 8006f5c:	011b      	lsls	r3, r3, #4
 8006f5e:	1a9b      	subs	r3, r3, r2
 8006f60:	009b      	lsls	r3, r3, #2
 8006f62:	440b      	add	r3, r1
 8006f64:	334d      	adds	r3, #77	@ 0x4d
 8006f66:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8006f68:	2b09      	cmp	r3, #9
 8006f6a:	d170      	bne.n	800704e <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8006f6c:	78fa      	ldrb	r2, [r7, #3]
 8006f6e:	6879      	ldr	r1, [r7, #4]
 8006f70:	4613      	mov	r3, r2
 8006f72:	011b      	lsls	r3, r3, #4
 8006f74:	1a9b      	subs	r3, r3, r2
 8006f76:	009b      	lsls	r3, r3, #2
 8006f78:	440b      	add	r3, r1
 8006f7a:	334d      	adds	r3, #77	@ 0x4d
 8006f7c:	2202      	movs	r2, #2
 8006f7e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8006f80:	78fa      	ldrb	r2, [r7, #3]
 8006f82:	6879      	ldr	r1, [r7, #4]
 8006f84:	4613      	mov	r3, r2
 8006f86:	011b      	lsls	r3, r3, #4
 8006f88:	1a9b      	subs	r3, r3, r2
 8006f8a:	009b      	lsls	r3, r3, #2
 8006f8c:	440b      	add	r3, r1
 8006f8e:	3344      	adds	r3, #68	@ 0x44
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	1c59      	adds	r1, r3, #1
 8006f94:	6878      	ldr	r0, [r7, #4]
 8006f96:	4613      	mov	r3, r2
 8006f98:	011b      	lsls	r3, r3, #4
 8006f9a:	1a9b      	subs	r3, r3, r2
 8006f9c:	009b      	lsls	r3, r3, #2
 8006f9e:	4403      	add	r3, r0
 8006fa0:	3344      	adds	r3, #68	@ 0x44
 8006fa2:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8006fa4:	78fa      	ldrb	r2, [r7, #3]
 8006fa6:	6879      	ldr	r1, [r7, #4]
 8006fa8:	4613      	mov	r3, r2
 8006faa:	011b      	lsls	r3, r3, #4
 8006fac:	1a9b      	subs	r3, r3, r2
 8006fae:	009b      	lsls	r3, r3, #2
 8006fb0:	440b      	add	r3, r1
 8006fb2:	3344      	adds	r3, #68	@ 0x44
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	2b02      	cmp	r3, #2
 8006fb8:	d914      	bls.n	8006fe4 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8006fba:	78fa      	ldrb	r2, [r7, #3]
 8006fbc:	6879      	ldr	r1, [r7, #4]
 8006fbe:	4613      	mov	r3, r2
 8006fc0:	011b      	lsls	r3, r3, #4
 8006fc2:	1a9b      	subs	r3, r3, r2
 8006fc4:	009b      	lsls	r3, r3, #2
 8006fc6:	440b      	add	r3, r1
 8006fc8:	3344      	adds	r3, #68	@ 0x44
 8006fca:	2200      	movs	r2, #0
 8006fcc:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8006fce:	78fa      	ldrb	r2, [r7, #3]
 8006fd0:	6879      	ldr	r1, [r7, #4]
 8006fd2:	4613      	mov	r3, r2
 8006fd4:	011b      	lsls	r3, r3, #4
 8006fd6:	1a9b      	subs	r3, r3, r2
 8006fd8:	009b      	lsls	r3, r3, #2
 8006fda:	440b      	add	r3, r1
 8006fdc:	334c      	adds	r3, #76	@ 0x4c
 8006fde:	2204      	movs	r2, #4
 8006fe0:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8006fe2:	e022      	b.n	800702a <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8006fe4:	78fa      	ldrb	r2, [r7, #3]
 8006fe6:	6879      	ldr	r1, [r7, #4]
 8006fe8:	4613      	mov	r3, r2
 8006fea:	011b      	lsls	r3, r3, #4
 8006fec:	1a9b      	subs	r3, r3, r2
 8006fee:	009b      	lsls	r3, r3, #2
 8006ff0:	440b      	add	r3, r1
 8006ff2:	334c      	adds	r3, #76	@ 0x4c
 8006ff4:	2202      	movs	r2, #2
 8006ff6:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8006ff8:	78fb      	ldrb	r3, [r7, #3]
 8006ffa:	015a      	lsls	r2, r3, #5
 8006ffc:	693b      	ldr	r3, [r7, #16]
 8006ffe:	4413      	add	r3, r2
 8007000:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800700e:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007016:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8007018:	78fb      	ldrb	r3, [r7, #3]
 800701a:	015a      	lsls	r2, r3, #5
 800701c:	693b      	ldr	r3, [r7, #16]
 800701e:	4413      	add	r3, r2
 8007020:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007024:	461a      	mov	r2, r3
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800702a:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 800702c:	78fa      	ldrb	r2, [r7, #3]
 800702e:	6879      	ldr	r1, [r7, #4]
 8007030:	4613      	mov	r3, r2
 8007032:	011b      	lsls	r3, r3, #4
 8007034:	1a9b      	subs	r3, r3, r2
 8007036:	009b      	lsls	r3, r3, #2
 8007038:	440b      	add	r3, r1
 800703a:	334c      	adds	r3, #76	@ 0x4c
 800703c:	781a      	ldrb	r2, [r3, #0]
 800703e:	78fb      	ldrb	r3, [r7, #3]
 8007040:	4619      	mov	r1, r3
 8007042:	6878      	ldr	r0, [r7, #4]
 8007044:	f00d f9a2 	bl	801438c <HAL_HCD_HC_NotifyURBChange_Callback>
 8007048:	e002      	b.n	8007050 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 800704a:	bf00      	nop
 800704c:	e000      	b.n	8007050 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 800704e:	bf00      	nop
  }
}
 8007050:	3718      	adds	r7, #24
 8007052:	46bd      	mov	sp, r7
 8007054:	bd80      	pop	{r7, pc}

08007056 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8007056:	b580      	push	{r7, lr}
 8007058:	b08a      	sub	sp, #40	@ 0x28
 800705a:	af00      	add	r7, sp, #0
 800705c:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007064:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007066:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	6a1b      	ldr	r3, [r3, #32]
 800706e:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8007070:	69fb      	ldr	r3, [r7, #28]
 8007072:	f003 030f 	and.w	r3, r3, #15
 8007076:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8007078:	69fb      	ldr	r3, [r7, #28]
 800707a:	0c5b      	lsrs	r3, r3, #17
 800707c:	f003 030f 	and.w	r3, r3, #15
 8007080:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8007082:	69fb      	ldr	r3, [r7, #28]
 8007084:	091b      	lsrs	r3, r3, #4
 8007086:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800708a:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 800708c:	697b      	ldr	r3, [r7, #20]
 800708e:	2b02      	cmp	r3, #2
 8007090:	d004      	beq.n	800709c <HCD_RXQLVL_IRQHandler+0x46>
 8007092:	697b      	ldr	r3, [r7, #20]
 8007094:	2b05      	cmp	r3, #5
 8007096:	f000 80b6 	beq.w	8007206 <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 800709a:	e0b7      	b.n	800720c <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 800709c:	693b      	ldr	r3, [r7, #16]
 800709e:	2b00      	cmp	r3, #0
 80070a0:	f000 80b3 	beq.w	800720a <HCD_RXQLVL_IRQHandler+0x1b4>
 80070a4:	6879      	ldr	r1, [r7, #4]
 80070a6:	69ba      	ldr	r2, [r7, #24]
 80070a8:	4613      	mov	r3, r2
 80070aa:	011b      	lsls	r3, r3, #4
 80070ac:	1a9b      	subs	r3, r3, r2
 80070ae:	009b      	lsls	r3, r3, #2
 80070b0:	440b      	add	r3, r1
 80070b2:	332c      	adds	r3, #44	@ 0x2c
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	f000 80a7 	beq.w	800720a <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 80070bc:	6879      	ldr	r1, [r7, #4]
 80070be:	69ba      	ldr	r2, [r7, #24]
 80070c0:	4613      	mov	r3, r2
 80070c2:	011b      	lsls	r3, r3, #4
 80070c4:	1a9b      	subs	r3, r3, r2
 80070c6:	009b      	lsls	r3, r3, #2
 80070c8:	440b      	add	r3, r1
 80070ca:	3338      	adds	r3, #56	@ 0x38
 80070cc:	681a      	ldr	r2, [r3, #0]
 80070ce:	693b      	ldr	r3, [r7, #16]
 80070d0:	18d1      	adds	r1, r2, r3
 80070d2:	6878      	ldr	r0, [r7, #4]
 80070d4:	69ba      	ldr	r2, [r7, #24]
 80070d6:	4613      	mov	r3, r2
 80070d8:	011b      	lsls	r3, r3, #4
 80070da:	1a9b      	subs	r3, r3, r2
 80070dc:	009b      	lsls	r3, r3, #2
 80070de:	4403      	add	r3, r0
 80070e0:	3334      	adds	r3, #52	@ 0x34
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	4299      	cmp	r1, r3
 80070e6:	f200 8083 	bhi.w	80071f0 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	6818      	ldr	r0, [r3, #0]
 80070ee:	6879      	ldr	r1, [r7, #4]
 80070f0:	69ba      	ldr	r2, [r7, #24]
 80070f2:	4613      	mov	r3, r2
 80070f4:	011b      	lsls	r3, r3, #4
 80070f6:	1a9b      	subs	r3, r3, r2
 80070f8:	009b      	lsls	r3, r3, #2
 80070fa:	440b      	add	r3, r1
 80070fc:	332c      	adds	r3, #44	@ 0x2c
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	693a      	ldr	r2, [r7, #16]
 8007102:	b292      	uxth	r2, r2
 8007104:	4619      	mov	r1, r3
 8007106:	f007 f861 	bl	800e1cc <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 800710a:	6879      	ldr	r1, [r7, #4]
 800710c:	69ba      	ldr	r2, [r7, #24]
 800710e:	4613      	mov	r3, r2
 8007110:	011b      	lsls	r3, r3, #4
 8007112:	1a9b      	subs	r3, r3, r2
 8007114:	009b      	lsls	r3, r3, #2
 8007116:	440b      	add	r3, r1
 8007118:	332c      	adds	r3, #44	@ 0x2c
 800711a:	681a      	ldr	r2, [r3, #0]
 800711c:	693b      	ldr	r3, [r7, #16]
 800711e:	18d1      	adds	r1, r2, r3
 8007120:	6878      	ldr	r0, [r7, #4]
 8007122:	69ba      	ldr	r2, [r7, #24]
 8007124:	4613      	mov	r3, r2
 8007126:	011b      	lsls	r3, r3, #4
 8007128:	1a9b      	subs	r3, r3, r2
 800712a:	009b      	lsls	r3, r3, #2
 800712c:	4403      	add	r3, r0
 800712e:	332c      	adds	r3, #44	@ 0x2c
 8007130:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8007132:	6879      	ldr	r1, [r7, #4]
 8007134:	69ba      	ldr	r2, [r7, #24]
 8007136:	4613      	mov	r3, r2
 8007138:	011b      	lsls	r3, r3, #4
 800713a:	1a9b      	subs	r3, r3, r2
 800713c:	009b      	lsls	r3, r3, #2
 800713e:	440b      	add	r3, r1
 8007140:	3338      	adds	r3, #56	@ 0x38
 8007142:	681a      	ldr	r2, [r3, #0]
 8007144:	693b      	ldr	r3, [r7, #16]
 8007146:	18d1      	adds	r1, r2, r3
 8007148:	6878      	ldr	r0, [r7, #4]
 800714a:	69ba      	ldr	r2, [r7, #24]
 800714c:	4613      	mov	r3, r2
 800714e:	011b      	lsls	r3, r3, #4
 8007150:	1a9b      	subs	r3, r3, r2
 8007152:	009b      	lsls	r3, r3, #2
 8007154:	4403      	add	r3, r0
 8007156:	3338      	adds	r3, #56	@ 0x38
 8007158:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 800715a:	69bb      	ldr	r3, [r7, #24]
 800715c:	015a      	lsls	r2, r3, #5
 800715e:	6a3b      	ldr	r3, [r7, #32]
 8007160:	4413      	add	r3, r2
 8007162:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007166:	691b      	ldr	r3, [r3, #16]
 8007168:	0cdb      	lsrs	r3, r3, #19
 800716a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800716e:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8007170:	6879      	ldr	r1, [r7, #4]
 8007172:	69ba      	ldr	r2, [r7, #24]
 8007174:	4613      	mov	r3, r2
 8007176:	011b      	lsls	r3, r3, #4
 8007178:	1a9b      	subs	r3, r3, r2
 800717a:	009b      	lsls	r3, r3, #2
 800717c:	440b      	add	r3, r1
 800717e:	3328      	adds	r3, #40	@ 0x28
 8007180:	881b      	ldrh	r3, [r3, #0]
 8007182:	461a      	mov	r2, r3
 8007184:	693b      	ldr	r3, [r7, #16]
 8007186:	4293      	cmp	r3, r2
 8007188:	d13f      	bne.n	800720a <HCD_RXQLVL_IRQHandler+0x1b4>
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	2b00      	cmp	r3, #0
 800718e:	d03c      	beq.n	800720a <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8007190:	69bb      	ldr	r3, [r7, #24]
 8007192:	015a      	lsls	r2, r3, #5
 8007194:	6a3b      	ldr	r3, [r7, #32]
 8007196:	4413      	add	r3, r2
 8007198:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80071a0:	68bb      	ldr	r3, [r7, #8]
 80071a2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80071a6:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 80071a8:	68bb      	ldr	r3, [r7, #8]
 80071aa:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80071ae:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 80071b0:	69bb      	ldr	r3, [r7, #24]
 80071b2:	015a      	lsls	r2, r3, #5
 80071b4:	6a3b      	ldr	r3, [r7, #32]
 80071b6:	4413      	add	r3, r2
 80071b8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80071bc:	461a      	mov	r2, r3
 80071be:	68bb      	ldr	r3, [r7, #8]
 80071c0:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 80071c2:	6879      	ldr	r1, [r7, #4]
 80071c4:	69ba      	ldr	r2, [r7, #24]
 80071c6:	4613      	mov	r3, r2
 80071c8:	011b      	lsls	r3, r3, #4
 80071ca:	1a9b      	subs	r3, r3, r2
 80071cc:	009b      	lsls	r3, r3, #2
 80071ce:	440b      	add	r3, r1
 80071d0:	333c      	adds	r3, #60	@ 0x3c
 80071d2:	781b      	ldrb	r3, [r3, #0]
 80071d4:	f083 0301 	eor.w	r3, r3, #1
 80071d8:	b2d8      	uxtb	r0, r3
 80071da:	6879      	ldr	r1, [r7, #4]
 80071dc:	69ba      	ldr	r2, [r7, #24]
 80071de:	4613      	mov	r3, r2
 80071e0:	011b      	lsls	r3, r3, #4
 80071e2:	1a9b      	subs	r3, r3, r2
 80071e4:	009b      	lsls	r3, r3, #2
 80071e6:	440b      	add	r3, r1
 80071e8:	333c      	adds	r3, #60	@ 0x3c
 80071ea:	4602      	mov	r2, r0
 80071ec:	701a      	strb	r2, [r3, #0]
      break;
 80071ee:	e00c      	b.n	800720a <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 80071f0:	6879      	ldr	r1, [r7, #4]
 80071f2:	69ba      	ldr	r2, [r7, #24]
 80071f4:	4613      	mov	r3, r2
 80071f6:	011b      	lsls	r3, r3, #4
 80071f8:	1a9b      	subs	r3, r3, r2
 80071fa:	009b      	lsls	r3, r3, #2
 80071fc:	440b      	add	r3, r1
 80071fe:	334c      	adds	r3, #76	@ 0x4c
 8007200:	2204      	movs	r2, #4
 8007202:	701a      	strb	r2, [r3, #0]
      break;
 8007204:	e001      	b.n	800720a <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8007206:	bf00      	nop
 8007208:	e000      	b.n	800720c <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 800720a:	bf00      	nop
  }
}
 800720c:	bf00      	nop
 800720e:	3728      	adds	r7, #40	@ 0x28
 8007210:	46bd      	mov	sp, r7
 8007212:	bd80      	pop	{r7, pc}

08007214 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8007214:	b580      	push	{r7, lr}
 8007216:	b086      	sub	sp, #24
 8007218:	af00      	add	r7, sp, #0
 800721a:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007222:	697b      	ldr	r3, [r7, #20]
 8007224:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8007226:	693b      	ldr	r3, [r7, #16]
 8007228:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8007230:	693b      	ldr	r3, [r7, #16]
 8007232:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 800723a:	68bb      	ldr	r3, [r7, #8]
 800723c:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8007240:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	f003 0302 	and.w	r3, r3, #2
 8007248:	2b02      	cmp	r3, #2
 800724a:	d10b      	bne.n	8007264 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	f003 0301 	and.w	r3, r3, #1
 8007252:	2b01      	cmp	r3, #1
 8007254:	d102      	bne.n	800725c <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8007256:	6878      	ldr	r0, [r7, #4]
 8007258:	f00d f87c 	bl	8014354 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 800725c:	68bb      	ldr	r3, [r7, #8]
 800725e:	f043 0302 	orr.w	r3, r3, #2
 8007262:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	f003 0308 	and.w	r3, r3, #8
 800726a:	2b08      	cmp	r3, #8
 800726c:	d132      	bne.n	80072d4 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 800726e:	68bb      	ldr	r3, [r7, #8]
 8007270:	f043 0308 	orr.w	r3, r3, #8
 8007274:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	f003 0304 	and.w	r3, r3, #4
 800727c:	2b04      	cmp	r3, #4
 800727e:	d126      	bne.n	80072ce <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	7a5b      	ldrb	r3, [r3, #9]
 8007284:	2b02      	cmp	r3, #2
 8007286:	d113      	bne.n	80072b0 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 800728e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007292:	d106      	bne.n	80072a2 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	2102      	movs	r1, #2
 800729a:	4618      	mov	r0, r3
 800729c:	f007 f920 	bl	800e4e0 <USB_InitFSLSPClkSel>
 80072a0:	e011      	b.n	80072c6 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	2101      	movs	r1, #1
 80072a8:	4618      	mov	r0, r3
 80072aa:	f007 f919 	bl	800e4e0 <USB_InitFSLSPClkSel>
 80072ae:	e00a      	b.n	80072c6 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	79db      	ldrb	r3, [r3, #7]
 80072b4:	2b01      	cmp	r3, #1
 80072b6:	d106      	bne.n	80072c6 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 80072b8:	693b      	ldr	r3, [r7, #16]
 80072ba:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80072be:	461a      	mov	r2, r3
 80072c0:	f64e 2360 	movw	r3, #60000	@ 0xea60
 80072c4:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 80072c6:	6878      	ldr	r0, [r7, #4]
 80072c8:	f00d f872 	bl	80143b0 <HAL_HCD_PortEnabled_Callback>
 80072cc:	e002      	b.n	80072d4 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 80072ce:	6878      	ldr	r0, [r7, #4]
 80072d0:	f00d f87c 	bl	80143cc <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	f003 0320 	and.w	r3, r3, #32
 80072da:	2b20      	cmp	r3, #32
 80072dc:	d103      	bne.n	80072e6 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 80072de:	68bb      	ldr	r3, [r7, #8]
 80072e0:	f043 0320 	orr.w	r3, r3, #32
 80072e4:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 80072e6:	693b      	ldr	r3, [r7, #16]
 80072e8:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80072ec:	461a      	mov	r2, r3
 80072ee:	68bb      	ldr	r3, [r7, #8]
 80072f0:	6013      	str	r3, [r2, #0]
}
 80072f2:	bf00      	nop
 80072f4:	3718      	adds	r7, #24
 80072f6:	46bd      	mov	sp, r7
 80072f8:	bd80      	pop	{r7, pc}
	...

080072fc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80072fc:	b580      	push	{r7, lr}
 80072fe:	b082      	sub	sp, #8
 8007300:	af00      	add	r7, sp, #0
 8007302:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	2b00      	cmp	r3, #0
 8007308:	d101      	bne.n	800730e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800730a:	2301      	movs	r3, #1
 800730c:	e08b      	b.n	8007426 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007314:	b2db      	uxtb	r3, r3
 8007316:	2b00      	cmp	r3, #0
 8007318:	d106      	bne.n	8007328 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	2200      	movs	r2, #0
 800731e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8007322:	6878      	ldr	r0, [r7, #4]
 8007324:	f7fa fe58 	bl	8001fd8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	2224      	movs	r2, #36	@ 0x24
 800732c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	681a      	ldr	r2, [r3, #0]
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	f022 0201 	bic.w	r2, r2, #1
 800733e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	685a      	ldr	r2, [r3, #4]
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800734c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	689a      	ldr	r2, [r3, #8]
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800735c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	68db      	ldr	r3, [r3, #12]
 8007362:	2b01      	cmp	r3, #1
 8007364:	d107      	bne.n	8007376 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	689a      	ldr	r2, [r3, #8]
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007372:	609a      	str	r2, [r3, #8]
 8007374:	e006      	b.n	8007384 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	689a      	ldr	r2, [r3, #8]
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8007382:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	68db      	ldr	r3, [r3, #12]
 8007388:	2b02      	cmp	r3, #2
 800738a:	d108      	bne.n	800739e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	685a      	ldr	r2, [r3, #4]
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800739a:	605a      	str	r2, [r3, #4]
 800739c:	e007      	b.n	80073ae <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	685a      	ldr	r2, [r3, #4]
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80073ac:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	6859      	ldr	r1, [r3, #4]
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681a      	ldr	r2, [r3, #0]
 80073b8:	4b1d      	ldr	r3, [pc, #116]	@ (8007430 <HAL_I2C_Init+0x134>)
 80073ba:	430b      	orrs	r3, r1
 80073bc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	68da      	ldr	r2, [r3, #12]
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80073cc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	691a      	ldr	r2, [r3, #16]
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	695b      	ldr	r3, [r3, #20]
 80073d6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	699b      	ldr	r3, [r3, #24]
 80073de:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	430a      	orrs	r2, r1
 80073e6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	69d9      	ldr	r1, [r3, #28]
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	6a1a      	ldr	r2, [r3, #32]
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	430a      	orrs	r2, r1
 80073f6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	681a      	ldr	r2, [r3, #0]
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	f042 0201 	orr.w	r2, r2, #1
 8007406:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	2200      	movs	r2, #0
 800740c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	2220      	movs	r2, #32
 8007412:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	2200      	movs	r2, #0
 800741a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	2200      	movs	r2, #0
 8007420:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8007424:	2300      	movs	r3, #0
}
 8007426:	4618      	mov	r0, r3
 8007428:	3708      	adds	r7, #8
 800742a:	46bd      	mov	sp, r7
 800742c:	bd80      	pop	{r7, pc}
 800742e:	bf00      	nop
 8007430:	02008000 	.word	0x02008000

08007434 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007434:	b480      	push	{r7}
 8007436:	b083      	sub	sp, #12
 8007438:	af00      	add	r7, sp, #0
 800743a:	6078      	str	r0, [r7, #4]
 800743c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007444:	b2db      	uxtb	r3, r3
 8007446:	2b20      	cmp	r3, #32
 8007448:	d138      	bne.n	80074bc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007450:	2b01      	cmp	r3, #1
 8007452:	d101      	bne.n	8007458 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8007454:	2302      	movs	r3, #2
 8007456:	e032      	b.n	80074be <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	2201      	movs	r2, #1
 800745c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	2224      	movs	r2, #36	@ 0x24
 8007464:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	681a      	ldr	r2, [r3, #0]
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	f022 0201 	bic.w	r2, r2, #1
 8007476:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	681a      	ldr	r2, [r3, #0]
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007486:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	6819      	ldr	r1, [r3, #0]
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	683a      	ldr	r2, [r7, #0]
 8007494:	430a      	orrs	r2, r1
 8007496:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	681a      	ldr	r2, [r3, #0]
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	f042 0201 	orr.w	r2, r2, #1
 80074a6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	2220      	movs	r2, #32
 80074ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	2200      	movs	r2, #0
 80074b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80074b8:	2300      	movs	r3, #0
 80074ba:	e000      	b.n	80074be <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80074bc:	2302      	movs	r3, #2
  }
}
 80074be:	4618      	mov	r0, r3
 80074c0:	370c      	adds	r7, #12
 80074c2:	46bd      	mov	sp, r7
 80074c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c8:	4770      	bx	lr

080074ca <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80074ca:	b480      	push	{r7}
 80074cc:	b085      	sub	sp, #20
 80074ce:	af00      	add	r7, sp, #0
 80074d0:	6078      	str	r0, [r7, #4]
 80074d2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80074da:	b2db      	uxtb	r3, r3
 80074dc:	2b20      	cmp	r3, #32
 80074de:	d139      	bne.n	8007554 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80074e6:	2b01      	cmp	r3, #1
 80074e8:	d101      	bne.n	80074ee <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80074ea:	2302      	movs	r3, #2
 80074ec:	e033      	b.n	8007556 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	2201      	movs	r2, #1
 80074f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	2224      	movs	r2, #36	@ 0x24
 80074fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	681a      	ldr	r2, [r3, #0]
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	f022 0201 	bic.w	r2, r2, #1
 800750c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800751c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800751e:	683b      	ldr	r3, [r7, #0]
 8007520:	021b      	lsls	r3, r3, #8
 8007522:	68fa      	ldr	r2, [r7, #12]
 8007524:	4313      	orrs	r3, r2
 8007526:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	68fa      	ldr	r2, [r7, #12]
 800752e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	681a      	ldr	r2, [r3, #0]
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	f042 0201 	orr.w	r2, r2, #1
 800753e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	2220      	movs	r2, #32
 8007544:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	2200      	movs	r2, #0
 800754c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007550:	2300      	movs	r3, #0
 8007552:	e000      	b.n	8007556 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8007554:	2302      	movs	r3, #2
  }
}
 8007556:	4618      	mov	r0, r3
 8007558:	3714      	adds	r7, #20
 800755a:	46bd      	mov	sp, r7
 800755c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007560:	4770      	bx	lr

08007562 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8007562:	b580      	push	{r7, lr}
 8007564:	b084      	sub	sp, #16
 8007566:	af00      	add	r7, sp, #0
 8007568:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	2b00      	cmp	r3, #0
 800756e:	d101      	bne.n	8007574 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8007570:	2301      	movs	r3, #1
 8007572:	e08f      	b.n	8007694 <HAL_LTDC_Init+0x132>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 800757a:	b2db      	uxtb	r3, r3
 800757c:	2b00      	cmp	r3, #0
 800757e:	d106      	bne.n	800758e <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	2200      	movs	r2, #0
 8007584:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8007588:	6878      	ldr	r0, [r7, #4]
 800758a:	f7fa fdcd 	bl	8002128 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	2202      	movs	r2, #2
 8007592:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	699a      	ldr	r2, [r3, #24]
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 80075a4:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	6999      	ldr	r1, [r3, #24]
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	685a      	ldr	r2, [r3, #4]
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	689b      	ldr	r3, [r3, #8]
 80075b4:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80075ba:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	691b      	ldr	r3, [r3, #16]
 80075c0:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	430a      	orrs	r2, r1
 80075c8:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  tmp = (hltdc->Init.HorizontalSync << 16U);
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	695b      	ldr	r3, [r3, #20]
 80075ce:	041b      	lsls	r3, r3, #16
 80075d0:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->SSCR, (tmp | hltdc->Init.VerticalSync));
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	6999      	ldr	r1, [r3, #24]
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	68fa      	ldr	r2, [r7, #12]
 80075dc:	430a      	orrs	r2, r1
 80075de:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	69db      	ldr	r3, [r3, #28]
 80075e4:	041b      	lsls	r3, r3, #16
 80075e6:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->BPCR, (tmp | hltdc->Init.AccumulatedVBP));
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	6a19      	ldr	r1, [r3, #32]
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	68fa      	ldr	r2, [r7, #12]
 80075f2:	430a      	orrs	r2, r1
 80075f4:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075fa:	041b      	lsls	r3, r3, #16
 80075fc:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->AWCR, (tmp | hltdc->Init.AccumulatedActiveH));
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	68fa      	ldr	r2, [r7, #12]
 8007608:	430a      	orrs	r2, r1
 800760a:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  tmp = (hltdc->Init.TotalWidth << 16U);
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007610:	041b      	lsls	r3, r3, #16
 8007612:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->TWCR, (tmp | hltdc->Init.TotalHeigh));
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	68fa      	ldr	r2, [r7, #12]
 800761e:	430a      	orrs	r2, r1
 8007620:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8007628:	021b      	lsls	r3, r3, #8
 800762a:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8007632:	041b      	lsls	r3, r3, #16
 8007634:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 8007644:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800764c:	68ba      	ldr	r2, [r7, #8]
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	4313      	orrs	r3, r2
 8007652:	687a      	ldr	r2, [r7, #4]
 8007654:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 8007658:	431a      	orrs	r2, r3
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	430a      	orrs	r2, r1
 8007660:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	f042 0206 	orr.w	r2, r2, #6
 8007670:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	699a      	ldr	r2, [r3, #24]
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	f042 0201 	orr.w	r2, r2, #1
 8007680:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	2200      	movs	r2, #0
 8007686:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	2201      	movs	r2, #1
 800768e:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 8007692:	2300      	movs	r3, #0
}
 8007694:	4618      	mov	r0, r3
 8007696:	3710      	adds	r7, #16
 8007698:	46bd      	mov	sp, r7
 800769a:	bd80      	pop	{r7, pc}

0800769c <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 800769c:	b580      	push	{r7, lr}
 800769e:	b084      	sub	sp, #16
 80076a0:	af00      	add	r7, sp, #0
 80076a2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80076aa:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80076b2:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	f003 0304 	and.w	r3, r3, #4
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d023      	beq.n	8007706 <HAL_LTDC_IRQHandler+0x6a>
 80076be:	68bb      	ldr	r3, [r7, #8]
 80076c0:	f003 0304 	and.w	r3, r3, #4
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d01e      	beq.n	8007706 <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	f022 0204 	bic.w	r2, r2, #4
 80076d6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	2204      	movs	r2, #4
 80076de:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80076e6:	f043 0201 	orr.w	r2, r3, #1
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	2204      	movs	r2, #4
 80076f4:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	2200      	movs	r2, #0
 80076fc:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8007700:	6878      	ldr	r0, [r7, #4]
 8007702:	f000 f86f 	bl	80077e4 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	f003 0302 	and.w	r3, r3, #2
 800770c:	2b00      	cmp	r3, #0
 800770e:	d023      	beq.n	8007758 <HAL_LTDC_IRQHandler+0xbc>
 8007710:	68bb      	ldr	r3, [r7, #8]
 8007712:	f003 0302 	and.w	r3, r3, #2
 8007716:	2b00      	cmp	r3, #0
 8007718:	d01e      	beq.n	8007758 <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	f022 0202 	bic.w	r2, r2, #2
 8007728:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	2202      	movs	r2, #2
 8007730:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007738:	f043 0202 	orr.w	r2, r3, #2
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	2204      	movs	r2, #4
 8007746:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	2200      	movs	r2, #0
 800774e:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8007752:	6878      	ldr	r0, [r7, #4]
 8007754:	f000 f846 	bl	80077e4 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	f003 0301 	and.w	r3, r3, #1
 800775e:	2b00      	cmp	r3, #0
 8007760:	d01b      	beq.n	800779a <HAL_LTDC_IRQHandler+0xfe>
 8007762:	68bb      	ldr	r3, [r7, #8]
 8007764:	f003 0301 	and.w	r3, r3, #1
 8007768:	2b00      	cmp	r3, #0
 800776a:	d016      	beq.n	800779a <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	f022 0201 	bic.w	r2, r2, #1
 800777a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	2201      	movs	r2, #1
 8007782:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	2201      	movs	r2, #1
 8007788:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	2200      	movs	r2, #0
 8007790:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 8007794:	6878      	ldr	r0, [r7, #4]
 8007796:	f000 f82f 	bl	80077f8 <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	f003 0308 	and.w	r3, r3, #8
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d01b      	beq.n	80077dc <HAL_LTDC_IRQHandler+0x140>
 80077a4:	68bb      	ldr	r3, [r7, #8]
 80077a6:	f003 0308 	and.w	r3, r3, #8
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d016      	beq.n	80077dc <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	f022 0208 	bic.w	r2, r2, #8
 80077bc:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	2208      	movs	r2, #8
 80077c4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	2201      	movs	r2, #1
 80077ca:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	2200      	movs	r2, #0
 80077d2:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 80077d6:	6878      	ldr	r0, [r7, #4]
 80077d8:	f000 f818 	bl	800780c <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 80077dc:	bf00      	nop
 80077de:	3710      	adds	r7, #16
 80077e0:	46bd      	mov	sp, r7
 80077e2:	bd80      	pop	{r7, pc}

080077e4 <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 80077e4:	b480      	push	{r7}
 80077e6:	b083      	sub	sp, #12
 80077e8:	af00      	add	r7, sp, #0
 80077ea:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 80077ec:	bf00      	nop
 80077ee:	370c      	adds	r7, #12
 80077f0:	46bd      	mov	sp, r7
 80077f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f6:	4770      	bx	lr

080077f8 <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 80077f8:	b480      	push	{r7}
 80077fa:	b083      	sub	sp, #12
 80077fc:	af00      	add	r7, sp, #0
 80077fe:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 8007800:	bf00      	nop
 8007802:	370c      	adds	r7, #12
 8007804:	46bd      	mov	sp, r7
 8007806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800780a:	4770      	bx	lr

0800780c <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 800780c:	b480      	push	{r7}
 800780e:	b083      	sub	sp, #12
 8007810:	af00      	add	r7, sp, #0
 8007812:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 8007814:	bf00      	nop
 8007816:	370c      	adds	r7, #12
 8007818:	46bd      	mov	sp, r7
 800781a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800781e:	4770      	bx	lr

08007820 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8007820:	b5b0      	push	{r4, r5, r7, lr}
 8007822:	b084      	sub	sp, #16
 8007824:	af00      	add	r7, sp, #0
 8007826:	60f8      	str	r0, [r7, #12]
 8007828:	60b9      	str	r1, [r7, #8]
 800782a:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 8007832:	2b01      	cmp	r3, #1
 8007834:	d101      	bne.n	800783a <HAL_LTDC_ConfigLayer+0x1a>
 8007836:	2302      	movs	r3, #2
 8007838:	e02c      	b.n	8007894 <HAL_LTDC_ConfigLayer+0x74>
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	2201      	movs	r2, #1
 800783e:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	2202      	movs	r2, #2
 8007846:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 800784a:	68fa      	ldr	r2, [r7, #12]
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	2134      	movs	r1, #52	@ 0x34
 8007850:	fb01 f303 	mul.w	r3, r1, r3
 8007854:	4413      	add	r3, r2
 8007856:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800785a:	68bb      	ldr	r3, [r7, #8]
 800785c:	4614      	mov	r4, r2
 800785e:	461d      	mov	r5, r3
 8007860:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007862:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007864:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007866:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007868:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800786a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800786c:	682b      	ldr	r3, [r5, #0]
 800786e:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8007870:	687a      	ldr	r2, [r7, #4]
 8007872:	68b9      	ldr	r1, [r7, #8]
 8007874:	68f8      	ldr	r0, [r7, #12]
 8007876:	f000 f811 	bl	800789c <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	2201      	movs	r2, #1
 8007880:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	2201      	movs	r2, #1
 8007886:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	2200      	movs	r2, #0
 800788e:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 8007892:	2300      	movs	r3, #0
}
 8007894:	4618      	mov	r0, r3
 8007896:	3710      	adds	r7, #16
 8007898:	46bd      	mov	sp, r7
 800789a:	bdb0      	pop	{r4, r5, r7, pc}

0800789c <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 800789c:	b480      	push	{r7}
 800789e:	b089      	sub	sp, #36	@ 0x24
 80078a0:	af00      	add	r7, sp, #0
 80078a2:	60f8      	str	r0, [r7, #12]
 80078a4:	60b9      	str	r1, [r7, #8]
 80078a6:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 80078a8:	68bb      	ldr	r3, [r7, #8]
 80078aa:	685a      	ldr	r2, [r3, #4]
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	68db      	ldr	r3, [r3, #12]
 80078b2:	0c1b      	lsrs	r3, r3, #16
 80078b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80078b8:	4413      	add	r3, r2
 80078ba:	041b      	lsls	r3, r3, #16
 80078bc:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	461a      	mov	r2, r3
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	01db      	lsls	r3, r3, #7
 80078c8:	4413      	add	r3, r2
 80078ca:	3384      	adds	r3, #132	@ 0x84
 80078cc:	685b      	ldr	r3, [r3, #4]
 80078ce:	68fa      	ldr	r2, [r7, #12]
 80078d0:	6812      	ldr	r2, [r2, #0]
 80078d2:	4611      	mov	r1, r2
 80078d4:	687a      	ldr	r2, [r7, #4]
 80078d6:	01d2      	lsls	r2, r2, #7
 80078d8:	440a      	add	r2, r1
 80078da:	3284      	adds	r2, #132	@ 0x84
 80078dc:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 80078e0:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80078e2:	68bb      	ldr	r3, [r7, #8]
 80078e4:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	68db      	ldr	r3, [r3, #12]
 80078ec:	0c1b      	lsrs	r3, r3, #16
 80078ee:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80078f2:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80078f4:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	4619      	mov	r1, r3
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	01db      	lsls	r3, r3, #7
 8007900:	440b      	add	r3, r1
 8007902:	3384      	adds	r3, #132	@ 0x84
 8007904:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8007906:	69fb      	ldr	r3, [r7, #28]
 8007908:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800790a:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 800790c:	68bb      	ldr	r3, [r7, #8]
 800790e:	68da      	ldr	r2, [r3, #12]
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	68db      	ldr	r3, [r3, #12]
 8007916:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800791a:	4413      	add	r3, r2
 800791c:	041b      	lsls	r3, r3, #16
 800791e:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	461a      	mov	r2, r3
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	01db      	lsls	r3, r3, #7
 800792a:	4413      	add	r3, r2
 800792c:	3384      	adds	r3, #132	@ 0x84
 800792e:	689b      	ldr	r3, [r3, #8]
 8007930:	68fa      	ldr	r2, [r7, #12]
 8007932:	6812      	ldr	r2, [r2, #0]
 8007934:	4611      	mov	r1, r2
 8007936:	687a      	ldr	r2, [r7, #4]
 8007938:	01d2      	lsls	r2, r2, #7
 800793a:	440a      	add	r2, r1
 800793c:	3284      	adds	r2, #132	@ 0x84
 800793e:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8007942:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8007944:	68bb      	ldr	r3, [r7, #8]
 8007946:	689a      	ldr	r2, [r3, #8]
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	68db      	ldr	r3, [r3, #12]
 800794e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007952:	4413      	add	r3, r2
 8007954:	1c5a      	adds	r2, r3, #1
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	4619      	mov	r1, r3
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	01db      	lsls	r3, r3, #7
 8007960:	440b      	add	r3, r1
 8007962:	3384      	adds	r3, #132	@ 0x84
 8007964:	4619      	mov	r1, r3
 8007966:	69fb      	ldr	r3, [r7, #28]
 8007968:	4313      	orrs	r3, r2
 800796a:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	461a      	mov	r2, r3
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	01db      	lsls	r3, r3, #7
 8007976:	4413      	add	r3, r2
 8007978:	3384      	adds	r3, #132	@ 0x84
 800797a:	691b      	ldr	r3, [r3, #16]
 800797c:	68fa      	ldr	r2, [r7, #12]
 800797e:	6812      	ldr	r2, [r2, #0]
 8007980:	4611      	mov	r1, r2
 8007982:	687a      	ldr	r2, [r7, #4]
 8007984:	01d2      	lsls	r2, r2, #7
 8007986:	440a      	add	r2, r1
 8007988:	3284      	adds	r2, #132	@ 0x84
 800798a:	f023 0307 	bic.w	r3, r3, #7
 800798e:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	461a      	mov	r2, r3
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	01db      	lsls	r3, r3, #7
 800799a:	4413      	add	r3, r2
 800799c:	3384      	adds	r3, #132	@ 0x84
 800799e:	461a      	mov	r2, r3
 80079a0:	68bb      	ldr	r3, [r7, #8]
 80079a2:	691b      	ldr	r3, [r3, #16]
 80079a4:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 80079a6:	68bb      	ldr	r3, [r7, #8]
 80079a8:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80079ac:	021b      	lsls	r3, r3, #8
 80079ae:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 80079b0:	68bb      	ldr	r3, [r7, #8]
 80079b2:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 80079b6:	041b      	lsls	r3, r3, #16
 80079b8:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 80079ba:	68bb      	ldr	r3, [r7, #8]
 80079bc:	699b      	ldr	r3, [r3, #24]
 80079be:	061b      	lsls	r3, r3, #24
 80079c0:	617b      	str	r3, [r7, #20]
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->DCCR, (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2));
 80079c2:	68bb      	ldr	r3, [r7, #8]
 80079c4:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80079c8:	461a      	mov	r2, r3
 80079ca:	69fb      	ldr	r3, [r7, #28]
 80079cc:	431a      	orrs	r2, r3
 80079ce:	69bb      	ldr	r3, [r7, #24]
 80079d0:	431a      	orrs	r2, r3
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	4619      	mov	r1, r3
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	01db      	lsls	r3, r3, #7
 80079dc:	440b      	add	r3, r1
 80079de:	3384      	adds	r3, #132	@ 0x84
 80079e0:	4619      	mov	r1, r3
 80079e2:	697b      	ldr	r3, [r7, #20]
 80079e4:	4313      	orrs	r3, r2
 80079e6:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	461a      	mov	r2, r3
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	01db      	lsls	r3, r3, #7
 80079f2:	4413      	add	r3, r2
 80079f4:	3384      	adds	r3, #132	@ 0x84
 80079f6:	695b      	ldr	r3, [r3, #20]
 80079f8:	68fa      	ldr	r2, [r7, #12]
 80079fa:	6812      	ldr	r2, [r2, #0]
 80079fc:	4611      	mov	r1, r2
 80079fe:	687a      	ldr	r2, [r7, #4]
 8007a00:	01d2      	lsls	r2, r2, #7
 8007a02:	440a      	add	r2, r1
 8007a04:	3284      	adds	r2, #132	@ 0x84
 8007a06:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8007a0a:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	461a      	mov	r2, r3
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	01db      	lsls	r3, r3, #7
 8007a16:	4413      	add	r3, r2
 8007a18:	3384      	adds	r3, #132	@ 0x84
 8007a1a:	461a      	mov	r2, r3
 8007a1c:	68bb      	ldr	r3, [r7, #8]
 8007a1e:	695b      	ldr	r3, [r3, #20]
 8007a20:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	461a      	mov	r2, r3
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	01db      	lsls	r3, r3, #7
 8007a2c:	4413      	add	r3, r2
 8007a2e:	3384      	adds	r3, #132	@ 0x84
 8007a30:	69da      	ldr	r2, [r3, #28]
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	4619      	mov	r1, r3
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	01db      	lsls	r3, r3, #7
 8007a3c:	440b      	add	r3, r1
 8007a3e:	3384      	adds	r3, #132	@ 0x84
 8007a40:	4619      	mov	r1, r3
 8007a42:	4b4f      	ldr	r3, [pc, #316]	@ (8007b80 <LTDC_SetConfig+0x2e4>)
 8007a44:	4013      	ands	r3, r2
 8007a46:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8007a48:	68bb      	ldr	r3, [r7, #8]
 8007a4a:	69da      	ldr	r2, [r3, #28]
 8007a4c:	68bb      	ldr	r3, [r7, #8]
 8007a4e:	6a1b      	ldr	r3, [r3, #32]
 8007a50:	68f9      	ldr	r1, [r7, #12]
 8007a52:	6809      	ldr	r1, [r1, #0]
 8007a54:	4608      	mov	r0, r1
 8007a56:	6879      	ldr	r1, [r7, #4]
 8007a58:	01c9      	lsls	r1, r1, #7
 8007a5a:	4401      	add	r1, r0
 8007a5c:	3184      	adds	r1, #132	@ 0x84
 8007a5e:	4313      	orrs	r3, r2
 8007a60:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->CFBAR, pLayerCfg->FBStartAdress);
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	461a      	mov	r2, r3
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	01db      	lsls	r3, r3, #7
 8007a6c:	4413      	add	r3, r2
 8007a6e:	3384      	adds	r3, #132	@ 0x84
 8007a70:	461a      	mov	r2, r3
 8007a72:	68bb      	ldr	r3, [r7, #8]
 8007a74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a76:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8007a78:	68bb      	ldr	r3, [r7, #8]
 8007a7a:	691b      	ldr	r3, [r3, #16]
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d102      	bne.n	8007a86 <LTDC_SetConfig+0x1ea>
  {
    tmp = 4U;
 8007a80:	2304      	movs	r3, #4
 8007a82:	61fb      	str	r3, [r7, #28]
 8007a84:	e01b      	b.n	8007abe <LTDC_SetConfig+0x222>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8007a86:	68bb      	ldr	r3, [r7, #8]
 8007a88:	691b      	ldr	r3, [r3, #16]
 8007a8a:	2b01      	cmp	r3, #1
 8007a8c:	d102      	bne.n	8007a94 <LTDC_SetConfig+0x1f8>
  {
    tmp = 3U;
 8007a8e:	2303      	movs	r3, #3
 8007a90:	61fb      	str	r3, [r7, #28]
 8007a92:	e014      	b.n	8007abe <LTDC_SetConfig+0x222>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8007a94:	68bb      	ldr	r3, [r7, #8]
 8007a96:	691b      	ldr	r3, [r3, #16]
 8007a98:	2b04      	cmp	r3, #4
 8007a9a:	d00b      	beq.n	8007ab4 <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8007a9c:	68bb      	ldr	r3, [r7, #8]
 8007a9e:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8007aa0:	2b02      	cmp	r3, #2
 8007aa2:	d007      	beq.n	8007ab4 <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8007aa4:	68bb      	ldr	r3, [r7, #8]
 8007aa6:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8007aa8:	2b03      	cmp	r3, #3
 8007aaa:	d003      	beq.n	8007ab4 <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8007aac:	68bb      	ldr	r3, [r7, #8]
 8007aae:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8007ab0:	2b07      	cmp	r3, #7
 8007ab2:	d102      	bne.n	8007aba <LTDC_SetConfig+0x21e>
  {
    tmp = 2U;
 8007ab4:	2302      	movs	r3, #2
 8007ab6:	61fb      	str	r3, [r7, #28]
 8007ab8:	e001      	b.n	8007abe <LTDC_SetConfig+0x222>
  }
  else
  {
    tmp = 1U;
 8007aba:	2301      	movs	r3, #1
 8007abc:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	461a      	mov	r2, r3
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	01db      	lsls	r3, r3, #7
 8007ac8:	4413      	add	r3, r2
 8007aca:	3384      	adds	r3, #132	@ 0x84
 8007acc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ace:	68fa      	ldr	r2, [r7, #12]
 8007ad0:	6812      	ldr	r2, [r2, #0]
 8007ad2:	4611      	mov	r1, r2
 8007ad4:	687a      	ldr	r2, [r7, #4]
 8007ad6:	01d2      	lsls	r2, r2, #7
 8007ad8:	440a      	add	r2, r1
 8007ada:	3284      	adds	r2, #132	@ 0x84
 8007adc:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 8007ae0:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8007ae2:	68bb      	ldr	r3, [r7, #8]
 8007ae4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ae6:	69fa      	ldr	r2, [r7, #28]
 8007ae8:	fb02 f303 	mul.w	r3, r2, r3
 8007aec:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8007aee:	68bb      	ldr	r3, [r7, #8]
 8007af0:	6859      	ldr	r1, [r3, #4]
 8007af2:	68bb      	ldr	r3, [r7, #8]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	1acb      	subs	r3, r1, r3
 8007af8:	69f9      	ldr	r1, [r7, #28]
 8007afa:	fb01 f303 	mul.w	r3, r1, r3
 8007afe:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8007b00:	68f9      	ldr	r1, [r7, #12]
 8007b02:	6809      	ldr	r1, [r1, #0]
 8007b04:	4608      	mov	r0, r1
 8007b06:	6879      	ldr	r1, [r7, #4]
 8007b08:	01c9      	lsls	r1, r1, #7
 8007b0a:	4401      	add	r1, r0
 8007b0c:	3184      	adds	r1, #132	@ 0x84
 8007b0e:	4313      	orrs	r3, r2
 8007b10:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	461a      	mov	r2, r3
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	01db      	lsls	r3, r3, #7
 8007b1c:	4413      	add	r3, r2
 8007b1e:	3384      	adds	r3, #132	@ 0x84
 8007b20:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	4619      	mov	r1, r3
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	01db      	lsls	r3, r3, #7
 8007b2c:	440b      	add	r3, r1
 8007b2e:	3384      	adds	r3, #132	@ 0x84
 8007b30:	4619      	mov	r1, r3
 8007b32:	4b14      	ldr	r3, [pc, #80]	@ (8007b84 <LTDC_SetConfig+0x2e8>)
 8007b34:	4013      	ands	r3, r2
 8007b36:	630b      	str	r3, [r1, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	461a      	mov	r2, r3
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	01db      	lsls	r3, r3, #7
 8007b42:	4413      	add	r3, r2
 8007b44:	3384      	adds	r3, #132	@ 0x84
 8007b46:	461a      	mov	r2, r3
 8007b48:	68bb      	ldr	r3, [r7, #8]
 8007b4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b4c:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	461a      	mov	r2, r3
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	01db      	lsls	r3, r3, #7
 8007b58:	4413      	add	r3, r2
 8007b5a:	3384      	adds	r3, #132	@ 0x84
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	68fa      	ldr	r2, [r7, #12]
 8007b60:	6812      	ldr	r2, [r2, #0]
 8007b62:	4611      	mov	r1, r2
 8007b64:	687a      	ldr	r2, [r7, #4]
 8007b66:	01d2      	lsls	r2, r2, #7
 8007b68:	440a      	add	r2, r1
 8007b6a:	3284      	adds	r2, #132	@ 0x84
 8007b6c:	f043 0301 	orr.w	r3, r3, #1
 8007b70:	6013      	str	r3, [r2, #0]
}
 8007b72:	bf00      	nop
 8007b74:	3724      	adds	r7, #36	@ 0x24
 8007b76:	46bd      	mov	sp, r7
 8007b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b7c:	4770      	bx	lr
 8007b7e:	bf00      	nop
 8007b80:	fffff8f8 	.word	0xfffff8f8
 8007b84:	fffff800 	.word	0xfffff800

08007b88 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8007b88:	b480      	push	{r7}
 8007b8a:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007b8c:	4b05      	ldr	r3, [pc, #20]	@ (8007ba4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	4a04      	ldr	r2, [pc, #16]	@ (8007ba4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8007b92:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007b96:	6013      	str	r3, [r2, #0]
}
 8007b98:	bf00      	nop
 8007b9a:	46bd      	mov	sp, r7
 8007b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba0:	4770      	bx	lr
 8007ba2:	bf00      	nop
 8007ba4:	40007000 	.word	0x40007000

08007ba8 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8007ba8:	b580      	push	{r7, lr}
 8007baa:	b082      	sub	sp, #8
 8007bac:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8007bae:	2300      	movs	r3, #0
 8007bb0:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8007bb2:	4b23      	ldr	r3, [pc, #140]	@ (8007c40 <HAL_PWREx_EnableOverDrive+0x98>)
 8007bb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007bb6:	4a22      	ldr	r2, [pc, #136]	@ (8007c40 <HAL_PWREx_EnableOverDrive+0x98>)
 8007bb8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007bbc:	6413      	str	r3, [r2, #64]	@ 0x40
 8007bbe:	4b20      	ldr	r3, [pc, #128]	@ (8007c40 <HAL_PWREx_EnableOverDrive+0x98>)
 8007bc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007bc2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007bc6:	603b      	str	r3, [r7, #0]
 8007bc8:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8007bca:	4b1e      	ldr	r3, [pc, #120]	@ (8007c44 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	4a1d      	ldr	r2, [pc, #116]	@ (8007c44 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007bd0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007bd4:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007bd6:	f7fb fa57 	bl	8003088 <HAL_GetTick>
 8007bda:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8007bdc:	e009      	b.n	8007bf2 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8007bde:	f7fb fa53 	bl	8003088 <HAL_GetTick>
 8007be2:	4602      	mov	r2, r0
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	1ad3      	subs	r3, r2, r3
 8007be8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007bec:	d901      	bls.n	8007bf2 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8007bee:	2303      	movs	r3, #3
 8007bf0:	e022      	b.n	8007c38 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8007bf2:	4b14      	ldr	r3, [pc, #80]	@ (8007c44 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007bf4:	685b      	ldr	r3, [r3, #4]
 8007bf6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007bfa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007bfe:	d1ee      	bne.n	8007bde <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8007c00:	4b10      	ldr	r3, [pc, #64]	@ (8007c44 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	4a0f      	ldr	r2, [pc, #60]	@ (8007c44 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007c06:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007c0a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007c0c:	f7fb fa3c 	bl	8003088 <HAL_GetTick>
 8007c10:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8007c12:	e009      	b.n	8007c28 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8007c14:	f7fb fa38 	bl	8003088 <HAL_GetTick>
 8007c18:	4602      	mov	r2, r0
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	1ad3      	subs	r3, r2, r3
 8007c1e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007c22:	d901      	bls.n	8007c28 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8007c24:	2303      	movs	r3, #3
 8007c26:	e007      	b.n	8007c38 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8007c28:	4b06      	ldr	r3, [pc, #24]	@ (8007c44 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007c2a:	685b      	ldr	r3, [r3, #4]
 8007c2c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007c30:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007c34:	d1ee      	bne.n	8007c14 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8007c36:	2300      	movs	r3, #0
}
 8007c38:	4618      	mov	r0, r3
 8007c3a:	3708      	adds	r7, #8
 8007c3c:	46bd      	mov	sp, r7
 8007c3e:	bd80      	pop	{r7, pc}
 8007c40:	40023800 	.word	0x40023800
 8007c44:	40007000 	.word	0x40007000

08007c48 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8007c48:	b580      	push	{r7, lr}
 8007c4a:	b086      	sub	sp, #24
 8007c4c:	af02      	add	r7, sp, #8
 8007c4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8007c50:	f7fb fa1a 	bl	8003088 <HAL_GetTick>
 8007c54:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d101      	bne.n	8007c60 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8007c5c:	2301      	movs	r3, #1
 8007c5e:	e067      	b.n	8007d30 <HAL_QSPI_Init+0xe8>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007c66:	b2db      	uxtb	r3, r3
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d10b      	bne.n	8007c84 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	2200      	movs	r2, #0
 8007c70:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8007c74:	6878      	ldr	r0, [r7, #4]
 8007c76:	f7fa fb1f 	bl	80022b8 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8007c7a:	f241 3188 	movw	r1, #5000	@ 0x1388
 8007c7e:	6878      	ldr	r0, [r7, #4]
 8007c80:	f000 f85e 	bl	8007d40 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	689b      	ldr	r3, [r3, #8]
 8007c92:	3b01      	subs	r3, #1
 8007c94:	021a      	lsls	r2, r3, #8
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	430a      	orrs	r2, r1
 8007c9c:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007ca2:	9300      	str	r3, [sp, #0]
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	2200      	movs	r2, #0
 8007ca8:	2120      	movs	r1, #32
 8007caa:	6878      	ldr	r0, [r7, #4]
 8007cac:	f000 f856 	bl	8007d5c <QSPI_WaitFlagStateUntilTimeout>
 8007cb0:	4603      	mov	r3, r0
 8007cb2:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8007cb4:	7afb      	ldrb	r3, [r7, #11]
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d135      	bne.n	8007d26 <HAL_QSPI_Init+0xde>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	681a      	ldr	r2, [r3, #0]
 8007cc0:	4b1d      	ldr	r3, [pc, #116]	@ (8007d38 <HAL_QSPI_Init+0xf0>)
 8007cc2:	4013      	ands	r3, r2
 8007cc4:	687a      	ldr	r2, [r7, #4]
 8007cc6:	6852      	ldr	r2, [r2, #4]
 8007cc8:	0611      	lsls	r1, r2, #24
 8007cca:	687a      	ldr	r2, [r7, #4]
 8007ccc:	68d2      	ldr	r2, [r2, #12]
 8007cce:	4311      	orrs	r1, r2
 8007cd0:	687a      	ldr	r2, [r7, #4]
 8007cd2:	69d2      	ldr	r2, [r2, #28]
 8007cd4:	4311      	orrs	r1, r2
 8007cd6:	687a      	ldr	r2, [r7, #4]
 8007cd8:	6a12      	ldr	r2, [r2, #32]
 8007cda:	4311      	orrs	r1, r2
 8007cdc:	687a      	ldr	r2, [r7, #4]
 8007cde:	6812      	ldr	r2, [r2, #0]
 8007ce0:	430b      	orrs	r3, r1
 8007ce2:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	685a      	ldr	r2, [r3, #4]
 8007cea:	4b14      	ldr	r3, [pc, #80]	@ (8007d3c <HAL_QSPI_Init+0xf4>)
 8007cec:	4013      	ands	r3, r2
 8007cee:	687a      	ldr	r2, [r7, #4]
 8007cf0:	6912      	ldr	r2, [r2, #16]
 8007cf2:	0411      	lsls	r1, r2, #16
 8007cf4:	687a      	ldr	r2, [r7, #4]
 8007cf6:	6952      	ldr	r2, [r2, #20]
 8007cf8:	4311      	orrs	r1, r2
 8007cfa:	687a      	ldr	r2, [r7, #4]
 8007cfc:	6992      	ldr	r2, [r2, #24]
 8007cfe:	4311      	orrs	r1, r2
 8007d00:	687a      	ldr	r2, [r7, #4]
 8007d02:	6812      	ldr	r2, [r2, #0]
 8007d04:	430b      	orrs	r3, r1
 8007d06:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	681a      	ldr	r2, [r3, #0]
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	f042 0201 	orr.w	r2, r2, #1
 8007d16:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	2200      	movs	r2, #0
 8007d1c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	2201      	movs	r2, #1
 8007d22:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	2200      	movs	r2, #0
 8007d2a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Return function status */
  return status;
 8007d2e:	7afb      	ldrb	r3, [r7, #11]
}
 8007d30:	4618      	mov	r0, r3
 8007d32:	3710      	adds	r7, #16
 8007d34:	46bd      	mov	sp, r7
 8007d36:	bd80      	pop	{r7, pc}
 8007d38:	00ffff2f 	.word	0x00ffff2f
 8007d3c:	ffe0f8fe 	.word	0xffe0f8fe

08007d40 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8007d40:	b480      	push	{r7}
 8007d42:	b083      	sub	sp, #12
 8007d44:	af00      	add	r7, sp, #0
 8007d46:	6078      	str	r0, [r7, #4]
 8007d48:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	683a      	ldr	r2, [r7, #0]
 8007d4e:	649a      	str	r2, [r3, #72]	@ 0x48
}
 8007d50:	bf00      	nop
 8007d52:	370c      	adds	r7, #12
 8007d54:	46bd      	mov	sp, r7
 8007d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d5a:	4770      	bx	lr

08007d5c <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8007d5c:	b580      	push	{r7, lr}
 8007d5e:	b084      	sub	sp, #16
 8007d60:	af00      	add	r7, sp, #0
 8007d62:	60f8      	str	r0, [r7, #12]
 8007d64:	60b9      	str	r1, [r7, #8]
 8007d66:	603b      	str	r3, [r7, #0]
 8007d68:	4613      	mov	r3, r2
 8007d6a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8007d6c:	e01a      	b.n	8007da4 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007d6e:	69bb      	ldr	r3, [r7, #24]
 8007d70:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007d74:	d016      	beq.n	8007da4 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007d76:	f7fb f987 	bl	8003088 <HAL_GetTick>
 8007d7a:	4602      	mov	r2, r0
 8007d7c:	683b      	ldr	r3, [r7, #0]
 8007d7e:	1ad3      	subs	r3, r2, r3
 8007d80:	69ba      	ldr	r2, [r7, #24]
 8007d82:	429a      	cmp	r2, r3
 8007d84:	d302      	bcc.n	8007d8c <QSPI_WaitFlagStateUntilTimeout+0x30>
 8007d86:	69bb      	ldr	r3, [r7, #24]
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d10b      	bne.n	8007da4 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	2204      	movs	r2, #4
 8007d90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007d98:	f043 0201 	orr.w	r2, r3, #1
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	645a      	str	r2, [r3, #68]	@ 0x44

        return HAL_ERROR;
 8007da0:	2301      	movs	r3, #1
 8007da2:	e00e      	b.n	8007dc2 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	689a      	ldr	r2, [r3, #8]
 8007daa:	68bb      	ldr	r3, [r7, #8]
 8007dac:	4013      	ands	r3, r2
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	bf14      	ite	ne
 8007db2:	2301      	movne	r3, #1
 8007db4:	2300      	moveq	r3, #0
 8007db6:	b2db      	uxtb	r3, r3
 8007db8:	461a      	mov	r2, r3
 8007dba:	79fb      	ldrb	r3, [r7, #7]
 8007dbc:	429a      	cmp	r2, r3
 8007dbe:	d1d6      	bne.n	8007d6e <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007dc0:	2300      	movs	r3, #0
}
 8007dc2:	4618      	mov	r0, r3
 8007dc4:	3710      	adds	r7, #16
 8007dc6:	46bd      	mov	sp, r7
 8007dc8:	bd80      	pop	{r7, pc}
	...

08007dcc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007dcc:	b580      	push	{r7, lr}
 8007dce:	b086      	sub	sp, #24
 8007dd0:	af00      	add	r7, sp, #0
 8007dd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8007dd4:	2300      	movs	r3, #0
 8007dd6:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d101      	bne.n	8007de2 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8007dde:	2301      	movs	r3, #1
 8007de0:	e291      	b.n	8008306 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	f003 0301 	and.w	r3, r3, #1
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	f000 8087 	beq.w	8007efe <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8007df0:	4b96      	ldr	r3, [pc, #600]	@ (800804c <HAL_RCC_OscConfig+0x280>)
 8007df2:	689b      	ldr	r3, [r3, #8]
 8007df4:	f003 030c 	and.w	r3, r3, #12
 8007df8:	2b04      	cmp	r3, #4
 8007dfa:	d00c      	beq.n	8007e16 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007dfc:	4b93      	ldr	r3, [pc, #588]	@ (800804c <HAL_RCC_OscConfig+0x280>)
 8007dfe:	689b      	ldr	r3, [r3, #8]
 8007e00:	f003 030c 	and.w	r3, r3, #12
 8007e04:	2b08      	cmp	r3, #8
 8007e06:	d112      	bne.n	8007e2e <HAL_RCC_OscConfig+0x62>
 8007e08:	4b90      	ldr	r3, [pc, #576]	@ (800804c <HAL_RCC_OscConfig+0x280>)
 8007e0a:	685b      	ldr	r3, [r3, #4]
 8007e0c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007e10:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007e14:	d10b      	bne.n	8007e2e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007e16:	4b8d      	ldr	r3, [pc, #564]	@ (800804c <HAL_RCC_OscConfig+0x280>)
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d06c      	beq.n	8007efc <HAL_RCC_OscConfig+0x130>
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	685b      	ldr	r3, [r3, #4]
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d168      	bne.n	8007efc <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8007e2a:	2301      	movs	r3, #1
 8007e2c:	e26b      	b.n	8008306 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	685b      	ldr	r3, [r3, #4]
 8007e32:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007e36:	d106      	bne.n	8007e46 <HAL_RCC_OscConfig+0x7a>
 8007e38:	4b84      	ldr	r3, [pc, #528]	@ (800804c <HAL_RCC_OscConfig+0x280>)
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	4a83      	ldr	r2, [pc, #524]	@ (800804c <HAL_RCC_OscConfig+0x280>)
 8007e3e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007e42:	6013      	str	r3, [r2, #0]
 8007e44:	e02e      	b.n	8007ea4 <HAL_RCC_OscConfig+0xd8>
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	685b      	ldr	r3, [r3, #4]
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d10c      	bne.n	8007e68 <HAL_RCC_OscConfig+0x9c>
 8007e4e:	4b7f      	ldr	r3, [pc, #508]	@ (800804c <HAL_RCC_OscConfig+0x280>)
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	4a7e      	ldr	r2, [pc, #504]	@ (800804c <HAL_RCC_OscConfig+0x280>)
 8007e54:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007e58:	6013      	str	r3, [r2, #0]
 8007e5a:	4b7c      	ldr	r3, [pc, #496]	@ (800804c <HAL_RCC_OscConfig+0x280>)
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	4a7b      	ldr	r2, [pc, #492]	@ (800804c <HAL_RCC_OscConfig+0x280>)
 8007e60:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007e64:	6013      	str	r3, [r2, #0]
 8007e66:	e01d      	b.n	8007ea4 <HAL_RCC_OscConfig+0xd8>
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	685b      	ldr	r3, [r3, #4]
 8007e6c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007e70:	d10c      	bne.n	8007e8c <HAL_RCC_OscConfig+0xc0>
 8007e72:	4b76      	ldr	r3, [pc, #472]	@ (800804c <HAL_RCC_OscConfig+0x280>)
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	4a75      	ldr	r2, [pc, #468]	@ (800804c <HAL_RCC_OscConfig+0x280>)
 8007e78:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007e7c:	6013      	str	r3, [r2, #0]
 8007e7e:	4b73      	ldr	r3, [pc, #460]	@ (800804c <HAL_RCC_OscConfig+0x280>)
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	4a72      	ldr	r2, [pc, #456]	@ (800804c <HAL_RCC_OscConfig+0x280>)
 8007e84:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007e88:	6013      	str	r3, [r2, #0]
 8007e8a:	e00b      	b.n	8007ea4 <HAL_RCC_OscConfig+0xd8>
 8007e8c:	4b6f      	ldr	r3, [pc, #444]	@ (800804c <HAL_RCC_OscConfig+0x280>)
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	4a6e      	ldr	r2, [pc, #440]	@ (800804c <HAL_RCC_OscConfig+0x280>)
 8007e92:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007e96:	6013      	str	r3, [r2, #0]
 8007e98:	4b6c      	ldr	r3, [pc, #432]	@ (800804c <HAL_RCC_OscConfig+0x280>)
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	4a6b      	ldr	r2, [pc, #428]	@ (800804c <HAL_RCC_OscConfig+0x280>)
 8007e9e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007ea2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	685b      	ldr	r3, [r3, #4]
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d013      	beq.n	8007ed4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007eac:	f7fb f8ec 	bl	8003088 <HAL_GetTick>
 8007eb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007eb2:	e008      	b.n	8007ec6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007eb4:	f7fb f8e8 	bl	8003088 <HAL_GetTick>
 8007eb8:	4602      	mov	r2, r0
 8007eba:	693b      	ldr	r3, [r7, #16]
 8007ebc:	1ad3      	subs	r3, r2, r3
 8007ebe:	2b64      	cmp	r3, #100	@ 0x64
 8007ec0:	d901      	bls.n	8007ec6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007ec2:	2303      	movs	r3, #3
 8007ec4:	e21f      	b.n	8008306 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007ec6:	4b61      	ldr	r3, [pc, #388]	@ (800804c <HAL_RCC_OscConfig+0x280>)
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d0f0      	beq.n	8007eb4 <HAL_RCC_OscConfig+0xe8>
 8007ed2:	e014      	b.n	8007efe <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007ed4:	f7fb f8d8 	bl	8003088 <HAL_GetTick>
 8007ed8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007eda:	e008      	b.n	8007eee <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007edc:	f7fb f8d4 	bl	8003088 <HAL_GetTick>
 8007ee0:	4602      	mov	r2, r0
 8007ee2:	693b      	ldr	r3, [r7, #16]
 8007ee4:	1ad3      	subs	r3, r2, r3
 8007ee6:	2b64      	cmp	r3, #100	@ 0x64
 8007ee8:	d901      	bls.n	8007eee <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8007eea:	2303      	movs	r3, #3
 8007eec:	e20b      	b.n	8008306 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007eee:	4b57      	ldr	r3, [pc, #348]	@ (800804c <HAL_RCC_OscConfig+0x280>)
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d1f0      	bne.n	8007edc <HAL_RCC_OscConfig+0x110>
 8007efa:	e000      	b.n	8007efe <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007efc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	f003 0302 	and.w	r3, r3, #2
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d069      	beq.n	8007fde <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8007f0a:	4b50      	ldr	r3, [pc, #320]	@ (800804c <HAL_RCC_OscConfig+0x280>)
 8007f0c:	689b      	ldr	r3, [r3, #8]
 8007f0e:	f003 030c 	and.w	r3, r3, #12
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d00b      	beq.n	8007f2e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007f16:	4b4d      	ldr	r3, [pc, #308]	@ (800804c <HAL_RCC_OscConfig+0x280>)
 8007f18:	689b      	ldr	r3, [r3, #8]
 8007f1a:	f003 030c 	and.w	r3, r3, #12
 8007f1e:	2b08      	cmp	r3, #8
 8007f20:	d11c      	bne.n	8007f5c <HAL_RCC_OscConfig+0x190>
 8007f22:	4b4a      	ldr	r3, [pc, #296]	@ (800804c <HAL_RCC_OscConfig+0x280>)
 8007f24:	685b      	ldr	r3, [r3, #4]
 8007f26:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d116      	bne.n	8007f5c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007f2e:	4b47      	ldr	r3, [pc, #284]	@ (800804c <HAL_RCC_OscConfig+0x280>)
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	f003 0302 	and.w	r3, r3, #2
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d005      	beq.n	8007f46 <HAL_RCC_OscConfig+0x17a>
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	68db      	ldr	r3, [r3, #12]
 8007f3e:	2b01      	cmp	r3, #1
 8007f40:	d001      	beq.n	8007f46 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8007f42:	2301      	movs	r3, #1
 8007f44:	e1df      	b.n	8008306 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007f46:	4b41      	ldr	r3, [pc, #260]	@ (800804c <HAL_RCC_OscConfig+0x280>)
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	691b      	ldr	r3, [r3, #16]
 8007f52:	00db      	lsls	r3, r3, #3
 8007f54:	493d      	ldr	r1, [pc, #244]	@ (800804c <HAL_RCC_OscConfig+0x280>)
 8007f56:	4313      	orrs	r3, r2
 8007f58:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007f5a:	e040      	b.n	8007fde <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	68db      	ldr	r3, [r3, #12]
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	d023      	beq.n	8007fac <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007f64:	4b39      	ldr	r3, [pc, #228]	@ (800804c <HAL_RCC_OscConfig+0x280>)
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	4a38      	ldr	r2, [pc, #224]	@ (800804c <HAL_RCC_OscConfig+0x280>)
 8007f6a:	f043 0301 	orr.w	r3, r3, #1
 8007f6e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007f70:	f7fb f88a 	bl	8003088 <HAL_GetTick>
 8007f74:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007f76:	e008      	b.n	8007f8a <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007f78:	f7fb f886 	bl	8003088 <HAL_GetTick>
 8007f7c:	4602      	mov	r2, r0
 8007f7e:	693b      	ldr	r3, [r7, #16]
 8007f80:	1ad3      	subs	r3, r2, r3
 8007f82:	2b02      	cmp	r3, #2
 8007f84:	d901      	bls.n	8007f8a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8007f86:	2303      	movs	r3, #3
 8007f88:	e1bd      	b.n	8008306 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007f8a:	4b30      	ldr	r3, [pc, #192]	@ (800804c <HAL_RCC_OscConfig+0x280>)
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	f003 0302 	and.w	r3, r3, #2
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d0f0      	beq.n	8007f78 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007f96:	4b2d      	ldr	r3, [pc, #180]	@ (800804c <HAL_RCC_OscConfig+0x280>)
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	691b      	ldr	r3, [r3, #16]
 8007fa2:	00db      	lsls	r3, r3, #3
 8007fa4:	4929      	ldr	r1, [pc, #164]	@ (800804c <HAL_RCC_OscConfig+0x280>)
 8007fa6:	4313      	orrs	r3, r2
 8007fa8:	600b      	str	r3, [r1, #0]
 8007faa:	e018      	b.n	8007fde <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007fac:	4b27      	ldr	r3, [pc, #156]	@ (800804c <HAL_RCC_OscConfig+0x280>)
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	4a26      	ldr	r2, [pc, #152]	@ (800804c <HAL_RCC_OscConfig+0x280>)
 8007fb2:	f023 0301 	bic.w	r3, r3, #1
 8007fb6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007fb8:	f7fb f866 	bl	8003088 <HAL_GetTick>
 8007fbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007fbe:	e008      	b.n	8007fd2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007fc0:	f7fb f862 	bl	8003088 <HAL_GetTick>
 8007fc4:	4602      	mov	r2, r0
 8007fc6:	693b      	ldr	r3, [r7, #16]
 8007fc8:	1ad3      	subs	r3, r2, r3
 8007fca:	2b02      	cmp	r3, #2
 8007fcc:	d901      	bls.n	8007fd2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8007fce:	2303      	movs	r3, #3
 8007fd0:	e199      	b.n	8008306 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007fd2:	4b1e      	ldr	r3, [pc, #120]	@ (800804c <HAL_RCC_OscConfig+0x280>)
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	f003 0302 	and.w	r3, r3, #2
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d1f0      	bne.n	8007fc0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	f003 0308 	and.w	r3, r3, #8
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d038      	beq.n	800805c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	695b      	ldr	r3, [r3, #20]
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d019      	beq.n	8008026 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007ff2:	4b16      	ldr	r3, [pc, #88]	@ (800804c <HAL_RCC_OscConfig+0x280>)
 8007ff4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007ff6:	4a15      	ldr	r2, [pc, #84]	@ (800804c <HAL_RCC_OscConfig+0x280>)
 8007ff8:	f043 0301 	orr.w	r3, r3, #1
 8007ffc:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007ffe:	f7fb f843 	bl	8003088 <HAL_GetTick>
 8008002:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008004:	e008      	b.n	8008018 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008006:	f7fb f83f 	bl	8003088 <HAL_GetTick>
 800800a:	4602      	mov	r2, r0
 800800c:	693b      	ldr	r3, [r7, #16]
 800800e:	1ad3      	subs	r3, r2, r3
 8008010:	2b02      	cmp	r3, #2
 8008012:	d901      	bls.n	8008018 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8008014:	2303      	movs	r3, #3
 8008016:	e176      	b.n	8008306 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008018:	4b0c      	ldr	r3, [pc, #48]	@ (800804c <HAL_RCC_OscConfig+0x280>)
 800801a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800801c:	f003 0302 	and.w	r3, r3, #2
 8008020:	2b00      	cmp	r3, #0
 8008022:	d0f0      	beq.n	8008006 <HAL_RCC_OscConfig+0x23a>
 8008024:	e01a      	b.n	800805c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008026:	4b09      	ldr	r3, [pc, #36]	@ (800804c <HAL_RCC_OscConfig+0x280>)
 8008028:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800802a:	4a08      	ldr	r2, [pc, #32]	@ (800804c <HAL_RCC_OscConfig+0x280>)
 800802c:	f023 0301 	bic.w	r3, r3, #1
 8008030:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008032:	f7fb f829 	bl	8003088 <HAL_GetTick>
 8008036:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008038:	e00a      	b.n	8008050 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800803a:	f7fb f825 	bl	8003088 <HAL_GetTick>
 800803e:	4602      	mov	r2, r0
 8008040:	693b      	ldr	r3, [r7, #16]
 8008042:	1ad3      	subs	r3, r2, r3
 8008044:	2b02      	cmp	r3, #2
 8008046:	d903      	bls.n	8008050 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8008048:	2303      	movs	r3, #3
 800804a:	e15c      	b.n	8008306 <HAL_RCC_OscConfig+0x53a>
 800804c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008050:	4b91      	ldr	r3, [pc, #580]	@ (8008298 <HAL_RCC_OscConfig+0x4cc>)
 8008052:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008054:	f003 0302 	and.w	r3, r3, #2
 8008058:	2b00      	cmp	r3, #0
 800805a:	d1ee      	bne.n	800803a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	f003 0304 	and.w	r3, r3, #4
 8008064:	2b00      	cmp	r3, #0
 8008066:	f000 80a4 	beq.w	80081b2 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800806a:	4b8b      	ldr	r3, [pc, #556]	@ (8008298 <HAL_RCC_OscConfig+0x4cc>)
 800806c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800806e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008072:	2b00      	cmp	r3, #0
 8008074:	d10d      	bne.n	8008092 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8008076:	4b88      	ldr	r3, [pc, #544]	@ (8008298 <HAL_RCC_OscConfig+0x4cc>)
 8008078:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800807a:	4a87      	ldr	r2, [pc, #540]	@ (8008298 <HAL_RCC_OscConfig+0x4cc>)
 800807c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008080:	6413      	str	r3, [r2, #64]	@ 0x40
 8008082:	4b85      	ldr	r3, [pc, #532]	@ (8008298 <HAL_RCC_OscConfig+0x4cc>)
 8008084:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008086:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800808a:	60bb      	str	r3, [r7, #8]
 800808c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800808e:	2301      	movs	r3, #1
 8008090:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008092:	4b82      	ldr	r3, [pc, #520]	@ (800829c <HAL_RCC_OscConfig+0x4d0>)
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800809a:	2b00      	cmp	r3, #0
 800809c:	d118      	bne.n	80080d0 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800809e:	4b7f      	ldr	r3, [pc, #508]	@ (800829c <HAL_RCC_OscConfig+0x4d0>)
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	4a7e      	ldr	r2, [pc, #504]	@ (800829c <HAL_RCC_OscConfig+0x4d0>)
 80080a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80080a8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80080aa:	f7fa ffed 	bl	8003088 <HAL_GetTick>
 80080ae:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80080b0:	e008      	b.n	80080c4 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80080b2:	f7fa ffe9 	bl	8003088 <HAL_GetTick>
 80080b6:	4602      	mov	r2, r0
 80080b8:	693b      	ldr	r3, [r7, #16]
 80080ba:	1ad3      	subs	r3, r2, r3
 80080bc:	2b64      	cmp	r3, #100	@ 0x64
 80080be:	d901      	bls.n	80080c4 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80080c0:	2303      	movs	r3, #3
 80080c2:	e120      	b.n	8008306 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80080c4:	4b75      	ldr	r3, [pc, #468]	@ (800829c <HAL_RCC_OscConfig+0x4d0>)
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d0f0      	beq.n	80080b2 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	689b      	ldr	r3, [r3, #8]
 80080d4:	2b01      	cmp	r3, #1
 80080d6:	d106      	bne.n	80080e6 <HAL_RCC_OscConfig+0x31a>
 80080d8:	4b6f      	ldr	r3, [pc, #444]	@ (8008298 <HAL_RCC_OscConfig+0x4cc>)
 80080da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80080dc:	4a6e      	ldr	r2, [pc, #440]	@ (8008298 <HAL_RCC_OscConfig+0x4cc>)
 80080de:	f043 0301 	orr.w	r3, r3, #1
 80080e2:	6713      	str	r3, [r2, #112]	@ 0x70
 80080e4:	e02d      	b.n	8008142 <HAL_RCC_OscConfig+0x376>
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	689b      	ldr	r3, [r3, #8]
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d10c      	bne.n	8008108 <HAL_RCC_OscConfig+0x33c>
 80080ee:	4b6a      	ldr	r3, [pc, #424]	@ (8008298 <HAL_RCC_OscConfig+0x4cc>)
 80080f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80080f2:	4a69      	ldr	r2, [pc, #420]	@ (8008298 <HAL_RCC_OscConfig+0x4cc>)
 80080f4:	f023 0301 	bic.w	r3, r3, #1
 80080f8:	6713      	str	r3, [r2, #112]	@ 0x70
 80080fa:	4b67      	ldr	r3, [pc, #412]	@ (8008298 <HAL_RCC_OscConfig+0x4cc>)
 80080fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80080fe:	4a66      	ldr	r2, [pc, #408]	@ (8008298 <HAL_RCC_OscConfig+0x4cc>)
 8008100:	f023 0304 	bic.w	r3, r3, #4
 8008104:	6713      	str	r3, [r2, #112]	@ 0x70
 8008106:	e01c      	b.n	8008142 <HAL_RCC_OscConfig+0x376>
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	689b      	ldr	r3, [r3, #8]
 800810c:	2b05      	cmp	r3, #5
 800810e:	d10c      	bne.n	800812a <HAL_RCC_OscConfig+0x35e>
 8008110:	4b61      	ldr	r3, [pc, #388]	@ (8008298 <HAL_RCC_OscConfig+0x4cc>)
 8008112:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008114:	4a60      	ldr	r2, [pc, #384]	@ (8008298 <HAL_RCC_OscConfig+0x4cc>)
 8008116:	f043 0304 	orr.w	r3, r3, #4
 800811a:	6713      	str	r3, [r2, #112]	@ 0x70
 800811c:	4b5e      	ldr	r3, [pc, #376]	@ (8008298 <HAL_RCC_OscConfig+0x4cc>)
 800811e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008120:	4a5d      	ldr	r2, [pc, #372]	@ (8008298 <HAL_RCC_OscConfig+0x4cc>)
 8008122:	f043 0301 	orr.w	r3, r3, #1
 8008126:	6713      	str	r3, [r2, #112]	@ 0x70
 8008128:	e00b      	b.n	8008142 <HAL_RCC_OscConfig+0x376>
 800812a:	4b5b      	ldr	r3, [pc, #364]	@ (8008298 <HAL_RCC_OscConfig+0x4cc>)
 800812c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800812e:	4a5a      	ldr	r2, [pc, #360]	@ (8008298 <HAL_RCC_OscConfig+0x4cc>)
 8008130:	f023 0301 	bic.w	r3, r3, #1
 8008134:	6713      	str	r3, [r2, #112]	@ 0x70
 8008136:	4b58      	ldr	r3, [pc, #352]	@ (8008298 <HAL_RCC_OscConfig+0x4cc>)
 8008138:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800813a:	4a57      	ldr	r2, [pc, #348]	@ (8008298 <HAL_RCC_OscConfig+0x4cc>)
 800813c:	f023 0304 	bic.w	r3, r3, #4
 8008140:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	689b      	ldr	r3, [r3, #8]
 8008146:	2b00      	cmp	r3, #0
 8008148:	d015      	beq.n	8008176 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800814a:	f7fa ff9d 	bl	8003088 <HAL_GetTick>
 800814e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008150:	e00a      	b.n	8008168 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008152:	f7fa ff99 	bl	8003088 <HAL_GetTick>
 8008156:	4602      	mov	r2, r0
 8008158:	693b      	ldr	r3, [r7, #16]
 800815a:	1ad3      	subs	r3, r2, r3
 800815c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008160:	4293      	cmp	r3, r2
 8008162:	d901      	bls.n	8008168 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8008164:	2303      	movs	r3, #3
 8008166:	e0ce      	b.n	8008306 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008168:	4b4b      	ldr	r3, [pc, #300]	@ (8008298 <HAL_RCC_OscConfig+0x4cc>)
 800816a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800816c:	f003 0302 	and.w	r3, r3, #2
 8008170:	2b00      	cmp	r3, #0
 8008172:	d0ee      	beq.n	8008152 <HAL_RCC_OscConfig+0x386>
 8008174:	e014      	b.n	80081a0 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008176:	f7fa ff87 	bl	8003088 <HAL_GetTick>
 800817a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800817c:	e00a      	b.n	8008194 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800817e:	f7fa ff83 	bl	8003088 <HAL_GetTick>
 8008182:	4602      	mov	r2, r0
 8008184:	693b      	ldr	r3, [r7, #16]
 8008186:	1ad3      	subs	r3, r2, r3
 8008188:	f241 3288 	movw	r2, #5000	@ 0x1388
 800818c:	4293      	cmp	r3, r2
 800818e:	d901      	bls.n	8008194 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8008190:	2303      	movs	r3, #3
 8008192:	e0b8      	b.n	8008306 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008194:	4b40      	ldr	r3, [pc, #256]	@ (8008298 <HAL_RCC_OscConfig+0x4cc>)
 8008196:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008198:	f003 0302 	and.w	r3, r3, #2
 800819c:	2b00      	cmp	r3, #0
 800819e:	d1ee      	bne.n	800817e <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80081a0:	7dfb      	ldrb	r3, [r7, #23]
 80081a2:	2b01      	cmp	r3, #1
 80081a4:	d105      	bne.n	80081b2 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80081a6:	4b3c      	ldr	r3, [pc, #240]	@ (8008298 <HAL_RCC_OscConfig+0x4cc>)
 80081a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80081aa:	4a3b      	ldr	r2, [pc, #236]	@ (8008298 <HAL_RCC_OscConfig+0x4cc>)
 80081ac:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80081b0:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	699b      	ldr	r3, [r3, #24]
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	f000 80a4 	beq.w	8008304 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80081bc:	4b36      	ldr	r3, [pc, #216]	@ (8008298 <HAL_RCC_OscConfig+0x4cc>)
 80081be:	689b      	ldr	r3, [r3, #8]
 80081c0:	f003 030c 	and.w	r3, r3, #12
 80081c4:	2b08      	cmp	r3, #8
 80081c6:	d06b      	beq.n	80082a0 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	699b      	ldr	r3, [r3, #24]
 80081cc:	2b02      	cmp	r3, #2
 80081ce:	d149      	bne.n	8008264 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80081d0:	4b31      	ldr	r3, [pc, #196]	@ (8008298 <HAL_RCC_OscConfig+0x4cc>)
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	4a30      	ldr	r2, [pc, #192]	@ (8008298 <HAL_RCC_OscConfig+0x4cc>)
 80081d6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80081da:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80081dc:	f7fa ff54 	bl	8003088 <HAL_GetTick>
 80081e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80081e2:	e008      	b.n	80081f6 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80081e4:	f7fa ff50 	bl	8003088 <HAL_GetTick>
 80081e8:	4602      	mov	r2, r0
 80081ea:	693b      	ldr	r3, [r7, #16]
 80081ec:	1ad3      	subs	r3, r2, r3
 80081ee:	2b02      	cmp	r3, #2
 80081f0:	d901      	bls.n	80081f6 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80081f2:	2303      	movs	r3, #3
 80081f4:	e087      	b.n	8008306 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80081f6:	4b28      	ldr	r3, [pc, #160]	@ (8008298 <HAL_RCC_OscConfig+0x4cc>)
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d1f0      	bne.n	80081e4 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	69da      	ldr	r2, [r3, #28]
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	6a1b      	ldr	r3, [r3, #32]
 800820a:	431a      	orrs	r2, r3
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008210:	019b      	lsls	r3, r3, #6
 8008212:	431a      	orrs	r2, r3
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008218:	085b      	lsrs	r3, r3, #1
 800821a:	3b01      	subs	r3, #1
 800821c:	041b      	lsls	r3, r3, #16
 800821e:	431a      	orrs	r2, r3
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008224:	061b      	lsls	r3, r3, #24
 8008226:	4313      	orrs	r3, r2
 8008228:	4a1b      	ldr	r2, [pc, #108]	@ (8008298 <HAL_RCC_OscConfig+0x4cc>)
 800822a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800822e:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008230:	4b19      	ldr	r3, [pc, #100]	@ (8008298 <HAL_RCC_OscConfig+0x4cc>)
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	4a18      	ldr	r2, [pc, #96]	@ (8008298 <HAL_RCC_OscConfig+0x4cc>)
 8008236:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800823a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800823c:	f7fa ff24 	bl	8003088 <HAL_GetTick>
 8008240:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008242:	e008      	b.n	8008256 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008244:	f7fa ff20 	bl	8003088 <HAL_GetTick>
 8008248:	4602      	mov	r2, r0
 800824a:	693b      	ldr	r3, [r7, #16]
 800824c:	1ad3      	subs	r3, r2, r3
 800824e:	2b02      	cmp	r3, #2
 8008250:	d901      	bls.n	8008256 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8008252:	2303      	movs	r3, #3
 8008254:	e057      	b.n	8008306 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008256:	4b10      	ldr	r3, [pc, #64]	@ (8008298 <HAL_RCC_OscConfig+0x4cc>)
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800825e:	2b00      	cmp	r3, #0
 8008260:	d0f0      	beq.n	8008244 <HAL_RCC_OscConfig+0x478>
 8008262:	e04f      	b.n	8008304 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008264:	4b0c      	ldr	r3, [pc, #48]	@ (8008298 <HAL_RCC_OscConfig+0x4cc>)
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	4a0b      	ldr	r2, [pc, #44]	@ (8008298 <HAL_RCC_OscConfig+0x4cc>)
 800826a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800826e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008270:	f7fa ff0a 	bl	8003088 <HAL_GetTick>
 8008274:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008276:	e008      	b.n	800828a <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008278:	f7fa ff06 	bl	8003088 <HAL_GetTick>
 800827c:	4602      	mov	r2, r0
 800827e:	693b      	ldr	r3, [r7, #16]
 8008280:	1ad3      	subs	r3, r2, r3
 8008282:	2b02      	cmp	r3, #2
 8008284:	d901      	bls.n	800828a <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8008286:	2303      	movs	r3, #3
 8008288:	e03d      	b.n	8008306 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800828a:	4b03      	ldr	r3, [pc, #12]	@ (8008298 <HAL_RCC_OscConfig+0x4cc>)
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008292:	2b00      	cmp	r3, #0
 8008294:	d1f0      	bne.n	8008278 <HAL_RCC_OscConfig+0x4ac>
 8008296:	e035      	b.n	8008304 <HAL_RCC_OscConfig+0x538>
 8008298:	40023800 	.word	0x40023800
 800829c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80082a0:	4b1b      	ldr	r3, [pc, #108]	@ (8008310 <HAL_RCC_OscConfig+0x544>)
 80082a2:	685b      	ldr	r3, [r3, #4]
 80082a4:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	699b      	ldr	r3, [r3, #24]
 80082aa:	2b01      	cmp	r3, #1
 80082ac:	d028      	beq.n	8008300 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80082b8:	429a      	cmp	r2, r3
 80082ba:	d121      	bne.n	8008300 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80082c6:	429a      	cmp	r2, r3
 80082c8:	d11a      	bne.n	8008300 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80082ca:	68fa      	ldr	r2, [r7, #12]
 80082cc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80082d0:	4013      	ands	r3, r2
 80082d2:	687a      	ldr	r2, [r7, #4]
 80082d4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80082d6:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80082d8:	4293      	cmp	r3, r2
 80082da:	d111      	bne.n	8008300 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082e6:	085b      	lsrs	r3, r3, #1
 80082e8:	3b01      	subs	r3, #1
 80082ea:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80082ec:	429a      	cmp	r2, r3
 80082ee:	d107      	bne.n	8008300 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082fa:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80082fc:	429a      	cmp	r2, r3
 80082fe:	d001      	beq.n	8008304 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8008300:	2301      	movs	r3, #1
 8008302:	e000      	b.n	8008306 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8008304:	2300      	movs	r3, #0
}
 8008306:	4618      	mov	r0, r3
 8008308:	3718      	adds	r7, #24
 800830a:	46bd      	mov	sp, r7
 800830c:	bd80      	pop	{r7, pc}
 800830e:	bf00      	nop
 8008310:	40023800 	.word	0x40023800

08008314 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008314:	b580      	push	{r7, lr}
 8008316:	b084      	sub	sp, #16
 8008318:	af00      	add	r7, sp, #0
 800831a:	6078      	str	r0, [r7, #4]
 800831c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800831e:	2300      	movs	r3, #0
 8008320:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	2b00      	cmp	r3, #0
 8008326:	d101      	bne.n	800832c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8008328:	2301      	movs	r3, #1
 800832a:	e0d0      	b.n	80084ce <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800832c:	4b6a      	ldr	r3, [pc, #424]	@ (80084d8 <HAL_RCC_ClockConfig+0x1c4>)
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	f003 030f 	and.w	r3, r3, #15
 8008334:	683a      	ldr	r2, [r7, #0]
 8008336:	429a      	cmp	r2, r3
 8008338:	d910      	bls.n	800835c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800833a:	4b67      	ldr	r3, [pc, #412]	@ (80084d8 <HAL_RCC_ClockConfig+0x1c4>)
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	f023 020f 	bic.w	r2, r3, #15
 8008342:	4965      	ldr	r1, [pc, #404]	@ (80084d8 <HAL_RCC_ClockConfig+0x1c4>)
 8008344:	683b      	ldr	r3, [r7, #0]
 8008346:	4313      	orrs	r3, r2
 8008348:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800834a:	4b63      	ldr	r3, [pc, #396]	@ (80084d8 <HAL_RCC_ClockConfig+0x1c4>)
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	f003 030f 	and.w	r3, r3, #15
 8008352:	683a      	ldr	r2, [r7, #0]
 8008354:	429a      	cmp	r2, r3
 8008356:	d001      	beq.n	800835c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8008358:	2301      	movs	r3, #1
 800835a:	e0b8      	b.n	80084ce <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	f003 0302 	and.w	r3, r3, #2
 8008364:	2b00      	cmp	r3, #0
 8008366:	d020      	beq.n	80083aa <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	f003 0304 	and.w	r3, r3, #4
 8008370:	2b00      	cmp	r3, #0
 8008372:	d005      	beq.n	8008380 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008374:	4b59      	ldr	r3, [pc, #356]	@ (80084dc <HAL_RCC_ClockConfig+0x1c8>)
 8008376:	689b      	ldr	r3, [r3, #8]
 8008378:	4a58      	ldr	r2, [pc, #352]	@ (80084dc <HAL_RCC_ClockConfig+0x1c8>)
 800837a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800837e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	f003 0308 	and.w	r3, r3, #8
 8008388:	2b00      	cmp	r3, #0
 800838a:	d005      	beq.n	8008398 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800838c:	4b53      	ldr	r3, [pc, #332]	@ (80084dc <HAL_RCC_ClockConfig+0x1c8>)
 800838e:	689b      	ldr	r3, [r3, #8]
 8008390:	4a52      	ldr	r2, [pc, #328]	@ (80084dc <HAL_RCC_ClockConfig+0x1c8>)
 8008392:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8008396:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008398:	4b50      	ldr	r3, [pc, #320]	@ (80084dc <HAL_RCC_ClockConfig+0x1c8>)
 800839a:	689b      	ldr	r3, [r3, #8]
 800839c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	689b      	ldr	r3, [r3, #8]
 80083a4:	494d      	ldr	r1, [pc, #308]	@ (80084dc <HAL_RCC_ClockConfig+0x1c8>)
 80083a6:	4313      	orrs	r3, r2
 80083a8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	f003 0301 	and.w	r3, r3, #1
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	d040      	beq.n	8008438 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	685b      	ldr	r3, [r3, #4]
 80083ba:	2b01      	cmp	r3, #1
 80083bc:	d107      	bne.n	80083ce <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80083be:	4b47      	ldr	r3, [pc, #284]	@ (80084dc <HAL_RCC_ClockConfig+0x1c8>)
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d115      	bne.n	80083f6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80083ca:	2301      	movs	r3, #1
 80083cc:	e07f      	b.n	80084ce <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	685b      	ldr	r3, [r3, #4]
 80083d2:	2b02      	cmp	r3, #2
 80083d4:	d107      	bne.n	80083e6 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80083d6:	4b41      	ldr	r3, [pc, #260]	@ (80084dc <HAL_RCC_ClockConfig+0x1c8>)
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d109      	bne.n	80083f6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80083e2:	2301      	movs	r3, #1
 80083e4:	e073      	b.n	80084ce <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80083e6:	4b3d      	ldr	r3, [pc, #244]	@ (80084dc <HAL_RCC_ClockConfig+0x1c8>)
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	f003 0302 	and.w	r3, r3, #2
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d101      	bne.n	80083f6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80083f2:	2301      	movs	r3, #1
 80083f4:	e06b      	b.n	80084ce <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80083f6:	4b39      	ldr	r3, [pc, #228]	@ (80084dc <HAL_RCC_ClockConfig+0x1c8>)
 80083f8:	689b      	ldr	r3, [r3, #8]
 80083fa:	f023 0203 	bic.w	r2, r3, #3
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	685b      	ldr	r3, [r3, #4]
 8008402:	4936      	ldr	r1, [pc, #216]	@ (80084dc <HAL_RCC_ClockConfig+0x1c8>)
 8008404:	4313      	orrs	r3, r2
 8008406:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008408:	f7fa fe3e 	bl	8003088 <HAL_GetTick>
 800840c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800840e:	e00a      	b.n	8008426 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008410:	f7fa fe3a 	bl	8003088 <HAL_GetTick>
 8008414:	4602      	mov	r2, r0
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	1ad3      	subs	r3, r2, r3
 800841a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800841e:	4293      	cmp	r3, r2
 8008420:	d901      	bls.n	8008426 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8008422:	2303      	movs	r3, #3
 8008424:	e053      	b.n	80084ce <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008426:	4b2d      	ldr	r3, [pc, #180]	@ (80084dc <HAL_RCC_ClockConfig+0x1c8>)
 8008428:	689b      	ldr	r3, [r3, #8]
 800842a:	f003 020c 	and.w	r2, r3, #12
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	685b      	ldr	r3, [r3, #4]
 8008432:	009b      	lsls	r3, r3, #2
 8008434:	429a      	cmp	r2, r3
 8008436:	d1eb      	bne.n	8008410 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008438:	4b27      	ldr	r3, [pc, #156]	@ (80084d8 <HAL_RCC_ClockConfig+0x1c4>)
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	f003 030f 	and.w	r3, r3, #15
 8008440:	683a      	ldr	r2, [r7, #0]
 8008442:	429a      	cmp	r2, r3
 8008444:	d210      	bcs.n	8008468 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008446:	4b24      	ldr	r3, [pc, #144]	@ (80084d8 <HAL_RCC_ClockConfig+0x1c4>)
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	f023 020f 	bic.w	r2, r3, #15
 800844e:	4922      	ldr	r1, [pc, #136]	@ (80084d8 <HAL_RCC_ClockConfig+0x1c4>)
 8008450:	683b      	ldr	r3, [r7, #0]
 8008452:	4313      	orrs	r3, r2
 8008454:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008456:	4b20      	ldr	r3, [pc, #128]	@ (80084d8 <HAL_RCC_ClockConfig+0x1c4>)
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	f003 030f 	and.w	r3, r3, #15
 800845e:	683a      	ldr	r2, [r7, #0]
 8008460:	429a      	cmp	r2, r3
 8008462:	d001      	beq.n	8008468 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8008464:	2301      	movs	r3, #1
 8008466:	e032      	b.n	80084ce <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	f003 0304 	and.w	r3, r3, #4
 8008470:	2b00      	cmp	r3, #0
 8008472:	d008      	beq.n	8008486 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008474:	4b19      	ldr	r3, [pc, #100]	@ (80084dc <HAL_RCC_ClockConfig+0x1c8>)
 8008476:	689b      	ldr	r3, [r3, #8]
 8008478:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	68db      	ldr	r3, [r3, #12]
 8008480:	4916      	ldr	r1, [pc, #88]	@ (80084dc <HAL_RCC_ClockConfig+0x1c8>)
 8008482:	4313      	orrs	r3, r2
 8008484:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	f003 0308 	and.w	r3, r3, #8
 800848e:	2b00      	cmp	r3, #0
 8008490:	d009      	beq.n	80084a6 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8008492:	4b12      	ldr	r3, [pc, #72]	@ (80084dc <HAL_RCC_ClockConfig+0x1c8>)
 8008494:	689b      	ldr	r3, [r3, #8]
 8008496:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	691b      	ldr	r3, [r3, #16]
 800849e:	00db      	lsls	r3, r3, #3
 80084a0:	490e      	ldr	r1, [pc, #56]	@ (80084dc <HAL_RCC_ClockConfig+0x1c8>)
 80084a2:	4313      	orrs	r3, r2
 80084a4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80084a6:	f000 f821 	bl	80084ec <HAL_RCC_GetSysClockFreq>
 80084aa:	4602      	mov	r2, r0
 80084ac:	4b0b      	ldr	r3, [pc, #44]	@ (80084dc <HAL_RCC_ClockConfig+0x1c8>)
 80084ae:	689b      	ldr	r3, [r3, #8]
 80084b0:	091b      	lsrs	r3, r3, #4
 80084b2:	f003 030f 	and.w	r3, r3, #15
 80084b6:	490a      	ldr	r1, [pc, #40]	@ (80084e0 <HAL_RCC_ClockConfig+0x1cc>)
 80084b8:	5ccb      	ldrb	r3, [r1, r3]
 80084ba:	fa22 f303 	lsr.w	r3, r2, r3
 80084be:	4a09      	ldr	r2, [pc, #36]	@ (80084e4 <HAL_RCC_ClockConfig+0x1d0>)
 80084c0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80084c2:	4b09      	ldr	r3, [pc, #36]	@ (80084e8 <HAL_RCC_ClockConfig+0x1d4>)
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	4618      	mov	r0, r3
 80084c8:	f7fa fc7a 	bl	8002dc0 <HAL_InitTick>

  return HAL_OK;
 80084cc:	2300      	movs	r3, #0
}
 80084ce:	4618      	mov	r0, r3
 80084d0:	3710      	adds	r7, #16
 80084d2:	46bd      	mov	sp, r7
 80084d4:	bd80      	pop	{r7, pc}
 80084d6:	bf00      	nop
 80084d8:	40023c00 	.word	0x40023c00
 80084dc:	40023800 	.word	0x40023800
 80084e0:	08014af8 	.word	0x08014af8
 80084e4:	20012000 	.word	0x20012000
 80084e8:	20012004 	.word	0x20012004

080084ec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80084ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80084f0:	b090      	sub	sp, #64	@ 0x40
 80084f2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80084f4:	2300      	movs	r3, #0
 80084f6:	637b      	str	r3, [r7, #52]	@ 0x34
 80084f8:	2300      	movs	r3, #0
 80084fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80084fc:	2300      	movs	r3, #0
 80084fe:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 8008500:	2300      	movs	r3, #0
 8008502:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008504:	4b59      	ldr	r3, [pc, #356]	@ (800866c <HAL_RCC_GetSysClockFreq+0x180>)
 8008506:	689b      	ldr	r3, [r3, #8]
 8008508:	f003 030c 	and.w	r3, r3, #12
 800850c:	2b08      	cmp	r3, #8
 800850e:	d00d      	beq.n	800852c <HAL_RCC_GetSysClockFreq+0x40>
 8008510:	2b08      	cmp	r3, #8
 8008512:	f200 80a1 	bhi.w	8008658 <HAL_RCC_GetSysClockFreq+0x16c>
 8008516:	2b00      	cmp	r3, #0
 8008518:	d002      	beq.n	8008520 <HAL_RCC_GetSysClockFreq+0x34>
 800851a:	2b04      	cmp	r3, #4
 800851c:	d003      	beq.n	8008526 <HAL_RCC_GetSysClockFreq+0x3a>
 800851e:	e09b      	b.n	8008658 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8008520:	4b53      	ldr	r3, [pc, #332]	@ (8008670 <HAL_RCC_GetSysClockFreq+0x184>)
 8008522:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8008524:	e09b      	b.n	800865e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8008526:	4b53      	ldr	r3, [pc, #332]	@ (8008674 <HAL_RCC_GetSysClockFreq+0x188>)
 8008528:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800852a:	e098      	b.n	800865e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800852c:	4b4f      	ldr	r3, [pc, #316]	@ (800866c <HAL_RCC_GetSysClockFreq+0x180>)
 800852e:	685b      	ldr	r3, [r3, #4]
 8008530:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008534:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8008536:	4b4d      	ldr	r3, [pc, #308]	@ (800866c <HAL_RCC_GetSysClockFreq+0x180>)
 8008538:	685b      	ldr	r3, [r3, #4]
 800853a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800853e:	2b00      	cmp	r3, #0
 8008540:	d028      	beq.n	8008594 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008542:	4b4a      	ldr	r3, [pc, #296]	@ (800866c <HAL_RCC_GetSysClockFreq+0x180>)
 8008544:	685b      	ldr	r3, [r3, #4]
 8008546:	099b      	lsrs	r3, r3, #6
 8008548:	2200      	movs	r2, #0
 800854a:	623b      	str	r3, [r7, #32]
 800854c:	627a      	str	r2, [r7, #36]	@ 0x24
 800854e:	6a3b      	ldr	r3, [r7, #32]
 8008550:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8008554:	2100      	movs	r1, #0
 8008556:	4b47      	ldr	r3, [pc, #284]	@ (8008674 <HAL_RCC_GetSysClockFreq+0x188>)
 8008558:	fb03 f201 	mul.w	r2, r3, r1
 800855c:	2300      	movs	r3, #0
 800855e:	fb00 f303 	mul.w	r3, r0, r3
 8008562:	4413      	add	r3, r2
 8008564:	4a43      	ldr	r2, [pc, #268]	@ (8008674 <HAL_RCC_GetSysClockFreq+0x188>)
 8008566:	fba0 1202 	umull	r1, r2, r0, r2
 800856a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800856c:	460a      	mov	r2, r1
 800856e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8008570:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008572:	4413      	add	r3, r2
 8008574:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008576:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008578:	2200      	movs	r2, #0
 800857a:	61bb      	str	r3, [r7, #24]
 800857c:	61fa      	str	r2, [r7, #28]
 800857e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008582:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8008586:	f7f7 fe43 	bl	8000210 <__aeabi_uldivmod>
 800858a:	4602      	mov	r2, r0
 800858c:	460b      	mov	r3, r1
 800858e:	4613      	mov	r3, r2
 8008590:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008592:	e053      	b.n	800863c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008594:	4b35      	ldr	r3, [pc, #212]	@ (800866c <HAL_RCC_GetSysClockFreq+0x180>)
 8008596:	685b      	ldr	r3, [r3, #4]
 8008598:	099b      	lsrs	r3, r3, #6
 800859a:	2200      	movs	r2, #0
 800859c:	613b      	str	r3, [r7, #16]
 800859e:	617a      	str	r2, [r7, #20]
 80085a0:	693b      	ldr	r3, [r7, #16]
 80085a2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80085a6:	f04f 0b00 	mov.w	fp, #0
 80085aa:	4652      	mov	r2, sl
 80085ac:	465b      	mov	r3, fp
 80085ae:	f04f 0000 	mov.w	r0, #0
 80085b2:	f04f 0100 	mov.w	r1, #0
 80085b6:	0159      	lsls	r1, r3, #5
 80085b8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80085bc:	0150      	lsls	r0, r2, #5
 80085be:	4602      	mov	r2, r0
 80085c0:	460b      	mov	r3, r1
 80085c2:	ebb2 080a 	subs.w	r8, r2, sl
 80085c6:	eb63 090b 	sbc.w	r9, r3, fp
 80085ca:	f04f 0200 	mov.w	r2, #0
 80085ce:	f04f 0300 	mov.w	r3, #0
 80085d2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80085d6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80085da:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80085de:	ebb2 0408 	subs.w	r4, r2, r8
 80085e2:	eb63 0509 	sbc.w	r5, r3, r9
 80085e6:	f04f 0200 	mov.w	r2, #0
 80085ea:	f04f 0300 	mov.w	r3, #0
 80085ee:	00eb      	lsls	r3, r5, #3
 80085f0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80085f4:	00e2      	lsls	r2, r4, #3
 80085f6:	4614      	mov	r4, r2
 80085f8:	461d      	mov	r5, r3
 80085fa:	eb14 030a 	adds.w	r3, r4, sl
 80085fe:	603b      	str	r3, [r7, #0]
 8008600:	eb45 030b 	adc.w	r3, r5, fp
 8008604:	607b      	str	r3, [r7, #4]
 8008606:	f04f 0200 	mov.w	r2, #0
 800860a:	f04f 0300 	mov.w	r3, #0
 800860e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8008612:	4629      	mov	r1, r5
 8008614:	028b      	lsls	r3, r1, #10
 8008616:	4621      	mov	r1, r4
 8008618:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800861c:	4621      	mov	r1, r4
 800861e:	028a      	lsls	r2, r1, #10
 8008620:	4610      	mov	r0, r2
 8008622:	4619      	mov	r1, r3
 8008624:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008626:	2200      	movs	r2, #0
 8008628:	60bb      	str	r3, [r7, #8]
 800862a:	60fa      	str	r2, [r7, #12]
 800862c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008630:	f7f7 fdee 	bl	8000210 <__aeabi_uldivmod>
 8008634:	4602      	mov	r2, r0
 8008636:	460b      	mov	r3, r1
 8008638:	4613      	mov	r3, r2
 800863a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800863c:	4b0b      	ldr	r3, [pc, #44]	@ (800866c <HAL_RCC_GetSysClockFreq+0x180>)
 800863e:	685b      	ldr	r3, [r3, #4]
 8008640:	0c1b      	lsrs	r3, r3, #16
 8008642:	f003 0303 	and.w	r3, r3, #3
 8008646:	3301      	adds	r3, #1
 8008648:	005b      	lsls	r3, r3, #1
 800864a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 800864c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800864e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008650:	fbb2 f3f3 	udiv	r3, r2, r3
 8008654:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8008656:	e002      	b.n	800865e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008658:	4b05      	ldr	r3, [pc, #20]	@ (8008670 <HAL_RCC_GetSysClockFreq+0x184>)
 800865a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800865c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800865e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8008660:	4618      	mov	r0, r3
 8008662:	3740      	adds	r7, #64	@ 0x40
 8008664:	46bd      	mov	sp, r7
 8008666:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800866a:	bf00      	nop
 800866c:	40023800 	.word	0x40023800
 8008670:	00f42400 	.word	0x00f42400
 8008674:	017d7840 	.word	0x017d7840

08008678 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008678:	b480      	push	{r7}
 800867a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800867c:	4b03      	ldr	r3, [pc, #12]	@ (800868c <HAL_RCC_GetHCLKFreq+0x14>)
 800867e:	681b      	ldr	r3, [r3, #0]
}
 8008680:	4618      	mov	r0, r3
 8008682:	46bd      	mov	sp, r7
 8008684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008688:	4770      	bx	lr
 800868a:	bf00      	nop
 800868c:	20012000 	.word	0x20012000

08008690 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008690:	b580      	push	{r7, lr}
 8008692:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8008694:	f7ff fff0 	bl	8008678 <HAL_RCC_GetHCLKFreq>
 8008698:	4602      	mov	r2, r0
 800869a:	4b05      	ldr	r3, [pc, #20]	@ (80086b0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800869c:	689b      	ldr	r3, [r3, #8]
 800869e:	0a9b      	lsrs	r3, r3, #10
 80086a0:	f003 0307 	and.w	r3, r3, #7
 80086a4:	4903      	ldr	r1, [pc, #12]	@ (80086b4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80086a6:	5ccb      	ldrb	r3, [r1, r3]
 80086a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80086ac:	4618      	mov	r0, r3
 80086ae:	bd80      	pop	{r7, pc}
 80086b0:	40023800 	.word	0x40023800
 80086b4:	08014b08 	.word	0x08014b08

080086b8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80086b8:	b580      	push	{r7, lr}
 80086ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80086bc:	f7ff ffdc 	bl	8008678 <HAL_RCC_GetHCLKFreq>
 80086c0:	4602      	mov	r2, r0
 80086c2:	4b05      	ldr	r3, [pc, #20]	@ (80086d8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80086c4:	689b      	ldr	r3, [r3, #8]
 80086c6:	0b5b      	lsrs	r3, r3, #13
 80086c8:	f003 0307 	and.w	r3, r3, #7
 80086cc:	4903      	ldr	r1, [pc, #12]	@ (80086dc <HAL_RCC_GetPCLK2Freq+0x24>)
 80086ce:	5ccb      	ldrb	r3, [r1, r3]
 80086d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80086d4:	4618      	mov	r0, r3
 80086d6:	bd80      	pop	{r7, pc}
 80086d8:	40023800 	.word	0x40023800
 80086dc:	08014b08 	.word	0x08014b08

080086e0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80086e0:	b480      	push	{r7}
 80086e2:	b083      	sub	sp, #12
 80086e4:	af00      	add	r7, sp, #0
 80086e6:	6078      	str	r0, [r7, #4]
 80086e8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	220f      	movs	r2, #15
 80086ee:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80086f0:	4b12      	ldr	r3, [pc, #72]	@ (800873c <HAL_RCC_GetClockConfig+0x5c>)
 80086f2:	689b      	ldr	r3, [r3, #8]
 80086f4:	f003 0203 	and.w	r2, r3, #3
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80086fc:	4b0f      	ldr	r3, [pc, #60]	@ (800873c <HAL_RCC_GetClockConfig+0x5c>)
 80086fe:	689b      	ldr	r3, [r3, #8]
 8008700:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8008708:	4b0c      	ldr	r3, [pc, #48]	@ (800873c <HAL_RCC_GetClockConfig+0x5c>)
 800870a:	689b      	ldr	r3, [r3, #8]
 800870c:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8008714:	4b09      	ldr	r3, [pc, #36]	@ (800873c <HAL_RCC_GetClockConfig+0x5c>)
 8008716:	689b      	ldr	r3, [r3, #8]
 8008718:	08db      	lsrs	r3, r3, #3
 800871a:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8008722:	4b07      	ldr	r3, [pc, #28]	@ (8008740 <HAL_RCC_GetClockConfig+0x60>)
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	f003 020f 	and.w	r2, r3, #15
 800872a:	683b      	ldr	r3, [r7, #0]
 800872c:	601a      	str	r2, [r3, #0]
}
 800872e:	bf00      	nop
 8008730:	370c      	adds	r7, #12
 8008732:	46bd      	mov	sp, r7
 8008734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008738:	4770      	bx	lr
 800873a:	bf00      	nop
 800873c:	40023800 	.word	0x40023800
 8008740:	40023c00 	.word	0x40023c00

08008744 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008744:	b580      	push	{r7, lr}
 8008746:	b088      	sub	sp, #32
 8008748:	af00      	add	r7, sp, #0
 800874a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800874c:	2300      	movs	r3, #0
 800874e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8008750:	2300      	movs	r3, #0
 8008752:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8008754:	2300      	movs	r3, #0
 8008756:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8008758:	2300      	movs	r3, #0
 800875a:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 800875c:	2300      	movs	r3, #0
 800875e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	f003 0301 	and.w	r3, r3, #1
 8008768:	2b00      	cmp	r3, #0
 800876a:	d012      	beq.n	8008792 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800876c:	4b69      	ldr	r3, [pc, #420]	@ (8008914 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800876e:	689b      	ldr	r3, [r3, #8]
 8008770:	4a68      	ldr	r2, [pc, #416]	@ (8008914 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008772:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8008776:	6093      	str	r3, [r2, #8]
 8008778:	4b66      	ldr	r3, [pc, #408]	@ (8008914 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800877a:	689a      	ldr	r2, [r3, #8]
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008780:	4964      	ldr	r1, [pc, #400]	@ (8008914 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008782:	4313      	orrs	r3, r2
 8008784:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800878a:	2b00      	cmp	r3, #0
 800878c:	d101      	bne.n	8008792 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800878e:	2301      	movs	r3, #1
 8008790:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800879a:	2b00      	cmp	r3, #0
 800879c:	d017      	beq.n	80087ce <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800879e:	4b5d      	ldr	r3, [pc, #372]	@ (8008914 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80087a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80087a4:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80087ac:	4959      	ldr	r1, [pc, #356]	@ (8008914 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80087ae:	4313      	orrs	r3, r2
 80087b0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80087b8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80087bc:	d101      	bne.n	80087c2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80087be:	2301      	movs	r3, #1
 80087c0:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d101      	bne.n	80087ce <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80087ca:	2301      	movs	r3, #1
 80087cc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d017      	beq.n	800880a <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80087da:	4b4e      	ldr	r3, [pc, #312]	@ (8008914 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80087dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80087e0:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80087e8:	494a      	ldr	r1, [pc, #296]	@ (8008914 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80087ea:	4313      	orrs	r3, r2
 80087ec:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80087f4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80087f8:	d101      	bne.n	80087fe <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80087fa:	2301      	movs	r3, #1
 80087fc:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008802:	2b00      	cmp	r3, #0
 8008804:	d101      	bne.n	800880a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8008806:	2301      	movs	r3, #1
 8008808:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008812:	2b00      	cmp	r3, #0
 8008814:	d001      	beq.n	800881a <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8008816:	2301      	movs	r3, #1
 8008818:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	f003 0320 	and.w	r3, r3, #32
 8008822:	2b00      	cmp	r3, #0
 8008824:	f000 808b 	beq.w	800893e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8008828:	4b3a      	ldr	r3, [pc, #232]	@ (8008914 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800882a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800882c:	4a39      	ldr	r2, [pc, #228]	@ (8008914 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800882e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008832:	6413      	str	r3, [r2, #64]	@ 0x40
 8008834:	4b37      	ldr	r3, [pc, #220]	@ (8008914 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008836:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008838:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800883c:	60bb      	str	r3, [r7, #8]
 800883e:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8008840:	4b35      	ldr	r3, [pc, #212]	@ (8008918 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	4a34      	ldr	r2, [pc, #208]	@ (8008918 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8008846:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800884a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800884c:	f7fa fc1c 	bl	8003088 <HAL_GetTick>
 8008850:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8008852:	e008      	b.n	8008866 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008854:	f7fa fc18 	bl	8003088 <HAL_GetTick>
 8008858:	4602      	mov	r2, r0
 800885a:	697b      	ldr	r3, [r7, #20]
 800885c:	1ad3      	subs	r3, r2, r3
 800885e:	2b64      	cmp	r3, #100	@ 0x64
 8008860:	d901      	bls.n	8008866 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8008862:	2303      	movs	r3, #3
 8008864:	e357      	b.n	8008f16 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8008866:	4b2c      	ldr	r3, [pc, #176]	@ (8008918 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800886e:	2b00      	cmp	r3, #0
 8008870:	d0f0      	beq.n	8008854 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8008872:	4b28      	ldr	r3, [pc, #160]	@ (8008914 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008874:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008876:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800887a:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800887c:	693b      	ldr	r3, [r7, #16]
 800887e:	2b00      	cmp	r3, #0
 8008880:	d035      	beq.n	80088ee <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008886:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800888a:	693a      	ldr	r2, [r7, #16]
 800888c:	429a      	cmp	r2, r3
 800888e:	d02e      	beq.n	80088ee <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008890:	4b20      	ldr	r3, [pc, #128]	@ (8008914 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008892:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008894:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008898:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800889a:	4b1e      	ldr	r3, [pc, #120]	@ (8008914 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800889c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800889e:	4a1d      	ldr	r2, [pc, #116]	@ (8008914 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80088a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80088a4:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80088a6:	4b1b      	ldr	r3, [pc, #108]	@ (8008914 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80088a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80088aa:	4a1a      	ldr	r2, [pc, #104]	@ (8008914 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80088ac:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80088b0:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80088b2:	4a18      	ldr	r2, [pc, #96]	@ (8008914 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80088b4:	693b      	ldr	r3, [r7, #16]
 80088b6:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80088b8:	4b16      	ldr	r3, [pc, #88]	@ (8008914 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80088ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80088bc:	f003 0301 	and.w	r3, r3, #1
 80088c0:	2b01      	cmp	r3, #1
 80088c2:	d114      	bne.n	80088ee <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80088c4:	f7fa fbe0 	bl	8003088 <HAL_GetTick>
 80088c8:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80088ca:	e00a      	b.n	80088e2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80088cc:	f7fa fbdc 	bl	8003088 <HAL_GetTick>
 80088d0:	4602      	mov	r2, r0
 80088d2:	697b      	ldr	r3, [r7, #20]
 80088d4:	1ad3      	subs	r3, r2, r3
 80088d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80088da:	4293      	cmp	r3, r2
 80088dc:	d901      	bls.n	80088e2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80088de:	2303      	movs	r3, #3
 80088e0:	e319      	b.n	8008f16 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80088e2:	4b0c      	ldr	r3, [pc, #48]	@ (8008914 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80088e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80088e6:	f003 0302 	and.w	r3, r3, #2
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d0ee      	beq.n	80088cc <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80088f2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80088f6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80088fa:	d111      	bne.n	8008920 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80088fc:	4b05      	ldr	r3, [pc, #20]	@ (8008914 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80088fe:	689b      	ldr	r3, [r3, #8]
 8008900:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8008908:	4b04      	ldr	r3, [pc, #16]	@ (800891c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800890a:	400b      	ands	r3, r1
 800890c:	4901      	ldr	r1, [pc, #4]	@ (8008914 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800890e:	4313      	orrs	r3, r2
 8008910:	608b      	str	r3, [r1, #8]
 8008912:	e00b      	b.n	800892c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8008914:	40023800 	.word	0x40023800
 8008918:	40007000 	.word	0x40007000
 800891c:	0ffffcff 	.word	0x0ffffcff
 8008920:	4baa      	ldr	r3, [pc, #680]	@ (8008bcc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008922:	689b      	ldr	r3, [r3, #8]
 8008924:	4aa9      	ldr	r2, [pc, #676]	@ (8008bcc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008926:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800892a:	6093      	str	r3, [r2, #8]
 800892c:	4ba7      	ldr	r3, [pc, #668]	@ (8008bcc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800892e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008934:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008938:	49a4      	ldr	r1, [pc, #656]	@ (8008bcc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800893a:	4313      	orrs	r3, r2
 800893c:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	f003 0310 	and.w	r3, r3, #16
 8008946:	2b00      	cmp	r3, #0
 8008948:	d010      	beq.n	800896c <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800894a:	4ba0      	ldr	r3, [pc, #640]	@ (8008bcc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800894c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008950:	4a9e      	ldr	r2, [pc, #632]	@ (8008bcc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008952:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008956:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800895a:	4b9c      	ldr	r3, [pc, #624]	@ (8008bcc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800895c:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008964:	4999      	ldr	r1, [pc, #612]	@ (8008bcc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008966:	4313      	orrs	r3, r2
 8008968:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008974:	2b00      	cmp	r3, #0
 8008976:	d00a      	beq.n	800898e <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008978:	4b94      	ldr	r3, [pc, #592]	@ (8008bcc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800897a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800897e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008986:	4991      	ldr	r1, [pc, #580]	@ (8008bcc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008988:	4313      	orrs	r3, r2
 800898a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008996:	2b00      	cmp	r3, #0
 8008998:	d00a      	beq.n	80089b0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800899a:	4b8c      	ldr	r3, [pc, #560]	@ (8008bcc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800899c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80089a0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80089a8:	4988      	ldr	r1, [pc, #544]	@ (8008bcc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80089aa:	4313      	orrs	r3, r2
 80089ac:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	d00a      	beq.n	80089d2 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80089bc:	4b83      	ldr	r3, [pc, #524]	@ (8008bcc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80089be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80089c2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80089ca:	4980      	ldr	r1, [pc, #512]	@ (8008bcc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80089cc:	4313      	orrs	r3, r2
 80089ce:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d00a      	beq.n	80089f4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80089de:	4b7b      	ldr	r3, [pc, #492]	@ (8008bcc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80089e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80089e4:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80089ec:	4977      	ldr	r1, [pc, #476]	@ (8008bcc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80089ee:	4313      	orrs	r3, r2
 80089f0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	d00a      	beq.n	8008a16 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8008a00:	4b72      	ldr	r3, [pc, #456]	@ (8008bcc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008a02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008a06:	f023 0203 	bic.w	r2, r3, #3
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008a0e:	496f      	ldr	r1, [pc, #444]	@ (8008bcc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008a10:	4313      	orrs	r3, r2
 8008a12:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d00a      	beq.n	8008a38 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8008a22:	4b6a      	ldr	r3, [pc, #424]	@ (8008bcc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008a24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008a28:	f023 020c 	bic.w	r2, r3, #12
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008a30:	4966      	ldr	r1, [pc, #408]	@ (8008bcc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008a32:	4313      	orrs	r3, r2
 8008a34:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d00a      	beq.n	8008a5a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8008a44:	4b61      	ldr	r3, [pc, #388]	@ (8008bcc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008a46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008a4a:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008a52:	495e      	ldr	r1, [pc, #376]	@ (8008bcc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008a54:	4313      	orrs	r3, r2
 8008a56:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d00a      	beq.n	8008a7c <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8008a66:	4b59      	ldr	r3, [pc, #356]	@ (8008bcc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008a68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008a6c:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008a74:	4955      	ldr	r1, [pc, #340]	@ (8008bcc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008a76:	4313      	orrs	r3, r2
 8008a78:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d00a      	beq.n	8008a9e <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8008a88:	4b50      	ldr	r3, [pc, #320]	@ (8008bcc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008a8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008a8e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008a96:	494d      	ldr	r1, [pc, #308]	@ (8008bcc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008a98:	4313      	orrs	r3, r2
 8008a9a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	d00a      	beq.n	8008ac0 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8008aaa:	4b48      	ldr	r3, [pc, #288]	@ (8008bcc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008aac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008ab0:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008ab8:	4944      	ldr	r1, [pc, #272]	@ (8008bcc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008aba:	4313      	orrs	r3, r2
 8008abc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d00a      	beq.n	8008ae2 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8008acc:	4b3f      	ldr	r3, [pc, #252]	@ (8008bcc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008ace:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008ad2:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008ada:	493c      	ldr	r1, [pc, #240]	@ (8008bcc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008adc:	4313      	orrs	r3, r2
 8008ade:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d00a      	beq.n	8008b04 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8008aee:	4b37      	ldr	r3, [pc, #220]	@ (8008bcc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008af0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008af4:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008afc:	4933      	ldr	r1, [pc, #204]	@ (8008bcc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008afe:	4313      	orrs	r3, r2
 8008b00:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d00a      	beq.n	8008b26 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8008b10:	4b2e      	ldr	r3, [pc, #184]	@ (8008bcc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008b12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008b16:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008b1e:	492b      	ldr	r1, [pc, #172]	@ (8008bcc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008b20:	4313      	orrs	r3, r2
 8008b22:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	d011      	beq.n	8008b56 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8008b32:	4b26      	ldr	r3, [pc, #152]	@ (8008bcc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008b34:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008b38:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008b40:	4922      	ldr	r1, [pc, #136]	@ (8008bcc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008b42:	4313      	orrs	r3, r2
 8008b44:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008b4c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008b50:	d101      	bne.n	8008b56 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8008b52:	2301      	movs	r3, #1
 8008b54:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	f003 0308 	and.w	r3, r3, #8
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d001      	beq.n	8008b66 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8008b62:	2301      	movs	r3, #1
 8008b64:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	d00a      	beq.n	8008b88 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008b72:	4b16      	ldr	r3, [pc, #88]	@ (8008bcc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008b74:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008b78:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008b80:	4912      	ldr	r1, [pc, #72]	@ (8008bcc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008b82:	4313      	orrs	r3, r2
 8008b84:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d00b      	beq.n	8008bac <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8008b94:	4b0d      	ldr	r3, [pc, #52]	@ (8008bcc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008b96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008b9a:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008ba4:	4909      	ldr	r1, [pc, #36]	@ (8008bcc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008ba6:	4313      	orrs	r3, r2
 8008ba8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8008bac:	69fb      	ldr	r3, [r7, #28]
 8008bae:	2b01      	cmp	r3, #1
 8008bb0:	d006      	beq.n	8008bc0 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	f000 80d9 	beq.w	8008d72 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8008bc0:	4b02      	ldr	r3, [pc, #8]	@ (8008bcc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	4a01      	ldr	r2, [pc, #4]	@ (8008bcc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008bc6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008bca:	e001      	b.n	8008bd0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8008bcc:	40023800 	.word	0x40023800
 8008bd0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008bd2:	f7fa fa59 	bl	8003088 <HAL_GetTick>
 8008bd6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008bd8:	e008      	b.n	8008bec <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8008bda:	f7fa fa55 	bl	8003088 <HAL_GetTick>
 8008bde:	4602      	mov	r2, r0
 8008be0:	697b      	ldr	r3, [r7, #20]
 8008be2:	1ad3      	subs	r3, r2, r3
 8008be4:	2b64      	cmp	r3, #100	@ 0x64
 8008be6:	d901      	bls.n	8008bec <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008be8:	2303      	movs	r3, #3
 8008bea:	e194      	b.n	8008f16 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008bec:	4b6c      	ldr	r3, [pc, #432]	@ (8008da0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d1f0      	bne.n	8008bda <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	f003 0301 	and.w	r3, r3, #1
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	d021      	beq.n	8008c48 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	d11d      	bne.n	8008c48 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8008c0c:	4b64      	ldr	r3, [pc, #400]	@ (8008da0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008c0e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008c12:	0c1b      	lsrs	r3, r3, #16
 8008c14:	f003 0303 	and.w	r3, r3, #3
 8008c18:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8008c1a:	4b61      	ldr	r3, [pc, #388]	@ (8008da0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008c1c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008c20:	0e1b      	lsrs	r3, r3, #24
 8008c22:	f003 030f 	and.w	r3, r3, #15
 8008c26:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	685b      	ldr	r3, [r3, #4]
 8008c2c:	019a      	lsls	r2, r3, #6
 8008c2e:	693b      	ldr	r3, [r7, #16]
 8008c30:	041b      	lsls	r3, r3, #16
 8008c32:	431a      	orrs	r2, r3
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	061b      	lsls	r3, r3, #24
 8008c38:	431a      	orrs	r2, r3
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	689b      	ldr	r3, [r3, #8]
 8008c3e:	071b      	lsls	r3, r3, #28
 8008c40:	4957      	ldr	r1, [pc, #348]	@ (8008da0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008c42:	4313      	orrs	r3, r2
 8008c44:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008c50:	2b00      	cmp	r3, #0
 8008c52:	d004      	beq.n	8008c5e <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008c58:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008c5c:	d00a      	beq.n	8008c74 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	d02e      	beq.n	8008cc8 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c6e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008c72:	d129      	bne.n	8008cc8 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8008c74:	4b4a      	ldr	r3, [pc, #296]	@ (8008da0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008c76:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008c7a:	0c1b      	lsrs	r3, r3, #16
 8008c7c:	f003 0303 	and.w	r3, r3, #3
 8008c80:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8008c82:	4b47      	ldr	r3, [pc, #284]	@ (8008da0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008c84:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008c88:	0f1b      	lsrs	r3, r3, #28
 8008c8a:	f003 0307 	and.w	r3, r3, #7
 8008c8e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	685b      	ldr	r3, [r3, #4]
 8008c94:	019a      	lsls	r2, r3, #6
 8008c96:	693b      	ldr	r3, [r7, #16]
 8008c98:	041b      	lsls	r3, r3, #16
 8008c9a:	431a      	orrs	r2, r3
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	68db      	ldr	r3, [r3, #12]
 8008ca0:	061b      	lsls	r3, r3, #24
 8008ca2:	431a      	orrs	r2, r3
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	071b      	lsls	r3, r3, #28
 8008ca8:	493d      	ldr	r1, [pc, #244]	@ (8008da0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008caa:	4313      	orrs	r3, r2
 8008cac:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8008cb0:	4b3b      	ldr	r3, [pc, #236]	@ (8008da0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008cb2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008cb6:	f023 021f 	bic.w	r2, r3, #31
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008cbe:	3b01      	subs	r3, #1
 8008cc0:	4937      	ldr	r1, [pc, #220]	@ (8008da0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008cc2:	4313      	orrs	r3, r2
 8008cc4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d01d      	beq.n	8008d10 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8008cd4:	4b32      	ldr	r3, [pc, #200]	@ (8008da0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008cd6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008cda:	0e1b      	lsrs	r3, r3, #24
 8008cdc:	f003 030f 	and.w	r3, r3, #15
 8008ce0:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8008ce2:	4b2f      	ldr	r3, [pc, #188]	@ (8008da0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008ce4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008ce8:	0f1b      	lsrs	r3, r3, #28
 8008cea:	f003 0307 	and.w	r3, r3, #7
 8008cee:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	685b      	ldr	r3, [r3, #4]
 8008cf4:	019a      	lsls	r2, r3, #6
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	691b      	ldr	r3, [r3, #16]
 8008cfa:	041b      	lsls	r3, r3, #16
 8008cfc:	431a      	orrs	r2, r3
 8008cfe:	693b      	ldr	r3, [r7, #16]
 8008d00:	061b      	lsls	r3, r3, #24
 8008d02:	431a      	orrs	r2, r3
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	071b      	lsls	r3, r3, #28
 8008d08:	4925      	ldr	r1, [pc, #148]	@ (8008da0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008d0a:	4313      	orrs	r3, r2
 8008d0c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d011      	beq.n	8008d40 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	685b      	ldr	r3, [r3, #4]
 8008d20:	019a      	lsls	r2, r3, #6
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	691b      	ldr	r3, [r3, #16]
 8008d26:	041b      	lsls	r3, r3, #16
 8008d28:	431a      	orrs	r2, r3
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	68db      	ldr	r3, [r3, #12]
 8008d2e:	061b      	lsls	r3, r3, #24
 8008d30:	431a      	orrs	r2, r3
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	689b      	ldr	r3, [r3, #8]
 8008d36:	071b      	lsls	r3, r3, #28
 8008d38:	4919      	ldr	r1, [pc, #100]	@ (8008da0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008d3a:	4313      	orrs	r3, r2
 8008d3c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8008d40:	4b17      	ldr	r3, [pc, #92]	@ (8008da0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	4a16      	ldr	r2, [pc, #88]	@ (8008da0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008d46:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008d4a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008d4c:	f7fa f99c 	bl	8003088 <HAL_GetTick>
 8008d50:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8008d52:	e008      	b.n	8008d66 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8008d54:	f7fa f998 	bl	8003088 <HAL_GetTick>
 8008d58:	4602      	mov	r2, r0
 8008d5a:	697b      	ldr	r3, [r7, #20]
 8008d5c:	1ad3      	subs	r3, r2, r3
 8008d5e:	2b64      	cmp	r3, #100	@ 0x64
 8008d60:	d901      	bls.n	8008d66 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008d62:	2303      	movs	r3, #3
 8008d64:	e0d7      	b.n	8008f16 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8008d66:	4b0e      	ldr	r3, [pc, #56]	@ (8008da0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	d0f0      	beq.n	8008d54 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8008d72:	69bb      	ldr	r3, [r7, #24]
 8008d74:	2b01      	cmp	r3, #1
 8008d76:	f040 80cd 	bne.w	8008f14 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8008d7a:	4b09      	ldr	r3, [pc, #36]	@ (8008da0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	4a08      	ldr	r2, [pc, #32]	@ (8008da0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008d80:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008d84:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008d86:	f7fa f97f 	bl	8003088 <HAL_GetTick>
 8008d8a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8008d8c:	e00a      	b.n	8008da4 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8008d8e:	f7fa f97b 	bl	8003088 <HAL_GetTick>
 8008d92:	4602      	mov	r2, r0
 8008d94:	697b      	ldr	r3, [r7, #20]
 8008d96:	1ad3      	subs	r3, r2, r3
 8008d98:	2b64      	cmp	r3, #100	@ 0x64
 8008d9a:	d903      	bls.n	8008da4 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008d9c:	2303      	movs	r3, #3
 8008d9e:	e0ba      	b.n	8008f16 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8008da0:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8008da4:	4b5e      	ldr	r3, [pc, #376]	@ (8008f20 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008dac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008db0:	d0ed      	beq.n	8008d8e <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	d003      	beq.n	8008dc6 <HAL_RCCEx_PeriphCLKConfig+0x682>
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d009      	beq.n	8008dda <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	d02e      	beq.n	8008e30 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d12a      	bne.n	8008e30 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8008dda:	4b51      	ldr	r3, [pc, #324]	@ (8008f20 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008ddc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008de0:	0c1b      	lsrs	r3, r3, #16
 8008de2:	f003 0303 	and.w	r3, r3, #3
 8008de6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8008de8:	4b4d      	ldr	r3, [pc, #308]	@ (8008f20 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008dea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008dee:	0f1b      	lsrs	r3, r3, #28
 8008df0:	f003 0307 	and.w	r3, r3, #7
 8008df4:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	695b      	ldr	r3, [r3, #20]
 8008dfa:	019a      	lsls	r2, r3, #6
 8008dfc:	693b      	ldr	r3, [r7, #16]
 8008dfe:	041b      	lsls	r3, r3, #16
 8008e00:	431a      	orrs	r2, r3
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	699b      	ldr	r3, [r3, #24]
 8008e06:	061b      	lsls	r3, r3, #24
 8008e08:	431a      	orrs	r2, r3
 8008e0a:	68fb      	ldr	r3, [r7, #12]
 8008e0c:	071b      	lsls	r3, r3, #28
 8008e0e:	4944      	ldr	r1, [pc, #272]	@ (8008f20 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008e10:	4313      	orrs	r3, r2
 8008e12:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8008e16:	4b42      	ldr	r3, [pc, #264]	@ (8008f20 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008e18:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008e1c:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e24:	3b01      	subs	r3, #1
 8008e26:	021b      	lsls	r3, r3, #8
 8008e28:	493d      	ldr	r1, [pc, #244]	@ (8008f20 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008e2a:	4313      	orrs	r3, r2
 8008e2c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d022      	beq.n	8008e82 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008e40:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008e44:	d11d      	bne.n	8008e82 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8008e46:	4b36      	ldr	r3, [pc, #216]	@ (8008f20 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008e48:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008e4c:	0e1b      	lsrs	r3, r3, #24
 8008e4e:	f003 030f 	and.w	r3, r3, #15
 8008e52:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8008e54:	4b32      	ldr	r3, [pc, #200]	@ (8008f20 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008e56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008e5a:	0f1b      	lsrs	r3, r3, #28
 8008e5c:	f003 0307 	and.w	r3, r3, #7
 8008e60:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	695b      	ldr	r3, [r3, #20]
 8008e66:	019a      	lsls	r2, r3, #6
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	6a1b      	ldr	r3, [r3, #32]
 8008e6c:	041b      	lsls	r3, r3, #16
 8008e6e:	431a      	orrs	r2, r3
 8008e70:	693b      	ldr	r3, [r7, #16]
 8008e72:	061b      	lsls	r3, r3, #24
 8008e74:	431a      	orrs	r2, r3
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	071b      	lsls	r3, r3, #28
 8008e7a:	4929      	ldr	r1, [pc, #164]	@ (8008f20 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008e7c:	4313      	orrs	r3, r2
 8008e7e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	f003 0308 	and.w	r3, r3, #8
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	d028      	beq.n	8008ee0 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8008e8e:	4b24      	ldr	r3, [pc, #144]	@ (8008f20 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008e90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008e94:	0e1b      	lsrs	r3, r3, #24
 8008e96:	f003 030f 	and.w	r3, r3, #15
 8008e9a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8008e9c:	4b20      	ldr	r3, [pc, #128]	@ (8008f20 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008e9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008ea2:	0c1b      	lsrs	r3, r3, #16
 8008ea4:	f003 0303 	and.w	r3, r3, #3
 8008ea8:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	695b      	ldr	r3, [r3, #20]
 8008eae:	019a      	lsls	r2, r3, #6
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	041b      	lsls	r3, r3, #16
 8008eb4:	431a      	orrs	r2, r3
 8008eb6:	693b      	ldr	r3, [r7, #16]
 8008eb8:	061b      	lsls	r3, r3, #24
 8008eba:	431a      	orrs	r2, r3
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	69db      	ldr	r3, [r3, #28]
 8008ec0:	071b      	lsls	r3, r3, #28
 8008ec2:	4917      	ldr	r1, [pc, #92]	@ (8008f20 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008ec4:	4313      	orrs	r3, r2
 8008ec6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8008eca:	4b15      	ldr	r3, [pc, #84]	@ (8008f20 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008ecc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008ed0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ed8:	4911      	ldr	r1, [pc, #68]	@ (8008f20 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008eda:	4313      	orrs	r3, r2
 8008edc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8008ee0:	4b0f      	ldr	r3, [pc, #60]	@ (8008f20 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	4a0e      	ldr	r2, [pc, #56]	@ (8008f20 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008ee6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008eea:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008eec:	f7fa f8cc 	bl	8003088 <HAL_GetTick>
 8008ef0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8008ef2:	e008      	b.n	8008f06 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8008ef4:	f7fa f8c8 	bl	8003088 <HAL_GetTick>
 8008ef8:	4602      	mov	r2, r0
 8008efa:	697b      	ldr	r3, [r7, #20]
 8008efc:	1ad3      	subs	r3, r2, r3
 8008efe:	2b64      	cmp	r3, #100	@ 0x64
 8008f00:	d901      	bls.n	8008f06 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008f02:	2303      	movs	r3, #3
 8008f04:	e007      	b.n	8008f16 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8008f06:	4b06      	ldr	r3, [pc, #24]	@ (8008f20 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008f0e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008f12:	d1ef      	bne.n	8008ef4 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8008f14:	2300      	movs	r3, #0
}
 8008f16:	4618      	mov	r0, r3
 8008f18:	3720      	adds	r7, #32
 8008f1a:	46bd      	mov	sp, r7
 8008f1c:	bd80      	pop	{r7, pc}
 8008f1e:	bf00      	nop
 8008f20:	40023800 	.word	0x40023800

08008f24 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg RCC_PERIPHCLK_SAI1: SAI1 peripheral clock
  *            @arg RCC_PERIPHCLK_SAI2: SAI2 peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8008f24:	b480      	push	{r7}
 8008f26:	b087      	sub	sp, #28
 8008f28:	af00      	add	r7, sp, #0
 8008f2a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8008f2c:	2300      	movs	r3, #0
 8008f2e:	60fb      	str	r3, [r7, #12]
  /* This variable is used to store the SAI clock frequency (value in Hz) */
  uint32_t frequency = 0;
 8008f30:	2300      	movs	r3, #0
 8008f32:	617b      	str	r3, [r7, #20]
  /* This variable is used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0;
 8008f34:	2300      	movs	r3, #0
 8008f36:	613b      	str	r3, [r7, #16]
  /* This variable is used to store the SAI clock source */
  uint32_t saiclocksource = 0;
 8008f38:	2300      	movs	r3, #0
 8008f3a:	60bb      	str	r3, [r7, #8]

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8008f42:	f040 808d 	bne.w	8009060 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
  {
    saiclocksource = RCC->DCKCFGR1;
 8008f46:	4b93      	ldr	r3, [pc, #588]	@ (8009194 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008f48:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008f4c:	60bb      	str	r3, [r7, #8]
    saiclocksource &= RCC_DCKCFGR1_SAI1SEL;
 8008f4e:	68bb      	ldr	r3, [r7, #8]
 8008f50:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8008f54:	60bb      	str	r3, [r7, #8]
    switch (saiclocksource)
 8008f56:	68bb      	ldr	r3, [r7, #8]
 8008f58:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008f5c:	d07c      	beq.n	8009058 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 8008f5e:	68bb      	ldr	r3, [r7, #8]
 8008f60:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008f64:	d87b      	bhi.n	800905e <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
 8008f66:	68bb      	ldr	r3, [r7, #8]
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d004      	beq.n	8008f76 <HAL_RCCEx_GetPeriphCLKFreq+0x52>
 8008f6c:	68bb      	ldr	r3, [r7, #8]
 8008f6e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008f72:	d039      	beq.n	8008fe8 <HAL_RCCEx_GetPeriphCLKFreq+0xc4>
        break;
      }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
    default :
      {
        break;
 8008f74:	e073      	b.n	800905e <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8008f76:	4b87      	ldr	r3, [pc, #540]	@ (8009194 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008f78:	685b      	ldr	r3, [r3, #4]
 8008f7a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d108      	bne.n	8008f94 <HAL_RCCEx_GetPeriphCLKFreq+0x70>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8008f82:	4b84      	ldr	r3, [pc, #528]	@ (8009194 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008f84:	685b      	ldr	r3, [r3, #4]
 8008f86:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008f8a:	4a83      	ldr	r2, [pc, #524]	@ (8009198 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 8008f8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f90:	613b      	str	r3, [r7, #16]
 8008f92:	e007      	b.n	8008fa4 <HAL_RCCEx_GetPeriphCLKFreq+0x80>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 8008f94:	4b7f      	ldr	r3, [pc, #508]	@ (8009194 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008f96:	685b      	ldr	r3, [r3, #4]
 8008f98:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008f9c:	4a7f      	ldr	r2, [pc, #508]	@ (800919c <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8008f9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008fa2:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 8008fa4:	4b7b      	ldr	r3, [pc, #492]	@ (8009194 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008fa6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008faa:	0e1b      	lsrs	r3, r3, #24
 8008fac:	f003 030f 	and.w	r3, r3, #15
 8008fb0:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 8008fb2:	4b78      	ldr	r3, [pc, #480]	@ (8009194 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008fb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008fb8:	099b      	lsrs	r3, r3, #6
 8008fba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008fbe:	693a      	ldr	r2, [r7, #16]
 8008fc0:	fb03 f202 	mul.w	r2, r3, r2
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8008fca:	617b      	str	r3, [r7, #20]
        tmpreg = (((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> 8) + 1);
 8008fcc:	4b71      	ldr	r3, [pc, #452]	@ (8009194 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008fce:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008fd2:	0a1b      	lsrs	r3, r3, #8
 8008fd4:	f003 031f 	and.w	r3, r3, #31
 8008fd8:	3301      	adds	r3, #1
 8008fda:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 8008fdc:	697a      	ldr	r2, [r7, #20]
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	fbb2 f3f3 	udiv	r3, r2, r3
 8008fe4:	617b      	str	r3, [r7, #20]
        break;
 8008fe6:	e03b      	b.n	8009060 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8008fe8:	4b6a      	ldr	r3, [pc, #424]	@ (8009194 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008fea:	685b      	ldr	r3, [r3, #4]
 8008fec:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008ff0:	2b00      	cmp	r3, #0
 8008ff2:	d108      	bne.n	8009006 <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8008ff4:	4b67      	ldr	r3, [pc, #412]	@ (8009194 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008ff6:	685b      	ldr	r3, [r3, #4]
 8008ff8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008ffc:	4a66      	ldr	r2, [pc, #408]	@ (8009198 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 8008ffe:	fbb2 f3f3 	udiv	r3, r2, r3
 8009002:	613b      	str	r3, [r7, #16]
 8009004:	e007      	b.n	8009016 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 8009006:	4b63      	ldr	r3, [pc, #396]	@ (8009194 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8009008:	685b      	ldr	r3, [r3, #4]
 800900a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800900e:	4a63      	ldr	r2, [pc, #396]	@ (800919c <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8009010:	fbb2 f3f3 	udiv	r3, r2, r3
 8009014:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 8009016:	4b5f      	ldr	r3, [pc, #380]	@ (8009194 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8009018:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800901c:	0e1b      	lsrs	r3, r3, #24
 800901e:	f003 030f 	and.w	r3, r3, #15
 8009022:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 8009024:	4b5b      	ldr	r3, [pc, #364]	@ (8009194 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8009026:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800902a:	099b      	lsrs	r3, r3, #6
 800902c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009030:	693a      	ldr	r2, [r7, #16]
 8009032:	fb03 f202 	mul.w	r2, r3, r2
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	fbb2 f3f3 	udiv	r3, r2, r3
 800903c:	617b      	str	r3, [r7, #20]
        tmpreg = ((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) + 1);
 800903e:	4b55      	ldr	r3, [pc, #340]	@ (8009194 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8009040:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009044:	f003 031f 	and.w	r3, r3, #31
 8009048:	3301      	adds	r3, #1
 800904a:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 800904c:	697a      	ldr	r2, [r7, #20]
 800904e:	68fb      	ldr	r3, [r7, #12]
 8009050:	fbb2 f3f3 	udiv	r3, r2, r3
 8009054:	617b      	str	r3, [r7, #20]
        break;
 8009056:	e003      	b.n	8009060 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        frequency = EXTERNAL_CLOCK_VALUE;
 8009058:	4b51      	ldr	r3, [pc, #324]	@ (80091a0 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 800905a:	617b      	str	r3, [r7, #20]
        break;
 800905c:	e000      	b.n	8009060 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        break;
 800905e:	bf00      	nop
      }
    }
  }

  if (PeriphClk == RCC_PERIPHCLK_SAI2)
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009066:	f040 808d 	bne.w	8009184 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
  {
    saiclocksource = RCC->DCKCFGR1;
 800906a:	4b4a      	ldr	r3, [pc, #296]	@ (8009194 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800906c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009070:	60bb      	str	r3, [r7, #8]
    saiclocksource &= RCC_DCKCFGR1_SAI2SEL;
 8009072:	68bb      	ldr	r3, [r7, #8]
 8009074:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8009078:	60bb      	str	r3, [r7, #8]
    switch (saiclocksource)
 800907a:	68bb      	ldr	r3, [r7, #8]
 800907c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009080:	d07c      	beq.n	800917c <HAL_RCCEx_GetPeriphCLKFreq+0x258>
 8009082:	68bb      	ldr	r3, [r7, #8]
 8009084:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009088:	d87b      	bhi.n	8009182 <HAL_RCCEx_GetPeriphCLKFreq+0x25e>
 800908a:	68bb      	ldr	r3, [r7, #8]
 800908c:	2b00      	cmp	r3, #0
 800908e:	d004      	beq.n	800909a <HAL_RCCEx_GetPeriphCLKFreq+0x176>
 8009090:	68bb      	ldr	r3, [r7, #8]
 8009092:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009096:	d039      	beq.n	800910c <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
        break;
      }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
    default :
      {
        break;
 8009098:	e073      	b.n	8009182 <HAL_RCCEx_GetPeriphCLKFreq+0x25e>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800909a:	4b3e      	ldr	r3, [pc, #248]	@ (8009194 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800909c:	685b      	ldr	r3, [r3, #4]
 800909e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	d108      	bne.n	80090b8 <HAL_RCCEx_GetPeriphCLKFreq+0x194>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80090a6:	4b3b      	ldr	r3, [pc, #236]	@ (8009194 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80090a8:	685b      	ldr	r3, [r3, #4]
 80090aa:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80090ae:	4a3a      	ldr	r2, [pc, #232]	@ (8009198 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 80090b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80090b4:	613b      	str	r3, [r7, #16]
 80090b6:	e007      	b.n	80090c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 80090b8:	4b36      	ldr	r3, [pc, #216]	@ (8009194 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80090ba:	685b      	ldr	r3, [r3, #4]
 80090bc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80090c0:	4a36      	ldr	r2, [pc, #216]	@ (800919c <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 80090c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80090c6:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 80090c8:	4b32      	ldr	r3, [pc, #200]	@ (8009194 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80090ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80090ce:	0e1b      	lsrs	r3, r3, #24
 80090d0:	f003 030f 	and.w	r3, r3, #15
 80090d4:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 80090d6:	4b2f      	ldr	r3, [pc, #188]	@ (8009194 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80090d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80090dc:	099b      	lsrs	r3, r3, #6
 80090de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80090e2:	693a      	ldr	r2, [r7, #16]
 80090e4:	fb03 f202 	mul.w	r2, r3, r2
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80090ee:	617b      	str	r3, [r7, #20]
        tmpreg = (((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> 8) + 1);
 80090f0:	4b28      	ldr	r3, [pc, #160]	@ (8009194 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80090f2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80090f6:	0a1b      	lsrs	r3, r3, #8
 80090f8:	f003 031f 	and.w	r3, r3, #31
 80090fc:	3301      	adds	r3, #1
 80090fe:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 8009100:	697a      	ldr	r2, [r7, #20]
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	fbb2 f3f3 	udiv	r3, r2, r3
 8009108:	617b      	str	r3, [r7, #20]
        break;
 800910a:	e03b      	b.n	8009184 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800910c:	4b21      	ldr	r3, [pc, #132]	@ (8009194 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800910e:	685b      	ldr	r3, [r3, #4]
 8009110:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009114:	2b00      	cmp	r3, #0
 8009116:	d108      	bne.n	800912a <HAL_RCCEx_GetPeriphCLKFreq+0x206>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8009118:	4b1e      	ldr	r3, [pc, #120]	@ (8009194 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800911a:	685b      	ldr	r3, [r3, #4]
 800911c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009120:	4a1d      	ldr	r2, [pc, #116]	@ (8009198 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 8009122:	fbb2 f3f3 	udiv	r3, r2, r3
 8009126:	613b      	str	r3, [r7, #16]
 8009128:	e007      	b.n	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x216>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 800912a:	4b1a      	ldr	r3, [pc, #104]	@ (8009194 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800912c:	685b      	ldr	r3, [r3, #4]
 800912e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009132:	4a1a      	ldr	r2, [pc, #104]	@ (800919c <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8009134:	fbb2 f3f3 	udiv	r3, r2, r3
 8009138:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 800913a:	4b16      	ldr	r3, [pc, #88]	@ (8009194 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800913c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009140:	0e1b      	lsrs	r3, r3, #24
 8009142:	f003 030f 	and.w	r3, r3, #15
 8009146:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 8009148:	4b12      	ldr	r3, [pc, #72]	@ (8009194 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800914a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800914e:	099b      	lsrs	r3, r3, #6
 8009150:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009154:	693a      	ldr	r2, [r7, #16]
 8009156:	fb03 f202 	mul.w	r2, r3, r2
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009160:	617b      	str	r3, [r7, #20]
        tmpreg = ((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) + 1);
 8009162:	4b0c      	ldr	r3, [pc, #48]	@ (8009194 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8009164:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009168:	f003 031f 	and.w	r3, r3, #31
 800916c:	3301      	adds	r3, #1
 800916e:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 8009170:	697a      	ldr	r2, [r7, #20]
 8009172:	68fb      	ldr	r3, [r7, #12]
 8009174:	fbb2 f3f3 	udiv	r3, r2, r3
 8009178:	617b      	str	r3, [r7, #20]
        break;
 800917a:	e003      	b.n	8009184 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        frequency = EXTERNAL_CLOCK_VALUE;
 800917c:	4b08      	ldr	r3, [pc, #32]	@ (80091a0 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 800917e:	617b      	str	r3, [r7, #20]
        break;
 8009180:	e000      	b.n	8009184 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        break;
 8009182:	bf00      	nop
      }
    }
  }

  return frequency;
 8009184:	697b      	ldr	r3, [r7, #20]
}
 8009186:	4618      	mov	r0, r3
 8009188:	371c      	adds	r7, #28
 800918a:	46bd      	mov	sp, r7
 800918c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009190:	4770      	bx	lr
 8009192:	bf00      	nop
 8009194:	40023800 	.word	0x40023800
 8009198:	00f42400 	.word	0x00f42400
 800919c:	017d7840 	.word	0x017d7840
 80091a0:	00bb8000 	.word	0x00bb8000

080091a4 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80091a4:	b580      	push	{r7, lr}
 80091a6:	b084      	sub	sp, #16
 80091a8:	af00      	add	r7, sp, #0
 80091aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	2b00      	cmp	r3, #0
 80091b0:	d101      	bne.n	80091b6 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 80091b2:	2301      	movs	r3, #1
 80091b4:	e071      	b.n	800929a <HAL_RTC_Init+0xf6>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	7f5b      	ldrb	r3, [r3, #29]
 80091ba:	b2db      	uxtb	r3, r3
 80091bc:	2b00      	cmp	r3, #0
 80091be:	d105      	bne.n	80091cc <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	2200      	movs	r2, #0
 80091c4:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80091c6:	6878      	ldr	r0, [r7, #4]
 80091c8:	f7f9 f906 	bl	80023d8 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	2202      	movs	r2, #2
 80091d0:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	68db      	ldr	r3, [r3, #12]
 80091d8:	f003 0310 	and.w	r3, r3, #16
 80091dc:	2b10      	cmp	r3, #16
 80091de:	d053      	beq.n	8009288 <HAL_RTC_Init+0xe4>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	22ca      	movs	r2, #202	@ 0xca
 80091e6:	625a      	str	r2, [r3, #36]	@ 0x24
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	2253      	movs	r2, #83	@ 0x53
 80091ee:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 80091f0:	6878      	ldr	r0, [r7, #4]
 80091f2:	f000 fac7 	bl	8009784 <RTC_EnterInitMode>
 80091f6:	4603      	mov	r3, r0
 80091f8:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 80091fa:	7bfb      	ldrb	r3, [r7, #15]
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	d12a      	bne.n	8009256 <HAL_RTC_Init+0xb2>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	6899      	ldr	r1, [r3, #8]
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	681a      	ldr	r2, [r3, #0]
 800920a:	4b26      	ldr	r3, [pc, #152]	@ (80092a4 <HAL_RTC_Init+0x100>)
 800920c:	400b      	ands	r3, r1
 800920e:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	6899      	ldr	r1, [r3, #8]
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	685a      	ldr	r2, [r3, #4]
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	691b      	ldr	r3, [r3, #16]
 800921e:	431a      	orrs	r2, r3
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	695b      	ldr	r3, [r3, #20]
 8009224:	431a      	orrs	r2, r3
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	430a      	orrs	r2, r1
 800922c:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	687a      	ldr	r2, [r7, #4]
 8009234:	68d2      	ldr	r2, [r2, #12]
 8009236:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	6919      	ldr	r1, [r3, #16]
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	689b      	ldr	r3, [r3, #8]
 8009242:	041a      	lsls	r2, r3, #16
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	430a      	orrs	r2, r1
 800924a:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800924c:	6878      	ldr	r0, [r7, #4]
 800924e:	f000 fad0 	bl	80097f2 <RTC_ExitInitMode>
 8009252:	4603      	mov	r3, r0
 8009254:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8009256:	7bfb      	ldrb	r3, [r7, #15]
 8009258:	2b00      	cmp	r3, #0
 800925a:	d110      	bne.n	800927e <HAL_RTC_Init+0xda>
    {
      hrtc->Instance->OR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	f022 0208 	bic.w	r2, r2, #8
 800926a:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType);
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	699a      	ldr	r2, [r3, #24]
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	430a      	orrs	r2, r1
 800927c:	64da      	str	r2, [r3, #76]	@ 0x4c
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	22ff      	movs	r2, #255	@ 0xff
 8009284:	625a      	str	r2, [r3, #36]	@ 0x24
 8009286:	e001      	b.n	800928c <HAL_RTC_Init+0xe8>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8009288:	2300      	movs	r3, #0
 800928a:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 800928c:	7bfb      	ldrb	r3, [r7, #15]
 800928e:	2b00      	cmp	r3, #0
 8009290:	d102      	bne.n	8009298 <HAL_RTC_Init+0xf4>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	2201      	movs	r2, #1
 8009296:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8009298:	7bfb      	ldrb	r3, [r7, #15]
}
 800929a:	4618      	mov	r0, r3
 800929c:	3710      	adds	r7, #16
 800929e:	46bd      	mov	sp, r7
 80092a0:	bd80      	pop	{r7, pc}
 80092a2:	bf00      	nop
 80092a4:	ff8fffbf 	.word	0xff8fffbf

080092a8 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80092a8:	b590      	push	{r4, r7, lr}
 80092aa:	b087      	sub	sp, #28
 80092ac:	af00      	add	r7, sp, #0
 80092ae:	60f8      	str	r0, [r7, #12]
 80092b0:	60b9      	str	r1, [r7, #8]
 80092b2:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80092b4:	2300      	movs	r3, #0
 80092b6:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	7f1b      	ldrb	r3, [r3, #28]
 80092bc:	2b01      	cmp	r3, #1
 80092be:	d101      	bne.n	80092c4 <HAL_RTC_SetTime+0x1c>
 80092c0:	2302      	movs	r3, #2
 80092c2:	e085      	b.n	80093d0 <HAL_RTC_SetTime+0x128>
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	2201      	movs	r2, #1
 80092c8:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80092ca:	68fb      	ldr	r3, [r7, #12]
 80092cc:	2202      	movs	r2, #2
 80092ce:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	2b00      	cmp	r3, #0
 80092d4:	d126      	bne.n	8009324 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	689b      	ldr	r3, [r3, #8]
 80092dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	d102      	bne.n	80092ea <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80092e4:	68bb      	ldr	r3, [r7, #8]
 80092e6:	2200      	movs	r2, #0
 80092e8:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80092ea:	68bb      	ldr	r3, [r7, #8]
 80092ec:	781b      	ldrb	r3, [r3, #0]
 80092ee:	4618      	mov	r0, r3
 80092f0:	f000 faa4 	bl	800983c <RTC_ByteToBcd2>
 80092f4:	4603      	mov	r3, r0
 80092f6:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80092f8:	68bb      	ldr	r3, [r7, #8]
 80092fa:	785b      	ldrb	r3, [r3, #1]
 80092fc:	4618      	mov	r0, r3
 80092fe:	f000 fa9d 	bl	800983c <RTC_ByteToBcd2>
 8009302:	4603      	mov	r3, r0
 8009304:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8009306:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8009308:	68bb      	ldr	r3, [r7, #8]
 800930a:	789b      	ldrb	r3, [r3, #2]
 800930c:	4618      	mov	r0, r3
 800930e:	f000 fa95 	bl	800983c <RTC_ByteToBcd2>
 8009312:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8009314:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8009318:	68bb      	ldr	r3, [r7, #8]
 800931a:	78db      	ldrb	r3, [r3, #3]
 800931c:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800931e:	4313      	orrs	r3, r2
 8009320:	617b      	str	r3, [r7, #20]
 8009322:	e018      	b.n	8009356 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	689b      	ldr	r3, [r3, #8]
 800932a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800932e:	2b00      	cmp	r3, #0
 8009330:	d102      	bne.n	8009338 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8009332:	68bb      	ldr	r3, [r7, #8]
 8009334:	2200      	movs	r2, #0
 8009336:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8009338:	68bb      	ldr	r3, [r7, #8]
 800933a:	781b      	ldrb	r3, [r3, #0]
 800933c:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800933e:	68bb      	ldr	r3, [r7, #8]
 8009340:	785b      	ldrb	r3, [r3, #1]
 8009342:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8009344:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8009346:	68ba      	ldr	r2, [r7, #8]
 8009348:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800934a:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800934c:	68bb      	ldr	r3, [r7, #8]
 800934e:	78db      	ldrb	r3, [r3, #3]
 8009350:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8009352:	4313      	orrs	r3, r2
 8009354:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	22ca      	movs	r2, #202	@ 0xca
 800935c:	625a      	str	r2, [r3, #36]	@ 0x24
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	681b      	ldr	r3, [r3, #0]
 8009362:	2253      	movs	r2, #83	@ 0x53
 8009364:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8009366:	68f8      	ldr	r0, [r7, #12]
 8009368:	f000 fa0c 	bl	8009784 <RTC_EnterInitMode>
 800936c:	4603      	mov	r3, r0
 800936e:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8009370:	7cfb      	ldrb	r3, [r7, #19]
 8009372:	2b00      	cmp	r3, #0
 8009374:	d11e      	bne.n	80093b4 <HAL_RTC_SetTime+0x10c>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	681a      	ldr	r2, [r3, #0]
 800937a:	6979      	ldr	r1, [r7, #20]
 800937c:	4b16      	ldr	r3, [pc, #88]	@ (80093d8 <HAL_RTC_SetTime+0x130>)
 800937e:	400b      	ands	r3, r1
 8009380:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8009382:	68fb      	ldr	r3, [r7, #12]
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	689a      	ldr	r2, [r3, #8]
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8009390:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8009392:	68fb      	ldr	r3, [r7, #12]
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	6899      	ldr	r1, [r3, #8]
 8009398:	68bb      	ldr	r3, [r7, #8]
 800939a:	68da      	ldr	r2, [r3, #12]
 800939c:	68bb      	ldr	r3, [r7, #8]
 800939e:	691b      	ldr	r3, [r3, #16]
 80093a0:	431a      	orrs	r2, r3
 80093a2:	68fb      	ldr	r3, [r7, #12]
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	430a      	orrs	r2, r1
 80093a8:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80093aa:	68f8      	ldr	r0, [r7, #12]
 80093ac:	f000 fa21 	bl	80097f2 <RTC_ExitInitMode>
 80093b0:	4603      	mov	r3, r0
 80093b2:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80093b4:	7cfb      	ldrb	r3, [r7, #19]
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	d102      	bne.n	80093c0 <HAL_RTC_SetTime+0x118>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	2201      	movs	r2, #1
 80093be:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	22ff      	movs	r2, #255	@ 0xff
 80093c6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	2200      	movs	r2, #0
 80093cc:	771a      	strb	r2, [r3, #28]

  return status;
 80093ce:	7cfb      	ldrb	r3, [r7, #19]
}
 80093d0:	4618      	mov	r0, r3
 80093d2:	371c      	adds	r7, #28
 80093d4:	46bd      	mov	sp, r7
 80093d6:	bd90      	pop	{r4, r7, pc}
 80093d8:	007f7f7f 	.word	0x007f7f7f

080093dc <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80093dc:	b590      	push	{r4, r7, lr}
 80093de:	b087      	sub	sp, #28
 80093e0:	af00      	add	r7, sp, #0
 80093e2:	60f8      	str	r0, [r7, #12]
 80093e4:	60b9      	str	r1, [r7, #8]
 80093e6:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80093e8:	2300      	movs	r3, #0
 80093ea:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80093ec:	68fb      	ldr	r3, [r7, #12]
 80093ee:	7f1b      	ldrb	r3, [r3, #28]
 80093f0:	2b01      	cmp	r3, #1
 80093f2:	d101      	bne.n	80093f8 <HAL_RTC_SetDate+0x1c>
 80093f4:	2302      	movs	r3, #2
 80093f6:	e06f      	b.n	80094d8 <HAL_RTC_SetDate+0xfc>
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	2201      	movs	r2, #1
 80093fc:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80093fe:	68fb      	ldr	r3, [r7, #12]
 8009400:	2202      	movs	r2, #2
 8009402:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	2b00      	cmp	r3, #0
 8009408:	d10e      	bne.n	8009428 <HAL_RTC_SetDate+0x4c>
 800940a:	68bb      	ldr	r3, [r7, #8]
 800940c:	785b      	ldrb	r3, [r3, #1]
 800940e:	f003 0310 	and.w	r3, r3, #16
 8009412:	2b00      	cmp	r3, #0
 8009414:	d008      	beq.n	8009428 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8009416:	68bb      	ldr	r3, [r7, #8]
 8009418:	785b      	ldrb	r3, [r3, #1]
 800941a:	f023 0310 	bic.w	r3, r3, #16
 800941e:	b2db      	uxtb	r3, r3
 8009420:	330a      	adds	r3, #10
 8009422:	b2da      	uxtb	r2, r3
 8009424:	68bb      	ldr	r3, [r7, #8]
 8009426:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	2b00      	cmp	r3, #0
 800942c:	d11c      	bne.n	8009468 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800942e:	68bb      	ldr	r3, [r7, #8]
 8009430:	78db      	ldrb	r3, [r3, #3]
 8009432:	4618      	mov	r0, r3
 8009434:	f000 fa02 	bl	800983c <RTC_ByteToBcd2>
 8009438:	4603      	mov	r3, r0
 800943a:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800943c:	68bb      	ldr	r3, [r7, #8]
 800943e:	785b      	ldrb	r3, [r3, #1]
 8009440:	4618      	mov	r0, r3
 8009442:	f000 f9fb 	bl	800983c <RTC_ByteToBcd2>
 8009446:	4603      	mov	r3, r0
 8009448:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800944a:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 800944c:	68bb      	ldr	r3, [r7, #8]
 800944e:	789b      	ldrb	r3, [r3, #2]
 8009450:	4618      	mov	r0, r3
 8009452:	f000 f9f3 	bl	800983c <RTC_ByteToBcd2>
 8009456:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8009458:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 800945c:	68bb      	ldr	r3, [r7, #8]
 800945e:	781b      	ldrb	r3, [r3, #0]
 8009460:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8009462:	4313      	orrs	r3, r2
 8009464:	617b      	str	r3, [r7, #20]
 8009466:	e00e      	b.n	8009486 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8009468:	68bb      	ldr	r3, [r7, #8]
 800946a:	78db      	ldrb	r3, [r3, #3]
 800946c:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800946e:	68bb      	ldr	r3, [r7, #8]
 8009470:	785b      	ldrb	r3, [r3, #1]
 8009472:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8009474:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8009476:	68ba      	ldr	r2, [r7, #8]
 8009478:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800947a:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800947c:	68bb      	ldr	r3, [r7, #8]
 800947e:	781b      	ldrb	r3, [r3, #0]
 8009480:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8009482:	4313      	orrs	r3, r2
 8009484:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009486:	68fb      	ldr	r3, [r7, #12]
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	22ca      	movs	r2, #202	@ 0xca
 800948c:	625a      	str	r2, [r3, #36]	@ 0x24
 800948e:	68fb      	ldr	r3, [r7, #12]
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	2253      	movs	r2, #83	@ 0x53
 8009494:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8009496:	68f8      	ldr	r0, [r7, #12]
 8009498:	f000 f974 	bl	8009784 <RTC_EnterInitMode>
 800949c:	4603      	mov	r3, r0
 800949e:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80094a0:	7cfb      	ldrb	r3, [r7, #19]
 80094a2:	2b00      	cmp	r3, #0
 80094a4:	d10a      	bne.n	80094bc <HAL_RTC_SetDate+0xe0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80094a6:	68fb      	ldr	r3, [r7, #12]
 80094a8:	681a      	ldr	r2, [r3, #0]
 80094aa:	6979      	ldr	r1, [r7, #20]
 80094ac:	4b0c      	ldr	r3, [pc, #48]	@ (80094e0 <HAL_RTC_SetDate+0x104>)
 80094ae:	400b      	ands	r3, r1
 80094b0:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80094b2:	68f8      	ldr	r0, [r7, #12]
 80094b4:	f000 f99d 	bl	80097f2 <RTC_ExitInitMode>
 80094b8:	4603      	mov	r3, r0
 80094ba:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80094bc:	7cfb      	ldrb	r3, [r7, #19]
 80094be:	2b00      	cmp	r3, #0
 80094c0:	d102      	bne.n	80094c8 <HAL_RTC_SetDate+0xec>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80094c2:	68fb      	ldr	r3, [r7, #12]
 80094c4:	2201      	movs	r2, #1
 80094c6:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	22ff      	movs	r2, #255	@ 0xff
 80094ce:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	2200      	movs	r2, #0
 80094d4:	771a      	strb	r2, [r3, #28]

  return status;
 80094d6:	7cfb      	ldrb	r3, [r7, #19]
}
 80094d8:	4618      	mov	r0, r3
 80094da:	371c      	adds	r7, #28
 80094dc:	46bd      	mov	sp, r7
 80094de:	bd90      	pop	{r4, r7, pc}
 80094e0:	00ffff3f 	.word	0x00ffff3f

080094e4 <HAL_RTC_SetAlarm>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 80094e4:	b590      	push	{r4, r7, lr}
 80094e6:	b089      	sub	sp, #36	@ 0x24
 80094e8:	af00      	add	r7, sp, #0
 80094ea:	60f8      	str	r0, [r7, #12]
 80094ec:	60b9      	str	r1, [r7, #8]
 80094ee:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 80094f0:	2300      	movs	r3, #0
 80094f2:	61bb      	str	r3, [r7, #24]
  uint32_t tmpreg = 0U;
 80094f4:	2300      	movs	r3, #0
 80094f6:	61fb      	str	r3, [r7, #28]
  uint32_t subsecondtmpreg = 0U;
 80094f8:	2300      	movs	r3, #0
 80094fa:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	7f1b      	ldrb	r3, [r3, #28]
 8009500:	2b01      	cmp	r3, #1
 8009502:	d101      	bne.n	8009508 <HAL_RTC_SetAlarm+0x24>
 8009504:	2302      	movs	r3, #2
 8009506:	e113      	b.n	8009730 <HAL_RTC_SetAlarm+0x24c>
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	2201      	movs	r2, #1
 800950c:	771a      	strb	r2, [r3, #28]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800950e:	68fb      	ldr	r3, [r7, #12]
 8009510:	2202      	movs	r2, #2
 8009512:	775a      	strb	r2, [r3, #29]

  /* Check the data format (binary or BCD) and store the Alarm time and date
     configuration accordingly */
  if (Format == RTC_FORMAT_BIN)
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	2b00      	cmp	r3, #0
 8009518:	d137      	bne.n	800958a <HAL_RTC_SetAlarm+0xa6>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800951a:	68fb      	ldr	r3, [r7, #12]
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	689b      	ldr	r3, [r3, #8]
 8009520:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009524:	2b00      	cmp	r3, #0
 8009526:	d102      	bne.n	800952e <HAL_RTC_SetAlarm+0x4a>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8009528:	68bb      	ldr	r3, [r7, #8]
 800952a:	2200      	movs	r2, #0
 800952c:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800952e:	68bb      	ldr	r3, [r7, #8]
 8009530:	781b      	ldrb	r3, [r3, #0]
 8009532:	4618      	mov	r0, r3
 8009534:	f000 f982 	bl	800983c <RTC_ByteToBcd2>
 8009538:	4603      	mov	r3, r0
 800953a:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800953c:	68bb      	ldr	r3, [r7, #8]
 800953e:	785b      	ldrb	r3, [r3, #1]
 8009540:	4618      	mov	r0, r3
 8009542:	f000 f97b 	bl	800983c <RTC_ByteToBcd2>
 8009546:	4603      	mov	r3, r0
 8009548:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800954a:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 800954c:	68bb      	ldr	r3, [r7, #8]
 800954e:	789b      	ldrb	r3, [r3, #2]
 8009550:	4618      	mov	r0, r3
 8009552:	f000 f973 	bl	800983c <RTC_ByteToBcd2>
 8009556:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8009558:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 800955c:	68bb      	ldr	r3, [r7, #8]
 800955e:	78db      	ldrb	r3, [r3, #3]
 8009560:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 8009562:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 8009566:	68bb      	ldr	r3, [r7, #8]
 8009568:	f893 3020 	ldrb.w	r3, [r3, #32]
 800956c:	4618      	mov	r0, r3
 800956e:	f000 f965 	bl	800983c <RTC_ByteToBcd2>
 8009572:	4603      	mov	r3, r0
 8009574:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 8009576:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel)                                     | \
 800957a:	68bb      	ldr	r3, [r7, #8]
 800957c:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 800957e:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8009580:	68bb      	ldr	r3, [r7, #8]
 8009582:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8009584:	4313      	orrs	r3, r2
 8009586:	61fb      	str	r3, [r7, #28]
 8009588:	e023      	b.n	80095d2 <HAL_RTC_SetAlarm+0xee>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800958a:	68fb      	ldr	r3, [r7, #12]
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	689b      	ldr	r3, [r3, #8]
 8009590:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009594:	2b00      	cmp	r3, #0
 8009596:	d102      	bne.n	800959e <HAL_RTC_SetAlarm+0xba>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8009598:	68bb      	ldr	r3, [r7, #8]
 800959a:	2200      	movs	r2, #0
 800959c:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 800959e:	68bb      	ldr	r3, [r7, #8]
 80095a0:	781b      	ldrb	r3, [r3, #0]
 80095a2:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 80095a4:	68bb      	ldr	r3, [r7, #8]
 80095a6:	785b      	ldrb	r3, [r3, #1]
 80095a8:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 80095aa:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 80095ac:	68ba      	ldr	r2, [r7, #8]
 80095ae:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 80095b0:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 80095b2:	68bb      	ldr	r3, [r7, #8]
 80095b4:	78db      	ldrb	r3, [r3, #3]
 80095b6:	059b      	lsls	r3, r3, #22
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 80095b8:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 80095ba:	68bb      	ldr	r3, [r7, #8]
 80095bc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80095c0:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 80095c2:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmDateWeekDaySel)                         | \
 80095c4:	68bb      	ldr	r3, [r7, #8]
 80095c6:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 80095c8:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmMask));
 80095ca:	68bb      	ldr	r3, [r7, #8]
 80095cc:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 80095ce:	4313      	orrs	r3, r2
 80095d0:	61fb      	str	r3, [r7, #28]
  }

  /* Store the Alarm subseconds configuration */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 80095d2:	68bb      	ldr	r3, [r7, #8]
 80095d4:	685a      	ldr	r2, [r3, #4]
                               (uint32_t)(sAlarm->AlarmSubSecondMask));
 80095d6:	68bb      	ldr	r3, [r7, #8]
 80095d8:	699b      	ldr	r3, [r3, #24]
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 80095da:	4313      	orrs	r3, r2
 80095dc:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80095de:	68fb      	ldr	r3, [r7, #12]
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	22ca      	movs	r2, #202	@ 0xca
 80095e4:	625a      	str	r2, [r3, #36]	@ 0x24
 80095e6:	68fb      	ldr	r3, [r7, #12]
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	2253      	movs	r2, #83	@ 0x53
 80095ec:	625a      	str	r2, [r3, #36]	@ 0x24

  if (sAlarm->Alarm == RTC_ALARM_A)
 80095ee:	68bb      	ldr	r3, [r7, #8]
 80095f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80095f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80095f6:	d148      	bne.n	800968a <HAL_RTC_SetAlarm+0x1a6>
  {
    /* Disable Alarm A */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	689a      	ldr	r2, [r3, #8]
 80095fe:	68fb      	ldr	r3, [r7, #12]
 8009600:	681b      	ldr	r3, [r3, #0]
 8009602:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009606:	609a      	str	r2, [r3, #8]

    /* In case interrupt mode is used, the interrupt source must be disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 8009608:	68fb      	ldr	r3, [r7, #12]
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	689a      	ldr	r2, [r3, #8]
 800960e:	68fb      	ldr	r3, [r7, #12]
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8009616:	609a      	str	r2, [r3, #8]

    /* Clear Alarm A flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	68db      	ldr	r3, [r3, #12]
 800961e:	b2da      	uxtb	r2, r3
 8009620:	68fb      	ldr	r3, [r7, #12]
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 8009628:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800962a:	f7f9 fd2d 	bl	8003088 <HAL_GetTick>
 800962e:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRAWF flag is set and if timeout is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8009630:	e013      	b.n	800965a <HAL_RTC_SetAlarm+0x176>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8009632:	f7f9 fd29 	bl	8003088 <HAL_GetTick>
 8009636:	4602      	mov	r2, r0
 8009638:	69bb      	ldr	r3, [r7, #24]
 800963a:	1ad3      	subs	r3, r2, r3
 800963c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009640:	d90b      	bls.n	800965a <HAL_RTC_SetAlarm+0x176>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	681b      	ldr	r3, [r3, #0]
 8009646:	22ff      	movs	r2, #255	@ 0xff
 8009648:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	2203      	movs	r2, #3
 800964e:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	2200      	movs	r2, #0
 8009654:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8009656:	2303      	movs	r3, #3
 8009658:	e06a      	b.n	8009730 <HAL_RTC_SetAlarm+0x24c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	68db      	ldr	r3, [r3, #12]
 8009660:	f003 0301 	and.w	r3, r3, #1
 8009664:	2b00      	cmp	r3, #0
 8009666:	d0e4      	beq.n	8009632 <HAL_RTC_SetAlarm+0x14e>
      }
    }

    /* Configure Alarm A register */
    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8009668:	68fb      	ldr	r3, [r7, #12]
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	69fa      	ldr	r2, [r7, #28]
 800966e:	61da      	str	r2, [r3, #28]
    /* Configure Alarm A Subseconds register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	697a      	ldr	r2, [r7, #20]
 8009676:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable Alarm A */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	689a      	ldr	r2, [r3, #8]
 800967e:	68fb      	ldr	r3, [r7, #12]
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009686:	609a      	str	r2, [r3, #8]
 8009688:	e047      	b.n	800971a <HAL_RTC_SetAlarm+0x236>
  }
  else
  {
    /* Disable Alarm B */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 800968a:	68fb      	ldr	r3, [r7, #12]
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	689a      	ldr	r2, [r3, #8]
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8009698:	609a      	str	r2, [r3, #8]

    /* In case interrupt mode is used, the interrupt source must be disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 800969a:	68fb      	ldr	r3, [r7, #12]
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	689a      	ldr	r2, [r3, #8]
 80096a0:	68fb      	ldr	r3, [r7, #12]
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80096a8:	609a      	str	r2, [r3, #8]

    /* Clear Alarm B flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 80096aa:	68fb      	ldr	r3, [r7, #12]
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	68db      	ldr	r3, [r3, #12]
 80096b0:	b2da      	uxtb	r2, r3
 80096b2:	68fb      	ldr	r3, [r7, #12]
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	f462 7220 	orn	r2, r2, #640	@ 0x280
 80096ba:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80096bc:	f7f9 fce4 	bl	8003088 <HAL_GetTick>
 80096c0:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRBWF flag is set and if timeout is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 80096c2:	e013      	b.n	80096ec <HAL_RTC_SetAlarm+0x208>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80096c4:	f7f9 fce0 	bl	8003088 <HAL_GetTick>
 80096c8:	4602      	mov	r2, r0
 80096ca:	69bb      	ldr	r3, [r7, #24]
 80096cc:	1ad3      	subs	r3, r2, r3
 80096ce:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80096d2:	d90b      	bls.n	80096ec <HAL_RTC_SetAlarm+0x208>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80096d4:	68fb      	ldr	r3, [r7, #12]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	22ff      	movs	r2, #255	@ 0xff
 80096da:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	2203      	movs	r2, #3
 80096e0:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80096e2:	68fb      	ldr	r3, [r7, #12]
 80096e4:	2200      	movs	r2, #0
 80096e6:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 80096e8:	2303      	movs	r3, #3
 80096ea:	e021      	b.n	8009730 <HAL_RTC_SetAlarm+0x24c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 80096ec:	68fb      	ldr	r3, [r7, #12]
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	68db      	ldr	r3, [r3, #12]
 80096f2:	f003 0302 	and.w	r3, r3, #2
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	d0e4      	beq.n	80096c4 <HAL_RTC_SetAlarm+0x1e0>
      }
    }

    /* Configure Alarm B register */
    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 80096fa:	68fb      	ldr	r3, [r7, #12]
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	69fa      	ldr	r2, [r7, #28]
 8009700:	621a      	str	r2, [r3, #32]
    /* Configure Alarm B Subseconds register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8009702:	68fb      	ldr	r3, [r7, #12]
 8009704:	681b      	ldr	r3, [r3, #0]
 8009706:	697a      	ldr	r2, [r7, #20]
 8009708:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Enable Alarm B */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 800970a:	68fb      	ldr	r3, [r7, #12]
 800970c:	681b      	ldr	r3, [r3, #0]
 800970e:	689a      	ldr	r2, [r3, #8]
 8009710:	68fb      	ldr	r3, [r7, #12]
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009718:	609a      	str	r2, [r3, #8]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800971a:	68fb      	ldr	r3, [r7, #12]
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	22ff      	movs	r2, #255	@ 0xff
 8009720:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	2201      	movs	r2, #1
 8009726:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	2200      	movs	r2, #0
 800972c:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800972e:	2300      	movs	r3, #0
}
 8009730:	4618      	mov	r0, r3
 8009732:	3724      	adds	r7, #36	@ 0x24
 8009734:	46bd      	mov	sp, r7
 8009736:	bd90      	pop	{r4, r7, pc}

08009738 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8009738:	b580      	push	{r7, lr}
 800973a:	b084      	sub	sp, #16
 800973c:	af00      	add	r7, sp, #0
 800973e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8009740:	2300      	movs	r3, #0
 8009742:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	4a0d      	ldr	r2, [pc, #52]	@ (8009780 <HAL_RTC_WaitForSynchro+0x48>)
 800974a:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 800974c:	f7f9 fc9c 	bl	8003088 <HAL_GetTick>
 8009750:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8009752:	e009      	b.n	8009768 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8009754:	f7f9 fc98 	bl	8003088 <HAL_GetTick>
 8009758:	4602      	mov	r2, r0
 800975a:	68fb      	ldr	r3, [r7, #12]
 800975c:	1ad3      	subs	r3, r2, r3
 800975e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009762:	d901      	bls.n	8009768 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8009764:	2303      	movs	r3, #3
 8009766:	e007      	b.n	8009778 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	681b      	ldr	r3, [r3, #0]
 800976c:	68db      	ldr	r3, [r3, #12]
 800976e:	f003 0320 	and.w	r3, r3, #32
 8009772:	2b00      	cmp	r3, #0
 8009774:	d0ee      	beq.n	8009754 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8009776:	2300      	movs	r3, #0
}
 8009778:	4618      	mov	r0, r3
 800977a:	3710      	adds	r7, #16
 800977c:	46bd      	mov	sp, r7
 800977e:	bd80      	pop	{r7, pc}
 8009780:	0001ff5f 	.word	0x0001ff5f

08009784 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8009784:	b580      	push	{r7, lr}
 8009786:	b084      	sub	sp, #16
 8009788:	af00      	add	r7, sp, #0
 800978a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800978c:	2300      	movs	r3, #0
 800978e:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8009790:	2300      	movs	r3, #0
 8009792:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	68db      	ldr	r3, [r3, #12]
 800979a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800979e:	2b00      	cmp	r3, #0
 80097a0:	d122      	bne.n	80097e8 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	68da      	ldr	r2, [r3, #12]
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	681b      	ldr	r3, [r3, #0]
 80097ac:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80097b0:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80097b2:	f7f9 fc69 	bl	8003088 <HAL_GetTick>
 80097b6:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80097b8:	e00c      	b.n	80097d4 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80097ba:	f7f9 fc65 	bl	8003088 <HAL_GetTick>
 80097be:	4602      	mov	r2, r0
 80097c0:	68bb      	ldr	r3, [r7, #8]
 80097c2:	1ad3      	subs	r3, r2, r3
 80097c4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80097c8:	d904      	bls.n	80097d4 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	2204      	movs	r2, #4
 80097ce:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 80097d0:	2301      	movs	r3, #1
 80097d2:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	68db      	ldr	r3, [r3, #12]
 80097da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80097de:	2b00      	cmp	r3, #0
 80097e0:	d102      	bne.n	80097e8 <RTC_EnterInitMode+0x64>
 80097e2:	7bfb      	ldrb	r3, [r7, #15]
 80097e4:	2b01      	cmp	r3, #1
 80097e6:	d1e8      	bne.n	80097ba <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 80097e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80097ea:	4618      	mov	r0, r3
 80097ec:	3710      	adds	r7, #16
 80097ee:	46bd      	mov	sp, r7
 80097f0:	bd80      	pop	{r7, pc}

080097f2 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80097f2:	b580      	push	{r7, lr}
 80097f4:	b084      	sub	sp, #16
 80097f6:	af00      	add	r7, sp, #0
 80097f8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80097fa:	2300      	movs	r3, #0
 80097fc:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	68da      	ldr	r2, [r3, #12]
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800980c:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	681b      	ldr	r3, [r3, #0]
 8009812:	689b      	ldr	r3, [r3, #8]
 8009814:	f003 0320 	and.w	r3, r3, #32
 8009818:	2b00      	cmp	r3, #0
 800981a:	d10a      	bne.n	8009832 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800981c:	6878      	ldr	r0, [r7, #4]
 800981e:	f7ff ff8b 	bl	8009738 <HAL_RTC_WaitForSynchro>
 8009822:	4603      	mov	r3, r0
 8009824:	2b00      	cmp	r3, #0
 8009826:	d004      	beq.n	8009832 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	2204      	movs	r2, #4
 800982c:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 800982e:	2301      	movs	r3, #1
 8009830:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8009832:	7bfb      	ldrb	r3, [r7, #15]
}
 8009834:	4618      	mov	r0, r3
 8009836:	3710      	adds	r7, #16
 8009838:	46bd      	mov	sp, r7
 800983a:	bd80      	pop	{r7, pc}

0800983c <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 800983c:	b480      	push	{r7}
 800983e:	b085      	sub	sp, #20
 8009840:	af00      	add	r7, sp, #0
 8009842:	4603      	mov	r3, r0
 8009844:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8009846:	2300      	movs	r3, #0
 8009848:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 800984a:	e005      	b.n	8009858 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800984c:	68fb      	ldr	r3, [r7, #12]
 800984e:	3301      	adds	r3, #1
 8009850:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 8009852:	79fb      	ldrb	r3, [r7, #7]
 8009854:	3b0a      	subs	r3, #10
 8009856:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8009858:	79fb      	ldrb	r3, [r7, #7]
 800985a:	2b09      	cmp	r3, #9
 800985c:	d8f6      	bhi.n	800984c <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 800985e:	68fb      	ldr	r3, [r7, #12]
 8009860:	b2db      	uxtb	r3, r3
 8009862:	011b      	lsls	r3, r3, #4
 8009864:	b2da      	uxtb	r2, r3
 8009866:	79fb      	ldrb	r3, [r7, #7]
 8009868:	4313      	orrs	r3, r2
 800986a:	b2db      	uxtb	r3, r3
}
 800986c:	4618      	mov	r0, r3
 800986e:	3714      	adds	r7, #20
 8009870:	46bd      	mov	sp, r7
 8009872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009876:	4770      	bx	lr

08009878 <HAL_RTCEx_SetTimeStamp>:
  *             @arg RTC_TIMESTAMPPIN_POS1: PI8 is selected as RTC Timestamp Pin.
  *             @arg RTC_TIMESTAMPPIN_POS2: PC1 is selected as RTC Timestamp Pin.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetTimeStamp(RTC_HandleTypeDef *hrtc, uint32_t RTC_TimeStampEdge, uint32_t RTC_TimeStampPin)
{
 8009878:	b480      	push	{r7}
 800987a:	b087      	sub	sp, #28
 800987c:	af00      	add	r7, sp, #0
 800987e:	60f8      	str	r0, [r7, #12]
 8009880:	60b9      	str	r1, [r7, #8]
 8009882:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8009884:	2300      	movs	r3, #0
 8009886:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_TIMESTAMP_EDGE(RTC_TimeStampEdge));
  assert_param(IS_RTC_TIMESTAMP_PIN(RTC_TimeStampPin));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8009888:	68fb      	ldr	r3, [r7, #12]
 800988a:	7f1b      	ldrb	r3, [r3, #28]
 800988c:	2b01      	cmp	r3, #1
 800988e:	d101      	bne.n	8009894 <HAL_RTCEx_SetTimeStamp+0x1c>
 8009890:	2302      	movs	r3, #2
 8009892:	e050      	b.n	8009936 <HAL_RTCEx_SetTimeStamp+0xbe>
 8009894:	68fb      	ldr	r3, [r7, #12]
 8009896:	2201      	movs	r2, #1
 8009898:	771a      	strb	r2, [r3, #28]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800989a:	68fb      	ldr	r3, [r7, #12]
 800989c:	2202      	movs	r2, #2
 800989e:	775a      	strb	r2, [r3, #29]

  hrtc->Instance->OR &= (uint32_t)~RTC_OR_TSINSEL;
 80098a0:	68fb      	ldr	r3, [r7, #12]
 80098a2:	681b      	ldr	r3, [r3, #0]
 80098a4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	f022 0206 	bic.w	r2, r2, #6
 80098ae:	64da      	str	r2, [r3, #76]	@ 0x4c
  hrtc->Instance->OR |= (uint32_t)(RTC_TimeStampPin);
 80098b0:	68fb      	ldr	r3, [r7, #12]
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	687a      	ldr	r2, [r7, #4]
 80098bc:	430a      	orrs	r2, r1
 80098be:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get the RTC_CR register and clear the bits to be configured */
  tmpreg = (uint32_t)(hrtc->Instance->CR & (uint32_t)~(RTC_CR_TSEDGE | RTC_CR_TSE));
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	681b      	ldr	r3, [r3, #0]
 80098c4:	689a      	ldr	r2, [r3, #8]
 80098c6:	4b1f      	ldr	r3, [pc, #124]	@ (8009944 <HAL_RTCEx_SetTimeStamp+0xcc>)
 80098c8:	4013      	ands	r3, r2
 80098ca:	617b      	str	r3, [r7, #20]

  /* Configure the Timestamp TSEDGE bit */
  tmpreg |= RTC_TimeStampEdge;
 80098cc:	697a      	ldr	r2, [r7, #20]
 80098ce:	68bb      	ldr	r3, [r7, #8]
 80098d0:	4313      	orrs	r3, r2
 80098d2:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80098d4:	68fb      	ldr	r3, [r7, #12]
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	22ca      	movs	r2, #202	@ 0xca
 80098da:	625a      	str	r2, [r3, #36]	@ 0x24
 80098dc:	68fb      	ldr	r3, [r7, #12]
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	2253      	movs	r2, #83	@ 0x53
 80098e2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Copy the desired configuration into the CR register */
  hrtc->Instance->CR = (uint32_t)tmpreg;
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	697a      	ldr	r2, [r7, #20]
 80098ea:	609a      	str	r2, [r3, #8]

  /* Clear RTC Timestamp flag */
  __HAL_RTC_TIMESTAMP_CLEAR_FLAG(hrtc, RTC_FLAG_TSF);
 80098ec:	68fb      	ldr	r3, [r7, #12]
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	68db      	ldr	r3, [r3, #12]
 80098f2:	b2da      	uxtb	r2, r3
 80098f4:	68fb      	ldr	r3, [r7, #12]
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	f462 6208 	orn	r2, r2, #2176	@ 0x880
 80098fc:	60da      	str	r2, [r3, #12]

  /* Clear RTC Timestamp overrun Flag */
  __HAL_RTC_TIMESTAMP_CLEAR_FLAG(hrtc, RTC_FLAG_TSOVF);
 80098fe:	68fb      	ldr	r3, [r7, #12]
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	68db      	ldr	r3, [r3, #12]
 8009904:	b2da      	uxtb	r2, r3
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	681b      	ldr	r3, [r3, #0]
 800990a:	f462 5284 	orn	r2, r2, #4224	@ 0x1080
 800990e:	60da      	str	r2, [r3, #12]

  /* Enable the Timestamp saving */
  __HAL_RTC_TIMESTAMP_ENABLE(hrtc);
 8009910:	68fb      	ldr	r3, [r7, #12]
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	689a      	ldr	r2, [r3, #8]
 8009916:	68fb      	ldr	r3, [r7, #12]
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800991e:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009920:	68fb      	ldr	r3, [r7, #12]
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	22ff      	movs	r2, #255	@ 0xff
 8009926:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 8009928:	68fb      	ldr	r3, [r7, #12]
 800992a:	2201      	movs	r2, #1
 800992c:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800992e:	68fb      	ldr	r3, [r7, #12]
 8009930:	2200      	movs	r2, #0
 8009932:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8009934:	2300      	movs	r3, #0
}
 8009936:	4618      	mov	r0, r3
 8009938:	371c      	adds	r7, #28
 800993a:	46bd      	mov	sp, r7
 800993c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009940:	4770      	bx	lr
 8009942:	bf00      	nop
 8009944:	fffff7f7 	.word	0xfffff7f7

08009948 <HAL_SAI_InitProtocol>:
  *                   the configuration information for SAI module.
  * @param  nbslot Number of slot.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_InitProtocol(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8009948:	b580      	push	{r7, lr}
 800994a:	b086      	sub	sp, #24
 800994c:	af00      	add	r7, sp, #0
 800994e:	60f8      	str	r0, [r7, #12]
 8009950:	60b9      	str	r1, [r7, #8]
 8009952:	607a      	str	r2, [r7, #4]
 8009954:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009956:	2300      	movs	r3, #0
 8009958:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_SAI_SUPPORTED_PROTOCOL(protocol));
  assert_param(IS_SAI_PROTOCOL_DATASIZE(datasize));

  switch (protocol)
 800995a:	68bb      	ldr	r3, [r7, #8]
 800995c:	2b02      	cmp	r3, #2
 800995e:	d904      	bls.n	800996a <HAL_SAI_InitProtocol+0x22>
 8009960:	68bb      	ldr	r3, [r7, #8]
 8009962:	3b03      	subs	r3, #3
 8009964:	2b01      	cmp	r3, #1
 8009966:	d812      	bhi.n	800998e <HAL_SAI_InitProtocol+0x46>
 8009968:	e008      	b.n	800997c <HAL_SAI_InitProtocol+0x34>
  {
    case SAI_I2S_STANDARD :
    case SAI_I2S_MSBJUSTIFIED :
    case SAI_I2S_LSBJUSTIFIED :
      status = SAI_InitI2S(hsai, protocol, datasize, nbslot);
 800996a:	683b      	ldr	r3, [r7, #0]
 800996c:	687a      	ldr	r2, [r7, #4]
 800996e:	68b9      	ldr	r1, [r7, #8]
 8009970:	68f8      	ldr	r0, [r7, #12]
 8009972:	f000 fb01 	bl	8009f78 <SAI_InitI2S>
 8009976:	4603      	mov	r3, r0
 8009978:	75fb      	strb	r3, [r7, #23]
      break;
 800997a:	e00b      	b.n	8009994 <HAL_SAI_InitProtocol+0x4c>
    case SAI_PCM_LONG :
    case SAI_PCM_SHORT :
      status = SAI_InitPCM(hsai, protocol, datasize, nbslot);
 800997c:	683b      	ldr	r3, [r7, #0]
 800997e:	687a      	ldr	r2, [r7, #4]
 8009980:	68b9      	ldr	r1, [r7, #8]
 8009982:	68f8      	ldr	r0, [r7, #12]
 8009984:	f000 fba6 	bl	800a0d4 <SAI_InitPCM>
 8009988:	4603      	mov	r3, r0
 800998a:	75fb      	strb	r3, [r7, #23]
      break;
 800998c:	e002      	b.n	8009994 <HAL_SAI_InitProtocol+0x4c>
    default :
      status = HAL_ERROR;
 800998e:	2301      	movs	r3, #1
 8009990:	75fb      	strb	r3, [r7, #23]
      break;
 8009992:	bf00      	nop
  }

  if (status == HAL_OK)
 8009994:	7dfb      	ldrb	r3, [r7, #23]
 8009996:	2b00      	cmp	r3, #0
 8009998:	d104      	bne.n	80099a4 <HAL_SAI_InitProtocol+0x5c>
  {
    status = HAL_SAI_Init(hsai);
 800999a:	68f8      	ldr	r0, [r7, #12]
 800999c:	f000 f808 	bl	80099b0 <HAL_SAI_Init>
 80099a0:	4603      	mov	r3, r0
 80099a2:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 80099a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80099a6:	4618      	mov	r0, r3
 80099a8:	3718      	adds	r7, #24
 80099aa:	46bd      	mov	sp, r7
 80099ac:	bd80      	pop	{r7, pc}
	...

080099b0 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 80099b0:	b580      	push	{r7, lr}
 80099b2:	b088      	sub	sp, #32
 80099b4:	af00      	add	r7, sp, #0
 80099b6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregisterGCR = 0;
 80099b8:	2300      	movs	r3, #0
 80099ba:	61fb      	str	r3, [r7, #28]
  uint32_t ckstr_bits = 0;
 80099bc:	2300      	movs	r3, #0
 80099be:	61bb      	str	r3, [r7, #24]
  uint32_t syncen_bits = 0;
 80099c0:	2300      	movs	r3, #0
 80099c2:	617b      	str	r3, [r7, #20]

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	2b00      	cmp	r3, #0
 80099c8:	d101      	bne.n	80099ce <HAL_SAI_Init+0x1e>
  {
    return HAL_ERROR;
 80099ca:	2301      	movs	r3, #1
 80099cc:	e156      	b.n	8009c7c <HAL_SAI_Init+0x2cc>
  assert_param(IS_SAI_BLOCK_FIRSTBIT_OFFSET(hsai->SlotInit.FirstBitOffset));
  assert_param(IS_SAI_BLOCK_SLOT_SIZE(hsai->SlotInit.SlotSize));
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  if (hsai->State == HAL_SAI_STATE_RESET)
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 80099d4:	b2db      	uxtb	r3, r3
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	d106      	bne.n	80099e8 <HAL_SAI_Init+0x38>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	2200      	movs	r2, #0
 80099de:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 80099e2:	6878      	ldr	r0, [r7, #4]
 80099e4:	f7f9 f90c 	bl	8002c00 <HAL_SAI_MspInit>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	2202      	movs	r2, #2
 80099ec:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Disable the selected SAI peripheral */
  SAI_Disable(hsai);
 80099f0:	6878      	ldr	r0, [r7, #4]
 80099f2:	f000 fc25 	bl	800a240 <SAI_Disable>

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	68db      	ldr	r3, [r3, #12]
 80099fa:	2b02      	cmp	r3, #2
 80099fc:	d00c      	beq.n	8009a18 <HAL_SAI_Init+0x68>
 80099fe:	2b02      	cmp	r3, #2
 8009a00:	d80d      	bhi.n	8009a1e <HAL_SAI_Init+0x6e>
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	d002      	beq.n	8009a0c <HAL_SAI_Init+0x5c>
 8009a06:	2b01      	cmp	r3, #1
 8009a08:	d003      	beq.n	8009a12 <HAL_SAI_Init+0x62>
      break;
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
      break;
    default:
      break;
 8009a0a:	e008      	b.n	8009a1e <HAL_SAI_Init+0x6e>
      tmpregisterGCR = 0;
 8009a0c:	2300      	movs	r3, #0
 8009a0e:	61fb      	str	r3, [r7, #28]
      break;
 8009a10:	e006      	b.n	8009a20 <HAL_SAI_Init+0x70>
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 8009a12:	2310      	movs	r3, #16
 8009a14:	61fb      	str	r3, [r7, #28]
      break;
 8009a16:	e003      	b.n	8009a20 <HAL_SAI_Init+0x70>
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 8009a18:	2320      	movs	r3, #32
 8009a1a:	61fb      	str	r3, [r7, #28]
      break;
 8009a1c:	e000      	b.n	8009a20 <HAL_SAI_Init+0x70>
      break;
 8009a1e:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	689b      	ldr	r3, [r3, #8]
 8009a24:	2b03      	cmp	r3, #3
 8009a26:	d81e      	bhi.n	8009a66 <HAL_SAI_Init+0xb6>
 8009a28:	a201      	add	r2, pc, #4	@ (adr r2, 8009a30 <HAL_SAI_Init+0x80>)
 8009a2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a2e:	bf00      	nop
 8009a30:	08009a41 	.word	0x08009a41
 8009a34:	08009a47 	.word	0x08009a47
 8009a38:	08009a4f 	.word	0x08009a4f
 8009a3c:	08009a57 	.word	0x08009a57
  {
    case SAI_ASYNCHRONOUS :
    {
      syncen_bits = 0;
 8009a40:	2300      	movs	r3, #0
 8009a42:	617b      	str	r3, [r7, #20]
    }
    break;
 8009a44:	e010      	b.n	8009a68 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS :
    {
      syncen_bits = SAI_xCR1_SYNCEN_0;
 8009a46:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009a4a:	617b      	str	r3, [r7, #20]
    }
    break;
 8009a4c:	e00c      	b.n	8009a68 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
    {
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8009a4e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8009a52:	617b      	str	r3, [r7, #20]
    }
    break;
 8009a54:	e008      	b.n	8009a68 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
    {
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8009a56:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8009a5a:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8009a5c:	69fb      	ldr	r3, [r7, #28]
 8009a5e:	f043 0301 	orr.w	r3, r3, #1
 8009a62:	61fb      	str	r3, [r7, #28]
    }
    break;
 8009a64:	e000      	b.n	8009a68 <HAL_SAI_Init+0xb8>
    default:
      break;
 8009a66:	bf00      	nop
  }

  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	4a85      	ldr	r2, [pc, #532]	@ (8009c84 <HAL_SAI_Init+0x2d4>)
 8009a6e:	4293      	cmp	r3, r2
 8009a70:	d004      	beq.n	8009a7c <HAL_SAI_Init+0xcc>
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	4a84      	ldr	r2, [pc, #528]	@ (8009c88 <HAL_SAI_Init+0x2d8>)
 8009a78:	4293      	cmp	r3, r2
 8009a7a:	d103      	bne.n	8009a84 <HAL_SAI_Init+0xd4>
  {
    SAI1->GCR = tmpregisterGCR;
 8009a7c:	4a83      	ldr	r2, [pc, #524]	@ (8009c8c <HAL_SAI_Init+0x2dc>)
 8009a7e:	69fb      	ldr	r3, [r7, #28]
 8009a80:	6013      	str	r3, [r2, #0]
 8009a82:	e002      	b.n	8009a8a <HAL_SAI_Init+0xda>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 8009a84:	4a82      	ldr	r2, [pc, #520]	@ (8009c90 <HAL_SAI_Init+0x2e0>)
 8009a86:	69fb      	ldr	r3, [r7, #28]
 8009a88:	6013      	str	r3, [r2, #0]
  }

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	69db      	ldr	r3, [r3, #28]
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	d04c      	beq.n	8009b2c <HAL_SAI_Init+0x17c>
  {
    uint32_t freq = 0;
 8009a92:	2300      	movs	r3, #0
 8009a94:	613b      	str	r3, [r7, #16]
    uint32_t tmpval;

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	4a7a      	ldr	r2, [pc, #488]	@ (8009c84 <HAL_SAI_Init+0x2d4>)
 8009a9c:	4293      	cmp	r3, r2
 8009a9e:	d004      	beq.n	8009aaa <HAL_SAI_Init+0xfa>
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	681b      	ldr	r3, [r3, #0]
 8009aa4:	4a78      	ldr	r2, [pc, #480]	@ (8009c88 <HAL_SAI_Init+0x2d8>)
 8009aa6:	4293      	cmp	r3, r2
 8009aa8:	d104      	bne.n	8009ab4 <HAL_SAI_Init+0x104>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8009aaa:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8009aae:	f7ff fa39 	bl	8008f24 <HAL_RCCEx_GetPeriphCLKFreq>
 8009ab2:	6138      	str	r0, [r7, #16]
    }
    if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	681b      	ldr	r3, [r3, #0]
 8009ab8:	4a76      	ldr	r2, [pc, #472]	@ (8009c94 <HAL_SAI_Init+0x2e4>)
 8009aba:	4293      	cmp	r3, r2
 8009abc:	d004      	beq.n	8009ac8 <HAL_SAI_Init+0x118>
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	4a75      	ldr	r2, [pc, #468]	@ (8009c98 <HAL_SAI_Init+0x2e8>)
 8009ac4:	4293      	cmp	r3, r2
 8009ac6:	d104      	bne.n	8009ad2 <HAL_SAI_Init+0x122>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 8009ac8:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8009acc:	f7ff fa2a 	bl	8008f24 <HAL_RCCEx_GetPeriphCLKFreq>
 8009ad0:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10) / (hsai->Init.AudioFrequency * 2 * 256);
 8009ad2:	693a      	ldr	r2, [r7, #16]
 8009ad4:	4613      	mov	r3, r2
 8009ad6:	009b      	lsls	r3, r3, #2
 8009ad8:	4413      	add	r3, r2
 8009ada:	005b      	lsls	r3, r3, #1
 8009adc:	461a      	mov	r2, r3
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	69db      	ldr	r3, [r3, #28]
 8009ae2:	025b      	lsls	r3, r3, #9
 8009ae4:	fbb2 f3f3 	udiv	r3, r2, r3
 8009ae8:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10;
 8009aea:	68fb      	ldr	r3, [r7, #12]
 8009aec:	4a6b      	ldr	r2, [pc, #428]	@ (8009c9c <HAL_SAI_Init+0x2ec>)
 8009aee:	fba2 2303 	umull	r2, r3, r2, r3
 8009af2:	08da      	lsrs	r2, r3, #3
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10) > 8)
 8009af8:	68f9      	ldr	r1, [r7, #12]
 8009afa:	4b68      	ldr	r3, [pc, #416]	@ (8009c9c <HAL_SAI_Init+0x2ec>)
 8009afc:	fba3 2301 	umull	r2, r3, r3, r1
 8009b00:	08da      	lsrs	r2, r3, #3
 8009b02:	4613      	mov	r3, r2
 8009b04:	009b      	lsls	r3, r3, #2
 8009b06:	4413      	add	r3, r2
 8009b08:	005b      	lsls	r3, r3, #1
 8009b0a:	1aca      	subs	r2, r1, r3
 8009b0c:	2a08      	cmp	r2, #8
 8009b0e:	d904      	bls.n	8009b1a <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv += 1;
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	6a1b      	ldr	r3, [r3, #32]
 8009b14:	1c5a      	adds	r2, r3, #1
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	621a      	str	r2, [r3, #32]
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009b1e:	2b04      	cmp	r3, #4
 8009b20:	d104      	bne.n	8009b2c <HAL_SAI_Init+0x17c>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	6a1b      	ldr	r3, [r3, #32]
 8009b26:	085a      	lsrs	r2, r3, #1
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	685b      	ldr	r3, [r3, #4]
 8009b30:	2b00      	cmp	r3, #0
 8009b32:	d003      	beq.n	8009b3c <HAL_SAI_Init+0x18c>
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	685b      	ldr	r3, [r3, #4]
 8009b38:	2b02      	cmp	r3, #2
 8009b3a:	d109      	bne.n	8009b50 <HAL_SAI_Init+0x1a0>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0 : SAI_xCR1_CKSTR;
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009b40:	2b01      	cmp	r3, #1
 8009b42:	d101      	bne.n	8009b48 <HAL_SAI_Init+0x198>
 8009b44:	2300      	movs	r3, #0
 8009b46:	e001      	b.n	8009b4c <HAL_SAI_Init+0x19c>
 8009b48:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009b4c:	61bb      	str	r3, [r7, #24]
 8009b4e:	e008      	b.n	8009b62 <HAL_SAI_Init+0x1b2>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0;
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009b54:	2b01      	cmp	r3, #1
 8009b56:	d102      	bne.n	8009b5e <HAL_SAI_Init+0x1ae>
 8009b58:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009b5c:	e000      	b.n	8009b60 <HAL_SAI_Init+0x1b0>
 8009b5e:	2300      	movs	r3, #0
 8009b60:	61bb      	str	r3, [r7, #24]
  }

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	6819      	ldr	r1, [r3, #0]
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	681a      	ldr	r2, [r3, #0]
 8009b6c:	4b4c      	ldr	r3, [pc, #304]	@ (8009ca0 <HAL_SAI_Init+0x2f0>)
 8009b6e:	400b      	ands	r3, r1
 8009b70:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	6819      	ldr	r1, [r3, #0]
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	685a      	ldr	r2, [r3, #4]
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009b80:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8009b86:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b8c:	431a      	orrs	r2, r3
 8009b8e:	69bb      	ldr	r3, [r7, #24]
 8009b90:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                               \
 8009b92:	697b      	ldr	r3, [r7, #20]
 8009b94:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                          ckstr_bits | syncen_bits |                               \
 8009b9a:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	691b      	ldr	r3, [r3, #16]
 8009ba0:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8009ba6:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	6a1b      	ldr	r3, [r3, #32]
 8009bac:	051b      	lsls	r3, r3, #20
 8009bae:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	430a      	orrs	r2, r1
 8009bb6:	601a      	str	r2, [r3, #0]

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	6859      	ldr	r1, [r3, #4]
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	681a      	ldr	r2, [r3, #0]
 8009bc2:	4b38      	ldr	r3, [pc, #224]	@ (8009ca4 <HAL_SAI_Init+0x2f4>)
 8009bc4:	400b      	ands	r3, r1
 8009bc6:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	681b      	ldr	r3, [r3, #0]
 8009bcc:	6859      	ldr	r1, [r3, #4]
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	699a      	ldr	r2, [r3, #24]
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009bd6:	431a      	orrs	r2, r3
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009bdc:	431a      	orrs	r2, r3
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	430a      	orrs	r2, r1
 8009be4:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	681b      	ldr	r3, [r3, #0]
 8009bea:	6899      	ldr	r1, [r3, #8]
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	681a      	ldr	r2, [r3, #0]
 8009bf0:	4b2d      	ldr	r3, [pc, #180]	@ (8009ca8 <HAL_SAI_Init+0x2f8>)
 8009bf2:	400b      	ands	r3, r1
 8009bf4:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	6899      	ldr	r1, [r3, #8]
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c00:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 8009c06:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                           hsai->FrameInit.FSOffset |
 8009c0c:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
                           hsai->FrameInit.FSDefinition |
 8009c12:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1) << 8));
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009c18:	3b01      	subs	r3, #1
 8009c1a:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 8009c1c:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	430a      	orrs	r2, r1
 8009c24:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |            \
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	68d9      	ldr	r1, [r3, #12]
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	681a      	ldr	r2, [r3, #0]
 8009c30:	f24f 0320 	movw	r3, #61472	@ 0xf020
 8009c34:	400b      	ands	r3, r1
 8009c36:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	68d9      	ldr	r1, [r3, #12]
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009c46:	431a      	orrs	r2, r3
                            | (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1) <<  8);
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009c4c:	041b      	lsls	r3, r3, #16
 8009c4e:	431a      	orrs	r2, r3
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009c54:	3b01      	subs	r3, #1
 8009c56:	021b      	lsls	r3, r3, #8
 8009c58:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	681b      	ldr	r3, [r3, #0]
 8009c5e:	430a      	orrs	r2, r1
 8009c60:	60da      	str	r2, [r3, #12]

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	2200      	movs	r2, #0
 8009c66:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	2201      	movs	r2, #1
 8009c6e:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	2200      	movs	r2, #0
 8009c76:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 8009c7a:	2300      	movs	r3, #0
}
 8009c7c:	4618      	mov	r0, r3
 8009c7e:	3720      	adds	r7, #32
 8009c80:	46bd      	mov	sp, r7
 8009c82:	bd80      	pop	{r7, pc}
 8009c84:	40015804 	.word	0x40015804
 8009c88:	40015824 	.word	0x40015824
 8009c8c:	40015800 	.word	0x40015800
 8009c90:	40015c00 	.word	0x40015c00
 8009c94:	40015c04 	.word	0x40015c04
 8009c98:	40015c24 	.word	0x40015c24
 8009c9c:	cccccccd 	.word	0xcccccccd
 8009ca0:	ff05c010 	.word	0xff05c010
 8009ca4:	ffff1ff0 	.word	0xffff1ff0
 8009ca8:	fff88000 	.word	0xfff88000

08009cac <HAL_SAI_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Transmit_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 8009cac:	b580      	push	{r7, lr}
 8009cae:	b086      	sub	sp, #24
 8009cb0:	af00      	add	r7, sp, #0
 8009cb2:	60f8      	str	r0, [r7, #12]
 8009cb4:	60b9      	str	r1, [r7, #8]
 8009cb6:	4613      	mov	r3, r2
 8009cb8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = HAL_GetTick();
 8009cba:	f7f9 f9e5 	bl	8003088 <HAL_GetTick>
 8009cbe:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0))
 8009cc0:	68bb      	ldr	r3, [r7, #8]
 8009cc2:	2b00      	cmp	r3, #0
 8009cc4:	d002      	beq.n	8009ccc <HAL_SAI_Transmit_DMA+0x20>
 8009cc6:	88fb      	ldrh	r3, [r7, #6]
 8009cc8:	2b00      	cmp	r3, #0
 8009cca:	d101      	bne.n	8009cd0 <HAL_SAI_Transmit_DMA+0x24>
  {
    return  HAL_ERROR;
 8009ccc:	2301      	movs	r3, #1
 8009cce:	e093      	b.n	8009df8 <HAL_SAI_Transmit_DMA+0x14c>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 8009cd0:	68fb      	ldr	r3, [r7, #12]
 8009cd2:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8009cd6:	b2db      	uxtb	r3, r3
 8009cd8:	2b01      	cmp	r3, #1
 8009cda:	f040 808c 	bne.w	8009df6 <HAL_SAI_Transmit_DMA+0x14a>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 8009cde:	68fb      	ldr	r3, [r7, #12]
 8009ce0:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8009ce4:	2b01      	cmp	r3, #1
 8009ce6:	d101      	bne.n	8009cec <HAL_SAI_Transmit_DMA+0x40>
 8009ce8:	2302      	movs	r3, #2
 8009cea:	e085      	b.n	8009df8 <HAL_SAI_Transmit_DMA+0x14c>
 8009cec:	68fb      	ldr	r3, [r7, #12]
 8009cee:	2201      	movs	r2, #1
 8009cf0:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    hsai->pBuffPtr = pData;
 8009cf4:	68fb      	ldr	r3, [r7, #12]
 8009cf6:	68ba      	ldr	r2, [r7, #8]
 8009cf8:	665a      	str	r2, [r3, #100]	@ 0x64
    hsai->XferSize = Size;
 8009cfa:	68fb      	ldr	r3, [r7, #12]
 8009cfc:	88fa      	ldrh	r2, [r7, #6]
 8009cfe:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    hsai->XferCount = Size;
 8009d02:	68fb      	ldr	r3, [r7, #12]
 8009d04:	88fa      	ldrh	r2, [r7, #6]
 8009d06:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8009d0a:	68fb      	ldr	r3, [r7, #12]
 8009d0c:	2200      	movs	r2, #0
 8009d0e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    hsai->State = HAL_SAI_STATE_BUSY_TX;
 8009d12:	68fb      	ldr	r3, [r7, #12]
 8009d14:	2212      	movs	r2, #18
 8009d16:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Set the SAI Tx DMA Half transfer complete callback */
    hsai->hdmatx->XferHalfCpltCallback = SAI_DMATxHalfCplt;
 8009d1a:	68fb      	ldr	r3, [r7, #12]
 8009d1c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009d1e:	4a38      	ldr	r2, [pc, #224]	@ (8009e00 <HAL_SAI_Transmit_DMA+0x154>)
 8009d20:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the SAI TxDMA transfer complete callback */
    hsai->hdmatx->XferCpltCallback = SAI_DMATxCplt;
 8009d22:	68fb      	ldr	r3, [r7, #12]
 8009d24:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009d26:	4a37      	ldr	r2, [pc, #220]	@ (8009e04 <HAL_SAI_Transmit_DMA+0x158>)
 8009d28:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsai->hdmatx->XferErrorCallback = SAI_DMAError;
 8009d2a:	68fb      	ldr	r3, [r7, #12]
 8009d2c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009d2e:	4a36      	ldr	r2, [pc, #216]	@ (8009e08 <HAL_SAI_Transmit_DMA+0x15c>)
 8009d30:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Tx abort callback */
    hsai->hdmatx->XferAbortCallback = NULL;
 8009d32:	68fb      	ldr	r3, [r7, #12]
 8009d34:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009d36:	2200      	movs	r2, #0
 8009d38:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the Tx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmatx, (uint32_t)hsai->pBuffPtr, (uint32_t)&hsai->Instance->DR, hsai->XferSize) != HAL_OK)
 8009d3a:	68fb      	ldr	r3, [r7, #12]
 8009d3c:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 8009d3e:	68fb      	ldr	r3, [r7, #12]
 8009d40:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009d42:	4619      	mov	r1, r3
 8009d44:	68fb      	ldr	r3, [r7, #12]
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	331c      	adds	r3, #28
 8009d4a:	461a      	mov	r2, r3
 8009d4c:	68fb      	ldr	r3, [r7, #12]
 8009d4e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009d52:	f7f9 ffd5 	bl	8003d00 <HAL_DMA_Start_IT>
 8009d56:	4603      	mov	r3, r0
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	d005      	beq.n	8009d68 <HAL_SAI_Transmit_DMA+0xbc>
    {
      __HAL_UNLOCK(hsai);
 8009d5c:	68fb      	ldr	r3, [r7, #12]
 8009d5e:	2200      	movs	r2, #0
 8009d60:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      return  HAL_ERROR;
 8009d64:	2301      	movs	r3, #1
 8009d66:	e047      	b.n	8009df8 <HAL_SAI_Transmit_DMA+0x14c>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8009d68:	2100      	movs	r1, #0
 8009d6a:	68f8      	ldr	r0, [r7, #12]
 8009d6c:	f000 fa32 	bl	800a1d4 <SAI_InterruptFlag>
 8009d70:	4601      	mov	r1, r0
 8009d72:	68fb      	ldr	r3, [r7, #12]
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	691a      	ldr	r2, [r3, #16]
 8009d78:	68fb      	ldr	r3, [r7, #12]
 8009d7a:	681b      	ldr	r3, [r3, #0]
 8009d7c:	430a      	orrs	r2, r1
 8009d7e:	611a      	str	r2, [r3, #16]

    /* Enable SAI Tx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	681b      	ldr	r3, [r3, #0]
 8009d84:	681a      	ldr	r2, [r3, #0]
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	681b      	ldr	r3, [r3, #0]
 8009d8a:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8009d8e:	601a      	str	r2, [r3, #0]

    /* Wait until FIFO is not empty */
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 8009d90:	e015      	b.n	8009dbe <HAL_SAI_Transmit_DMA+0x112>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > SAI_LONG_TIMEOUT)
 8009d92:	f7f9 f979 	bl	8003088 <HAL_GetTick>
 8009d96:	4602      	mov	r2, r0
 8009d98:	697b      	ldr	r3, [r7, #20]
 8009d9a:	1ad3      	subs	r3, r2, r3
 8009d9c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009da0:	d90d      	bls.n	8009dbe <HAL_SAI_Transmit_DMA+0x112>
      {
        /* Update error code */
        hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8009da2:	68fb      	ldr	r3, [r7, #12]
 8009da4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009da8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009dac:	68fb      	ldr	r3, [r7, #12]
 8009dae:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        /* Process Unlocked */
        __HAL_UNLOCK(hsai);
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	2200      	movs	r2, #0
 8009db6:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8009dba:	2303      	movs	r3, #3
 8009dbc:	e01c      	b.n	8009df8 <HAL_SAI_Transmit_DMA+0x14c>
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 8009dbe:	68fb      	ldr	r3, [r7, #12]
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	695b      	ldr	r3, [r3, #20]
 8009dc4:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8009dc8:	2b00      	cmp	r3, #0
 8009dca:	d0e2      	beq.n	8009d92 <HAL_SAI_Transmit_DMA+0xe6>
      }
    }

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 8009dcc:	68fb      	ldr	r3, [r7, #12]
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	d107      	bne.n	8009dea <HAL_SAI_Transmit_DMA+0x13e>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 8009dda:	68fb      	ldr	r3, [r7, #12]
 8009ddc:	681b      	ldr	r3, [r3, #0]
 8009dde:	681a      	ldr	r2, [r3, #0]
 8009de0:	68fb      	ldr	r3, [r7, #12]
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8009de8:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 8009dea:	68fb      	ldr	r3, [r7, #12]
 8009dec:	2200      	movs	r2, #0
 8009dee:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8009df2:	2300      	movs	r3, #0
 8009df4:	e000      	b.n	8009df8 <HAL_SAI_Transmit_DMA+0x14c>
  }
  else
  {
    return HAL_BUSY;
 8009df6:	2302      	movs	r3, #2
  }
}
 8009df8:	4618      	mov	r0, r3
 8009dfa:	3718      	adds	r7, #24
 8009dfc:	46bd      	mov	sp, r7
 8009dfe:	bd80      	pop	{r7, pc}
 8009e00:	0800a311 	.word	0x0800a311
 8009e04:	0800a2b1 	.word	0x0800a2b1
 8009e08:	0800a3a9 	.word	0x0800a3a9

08009e0c <HAL_SAI_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Receive_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 8009e0c:	b580      	push	{r7, lr}
 8009e0e:	b084      	sub	sp, #16
 8009e10:	af00      	add	r7, sp, #0
 8009e12:	60f8      	str	r0, [r7, #12]
 8009e14:	60b9      	str	r1, [r7, #8]
 8009e16:	4613      	mov	r3, r2
 8009e18:	80fb      	strh	r3, [r7, #6]

  if ((pData == NULL) || (Size == 0))
 8009e1a:	68bb      	ldr	r3, [r7, #8]
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	d002      	beq.n	8009e26 <HAL_SAI_Receive_DMA+0x1a>
 8009e20:	88fb      	ldrh	r3, [r7, #6]
 8009e22:	2b00      	cmp	r3, #0
 8009e24:	d101      	bne.n	8009e2a <HAL_SAI_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 8009e26:	2301      	movs	r3, #1
 8009e28:	e074      	b.n	8009f14 <HAL_SAI_Receive_DMA+0x108>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 8009e2a:	68fb      	ldr	r3, [r7, #12]
 8009e2c:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8009e30:	b2db      	uxtb	r3, r3
 8009e32:	2b01      	cmp	r3, #1
 8009e34:	d16d      	bne.n	8009f12 <HAL_SAI_Receive_DMA+0x106>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 8009e36:	68fb      	ldr	r3, [r7, #12]
 8009e38:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8009e3c:	2b01      	cmp	r3, #1
 8009e3e:	d101      	bne.n	8009e44 <HAL_SAI_Receive_DMA+0x38>
 8009e40:	2302      	movs	r3, #2
 8009e42:	e067      	b.n	8009f14 <HAL_SAI_Receive_DMA+0x108>
 8009e44:	68fb      	ldr	r3, [r7, #12]
 8009e46:	2201      	movs	r2, #1
 8009e48:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    hsai->pBuffPtr = pData;
 8009e4c:	68fb      	ldr	r3, [r7, #12]
 8009e4e:	68ba      	ldr	r2, [r7, #8]
 8009e50:	665a      	str	r2, [r3, #100]	@ 0x64
    hsai->XferSize = Size;
 8009e52:	68fb      	ldr	r3, [r7, #12]
 8009e54:	88fa      	ldrh	r2, [r7, #6]
 8009e56:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    hsai->XferCount = Size;
 8009e5a:	68fb      	ldr	r3, [r7, #12]
 8009e5c:	88fa      	ldrh	r2, [r7, #6]
 8009e5e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8009e62:	68fb      	ldr	r3, [r7, #12]
 8009e64:	2200      	movs	r2, #0
 8009e66:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    hsai->State = HAL_SAI_STATE_BUSY_RX;
 8009e6a:	68fb      	ldr	r3, [r7, #12]
 8009e6c:	2222      	movs	r2, #34	@ 0x22
 8009e6e:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Set the SAI Rx DMA Half transfer complete callback */
    hsai->hdmarx->XferHalfCpltCallback = SAI_DMARxHalfCplt;
 8009e72:	68fb      	ldr	r3, [r7, #12]
 8009e74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009e76:	4a29      	ldr	r2, [pc, #164]	@ (8009f1c <HAL_SAI_Receive_DMA+0x110>)
 8009e78:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the SAI Rx DMA transfer complete callback */
    hsai->hdmarx->XferCpltCallback = SAI_DMARxCplt;
 8009e7a:	68fb      	ldr	r3, [r7, #12]
 8009e7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009e7e:	4a28      	ldr	r2, [pc, #160]	@ (8009f20 <HAL_SAI_Receive_DMA+0x114>)
 8009e80:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsai->hdmarx->XferErrorCallback = SAI_DMAError;
 8009e82:	68fb      	ldr	r3, [r7, #12]
 8009e84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009e86:	4a27      	ldr	r2, [pc, #156]	@ (8009f24 <HAL_SAI_Receive_DMA+0x118>)
 8009e88:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Rx abort callback */
    hsai->hdmarx->XferAbortCallback = NULL;
 8009e8a:	68fb      	ldr	r3, [r7, #12]
 8009e8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009e8e:	2200      	movs	r2, #0
 8009e90:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the Rx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmarx, (uint32_t)&hsai->Instance->DR, (uint32_t)hsai->pBuffPtr, hsai->XferSize) != HAL_OK)
 8009e92:	68fb      	ldr	r3, [r7, #12]
 8009e94:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 8009e96:	68fb      	ldr	r3, [r7, #12]
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	331c      	adds	r3, #28
 8009e9c:	4619      	mov	r1, r3
 8009e9e:	68fb      	ldr	r3, [r7, #12]
 8009ea0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009ea2:	461a      	mov	r2, r3
 8009ea4:	68fb      	ldr	r3, [r7, #12]
 8009ea6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009eaa:	f7f9 ff29 	bl	8003d00 <HAL_DMA_Start_IT>
 8009eae:	4603      	mov	r3, r0
 8009eb0:	2b00      	cmp	r3, #0
 8009eb2:	d005      	beq.n	8009ec0 <HAL_SAI_Receive_DMA+0xb4>
    {
      __HAL_UNLOCK(hsai);
 8009eb4:	68fb      	ldr	r3, [r7, #12]
 8009eb6:	2200      	movs	r2, #0
 8009eb8:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      return  HAL_ERROR;
 8009ebc:	2301      	movs	r3, #1
 8009ebe:	e029      	b.n	8009f14 <HAL_SAI_Receive_DMA+0x108>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8009ec0:	2100      	movs	r1, #0
 8009ec2:	68f8      	ldr	r0, [r7, #12]
 8009ec4:	f000 f986 	bl	800a1d4 <SAI_InterruptFlag>
 8009ec8:	4601      	mov	r1, r0
 8009eca:	68fb      	ldr	r3, [r7, #12]
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	691a      	ldr	r2, [r3, #16]
 8009ed0:	68fb      	ldr	r3, [r7, #12]
 8009ed2:	681b      	ldr	r3, [r3, #0]
 8009ed4:	430a      	orrs	r2, r1
 8009ed6:	611a      	str	r2, [r3, #16]

    /* Enable SAI Rx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 8009ed8:	68fb      	ldr	r3, [r7, #12]
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	681a      	ldr	r2, [r3, #0]
 8009ede:	68fb      	ldr	r3, [r7, #12]
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8009ee6:	601a      	str	r2, [r3, #0]

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == RESET)
 8009ee8:	68fb      	ldr	r3, [r7, #12]
 8009eea:	681b      	ldr	r3, [r3, #0]
 8009eec:	681b      	ldr	r3, [r3, #0]
 8009eee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009ef2:	2b00      	cmp	r3, #0
 8009ef4:	d107      	bne.n	8009f06 <HAL_SAI_Receive_DMA+0xfa>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 8009ef6:	68fb      	ldr	r3, [r7, #12]
 8009ef8:	681b      	ldr	r3, [r3, #0]
 8009efa:	681a      	ldr	r2, [r3, #0]
 8009efc:	68fb      	ldr	r3, [r7, #12]
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8009f04:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 8009f06:	68fb      	ldr	r3, [r7, #12]
 8009f08:	2200      	movs	r2, #0
 8009f0a:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8009f0e:	2300      	movs	r3, #0
 8009f10:	e000      	b.n	8009f14 <HAL_SAI_Receive_DMA+0x108>
  }
  else
  {
    return HAL_BUSY;
 8009f12:	2302      	movs	r3, #2
  }
}
 8009f14:	4618      	mov	r0, r3
 8009f16:	3710      	adds	r7, #16
 8009f18:	46bd      	mov	sp, r7
 8009f1a:	bd80      	pop	{r7, pc}
 8009f1c:	0800a38d 	.word	0x0800a38d
 8009f20:	0800a32d 	.word	0x0800a32d
 8009f24:	0800a3a9 	.word	0x0800a3a9

08009f28 <HAL_SAI_TxCpltCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_TxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8009f28:	b480      	push	{r7}
 8009f2a:	b083      	sub	sp, #12
 8009f2c:	af00      	add	r7, sp, #0
 8009f2e:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_TxCpltCallback could be implemented in the user file
   */
}
 8009f30:	bf00      	nop
 8009f32:	370c      	adds	r7, #12
 8009f34:	46bd      	mov	sp, r7
 8009f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f3a:	4770      	bx	lr

08009f3c <HAL_SAI_TxHalfCpltCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_TxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8009f3c:	b480      	push	{r7}
 8009f3e:	b083      	sub	sp, #12
 8009f40:	af00      	add	r7, sp, #0
 8009f42:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_TxHalfCpltCallback could be implemented in the user file
   */
}
 8009f44:	bf00      	nop
 8009f46:	370c      	adds	r7, #12
 8009f48:	46bd      	mov	sp, r7
 8009f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f4e:	4770      	bx	lr

08009f50 <HAL_SAI_RxHalfCpltCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_RxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8009f50:	b480      	push	{r7}
 8009f52:	b083      	sub	sp, #12
 8009f54:	af00      	add	r7, sp, #0
 8009f56:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_RxHalfCpltCallback could be implemented in the user file
   */
}
 8009f58:	bf00      	nop
 8009f5a:	370c      	adds	r7, #12
 8009f5c:	46bd      	mov	sp, r7
 8009f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f62:	4770      	bx	lr

08009f64 <HAL_SAI_ErrorCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 8009f64:	b480      	push	{r7}
 8009f66:	b083      	sub	sp, #12
 8009f68:	af00      	add	r7, sp, #0
 8009f6a:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_ErrorCallback could be implemented in the user file
   */
}
 8009f6c:	bf00      	nop
 8009f6e:	370c      	adds	r7, #12
 8009f70:	46bd      	mov	sp, r7
 8009f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f76:	4770      	bx	lr

08009f78 <SAI_InitI2S>:
  * @param  nbslot number of slot minimum value is 2 and max is 16.
  *                    the value must be a multiple of 2.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitI2S(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8009f78:	b480      	push	{r7}
 8009f7a:	b085      	sub	sp, #20
 8009f7c:	af00      	add	r7, sp, #0
 8009f7e:	60f8      	str	r0, [r7, #12]
 8009f80:	60b9      	str	r1, [r7, #8]
 8009f82:	607a      	str	r2, [r7, #4]
 8009f84:	603b      	str	r3, [r7, #0]
  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 8009f86:	68fb      	ldr	r3, [r7, #12]
 8009f88:	2200      	movs	r2, #0
 8009f8a:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8009f8c:	68fb      	ldr	r3, [r7, #12]
 8009f8e:	2200      	movs	r2, #0
 8009f90:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8009f92:	68fb      	ldr	r3, [r7, #12]
 8009f94:	685b      	ldr	r3, [r3, #4]
 8009f96:	2b00      	cmp	r3, #0
 8009f98:	d003      	beq.n	8009fa2 <SAI_InitI2S+0x2a>
 8009f9a:	68fb      	ldr	r3, [r7, #12]
 8009f9c:	685b      	ldr	r3, [r3, #4]
 8009f9e:	2b02      	cmp	r3, #2
 8009fa0:	d103      	bne.n	8009faa <SAI_InitI2S+0x32>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 8009fa2:	68fb      	ldr	r3, [r7, #12]
 8009fa4:	2200      	movs	r2, #0
 8009fa6:	63da      	str	r2, [r3, #60]	@ 0x3c
 8009fa8:	e002      	b.n	8009fb0 <SAI_InitI2S+0x38>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 8009faa:	68fb      	ldr	r3, [r7, #12]
 8009fac:	2201      	movs	r2, #1
 8009fae:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 8009fb0:	68fb      	ldr	r3, [r7, #12]
 8009fb2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8009fb6:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 8009fb8:	68fb      	ldr	r3, [r7, #12]
 8009fba:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009fbe:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai->SlotInit.FirstBitOffset  = 0;
 8009fc0:	68fb      	ldr	r3, [r7, #12]
 8009fc2:	2200      	movs	r2, #0
 8009fc4:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 8009fc6:	68fb      	ldr	r3, [r7, #12]
 8009fc8:	683a      	ldr	r2, [r7, #0]
 8009fca:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* in IS2 the number of slot must be even */
  if ((nbslot & 0x1) != 0)
 8009fcc:	683b      	ldr	r3, [r7, #0]
 8009fce:	f003 0301 	and.w	r3, r3, #1
 8009fd2:	2b00      	cmp	r3, #0
 8009fd4:	d001      	beq.n	8009fda <SAI_InitI2S+0x62>
  {
    return HAL_ERROR;
 8009fd6:	2301      	movs	r3, #1
 8009fd8:	e076      	b.n	800a0c8 <SAI_InitI2S+0x150>
  }

  if (protocol == SAI_I2S_STANDARD)
 8009fda:	68bb      	ldr	r3, [r7, #8]
 8009fdc:	2b00      	cmp	r3, #0
 8009fde:	d107      	bne.n	8009ff0 <SAI_InitI2S+0x78>
  {
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8009fe0:	68fb      	ldr	r3, [r7, #12]
 8009fe2:	2200      	movs	r2, #0
 8009fe4:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_BEFOREFIRSTBIT;
 8009fe6:	68fb      	ldr	r3, [r7, #12]
 8009fe8:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8009fec:	651a      	str	r2, [r3, #80]	@ 0x50
 8009fee:	e006      	b.n	8009ffe <SAI_InitI2S+0x86>
  }
  else
  {
    /* SAI_I2S_MSBJUSTIFIED or SAI_I2S_LSBJUSTIFIED */
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 8009ff0:	68fb      	ldr	r3, [r7, #12]
 8009ff2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8009ff6:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_FIRSTBIT;
 8009ff8:	68fb      	ldr	r3, [r7, #12]
 8009ffa:	2200      	movs	r2, #0
 8009ffc:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Frame definition */
  switch (datasize)
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	2b03      	cmp	r3, #3
 800a002:	d84f      	bhi.n	800a0a4 <SAI_InitI2S+0x12c>
 800a004:	a201      	add	r2, pc, #4	@ (adr r2, 800a00c <SAI_InitI2S+0x94>)
 800a006:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a00a:	bf00      	nop
 800a00c:	0800a01d 	.word	0x0800a01d
 800a010:	0800a03f 	.word	0x0800a03f
 800a014:	0800a061 	.word	0x0800a061
 800a018:	0800a083 	.word	0x0800a083
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800a01c:	68fb      	ldr	r3, [r7, #12]
 800a01e:	2280      	movs	r2, #128	@ 0x80
 800a020:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32 * (nbslot / 2);
 800a022:	683b      	ldr	r3, [r7, #0]
 800a024:	085b      	lsrs	r3, r3, #1
 800a026:	015a      	lsls	r2, r3, #5
 800a028:	68fb      	ldr	r3, [r7, #12]
 800a02a:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 16 * (nbslot / 2);
 800a02c:	683b      	ldr	r3, [r7, #0]
 800a02e:	085b      	lsrs	r3, r3, #1
 800a030:	011a      	lsls	r2, r3, #4
 800a032:	68fb      	ldr	r3, [r7, #12]
 800a034:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 800a036:	68fb      	ldr	r3, [r7, #12]
 800a038:	2240      	movs	r2, #64	@ 0x40
 800a03a:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800a03c:	e034      	b.n	800a0a8 <SAI_InitI2S+0x130>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800a03e:	68fb      	ldr	r3, [r7, #12]
 800a040:	2280      	movs	r2, #128	@ 0x80
 800a042:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64 * (nbslot / 2);
 800a044:	683b      	ldr	r3, [r7, #0]
 800a046:	085b      	lsrs	r3, r3, #1
 800a048:	019a      	lsls	r2, r3, #6
 800a04a:	68fb      	ldr	r3, [r7, #12]
 800a04c:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32 * (nbslot / 2);
 800a04e:	683b      	ldr	r3, [r7, #0]
 800a050:	085b      	lsrs	r3, r3, #1
 800a052:	015a      	lsls	r2, r3, #5
 800a054:	68fb      	ldr	r3, [r7, #12]
 800a056:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800a058:	68fb      	ldr	r3, [r7, #12]
 800a05a:	2280      	movs	r2, #128	@ 0x80
 800a05c:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800a05e:	e023      	b.n	800a0a8 <SAI_InitI2S+0x130>
    case SAI_PROTOCOL_DATASIZE_24BIT:
      hsai->Init.DataSize = SAI_DATASIZE_24;
 800a060:	68fb      	ldr	r3, [r7, #12]
 800a062:	22c0      	movs	r2, #192	@ 0xc0
 800a064:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64 * (nbslot / 2);
 800a066:	683b      	ldr	r3, [r7, #0]
 800a068:	085b      	lsrs	r3, r3, #1
 800a06a:	019a      	lsls	r2, r3, #6
 800a06c:	68fb      	ldr	r3, [r7, #12]
 800a06e:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32 * (nbslot / 2);
 800a070:	683b      	ldr	r3, [r7, #0]
 800a072:	085b      	lsrs	r3, r3, #1
 800a074:	015a      	lsls	r2, r3, #5
 800a076:	68fb      	ldr	r3, [r7, #12]
 800a078:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800a07a:	68fb      	ldr	r3, [r7, #12]
 800a07c:	2280      	movs	r2, #128	@ 0x80
 800a07e:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800a080:	e012      	b.n	800a0a8 <SAI_InitI2S+0x130>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 800a082:	68fb      	ldr	r3, [r7, #12]
 800a084:	22e0      	movs	r2, #224	@ 0xe0
 800a086:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64 * (nbslot / 2);
 800a088:	683b      	ldr	r3, [r7, #0]
 800a08a:	085b      	lsrs	r3, r3, #1
 800a08c:	019a      	lsls	r2, r3, #6
 800a08e:	68fb      	ldr	r3, [r7, #12]
 800a090:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32 * (nbslot / 2);
 800a092:	683b      	ldr	r3, [r7, #0]
 800a094:	085b      	lsrs	r3, r3, #1
 800a096:	015a      	lsls	r2, r3, #5
 800a098:	68fb      	ldr	r3, [r7, #12]
 800a09a:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800a09c:	68fb      	ldr	r3, [r7, #12]
 800a09e:	2280      	movs	r2, #128	@ 0x80
 800a0a0:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800a0a2:	e001      	b.n	800a0a8 <SAI_InitI2S+0x130>
    default :
      return HAL_ERROR;
 800a0a4:	2301      	movs	r3, #1
 800a0a6:	e00f      	b.n	800a0c8 <SAI_InitI2S+0x150>
  }
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 800a0a8:	68bb      	ldr	r3, [r7, #8]
 800a0aa:	2b02      	cmp	r3, #2
 800a0ac:	d10b      	bne.n	800a0c6 <SAI_InitI2S+0x14e>
  {
    if (datasize == SAI_PROTOCOL_DATASIZE_16BITEXTENDED)
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	2b01      	cmp	r3, #1
 800a0b2:	d102      	bne.n	800a0ba <SAI_InitI2S+0x142>
    {
      hsai->SlotInit.FirstBitOffset = 16;
 800a0b4:	68fb      	ldr	r3, [r7, #12]
 800a0b6:	2210      	movs	r2, #16
 800a0b8:	655a      	str	r2, [r3, #84]	@ 0x54
    }
    if (datasize == SAI_PROTOCOL_DATASIZE_24BIT)
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	2b02      	cmp	r3, #2
 800a0be:	d102      	bne.n	800a0c6 <SAI_InitI2S+0x14e>
    {
      hsai->SlotInit.FirstBitOffset = 8;
 800a0c0:	68fb      	ldr	r3, [r7, #12]
 800a0c2:	2208      	movs	r2, #8
 800a0c4:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  return HAL_OK;
 800a0c6:	2300      	movs	r3, #0
}
 800a0c8:	4618      	mov	r0, r3
 800a0ca:	3714      	adds	r7, #20
 800a0cc:	46bd      	mov	sp, r7
 800a0ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0d2:	4770      	bx	lr

0800a0d4 <SAI_InitPCM>:
  * @param  datasize one of the supported datasize @ref SAI_Protocol_DataSize
  * @param  nbslot number of slot minimum value is 1 and the max is 16.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitPCM(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 800a0d4:	b480      	push	{r7}
 800a0d6:	b085      	sub	sp, #20
 800a0d8:	af00      	add	r7, sp, #0
 800a0da:	60f8      	str	r0, [r7, #12]
 800a0dc:	60b9      	str	r1, [r7, #8]
 800a0de:	607a      	str	r2, [r7, #4]
 800a0e0:	603b      	str	r3, [r7, #0]
  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 800a0e2:	68fb      	ldr	r3, [r7, #12]
 800a0e4:	2200      	movs	r2, #0
 800a0e6:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 800a0e8:	68fb      	ldr	r3, [r7, #12]
 800a0ea:	2200      	movs	r2, #0
 800a0ec:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800a0ee:	68fb      	ldr	r3, [r7, #12]
 800a0f0:	685b      	ldr	r3, [r3, #4]
 800a0f2:	2b00      	cmp	r3, #0
 800a0f4:	d003      	beq.n	800a0fe <SAI_InitPCM+0x2a>
 800a0f6:	68fb      	ldr	r3, [r7, #12]
 800a0f8:	685b      	ldr	r3, [r3, #4]
 800a0fa:	2b02      	cmp	r3, #2
 800a0fc:	d103      	bne.n	800a106 <SAI_InitPCM+0x32>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 800a0fe:	68fb      	ldr	r3, [r7, #12]
 800a100:	2201      	movs	r2, #1
 800a102:	63da      	str	r2, [r3, #60]	@ 0x3c
 800a104:	e002      	b.n	800a10c <SAI_InitPCM+0x38>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 800a106:	68fb      	ldr	r3, [r7, #12]
 800a108:	2200      	movs	r2, #0
 800a10a:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
 800a10c:	68fb      	ldr	r3, [r7, #12]
 800a10e:	2200      	movs	r2, #0
 800a110:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->FrameInit.FSPolarity     = SAI_FS_ACTIVE_HIGH;
 800a112:	68fb      	ldr	r3, [r7, #12]
 800a114:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800a118:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 800a11a:	68fb      	ldr	r3, [r7, #12]
 800a11c:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800a120:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai->SlotInit.FirstBitOffset  = 0;
 800a122:	68fb      	ldr	r3, [r7, #12]
 800a124:	2200      	movs	r2, #0
 800a126:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 800a128:	68fb      	ldr	r3, [r7, #12]
 800a12a:	683a      	ldr	r2, [r7, #0]
 800a12c:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 800a12e:	68fb      	ldr	r3, [r7, #12]
 800a130:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800a134:	661a      	str	r2, [r3, #96]	@ 0x60

  if (protocol == SAI_PCM_SHORT)
 800a136:	68bb      	ldr	r3, [r7, #8]
 800a138:	2b04      	cmp	r3, #4
 800a13a:	d103      	bne.n	800a144 <SAI_InitPCM+0x70>
  {
    hsai->FrameInit.ActiveFrameLength = 1;
 800a13c:	68fb      	ldr	r3, [r7, #12]
 800a13e:	2201      	movs	r2, #1
 800a140:	645a      	str	r2, [r3, #68]	@ 0x44
 800a142:	e002      	b.n	800a14a <SAI_InitPCM+0x76>
  }
  else
  {
    /* SAI_PCM_LONG */
    hsai->FrameInit.ActiveFrameLength = 13;
 800a144:	68fb      	ldr	r3, [r7, #12]
 800a146:	220d      	movs	r2, #13
 800a148:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  switch (datasize)
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	2b03      	cmp	r3, #3
 800a14e:	d837      	bhi.n	800a1c0 <SAI_InitPCM+0xec>
 800a150:	a201      	add	r2, pc, #4	@ (adr r2, 800a158 <SAI_InitPCM+0x84>)
 800a152:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a156:	bf00      	nop
 800a158:	0800a169 	.word	0x0800a169
 800a15c:	0800a17f 	.word	0x0800a17f
 800a160:	0800a195 	.word	0x0800a195
 800a164:	0800a1ab 	.word	0x0800a1ab
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800a168:	68fb      	ldr	r3, [r7, #12]
 800a16a:	2280      	movs	r2, #128	@ 0x80
 800a16c:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 16 * nbslot;
 800a16e:	683b      	ldr	r3, [r7, #0]
 800a170:	011a      	lsls	r2, r3, #4
 800a172:	68fb      	ldr	r3, [r7, #12]
 800a174:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 800a176:	68fb      	ldr	r3, [r7, #12]
 800a178:	2240      	movs	r2, #64	@ 0x40
 800a17a:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800a17c:	e022      	b.n	800a1c4 <SAI_InitPCM+0xf0>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800a17e:	68fb      	ldr	r3, [r7, #12]
 800a180:	2280      	movs	r2, #128	@ 0x80
 800a182:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32 * nbslot;
 800a184:	683b      	ldr	r3, [r7, #0]
 800a186:	015a      	lsls	r2, r3, #5
 800a188:	68fb      	ldr	r3, [r7, #12]
 800a18a:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800a18c:	68fb      	ldr	r3, [r7, #12]
 800a18e:	2280      	movs	r2, #128	@ 0x80
 800a190:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800a192:	e017      	b.n	800a1c4 <SAI_InitPCM+0xf0>
    case SAI_PROTOCOL_DATASIZE_24BIT :
      hsai->Init.DataSize = SAI_DATASIZE_24;
 800a194:	68fb      	ldr	r3, [r7, #12]
 800a196:	22c0      	movs	r2, #192	@ 0xc0
 800a198:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32 * nbslot;
 800a19a:	683b      	ldr	r3, [r7, #0]
 800a19c:	015a      	lsls	r2, r3, #5
 800a19e:	68fb      	ldr	r3, [r7, #12]
 800a1a0:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800a1a2:	68fb      	ldr	r3, [r7, #12]
 800a1a4:	2280      	movs	r2, #128	@ 0x80
 800a1a6:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800a1a8:	e00c      	b.n	800a1c4 <SAI_InitPCM+0xf0>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 800a1aa:	68fb      	ldr	r3, [r7, #12]
 800a1ac:	22e0      	movs	r2, #224	@ 0xe0
 800a1ae:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32 * nbslot;
 800a1b0:	683b      	ldr	r3, [r7, #0]
 800a1b2:	015a      	lsls	r2, r3, #5
 800a1b4:	68fb      	ldr	r3, [r7, #12]
 800a1b6:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800a1b8:	68fb      	ldr	r3, [r7, #12]
 800a1ba:	2280      	movs	r2, #128	@ 0x80
 800a1bc:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800a1be:	e001      	b.n	800a1c4 <SAI_InitPCM+0xf0>
    default :
      return HAL_ERROR;
 800a1c0:	2301      	movs	r3, #1
 800a1c2:	e000      	b.n	800a1c6 <SAI_InitPCM+0xf2>
  }

  return HAL_OK;
 800a1c4:	2300      	movs	r3, #0
}
 800a1c6:	4618      	mov	r0, r3
 800a1c8:	3714      	adds	r7, #20
 800a1ca:	46bd      	mov	sp, r7
 800a1cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1d0:	4770      	bx	lr
 800a1d2:	bf00      	nop

0800a1d4 <SAI_InterruptFlag>:
  *                the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
 */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, uint32_t mode)
{
 800a1d4:	b480      	push	{r7}
 800a1d6:	b085      	sub	sp, #20
 800a1d8:	af00      	add	r7, sp, #0
 800a1da:	6078      	str	r0, [r7, #4]
 800a1dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 800a1de:	2301      	movs	r3, #1
 800a1e0:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 800a1e2:	683b      	ldr	r3, [r7, #0]
 800a1e4:	2b01      	cmp	r3, #1
 800a1e6:	d103      	bne.n	800a1f0 <SAI_InterruptFlag+0x1c>
  {
    tmpIT |= SAI_IT_FREQ;
 800a1e8:	68fb      	ldr	r3, [r7, #12]
 800a1ea:	f043 0308 	orr.w	r3, r3, #8
 800a1ee:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a1f4:	2b08      	cmp	r3, #8
 800a1f6:	d10b      	bne.n	800a210 <SAI_InterruptFlag+0x3c>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800a1fc:	2b03      	cmp	r3, #3
 800a1fe:	d003      	beq.n	800a208 <SAI_InterruptFlag+0x34>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	685b      	ldr	r3, [r3, #4]
 800a204:	2b01      	cmp	r3, #1
 800a206:	d103      	bne.n	800a210 <SAI_InterruptFlag+0x3c>
  {
    tmpIT |= SAI_IT_CNRDY;
 800a208:	68fb      	ldr	r3, [r7, #12]
 800a20a:	f043 0310 	orr.w	r3, r3, #16
 800a20e:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	685b      	ldr	r3, [r3, #4]
 800a214:	2b03      	cmp	r3, #3
 800a216:	d003      	beq.n	800a220 <SAI_InterruptFlag+0x4c>
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	685b      	ldr	r3, [r3, #4]
 800a21c:	2b02      	cmp	r3, #2
 800a21e:	d104      	bne.n	800a22a <SAI_InterruptFlag+0x56>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 800a220:	68fb      	ldr	r3, [r7, #12]
 800a222:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800a226:	60fb      	str	r3, [r7, #12]
 800a228:	e003      	b.n	800a232 <SAI_InterruptFlag+0x5e>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 800a22a:	68fb      	ldr	r3, [r7, #12]
 800a22c:	f043 0304 	orr.w	r3, r3, #4
 800a230:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 800a232:	68fb      	ldr	r3, [r7, #12]
}
 800a234:	4618      	mov	r0, r3
 800a236:	3714      	adds	r7, #20
 800a238:	46bd      	mov	sp, r7
 800a23a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a23e:	4770      	bx	lr

0800a240 <SAI_Disable>:
  * @param  hsai  pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 800a240:	b480      	push	{r7}
 800a242:	b085      	sub	sp, #20
 800a244:	af00      	add	r7, sp, #0
 800a246:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7 / 1000);
 800a248:	4b17      	ldr	r3, [pc, #92]	@ (800a2a8 <SAI_Disable+0x68>)
 800a24a:	681b      	ldr	r3, [r3, #0]
 800a24c:	4a17      	ldr	r2, [pc, #92]	@ (800a2ac <SAI_Disable+0x6c>)
 800a24e:	fba2 2303 	umull	r2, r3, r2, r3
 800a252:	0b1b      	lsrs	r3, r3, #12
 800a254:	009b      	lsls	r3, r3, #2
 800a256:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 800a258:	2300      	movs	r3, #0
 800a25a:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	681b      	ldr	r3, [r3, #0]
 800a260:	681a      	ldr	r2, [r3, #0]
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	681b      	ldr	r3, [r3, #0]
 800a266:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800a26a:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count-- == 0)
 800a26c:	68fb      	ldr	r3, [r7, #12]
 800a26e:	1e5a      	subs	r2, r3, #1
 800a270:	60fa      	str	r2, [r7, #12]
 800a272:	2b00      	cmp	r3, #0
 800a274:	d10a      	bne.n	800a28c <SAI_Disable+0x4c>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a27c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      status = HAL_TIMEOUT;
 800a286:	2303      	movs	r3, #3
 800a288:	72fb      	strb	r3, [r7, #11]
      break;
 800a28a:	e006      	b.n	800a29a <SAI_Disable+0x5a>
    }
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != RESET);
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	681b      	ldr	r3, [r3, #0]
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a296:	2b00      	cmp	r3, #0
 800a298:	d1e8      	bne.n	800a26c <SAI_Disable+0x2c>

  return status;
 800a29a:	7afb      	ldrb	r3, [r7, #11]
}
 800a29c:	4618      	mov	r0, r3
 800a29e:	3714      	adds	r7, #20
 800a2a0:	46bd      	mov	sp, r7
 800a2a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2a6:	4770      	bx	lr
 800a2a8:	20012000 	.word	0x20012000
 800a2ac:	95cbec1b 	.word	0x95cbec1b

0800a2b0 <SAI_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 800a2b0:	b580      	push	{r7, lr}
 800a2b2:	b084      	sub	sp, #16
 800a2b4:	af00      	add	r7, sp, #0
 800a2b6:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a2bc:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	69db      	ldr	r3, [r3, #28]
 800a2c2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a2c6:	d01c      	beq.n	800a302 <SAI_DMATxCplt+0x52>
  {
    hsai->XferCount = 0;
 800a2c8:	68fb      	ldr	r3, [r7, #12]
 800a2ca:	2200      	movs	r2, #0
 800a2cc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

    /* Disable SAI Tx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 800a2d0:	68fb      	ldr	r3, [r7, #12]
 800a2d2:	681b      	ldr	r3, [r3, #0]
 800a2d4:	681a      	ldr	r2, [r3, #0]
 800a2d6:	68fb      	ldr	r3, [r7, #12]
 800a2d8:	681b      	ldr	r3, [r3, #0]
 800a2da:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800a2de:	601a      	str	r2, [r3, #0]

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800a2e0:	2100      	movs	r1, #0
 800a2e2:	68f8      	ldr	r0, [r7, #12]
 800a2e4:	f7ff ff76 	bl	800a1d4 <SAI_InterruptFlag>
 800a2e8:	4603      	mov	r3, r0
 800a2ea:	43d9      	mvns	r1, r3
 800a2ec:	68fb      	ldr	r3, [r7, #12]
 800a2ee:	681b      	ldr	r3, [r3, #0]
 800a2f0:	691a      	ldr	r2, [r3, #16]
 800a2f2:	68fb      	ldr	r3, [r7, #12]
 800a2f4:	681b      	ldr	r3, [r3, #0]
 800a2f6:	400a      	ands	r2, r1
 800a2f8:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 800a2fa:	68fb      	ldr	r3, [r7, #12]
 800a2fc:	2201      	movs	r2, #1
 800a2fe:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxCpltCallback(hsai);
#else
  HAL_SAI_TxCpltCallback(hsai);
 800a302:	68f8      	ldr	r0, [r7, #12]
 800a304:	f7ff fe10 	bl	8009f28 <HAL_SAI_TxCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 800a308:	bf00      	nop
 800a30a:	3710      	adds	r7, #16
 800a30c:	46bd      	mov	sp, r7
 800a30e:	bd80      	pop	{r7, pc}

0800a310 <SAI_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a310:	b580      	push	{r7, lr}
 800a312:	b084      	sub	sp, #16
 800a314:	af00      	add	r7, sp, #0
 800a316:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a31c:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxHalfCpltCallback(hsai);
#else
  HAL_SAI_TxHalfCpltCallback(hsai);
 800a31e:	68f8      	ldr	r0, [r7, #12]
 800a320:	f7ff fe0c 	bl	8009f3c <HAL_SAI_TxHalfCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 800a324:	bf00      	nop
 800a326:	3710      	adds	r7, #16
 800a328:	46bd      	mov	sp, r7
 800a32a:	bd80      	pop	{r7, pc}

0800a32c <SAI_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 800a32c:	b580      	push	{r7, lr}
 800a32e:	b084      	sub	sp, #16
 800a330:	af00      	add	r7, sp, #0
 800a332:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a338:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	69db      	ldr	r3, [r3, #28]
 800a33e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a342:	d01c      	beq.n	800a37e <SAI_DMARxCplt+0x52>
  {
    /* Disable Rx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 800a344:	68fb      	ldr	r3, [r7, #12]
 800a346:	681b      	ldr	r3, [r3, #0]
 800a348:	681a      	ldr	r2, [r3, #0]
 800a34a:	68fb      	ldr	r3, [r7, #12]
 800a34c:	681b      	ldr	r3, [r3, #0]
 800a34e:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800a352:	601a      	str	r2, [r3, #0]
    hsai->XferCount = 0;
 800a354:	68fb      	ldr	r3, [r7, #12]
 800a356:	2200      	movs	r2, #0
 800a358:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800a35c:	2100      	movs	r1, #0
 800a35e:	68f8      	ldr	r0, [r7, #12]
 800a360:	f7ff ff38 	bl	800a1d4 <SAI_InterruptFlag>
 800a364:	4603      	mov	r3, r0
 800a366:	43d9      	mvns	r1, r3
 800a368:	68fb      	ldr	r3, [r7, #12]
 800a36a:	681b      	ldr	r3, [r3, #0]
 800a36c:	691a      	ldr	r2, [r3, #16]
 800a36e:	68fb      	ldr	r3, [r7, #12]
 800a370:	681b      	ldr	r3, [r3, #0]
 800a372:	400a      	ands	r2, r1
 800a374:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 800a376:	68fb      	ldr	r3, [r7, #12]
 800a378:	2201      	movs	r2, #1
 800a37a:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxCpltCallback(hsai);
#else
  HAL_SAI_RxCpltCallback(hsai);
 800a37e:	68f8      	ldr	r0, [r7, #12]
 800a380:	f7f7 fb84 	bl	8001a8c <HAL_SAI_RxCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 800a384:	bf00      	nop
 800a386:	3710      	adds	r7, #16
 800a388:	46bd      	mov	sp, r7
 800a38a:	bd80      	pop	{r7, pc}

0800a38c <SAI_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a38c:	b580      	push	{r7, lr}
 800a38e:	b084      	sub	sp, #16
 800a390:	af00      	add	r7, sp, #0
 800a392:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a398:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxHalfCpltCallback(hsai);
#else
  HAL_SAI_RxHalfCpltCallback(hsai);
 800a39a:	68f8      	ldr	r0, [r7, #12]
 800a39c:	f7ff fdd8 	bl	8009f50 <HAL_SAI_RxHalfCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 800a3a0:	bf00      	nop
 800a3a2:	3710      	adds	r7, #16
 800a3a4:	46bd      	mov	sp, r7
 800a3a6:	bd80      	pop	{r7, pc}

0800a3a8 <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 800a3a8:	b580      	push	{r7, lr}
 800a3aa:	b084      	sub	sp, #16
 800a3ac:	af00      	add	r7, sp, #0
 800a3ae:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a3b4:	60fb      	str	r3, [r7, #12]

  /* Set SAI error code */
  hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800a3b6:	68fb      	ldr	r3, [r7, #12]
 800a3b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a3bc:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800a3c0:	68fb      	ldr	r3, [r7, #12]
 800a3c2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  if ((hsai->hdmatx->ErrorCode == HAL_DMA_ERROR_TE) || (hsai->hdmarx->ErrorCode == HAL_DMA_ERROR_TE))
 800a3c6:	68fb      	ldr	r3, [r7, #12]
 800a3c8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a3ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a3cc:	2b01      	cmp	r3, #1
 800a3ce:	d004      	beq.n	800a3da <SAI_DMAError+0x32>
 800a3d0:	68fb      	ldr	r3, [r7, #12]
 800a3d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a3d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a3d6:	2b01      	cmp	r3, #1
 800a3d8:	d112      	bne.n	800a400 <SAI_DMAError+0x58>
  {
    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800a3da:	68fb      	ldr	r3, [r7, #12]
 800a3dc:	681b      	ldr	r3, [r3, #0]
 800a3de:	681a      	ldr	r2, [r3, #0]
 800a3e0:	68fb      	ldr	r3, [r7, #12]
 800a3e2:	681b      	ldr	r3, [r3, #0]
 800a3e4:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800a3e8:	601a      	str	r2, [r3, #0]

    /* Disable SAI peripheral */
    SAI_Disable(hsai);
 800a3ea:	68f8      	ldr	r0, [r7, #12]
 800a3ec:	f7ff ff28 	bl	800a240 <SAI_Disable>

    /* Set the SAI state ready to be able to start again the process */
    hsai->State = HAL_SAI_STATE_READY;
 800a3f0:	68fb      	ldr	r3, [r7, #12]
 800a3f2:	2201      	movs	r2, #1
 800a3f4:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Initialize XferCount */
    hsai->XferCount = 0U;
 800a3f8:	68fb      	ldr	r3, [r7, #12]
 800a3fa:	2200      	movs	r2, #0
 800a3fc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  }
  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 800a400:	68f8      	ldr	r0, [r7, #12]
 800a402:	f7ff fdaf 	bl	8009f64 <HAL_SAI_ErrorCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 800a406:	bf00      	nop
 800a408:	3710      	adds	r7, #16
 800a40a:	46bd      	mov	sp, r7
 800a40c:	bd80      	pop	{r7, pc}

0800a40e <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800a40e:	b580      	push	{r7, lr}
 800a410:	b082      	sub	sp, #8
 800a412:	af00      	add	r7, sp, #0
 800a414:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	2b00      	cmp	r3, #0
 800a41a:	d101      	bne.n	800a420 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800a41c:	2301      	movs	r3, #1
 800a41e:	e022      	b.n	800a466 <HAL_SD_Init+0x58>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800a426:	b2db      	uxtb	r3, r3
 800a428:	2b00      	cmp	r3, #0
 800a42a:	d105      	bne.n	800a438 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	2200      	movs	r2, #0
 800a430:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800a432:	6878      	ldr	r0, [r7, #4]
 800a434:	f7f7 fffe 	bl	8002434 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	2203      	movs	r2, #3
 800a43c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800a440:	6878      	ldr	r0, [r7, #4]
 800a442:	f000 f815 	bl	800a470 <HAL_SD_InitCard>
 800a446:	4603      	mov	r3, r0
 800a448:	2b00      	cmp	r3, #0
 800a44a:	d001      	beq.n	800a450 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800a44c:	2301      	movs	r3, #1
 800a44e:	e00a      	b.n	800a466 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	2200      	movs	r2, #0
 800a454:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	2200      	movs	r2, #0
 800a45a:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	2201      	movs	r2, #1
 800a460:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800a464:	2300      	movs	r3, #0
}
 800a466:	4618      	mov	r0, r3
 800a468:	3708      	adds	r7, #8
 800a46a:	46bd      	mov	sp, r7
 800a46c:	bd80      	pop	{r7, pc}
	...

0800a470 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800a470:	b5b0      	push	{r4, r5, r7, lr}
 800a472:	b08e      	sub	sp, #56	@ 0x38
 800a474:	af04      	add	r7, sp, #16
 800a476:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  
  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 800a478:	2300      	movs	r3, #0
 800a47a:	60fb      	str	r3, [r7, #12]
  Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
 800a47c:	2300      	movs	r3, #0
 800a47e:	613b      	str	r3, [r7, #16]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800a480:	2300      	movs	r3, #0
 800a482:	617b      	str	r3, [r7, #20]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 800a484:	2300      	movs	r3, #0
 800a486:	61bb      	str	r3, [r7, #24]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800a488:	2300      	movs	r3, #0
 800a48a:	61fb      	str	r3, [r7, #28]
  Init.ClockDiv            = SDMMC_INIT_CLK_DIV;
 800a48c:	2376      	movs	r3, #118	@ 0x76
 800a48e:	623b      	str	r3, [r7, #32]

  /* Initialize SDMMC peripheral interface with default configuration */
  SDMMC_Init(hsd->Instance, Init);
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	681d      	ldr	r5, [r3, #0]
 800a494:	466c      	mov	r4, sp
 800a496:	f107 0318 	add.w	r3, r7, #24
 800a49a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800a49e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800a4a2:	f107 030c 	add.w	r3, r7, #12
 800a4a6:	cb0e      	ldmia	r3, {r1, r2, r3}
 800a4a8:	4628      	mov	r0, r5
 800a4aa:	f002 ffc3 	bl	800d434 <SDMMC_Init>

  /* Disable SDMMC Clock */
  __HAL_SD_DISABLE(hsd);
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	681b      	ldr	r3, [r3, #0]
 800a4b2:	685a      	ldr	r2, [r3, #4]
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	681b      	ldr	r3, [r3, #0]
 800a4b8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a4bc:	605a      	str	r2, [r3, #4]

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	681b      	ldr	r3, [r3, #0]
 800a4c2:	4618      	mov	r0, r3
 800a4c4:	f002 ffef 	bl	800d4a6 <SDMMC_PowerState_ON>

  /* Enable SDMMC Clock */
  __HAL_SD_ENABLE(hsd);
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	681b      	ldr	r3, [r3, #0]
 800a4cc:	685a      	ldr	r2, [r3, #4]
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	681b      	ldr	r3, [r3, #0]
 800a4d2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800a4d6:	605a      	str	r2, [r3, #4]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 800a4d8:	2002      	movs	r0, #2
 800a4da:	f7f8 fde1 	bl	80030a0 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800a4de:	6878      	ldr	r0, [r7, #4]
 800a4e0:	f000 fe10 	bl	800b104 <SD_PowerON>
 800a4e4:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 800a4e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4e8:	2b00      	cmp	r3, #0
 800a4ea:	d00b      	beq.n	800a504 <HAL_SD_InitCard+0x94>
  {
    hsd->State = HAL_SD_STATE_READY;
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	2201      	movs	r2, #1
 800a4f0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a4f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4fa:	431a      	orrs	r2, r3
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800a500:	2301      	movs	r3, #1
 800a502:	e02e      	b.n	800a562 <HAL_SD_InitCard+0xf2>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800a504:	6878      	ldr	r0, [r7, #4]
 800a506:	f000 fd2f 	bl	800af68 <SD_InitCard>
 800a50a:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 800a50c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a50e:	2b00      	cmp	r3, #0
 800a510:	d00b      	beq.n	800a52a <HAL_SD_InitCard+0xba>
  {
    hsd->State = HAL_SD_STATE_READY;
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	2201      	movs	r2, #1
 800a516:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a51e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a520:	431a      	orrs	r2, r3
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800a526:	2301      	movs	r3, #1
 800a528:	e01b      	b.n	800a562 <HAL_SD_InitCard+0xf2>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	681b      	ldr	r3, [r3, #0]
 800a52e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800a532:	4618      	mov	r0, r3
 800a534:	f003 f84a 	bl	800d5cc <SDMMC_CmdBlockLength>
 800a538:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 800a53a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a53c:	2b00      	cmp	r3, #0
 800a53e:	d00f      	beq.n	800a560 <HAL_SD_InitCard+0xf0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	681b      	ldr	r3, [r3, #0]
 800a544:	4a09      	ldr	r2, [pc, #36]	@ (800a56c <HAL_SD_InitCard+0xfc>)
 800a546:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a54c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a54e:	431a      	orrs	r2, r3
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	2201      	movs	r2, #1
 800a558:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800a55c:	2301      	movs	r3, #1
 800a55e:	e000      	b.n	800a562 <HAL_SD_InitCard+0xf2>
  }

  return HAL_OK;
 800a560:	2300      	movs	r3, #0
}
 800a562:	4618      	mov	r0, r3
 800a564:	3728      	adds	r7, #40	@ 0x28
 800a566:	46bd      	mov	sp, r7
 800a568:	bdb0      	pop	{r4, r5, r7, pc}
 800a56a:	bf00      	nop
 800a56c:	004005ff 	.word	0x004005ff

0800a570 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800a570:	b580      	push	{r7, lr}
 800a572:	b08c      	sub	sp, #48	@ 0x30
 800a574:	af00      	add	r7, sp, #0
 800a576:	60f8      	str	r0, [r7, #12]
 800a578:	60b9      	str	r1, [r7, #8]
 800a57a:	607a      	str	r2, [r7, #4]
 800a57c:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 800a582:	68bb      	ldr	r3, [r7, #8]
 800a584:	2b00      	cmp	r3, #0
 800a586:	d107      	bne.n	800a598 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800a588:	68fb      	ldr	r3, [r7, #12]
 800a58a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a58c:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800a590:	68fb      	ldr	r3, [r7, #12]
 800a592:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800a594:	2301      	movs	r3, #1
 800a596:	e0c3      	b.n	800a720 <HAL_SD_ReadBlocks_DMA+0x1b0>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800a598:	68fb      	ldr	r3, [r7, #12]
 800a59a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800a59e:	b2db      	uxtb	r3, r3
 800a5a0:	2b01      	cmp	r3, #1
 800a5a2:	f040 80bc 	bne.w	800a71e <HAL_SD_ReadBlocks_DMA+0x1ae>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800a5a6:	68fb      	ldr	r3, [r7, #12]
 800a5a8:	2200      	movs	r2, #0
 800a5aa:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800a5ac:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a5ae:	683b      	ldr	r3, [r7, #0]
 800a5b0:	441a      	add	r2, r3
 800a5b2:	68fb      	ldr	r3, [r7, #12]
 800a5b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a5b6:	429a      	cmp	r2, r3
 800a5b8:	d907      	bls.n	800a5ca <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800a5ba:	68fb      	ldr	r3, [r7, #12]
 800a5bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a5be:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800a5c2:	68fb      	ldr	r3, [r7, #12]
 800a5c4:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 800a5c6:	2301      	movs	r3, #1
 800a5c8:	e0aa      	b.n	800a720 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800a5ca:	68fb      	ldr	r3, [r7, #12]
 800a5cc:	2203      	movs	r2, #3
 800a5ce:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800a5d2:	68fb      	ldr	r3, [r7, #12]
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	2200      	movs	r2, #0
 800a5d8:	62da      	str	r2, [r3, #44]	@ 0x2c

    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 800a5da:	68fb      	ldr	r3, [r7, #12]
 800a5dc:	681b      	ldr	r3, [r3, #0]
 800a5de:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a5e0:	68fb      	ldr	r3, [r7, #12]
 800a5e2:	681b      	ldr	r3, [r3, #0]
 800a5e4:	f442 7295 	orr.w	r2, r2, #298	@ 0x12a
 800a5e8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 800a5ea:	68fb      	ldr	r3, [r7, #12]
 800a5ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a5ee:	4a4e      	ldr	r2, [pc, #312]	@ (800a728 <HAL_SD_ReadBlocks_DMA+0x1b8>)
 800a5f0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 800a5f2:	68fb      	ldr	r3, [r7, #12]
 800a5f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a5f6:	4a4d      	ldr	r2, [pc, #308]	@ (800a72c <HAL_SD_ReadBlocks_DMA+0x1bc>)
 800a5f8:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 800a5fa:	68fb      	ldr	r3, [r7, #12]
 800a5fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a5fe:	2200      	movs	r2, #0
 800a600:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 800a602:	68fb      	ldr	r3, [r7, #12]
 800a604:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a606:	2200      	movs	r2, #0
 800a608:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 800a60a:	68fb      	ldr	r3, [r7, #12]
 800a60c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a60e:	681b      	ldr	r3, [r3, #0]
 800a610:	681b      	ldr	r3, [r3, #0]
 800a612:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800a616:	68fb      	ldr	r3, [r7, #12]
 800a618:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a61a:	689a      	ldr	r2, [r3, #8]
 800a61c:	68fb      	ldr	r3, [r7, #12]
 800a61e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a620:	681b      	ldr	r3, [r3, #0]
 800a622:	430a      	orrs	r2, r1
 800a624:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800a626:	68fb      	ldr	r3, [r7, #12]
 800a628:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 800a62a:	68fb      	ldr	r3, [r7, #12]
 800a62c:	681b      	ldr	r3, [r3, #0]
 800a62e:	3380      	adds	r3, #128	@ 0x80
 800a630:	4619      	mov	r1, r3
 800a632:	68ba      	ldr	r2, [r7, #8]
 800a634:	683b      	ldr	r3, [r7, #0]
 800a636:	025b      	lsls	r3, r3, #9
 800a638:	089b      	lsrs	r3, r3, #2
 800a63a:	f7f9 fb61 	bl	8003d00 <HAL_DMA_Start_IT>
 800a63e:	4603      	mov	r3, r0
 800a640:	2b00      	cmp	r3, #0
 800a642:	d017      	beq.n	800a674 <HAL_SD_ReadBlocks_DMA+0x104>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 800a644:	68fb      	ldr	r3, [r7, #12]
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a64a:	68fb      	ldr	r3, [r7, #12]
 800a64c:	681b      	ldr	r3, [r3, #0]
 800a64e:	f422 7295 	bic.w	r2, r2, #298	@ 0x12a
 800a652:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a654:	68fb      	ldr	r3, [r7, #12]
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	4a35      	ldr	r2, [pc, #212]	@ (800a730 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 800a65a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800a65c:	68fb      	ldr	r3, [r7, #12]
 800a65e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a660:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800a664:	68fb      	ldr	r3, [r7, #12]
 800a666:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800a668:	68fb      	ldr	r3, [r7, #12]
 800a66a:	2201      	movs	r2, #1
 800a66c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 800a670:	2301      	movs	r3, #1
 800a672:	e055      	b.n	800a720 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 800a674:	68fb      	ldr	r3, [r7, #12]
 800a676:	681b      	ldr	r3, [r3, #0]
 800a678:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a67a:	68fb      	ldr	r3, [r7, #12]
 800a67c:	681b      	ldr	r3, [r3, #0]
 800a67e:	f042 0208 	orr.w	r2, r2, #8
 800a682:	62da      	str	r2, [r3, #44]	@ 0x2c

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800a684:	68fb      	ldr	r3, [r7, #12]
 800a686:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a688:	2b01      	cmp	r3, #1
 800a68a:	d002      	beq.n	800a692 <HAL_SD_ReadBlocks_DMA+0x122>
      {
        add *= 512U;
 800a68c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a68e:	025b      	lsls	r3, r3, #9
 800a690:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800a692:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a696:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800a698:	683b      	ldr	r3, [r7, #0]
 800a69a:	025b      	lsls	r3, r3, #9
 800a69c:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800a69e:	2390      	movs	r3, #144	@ 0x90
 800a6a0:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800a6a2:	2302      	movs	r3, #2
 800a6a4:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800a6a6:	2300      	movs	r3, #0
 800a6a8:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 800a6aa:	2301      	movs	r3, #1
 800a6ac:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 800a6ae:	68fb      	ldr	r3, [r7, #12]
 800a6b0:	681b      	ldr	r3, [r3, #0]
 800a6b2:	f107 0210 	add.w	r2, r7, #16
 800a6b6:	4611      	mov	r1, r2
 800a6b8:	4618      	mov	r0, r3
 800a6ba:	f002 ff5b 	bl	800d574 <SDMMC_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 800a6be:	683b      	ldr	r3, [r7, #0]
 800a6c0:	2b01      	cmp	r3, #1
 800a6c2:	d90a      	bls.n	800a6da <HAL_SD_ReadBlocks_DMA+0x16a>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800a6c4:	68fb      	ldr	r3, [r7, #12]
 800a6c6:	2282      	movs	r2, #130	@ 0x82
 800a6c8:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800a6ca:	68fb      	ldr	r3, [r7, #12]
 800a6cc:	681b      	ldr	r3, [r3, #0]
 800a6ce:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a6d0:	4618      	mov	r0, r3
 800a6d2:	f002 ffbf 	bl	800d654 <SDMMC_CmdReadMultiBlock>
 800a6d6:	62f8      	str	r0, [r7, #44]	@ 0x2c
 800a6d8:	e009      	b.n	800a6ee <HAL_SD_ReadBlocks_DMA+0x17e>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800a6da:	68fb      	ldr	r3, [r7, #12]
 800a6dc:	2281      	movs	r2, #129	@ 0x81
 800a6de:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800a6e0:	68fb      	ldr	r3, [r7, #12]
 800a6e2:	681b      	ldr	r3, [r3, #0]
 800a6e4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a6e6:	4618      	mov	r0, r3
 800a6e8:	f002 ff92 	bl	800d610 <SDMMC_CmdReadSingleBlock>
 800a6ec:	62f8      	str	r0, [r7, #44]	@ 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 800a6ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a6f0:	2b00      	cmp	r3, #0
 800a6f2:	d012      	beq.n	800a71a <HAL_SD_ReadBlocks_DMA+0x1aa>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a6f4:	68fb      	ldr	r3, [r7, #12]
 800a6f6:	681b      	ldr	r3, [r3, #0]
 800a6f8:	4a0d      	ldr	r2, [pc, #52]	@ (800a730 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 800a6fa:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 800a6fc:	68fb      	ldr	r3, [r7, #12]
 800a6fe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a700:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a702:	431a      	orrs	r2, r3
 800a704:	68fb      	ldr	r3, [r7, #12]
 800a706:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 800a708:	68fb      	ldr	r3, [r7, #12]
 800a70a:	2201      	movs	r2, #1
 800a70c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800a710:	68fb      	ldr	r3, [r7, #12]
 800a712:	2200      	movs	r2, #0
 800a714:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 800a716:	2301      	movs	r3, #1
 800a718:	e002      	b.n	800a720 <HAL_SD_ReadBlocks_DMA+0x1b0>
      }

      return HAL_OK;
 800a71a:	2300      	movs	r3, #0
 800a71c:	e000      	b.n	800a720 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }
  }
  else
  {
    return HAL_BUSY;
 800a71e:	2302      	movs	r3, #2
  }
}
 800a720:	4618      	mov	r0, r3
 800a722:	3730      	adds	r7, #48	@ 0x30
 800a724:	46bd      	mov	sp, r7
 800a726:	bd80      	pop	{r7, pc}
 800a728:	0800ae53 	.word	0x0800ae53
 800a72c:	0800aec5 	.word	0x0800aec5
 800a730:	004005ff 	.word	0x004005ff

0800a734 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800a734:	b580      	push	{r7, lr}
 800a736:	b08c      	sub	sp, #48	@ 0x30
 800a738:	af00      	add	r7, sp, #0
 800a73a:	60f8      	str	r0, [r7, #12]
 800a73c:	60b9      	str	r1, [r7, #8]
 800a73e:	607a      	str	r2, [r7, #4]
 800a740:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 800a746:	68bb      	ldr	r3, [r7, #8]
 800a748:	2b00      	cmp	r3, #0
 800a74a:	d107      	bne.n	800a75c <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800a74c:	68fb      	ldr	r3, [r7, #12]
 800a74e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a750:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800a754:	68fb      	ldr	r3, [r7, #12]
 800a756:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800a758:	2301      	movs	r3, #1
 800a75a:	e0c6      	b.n	800a8ea <HAL_SD_WriteBlocks_DMA+0x1b6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800a75c:	68fb      	ldr	r3, [r7, #12]
 800a75e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800a762:	b2db      	uxtb	r3, r3
 800a764:	2b01      	cmp	r3, #1
 800a766:	f040 80bf 	bne.w	800a8e8 <HAL_SD_WriteBlocks_DMA+0x1b4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800a76a:	68fb      	ldr	r3, [r7, #12]
 800a76c:	2200      	movs	r2, #0
 800a76e:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800a770:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a772:	683b      	ldr	r3, [r7, #0]
 800a774:	441a      	add	r2, r3
 800a776:	68fb      	ldr	r3, [r7, #12]
 800a778:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a77a:	429a      	cmp	r2, r3
 800a77c:	d907      	bls.n	800a78e <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800a77e:	68fb      	ldr	r3, [r7, #12]
 800a780:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a782:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800a786:	68fb      	ldr	r3, [r7, #12]
 800a788:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 800a78a:	2301      	movs	r3, #1
 800a78c:	e0ad      	b.n	800a8ea <HAL_SD_WriteBlocks_DMA+0x1b6>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800a78e:	68fb      	ldr	r3, [r7, #12]
 800a790:	2203      	movs	r2, #3
 800a792:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800a796:	68fb      	ldr	r3, [r7, #12]
 800a798:	681b      	ldr	r3, [r3, #0]
 800a79a:	2200      	movs	r2, #0
 800a79c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Enable SD Error interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 800a79e:	68fb      	ldr	r3, [r7, #12]
 800a7a0:	681b      	ldr	r3, [r3, #0]
 800a7a2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a7a4:	68fb      	ldr	r3, [r7, #12]
 800a7a6:	681b      	ldr	r3, [r3, #0]
 800a7a8:	f042 021a 	orr.w	r2, r2, #26
 800a7ac:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 800a7ae:	68fb      	ldr	r3, [r7, #12]
 800a7b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a7b2:	4a50      	ldr	r2, [pc, #320]	@ (800a8f4 <HAL_SD_WriteBlocks_DMA+0x1c0>)
 800a7b4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 800a7b6:	68fb      	ldr	r3, [r7, #12]
 800a7b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a7ba:	4a4f      	ldr	r2, [pc, #316]	@ (800a8f8 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 800a7bc:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 800a7be:	68fb      	ldr	r3, [r7, #12]
 800a7c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a7c2:	2200      	movs	r2, #0
 800a7c4:	651a      	str	r2, [r3, #80]	@ 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800a7c6:	68fb      	ldr	r3, [r7, #12]
 800a7c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a7ca:	2b01      	cmp	r3, #1
 800a7cc:	d002      	beq.n	800a7d4 <HAL_SD_WriteBlocks_DMA+0xa0>
    {
      add *= 512U;
 800a7ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a7d0:	025b      	lsls	r3, r3, #9
 800a7d2:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 800a7d4:	683b      	ldr	r3, [r7, #0]
 800a7d6:	2b01      	cmp	r3, #1
 800a7d8:	d90a      	bls.n	800a7f0 <HAL_SD_WriteBlocks_DMA+0xbc>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800a7da:	68fb      	ldr	r3, [r7, #12]
 800a7dc:	22a0      	movs	r2, #160	@ 0xa0
 800a7de:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800a7e0:	68fb      	ldr	r3, [r7, #12]
 800a7e2:	681b      	ldr	r3, [r3, #0]
 800a7e4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a7e6:	4618      	mov	r0, r3
 800a7e8:	f002 ff78 	bl	800d6dc <SDMMC_CmdWriteMultiBlock>
 800a7ec:	62f8      	str	r0, [r7, #44]	@ 0x2c
 800a7ee:	e009      	b.n	800a804 <HAL_SD_WriteBlocks_DMA+0xd0>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800a7f0:	68fb      	ldr	r3, [r7, #12]
 800a7f2:	2290      	movs	r2, #144	@ 0x90
 800a7f4:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800a7f6:	68fb      	ldr	r3, [r7, #12]
 800a7f8:	681b      	ldr	r3, [r3, #0]
 800a7fa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a7fc:	4618      	mov	r0, r3
 800a7fe:	f002 ff4b 	bl	800d698 <SDMMC_CmdWriteSingleBlock>
 800a802:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800a804:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a806:	2b00      	cmp	r3, #0
 800a808:	d012      	beq.n	800a830 <HAL_SD_WriteBlocks_DMA+0xfc>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a80a:	68fb      	ldr	r3, [r7, #12]
 800a80c:	681b      	ldr	r3, [r3, #0]
 800a80e:	4a3b      	ldr	r2, [pc, #236]	@ (800a8fc <HAL_SD_WriteBlocks_DMA+0x1c8>)
 800a810:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 800a812:	68fb      	ldr	r3, [r7, #12]
 800a814:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a816:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a818:	431a      	orrs	r2, r3
 800a81a:	68fb      	ldr	r3, [r7, #12]
 800a81c:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800a81e:	68fb      	ldr	r3, [r7, #12]
 800a820:	2201      	movs	r2, #1
 800a822:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800a826:	68fb      	ldr	r3, [r7, #12]
 800a828:	2200      	movs	r2, #0
 800a82a:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800a82c:	2301      	movs	r3, #1
 800a82e:	e05c      	b.n	800a8ea <HAL_SD_WriteBlocks_DMA+0x1b6>
    }

    /* Enable SDMMC DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 800a830:	68fb      	ldr	r3, [r7, #12]
 800a832:	681b      	ldr	r3, [r3, #0]
 800a834:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a836:	68fb      	ldr	r3, [r7, #12]
 800a838:	681b      	ldr	r3, [r3, #0]
 800a83a:	f042 0208 	orr.w	r2, r2, #8
 800a83e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 800a840:	68fb      	ldr	r3, [r7, #12]
 800a842:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a844:	2240      	movs	r2, #64	@ 0x40
 800a846:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 800a848:	68fb      	ldr	r3, [r7, #12]
 800a84a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a84c:	681b      	ldr	r3, [r3, #0]
 800a84e:	681b      	ldr	r3, [r3, #0]
 800a850:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800a854:	68fb      	ldr	r3, [r7, #12]
 800a856:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a858:	689a      	ldr	r2, [r3, #8]
 800a85a:	68fb      	ldr	r3, [r7, #12]
 800a85c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a85e:	681b      	ldr	r3, [r3, #0]
 800a860:	430a      	orrs	r2, r1
 800a862:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800a864:	68fb      	ldr	r3, [r7, #12]
 800a866:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800a868:	68b9      	ldr	r1, [r7, #8]
 800a86a:	68fb      	ldr	r3, [r7, #12]
 800a86c:	681b      	ldr	r3, [r3, #0]
 800a86e:	3380      	adds	r3, #128	@ 0x80
 800a870:	461a      	mov	r2, r3
 800a872:	683b      	ldr	r3, [r7, #0]
 800a874:	025b      	lsls	r3, r3, #9
 800a876:	089b      	lsrs	r3, r3, #2
 800a878:	f7f9 fa42 	bl	8003d00 <HAL_DMA_Start_IT>
 800a87c:	4603      	mov	r3, r0
 800a87e:	2b00      	cmp	r3, #0
 800a880:	d01a      	beq.n	800a8b8 <HAL_SD_WriteBlocks_DMA+0x184>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 800a882:	68fb      	ldr	r3, [r7, #12]
 800a884:	681b      	ldr	r3, [r3, #0]
 800a886:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a888:	68fb      	ldr	r3, [r7, #12]
 800a88a:	681b      	ldr	r3, [r3, #0]
 800a88c:	f022 021a 	bic.w	r2, r2, #26
 800a890:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a892:	68fb      	ldr	r3, [r7, #12]
 800a894:	681b      	ldr	r3, [r3, #0]
 800a896:	4a19      	ldr	r2, [pc, #100]	@ (800a8fc <HAL_SD_WriteBlocks_DMA+0x1c8>)
 800a898:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800a89a:	68fb      	ldr	r3, [r7, #12]
 800a89c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a89e:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800a8a2:	68fb      	ldr	r3, [r7, #12]
 800a8a4:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800a8a6:	68fb      	ldr	r3, [r7, #12]
 800a8a8:	2201      	movs	r2, #1
 800a8aa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800a8ae:	68fb      	ldr	r3, [r7, #12]
 800a8b0:	2200      	movs	r2, #0
 800a8b2:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800a8b4:	2301      	movs	r3, #1
 800a8b6:	e018      	b.n	800a8ea <HAL_SD_WriteBlocks_DMA+0x1b6>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800a8b8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a8bc:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800a8be:	683b      	ldr	r3, [r7, #0]
 800a8c0:	025b      	lsls	r3, r3, #9
 800a8c2:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800a8c4:	2390      	movs	r3, #144	@ 0x90
 800a8c6:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 800a8c8:	2300      	movs	r3, #0
 800a8ca:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800a8cc:	2300      	movs	r3, #0
 800a8ce:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 800a8d0:	2301      	movs	r3, #1
 800a8d2:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 800a8d4:	68fb      	ldr	r3, [r7, #12]
 800a8d6:	681b      	ldr	r3, [r3, #0]
 800a8d8:	f107 0210 	add.w	r2, r7, #16
 800a8dc:	4611      	mov	r1, r2
 800a8de:	4618      	mov	r0, r3
 800a8e0:	f002 fe48 	bl	800d574 <SDMMC_ConfigData>

      return HAL_OK;
 800a8e4:	2300      	movs	r3, #0
 800a8e6:	e000      	b.n	800a8ea <HAL_SD_WriteBlocks_DMA+0x1b6>
    }
  }
  else
  {
    return HAL_BUSY;
 800a8e8:	2302      	movs	r3, #2
  }
}
 800a8ea:	4618      	mov	r0, r3
 800a8ec:	3730      	adds	r7, #48	@ 0x30
 800a8ee:	46bd      	mov	sp, r7
 800a8f0:	bd80      	pop	{r7, pc}
 800a8f2:	bf00      	nop
 800a8f4:	0800ae29 	.word	0x0800ae29
 800a8f8:	0800aec5 	.word	0x0800aec5
 800a8fc:	004005ff 	.word	0x004005ff

0800a900 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 800a900:	b480      	push	{r7}
 800a902:	b083      	sub	sp, #12
 800a904:	af00      	add	r7, sp, #0
 800a906:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 800a908:	bf00      	nop
 800a90a:	370c      	adds	r7, #12
 800a90c:	46bd      	mov	sp, r7
 800a90e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a912:	4770      	bx	lr

0800a914 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800a914:	b480      	push	{r7}
 800a916:	b083      	sub	sp, #12
 800a918:	af00      	add	r7, sp, #0
 800a91a:	6078      	str	r0, [r7, #4]
 800a91c:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a922:	0f9b      	lsrs	r3, r3, #30
 800a924:	b2da      	uxtb	r2, r3
 800a926:	683b      	ldr	r3, [r7, #0]
 800a928:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a92e:	0e9b      	lsrs	r3, r3, #26
 800a930:	b2db      	uxtb	r3, r3
 800a932:	f003 030f 	and.w	r3, r3, #15
 800a936:	b2da      	uxtb	r2, r3
 800a938:	683b      	ldr	r3, [r7, #0]
 800a93a:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a940:	0e1b      	lsrs	r3, r3, #24
 800a942:	b2db      	uxtb	r3, r3
 800a944:	f003 0303 	and.w	r3, r3, #3
 800a948:	b2da      	uxtb	r2, r3
 800a94a:	683b      	ldr	r3, [r7, #0]
 800a94c:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a952:	0c1b      	lsrs	r3, r3, #16
 800a954:	b2da      	uxtb	r2, r3
 800a956:	683b      	ldr	r3, [r7, #0]
 800a958:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a95e:	0a1b      	lsrs	r3, r3, #8
 800a960:	b2da      	uxtb	r2, r3
 800a962:	683b      	ldr	r3, [r7, #0]
 800a964:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a96a:	b2da      	uxtb	r2, r3
 800a96c:	683b      	ldr	r3, [r7, #0]
 800a96e:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a974:	0d1b      	lsrs	r3, r3, #20
 800a976:	b29a      	uxth	r2, r3
 800a978:	683b      	ldr	r3, [r7, #0]
 800a97a:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a980:	0c1b      	lsrs	r3, r3, #16
 800a982:	b2db      	uxtb	r3, r3
 800a984:	f003 030f 	and.w	r3, r3, #15
 800a988:	b2da      	uxtb	r2, r3
 800a98a:	683b      	ldr	r3, [r7, #0]
 800a98c:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a992:	0bdb      	lsrs	r3, r3, #15
 800a994:	b2db      	uxtb	r3, r3
 800a996:	f003 0301 	and.w	r3, r3, #1
 800a99a:	b2da      	uxtb	r2, r3
 800a99c:	683b      	ldr	r3, [r7, #0]
 800a99e:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a9a4:	0b9b      	lsrs	r3, r3, #14
 800a9a6:	b2db      	uxtb	r3, r3
 800a9a8:	f003 0301 	and.w	r3, r3, #1
 800a9ac:	b2da      	uxtb	r2, r3
 800a9ae:	683b      	ldr	r3, [r7, #0]
 800a9b0:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a9b6:	0b5b      	lsrs	r3, r3, #13
 800a9b8:	b2db      	uxtb	r3, r3
 800a9ba:	f003 0301 	and.w	r3, r3, #1
 800a9be:	b2da      	uxtb	r2, r3
 800a9c0:	683b      	ldr	r3, [r7, #0]
 800a9c2:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a9c8:	0b1b      	lsrs	r3, r3, #12
 800a9ca:	b2db      	uxtb	r3, r3
 800a9cc:	f003 0301 	and.w	r3, r3, #1
 800a9d0:	b2da      	uxtb	r2, r3
 800a9d2:	683b      	ldr	r3, [r7, #0]
 800a9d4:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800a9d6:	683b      	ldr	r3, [r7, #0]
 800a9d8:	2200      	movs	r2, #0
 800a9da:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a9e0:	2b00      	cmp	r3, #0
 800a9e2:	d163      	bne.n	800aaac <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a9e8:	009a      	lsls	r2, r3, #2
 800a9ea:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800a9ee:	4013      	ands	r3, r2
 800a9f0:	687a      	ldr	r2, [r7, #4]
 800a9f2:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 800a9f4:	0f92      	lsrs	r2, r2, #30
 800a9f6:	431a      	orrs	r2, r3
 800a9f8:	683b      	ldr	r3, [r7, #0]
 800a9fa:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800aa00:	0edb      	lsrs	r3, r3, #27
 800aa02:	b2db      	uxtb	r3, r3
 800aa04:	f003 0307 	and.w	r3, r3, #7
 800aa08:	b2da      	uxtb	r2, r3
 800aa0a:	683b      	ldr	r3, [r7, #0]
 800aa0c:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800aa12:	0e1b      	lsrs	r3, r3, #24
 800aa14:	b2db      	uxtb	r3, r3
 800aa16:	f003 0307 	and.w	r3, r3, #7
 800aa1a:	b2da      	uxtb	r2, r3
 800aa1c:	683b      	ldr	r3, [r7, #0]
 800aa1e:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800aa24:	0d5b      	lsrs	r3, r3, #21
 800aa26:	b2db      	uxtb	r3, r3
 800aa28:	f003 0307 	and.w	r3, r3, #7
 800aa2c:	b2da      	uxtb	r2, r3
 800aa2e:	683b      	ldr	r3, [r7, #0]
 800aa30:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800aa36:	0c9b      	lsrs	r3, r3, #18
 800aa38:	b2db      	uxtb	r3, r3
 800aa3a:	f003 0307 	and.w	r3, r3, #7
 800aa3e:	b2da      	uxtb	r2, r3
 800aa40:	683b      	ldr	r3, [r7, #0]
 800aa42:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800aa48:	0bdb      	lsrs	r3, r3, #15
 800aa4a:	b2db      	uxtb	r3, r3
 800aa4c:	f003 0307 	and.w	r3, r3, #7
 800aa50:	b2da      	uxtb	r2, r3
 800aa52:	683b      	ldr	r3, [r7, #0]
 800aa54:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800aa56:	683b      	ldr	r3, [r7, #0]
 800aa58:	691b      	ldr	r3, [r3, #16]
 800aa5a:	1c5a      	adds	r2, r3, #1
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800aa60:	683b      	ldr	r3, [r7, #0]
 800aa62:	7e1b      	ldrb	r3, [r3, #24]
 800aa64:	b2db      	uxtb	r3, r3
 800aa66:	f003 0307 	and.w	r3, r3, #7
 800aa6a:	3302      	adds	r3, #2
 800aa6c:	2201      	movs	r2, #1
 800aa6e:	fa02 f303 	lsl.w	r3, r2, r3
 800aa72:	687a      	ldr	r2, [r7, #4]
 800aa74:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800aa76:	fb03 f202 	mul.w	r2, r3, r2
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800aa7e:	683b      	ldr	r3, [r7, #0]
 800aa80:	7a1b      	ldrb	r3, [r3, #8]
 800aa82:	b2db      	uxtb	r3, r3
 800aa84:	f003 030f 	and.w	r3, r3, #15
 800aa88:	2201      	movs	r2, #1
 800aa8a:	409a      	lsls	r2, r3
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aa94:	687a      	ldr	r2, [r7, #4]
 800aa96:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 800aa98:	0a52      	lsrs	r2, r2, #9
 800aa9a:	fb03 f202 	mul.w	r2, r3, r2
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800aaa8:	661a      	str	r2, [r3, #96]	@ 0x60
 800aaaa:	e031      	b.n	800ab10 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aab0:	2b01      	cmp	r3, #1
 800aab2:	d11d      	bne.n	800aaf0 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800aab8:	041b      	lsls	r3, r3, #16
 800aaba:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800aac2:	0c1b      	lsrs	r3, r3, #16
 800aac4:	431a      	orrs	r2, r3
 800aac6:	683b      	ldr	r3, [r7, #0]
 800aac8:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800aaca:	683b      	ldr	r3, [r7, #0]
 800aacc:	691b      	ldr	r3, [r3, #16]
 800aace:	3301      	adds	r3, #1
 800aad0:	029a      	lsls	r2, r3, #10
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800aae4:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	661a      	str	r2, [r3, #96]	@ 0x60
 800aaee:	e00f      	b.n	800ab10 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	681b      	ldr	r3, [r3, #0]
 800aaf4:	4a58      	ldr	r2, [pc, #352]	@ (800ac58 <HAL_SD_GetCardCSD+0x344>)
 800aaf6:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aafc:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	2201      	movs	r2, #1
 800ab08:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800ab0c:	2301      	movs	r3, #1
 800ab0e:	e09d      	b.n	800ac4c <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ab14:	0b9b      	lsrs	r3, r3, #14
 800ab16:	b2db      	uxtb	r3, r3
 800ab18:	f003 0301 	and.w	r3, r3, #1
 800ab1c:	b2da      	uxtb	r2, r3
 800ab1e:	683b      	ldr	r3, [r7, #0]
 800ab20:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ab26:	09db      	lsrs	r3, r3, #7
 800ab28:	b2db      	uxtb	r3, r3
 800ab2a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ab2e:	b2da      	uxtb	r2, r3
 800ab30:	683b      	ldr	r3, [r7, #0]
 800ab32:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ab38:	b2db      	uxtb	r3, r3
 800ab3a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ab3e:	b2da      	uxtb	r2, r3
 800ab40:	683b      	ldr	r3, [r7, #0]
 800ab42:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ab48:	0fdb      	lsrs	r3, r3, #31
 800ab4a:	b2da      	uxtb	r2, r3
 800ab4c:	683b      	ldr	r3, [r7, #0]
 800ab4e:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ab54:	0f5b      	lsrs	r3, r3, #29
 800ab56:	b2db      	uxtb	r3, r3
 800ab58:	f003 0303 	and.w	r3, r3, #3
 800ab5c:	b2da      	uxtb	r2, r3
 800ab5e:	683b      	ldr	r3, [r7, #0]
 800ab60:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ab66:	0e9b      	lsrs	r3, r3, #26
 800ab68:	b2db      	uxtb	r3, r3
 800ab6a:	f003 0307 	and.w	r3, r3, #7
 800ab6e:	b2da      	uxtb	r2, r3
 800ab70:	683b      	ldr	r3, [r7, #0]
 800ab72:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ab78:	0d9b      	lsrs	r3, r3, #22
 800ab7a:	b2db      	uxtb	r3, r3
 800ab7c:	f003 030f 	and.w	r3, r3, #15
 800ab80:	b2da      	uxtb	r2, r3
 800ab82:	683b      	ldr	r3, [r7, #0]
 800ab84:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ab8a:	0d5b      	lsrs	r3, r3, #21
 800ab8c:	b2db      	uxtb	r3, r3
 800ab8e:	f003 0301 	and.w	r3, r3, #1
 800ab92:	b2da      	uxtb	r2, r3
 800ab94:	683b      	ldr	r3, [r7, #0]
 800ab96:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800ab9a:	683b      	ldr	r3, [r7, #0]
 800ab9c:	2200      	movs	r2, #0
 800ab9e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800aba6:	0c1b      	lsrs	r3, r3, #16
 800aba8:	b2db      	uxtb	r3, r3
 800abaa:	f003 0301 	and.w	r3, r3, #1
 800abae:	b2da      	uxtb	r2, r3
 800abb0:	683b      	ldr	r3, [r7, #0]
 800abb2:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800abba:	0bdb      	lsrs	r3, r3, #15
 800abbc:	b2db      	uxtb	r3, r3
 800abbe:	f003 0301 	and.w	r3, r3, #1
 800abc2:	b2da      	uxtb	r2, r3
 800abc4:	683b      	ldr	r3, [r7, #0]
 800abc6:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800abce:	0b9b      	lsrs	r3, r3, #14
 800abd0:	b2db      	uxtb	r3, r3
 800abd2:	f003 0301 	and.w	r3, r3, #1
 800abd6:	b2da      	uxtb	r2, r3
 800abd8:	683b      	ldr	r3, [r7, #0]
 800abda:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800abe2:	0b5b      	lsrs	r3, r3, #13
 800abe4:	b2db      	uxtb	r3, r3
 800abe6:	f003 0301 	and.w	r3, r3, #1
 800abea:	b2da      	uxtb	r2, r3
 800abec:	683b      	ldr	r3, [r7, #0]
 800abee:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800abf6:	0b1b      	lsrs	r3, r3, #12
 800abf8:	b2db      	uxtb	r3, r3
 800abfa:	f003 0301 	and.w	r3, r3, #1
 800abfe:	b2da      	uxtb	r2, r3
 800ac00:	683b      	ldr	r3, [r7, #0]
 800ac02:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ac0a:	0a9b      	lsrs	r3, r3, #10
 800ac0c:	b2db      	uxtb	r3, r3
 800ac0e:	f003 0303 	and.w	r3, r3, #3
 800ac12:	b2da      	uxtb	r2, r3
 800ac14:	683b      	ldr	r3, [r7, #0]
 800ac16:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ac1e:	0a1b      	lsrs	r3, r3, #8
 800ac20:	b2db      	uxtb	r3, r3
 800ac22:	f003 0303 	and.w	r3, r3, #3
 800ac26:	b2da      	uxtb	r2, r3
 800ac28:	683b      	ldr	r3, [r7, #0]
 800ac2a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ac32:	085b      	lsrs	r3, r3, #1
 800ac34:	b2db      	uxtb	r3, r3
 800ac36:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ac3a:	b2da      	uxtb	r2, r3
 800ac3c:	683b      	ldr	r3, [r7, #0]
 800ac3e:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 800ac42:	683b      	ldr	r3, [r7, #0]
 800ac44:	2201      	movs	r2, #1
 800ac46:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 800ac4a:	2300      	movs	r3, #0
}
 800ac4c:	4618      	mov	r0, r3
 800ac4e:	370c      	adds	r7, #12
 800ac50:	46bd      	mov	sp, r7
 800ac52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac56:	4770      	bx	lr
 800ac58:	004005ff 	.word	0x004005ff

0800ac5c <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800ac5c:	b480      	push	{r7}
 800ac5e:	b083      	sub	sp, #12
 800ac60:	af00      	add	r7, sp, #0
 800ac62:	6078      	str	r0, [r7, #4]
 800ac64:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ac6a:	683b      	ldr	r3, [r7, #0]
 800ac6c:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800ac72:	683b      	ldr	r3, [r7, #0]
 800ac74:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800ac7a:	683b      	ldr	r3, [r7, #0]
 800ac7c:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800ac82:	683b      	ldr	r3, [r7, #0]
 800ac84:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800ac8a:	683b      	ldr	r3, [r7, #0]
 800ac8c:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800ac92:	683b      	ldr	r3, [r7, #0]
 800ac94:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800ac9a:	683b      	ldr	r3, [r7, #0]
 800ac9c:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800aca2:	683b      	ldr	r3, [r7, #0]
 800aca4:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800aca6:	2300      	movs	r3, #0
}
 800aca8:	4618      	mov	r0, r3
 800acaa:	370c      	adds	r7, #12
 800acac:	46bd      	mov	sp, r7
 800acae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acb2:	4770      	bx	lr

0800acb4 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800acb4:	b5b0      	push	{r4, r5, r7, lr}
 800acb6:	b08e      	sub	sp, #56	@ 0x38
 800acb8:	af04      	add	r7, sp, #16
 800acba:	6078      	str	r0, [r7, #4]
 800acbc:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 800acbe:	2300      	movs	r3, #0
 800acc0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	2203      	movs	r2, #3
 800acc8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800acd0:	2b03      	cmp	r3, #3
 800acd2:	d02e      	beq.n	800ad32 <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDMMC_BUS_WIDE_8B)
 800acd4:	683b      	ldr	r3, [r7, #0]
 800acd6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800acda:	d106      	bne.n	800acea <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ace0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	639a      	str	r2, [r3, #56]	@ 0x38
 800ace8:	e029      	b.n	800ad3e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_4B)
 800acea:	683b      	ldr	r3, [r7, #0]
 800acec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800acf0:	d10a      	bne.n	800ad08 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800acf2:	6878      	ldr	r0, [r7, #4]
 800acf4:	f000 fabc 	bl	800b270 <SD_WideBus_Enable>
 800acf8:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800acfe:	6a3b      	ldr	r3, [r7, #32]
 800ad00:	431a      	orrs	r2, r3
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	639a      	str	r2, [r3, #56]	@ 0x38
 800ad06:	e01a      	b.n	800ad3e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_1B)
 800ad08:	683b      	ldr	r3, [r7, #0]
 800ad0a:	2b00      	cmp	r3, #0
 800ad0c:	d10a      	bne.n	800ad24 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800ad0e:	6878      	ldr	r0, [r7, #4]
 800ad10:	f000 faf9 	bl	800b306 <SD_WideBus_Disable>
 800ad14:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ad1a:	6a3b      	ldr	r3, [r7, #32]
 800ad1c:	431a      	orrs	r2, r3
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	639a      	str	r2, [r3, #56]	@ 0x38
 800ad22:	e00c      	b.n	800ad3e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ad28:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	639a      	str	r2, [r3, #56]	@ 0x38
 800ad30:	e005      	b.n	800ad3e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ad36:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ad42:	2b00      	cmp	r3, #0
 800ad44:	d00b      	beq.n	800ad5e <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	681b      	ldr	r3, [r3, #0]
 800ad4a:	4a26      	ldr	r2, [pc, #152]	@ (800ade4 <HAL_SD_ConfigWideBusOperation+0x130>)
 800ad4c:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	2201      	movs	r2, #1
 800ad52:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 800ad56:	2301      	movs	r3, #1
 800ad58:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800ad5c:	e01f      	b.n	800ad9e <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDMMC peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	685b      	ldr	r3, [r3, #4]
 800ad62:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	689b      	ldr	r3, [r3, #8]
 800ad68:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	68db      	ldr	r3, [r3, #12]
 800ad6e:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 800ad70:	683b      	ldr	r3, [r7, #0]
 800ad72:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	695b      	ldr	r3, [r3, #20]
 800ad78:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	699b      	ldr	r3, [r3, #24]
 800ad7e:	61fb      	str	r3, [r7, #28]
    (void)SDMMC_Init(hsd->Instance, Init);
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	681d      	ldr	r5, [r3, #0]
 800ad84:	466c      	mov	r4, sp
 800ad86:	f107 0314 	add.w	r3, r7, #20
 800ad8a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800ad8e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800ad92:	f107 0308 	add.w	r3, r7, #8
 800ad96:	cb0e      	ldmia	r3, {r1, r2, r3}
 800ad98:	4628      	mov	r0, r5
 800ad9a:	f002 fb4b 	bl	800d434 <SDMMC_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	681b      	ldr	r3, [r3, #0]
 800ada2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800ada6:	4618      	mov	r0, r3
 800ada8:	f002 fc10 	bl	800d5cc <SDMMC_CmdBlockLength>
 800adac:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800adae:	6a3b      	ldr	r3, [r7, #32]
 800adb0:	2b00      	cmp	r3, #0
 800adb2:	d00c      	beq.n	800adce <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	681b      	ldr	r3, [r3, #0]
 800adb8:	4a0a      	ldr	r2, [pc, #40]	@ (800ade4 <HAL_SD_ConfigWideBusOperation+0x130>)
 800adba:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800adc0:	6a3b      	ldr	r3, [r7, #32]
 800adc2:	431a      	orrs	r2, r3
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 800adc8:	2301      	movs	r3, #1
 800adca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800adce:	687b      	ldr	r3, [r7, #4]
 800add0:	2201      	movs	r2, #1
 800add2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return status;
 800add6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800adda:	4618      	mov	r0, r3
 800addc:	3728      	adds	r7, #40	@ 0x28
 800adde:	46bd      	mov	sp, r7
 800ade0:	bdb0      	pop	{r4, r5, r7, pc}
 800ade2:	bf00      	nop
 800ade4:	004005ff 	.word	0x004005ff

0800ade8 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800ade8:	b580      	push	{r7, lr}
 800adea:	b086      	sub	sp, #24
 800adec:	af00      	add	r7, sp, #0
 800adee:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800adf0:	2300      	movs	r3, #0
 800adf2:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800adf4:	f107 030c 	add.w	r3, r7, #12
 800adf8:	4619      	mov	r1, r3
 800adfa:	6878      	ldr	r0, [r7, #4]
 800adfc:	f000 fa10 	bl	800b220 <SD_SendStatus>
 800ae00:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800ae02:	697b      	ldr	r3, [r7, #20]
 800ae04:	2b00      	cmp	r3, #0
 800ae06:	d005      	beq.n	800ae14 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ae0c:	697b      	ldr	r3, [r7, #20]
 800ae0e:	431a      	orrs	r2, r3
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800ae14:	68fb      	ldr	r3, [r7, #12]
 800ae16:	0a5b      	lsrs	r3, r3, #9
 800ae18:	f003 030f 	and.w	r3, r3, #15
 800ae1c:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800ae1e:	693b      	ldr	r3, [r7, #16]
}
 800ae20:	4618      	mov	r0, r3
 800ae22:	3718      	adds	r7, #24
 800ae24:	46bd      	mov	sp, r7
 800ae26:	bd80      	pop	{r7, pc}

0800ae28 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800ae28:	b480      	push	{r7}
 800ae2a:	b085      	sub	sp, #20
 800ae2c:	af00      	add	r7, sp, #0
 800ae2e:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae34:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DATAEND));
 800ae36:	68fb      	ldr	r3, [r7, #12]
 800ae38:	681b      	ldr	r3, [r3, #0]
 800ae3a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ae3c:	68fb      	ldr	r3, [r7, #12]
 800ae3e:	681b      	ldr	r3, [r3, #0]
 800ae40:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800ae44:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 800ae46:	bf00      	nop
 800ae48:	3714      	adds	r7, #20
 800ae4a:	46bd      	mov	sp, r7
 800ae4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae50:	4770      	bx	lr

0800ae52 <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800ae52:	b580      	push	{r7, lr}
 800ae54:	b084      	sub	sp, #16
 800ae56:	af00      	add	r7, sp, #0
 800ae58:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae5e:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 800ae60:	68fb      	ldr	r3, [r7, #12]
 800ae62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ae64:	2b82      	cmp	r3, #130	@ 0x82
 800ae66:	d111      	bne.n	800ae8c <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800ae68:	68fb      	ldr	r3, [r7, #12]
 800ae6a:	681b      	ldr	r3, [r3, #0]
 800ae6c:	4618      	mov	r0, r3
 800ae6e:	f002 fc57 	bl	800d720 <SDMMC_CmdStopTransfer>
 800ae72:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 800ae74:	68bb      	ldr	r3, [r7, #8]
 800ae76:	2b00      	cmp	r3, #0
 800ae78:	d008      	beq.n	800ae8c <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 800ae7a:	68fb      	ldr	r3, [r7, #12]
 800ae7c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ae7e:	68bb      	ldr	r3, [r7, #8]
 800ae80:	431a      	orrs	r2, r3
 800ae82:	68fb      	ldr	r3, [r7, #12]
 800ae84:	639a      	str	r2, [r3, #56]	@ 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 800ae86:	68f8      	ldr	r0, [r7, #12]
 800ae88:	f7ff fd3a 	bl	800a900 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 800ae8c:	68fb      	ldr	r3, [r7, #12]
 800ae8e:	681b      	ldr	r3, [r3, #0]
 800ae90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ae92:	68fb      	ldr	r3, [r7, #12]
 800ae94:	681b      	ldr	r3, [r3, #0]
 800ae96:	f022 0208 	bic.w	r2, r2, #8
 800ae9a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800ae9c:	68fb      	ldr	r3, [r7, #12]
 800ae9e:	681b      	ldr	r3, [r3, #0]
 800aea0:	f240 523a 	movw	r2, #1338	@ 0x53a
 800aea4:	639a      	str	r2, [r3, #56]	@ 0x38

  hsd->State = HAL_SD_STATE_READY;
 800aea6:	68fb      	ldr	r3, [r7, #12]
 800aea8:	2201      	movs	r2, #1
 800aeaa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800aeae:	68fb      	ldr	r3, [r7, #12]
 800aeb0:	2200      	movs	r2, #0
 800aeb2:	631a      	str	r2, [r3, #48]	@ 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 800aeb4:	68f8      	ldr	r0, [r7, #12]
 800aeb6:	f004 fa0b 	bl	800f2d0 <HAL_SD_RxCpltCallback>
#endif
}
 800aeba:	bf00      	nop
 800aebc:	3710      	adds	r7, #16
 800aebe:	46bd      	mov	sp, r7
 800aec0:	bd80      	pop	{r7, pc}
	...

0800aec4 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 800aec4:	b580      	push	{r7, lr}
 800aec6:	b086      	sub	sp, #24
 800aec8:	af00      	add	r7, sp, #0
 800aeca:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aed0:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800aed2:	6878      	ldr	r0, [r7, #4]
 800aed4:	f7f9 f8fe 	bl	80040d4 <HAL_DMA_GetError>
 800aed8:	4603      	mov	r3, r0
 800aeda:	2b02      	cmp	r3, #2
 800aedc:	d03e      	beq.n	800af5c <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 800aede:	697b      	ldr	r3, [r7, #20]
 800aee0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aee2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aee4:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 800aee6:	697b      	ldr	r3, [r7, #20]
 800aee8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aeea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aeec:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 800aeee:	693b      	ldr	r3, [r7, #16]
 800aef0:	2b01      	cmp	r3, #1
 800aef2:	d002      	beq.n	800aefa <SD_DMAError+0x36>
 800aef4:	68fb      	ldr	r3, [r7, #12]
 800aef6:	2b01      	cmp	r3, #1
 800aef8:	d12d      	bne.n	800af56 <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800aefa:	697b      	ldr	r3, [r7, #20]
 800aefc:	681b      	ldr	r3, [r3, #0]
 800aefe:	4a19      	ldr	r2, [pc, #100]	@ (800af64 <SD_DMAError+0xa0>)
 800af00:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 800af02:	697b      	ldr	r3, [r7, #20]
 800af04:	681b      	ldr	r3, [r3, #0]
 800af06:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800af08:	697b      	ldr	r3, [r7, #20]
 800af0a:	681b      	ldr	r3, [r3, #0]
 800af0c:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 800af10:	63da      	str	r2, [r3, #60]	@ 0x3c
        SDMMC_IT_TXUNDERR| SDMMC_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800af12:	697b      	ldr	r3, [r7, #20]
 800af14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800af16:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800af1a:	697b      	ldr	r3, [r7, #20]
 800af1c:	639a      	str	r2, [r3, #56]	@ 0x38
      CardState = HAL_SD_GetCardState(hsd);
 800af1e:	6978      	ldr	r0, [r7, #20]
 800af20:	f7ff ff62 	bl	800ade8 <HAL_SD_GetCardState>
 800af24:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800af26:	68bb      	ldr	r3, [r7, #8]
 800af28:	2b06      	cmp	r3, #6
 800af2a:	d002      	beq.n	800af32 <SD_DMAError+0x6e>
 800af2c:	68bb      	ldr	r3, [r7, #8]
 800af2e:	2b05      	cmp	r3, #5
 800af30:	d10a      	bne.n	800af48 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800af32:	697b      	ldr	r3, [r7, #20]
 800af34:	681b      	ldr	r3, [r3, #0]
 800af36:	4618      	mov	r0, r3
 800af38:	f002 fbf2 	bl	800d720 <SDMMC_CmdStopTransfer>
 800af3c:	4602      	mov	r2, r0
 800af3e:	697b      	ldr	r3, [r7, #20]
 800af40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800af42:	431a      	orrs	r2, r3
 800af44:	697b      	ldr	r3, [r7, #20]
 800af46:	639a      	str	r2, [r3, #56]	@ 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 800af48:	697b      	ldr	r3, [r7, #20]
 800af4a:	2201      	movs	r2, #1
 800af4c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800af50:	697b      	ldr	r3, [r7, #20]
 800af52:	2200      	movs	r2, #0
 800af54:	631a      	str	r2, [r3, #48]	@ 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 800af56:	6978      	ldr	r0, [r7, #20]
 800af58:	f7ff fcd2 	bl	800a900 <HAL_SD_ErrorCallback>
#endif
  }
}
 800af5c:	bf00      	nop
 800af5e:	3718      	adds	r7, #24
 800af60:	46bd      	mov	sp, r7
 800af62:	bd80      	pop	{r7, pc}
 800af64:	004005ff 	.word	0x004005ff

0800af68 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800af68:	b5b0      	push	{r4, r5, r7, lr}
 800af6a:	b094      	sub	sp, #80	@ 0x50
 800af6c:	af04      	add	r7, sp, #16
 800af6e:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 800af70:	2301      	movs	r3, #1
 800af72:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	681b      	ldr	r3, [r3, #0]
 800af78:	4618      	mov	r0, r3
 800af7a:	f002 faa2 	bl	800d4c2 <SDMMC_GetPowerState>
 800af7e:	4603      	mov	r3, r0
 800af80:	2b00      	cmp	r3, #0
 800af82:	d102      	bne.n	800af8a <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800af84:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800af88:	e0b8      	b.n	800b0fc <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800af8e:	2b03      	cmp	r3, #3
 800af90:	d02f      	beq.n	800aff2 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	681b      	ldr	r3, [r3, #0]
 800af96:	4618      	mov	r0, r3
 800af98:	f002 fccd 	bl	800d936 <SDMMC_CmdSendCID>
 800af9c:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800af9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800afa0:	2b00      	cmp	r3, #0
 800afa2:	d001      	beq.n	800afa8 <SD_InitCard+0x40>
    {
      return errorstate;
 800afa4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800afa6:	e0a9      	b.n	800b0fc <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	681b      	ldr	r3, [r3, #0]
 800afac:	2100      	movs	r1, #0
 800afae:	4618      	mov	r0, r3
 800afb0:	f002 facd 	bl	800d54e <SDMMC_GetResponse>
 800afb4:	4602      	mov	r2, r0
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	681b      	ldr	r3, [r3, #0]
 800afbe:	2104      	movs	r1, #4
 800afc0:	4618      	mov	r0, r3
 800afc2:	f002 fac4 	bl	800d54e <SDMMC_GetResponse>
 800afc6:	4602      	mov	r2, r0
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	681b      	ldr	r3, [r3, #0]
 800afd0:	2108      	movs	r1, #8
 800afd2:	4618      	mov	r0, r3
 800afd4:	f002 fabb 	bl	800d54e <SDMMC_GetResponse>
 800afd8:	4602      	mov	r2, r0
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	681b      	ldr	r3, [r3, #0]
 800afe2:	210c      	movs	r1, #12
 800afe4:	4618      	mov	r0, r3
 800afe6:	f002 fab2 	bl	800d54e <SDMMC_GetResponse>
 800afea:	4602      	mov	r2, r0
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aff6:	2b03      	cmp	r3, #3
 800aff8:	d00d      	beq.n	800b016 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	681b      	ldr	r3, [r3, #0]
 800affe:	f107 020e 	add.w	r2, r7, #14
 800b002:	4611      	mov	r1, r2
 800b004:	4618      	mov	r0, r3
 800b006:	f002 fcd3 	bl	800d9b0 <SDMMC_CmdSetRelAdd>
 800b00a:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800b00c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b00e:	2b00      	cmp	r3, #0
 800b010:	d001      	beq.n	800b016 <SD_InitCard+0xae>
    {
      return errorstate;
 800b012:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b014:	e072      	b.n	800b0fc <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b01a:	2b03      	cmp	r3, #3
 800b01c:	d036      	beq.n	800b08c <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800b01e:	89fb      	ldrh	r3, [r7, #14]
 800b020:	461a      	mov	r2, r3
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	681a      	ldr	r2, [r3, #0]
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b02e:	041b      	lsls	r3, r3, #16
 800b030:	4619      	mov	r1, r3
 800b032:	4610      	mov	r0, r2
 800b034:	f002 fc9d 	bl	800d972 <SDMMC_CmdSendCSD>
 800b038:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800b03a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b03c:	2b00      	cmp	r3, #0
 800b03e:	d001      	beq.n	800b044 <SD_InitCard+0xdc>
    {
      return errorstate;
 800b040:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b042:	e05b      	b.n	800b0fc <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	681b      	ldr	r3, [r3, #0]
 800b048:	2100      	movs	r1, #0
 800b04a:	4618      	mov	r0, r3
 800b04c:	f002 fa7f 	bl	800d54e <SDMMC_GetResponse>
 800b050:	4602      	mov	r2, r0
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	681b      	ldr	r3, [r3, #0]
 800b05a:	2104      	movs	r1, #4
 800b05c:	4618      	mov	r0, r3
 800b05e:	f002 fa76 	bl	800d54e <SDMMC_GetResponse>
 800b062:	4602      	mov	r2, r0
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	681b      	ldr	r3, [r3, #0]
 800b06c:	2108      	movs	r1, #8
 800b06e:	4618      	mov	r0, r3
 800b070:	f002 fa6d 	bl	800d54e <SDMMC_GetResponse>
 800b074:	4602      	mov	r2, r0
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	681b      	ldr	r3, [r3, #0]
 800b07e:	210c      	movs	r1, #12
 800b080:	4618      	mov	r0, r3
 800b082:	f002 fa64 	bl	800d54e <SDMMC_GetResponse>
 800b086:	4602      	mov	r2, r0
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	681b      	ldr	r3, [r3, #0]
 800b090:	2104      	movs	r1, #4
 800b092:	4618      	mov	r0, r3
 800b094:	f002 fa5b 	bl	800d54e <SDMMC_GetResponse>
 800b098:	4603      	mov	r3, r0
 800b09a:	0d1a      	lsrs	r2, r3, #20
 800b09c:	687b      	ldr	r3, [r7, #4]
 800b09e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800b0a0:	f107 0310 	add.w	r3, r7, #16
 800b0a4:	4619      	mov	r1, r3
 800b0a6:	6878      	ldr	r0, [r7, #4]
 800b0a8:	f7ff fc34 	bl	800a914 <HAL_SD_GetCardCSD>
 800b0ac:	4603      	mov	r3, r0
 800b0ae:	2b00      	cmp	r3, #0
 800b0b0:	d002      	beq.n	800b0b8 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800b0b2:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800b0b6:	e021      	b.n	800b0fc <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	6819      	ldr	r1, [r3, #0]
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b0c0:	041b      	lsls	r3, r3, #16
 800b0c2:	2200      	movs	r2, #0
 800b0c4:	461c      	mov	r4, r3
 800b0c6:	4615      	mov	r5, r2
 800b0c8:	4622      	mov	r2, r4
 800b0ca:	462b      	mov	r3, r5
 800b0cc:	4608      	mov	r0, r1
 800b0ce:	f002 fb49 	bl	800d764 <SDMMC_CmdSelDesel>
 800b0d2:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800b0d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b0d6:	2b00      	cmp	r3, #0
 800b0d8:	d001      	beq.n	800b0de <SD_InitCard+0x176>
  {
    return errorstate;
 800b0da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b0dc:	e00e      	b.n	800b0fc <SD_InitCard+0x194>
  }

  /* Configure SDMMC peripheral interface */
  (void)SDMMC_Init(hsd->Instance, hsd->Init);
 800b0de:	687b      	ldr	r3, [r7, #4]
 800b0e0:	681d      	ldr	r5, [r3, #0]
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	466c      	mov	r4, sp
 800b0e6:	f103 0210 	add.w	r2, r3, #16
 800b0ea:	ca07      	ldmia	r2, {r0, r1, r2}
 800b0ec:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800b0f0:	3304      	adds	r3, #4
 800b0f2:	cb0e      	ldmia	r3, {r1, r2, r3}
 800b0f4:	4628      	mov	r0, r5
 800b0f6:	f002 f99d 	bl	800d434 <SDMMC_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800b0fa:	2300      	movs	r3, #0
}
 800b0fc:	4618      	mov	r0, r3
 800b0fe:	3740      	adds	r7, #64	@ 0x40
 800b100:	46bd      	mov	sp, r7
 800b102:	bdb0      	pop	{r4, r5, r7, pc}

0800b104 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800b104:	b580      	push	{r7, lr}
 800b106:	b086      	sub	sp, #24
 800b108:	af00      	add	r7, sp, #0
 800b10a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800b10c:	2300      	movs	r3, #0
 800b10e:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 800b110:	2300      	movs	r3, #0
 800b112:	617b      	str	r3, [r7, #20]
 800b114:	2300      	movs	r3, #0
 800b116:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	681b      	ldr	r3, [r3, #0]
 800b11c:	4618      	mov	r0, r3
 800b11e:	f002 fb44 	bl	800d7aa <SDMMC_CmdGoIdleState>
 800b122:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800b124:	68fb      	ldr	r3, [r7, #12]
 800b126:	2b00      	cmp	r3, #0
 800b128:	d001      	beq.n	800b12e <SD_PowerON+0x2a>
  {
    return errorstate;
 800b12a:	68fb      	ldr	r3, [r7, #12]
 800b12c:	e072      	b.n	800b214 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	681b      	ldr	r3, [r3, #0]
 800b132:	4618      	mov	r0, r3
 800b134:	f002 fb57 	bl	800d7e6 <SDMMC_CmdOperCond>
 800b138:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800b13a:	68fb      	ldr	r3, [r7, #12]
 800b13c:	2b00      	cmp	r3, #0
 800b13e:	d00d      	beq.n	800b15c <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	2200      	movs	r2, #0
 800b144:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	681b      	ldr	r3, [r3, #0]
 800b14a:	4618      	mov	r0, r3
 800b14c:	f002 fb2d 	bl	800d7aa <SDMMC_CmdGoIdleState>
 800b150:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800b152:	68fb      	ldr	r3, [r7, #12]
 800b154:	2b00      	cmp	r3, #0
 800b156:	d004      	beq.n	800b162 <SD_PowerON+0x5e>
    {
      return errorstate;
 800b158:	68fb      	ldr	r3, [r7, #12]
 800b15a:	e05b      	b.n	800b214 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	2201      	movs	r2, #1
 800b160:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800b162:	687b      	ldr	r3, [r7, #4]
 800b164:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b166:	2b01      	cmp	r3, #1
 800b168:	d137      	bne.n	800b1da <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	681b      	ldr	r3, [r3, #0]
 800b16e:	2100      	movs	r1, #0
 800b170:	4618      	mov	r0, r3
 800b172:	f002 fb57 	bl	800d824 <SDMMC_CmdAppCommand>
 800b176:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800b178:	68fb      	ldr	r3, [r7, #12]
 800b17a:	2b00      	cmp	r3, #0
 800b17c:	d02d      	beq.n	800b1da <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800b17e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800b182:	e047      	b.n	800b214 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	681b      	ldr	r3, [r3, #0]
 800b188:	2100      	movs	r1, #0
 800b18a:	4618      	mov	r0, r3
 800b18c:	f002 fb4a 	bl	800d824 <SDMMC_CmdAppCommand>
 800b190:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800b192:	68fb      	ldr	r3, [r7, #12]
 800b194:	2b00      	cmp	r3, #0
 800b196:	d001      	beq.n	800b19c <SD_PowerON+0x98>
    {
      return errorstate;
 800b198:	68fb      	ldr	r3, [r7, #12]
 800b19a:	e03b      	b.n	800b214 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	681b      	ldr	r3, [r3, #0]
 800b1a0:	491e      	ldr	r1, [pc, #120]	@ (800b21c <SD_PowerON+0x118>)
 800b1a2:	4618      	mov	r0, r3
 800b1a4:	f002 fb60 	bl	800d868 <SDMMC_CmdAppOperCommand>
 800b1a8:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800b1aa:	68fb      	ldr	r3, [r7, #12]
 800b1ac:	2b00      	cmp	r3, #0
 800b1ae:	d002      	beq.n	800b1b6 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800b1b0:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800b1b4:	e02e      	b.n	800b214 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	681b      	ldr	r3, [r3, #0]
 800b1ba:	2100      	movs	r1, #0
 800b1bc:	4618      	mov	r0, r3
 800b1be:	f002 f9c6 	bl	800d54e <SDMMC_GetResponse>
 800b1c2:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800b1c4:	697b      	ldr	r3, [r7, #20]
 800b1c6:	0fdb      	lsrs	r3, r3, #31
 800b1c8:	2b01      	cmp	r3, #1
 800b1ca:	d101      	bne.n	800b1d0 <SD_PowerON+0xcc>
 800b1cc:	2301      	movs	r3, #1
 800b1ce:	e000      	b.n	800b1d2 <SD_PowerON+0xce>
 800b1d0:	2300      	movs	r3, #0
 800b1d2:	613b      	str	r3, [r7, #16]

    count++;
 800b1d4:	68bb      	ldr	r3, [r7, #8]
 800b1d6:	3301      	adds	r3, #1
 800b1d8:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800b1da:	68bb      	ldr	r3, [r7, #8]
 800b1dc:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800b1e0:	4293      	cmp	r3, r2
 800b1e2:	d802      	bhi.n	800b1ea <SD_PowerON+0xe6>
 800b1e4:	693b      	ldr	r3, [r7, #16]
 800b1e6:	2b00      	cmp	r3, #0
 800b1e8:	d0cc      	beq.n	800b184 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800b1ea:	68bb      	ldr	r3, [r7, #8]
 800b1ec:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800b1f0:	4293      	cmp	r3, r2
 800b1f2:	d902      	bls.n	800b1fa <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800b1f4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800b1f8:	e00c      	b.n	800b214 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800b1fa:	697b      	ldr	r3, [r7, #20]
 800b1fc:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800b200:	2b00      	cmp	r3, #0
 800b202:	d003      	beq.n	800b20c <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	2201      	movs	r2, #1
 800b208:	645a      	str	r2, [r3, #68]	@ 0x44
 800b20a:	e002      	b.n	800b212 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	2200      	movs	r2, #0
 800b210:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 800b212:	2300      	movs	r3, #0
}
 800b214:	4618      	mov	r0, r3
 800b216:	3718      	adds	r7, #24
 800b218:	46bd      	mov	sp, r7
 800b21a:	bd80      	pop	{r7, pc}
 800b21c:	c1100000 	.word	0xc1100000

0800b220 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800b220:	b580      	push	{r7, lr}
 800b222:	b084      	sub	sp, #16
 800b224:	af00      	add	r7, sp, #0
 800b226:	6078      	str	r0, [r7, #4]
 800b228:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800b22a:	683b      	ldr	r3, [r7, #0]
 800b22c:	2b00      	cmp	r3, #0
 800b22e:	d102      	bne.n	800b236 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800b230:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800b234:	e018      	b.n	800b268 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	681a      	ldr	r2, [r3, #0]
 800b23a:	687b      	ldr	r3, [r7, #4]
 800b23c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b23e:	041b      	lsls	r3, r3, #16
 800b240:	4619      	mov	r1, r3
 800b242:	4610      	mov	r0, r2
 800b244:	f002 fbd5 	bl	800d9f2 <SDMMC_CmdSendStatus>
 800b248:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800b24a:	68fb      	ldr	r3, [r7, #12]
 800b24c:	2b00      	cmp	r3, #0
 800b24e:	d001      	beq.n	800b254 <SD_SendStatus+0x34>
  {
    return errorstate;
 800b250:	68fb      	ldr	r3, [r7, #12]
 800b252:	e009      	b.n	800b268 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	681b      	ldr	r3, [r3, #0]
 800b258:	2100      	movs	r1, #0
 800b25a:	4618      	mov	r0, r3
 800b25c:	f002 f977 	bl	800d54e <SDMMC_GetResponse>
 800b260:	4602      	mov	r2, r0
 800b262:	683b      	ldr	r3, [r7, #0]
 800b264:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800b266:	2300      	movs	r3, #0
}
 800b268:	4618      	mov	r0, r3
 800b26a:	3710      	adds	r7, #16
 800b26c:	46bd      	mov	sp, r7
 800b26e:	bd80      	pop	{r7, pc}

0800b270 <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800b270:	b580      	push	{r7, lr}
 800b272:	b086      	sub	sp, #24
 800b274:	af00      	add	r7, sp, #0
 800b276:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800b278:	2300      	movs	r3, #0
 800b27a:	60fb      	str	r3, [r7, #12]
 800b27c:	2300      	movs	r3, #0
 800b27e:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	681b      	ldr	r3, [r3, #0]
 800b284:	2100      	movs	r1, #0
 800b286:	4618      	mov	r0, r3
 800b288:	f002 f961 	bl	800d54e <SDMMC_GetResponse>
 800b28c:	4603      	mov	r3, r0
 800b28e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b292:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b296:	d102      	bne.n	800b29e <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800b298:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800b29c:	e02f      	b.n	800b2fe <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800b29e:	f107 030c 	add.w	r3, r7, #12
 800b2a2:	4619      	mov	r1, r3
 800b2a4:	6878      	ldr	r0, [r7, #4]
 800b2a6:	f000 f879 	bl	800b39c <SD_FindSCR>
 800b2aa:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800b2ac:	697b      	ldr	r3, [r7, #20]
 800b2ae:	2b00      	cmp	r3, #0
 800b2b0:	d001      	beq.n	800b2b6 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800b2b2:	697b      	ldr	r3, [r7, #20]
 800b2b4:	e023      	b.n	800b2fe <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800b2b6:	693b      	ldr	r3, [r7, #16]
 800b2b8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800b2bc:	2b00      	cmp	r3, #0
 800b2be:	d01c      	beq.n	800b2fa <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	681a      	ldr	r2, [r3, #0]
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b2c8:	041b      	lsls	r3, r3, #16
 800b2ca:	4619      	mov	r1, r3
 800b2cc:	4610      	mov	r0, r2
 800b2ce:	f002 faa9 	bl	800d824 <SDMMC_CmdAppCommand>
 800b2d2:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800b2d4:	697b      	ldr	r3, [r7, #20]
 800b2d6:	2b00      	cmp	r3, #0
 800b2d8:	d001      	beq.n	800b2de <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800b2da:	697b      	ldr	r3, [r7, #20]
 800b2dc:	e00f      	b.n	800b2fe <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	681b      	ldr	r3, [r3, #0]
 800b2e2:	2102      	movs	r1, #2
 800b2e4:	4618      	mov	r0, r3
 800b2e6:	f002 fae3 	bl	800d8b0 <SDMMC_CmdBusWidth>
 800b2ea:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800b2ec:	697b      	ldr	r3, [r7, #20]
 800b2ee:	2b00      	cmp	r3, #0
 800b2f0:	d001      	beq.n	800b2f6 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800b2f2:	697b      	ldr	r3, [r7, #20]
 800b2f4:	e003      	b.n	800b2fe <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800b2f6:	2300      	movs	r3, #0
 800b2f8:	e001      	b.n	800b2fe <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800b2fa:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 800b2fe:	4618      	mov	r0, r3
 800b300:	3718      	adds	r7, #24
 800b302:	46bd      	mov	sp, r7
 800b304:	bd80      	pop	{r7, pc}

0800b306 <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800b306:	b580      	push	{r7, lr}
 800b308:	b086      	sub	sp, #24
 800b30a:	af00      	add	r7, sp, #0
 800b30c:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800b30e:	2300      	movs	r3, #0
 800b310:	60fb      	str	r3, [r7, #12]
 800b312:	2300      	movs	r3, #0
 800b314:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	681b      	ldr	r3, [r3, #0]
 800b31a:	2100      	movs	r1, #0
 800b31c:	4618      	mov	r0, r3
 800b31e:	f002 f916 	bl	800d54e <SDMMC_GetResponse>
 800b322:	4603      	mov	r3, r0
 800b324:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b328:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b32c:	d102      	bne.n	800b334 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800b32e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800b332:	e02f      	b.n	800b394 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800b334:	f107 030c 	add.w	r3, r7, #12
 800b338:	4619      	mov	r1, r3
 800b33a:	6878      	ldr	r0, [r7, #4]
 800b33c:	f000 f82e 	bl	800b39c <SD_FindSCR>
 800b340:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800b342:	697b      	ldr	r3, [r7, #20]
 800b344:	2b00      	cmp	r3, #0
 800b346:	d001      	beq.n	800b34c <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800b348:	697b      	ldr	r3, [r7, #20]
 800b34a:	e023      	b.n	800b394 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800b34c:	693b      	ldr	r3, [r7, #16]
 800b34e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b352:	2b00      	cmp	r3, #0
 800b354:	d01c      	beq.n	800b390 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	681a      	ldr	r2, [r3, #0]
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b35e:	041b      	lsls	r3, r3, #16
 800b360:	4619      	mov	r1, r3
 800b362:	4610      	mov	r0, r2
 800b364:	f002 fa5e 	bl	800d824 <SDMMC_CmdAppCommand>
 800b368:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800b36a:	697b      	ldr	r3, [r7, #20]
 800b36c:	2b00      	cmp	r3, #0
 800b36e:	d001      	beq.n	800b374 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800b370:	697b      	ldr	r3, [r7, #20]
 800b372:	e00f      	b.n	800b394 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	681b      	ldr	r3, [r3, #0]
 800b378:	2100      	movs	r1, #0
 800b37a:	4618      	mov	r0, r3
 800b37c:	f002 fa98 	bl	800d8b0 <SDMMC_CmdBusWidth>
 800b380:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800b382:	697b      	ldr	r3, [r7, #20]
 800b384:	2b00      	cmp	r3, #0
 800b386:	d001      	beq.n	800b38c <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800b388:	697b      	ldr	r3, [r7, #20]
 800b38a:	e003      	b.n	800b394 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800b38c:	2300      	movs	r3, #0
 800b38e:	e001      	b.n	800b394 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800b390:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 800b394:	4618      	mov	r0, r3
 800b396:	3718      	adds	r7, #24
 800b398:	46bd      	mov	sp, r7
 800b39a:	bd80      	pop	{r7, pc}

0800b39c <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800b39c:	b590      	push	{r4, r7, lr}
 800b39e:	b08f      	sub	sp, #60	@ 0x3c
 800b3a0:	af00      	add	r7, sp, #0
 800b3a2:	6078      	str	r0, [r7, #4]
 800b3a4:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800b3a6:	f7f7 fe6f 	bl	8003088 <HAL_GetTick>
 800b3aa:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 800b3ac:	2300      	movs	r3, #0
 800b3ae:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 800b3b0:	2300      	movs	r3, #0
 800b3b2:	60bb      	str	r3, [r7, #8]
 800b3b4:	2300      	movs	r3, #0
 800b3b6:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800b3b8:	683b      	ldr	r3, [r7, #0]
 800b3ba:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	681b      	ldr	r3, [r3, #0]
 800b3c0:	2108      	movs	r1, #8
 800b3c2:	4618      	mov	r0, r3
 800b3c4:	f002 f902 	bl	800d5cc <SDMMC_CmdBlockLength>
 800b3c8:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800b3ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b3cc:	2b00      	cmp	r3, #0
 800b3ce:	d001      	beq.n	800b3d4 <SD_FindSCR+0x38>
  {
    return errorstate;
 800b3d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b3d2:	e0b2      	b.n	800b53a <SD_FindSCR+0x19e>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	681a      	ldr	r2, [r3, #0]
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b3dc:	041b      	lsls	r3, r3, #16
 800b3de:	4619      	mov	r1, r3
 800b3e0:	4610      	mov	r0, r2
 800b3e2:	f002 fa1f 	bl	800d824 <SDMMC_CmdAppCommand>
 800b3e6:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800b3e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b3ea:	2b00      	cmp	r3, #0
 800b3ec:	d001      	beq.n	800b3f2 <SD_FindSCR+0x56>
  {
    return errorstate;
 800b3ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b3f0:	e0a3      	b.n	800b53a <SD_FindSCR+0x19e>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800b3f2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800b3f6:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800b3f8:	2308      	movs	r3, #8
 800b3fa:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 800b3fc:	2330      	movs	r3, #48	@ 0x30
 800b3fe:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800b400:	2302      	movs	r3, #2
 800b402:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800b404:	2300      	movs	r3, #0
 800b406:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800b408:	2301      	movs	r3, #1
 800b40a:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	681b      	ldr	r3, [r3, #0]
 800b410:	f107 0210 	add.w	r2, r7, #16
 800b414:	4611      	mov	r1, r2
 800b416:	4618      	mov	r0, r3
 800b418:	f002 f8ac 	bl	800d574 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	681b      	ldr	r3, [r3, #0]
 800b420:	4618      	mov	r0, r3
 800b422:	f002 fa67 	bl	800d8f4 <SDMMC_CmdSendSCR>
 800b426:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800b428:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b42a:	2b00      	cmp	r3, #0
 800b42c:	d02a      	beq.n	800b484 <SD_FindSCR+0xe8>
  {
    return errorstate;
 800b42e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b430:	e083      	b.n	800b53a <SD_FindSCR+0x19e>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL))
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	681b      	ldr	r3, [r3, #0]
 800b436:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b438:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800b43c:	2b00      	cmp	r3, #0
 800b43e:	d00f      	beq.n	800b460 <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDMMC_ReadFIFO(hsd->Instance);
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	6819      	ldr	r1, [r3, #0]
 800b444:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b446:	009b      	lsls	r3, r3, #2
 800b448:	f107 0208 	add.w	r2, r7, #8
 800b44c:	18d4      	adds	r4, r2, r3
 800b44e:	4608      	mov	r0, r1
 800b450:	f002 f81c 	bl	800d48c <SDMMC_ReadFIFO>
 800b454:	4603      	mov	r3, r0
 800b456:	6023      	str	r3, [r4, #0]
      index++;
 800b458:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b45a:	3301      	adds	r3, #1
 800b45c:	637b      	str	r3, [r7, #52]	@ 0x34
 800b45e:	e006      	b.n	800b46e <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXACT))
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	681b      	ldr	r3, [r3, #0]
 800b464:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b466:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b46a:	2b00      	cmp	r3, #0
 800b46c:	d012      	beq.n	800b494 <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 800b46e:	f7f7 fe0b 	bl	8003088 <HAL_GetTick>
 800b472:	4602      	mov	r2, r0
 800b474:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b476:	1ad3      	subs	r3, r2, r3
 800b478:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b47c:	d102      	bne.n	800b484 <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800b47e:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800b482:	e05a      	b.n	800b53a <SD_FindSCR+0x19e>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT))
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	681b      	ldr	r3, [r3, #0]
 800b488:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b48a:	f003 032a 	and.w	r3, r3, #42	@ 0x2a
 800b48e:	2b00      	cmp	r3, #0
 800b490:	d0cf      	beq.n	800b432 <SD_FindSCR+0x96>
 800b492:	e000      	b.n	800b496 <SD_FindSCR+0xfa>
      break;
 800b494:	bf00      	nop
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	681b      	ldr	r3, [r3, #0]
 800b49a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b49c:	f003 0308 	and.w	r3, r3, #8
 800b4a0:	2b00      	cmp	r3, #0
 800b4a2:	d005      	beq.n	800b4b0 <SD_FindSCR+0x114>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	681b      	ldr	r3, [r3, #0]
 800b4a8:	2208      	movs	r2, #8
 800b4aa:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800b4ac:	2308      	movs	r3, #8
 800b4ae:	e044      	b.n	800b53a <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	681b      	ldr	r3, [r3, #0]
 800b4b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b4b6:	f003 0302 	and.w	r3, r3, #2
 800b4ba:	2b00      	cmp	r3, #0
 800b4bc:	d005      	beq.n	800b4ca <SD_FindSCR+0x12e>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	681b      	ldr	r3, [r3, #0]
 800b4c2:	2202      	movs	r2, #2
 800b4c4:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800b4c6:	2302      	movs	r3, #2
 800b4c8:	e037      	b.n	800b53a <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	681b      	ldr	r3, [r3, #0]
 800b4ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b4d0:	f003 0320 	and.w	r3, r3, #32
 800b4d4:	2b00      	cmp	r3, #0
 800b4d6:	d005      	beq.n	800b4e4 <SD_FindSCR+0x148>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	681b      	ldr	r3, [r3, #0]
 800b4dc:	2220      	movs	r2, #32
 800b4de:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800b4e0:	2320      	movs	r3, #32
 800b4e2:	e02a      	b.n	800b53a <SD_FindSCR+0x19e>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	681b      	ldr	r3, [r3, #0]
 800b4e8:	f240 523a 	movw	r2, #1338	@ 0x53a
 800b4ec:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800b4ee:	68fb      	ldr	r3, [r7, #12]
 800b4f0:	061a      	lsls	r2, r3, #24
 800b4f2:	68fb      	ldr	r3, [r7, #12]
 800b4f4:	021b      	lsls	r3, r3, #8
 800b4f6:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800b4fa:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800b4fc:	68fb      	ldr	r3, [r7, #12]
 800b4fe:	0a1b      	lsrs	r3, r3, #8
 800b500:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800b504:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800b506:	68fb      	ldr	r3, [r7, #12]
 800b508:	0e1b      	lsrs	r3, r3, #24
 800b50a:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800b50c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b50e:	601a      	str	r2, [r3, #0]
    scr++;
 800b510:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b512:	3304      	adds	r3, #4
 800b514:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800b516:	68bb      	ldr	r3, [r7, #8]
 800b518:	061a      	lsls	r2, r3, #24
 800b51a:	68bb      	ldr	r3, [r7, #8]
 800b51c:	021b      	lsls	r3, r3, #8
 800b51e:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800b522:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800b524:	68bb      	ldr	r3, [r7, #8]
 800b526:	0a1b      	lsrs	r3, r3, #8
 800b528:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800b52c:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800b52e:	68bb      	ldr	r3, [r7, #8]
 800b530:	0e1b      	lsrs	r3, r3, #24
 800b532:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800b534:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b536:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800b538:	2300      	movs	r3, #0
}
 800b53a:	4618      	mov	r0, r3
 800b53c:	373c      	adds	r7, #60	@ 0x3c
 800b53e:	46bd      	mov	sp, r7
 800b540:	bd90      	pop	{r4, r7, pc}

0800b542 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 800b542:	b580      	push	{r7, lr}
 800b544:	b082      	sub	sp, #8
 800b546:	af00      	add	r7, sp, #0
 800b548:	6078      	str	r0, [r7, #4]
 800b54a:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	2b00      	cmp	r3, #0
 800b550:	d101      	bne.n	800b556 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 800b552:	2301      	movs	r3, #1
 800b554:	e025      	b.n	800b5a2 <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800b55c:	b2db      	uxtb	r3, r3
 800b55e:	2b00      	cmp	r3, #0
 800b560:	d106      	bne.n	800b570 <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	2200      	movs	r2, #0
 800b566:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 800b56a:	6878      	ldr	r0, [r7, #4]
 800b56c:	f7f7 fb3e 	bl	8002bec <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800b570:	687b      	ldr	r3, [r7, #4]
 800b572:	2202      	movs	r2, #2
 800b574:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	681a      	ldr	r2, [r3, #0]
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	3304      	adds	r3, #4
 800b580:	4619      	mov	r1, r3
 800b582:	4610      	mov	r0, r2
 800b584:	f001 fe90 	bl	800d2a8 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	6818      	ldr	r0, [r3, #0]
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	685b      	ldr	r3, [r3, #4]
 800b590:	461a      	mov	r2, r3
 800b592:	6839      	ldr	r1, [r7, #0]
 800b594:	f001 fee4 	bl	800d360 <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 800b598:	687b      	ldr	r3, [r7, #4]
 800b59a:	2201      	movs	r2, #1
 800b59c:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800b5a0:	2300      	movs	r3, #0
}
 800b5a2:	4618      	mov	r0, r3
 800b5a4:	3708      	adds	r7, #8
 800b5a6:	46bd      	mov	sp, r7
 800b5a8:	bd80      	pop	{r7, pc}
	...

0800b5ac <HAL_SPDIFRX_Init>:
  *        in the SPDIFRX_InitTypeDef and create the associated handle.
  * @param hspdif SPDIFRX handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPDIFRX_Init(SPDIFRX_HandleTypeDef *hspdif)
{
 800b5ac:	b580      	push	{r7, lr}
 800b5ae:	b084      	sub	sp, #16
 800b5b0:	af00      	add	r7, sp, #0
 800b5b2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  /* Check the SPDIFRX handle allocation */
  if (hspdif == NULL)
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	2b00      	cmp	r3, #0
 800b5b8:	d101      	bne.n	800b5be <HAL_SPDIFRX_Init+0x12>
  {
    return HAL_ERROR;
 800b5ba:	2301      	movs	r3, #1
 800b5bc:	e04c      	b.n	800b658 <HAL_SPDIFRX_Init+0xac>

    /* Init the low level hardware */
    hspdif->MspInitCallback(hspdif);
  }
#else
  if (hspdif->State == HAL_SPDIFRX_STATE_RESET)
 800b5be:	687b      	ldr	r3, [r7, #4]
 800b5c0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b5c4:	b2db      	uxtb	r3, r3
 800b5c6:	2b00      	cmp	r3, #0
 800b5c8:	d106      	bne.n	800b5d8 <HAL_SPDIFRX_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hspdif->Lock = HAL_UNLOCKED;
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	2200      	movs	r2, #0
 800b5ce:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SPDIFRX_MspInit(hspdif);
 800b5d2:	6878      	ldr	r0, [r7, #4]
 800b5d4:	f7f6 ff90 	bl	80024f8 <HAL_SPDIFRX_MspInit>
  }
#endif /* USE_HAL_SPDIFRX_REGISTER_CALLBACKS */

  /* SPDIFRX peripheral state is BUSY */
  hspdif->State = HAL_SPDIFRX_STATE_BUSY;
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	2202      	movs	r2, #2
 800b5dc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Disable SPDIFRX interface (IDLE State) */
  __HAL_SPDIFRX_IDLE(hspdif);
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	681b      	ldr	r3, [r3, #0]
 800b5e4:	681a      	ldr	r2, [r3, #0]
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	681b      	ldr	r3, [r3, #0]
 800b5ea:	f022 0203 	bic.w	r2, r2, #3
 800b5ee:	601a      	str	r2, [r3, #0]

  /* Reset the old SPDIFRX CR configuration */
  tmpreg = hspdif->Instance->CR;
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	681b      	ldr	r3, [r3, #0]
 800b5f4:	681b      	ldr	r3, [r3, #0]
 800b5f6:	60fb      	str	r3, [r7, #12]

  tmpreg &= ~(SPDIFRX_CR_RXSTEO  | SPDIFRX_CR_DRFMT  | SPDIFRX_CR_PMSK |
 800b5f8:	68fa      	ldr	r2, [r7, #12]
 800b5fa:	4b19      	ldr	r3, [pc, #100]	@ (800b660 <HAL_SPDIFRX_Init+0xb4>)
 800b5fc:	4013      	ands	r3, r2
 800b5fe:	60fb      	str	r3, [r7, #12]
              SPDIFRX_CR_VMSK | SPDIFRX_CR_CUMSK | SPDIFRX_CR_PTMSK  |
              SPDIFRX_CR_CHSEL | SPDIFRX_CR_NBTR | SPDIFRX_CR_WFA |
              SPDIFRX_CR_INSEL);

  /* Sets the new configuration of the SPDIFRX peripheral */
  tmpreg |= (hspdif->Init.StereoMode |
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	699a      	ldr	r2, [r3, #24]
             hspdif->Init.InputSelection |
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	685b      	ldr	r3, [r3, #4]
  tmpreg |= (hspdif->Init.StereoMode |
 800b608:	431a      	orrs	r2, r3
             hspdif->Init.Retries |
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	689b      	ldr	r3, [r3, #8]
             hspdif->Init.InputSelection |
 800b60e:	431a      	orrs	r2, r3
             hspdif->Init.WaitForActivity |
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	68db      	ldr	r3, [r3, #12]
             hspdif->Init.Retries |
 800b614:	431a      	orrs	r2, r3
             hspdif->Init.ChannelSelection |
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	691b      	ldr	r3, [r3, #16]
             hspdif->Init.WaitForActivity |
 800b61a:	431a      	orrs	r2, r3
             hspdif->Init.DataFormat |
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	695b      	ldr	r3, [r3, #20]
             hspdif->Init.ChannelSelection |
 800b620:	431a      	orrs	r2, r3
             hspdif->Init.PreambleTypeMask |
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	69db      	ldr	r3, [r3, #28]
             hspdif->Init.DataFormat |
 800b626:	431a      	orrs	r2, r3
             hspdif->Init.ChannelStatusMask |
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	6a1b      	ldr	r3, [r3, #32]
             hspdif->Init.PreambleTypeMask |
 800b62c:	431a      	orrs	r2, r3
             hspdif->Init.ValidityBitMask |
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
             hspdif->Init.ChannelStatusMask |
 800b632:	431a      	orrs	r2, r3
             hspdif->Init.ParityErrorMask
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
             hspdif->Init.ValidityBitMask |
 800b638:	4313      	orrs	r3, r2
  tmpreg |= (hspdif->Init.StereoMode |
 800b63a:	68fa      	ldr	r2, [r7, #12]
 800b63c:	4313      	orrs	r3, r2
 800b63e:	60fb      	str	r3, [r7, #12]
            );


  hspdif->Instance->CR = tmpreg;
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	681b      	ldr	r3, [r3, #0]
 800b644:	68fa      	ldr	r2, [r7, #12]
 800b646:	601a      	str	r2, [r3, #0]

  hspdif->ErrorCode = HAL_SPDIFRX_ERROR_NONE;
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	2200      	movs	r2, #0
 800b64c:	649a      	str	r2, [r3, #72]	@ 0x48

  /* SPDIFRX peripheral state is READY*/
  hspdif->State = HAL_SPDIFRX_STATE_READY;
 800b64e:	687b      	ldr	r3, [r7, #4]
 800b650:	2201      	movs	r2, #1
 800b652:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  return HAL_OK;
 800b656:	2300      	movs	r3, #0
}
 800b658:	4618      	mov	r0, r3
 800b65a:	3710      	adds	r7, #16
 800b65c:	46bd      	mov	sp, r7
 800b65e:	bd80      	pop	{r7, pc}
 800b660:	fff88407 	.word	0xfff88407

0800b664 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800b664:	b580      	push	{r7, lr}
 800b666:	b084      	sub	sp, #16
 800b668:	af00      	add	r7, sp, #0
 800b66a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	2b00      	cmp	r3, #0
 800b670:	d101      	bne.n	800b676 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800b672:	2301      	movs	r3, #1
 800b674:	e09d      	b.n	800b7b2 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b67a:	2b00      	cmp	r3, #0
 800b67c:	d108      	bne.n	800b690 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	685b      	ldr	r3, [r3, #4]
 800b682:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b686:	d009      	beq.n	800b69c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	2200      	movs	r2, #0
 800b68c:	61da      	str	r2, [r3, #28]
 800b68e:	e005      	b.n	800b69c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	2200      	movs	r2, #0
 800b694:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	2200      	movs	r2, #0
 800b69a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	2200      	movs	r2, #0
 800b6a0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800b6a8:	b2db      	uxtb	r3, r3
 800b6aa:	2b00      	cmp	r3, #0
 800b6ac:	d106      	bne.n	800b6bc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800b6ae:	687b      	ldr	r3, [r7, #4]
 800b6b0:	2200      	movs	r2, #0
 800b6b2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800b6b6:	6878      	ldr	r0, [r7, #4]
 800b6b8:	f7f6 ff82 	bl	80025c0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	2202      	movs	r2, #2
 800b6c0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	681b      	ldr	r3, [r3, #0]
 800b6c8:	681a      	ldr	r2, [r3, #0]
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	681b      	ldr	r3, [r3, #0]
 800b6ce:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b6d2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	68db      	ldr	r3, [r3, #12]
 800b6d8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800b6dc:	d902      	bls.n	800b6e4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800b6de:	2300      	movs	r3, #0
 800b6e0:	60fb      	str	r3, [r7, #12]
 800b6e2:	e002      	b.n	800b6ea <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800b6e4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800b6e8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800b6ea:	687b      	ldr	r3, [r7, #4]
 800b6ec:	68db      	ldr	r3, [r3, #12]
 800b6ee:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800b6f2:	d007      	beq.n	800b704 <HAL_SPI_Init+0xa0>
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	68db      	ldr	r3, [r3, #12]
 800b6f8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800b6fc:	d002      	beq.n	800b704 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	2200      	movs	r2, #0
 800b702:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	685b      	ldr	r3, [r3, #4]
 800b708:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	689b      	ldr	r3, [r3, #8]
 800b710:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800b714:	431a      	orrs	r2, r3
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	691b      	ldr	r3, [r3, #16]
 800b71a:	f003 0302 	and.w	r3, r3, #2
 800b71e:	431a      	orrs	r2, r3
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	695b      	ldr	r3, [r3, #20]
 800b724:	f003 0301 	and.w	r3, r3, #1
 800b728:	431a      	orrs	r2, r3
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	699b      	ldr	r3, [r3, #24]
 800b72e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b732:	431a      	orrs	r2, r3
 800b734:	687b      	ldr	r3, [r7, #4]
 800b736:	69db      	ldr	r3, [r3, #28]
 800b738:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b73c:	431a      	orrs	r2, r3
 800b73e:	687b      	ldr	r3, [r7, #4]
 800b740:	6a1b      	ldr	r3, [r3, #32]
 800b742:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b746:	ea42 0103 	orr.w	r1, r2, r3
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b74e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	681b      	ldr	r3, [r3, #0]
 800b756:	430a      	orrs	r2, r1
 800b758:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	699b      	ldr	r3, [r3, #24]
 800b75e:	0c1b      	lsrs	r3, r3, #16
 800b760:	f003 0204 	and.w	r2, r3, #4
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b768:	f003 0310 	and.w	r3, r3, #16
 800b76c:	431a      	orrs	r2, r3
 800b76e:	687b      	ldr	r3, [r7, #4]
 800b770:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b772:	f003 0308 	and.w	r3, r3, #8
 800b776:	431a      	orrs	r2, r3
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	68db      	ldr	r3, [r3, #12]
 800b77c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800b780:	ea42 0103 	orr.w	r1, r2, r3
 800b784:	68fb      	ldr	r3, [r7, #12]
 800b786:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	681b      	ldr	r3, [r3, #0]
 800b78e:	430a      	orrs	r2, r1
 800b790:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	681b      	ldr	r3, [r3, #0]
 800b796:	69da      	ldr	r2, [r3, #28]
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	681b      	ldr	r3, [r3, #0]
 800b79c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800b7a0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800b7a2:	687b      	ldr	r3, [r7, #4]
 800b7a4:	2200      	movs	r2, #0
 800b7a6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800b7a8:	687b      	ldr	r3, [r7, #4]
 800b7aa:	2201      	movs	r2, #1
 800b7ac:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800b7b0:	2300      	movs	r3, #0
}
 800b7b2:	4618      	mov	r0, r3
 800b7b4:	3710      	adds	r7, #16
 800b7b6:	46bd      	mov	sp, r7
 800b7b8:	bd80      	pop	{r7, pc}

0800b7ba <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b7ba:	b580      	push	{r7, lr}
 800b7bc:	b082      	sub	sp, #8
 800b7be:	af00      	add	r7, sp, #0
 800b7c0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b7c2:	687b      	ldr	r3, [r7, #4]
 800b7c4:	2b00      	cmp	r3, #0
 800b7c6:	d101      	bne.n	800b7cc <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b7c8:	2301      	movs	r3, #1
 800b7ca:	e049      	b.n	800b860 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b7d2:	b2db      	uxtb	r3, r3
 800b7d4:	2b00      	cmp	r3, #0
 800b7d6:	d106      	bne.n	800b7e6 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b7d8:	687b      	ldr	r3, [r7, #4]
 800b7da:	2200      	movs	r2, #0
 800b7dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b7e0:	6878      	ldr	r0, [r7, #4]
 800b7e2:	f7f6 ff4f 	bl	8002684 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	2202      	movs	r2, #2
 800b7ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	681a      	ldr	r2, [r3, #0]
 800b7f2:	687b      	ldr	r3, [r7, #4]
 800b7f4:	3304      	adds	r3, #4
 800b7f6:	4619      	mov	r1, r3
 800b7f8:	4610      	mov	r0, r2
 800b7fa:	f000 fc11 	bl	800c020 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	2201      	movs	r2, #1
 800b802:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	2201      	movs	r2, #1
 800b80a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	2201      	movs	r2, #1
 800b812:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b816:	687b      	ldr	r3, [r7, #4]
 800b818:	2201      	movs	r2, #1
 800b81a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b81e:	687b      	ldr	r3, [r7, #4]
 800b820:	2201      	movs	r2, #1
 800b822:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b826:	687b      	ldr	r3, [r7, #4]
 800b828:	2201      	movs	r2, #1
 800b82a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	2201      	movs	r2, #1
 800b832:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b836:	687b      	ldr	r3, [r7, #4]
 800b838:	2201      	movs	r2, #1
 800b83a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b83e:	687b      	ldr	r3, [r7, #4]
 800b840:	2201      	movs	r2, #1
 800b842:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	2201      	movs	r2, #1
 800b84a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	2201      	movs	r2, #1
 800b852:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	2201      	movs	r2, #1
 800b85a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b85e:	2300      	movs	r3, #0
}
 800b860:	4618      	mov	r0, r3
 800b862:	3708      	adds	r7, #8
 800b864:	46bd      	mov	sp, r7
 800b866:	bd80      	pop	{r7, pc}

0800b868 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800b868:	b480      	push	{r7}
 800b86a:	b085      	sub	sp, #20
 800b86c:	af00      	add	r7, sp, #0
 800b86e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800b870:	687b      	ldr	r3, [r7, #4]
 800b872:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b876:	b2db      	uxtb	r3, r3
 800b878:	2b01      	cmp	r3, #1
 800b87a:	d001      	beq.n	800b880 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800b87c:	2301      	movs	r3, #1
 800b87e:	e054      	b.n	800b92a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b880:	687b      	ldr	r3, [r7, #4]
 800b882:	2202      	movs	r2, #2
 800b884:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	681b      	ldr	r3, [r3, #0]
 800b88c:	68da      	ldr	r2, [r3, #12]
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	681b      	ldr	r3, [r3, #0]
 800b892:	f042 0201 	orr.w	r2, r2, #1
 800b896:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b898:	687b      	ldr	r3, [r7, #4]
 800b89a:	681b      	ldr	r3, [r3, #0]
 800b89c:	4a26      	ldr	r2, [pc, #152]	@ (800b938 <HAL_TIM_Base_Start_IT+0xd0>)
 800b89e:	4293      	cmp	r3, r2
 800b8a0:	d022      	beq.n	800b8e8 <HAL_TIM_Base_Start_IT+0x80>
 800b8a2:	687b      	ldr	r3, [r7, #4]
 800b8a4:	681b      	ldr	r3, [r3, #0]
 800b8a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b8aa:	d01d      	beq.n	800b8e8 <HAL_TIM_Base_Start_IT+0x80>
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	681b      	ldr	r3, [r3, #0]
 800b8b0:	4a22      	ldr	r2, [pc, #136]	@ (800b93c <HAL_TIM_Base_Start_IT+0xd4>)
 800b8b2:	4293      	cmp	r3, r2
 800b8b4:	d018      	beq.n	800b8e8 <HAL_TIM_Base_Start_IT+0x80>
 800b8b6:	687b      	ldr	r3, [r7, #4]
 800b8b8:	681b      	ldr	r3, [r3, #0]
 800b8ba:	4a21      	ldr	r2, [pc, #132]	@ (800b940 <HAL_TIM_Base_Start_IT+0xd8>)
 800b8bc:	4293      	cmp	r3, r2
 800b8be:	d013      	beq.n	800b8e8 <HAL_TIM_Base_Start_IT+0x80>
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	681b      	ldr	r3, [r3, #0]
 800b8c4:	4a1f      	ldr	r2, [pc, #124]	@ (800b944 <HAL_TIM_Base_Start_IT+0xdc>)
 800b8c6:	4293      	cmp	r3, r2
 800b8c8:	d00e      	beq.n	800b8e8 <HAL_TIM_Base_Start_IT+0x80>
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	681b      	ldr	r3, [r3, #0]
 800b8ce:	4a1e      	ldr	r2, [pc, #120]	@ (800b948 <HAL_TIM_Base_Start_IT+0xe0>)
 800b8d0:	4293      	cmp	r3, r2
 800b8d2:	d009      	beq.n	800b8e8 <HAL_TIM_Base_Start_IT+0x80>
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	681b      	ldr	r3, [r3, #0]
 800b8d8:	4a1c      	ldr	r2, [pc, #112]	@ (800b94c <HAL_TIM_Base_Start_IT+0xe4>)
 800b8da:	4293      	cmp	r3, r2
 800b8dc:	d004      	beq.n	800b8e8 <HAL_TIM_Base_Start_IT+0x80>
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	681b      	ldr	r3, [r3, #0]
 800b8e2:	4a1b      	ldr	r2, [pc, #108]	@ (800b950 <HAL_TIM_Base_Start_IT+0xe8>)
 800b8e4:	4293      	cmp	r3, r2
 800b8e6:	d115      	bne.n	800b914 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	681b      	ldr	r3, [r3, #0]
 800b8ec:	689a      	ldr	r2, [r3, #8]
 800b8ee:	4b19      	ldr	r3, [pc, #100]	@ (800b954 <HAL_TIM_Base_Start_IT+0xec>)
 800b8f0:	4013      	ands	r3, r2
 800b8f2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b8f4:	68fb      	ldr	r3, [r7, #12]
 800b8f6:	2b06      	cmp	r3, #6
 800b8f8:	d015      	beq.n	800b926 <HAL_TIM_Base_Start_IT+0xbe>
 800b8fa:	68fb      	ldr	r3, [r7, #12]
 800b8fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b900:	d011      	beq.n	800b926 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	681b      	ldr	r3, [r3, #0]
 800b906:	681a      	ldr	r2, [r3, #0]
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	681b      	ldr	r3, [r3, #0]
 800b90c:	f042 0201 	orr.w	r2, r2, #1
 800b910:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b912:	e008      	b.n	800b926 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	681b      	ldr	r3, [r3, #0]
 800b918:	681a      	ldr	r2, [r3, #0]
 800b91a:	687b      	ldr	r3, [r7, #4]
 800b91c:	681b      	ldr	r3, [r3, #0]
 800b91e:	f042 0201 	orr.w	r2, r2, #1
 800b922:	601a      	str	r2, [r3, #0]
 800b924:	e000      	b.n	800b928 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b926:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800b928:	2300      	movs	r3, #0
}
 800b92a:	4618      	mov	r0, r3
 800b92c:	3714      	adds	r7, #20
 800b92e:	46bd      	mov	sp, r7
 800b930:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b934:	4770      	bx	lr
 800b936:	bf00      	nop
 800b938:	40010000 	.word	0x40010000
 800b93c:	40000400 	.word	0x40000400
 800b940:	40000800 	.word	0x40000800
 800b944:	40000c00 	.word	0x40000c00
 800b948:	40010400 	.word	0x40010400
 800b94c:	40014000 	.word	0x40014000
 800b950:	40001800 	.word	0x40001800
 800b954:	00010007 	.word	0x00010007

0800b958 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800b958:	b580      	push	{r7, lr}
 800b95a:	b082      	sub	sp, #8
 800b95c:	af00      	add	r7, sp, #0
 800b95e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b960:	687b      	ldr	r3, [r7, #4]
 800b962:	2b00      	cmp	r3, #0
 800b964:	d101      	bne.n	800b96a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800b966:	2301      	movs	r3, #1
 800b968:	e049      	b.n	800b9fe <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b96a:	687b      	ldr	r3, [r7, #4]
 800b96c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b970:	b2db      	uxtb	r3, r3
 800b972:	2b00      	cmp	r3, #0
 800b974:	d106      	bne.n	800b984 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b976:	687b      	ldr	r3, [r7, #4]
 800b978:	2200      	movs	r2, #0
 800b97a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800b97e:	6878      	ldr	r0, [r7, #4]
 800b980:	f7f6 feee 	bl	8002760 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b984:	687b      	ldr	r3, [r7, #4]
 800b986:	2202      	movs	r2, #2
 800b988:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	681a      	ldr	r2, [r3, #0]
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	3304      	adds	r3, #4
 800b994:	4619      	mov	r1, r3
 800b996:	4610      	mov	r0, r2
 800b998:	f000 fb42 	bl	800c020 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	2201      	movs	r2, #1
 800b9a0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	2201      	movs	r2, #1
 800b9a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	2201      	movs	r2, #1
 800b9b0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	2201      	movs	r2, #1
 800b9b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	2201      	movs	r2, #1
 800b9c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	2201      	movs	r2, #1
 800b9c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	2201      	movs	r2, #1
 800b9d0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b9d4:	687b      	ldr	r3, [r7, #4]
 800b9d6:	2201      	movs	r2, #1
 800b9d8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b9dc:	687b      	ldr	r3, [r7, #4]
 800b9de:	2201      	movs	r2, #1
 800b9e0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b9e4:	687b      	ldr	r3, [r7, #4]
 800b9e6:	2201      	movs	r2, #1
 800b9e8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800b9ec:	687b      	ldr	r3, [r7, #4]
 800b9ee:	2201      	movs	r2, #1
 800b9f0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	2201      	movs	r2, #1
 800b9f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b9fc:	2300      	movs	r3, #0
}
 800b9fe:	4618      	mov	r0, r3
 800ba00:	3708      	adds	r7, #8
 800ba02:	46bd      	mov	sp, r7
 800ba04:	bd80      	pop	{r7, pc}

0800ba06 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800ba06:	b580      	push	{r7, lr}
 800ba08:	b084      	sub	sp, #16
 800ba0a:	af00      	add	r7, sp, #0
 800ba0c:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	681b      	ldr	r3, [r3, #0]
 800ba12:	68db      	ldr	r3, [r3, #12]
 800ba14:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800ba16:	687b      	ldr	r3, [r7, #4]
 800ba18:	681b      	ldr	r3, [r3, #0]
 800ba1a:	691b      	ldr	r3, [r3, #16]
 800ba1c:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800ba1e:	68bb      	ldr	r3, [r7, #8]
 800ba20:	f003 0302 	and.w	r3, r3, #2
 800ba24:	2b00      	cmp	r3, #0
 800ba26:	d020      	beq.n	800ba6a <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800ba28:	68fb      	ldr	r3, [r7, #12]
 800ba2a:	f003 0302 	and.w	r3, r3, #2
 800ba2e:	2b00      	cmp	r3, #0
 800ba30:	d01b      	beq.n	800ba6a <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	681b      	ldr	r3, [r3, #0]
 800ba36:	f06f 0202 	mvn.w	r2, #2
 800ba3a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	2201      	movs	r2, #1
 800ba40:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	681b      	ldr	r3, [r3, #0]
 800ba46:	699b      	ldr	r3, [r3, #24]
 800ba48:	f003 0303 	and.w	r3, r3, #3
 800ba4c:	2b00      	cmp	r3, #0
 800ba4e:	d003      	beq.n	800ba58 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800ba50:	6878      	ldr	r0, [r7, #4]
 800ba52:	f000 fac7 	bl	800bfe4 <HAL_TIM_IC_CaptureCallback>
 800ba56:	e005      	b.n	800ba64 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800ba58:	6878      	ldr	r0, [r7, #4]
 800ba5a:	f000 fab9 	bl	800bfd0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ba5e:	6878      	ldr	r0, [r7, #4]
 800ba60:	f000 faca 	bl	800bff8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	2200      	movs	r2, #0
 800ba68:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800ba6a:	68bb      	ldr	r3, [r7, #8]
 800ba6c:	f003 0304 	and.w	r3, r3, #4
 800ba70:	2b00      	cmp	r3, #0
 800ba72:	d020      	beq.n	800bab6 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800ba74:	68fb      	ldr	r3, [r7, #12]
 800ba76:	f003 0304 	and.w	r3, r3, #4
 800ba7a:	2b00      	cmp	r3, #0
 800ba7c:	d01b      	beq.n	800bab6 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	681b      	ldr	r3, [r3, #0]
 800ba82:	f06f 0204 	mvn.w	r2, #4
 800ba86:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	2202      	movs	r2, #2
 800ba8c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	681b      	ldr	r3, [r3, #0]
 800ba92:	699b      	ldr	r3, [r3, #24]
 800ba94:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ba98:	2b00      	cmp	r3, #0
 800ba9a:	d003      	beq.n	800baa4 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ba9c:	6878      	ldr	r0, [r7, #4]
 800ba9e:	f000 faa1 	bl	800bfe4 <HAL_TIM_IC_CaptureCallback>
 800baa2:	e005      	b.n	800bab0 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800baa4:	6878      	ldr	r0, [r7, #4]
 800baa6:	f000 fa93 	bl	800bfd0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800baaa:	6878      	ldr	r0, [r7, #4]
 800baac:	f000 faa4 	bl	800bff8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	2200      	movs	r2, #0
 800bab4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800bab6:	68bb      	ldr	r3, [r7, #8]
 800bab8:	f003 0308 	and.w	r3, r3, #8
 800babc:	2b00      	cmp	r3, #0
 800babe:	d020      	beq.n	800bb02 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800bac0:	68fb      	ldr	r3, [r7, #12]
 800bac2:	f003 0308 	and.w	r3, r3, #8
 800bac6:	2b00      	cmp	r3, #0
 800bac8:	d01b      	beq.n	800bb02 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800baca:	687b      	ldr	r3, [r7, #4]
 800bacc:	681b      	ldr	r3, [r3, #0]
 800bace:	f06f 0208 	mvn.w	r2, #8
 800bad2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800bad4:	687b      	ldr	r3, [r7, #4]
 800bad6:	2204      	movs	r2, #4
 800bad8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800bada:	687b      	ldr	r3, [r7, #4]
 800badc:	681b      	ldr	r3, [r3, #0]
 800bade:	69db      	ldr	r3, [r3, #28]
 800bae0:	f003 0303 	and.w	r3, r3, #3
 800bae4:	2b00      	cmp	r3, #0
 800bae6:	d003      	beq.n	800baf0 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800bae8:	6878      	ldr	r0, [r7, #4]
 800baea:	f000 fa7b 	bl	800bfe4 <HAL_TIM_IC_CaptureCallback>
 800baee:	e005      	b.n	800bafc <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800baf0:	6878      	ldr	r0, [r7, #4]
 800baf2:	f000 fa6d 	bl	800bfd0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800baf6:	6878      	ldr	r0, [r7, #4]
 800baf8:	f000 fa7e 	bl	800bff8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	2200      	movs	r2, #0
 800bb00:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800bb02:	68bb      	ldr	r3, [r7, #8]
 800bb04:	f003 0310 	and.w	r3, r3, #16
 800bb08:	2b00      	cmp	r3, #0
 800bb0a:	d020      	beq.n	800bb4e <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800bb0c:	68fb      	ldr	r3, [r7, #12]
 800bb0e:	f003 0310 	and.w	r3, r3, #16
 800bb12:	2b00      	cmp	r3, #0
 800bb14:	d01b      	beq.n	800bb4e <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800bb16:	687b      	ldr	r3, [r7, #4]
 800bb18:	681b      	ldr	r3, [r3, #0]
 800bb1a:	f06f 0210 	mvn.w	r2, #16
 800bb1e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	2208      	movs	r2, #8
 800bb24:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	681b      	ldr	r3, [r3, #0]
 800bb2a:	69db      	ldr	r3, [r3, #28]
 800bb2c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800bb30:	2b00      	cmp	r3, #0
 800bb32:	d003      	beq.n	800bb3c <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800bb34:	6878      	ldr	r0, [r7, #4]
 800bb36:	f000 fa55 	bl	800bfe4 <HAL_TIM_IC_CaptureCallback>
 800bb3a:	e005      	b.n	800bb48 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800bb3c:	6878      	ldr	r0, [r7, #4]
 800bb3e:	f000 fa47 	bl	800bfd0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bb42:	6878      	ldr	r0, [r7, #4]
 800bb44:	f000 fa58 	bl	800bff8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	2200      	movs	r2, #0
 800bb4c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800bb4e:	68bb      	ldr	r3, [r7, #8]
 800bb50:	f003 0301 	and.w	r3, r3, #1
 800bb54:	2b00      	cmp	r3, #0
 800bb56:	d00c      	beq.n	800bb72 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800bb58:	68fb      	ldr	r3, [r7, #12]
 800bb5a:	f003 0301 	and.w	r3, r3, #1
 800bb5e:	2b00      	cmp	r3, #0
 800bb60:	d007      	beq.n	800bb72 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800bb62:	687b      	ldr	r3, [r7, #4]
 800bb64:	681b      	ldr	r3, [r3, #0]
 800bb66:	f06f 0201 	mvn.w	r2, #1
 800bb6a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800bb6c:	6878      	ldr	r0, [r7, #4]
 800bb6e:	f7f5 fffd 	bl	8001b6c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800bb72:	68bb      	ldr	r3, [r7, #8]
 800bb74:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bb78:	2b00      	cmp	r3, #0
 800bb7a:	d104      	bne.n	800bb86 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800bb7c:	68bb      	ldr	r3, [r7, #8]
 800bb7e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800bb82:	2b00      	cmp	r3, #0
 800bb84:	d00c      	beq.n	800bba0 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800bb86:	68fb      	ldr	r3, [r7, #12]
 800bb88:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bb8c:	2b00      	cmp	r3, #0
 800bb8e:	d007      	beq.n	800bba0 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800bb90:	687b      	ldr	r3, [r7, #4]
 800bb92:	681b      	ldr	r3, [r3, #0]
 800bb94:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800bb98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800bb9a:	6878      	ldr	r0, [r7, #4]
 800bb9c:	f000 fef4 	bl	800c988 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800bba0:	68bb      	ldr	r3, [r7, #8]
 800bba2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bba6:	2b00      	cmp	r3, #0
 800bba8:	d00c      	beq.n	800bbc4 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800bbaa:	68fb      	ldr	r3, [r7, #12]
 800bbac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bbb0:	2b00      	cmp	r3, #0
 800bbb2:	d007      	beq.n	800bbc4 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	681b      	ldr	r3, [r3, #0]
 800bbb8:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800bbbc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800bbbe:	6878      	ldr	r0, [r7, #4]
 800bbc0:	f000 feec 	bl	800c99c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800bbc4:	68bb      	ldr	r3, [r7, #8]
 800bbc6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bbca:	2b00      	cmp	r3, #0
 800bbcc:	d00c      	beq.n	800bbe8 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800bbce:	68fb      	ldr	r3, [r7, #12]
 800bbd0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bbd4:	2b00      	cmp	r3, #0
 800bbd6:	d007      	beq.n	800bbe8 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	681b      	ldr	r3, [r3, #0]
 800bbdc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800bbe0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800bbe2:	6878      	ldr	r0, [r7, #4]
 800bbe4:	f000 fa12 	bl	800c00c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800bbe8:	68bb      	ldr	r3, [r7, #8]
 800bbea:	f003 0320 	and.w	r3, r3, #32
 800bbee:	2b00      	cmp	r3, #0
 800bbf0:	d00c      	beq.n	800bc0c <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800bbf2:	68fb      	ldr	r3, [r7, #12]
 800bbf4:	f003 0320 	and.w	r3, r3, #32
 800bbf8:	2b00      	cmp	r3, #0
 800bbfa:	d007      	beq.n	800bc0c <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	681b      	ldr	r3, [r3, #0]
 800bc00:	f06f 0220 	mvn.w	r2, #32
 800bc04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800bc06:	6878      	ldr	r0, [r7, #4]
 800bc08:	f000 feb4 	bl	800c974 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800bc0c:	bf00      	nop
 800bc0e:	3710      	adds	r7, #16
 800bc10:	46bd      	mov	sp, r7
 800bc12:	bd80      	pop	{r7, pc}

0800bc14 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800bc14:	b580      	push	{r7, lr}
 800bc16:	b086      	sub	sp, #24
 800bc18:	af00      	add	r7, sp, #0
 800bc1a:	60f8      	str	r0, [r7, #12]
 800bc1c:	60b9      	str	r1, [r7, #8]
 800bc1e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800bc20:	2300      	movs	r3, #0
 800bc22:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800bc24:	68fb      	ldr	r3, [r7, #12]
 800bc26:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800bc2a:	2b01      	cmp	r3, #1
 800bc2c:	d101      	bne.n	800bc32 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800bc2e:	2302      	movs	r3, #2
 800bc30:	e0ff      	b.n	800be32 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800bc32:	68fb      	ldr	r3, [r7, #12]
 800bc34:	2201      	movs	r2, #1
 800bc36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	2b14      	cmp	r3, #20
 800bc3e:	f200 80f0 	bhi.w	800be22 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800bc42:	a201      	add	r2, pc, #4	@ (adr r2, 800bc48 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800bc44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc48:	0800bc9d 	.word	0x0800bc9d
 800bc4c:	0800be23 	.word	0x0800be23
 800bc50:	0800be23 	.word	0x0800be23
 800bc54:	0800be23 	.word	0x0800be23
 800bc58:	0800bcdd 	.word	0x0800bcdd
 800bc5c:	0800be23 	.word	0x0800be23
 800bc60:	0800be23 	.word	0x0800be23
 800bc64:	0800be23 	.word	0x0800be23
 800bc68:	0800bd1f 	.word	0x0800bd1f
 800bc6c:	0800be23 	.word	0x0800be23
 800bc70:	0800be23 	.word	0x0800be23
 800bc74:	0800be23 	.word	0x0800be23
 800bc78:	0800bd5f 	.word	0x0800bd5f
 800bc7c:	0800be23 	.word	0x0800be23
 800bc80:	0800be23 	.word	0x0800be23
 800bc84:	0800be23 	.word	0x0800be23
 800bc88:	0800bda1 	.word	0x0800bda1
 800bc8c:	0800be23 	.word	0x0800be23
 800bc90:	0800be23 	.word	0x0800be23
 800bc94:	0800be23 	.word	0x0800be23
 800bc98:	0800bde1 	.word	0x0800bde1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800bc9c:	68fb      	ldr	r3, [r7, #12]
 800bc9e:	681b      	ldr	r3, [r3, #0]
 800bca0:	68b9      	ldr	r1, [r7, #8]
 800bca2:	4618      	mov	r0, r3
 800bca4:	f000 fa62 	bl	800c16c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800bca8:	68fb      	ldr	r3, [r7, #12]
 800bcaa:	681b      	ldr	r3, [r3, #0]
 800bcac:	699a      	ldr	r2, [r3, #24]
 800bcae:	68fb      	ldr	r3, [r7, #12]
 800bcb0:	681b      	ldr	r3, [r3, #0]
 800bcb2:	f042 0208 	orr.w	r2, r2, #8
 800bcb6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800bcb8:	68fb      	ldr	r3, [r7, #12]
 800bcba:	681b      	ldr	r3, [r3, #0]
 800bcbc:	699a      	ldr	r2, [r3, #24]
 800bcbe:	68fb      	ldr	r3, [r7, #12]
 800bcc0:	681b      	ldr	r3, [r3, #0]
 800bcc2:	f022 0204 	bic.w	r2, r2, #4
 800bcc6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800bcc8:	68fb      	ldr	r3, [r7, #12]
 800bcca:	681b      	ldr	r3, [r3, #0]
 800bccc:	6999      	ldr	r1, [r3, #24]
 800bcce:	68bb      	ldr	r3, [r7, #8]
 800bcd0:	691a      	ldr	r2, [r3, #16]
 800bcd2:	68fb      	ldr	r3, [r7, #12]
 800bcd4:	681b      	ldr	r3, [r3, #0]
 800bcd6:	430a      	orrs	r2, r1
 800bcd8:	619a      	str	r2, [r3, #24]
      break;
 800bcda:	e0a5      	b.n	800be28 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800bcdc:	68fb      	ldr	r3, [r7, #12]
 800bcde:	681b      	ldr	r3, [r3, #0]
 800bce0:	68b9      	ldr	r1, [r7, #8]
 800bce2:	4618      	mov	r0, r3
 800bce4:	f000 fab4 	bl	800c250 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800bce8:	68fb      	ldr	r3, [r7, #12]
 800bcea:	681b      	ldr	r3, [r3, #0]
 800bcec:	699a      	ldr	r2, [r3, #24]
 800bcee:	68fb      	ldr	r3, [r7, #12]
 800bcf0:	681b      	ldr	r3, [r3, #0]
 800bcf2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800bcf6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800bcf8:	68fb      	ldr	r3, [r7, #12]
 800bcfa:	681b      	ldr	r3, [r3, #0]
 800bcfc:	699a      	ldr	r2, [r3, #24]
 800bcfe:	68fb      	ldr	r3, [r7, #12]
 800bd00:	681b      	ldr	r3, [r3, #0]
 800bd02:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800bd06:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800bd08:	68fb      	ldr	r3, [r7, #12]
 800bd0a:	681b      	ldr	r3, [r3, #0]
 800bd0c:	6999      	ldr	r1, [r3, #24]
 800bd0e:	68bb      	ldr	r3, [r7, #8]
 800bd10:	691b      	ldr	r3, [r3, #16]
 800bd12:	021a      	lsls	r2, r3, #8
 800bd14:	68fb      	ldr	r3, [r7, #12]
 800bd16:	681b      	ldr	r3, [r3, #0]
 800bd18:	430a      	orrs	r2, r1
 800bd1a:	619a      	str	r2, [r3, #24]
      break;
 800bd1c:	e084      	b.n	800be28 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800bd1e:	68fb      	ldr	r3, [r7, #12]
 800bd20:	681b      	ldr	r3, [r3, #0]
 800bd22:	68b9      	ldr	r1, [r7, #8]
 800bd24:	4618      	mov	r0, r3
 800bd26:	f000 fb0b 	bl	800c340 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800bd2a:	68fb      	ldr	r3, [r7, #12]
 800bd2c:	681b      	ldr	r3, [r3, #0]
 800bd2e:	69da      	ldr	r2, [r3, #28]
 800bd30:	68fb      	ldr	r3, [r7, #12]
 800bd32:	681b      	ldr	r3, [r3, #0]
 800bd34:	f042 0208 	orr.w	r2, r2, #8
 800bd38:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800bd3a:	68fb      	ldr	r3, [r7, #12]
 800bd3c:	681b      	ldr	r3, [r3, #0]
 800bd3e:	69da      	ldr	r2, [r3, #28]
 800bd40:	68fb      	ldr	r3, [r7, #12]
 800bd42:	681b      	ldr	r3, [r3, #0]
 800bd44:	f022 0204 	bic.w	r2, r2, #4
 800bd48:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800bd4a:	68fb      	ldr	r3, [r7, #12]
 800bd4c:	681b      	ldr	r3, [r3, #0]
 800bd4e:	69d9      	ldr	r1, [r3, #28]
 800bd50:	68bb      	ldr	r3, [r7, #8]
 800bd52:	691a      	ldr	r2, [r3, #16]
 800bd54:	68fb      	ldr	r3, [r7, #12]
 800bd56:	681b      	ldr	r3, [r3, #0]
 800bd58:	430a      	orrs	r2, r1
 800bd5a:	61da      	str	r2, [r3, #28]
      break;
 800bd5c:	e064      	b.n	800be28 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800bd5e:	68fb      	ldr	r3, [r7, #12]
 800bd60:	681b      	ldr	r3, [r3, #0]
 800bd62:	68b9      	ldr	r1, [r7, #8]
 800bd64:	4618      	mov	r0, r3
 800bd66:	f000 fb61 	bl	800c42c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800bd6a:	68fb      	ldr	r3, [r7, #12]
 800bd6c:	681b      	ldr	r3, [r3, #0]
 800bd6e:	69da      	ldr	r2, [r3, #28]
 800bd70:	68fb      	ldr	r3, [r7, #12]
 800bd72:	681b      	ldr	r3, [r3, #0]
 800bd74:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800bd78:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800bd7a:	68fb      	ldr	r3, [r7, #12]
 800bd7c:	681b      	ldr	r3, [r3, #0]
 800bd7e:	69da      	ldr	r2, [r3, #28]
 800bd80:	68fb      	ldr	r3, [r7, #12]
 800bd82:	681b      	ldr	r3, [r3, #0]
 800bd84:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800bd88:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800bd8a:	68fb      	ldr	r3, [r7, #12]
 800bd8c:	681b      	ldr	r3, [r3, #0]
 800bd8e:	69d9      	ldr	r1, [r3, #28]
 800bd90:	68bb      	ldr	r3, [r7, #8]
 800bd92:	691b      	ldr	r3, [r3, #16]
 800bd94:	021a      	lsls	r2, r3, #8
 800bd96:	68fb      	ldr	r3, [r7, #12]
 800bd98:	681b      	ldr	r3, [r3, #0]
 800bd9a:	430a      	orrs	r2, r1
 800bd9c:	61da      	str	r2, [r3, #28]
      break;
 800bd9e:	e043      	b.n	800be28 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800bda0:	68fb      	ldr	r3, [r7, #12]
 800bda2:	681b      	ldr	r3, [r3, #0]
 800bda4:	68b9      	ldr	r1, [r7, #8]
 800bda6:	4618      	mov	r0, r3
 800bda8:	f000 fb98 	bl	800c4dc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800bdac:	68fb      	ldr	r3, [r7, #12]
 800bdae:	681b      	ldr	r3, [r3, #0]
 800bdb0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800bdb2:	68fb      	ldr	r3, [r7, #12]
 800bdb4:	681b      	ldr	r3, [r3, #0]
 800bdb6:	f042 0208 	orr.w	r2, r2, #8
 800bdba:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800bdbc:	68fb      	ldr	r3, [r7, #12]
 800bdbe:	681b      	ldr	r3, [r3, #0]
 800bdc0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800bdc2:	68fb      	ldr	r3, [r7, #12]
 800bdc4:	681b      	ldr	r3, [r3, #0]
 800bdc6:	f022 0204 	bic.w	r2, r2, #4
 800bdca:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800bdcc:	68fb      	ldr	r3, [r7, #12]
 800bdce:	681b      	ldr	r3, [r3, #0]
 800bdd0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800bdd2:	68bb      	ldr	r3, [r7, #8]
 800bdd4:	691a      	ldr	r2, [r3, #16]
 800bdd6:	68fb      	ldr	r3, [r7, #12]
 800bdd8:	681b      	ldr	r3, [r3, #0]
 800bdda:	430a      	orrs	r2, r1
 800bddc:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800bdde:	e023      	b.n	800be28 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800bde0:	68fb      	ldr	r3, [r7, #12]
 800bde2:	681b      	ldr	r3, [r3, #0]
 800bde4:	68b9      	ldr	r1, [r7, #8]
 800bde6:	4618      	mov	r0, r3
 800bde8:	f000 fbca 	bl	800c580 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800bdec:	68fb      	ldr	r3, [r7, #12]
 800bdee:	681b      	ldr	r3, [r3, #0]
 800bdf0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800bdf2:	68fb      	ldr	r3, [r7, #12]
 800bdf4:	681b      	ldr	r3, [r3, #0]
 800bdf6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800bdfa:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800bdfc:	68fb      	ldr	r3, [r7, #12]
 800bdfe:	681b      	ldr	r3, [r3, #0]
 800be00:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800be02:	68fb      	ldr	r3, [r7, #12]
 800be04:	681b      	ldr	r3, [r3, #0]
 800be06:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800be0a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800be0c:	68fb      	ldr	r3, [r7, #12]
 800be0e:	681b      	ldr	r3, [r3, #0]
 800be10:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800be12:	68bb      	ldr	r3, [r7, #8]
 800be14:	691b      	ldr	r3, [r3, #16]
 800be16:	021a      	lsls	r2, r3, #8
 800be18:	68fb      	ldr	r3, [r7, #12]
 800be1a:	681b      	ldr	r3, [r3, #0]
 800be1c:	430a      	orrs	r2, r1
 800be1e:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800be20:	e002      	b.n	800be28 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800be22:	2301      	movs	r3, #1
 800be24:	75fb      	strb	r3, [r7, #23]
      break;
 800be26:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800be28:	68fb      	ldr	r3, [r7, #12]
 800be2a:	2200      	movs	r2, #0
 800be2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800be30:	7dfb      	ldrb	r3, [r7, #23]
}
 800be32:	4618      	mov	r0, r3
 800be34:	3718      	adds	r7, #24
 800be36:	46bd      	mov	sp, r7
 800be38:	bd80      	pop	{r7, pc}
 800be3a:	bf00      	nop

0800be3c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800be3c:	b580      	push	{r7, lr}
 800be3e:	b084      	sub	sp, #16
 800be40:	af00      	add	r7, sp, #0
 800be42:	6078      	str	r0, [r7, #4]
 800be44:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800be46:	2300      	movs	r3, #0
 800be48:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800be50:	2b01      	cmp	r3, #1
 800be52:	d101      	bne.n	800be58 <HAL_TIM_ConfigClockSource+0x1c>
 800be54:	2302      	movs	r3, #2
 800be56:	e0b4      	b.n	800bfc2 <HAL_TIM_ConfigClockSource+0x186>
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	2201      	movs	r2, #1
 800be5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800be60:	687b      	ldr	r3, [r7, #4]
 800be62:	2202      	movs	r2, #2
 800be64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800be68:	687b      	ldr	r3, [r7, #4]
 800be6a:	681b      	ldr	r3, [r3, #0]
 800be6c:	689b      	ldr	r3, [r3, #8]
 800be6e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800be70:	68ba      	ldr	r2, [r7, #8]
 800be72:	4b56      	ldr	r3, [pc, #344]	@ (800bfcc <HAL_TIM_ConfigClockSource+0x190>)
 800be74:	4013      	ands	r3, r2
 800be76:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800be78:	68bb      	ldr	r3, [r7, #8]
 800be7a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800be7e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	681b      	ldr	r3, [r3, #0]
 800be84:	68ba      	ldr	r2, [r7, #8]
 800be86:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800be88:	683b      	ldr	r3, [r7, #0]
 800be8a:	681b      	ldr	r3, [r3, #0]
 800be8c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800be90:	d03e      	beq.n	800bf10 <HAL_TIM_ConfigClockSource+0xd4>
 800be92:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800be96:	f200 8087 	bhi.w	800bfa8 <HAL_TIM_ConfigClockSource+0x16c>
 800be9a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800be9e:	f000 8086 	beq.w	800bfae <HAL_TIM_ConfigClockSource+0x172>
 800bea2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bea6:	d87f      	bhi.n	800bfa8 <HAL_TIM_ConfigClockSource+0x16c>
 800bea8:	2b70      	cmp	r3, #112	@ 0x70
 800beaa:	d01a      	beq.n	800bee2 <HAL_TIM_ConfigClockSource+0xa6>
 800beac:	2b70      	cmp	r3, #112	@ 0x70
 800beae:	d87b      	bhi.n	800bfa8 <HAL_TIM_ConfigClockSource+0x16c>
 800beb0:	2b60      	cmp	r3, #96	@ 0x60
 800beb2:	d050      	beq.n	800bf56 <HAL_TIM_ConfigClockSource+0x11a>
 800beb4:	2b60      	cmp	r3, #96	@ 0x60
 800beb6:	d877      	bhi.n	800bfa8 <HAL_TIM_ConfigClockSource+0x16c>
 800beb8:	2b50      	cmp	r3, #80	@ 0x50
 800beba:	d03c      	beq.n	800bf36 <HAL_TIM_ConfigClockSource+0xfa>
 800bebc:	2b50      	cmp	r3, #80	@ 0x50
 800bebe:	d873      	bhi.n	800bfa8 <HAL_TIM_ConfigClockSource+0x16c>
 800bec0:	2b40      	cmp	r3, #64	@ 0x40
 800bec2:	d058      	beq.n	800bf76 <HAL_TIM_ConfigClockSource+0x13a>
 800bec4:	2b40      	cmp	r3, #64	@ 0x40
 800bec6:	d86f      	bhi.n	800bfa8 <HAL_TIM_ConfigClockSource+0x16c>
 800bec8:	2b30      	cmp	r3, #48	@ 0x30
 800beca:	d064      	beq.n	800bf96 <HAL_TIM_ConfigClockSource+0x15a>
 800becc:	2b30      	cmp	r3, #48	@ 0x30
 800bece:	d86b      	bhi.n	800bfa8 <HAL_TIM_ConfigClockSource+0x16c>
 800bed0:	2b20      	cmp	r3, #32
 800bed2:	d060      	beq.n	800bf96 <HAL_TIM_ConfigClockSource+0x15a>
 800bed4:	2b20      	cmp	r3, #32
 800bed6:	d867      	bhi.n	800bfa8 <HAL_TIM_ConfigClockSource+0x16c>
 800bed8:	2b00      	cmp	r3, #0
 800beda:	d05c      	beq.n	800bf96 <HAL_TIM_ConfigClockSource+0x15a>
 800bedc:	2b10      	cmp	r3, #16
 800bede:	d05a      	beq.n	800bf96 <HAL_TIM_ConfigClockSource+0x15a>
 800bee0:	e062      	b.n	800bfa8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800bee2:	687b      	ldr	r3, [r7, #4]
 800bee4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800bee6:	683b      	ldr	r3, [r7, #0]
 800bee8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800beea:	683b      	ldr	r3, [r7, #0]
 800beec:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800beee:	683b      	ldr	r3, [r7, #0]
 800bef0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800bef2:	f000 fc13 	bl	800c71c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800bef6:	687b      	ldr	r3, [r7, #4]
 800bef8:	681b      	ldr	r3, [r3, #0]
 800befa:	689b      	ldr	r3, [r3, #8]
 800befc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800befe:	68bb      	ldr	r3, [r7, #8]
 800bf00:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800bf04:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800bf06:	687b      	ldr	r3, [r7, #4]
 800bf08:	681b      	ldr	r3, [r3, #0]
 800bf0a:	68ba      	ldr	r2, [r7, #8]
 800bf0c:	609a      	str	r2, [r3, #8]
      break;
 800bf0e:	e04f      	b.n	800bfb0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800bf10:	687b      	ldr	r3, [r7, #4]
 800bf12:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800bf14:	683b      	ldr	r3, [r7, #0]
 800bf16:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800bf18:	683b      	ldr	r3, [r7, #0]
 800bf1a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800bf1c:	683b      	ldr	r3, [r7, #0]
 800bf1e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800bf20:	f000 fbfc 	bl	800c71c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	681b      	ldr	r3, [r3, #0]
 800bf28:	689a      	ldr	r2, [r3, #8]
 800bf2a:	687b      	ldr	r3, [r7, #4]
 800bf2c:	681b      	ldr	r3, [r3, #0]
 800bf2e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800bf32:	609a      	str	r2, [r3, #8]
      break;
 800bf34:	e03c      	b.n	800bfb0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800bf36:	687b      	ldr	r3, [r7, #4]
 800bf38:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800bf3a:	683b      	ldr	r3, [r7, #0]
 800bf3c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800bf3e:	683b      	ldr	r3, [r7, #0]
 800bf40:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800bf42:	461a      	mov	r2, r3
 800bf44:	f000 fb70 	bl	800c628 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800bf48:	687b      	ldr	r3, [r7, #4]
 800bf4a:	681b      	ldr	r3, [r3, #0]
 800bf4c:	2150      	movs	r1, #80	@ 0x50
 800bf4e:	4618      	mov	r0, r3
 800bf50:	f000 fbc9 	bl	800c6e6 <TIM_ITRx_SetConfig>
      break;
 800bf54:	e02c      	b.n	800bfb0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800bf56:	687b      	ldr	r3, [r7, #4]
 800bf58:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800bf5a:	683b      	ldr	r3, [r7, #0]
 800bf5c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800bf5e:	683b      	ldr	r3, [r7, #0]
 800bf60:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800bf62:	461a      	mov	r2, r3
 800bf64:	f000 fb8f 	bl	800c686 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	681b      	ldr	r3, [r3, #0]
 800bf6c:	2160      	movs	r1, #96	@ 0x60
 800bf6e:	4618      	mov	r0, r3
 800bf70:	f000 fbb9 	bl	800c6e6 <TIM_ITRx_SetConfig>
      break;
 800bf74:	e01c      	b.n	800bfb0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800bf7a:	683b      	ldr	r3, [r7, #0]
 800bf7c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800bf7e:	683b      	ldr	r3, [r7, #0]
 800bf80:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800bf82:	461a      	mov	r2, r3
 800bf84:	f000 fb50 	bl	800c628 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	681b      	ldr	r3, [r3, #0]
 800bf8c:	2140      	movs	r1, #64	@ 0x40
 800bf8e:	4618      	mov	r0, r3
 800bf90:	f000 fba9 	bl	800c6e6 <TIM_ITRx_SetConfig>
      break;
 800bf94:	e00c      	b.n	800bfb0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800bf96:	687b      	ldr	r3, [r7, #4]
 800bf98:	681a      	ldr	r2, [r3, #0]
 800bf9a:	683b      	ldr	r3, [r7, #0]
 800bf9c:	681b      	ldr	r3, [r3, #0]
 800bf9e:	4619      	mov	r1, r3
 800bfa0:	4610      	mov	r0, r2
 800bfa2:	f000 fba0 	bl	800c6e6 <TIM_ITRx_SetConfig>
      break;
 800bfa6:	e003      	b.n	800bfb0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800bfa8:	2301      	movs	r3, #1
 800bfaa:	73fb      	strb	r3, [r7, #15]
      break;
 800bfac:	e000      	b.n	800bfb0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800bfae:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	2201      	movs	r2, #1
 800bfb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800bfb8:	687b      	ldr	r3, [r7, #4]
 800bfba:	2200      	movs	r2, #0
 800bfbc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800bfc0:	7bfb      	ldrb	r3, [r7, #15]
}
 800bfc2:	4618      	mov	r0, r3
 800bfc4:	3710      	adds	r7, #16
 800bfc6:	46bd      	mov	sp, r7
 800bfc8:	bd80      	pop	{r7, pc}
 800bfca:	bf00      	nop
 800bfcc:	fffeff88 	.word	0xfffeff88

0800bfd0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800bfd0:	b480      	push	{r7}
 800bfd2:	b083      	sub	sp, #12
 800bfd4:	af00      	add	r7, sp, #0
 800bfd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800bfd8:	bf00      	nop
 800bfda:	370c      	adds	r7, #12
 800bfdc:	46bd      	mov	sp, r7
 800bfde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfe2:	4770      	bx	lr

0800bfe4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800bfe4:	b480      	push	{r7}
 800bfe6:	b083      	sub	sp, #12
 800bfe8:	af00      	add	r7, sp, #0
 800bfea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800bfec:	bf00      	nop
 800bfee:	370c      	adds	r7, #12
 800bff0:	46bd      	mov	sp, r7
 800bff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bff6:	4770      	bx	lr

0800bff8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800bff8:	b480      	push	{r7}
 800bffa:	b083      	sub	sp, #12
 800bffc:	af00      	add	r7, sp, #0
 800bffe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800c000:	bf00      	nop
 800c002:	370c      	adds	r7, #12
 800c004:	46bd      	mov	sp, r7
 800c006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c00a:	4770      	bx	lr

0800c00c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800c00c:	b480      	push	{r7}
 800c00e:	b083      	sub	sp, #12
 800c010:	af00      	add	r7, sp, #0
 800c012:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800c014:	bf00      	nop
 800c016:	370c      	adds	r7, #12
 800c018:	46bd      	mov	sp, r7
 800c01a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c01e:	4770      	bx	lr

0800c020 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800c020:	b480      	push	{r7}
 800c022:	b085      	sub	sp, #20
 800c024:	af00      	add	r7, sp, #0
 800c026:	6078      	str	r0, [r7, #4]
 800c028:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c02a:	687b      	ldr	r3, [r7, #4]
 800c02c:	681b      	ldr	r3, [r3, #0]
 800c02e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c030:	687b      	ldr	r3, [r7, #4]
 800c032:	4a43      	ldr	r2, [pc, #268]	@ (800c140 <TIM_Base_SetConfig+0x120>)
 800c034:	4293      	cmp	r3, r2
 800c036:	d013      	beq.n	800c060 <TIM_Base_SetConfig+0x40>
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c03e:	d00f      	beq.n	800c060 <TIM_Base_SetConfig+0x40>
 800c040:	687b      	ldr	r3, [r7, #4]
 800c042:	4a40      	ldr	r2, [pc, #256]	@ (800c144 <TIM_Base_SetConfig+0x124>)
 800c044:	4293      	cmp	r3, r2
 800c046:	d00b      	beq.n	800c060 <TIM_Base_SetConfig+0x40>
 800c048:	687b      	ldr	r3, [r7, #4]
 800c04a:	4a3f      	ldr	r2, [pc, #252]	@ (800c148 <TIM_Base_SetConfig+0x128>)
 800c04c:	4293      	cmp	r3, r2
 800c04e:	d007      	beq.n	800c060 <TIM_Base_SetConfig+0x40>
 800c050:	687b      	ldr	r3, [r7, #4]
 800c052:	4a3e      	ldr	r2, [pc, #248]	@ (800c14c <TIM_Base_SetConfig+0x12c>)
 800c054:	4293      	cmp	r3, r2
 800c056:	d003      	beq.n	800c060 <TIM_Base_SetConfig+0x40>
 800c058:	687b      	ldr	r3, [r7, #4]
 800c05a:	4a3d      	ldr	r2, [pc, #244]	@ (800c150 <TIM_Base_SetConfig+0x130>)
 800c05c:	4293      	cmp	r3, r2
 800c05e:	d108      	bne.n	800c072 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c060:	68fb      	ldr	r3, [r7, #12]
 800c062:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c066:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c068:	683b      	ldr	r3, [r7, #0]
 800c06a:	685b      	ldr	r3, [r3, #4]
 800c06c:	68fa      	ldr	r2, [r7, #12]
 800c06e:	4313      	orrs	r3, r2
 800c070:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c072:	687b      	ldr	r3, [r7, #4]
 800c074:	4a32      	ldr	r2, [pc, #200]	@ (800c140 <TIM_Base_SetConfig+0x120>)
 800c076:	4293      	cmp	r3, r2
 800c078:	d02b      	beq.n	800c0d2 <TIM_Base_SetConfig+0xb2>
 800c07a:	687b      	ldr	r3, [r7, #4]
 800c07c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c080:	d027      	beq.n	800c0d2 <TIM_Base_SetConfig+0xb2>
 800c082:	687b      	ldr	r3, [r7, #4]
 800c084:	4a2f      	ldr	r2, [pc, #188]	@ (800c144 <TIM_Base_SetConfig+0x124>)
 800c086:	4293      	cmp	r3, r2
 800c088:	d023      	beq.n	800c0d2 <TIM_Base_SetConfig+0xb2>
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	4a2e      	ldr	r2, [pc, #184]	@ (800c148 <TIM_Base_SetConfig+0x128>)
 800c08e:	4293      	cmp	r3, r2
 800c090:	d01f      	beq.n	800c0d2 <TIM_Base_SetConfig+0xb2>
 800c092:	687b      	ldr	r3, [r7, #4]
 800c094:	4a2d      	ldr	r2, [pc, #180]	@ (800c14c <TIM_Base_SetConfig+0x12c>)
 800c096:	4293      	cmp	r3, r2
 800c098:	d01b      	beq.n	800c0d2 <TIM_Base_SetConfig+0xb2>
 800c09a:	687b      	ldr	r3, [r7, #4]
 800c09c:	4a2c      	ldr	r2, [pc, #176]	@ (800c150 <TIM_Base_SetConfig+0x130>)
 800c09e:	4293      	cmp	r3, r2
 800c0a0:	d017      	beq.n	800c0d2 <TIM_Base_SetConfig+0xb2>
 800c0a2:	687b      	ldr	r3, [r7, #4]
 800c0a4:	4a2b      	ldr	r2, [pc, #172]	@ (800c154 <TIM_Base_SetConfig+0x134>)
 800c0a6:	4293      	cmp	r3, r2
 800c0a8:	d013      	beq.n	800c0d2 <TIM_Base_SetConfig+0xb2>
 800c0aa:	687b      	ldr	r3, [r7, #4]
 800c0ac:	4a2a      	ldr	r2, [pc, #168]	@ (800c158 <TIM_Base_SetConfig+0x138>)
 800c0ae:	4293      	cmp	r3, r2
 800c0b0:	d00f      	beq.n	800c0d2 <TIM_Base_SetConfig+0xb2>
 800c0b2:	687b      	ldr	r3, [r7, #4]
 800c0b4:	4a29      	ldr	r2, [pc, #164]	@ (800c15c <TIM_Base_SetConfig+0x13c>)
 800c0b6:	4293      	cmp	r3, r2
 800c0b8:	d00b      	beq.n	800c0d2 <TIM_Base_SetConfig+0xb2>
 800c0ba:	687b      	ldr	r3, [r7, #4]
 800c0bc:	4a28      	ldr	r2, [pc, #160]	@ (800c160 <TIM_Base_SetConfig+0x140>)
 800c0be:	4293      	cmp	r3, r2
 800c0c0:	d007      	beq.n	800c0d2 <TIM_Base_SetConfig+0xb2>
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	4a27      	ldr	r2, [pc, #156]	@ (800c164 <TIM_Base_SetConfig+0x144>)
 800c0c6:	4293      	cmp	r3, r2
 800c0c8:	d003      	beq.n	800c0d2 <TIM_Base_SetConfig+0xb2>
 800c0ca:	687b      	ldr	r3, [r7, #4]
 800c0cc:	4a26      	ldr	r2, [pc, #152]	@ (800c168 <TIM_Base_SetConfig+0x148>)
 800c0ce:	4293      	cmp	r3, r2
 800c0d0:	d108      	bne.n	800c0e4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c0d2:	68fb      	ldr	r3, [r7, #12]
 800c0d4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c0d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c0da:	683b      	ldr	r3, [r7, #0]
 800c0dc:	68db      	ldr	r3, [r3, #12]
 800c0de:	68fa      	ldr	r2, [r7, #12]
 800c0e0:	4313      	orrs	r3, r2
 800c0e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c0e4:	68fb      	ldr	r3, [r7, #12]
 800c0e6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800c0ea:	683b      	ldr	r3, [r7, #0]
 800c0ec:	695b      	ldr	r3, [r3, #20]
 800c0ee:	4313      	orrs	r3, r2
 800c0f0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c0f2:	683b      	ldr	r3, [r7, #0]
 800c0f4:	689a      	ldr	r2, [r3, #8]
 800c0f6:	687b      	ldr	r3, [r7, #4]
 800c0f8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c0fa:	683b      	ldr	r3, [r7, #0]
 800c0fc:	681a      	ldr	r2, [r3, #0]
 800c0fe:	687b      	ldr	r3, [r7, #4]
 800c100:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c102:	687b      	ldr	r3, [r7, #4]
 800c104:	4a0e      	ldr	r2, [pc, #56]	@ (800c140 <TIM_Base_SetConfig+0x120>)
 800c106:	4293      	cmp	r3, r2
 800c108:	d003      	beq.n	800c112 <TIM_Base_SetConfig+0xf2>
 800c10a:	687b      	ldr	r3, [r7, #4]
 800c10c:	4a10      	ldr	r2, [pc, #64]	@ (800c150 <TIM_Base_SetConfig+0x130>)
 800c10e:	4293      	cmp	r3, r2
 800c110:	d103      	bne.n	800c11a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c112:	683b      	ldr	r3, [r7, #0]
 800c114:	691a      	ldr	r2, [r3, #16]
 800c116:	687b      	ldr	r3, [r7, #4]
 800c118:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800c11a:	687b      	ldr	r3, [r7, #4]
 800c11c:	681b      	ldr	r3, [r3, #0]
 800c11e:	f043 0204 	orr.w	r2, r3, #4
 800c122:	687b      	ldr	r3, [r7, #4]
 800c124:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c126:	687b      	ldr	r3, [r7, #4]
 800c128:	2201      	movs	r2, #1
 800c12a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800c12c:	687b      	ldr	r3, [r7, #4]
 800c12e:	68fa      	ldr	r2, [r7, #12]
 800c130:	601a      	str	r2, [r3, #0]
}
 800c132:	bf00      	nop
 800c134:	3714      	adds	r7, #20
 800c136:	46bd      	mov	sp, r7
 800c138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c13c:	4770      	bx	lr
 800c13e:	bf00      	nop
 800c140:	40010000 	.word	0x40010000
 800c144:	40000400 	.word	0x40000400
 800c148:	40000800 	.word	0x40000800
 800c14c:	40000c00 	.word	0x40000c00
 800c150:	40010400 	.word	0x40010400
 800c154:	40014000 	.word	0x40014000
 800c158:	40014400 	.word	0x40014400
 800c15c:	40014800 	.word	0x40014800
 800c160:	40001800 	.word	0x40001800
 800c164:	40001c00 	.word	0x40001c00
 800c168:	40002000 	.word	0x40002000

0800c16c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c16c:	b480      	push	{r7}
 800c16e:	b087      	sub	sp, #28
 800c170:	af00      	add	r7, sp, #0
 800c172:	6078      	str	r0, [r7, #4]
 800c174:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c176:	687b      	ldr	r3, [r7, #4]
 800c178:	6a1b      	ldr	r3, [r3, #32]
 800c17a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c17c:	687b      	ldr	r3, [r7, #4]
 800c17e:	6a1b      	ldr	r3, [r3, #32]
 800c180:	f023 0201 	bic.w	r2, r3, #1
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	685b      	ldr	r3, [r3, #4]
 800c18c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c18e:	687b      	ldr	r3, [r7, #4]
 800c190:	699b      	ldr	r3, [r3, #24]
 800c192:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800c194:	68fa      	ldr	r2, [r7, #12]
 800c196:	4b2b      	ldr	r3, [pc, #172]	@ (800c244 <TIM_OC1_SetConfig+0xd8>)
 800c198:	4013      	ands	r3, r2
 800c19a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800c19c:	68fb      	ldr	r3, [r7, #12]
 800c19e:	f023 0303 	bic.w	r3, r3, #3
 800c1a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c1a4:	683b      	ldr	r3, [r7, #0]
 800c1a6:	681b      	ldr	r3, [r3, #0]
 800c1a8:	68fa      	ldr	r2, [r7, #12]
 800c1aa:	4313      	orrs	r3, r2
 800c1ac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800c1ae:	697b      	ldr	r3, [r7, #20]
 800c1b0:	f023 0302 	bic.w	r3, r3, #2
 800c1b4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800c1b6:	683b      	ldr	r3, [r7, #0]
 800c1b8:	689b      	ldr	r3, [r3, #8]
 800c1ba:	697a      	ldr	r2, [r7, #20]
 800c1bc:	4313      	orrs	r3, r2
 800c1be:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	4a21      	ldr	r2, [pc, #132]	@ (800c248 <TIM_OC1_SetConfig+0xdc>)
 800c1c4:	4293      	cmp	r3, r2
 800c1c6:	d003      	beq.n	800c1d0 <TIM_OC1_SetConfig+0x64>
 800c1c8:	687b      	ldr	r3, [r7, #4]
 800c1ca:	4a20      	ldr	r2, [pc, #128]	@ (800c24c <TIM_OC1_SetConfig+0xe0>)
 800c1cc:	4293      	cmp	r3, r2
 800c1ce:	d10c      	bne.n	800c1ea <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800c1d0:	697b      	ldr	r3, [r7, #20]
 800c1d2:	f023 0308 	bic.w	r3, r3, #8
 800c1d6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800c1d8:	683b      	ldr	r3, [r7, #0]
 800c1da:	68db      	ldr	r3, [r3, #12]
 800c1dc:	697a      	ldr	r2, [r7, #20]
 800c1de:	4313      	orrs	r3, r2
 800c1e0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800c1e2:	697b      	ldr	r3, [r7, #20]
 800c1e4:	f023 0304 	bic.w	r3, r3, #4
 800c1e8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c1ea:	687b      	ldr	r3, [r7, #4]
 800c1ec:	4a16      	ldr	r2, [pc, #88]	@ (800c248 <TIM_OC1_SetConfig+0xdc>)
 800c1ee:	4293      	cmp	r3, r2
 800c1f0:	d003      	beq.n	800c1fa <TIM_OC1_SetConfig+0x8e>
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	4a15      	ldr	r2, [pc, #84]	@ (800c24c <TIM_OC1_SetConfig+0xe0>)
 800c1f6:	4293      	cmp	r3, r2
 800c1f8:	d111      	bne.n	800c21e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800c1fa:	693b      	ldr	r3, [r7, #16]
 800c1fc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c200:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800c202:	693b      	ldr	r3, [r7, #16]
 800c204:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800c208:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800c20a:	683b      	ldr	r3, [r7, #0]
 800c20c:	695b      	ldr	r3, [r3, #20]
 800c20e:	693a      	ldr	r2, [r7, #16]
 800c210:	4313      	orrs	r3, r2
 800c212:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800c214:	683b      	ldr	r3, [r7, #0]
 800c216:	699b      	ldr	r3, [r3, #24]
 800c218:	693a      	ldr	r2, [r7, #16]
 800c21a:	4313      	orrs	r3, r2
 800c21c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c21e:	687b      	ldr	r3, [r7, #4]
 800c220:	693a      	ldr	r2, [r7, #16]
 800c222:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c224:	687b      	ldr	r3, [r7, #4]
 800c226:	68fa      	ldr	r2, [r7, #12]
 800c228:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800c22a:	683b      	ldr	r3, [r7, #0]
 800c22c:	685a      	ldr	r2, [r3, #4]
 800c22e:	687b      	ldr	r3, [r7, #4]
 800c230:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c232:	687b      	ldr	r3, [r7, #4]
 800c234:	697a      	ldr	r2, [r7, #20]
 800c236:	621a      	str	r2, [r3, #32]
}
 800c238:	bf00      	nop
 800c23a:	371c      	adds	r7, #28
 800c23c:	46bd      	mov	sp, r7
 800c23e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c242:	4770      	bx	lr
 800c244:	fffeff8f 	.word	0xfffeff8f
 800c248:	40010000 	.word	0x40010000
 800c24c:	40010400 	.word	0x40010400

0800c250 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c250:	b480      	push	{r7}
 800c252:	b087      	sub	sp, #28
 800c254:	af00      	add	r7, sp, #0
 800c256:	6078      	str	r0, [r7, #4]
 800c258:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c25a:	687b      	ldr	r3, [r7, #4]
 800c25c:	6a1b      	ldr	r3, [r3, #32]
 800c25e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c260:	687b      	ldr	r3, [r7, #4]
 800c262:	6a1b      	ldr	r3, [r3, #32]
 800c264:	f023 0210 	bic.w	r2, r3, #16
 800c268:	687b      	ldr	r3, [r7, #4]
 800c26a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c26c:	687b      	ldr	r3, [r7, #4]
 800c26e:	685b      	ldr	r3, [r3, #4]
 800c270:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c272:	687b      	ldr	r3, [r7, #4]
 800c274:	699b      	ldr	r3, [r3, #24]
 800c276:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800c278:	68fa      	ldr	r2, [r7, #12]
 800c27a:	4b2e      	ldr	r3, [pc, #184]	@ (800c334 <TIM_OC2_SetConfig+0xe4>)
 800c27c:	4013      	ands	r3, r2
 800c27e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800c280:	68fb      	ldr	r3, [r7, #12]
 800c282:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c286:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c288:	683b      	ldr	r3, [r7, #0]
 800c28a:	681b      	ldr	r3, [r3, #0]
 800c28c:	021b      	lsls	r3, r3, #8
 800c28e:	68fa      	ldr	r2, [r7, #12]
 800c290:	4313      	orrs	r3, r2
 800c292:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800c294:	697b      	ldr	r3, [r7, #20]
 800c296:	f023 0320 	bic.w	r3, r3, #32
 800c29a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800c29c:	683b      	ldr	r3, [r7, #0]
 800c29e:	689b      	ldr	r3, [r3, #8]
 800c2a0:	011b      	lsls	r3, r3, #4
 800c2a2:	697a      	ldr	r2, [r7, #20]
 800c2a4:	4313      	orrs	r3, r2
 800c2a6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800c2a8:	687b      	ldr	r3, [r7, #4]
 800c2aa:	4a23      	ldr	r2, [pc, #140]	@ (800c338 <TIM_OC2_SetConfig+0xe8>)
 800c2ac:	4293      	cmp	r3, r2
 800c2ae:	d003      	beq.n	800c2b8 <TIM_OC2_SetConfig+0x68>
 800c2b0:	687b      	ldr	r3, [r7, #4]
 800c2b2:	4a22      	ldr	r2, [pc, #136]	@ (800c33c <TIM_OC2_SetConfig+0xec>)
 800c2b4:	4293      	cmp	r3, r2
 800c2b6:	d10d      	bne.n	800c2d4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800c2b8:	697b      	ldr	r3, [r7, #20]
 800c2ba:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c2be:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800c2c0:	683b      	ldr	r3, [r7, #0]
 800c2c2:	68db      	ldr	r3, [r3, #12]
 800c2c4:	011b      	lsls	r3, r3, #4
 800c2c6:	697a      	ldr	r2, [r7, #20]
 800c2c8:	4313      	orrs	r3, r2
 800c2ca:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800c2cc:	697b      	ldr	r3, [r7, #20]
 800c2ce:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c2d2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c2d4:	687b      	ldr	r3, [r7, #4]
 800c2d6:	4a18      	ldr	r2, [pc, #96]	@ (800c338 <TIM_OC2_SetConfig+0xe8>)
 800c2d8:	4293      	cmp	r3, r2
 800c2da:	d003      	beq.n	800c2e4 <TIM_OC2_SetConfig+0x94>
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	4a17      	ldr	r2, [pc, #92]	@ (800c33c <TIM_OC2_SetConfig+0xec>)
 800c2e0:	4293      	cmp	r3, r2
 800c2e2:	d113      	bne.n	800c30c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800c2e4:	693b      	ldr	r3, [r7, #16]
 800c2e6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800c2ea:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800c2ec:	693b      	ldr	r3, [r7, #16]
 800c2ee:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800c2f2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800c2f4:	683b      	ldr	r3, [r7, #0]
 800c2f6:	695b      	ldr	r3, [r3, #20]
 800c2f8:	009b      	lsls	r3, r3, #2
 800c2fa:	693a      	ldr	r2, [r7, #16]
 800c2fc:	4313      	orrs	r3, r2
 800c2fe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800c300:	683b      	ldr	r3, [r7, #0]
 800c302:	699b      	ldr	r3, [r3, #24]
 800c304:	009b      	lsls	r3, r3, #2
 800c306:	693a      	ldr	r2, [r7, #16]
 800c308:	4313      	orrs	r3, r2
 800c30a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c30c:	687b      	ldr	r3, [r7, #4]
 800c30e:	693a      	ldr	r2, [r7, #16]
 800c310:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c312:	687b      	ldr	r3, [r7, #4]
 800c314:	68fa      	ldr	r2, [r7, #12]
 800c316:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800c318:	683b      	ldr	r3, [r7, #0]
 800c31a:	685a      	ldr	r2, [r3, #4]
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	697a      	ldr	r2, [r7, #20]
 800c324:	621a      	str	r2, [r3, #32]
}
 800c326:	bf00      	nop
 800c328:	371c      	adds	r7, #28
 800c32a:	46bd      	mov	sp, r7
 800c32c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c330:	4770      	bx	lr
 800c332:	bf00      	nop
 800c334:	feff8fff 	.word	0xfeff8fff
 800c338:	40010000 	.word	0x40010000
 800c33c:	40010400 	.word	0x40010400

0800c340 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c340:	b480      	push	{r7}
 800c342:	b087      	sub	sp, #28
 800c344:	af00      	add	r7, sp, #0
 800c346:	6078      	str	r0, [r7, #4]
 800c348:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c34a:	687b      	ldr	r3, [r7, #4]
 800c34c:	6a1b      	ldr	r3, [r3, #32]
 800c34e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800c350:	687b      	ldr	r3, [r7, #4]
 800c352:	6a1b      	ldr	r3, [r3, #32]
 800c354:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800c358:	687b      	ldr	r3, [r7, #4]
 800c35a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c35c:	687b      	ldr	r3, [r7, #4]
 800c35e:	685b      	ldr	r3, [r3, #4]
 800c360:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c362:	687b      	ldr	r3, [r7, #4]
 800c364:	69db      	ldr	r3, [r3, #28]
 800c366:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800c368:	68fa      	ldr	r2, [r7, #12]
 800c36a:	4b2d      	ldr	r3, [pc, #180]	@ (800c420 <TIM_OC3_SetConfig+0xe0>)
 800c36c:	4013      	ands	r3, r2
 800c36e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800c370:	68fb      	ldr	r3, [r7, #12]
 800c372:	f023 0303 	bic.w	r3, r3, #3
 800c376:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c378:	683b      	ldr	r3, [r7, #0]
 800c37a:	681b      	ldr	r3, [r3, #0]
 800c37c:	68fa      	ldr	r2, [r7, #12]
 800c37e:	4313      	orrs	r3, r2
 800c380:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800c382:	697b      	ldr	r3, [r7, #20]
 800c384:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800c388:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800c38a:	683b      	ldr	r3, [r7, #0]
 800c38c:	689b      	ldr	r3, [r3, #8]
 800c38e:	021b      	lsls	r3, r3, #8
 800c390:	697a      	ldr	r2, [r7, #20]
 800c392:	4313      	orrs	r3, r2
 800c394:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800c396:	687b      	ldr	r3, [r7, #4]
 800c398:	4a22      	ldr	r2, [pc, #136]	@ (800c424 <TIM_OC3_SetConfig+0xe4>)
 800c39a:	4293      	cmp	r3, r2
 800c39c:	d003      	beq.n	800c3a6 <TIM_OC3_SetConfig+0x66>
 800c39e:	687b      	ldr	r3, [r7, #4]
 800c3a0:	4a21      	ldr	r2, [pc, #132]	@ (800c428 <TIM_OC3_SetConfig+0xe8>)
 800c3a2:	4293      	cmp	r3, r2
 800c3a4:	d10d      	bne.n	800c3c2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800c3a6:	697b      	ldr	r3, [r7, #20]
 800c3a8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800c3ac:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800c3ae:	683b      	ldr	r3, [r7, #0]
 800c3b0:	68db      	ldr	r3, [r3, #12]
 800c3b2:	021b      	lsls	r3, r3, #8
 800c3b4:	697a      	ldr	r2, [r7, #20]
 800c3b6:	4313      	orrs	r3, r2
 800c3b8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800c3ba:	697b      	ldr	r3, [r7, #20]
 800c3bc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800c3c0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c3c2:	687b      	ldr	r3, [r7, #4]
 800c3c4:	4a17      	ldr	r2, [pc, #92]	@ (800c424 <TIM_OC3_SetConfig+0xe4>)
 800c3c6:	4293      	cmp	r3, r2
 800c3c8:	d003      	beq.n	800c3d2 <TIM_OC3_SetConfig+0x92>
 800c3ca:	687b      	ldr	r3, [r7, #4]
 800c3cc:	4a16      	ldr	r2, [pc, #88]	@ (800c428 <TIM_OC3_SetConfig+0xe8>)
 800c3ce:	4293      	cmp	r3, r2
 800c3d0:	d113      	bne.n	800c3fa <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800c3d2:	693b      	ldr	r3, [r7, #16]
 800c3d4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c3d8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800c3da:	693b      	ldr	r3, [r7, #16]
 800c3dc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800c3e0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800c3e2:	683b      	ldr	r3, [r7, #0]
 800c3e4:	695b      	ldr	r3, [r3, #20]
 800c3e6:	011b      	lsls	r3, r3, #4
 800c3e8:	693a      	ldr	r2, [r7, #16]
 800c3ea:	4313      	orrs	r3, r2
 800c3ec:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800c3ee:	683b      	ldr	r3, [r7, #0]
 800c3f0:	699b      	ldr	r3, [r3, #24]
 800c3f2:	011b      	lsls	r3, r3, #4
 800c3f4:	693a      	ldr	r2, [r7, #16]
 800c3f6:	4313      	orrs	r3, r2
 800c3f8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c3fa:	687b      	ldr	r3, [r7, #4]
 800c3fc:	693a      	ldr	r2, [r7, #16]
 800c3fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c400:	687b      	ldr	r3, [r7, #4]
 800c402:	68fa      	ldr	r2, [r7, #12]
 800c404:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800c406:	683b      	ldr	r3, [r7, #0]
 800c408:	685a      	ldr	r2, [r3, #4]
 800c40a:	687b      	ldr	r3, [r7, #4]
 800c40c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c40e:	687b      	ldr	r3, [r7, #4]
 800c410:	697a      	ldr	r2, [r7, #20]
 800c412:	621a      	str	r2, [r3, #32]
}
 800c414:	bf00      	nop
 800c416:	371c      	adds	r7, #28
 800c418:	46bd      	mov	sp, r7
 800c41a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c41e:	4770      	bx	lr
 800c420:	fffeff8f 	.word	0xfffeff8f
 800c424:	40010000 	.word	0x40010000
 800c428:	40010400 	.word	0x40010400

0800c42c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c42c:	b480      	push	{r7}
 800c42e:	b087      	sub	sp, #28
 800c430:	af00      	add	r7, sp, #0
 800c432:	6078      	str	r0, [r7, #4]
 800c434:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c436:	687b      	ldr	r3, [r7, #4]
 800c438:	6a1b      	ldr	r3, [r3, #32]
 800c43a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800c43c:	687b      	ldr	r3, [r7, #4]
 800c43e:	6a1b      	ldr	r3, [r3, #32]
 800c440:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800c444:	687b      	ldr	r3, [r7, #4]
 800c446:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c448:	687b      	ldr	r3, [r7, #4]
 800c44a:	685b      	ldr	r3, [r3, #4]
 800c44c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c44e:	687b      	ldr	r3, [r7, #4]
 800c450:	69db      	ldr	r3, [r3, #28]
 800c452:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800c454:	68fa      	ldr	r2, [r7, #12]
 800c456:	4b1e      	ldr	r3, [pc, #120]	@ (800c4d0 <TIM_OC4_SetConfig+0xa4>)
 800c458:	4013      	ands	r3, r2
 800c45a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800c45c:	68fb      	ldr	r3, [r7, #12]
 800c45e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c462:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c464:	683b      	ldr	r3, [r7, #0]
 800c466:	681b      	ldr	r3, [r3, #0]
 800c468:	021b      	lsls	r3, r3, #8
 800c46a:	68fa      	ldr	r2, [r7, #12]
 800c46c:	4313      	orrs	r3, r2
 800c46e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800c470:	693b      	ldr	r3, [r7, #16]
 800c472:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800c476:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800c478:	683b      	ldr	r3, [r7, #0]
 800c47a:	689b      	ldr	r3, [r3, #8]
 800c47c:	031b      	lsls	r3, r3, #12
 800c47e:	693a      	ldr	r2, [r7, #16]
 800c480:	4313      	orrs	r3, r2
 800c482:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c484:	687b      	ldr	r3, [r7, #4]
 800c486:	4a13      	ldr	r2, [pc, #76]	@ (800c4d4 <TIM_OC4_SetConfig+0xa8>)
 800c488:	4293      	cmp	r3, r2
 800c48a:	d003      	beq.n	800c494 <TIM_OC4_SetConfig+0x68>
 800c48c:	687b      	ldr	r3, [r7, #4]
 800c48e:	4a12      	ldr	r2, [pc, #72]	@ (800c4d8 <TIM_OC4_SetConfig+0xac>)
 800c490:	4293      	cmp	r3, r2
 800c492:	d109      	bne.n	800c4a8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800c494:	697b      	ldr	r3, [r7, #20]
 800c496:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c49a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800c49c:	683b      	ldr	r3, [r7, #0]
 800c49e:	695b      	ldr	r3, [r3, #20]
 800c4a0:	019b      	lsls	r3, r3, #6
 800c4a2:	697a      	ldr	r2, [r7, #20]
 800c4a4:	4313      	orrs	r3, r2
 800c4a6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c4a8:	687b      	ldr	r3, [r7, #4]
 800c4aa:	697a      	ldr	r2, [r7, #20]
 800c4ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c4ae:	687b      	ldr	r3, [r7, #4]
 800c4b0:	68fa      	ldr	r2, [r7, #12]
 800c4b2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800c4b4:	683b      	ldr	r3, [r7, #0]
 800c4b6:	685a      	ldr	r2, [r3, #4]
 800c4b8:	687b      	ldr	r3, [r7, #4]
 800c4ba:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c4bc:	687b      	ldr	r3, [r7, #4]
 800c4be:	693a      	ldr	r2, [r7, #16]
 800c4c0:	621a      	str	r2, [r3, #32]
}
 800c4c2:	bf00      	nop
 800c4c4:	371c      	adds	r7, #28
 800c4c6:	46bd      	mov	sp, r7
 800c4c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4cc:	4770      	bx	lr
 800c4ce:	bf00      	nop
 800c4d0:	feff8fff 	.word	0xfeff8fff
 800c4d4:	40010000 	.word	0x40010000
 800c4d8:	40010400 	.word	0x40010400

0800c4dc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800c4dc:	b480      	push	{r7}
 800c4de:	b087      	sub	sp, #28
 800c4e0:	af00      	add	r7, sp, #0
 800c4e2:	6078      	str	r0, [r7, #4]
 800c4e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	6a1b      	ldr	r3, [r3, #32]
 800c4ea:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800c4ec:	687b      	ldr	r3, [r7, #4]
 800c4ee:	6a1b      	ldr	r3, [r3, #32]
 800c4f0:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800c4f4:	687b      	ldr	r3, [r7, #4]
 800c4f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c4f8:	687b      	ldr	r3, [r7, #4]
 800c4fa:	685b      	ldr	r3, [r3, #4]
 800c4fc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800c4fe:	687b      	ldr	r3, [r7, #4]
 800c500:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c502:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800c504:	68fa      	ldr	r2, [r7, #12]
 800c506:	4b1b      	ldr	r3, [pc, #108]	@ (800c574 <TIM_OC5_SetConfig+0x98>)
 800c508:	4013      	ands	r3, r2
 800c50a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c50c:	683b      	ldr	r3, [r7, #0]
 800c50e:	681b      	ldr	r3, [r3, #0]
 800c510:	68fa      	ldr	r2, [r7, #12]
 800c512:	4313      	orrs	r3, r2
 800c514:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800c516:	693b      	ldr	r3, [r7, #16]
 800c518:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800c51c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800c51e:	683b      	ldr	r3, [r7, #0]
 800c520:	689b      	ldr	r3, [r3, #8]
 800c522:	041b      	lsls	r3, r3, #16
 800c524:	693a      	ldr	r2, [r7, #16]
 800c526:	4313      	orrs	r3, r2
 800c528:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	4a12      	ldr	r2, [pc, #72]	@ (800c578 <TIM_OC5_SetConfig+0x9c>)
 800c52e:	4293      	cmp	r3, r2
 800c530:	d003      	beq.n	800c53a <TIM_OC5_SetConfig+0x5e>
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	4a11      	ldr	r2, [pc, #68]	@ (800c57c <TIM_OC5_SetConfig+0xa0>)
 800c536:	4293      	cmp	r3, r2
 800c538:	d109      	bne.n	800c54e <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800c53a:	697b      	ldr	r3, [r7, #20]
 800c53c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c540:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800c542:	683b      	ldr	r3, [r7, #0]
 800c544:	695b      	ldr	r3, [r3, #20]
 800c546:	021b      	lsls	r3, r3, #8
 800c548:	697a      	ldr	r2, [r7, #20]
 800c54a:	4313      	orrs	r3, r2
 800c54c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c54e:	687b      	ldr	r3, [r7, #4]
 800c550:	697a      	ldr	r2, [r7, #20]
 800c552:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	68fa      	ldr	r2, [r7, #12]
 800c558:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800c55a:	683b      	ldr	r3, [r7, #0]
 800c55c:	685a      	ldr	r2, [r3, #4]
 800c55e:	687b      	ldr	r3, [r7, #4]
 800c560:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	693a      	ldr	r2, [r7, #16]
 800c566:	621a      	str	r2, [r3, #32]
}
 800c568:	bf00      	nop
 800c56a:	371c      	adds	r7, #28
 800c56c:	46bd      	mov	sp, r7
 800c56e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c572:	4770      	bx	lr
 800c574:	fffeff8f 	.word	0xfffeff8f
 800c578:	40010000 	.word	0x40010000
 800c57c:	40010400 	.word	0x40010400

0800c580 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800c580:	b480      	push	{r7}
 800c582:	b087      	sub	sp, #28
 800c584:	af00      	add	r7, sp, #0
 800c586:	6078      	str	r0, [r7, #4]
 800c588:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c58a:	687b      	ldr	r3, [r7, #4]
 800c58c:	6a1b      	ldr	r3, [r3, #32]
 800c58e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	6a1b      	ldr	r3, [r3, #32]
 800c594:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800c598:	687b      	ldr	r3, [r7, #4]
 800c59a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c59c:	687b      	ldr	r3, [r7, #4]
 800c59e:	685b      	ldr	r3, [r3, #4]
 800c5a0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800c5a2:	687b      	ldr	r3, [r7, #4]
 800c5a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c5a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800c5a8:	68fa      	ldr	r2, [r7, #12]
 800c5aa:	4b1c      	ldr	r3, [pc, #112]	@ (800c61c <TIM_OC6_SetConfig+0x9c>)
 800c5ac:	4013      	ands	r3, r2
 800c5ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c5b0:	683b      	ldr	r3, [r7, #0]
 800c5b2:	681b      	ldr	r3, [r3, #0]
 800c5b4:	021b      	lsls	r3, r3, #8
 800c5b6:	68fa      	ldr	r2, [r7, #12]
 800c5b8:	4313      	orrs	r3, r2
 800c5ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800c5bc:	693b      	ldr	r3, [r7, #16]
 800c5be:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800c5c2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800c5c4:	683b      	ldr	r3, [r7, #0]
 800c5c6:	689b      	ldr	r3, [r3, #8]
 800c5c8:	051b      	lsls	r3, r3, #20
 800c5ca:	693a      	ldr	r2, [r7, #16]
 800c5cc:	4313      	orrs	r3, r2
 800c5ce:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c5d0:	687b      	ldr	r3, [r7, #4]
 800c5d2:	4a13      	ldr	r2, [pc, #76]	@ (800c620 <TIM_OC6_SetConfig+0xa0>)
 800c5d4:	4293      	cmp	r3, r2
 800c5d6:	d003      	beq.n	800c5e0 <TIM_OC6_SetConfig+0x60>
 800c5d8:	687b      	ldr	r3, [r7, #4]
 800c5da:	4a12      	ldr	r2, [pc, #72]	@ (800c624 <TIM_OC6_SetConfig+0xa4>)
 800c5dc:	4293      	cmp	r3, r2
 800c5de:	d109      	bne.n	800c5f4 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800c5e0:	697b      	ldr	r3, [r7, #20]
 800c5e2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800c5e6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800c5e8:	683b      	ldr	r3, [r7, #0]
 800c5ea:	695b      	ldr	r3, [r3, #20]
 800c5ec:	029b      	lsls	r3, r3, #10
 800c5ee:	697a      	ldr	r2, [r7, #20]
 800c5f0:	4313      	orrs	r3, r2
 800c5f2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c5f4:	687b      	ldr	r3, [r7, #4]
 800c5f6:	697a      	ldr	r2, [r7, #20]
 800c5f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800c5fa:	687b      	ldr	r3, [r7, #4]
 800c5fc:	68fa      	ldr	r2, [r7, #12]
 800c5fe:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800c600:	683b      	ldr	r3, [r7, #0]
 800c602:	685a      	ldr	r2, [r3, #4]
 800c604:	687b      	ldr	r3, [r7, #4]
 800c606:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c608:	687b      	ldr	r3, [r7, #4]
 800c60a:	693a      	ldr	r2, [r7, #16]
 800c60c:	621a      	str	r2, [r3, #32]
}
 800c60e:	bf00      	nop
 800c610:	371c      	adds	r7, #28
 800c612:	46bd      	mov	sp, r7
 800c614:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c618:	4770      	bx	lr
 800c61a:	bf00      	nop
 800c61c:	feff8fff 	.word	0xfeff8fff
 800c620:	40010000 	.word	0x40010000
 800c624:	40010400 	.word	0x40010400

0800c628 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c628:	b480      	push	{r7}
 800c62a:	b087      	sub	sp, #28
 800c62c:	af00      	add	r7, sp, #0
 800c62e:	60f8      	str	r0, [r7, #12]
 800c630:	60b9      	str	r1, [r7, #8]
 800c632:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800c634:	68fb      	ldr	r3, [r7, #12]
 800c636:	6a1b      	ldr	r3, [r3, #32]
 800c638:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c63a:	68fb      	ldr	r3, [r7, #12]
 800c63c:	6a1b      	ldr	r3, [r3, #32]
 800c63e:	f023 0201 	bic.w	r2, r3, #1
 800c642:	68fb      	ldr	r3, [r7, #12]
 800c644:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c646:	68fb      	ldr	r3, [r7, #12]
 800c648:	699b      	ldr	r3, [r3, #24]
 800c64a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800c64c:	693b      	ldr	r3, [r7, #16]
 800c64e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800c652:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800c654:	687b      	ldr	r3, [r7, #4]
 800c656:	011b      	lsls	r3, r3, #4
 800c658:	693a      	ldr	r2, [r7, #16]
 800c65a:	4313      	orrs	r3, r2
 800c65c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800c65e:	697b      	ldr	r3, [r7, #20]
 800c660:	f023 030a 	bic.w	r3, r3, #10
 800c664:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800c666:	697a      	ldr	r2, [r7, #20]
 800c668:	68bb      	ldr	r3, [r7, #8]
 800c66a:	4313      	orrs	r3, r2
 800c66c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800c66e:	68fb      	ldr	r3, [r7, #12]
 800c670:	693a      	ldr	r2, [r7, #16]
 800c672:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c674:	68fb      	ldr	r3, [r7, #12]
 800c676:	697a      	ldr	r2, [r7, #20]
 800c678:	621a      	str	r2, [r3, #32]
}
 800c67a:	bf00      	nop
 800c67c:	371c      	adds	r7, #28
 800c67e:	46bd      	mov	sp, r7
 800c680:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c684:	4770      	bx	lr

0800c686 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c686:	b480      	push	{r7}
 800c688:	b087      	sub	sp, #28
 800c68a:	af00      	add	r7, sp, #0
 800c68c:	60f8      	str	r0, [r7, #12]
 800c68e:	60b9      	str	r1, [r7, #8]
 800c690:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800c692:	68fb      	ldr	r3, [r7, #12]
 800c694:	6a1b      	ldr	r3, [r3, #32]
 800c696:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c698:	68fb      	ldr	r3, [r7, #12]
 800c69a:	6a1b      	ldr	r3, [r3, #32]
 800c69c:	f023 0210 	bic.w	r2, r3, #16
 800c6a0:	68fb      	ldr	r3, [r7, #12]
 800c6a2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c6a4:	68fb      	ldr	r3, [r7, #12]
 800c6a6:	699b      	ldr	r3, [r3, #24]
 800c6a8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800c6aa:	693b      	ldr	r3, [r7, #16]
 800c6ac:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800c6b0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800c6b2:	687b      	ldr	r3, [r7, #4]
 800c6b4:	031b      	lsls	r3, r3, #12
 800c6b6:	693a      	ldr	r2, [r7, #16]
 800c6b8:	4313      	orrs	r3, r2
 800c6ba:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800c6bc:	697b      	ldr	r3, [r7, #20]
 800c6be:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800c6c2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800c6c4:	68bb      	ldr	r3, [r7, #8]
 800c6c6:	011b      	lsls	r3, r3, #4
 800c6c8:	697a      	ldr	r2, [r7, #20]
 800c6ca:	4313      	orrs	r3, r2
 800c6cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800c6ce:	68fb      	ldr	r3, [r7, #12]
 800c6d0:	693a      	ldr	r2, [r7, #16]
 800c6d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c6d4:	68fb      	ldr	r3, [r7, #12]
 800c6d6:	697a      	ldr	r2, [r7, #20]
 800c6d8:	621a      	str	r2, [r3, #32]
}
 800c6da:	bf00      	nop
 800c6dc:	371c      	adds	r7, #28
 800c6de:	46bd      	mov	sp, r7
 800c6e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6e4:	4770      	bx	lr

0800c6e6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800c6e6:	b480      	push	{r7}
 800c6e8:	b085      	sub	sp, #20
 800c6ea:	af00      	add	r7, sp, #0
 800c6ec:	6078      	str	r0, [r7, #4]
 800c6ee:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800c6f0:	687b      	ldr	r3, [r7, #4]
 800c6f2:	689b      	ldr	r3, [r3, #8]
 800c6f4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800c6f6:	68fb      	ldr	r3, [r7, #12]
 800c6f8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c6fc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800c6fe:	683a      	ldr	r2, [r7, #0]
 800c700:	68fb      	ldr	r3, [r7, #12]
 800c702:	4313      	orrs	r3, r2
 800c704:	f043 0307 	orr.w	r3, r3, #7
 800c708:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c70a:	687b      	ldr	r3, [r7, #4]
 800c70c:	68fa      	ldr	r2, [r7, #12]
 800c70e:	609a      	str	r2, [r3, #8]
}
 800c710:	bf00      	nop
 800c712:	3714      	adds	r7, #20
 800c714:	46bd      	mov	sp, r7
 800c716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c71a:	4770      	bx	lr

0800c71c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800c71c:	b480      	push	{r7}
 800c71e:	b087      	sub	sp, #28
 800c720:	af00      	add	r7, sp, #0
 800c722:	60f8      	str	r0, [r7, #12]
 800c724:	60b9      	str	r1, [r7, #8]
 800c726:	607a      	str	r2, [r7, #4]
 800c728:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800c72a:	68fb      	ldr	r3, [r7, #12]
 800c72c:	689b      	ldr	r3, [r3, #8]
 800c72e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c730:	697b      	ldr	r3, [r7, #20]
 800c732:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800c736:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800c738:	683b      	ldr	r3, [r7, #0]
 800c73a:	021a      	lsls	r2, r3, #8
 800c73c:	687b      	ldr	r3, [r7, #4]
 800c73e:	431a      	orrs	r2, r3
 800c740:	68bb      	ldr	r3, [r7, #8]
 800c742:	4313      	orrs	r3, r2
 800c744:	697a      	ldr	r2, [r7, #20]
 800c746:	4313      	orrs	r3, r2
 800c748:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c74a:	68fb      	ldr	r3, [r7, #12]
 800c74c:	697a      	ldr	r2, [r7, #20]
 800c74e:	609a      	str	r2, [r3, #8]
}
 800c750:	bf00      	nop
 800c752:	371c      	adds	r7, #28
 800c754:	46bd      	mov	sp, r7
 800c756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c75a:	4770      	bx	lr

0800c75c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800c75c:	b480      	push	{r7}
 800c75e:	b085      	sub	sp, #20
 800c760:	af00      	add	r7, sp, #0
 800c762:	6078      	str	r0, [r7, #4]
 800c764:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c766:	687b      	ldr	r3, [r7, #4]
 800c768:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c76c:	2b01      	cmp	r3, #1
 800c76e:	d101      	bne.n	800c774 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800c770:	2302      	movs	r3, #2
 800c772:	e06d      	b.n	800c850 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	2201      	movs	r2, #1
 800c778:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c77c:	687b      	ldr	r3, [r7, #4]
 800c77e:	2202      	movs	r2, #2
 800c780:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800c784:	687b      	ldr	r3, [r7, #4]
 800c786:	681b      	ldr	r3, [r3, #0]
 800c788:	685b      	ldr	r3, [r3, #4]
 800c78a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c78c:	687b      	ldr	r3, [r7, #4]
 800c78e:	681b      	ldr	r3, [r3, #0]
 800c790:	689b      	ldr	r3, [r3, #8]
 800c792:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800c794:	687b      	ldr	r3, [r7, #4]
 800c796:	681b      	ldr	r3, [r3, #0]
 800c798:	4a30      	ldr	r2, [pc, #192]	@ (800c85c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800c79a:	4293      	cmp	r3, r2
 800c79c:	d004      	beq.n	800c7a8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800c79e:	687b      	ldr	r3, [r7, #4]
 800c7a0:	681b      	ldr	r3, [r3, #0]
 800c7a2:	4a2f      	ldr	r2, [pc, #188]	@ (800c860 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800c7a4:	4293      	cmp	r3, r2
 800c7a6:	d108      	bne.n	800c7ba <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800c7a8:	68fb      	ldr	r3, [r7, #12]
 800c7aa:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800c7ae:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800c7b0:	683b      	ldr	r3, [r7, #0]
 800c7b2:	685b      	ldr	r3, [r3, #4]
 800c7b4:	68fa      	ldr	r2, [r7, #12]
 800c7b6:	4313      	orrs	r3, r2
 800c7b8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800c7ba:	68fb      	ldr	r3, [r7, #12]
 800c7bc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c7c0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800c7c2:	683b      	ldr	r3, [r7, #0]
 800c7c4:	681b      	ldr	r3, [r3, #0]
 800c7c6:	68fa      	ldr	r2, [r7, #12]
 800c7c8:	4313      	orrs	r3, r2
 800c7ca:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800c7cc:	687b      	ldr	r3, [r7, #4]
 800c7ce:	681b      	ldr	r3, [r3, #0]
 800c7d0:	68fa      	ldr	r2, [r7, #12]
 800c7d2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c7d4:	687b      	ldr	r3, [r7, #4]
 800c7d6:	681b      	ldr	r3, [r3, #0]
 800c7d8:	4a20      	ldr	r2, [pc, #128]	@ (800c85c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800c7da:	4293      	cmp	r3, r2
 800c7dc:	d022      	beq.n	800c824 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c7de:	687b      	ldr	r3, [r7, #4]
 800c7e0:	681b      	ldr	r3, [r3, #0]
 800c7e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c7e6:	d01d      	beq.n	800c824 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c7e8:	687b      	ldr	r3, [r7, #4]
 800c7ea:	681b      	ldr	r3, [r3, #0]
 800c7ec:	4a1d      	ldr	r2, [pc, #116]	@ (800c864 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800c7ee:	4293      	cmp	r3, r2
 800c7f0:	d018      	beq.n	800c824 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c7f2:	687b      	ldr	r3, [r7, #4]
 800c7f4:	681b      	ldr	r3, [r3, #0]
 800c7f6:	4a1c      	ldr	r2, [pc, #112]	@ (800c868 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800c7f8:	4293      	cmp	r3, r2
 800c7fa:	d013      	beq.n	800c824 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c7fc:	687b      	ldr	r3, [r7, #4]
 800c7fe:	681b      	ldr	r3, [r3, #0]
 800c800:	4a1a      	ldr	r2, [pc, #104]	@ (800c86c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800c802:	4293      	cmp	r3, r2
 800c804:	d00e      	beq.n	800c824 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c806:	687b      	ldr	r3, [r7, #4]
 800c808:	681b      	ldr	r3, [r3, #0]
 800c80a:	4a15      	ldr	r2, [pc, #84]	@ (800c860 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800c80c:	4293      	cmp	r3, r2
 800c80e:	d009      	beq.n	800c824 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c810:	687b      	ldr	r3, [r7, #4]
 800c812:	681b      	ldr	r3, [r3, #0]
 800c814:	4a16      	ldr	r2, [pc, #88]	@ (800c870 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800c816:	4293      	cmp	r3, r2
 800c818:	d004      	beq.n	800c824 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c81a:	687b      	ldr	r3, [r7, #4]
 800c81c:	681b      	ldr	r3, [r3, #0]
 800c81e:	4a15      	ldr	r2, [pc, #84]	@ (800c874 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800c820:	4293      	cmp	r3, r2
 800c822:	d10c      	bne.n	800c83e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800c824:	68bb      	ldr	r3, [r7, #8]
 800c826:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c82a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800c82c:	683b      	ldr	r3, [r7, #0]
 800c82e:	689b      	ldr	r3, [r3, #8]
 800c830:	68ba      	ldr	r2, [r7, #8]
 800c832:	4313      	orrs	r3, r2
 800c834:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800c836:	687b      	ldr	r3, [r7, #4]
 800c838:	681b      	ldr	r3, [r3, #0]
 800c83a:	68ba      	ldr	r2, [r7, #8]
 800c83c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800c83e:	687b      	ldr	r3, [r7, #4]
 800c840:	2201      	movs	r2, #1
 800c842:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	2200      	movs	r2, #0
 800c84a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800c84e:	2300      	movs	r3, #0
}
 800c850:	4618      	mov	r0, r3
 800c852:	3714      	adds	r7, #20
 800c854:	46bd      	mov	sp, r7
 800c856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c85a:	4770      	bx	lr
 800c85c:	40010000 	.word	0x40010000
 800c860:	40010400 	.word	0x40010400
 800c864:	40000400 	.word	0x40000400
 800c868:	40000800 	.word	0x40000800
 800c86c:	40000c00 	.word	0x40000c00
 800c870:	40014000 	.word	0x40014000
 800c874:	40001800 	.word	0x40001800

0800c878 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800c878:	b480      	push	{r7}
 800c87a:	b085      	sub	sp, #20
 800c87c:	af00      	add	r7, sp, #0
 800c87e:	6078      	str	r0, [r7, #4]
 800c880:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800c882:	2300      	movs	r3, #0
 800c884:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800c886:	687b      	ldr	r3, [r7, #4]
 800c888:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c88c:	2b01      	cmp	r3, #1
 800c88e:	d101      	bne.n	800c894 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800c890:	2302      	movs	r3, #2
 800c892:	e065      	b.n	800c960 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800c894:	687b      	ldr	r3, [r7, #4]
 800c896:	2201      	movs	r2, #1
 800c898:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800c89c:	68fb      	ldr	r3, [r7, #12]
 800c89e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800c8a2:	683b      	ldr	r3, [r7, #0]
 800c8a4:	68db      	ldr	r3, [r3, #12]
 800c8a6:	4313      	orrs	r3, r2
 800c8a8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800c8aa:	68fb      	ldr	r3, [r7, #12]
 800c8ac:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800c8b0:	683b      	ldr	r3, [r7, #0]
 800c8b2:	689b      	ldr	r3, [r3, #8]
 800c8b4:	4313      	orrs	r3, r2
 800c8b6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800c8b8:	68fb      	ldr	r3, [r7, #12]
 800c8ba:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800c8be:	683b      	ldr	r3, [r7, #0]
 800c8c0:	685b      	ldr	r3, [r3, #4]
 800c8c2:	4313      	orrs	r3, r2
 800c8c4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800c8c6:	68fb      	ldr	r3, [r7, #12]
 800c8c8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800c8cc:	683b      	ldr	r3, [r7, #0]
 800c8ce:	681b      	ldr	r3, [r3, #0]
 800c8d0:	4313      	orrs	r3, r2
 800c8d2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800c8d4:	68fb      	ldr	r3, [r7, #12]
 800c8d6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800c8da:	683b      	ldr	r3, [r7, #0]
 800c8dc:	691b      	ldr	r3, [r3, #16]
 800c8de:	4313      	orrs	r3, r2
 800c8e0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800c8e2:	68fb      	ldr	r3, [r7, #12]
 800c8e4:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800c8e8:	683b      	ldr	r3, [r7, #0]
 800c8ea:	695b      	ldr	r3, [r3, #20]
 800c8ec:	4313      	orrs	r3, r2
 800c8ee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800c8f0:	68fb      	ldr	r3, [r7, #12]
 800c8f2:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800c8f6:	683b      	ldr	r3, [r7, #0]
 800c8f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c8fa:	4313      	orrs	r3, r2
 800c8fc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800c8fe:	68fb      	ldr	r3, [r7, #12]
 800c900:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800c904:	683b      	ldr	r3, [r7, #0]
 800c906:	699b      	ldr	r3, [r3, #24]
 800c908:	041b      	lsls	r3, r3, #16
 800c90a:	4313      	orrs	r3, r2
 800c90c:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800c90e:	687b      	ldr	r3, [r7, #4]
 800c910:	681b      	ldr	r3, [r3, #0]
 800c912:	4a16      	ldr	r2, [pc, #88]	@ (800c96c <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800c914:	4293      	cmp	r3, r2
 800c916:	d004      	beq.n	800c922 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800c918:	687b      	ldr	r3, [r7, #4]
 800c91a:	681b      	ldr	r3, [r3, #0]
 800c91c:	4a14      	ldr	r2, [pc, #80]	@ (800c970 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800c91e:	4293      	cmp	r3, r2
 800c920:	d115      	bne.n	800c94e <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800c922:	68fb      	ldr	r3, [r7, #12]
 800c924:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800c928:	683b      	ldr	r3, [r7, #0]
 800c92a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c92c:	051b      	lsls	r3, r3, #20
 800c92e:	4313      	orrs	r3, r2
 800c930:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800c932:	68fb      	ldr	r3, [r7, #12]
 800c934:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800c938:	683b      	ldr	r3, [r7, #0]
 800c93a:	69db      	ldr	r3, [r3, #28]
 800c93c:	4313      	orrs	r3, r2
 800c93e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800c940:	68fb      	ldr	r3, [r7, #12]
 800c942:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800c946:	683b      	ldr	r3, [r7, #0]
 800c948:	6a1b      	ldr	r3, [r3, #32]
 800c94a:	4313      	orrs	r3, r2
 800c94c:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800c94e:	687b      	ldr	r3, [r7, #4]
 800c950:	681b      	ldr	r3, [r3, #0]
 800c952:	68fa      	ldr	r2, [r7, #12]
 800c954:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800c956:	687b      	ldr	r3, [r7, #4]
 800c958:	2200      	movs	r2, #0
 800c95a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800c95e:	2300      	movs	r3, #0
}
 800c960:	4618      	mov	r0, r3
 800c962:	3714      	adds	r7, #20
 800c964:	46bd      	mov	sp, r7
 800c966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c96a:	4770      	bx	lr
 800c96c:	40010000 	.word	0x40010000
 800c970:	40010400 	.word	0x40010400

0800c974 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800c974:	b480      	push	{r7}
 800c976:	b083      	sub	sp, #12
 800c978:	af00      	add	r7, sp, #0
 800c97a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800c97c:	bf00      	nop
 800c97e:	370c      	adds	r7, #12
 800c980:	46bd      	mov	sp, r7
 800c982:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c986:	4770      	bx	lr

0800c988 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800c988:	b480      	push	{r7}
 800c98a:	b083      	sub	sp, #12
 800c98c:	af00      	add	r7, sp, #0
 800c98e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800c990:	bf00      	nop
 800c992:	370c      	adds	r7, #12
 800c994:	46bd      	mov	sp, r7
 800c996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c99a:	4770      	bx	lr

0800c99c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800c99c:	b480      	push	{r7}
 800c99e:	b083      	sub	sp, #12
 800c9a0:	af00      	add	r7, sp, #0
 800c9a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800c9a4:	bf00      	nop
 800c9a6:	370c      	adds	r7, #12
 800c9a8:	46bd      	mov	sp, r7
 800c9aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9ae:	4770      	bx	lr

0800c9b0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800c9b0:	b580      	push	{r7, lr}
 800c9b2:	b082      	sub	sp, #8
 800c9b4:	af00      	add	r7, sp, #0
 800c9b6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c9b8:	687b      	ldr	r3, [r7, #4]
 800c9ba:	2b00      	cmp	r3, #0
 800c9bc:	d101      	bne.n	800c9c2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800c9be:	2301      	movs	r3, #1
 800c9c0:	e040      	b.n	800ca44 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800c9c2:	687b      	ldr	r3, [r7, #4]
 800c9c4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c9c6:	2b00      	cmp	r3, #0
 800c9c8:	d106      	bne.n	800c9d8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c9ca:	687b      	ldr	r3, [r7, #4]
 800c9cc:	2200      	movs	r2, #0
 800c9ce:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800c9d2:	6878      	ldr	r0, [r7, #4]
 800c9d4:	f7f5 ffb2 	bl	800293c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c9d8:	687b      	ldr	r3, [r7, #4]
 800c9da:	2224      	movs	r2, #36	@ 0x24
 800c9dc:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800c9de:	687b      	ldr	r3, [r7, #4]
 800c9e0:	681b      	ldr	r3, [r3, #0]
 800c9e2:	681a      	ldr	r2, [r3, #0]
 800c9e4:	687b      	ldr	r3, [r7, #4]
 800c9e6:	681b      	ldr	r3, [r3, #0]
 800c9e8:	f022 0201 	bic.w	r2, r2, #1
 800c9ec:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800c9ee:	687b      	ldr	r3, [r7, #4]
 800c9f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c9f2:	2b00      	cmp	r3, #0
 800c9f4:	d002      	beq.n	800c9fc <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800c9f6:	6878      	ldr	r0, [r7, #4]
 800c9f8:	f000 fa8c 	bl	800cf14 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800c9fc:	6878      	ldr	r0, [r7, #4]
 800c9fe:	f000 f825 	bl	800ca4c <UART_SetConfig>
 800ca02:	4603      	mov	r3, r0
 800ca04:	2b01      	cmp	r3, #1
 800ca06:	d101      	bne.n	800ca0c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800ca08:	2301      	movs	r3, #1
 800ca0a:	e01b      	b.n	800ca44 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ca0c:	687b      	ldr	r3, [r7, #4]
 800ca0e:	681b      	ldr	r3, [r3, #0]
 800ca10:	685a      	ldr	r2, [r3, #4]
 800ca12:	687b      	ldr	r3, [r7, #4]
 800ca14:	681b      	ldr	r3, [r3, #0]
 800ca16:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800ca1a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ca1c:	687b      	ldr	r3, [r7, #4]
 800ca1e:	681b      	ldr	r3, [r3, #0]
 800ca20:	689a      	ldr	r2, [r3, #8]
 800ca22:	687b      	ldr	r3, [r7, #4]
 800ca24:	681b      	ldr	r3, [r3, #0]
 800ca26:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800ca2a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800ca2c:	687b      	ldr	r3, [r7, #4]
 800ca2e:	681b      	ldr	r3, [r3, #0]
 800ca30:	681a      	ldr	r2, [r3, #0]
 800ca32:	687b      	ldr	r3, [r7, #4]
 800ca34:	681b      	ldr	r3, [r3, #0]
 800ca36:	f042 0201 	orr.w	r2, r2, #1
 800ca3a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800ca3c:	6878      	ldr	r0, [r7, #4]
 800ca3e:	f000 fb0b 	bl	800d058 <UART_CheckIdleState>
 800ca42:	4603      	mov	r3, r0
}
 800ca44:	4618      	mov	r0, r3
 800ca46:	3708      	adds	r7, #8
 800ca48:	46bd      	mov	sp, r7
 800ca4a:	bd80      	pop	{r7, pc}

0800ca4c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ca4c:	b580      	push	{r7, lr}
 800ca4e:	b088      	sub	sp, #32
 800ca50:	af00      	add	r7, sp, #0
 800ca52:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800ca54:	2300      	movs	r3, #0
 800ca56:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800ca58:	687b      	ldr	r3, [r7, #4]
 800ca5a:	689a      	ldr	r2, [r3, #8]
 800ca5c:	687b      	ldr	r3, [r7, #4]
 800ca5e:	691b      	ldr	r3, [r3, #16]
 800ca60:	431a      	orrs	r2, r3
 800ca62:	687b      	ldr	r3, [r7, #4]
 800ca64:	695b      	ldr	r3, [r3, #20]
 800ca66:	431a      	orrs	r2, r3
 800ca68:	687b      	ldr	r3, [r7, #4]
 800ca6a:	69db      	ldr	r3, [r3, #28]
 800ca6c:	4313      	orrs	r3, r2
 800ca6e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800ca70:	687b      	ldr	r3, [r7, #4]
 800ca72:	681b      	ldr	r3, [r3, #0]
 800ca74:	681a      	ldr	r2, [r3, #0]
 800ca76:	4ba6      	ldr	r3, [pc, #664]	@ (800cd10 <UART_SetConfig+0x2c4>)
 800ca78:	4013      	ands	r3, r2
 800ca7a:	687a      	ldr	r2, [r7, #4]
 800ca7c:	6812      	ldr	r2, [r2, #0]
 800ca7e:	6979      	ldr	r1, [r7, #20]
 800ca80:	430b      	orrs	r3, r1
 800ca82:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ca84:	687b      	ldr	r3, [r7, #4]
 800ca86:	681b      	ldr	r3, [r3, #0]
 800ca88:	685b      	ldr	r3, [r3, #4]
 800ca8a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800ca8e:	687b      	ldr	r3, [r7, #4]
 800ca90:	68da      	ldr	r2, [r3, #12]
 800ca92:	687b      	ldr	r3, [r7, #4]
 800ca94:	681b      	ldr	r3, [r3, #0]
 800ca96:	430a      	orrs	r2, r1
 800ca98:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800ca9a:	687b      	ldr	r3, [r7, #4]
 800ca9c:	699b      	ldr	r3, [r3, #24]
 800ca9e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800caa0:	687b      	ldr	r3, [r7, #4]
 800caa2:	6a1b      	ldr	r3, [r3, #32]
 800caa4:	697a      	ldr	r2, [r7, #20]
 800caa6:	4313      	orrs	r3, r2
 800caa8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800caaa:	687b      	ldr	r3, [r7, #4]
 800caac:	681b      	ldr	r3, [r3, #0]
 800caae:	689b      	ldr	r3, [r3, #8]
 800cab0:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800cab4:	687b      	ldr	r3, [r7, #4]
 800cab6:	681b      	ldr	r3, [r3, #0]
 800cab8:	697a      	ldr	r2, [r7, #20]
 800caba:	430a      	orrs	r2, r1
 800cabc:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800cabe:	687b      	ldr	r3, [r7, #4]
 800cac0:	681b      	ldr	r3, [r3, #0]
 800cac2:	4a94      	ldr	r2, [pc, #592]	@ (800cd14 <UART_SetConfig+0x2c8>)
 800cac4:	4293      	cmp	r3, r2
 800cac6:	d120      	bne.n	800cb0a <UART_SetConfig+0xbe>
 800cac8:	4b93      	ldr	r3, [pc, #588]	@ (800cd18 <UART_SetConfig+0x2cc>)
 800caca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cace:	f003 0303 	and.w	r3, r3, #3
 800cad2:	2b03      	cmp	r3, #3
 800cad4:	d816      	bhi.n	800cb04 <UART_SetConfig+0xb8>
 800cad6:	a201      	add	r2, pc, #4	@ (adr r2, 800cadc <UART_SetConfig+0x90>)
 800cad8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cadc:	0800caed 	.word	0x0800caed
 800cae0:	0800caf9 	.word	0x0800caf9
 800cae4:	0800caf3 	.word	0x0800caf3
 800cae8:	0800caff 	.word	0x0800caff
 800caec:	2301      	movs	r3, #1
 800caee:	77fb      	strb	r3, [r7, #31]
 800caf0:	e150      	b.n	800cd94 <UART_SetConfig+0x348>
 800caf2:	2302      	movs	r3, #2
 800caf4:	77fb      	strb	r3, [r7, #31]
 800caf6:	e14d      	b.n	800cd94 <UART_SetConfig+0x348>
 800caf8:	2304      	movs	r3, #4
 800cafa:	77fb      	strb	r3, [r7, #31]
 800cafc:	e14a      	b.n	800cd94 <UART_SetConfig+0x348>
 800cafe:	2308      	movs	r3, #8
 800cb00:	77fb      	strb	r3, [r7, #31]
 800cb02:	e147      	b.n	800cd94 <UART_SetConfig+0x348>
 800cb04:	2310      	movs	r3, #16
 800cb06:	77fb      	strb	r3, [r7, #31]
 800cb08:	e144      	b.n	800cd94 <UART_SetConfig+0x348>
 800cb0a:	687b      	ldr	r3, [r7, #4]
 800cb0c:	681b      	ldr	r3, [r3, #0]
 800cb0e:	4a83      	ldr	r2, [pc, #524]	@ (800cd1c <UART_SetConfig+0x2d0>)
 800cb10:	4293      	cmp	r3, r2
 800cb12:	d132      	bne.n	800cb7a <UART_SetConfig+0x12e>
 800cb14:	4b80      	ldr	r3, [pc, #512]	@ (800cd18 <UART_SetConfig+0x2cc>)
 800cb16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cb1a:	f003 030c 	and.w	r3, r3, #12
 800cb1e:	2b0c      	cmp	r3, #12
 800cb20:	d828      	bhi.n	800cb74 <UART_SetConfig+0x128>
 800cb22:	a201      	add	r2, pc, #4	@ (adr r2, 800cb28 <UART_SetConfig+0xdc>)
 800cb24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cb28:	0800cb5d 	.word	0x0800cb5d
 800cb2c:	0800cb75 	.word	0x0800cb75
 800cb30:	0800cb75 	.word	0x0800cb75
 800cb34:	0800cb75 	.word	0x0800cb75
 800cb38:	0800cb69 	.word	0x0800cb69
 800cb3c:	0800cb75 	.word	0x0800cb75
 800cb40:	0800cb75 	.word	0x0800cb75
 800cb44:	0800cb75 	.word	0x0800cb75
 800cb48:	0800cb63 	.word	0x0800cb63
 800cb4c:	0800cb75 	.word	0x0800cb75
 800cb50:	0800cb75 	.word	0x0800cb75
 800cb54:	0800cb75 	.word	0x0800cb75
 800cb58:	0800cb6f 	.word	0x0800cb6f
 800cb5c:	2300      	movs	r3, #0
 800cb5e:	77fb      	strb	r3, [r7, #31]
 800cb60:	e118      	b.n	800cd94 <UART_SetConfig+0x348>
 800cb62:	2302      	movs	r3, #2
 800cb64:	77fb      	strb	r3, [r7, #31]
 800cb66:	e115      	b.n	800cd94 <UART_SetConfig+0x348>
 800cb68:	2304      	movs	r3, #4
 800cb6a:	77fb      	strb	r3, [r7, #31]
 800cb6c:	e112      	b.n	800cd94 <UART_SetConfig+0x348>
 800cb6e:	2308      	movs	r3, #8
 800cb70:	77fb      	strb	r3, [r7, #31]
 800cb72:	e10f      	b.n	800cd94 <UART_SetConfig+0x348>
 800cb74:	2310      	movs	r3, #16
 800cb76:	77fb      	strb	r3, [r7, #31]
 800cb78:	e10c      	b.n	800cd94 <UART_SetConfig+0x348>
 800cb7a:	687b      	ldr	r3, [r7, #4]
 800cb7c:	681b      	ldr	r3, [r3, #0]
 800cb7e:	4a68      	ldr	r2, [pc, #416]	@ (800cd20 <UART_SetConfig+0x2d4>)
 800cb80:	4293      	cmp	r3, r2
 800cb82:	d120      	bne.n	800cbc6 <UART_SetConfig+0x17a>
 800cb84:	4b64      	ldr	r3, [pc, #400]	@ (800cd18 <UART_SetConfig+0x2cc>)
 800cb86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cb8a:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800cb8e:	2b30      	cmp	r3, #48	@ 0x30
 800cb90:	d013      	beq.n	800cbba <UART_SetConfig+0x16e>
 800cb92:	2b30      	cmp	r3, #48	@ 0x30
 800cb94:	d814      	bhi.n	800cbc0 <UART_SetConfig+0x174>
 800cb96:	2b20      	cmp	r3, #32
 800cb98:	d009      	beq.n	800cbae <UART_SetConfig+0x162>
 800cb9a:	2b20      	cmp	r3, #32
 800cb9c:	d810      	bhi.n	800cbc0 <UART_SetConfig+0x174>
 800cb9e:	2b00      	cmp	r3, #0
 800cba0:	d002      	beq.n	800cba8 <UART_SetConfig+0x15c>
 800cba2:	2b10      	cmp	r3, #16
 800cba4:	d006      	beq.n	800cbb4 <UART_SetConfig+0x168>
 800cba6:	e00b      	b.n	800cbc0 <UART_SetConfig+0x174>
 800cba8:	2300      	movs	r3, #0
 800cbaa:	77fb      	strb	r3, [r7, #31]
 800cbac:	e0f2      	b.n	800cd94 <UART_SetConfig+0x348>
 800cbae:	2302      	movs	r3, #2
 800cbb0:	77fb      	strb	r3, [r7, #31]
 800cbb2:	e0ef      	b.n	800cd94 <UART_SetConfig+0x348>
 800cbb4:	2304      	movs	r3, #4
 800cbb6:	77fb      	strb	r3, [r7, #31]
 800cbb8:	e0ec      	b.n	800cd94 <UART_SetConfig+0x348>
 800cbba:	2308      	movs	r3, #8
 800cbbc:	77fb      	strb	r3, [r7, #31]
 800cbbe:	e0e9      	b.n	800cd94 <UART_SetConfig+0x348>
 800cbc0:	2310      	movs	r3, #16
 800cbc2:	77fb      	strb	r3, [r7, #31]
 800cbc4:	e0e6      	b.n	800cd94 <UART_SetConfig+0x348>
 800cbc6:	687b      	ldr	r3, [r7, #4]
 800cbc8:	681b      	ldr	r3, [r3, #0]
 800cbca:	4a56      	ldr	r2, [pc, #344]	@ (800cd24 <UART_SetConfig+0x2d8>)
 800cbcc:	4293      	cmp	r3, r2
 800cbce:	d120      	bne.n	800cc12 <UART_SetConfig+0x1c6>
 800cbd0:	4b51      	ldr	r3, [pc, #324]	@ (800cd18 <UART_SetConfig+0x2cc>)
 800cbd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cbd6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800cbda:	2bc0      	cmp	r3, #192	@ 0xc0
 800cbdc:	d013      	beq.n	800cc06 <UART_SetConfig+0x1ba>
 800cbde:	2bc0      	cmp	r3, #192	@ 0xc0
 800cbe0:	d814      	bhi.n	800cc0c <UART_SetConfig+0x1c0>
 800cbe2:	2b80      	cmp	r3, #128	@ 0x80
 800cbe4:	d009      	beq.n	800cbfa <UART_SetConfig+0x1ae>
 800cbe6:	2b80      	cmp	r3, #128	@ 0x80
 800cbe8:	d810      	bhi.n	800cc0c <UART_SetConfig+0x1c0>
 800cbea:	2b00      	cmp	r3, #0
 800cbec:	d002      	beq.n	800cbf4 <UART_SetConfig+0x1a8>
 800cbee:	2b40      	cmp	r3, #64	@ 0x40
 800cbf0:	d006      	beq.n	800cc00 <UART_SetConfig+0x1b4>
 800cbf2:	e00b      	b.n	800cc0c <UART_SetConfig+0x1c0>
 800cbf4:	2300      	movs	r3, #0
 800cbf6:	77fb      	strb	r3, [r7, #31]
 800cbf8:	e0cc      	b.n	800cd94 <UART_SetConfig+0x348>
 800cbfa:	2302      	movs	r3, #2
 800cbfc:	77fb      	strb	r3, [r7, #31]
 800cbfe:	e0c9      	b.n	800cd94 <UART_SetConfig+0x348>
 800cc00:	2304      	movs	r3, #4
 800cc02:	77fb      	strb	r3, [r7, #31]
 800cc04:	e0c6      	b.n	800cd94 <UART_SetConfig+0x348>
 800cc06:	2308      	movs	r3, #8
 800cc08:	77fb      	strb	r3, [r7, #31]
 800cc0a:	e0c3      	b.n	800cd94 <UART_SetConfig+0x348>
 800cc0c:	2310      	movs	r3, #16
 800cc0e:	77fb      	strb	r3, [r7, #31]
 800cc10:	e0c0      	b.n	800cd94 <UART_SetConfig+0x348>
 800cc12:	687b      	ldr	r3, [r7, #4]
 800cc14:	681b      	ldr	r3, [r3, #0]
 800cc16:	4a44      	ldr	r2, [pc, #272]	@ (800cd28 <UART_SetConfig+0x2dc>)
 800cc18:	4293      	cmp	r3, r2
 800cc1a:	d125      	bne.n	800cc68 <UART_SetConfig+0x21c>
 800cc1c:	4b3e      	ldr	r3, [pc, #248]	@ (800cd18 <UART_SetConfig+0x2cc>)
 800cc1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cc22:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800cc26:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800cc2a:	d017      	beq.n	800cc5c <UART_SetConfig+0x210>
 800cc2c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800cc30:	d817      	bhi.n	800cc62 <UART_SetConfig+0x216>
 800cc32:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cc36:	d00b      	beq.n	800cc50 <UART_SetConfig+0x204>
 800cc38:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cc3c:	d811      	bhi.n	800cc62 <UART_SetConfig+0x216>
 800cc3e:	2b00      	cmp	r3, #0
 800cc40:	d003      	beq.n	800cc4a <UART_SetConfig+0x1fe>
 800cc42:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cc46:	d006      	beq.n	800cc56 <UART_SetConfig+0x20a>
 800cc48:	e00b      	b.n	800cc62 <UART_SetConfig+0x216>
 800cc4a:	2300      	movs	r3, #0
 800cc4c:	77fb      	strb	r3, [r7, #31]
 800cc4e:	e0a1      	b.n	800cd94 <UART_SetConfig+0x348>
 800cc50:	2302      	movs	r3, #2
 800cc52:	77fb      	strb	r3, [r7, #31]
 800cc54:	e09e      	b.n	800cd94 <UART_SetConfig+0x348>
 800cc56:	2304      	movs	r3, #4
 800cc58:	77fb      	strb	r3, [r7, #31]
 800cc5a:	e09b      	b.n	800cd94 <UART_SetConfig+0x348>
 800cc5c:	2308      	movs	r3, #8
 800cc5e:	77fb      	strb	r3, [r7, #31]
 800cc60:	e098      	b.n	800cd94 <UART_SetConfig+0x348>
 800cc62:	2310      	movs	r3, #16
 800cc64:	77fb      	strb	r3, [r7, #31]
 800cc66:	e095      	b.n	800cd94 <UART_SetConfig+0x348>
 800cc68:	687b      	ldr	r3, [r7, #4]
 800cc6a:	681b      	ldr	r3, [r3, #0]
 800cc6c:	4a2f      	ldr	r2, [pc, #188]	@ (800cd2c <UART_SetConfig+0x2e0>)
 800cc6e:	4293      	cmp	r3, r2
 800cc70:	d125      	bne.n	800ccbe <UART_SetConfig+0x272>
 800cc72:	4b29      	ldr	r3, [pc, #164]	@ (800cd18 <UART_SetConfig+0x2cc>)
 800cc74:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cc78:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800cc7c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800cc80:	d017      	beq.n	800ccb2 <UART_SetConfig+0x266>
 800cc82:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800cc86:	d817      	bhi.n	800ccb8 <UART_SetConfig+0x26c>
 800cc88:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800cc8c:	d00b      	beq.n	800cca6 <UART_SetConfig+0x25a>
 800cc8e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800cc92:	d811      	bhi.n	800ccb8 <UART_SetConfig+0x26c>
 800cc94:	2b00      	cmp	r3, #0
 800cc96:	d003      	beq.n	800cca0 <UART_SetConfig+0x254>
 800cc98:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800cc9c:	d006      	beq.n	800ccac <UART_SetConfig+0x260>
 800cc9e:	e00b      	b.n	800ccb8 <UART_SetConfig+0x26c>
 800cca0:	2301      	movs	r3, #1
 800cca2:	77fb      	strb	r3, [r7, #31]
 800cca4:	e076      	b.n	800cd94 <UART_SetConfig+0x348>
 800cca6:	2302      	movs	r3, #2
 800cca8:	77fb      	strb	r3, [r7, #31]
 800ccaa:	e073      	b.n	800cd94 <UART_SetConfig+0x348>
 800ccac:	2304      	movs	r3, #4
 800ccae:	77fb      	strb	r3, [r7, #31]
 800ccb0:	e070      	b.n	800cd94 <UART_SetConfig+0x348>
 800ccb2:	2308      	movs	r3, #8
 800ccb4:	77fb      	strb	r3, [r7, #31]
 800ccb6:	e06d      	b.n	800cd94 <UART_SetConfig+0x348>
 800ccb8:	2310      	movs	r3, #16
 800ccba:	77fb      	strb	r3, [r7, #31]
 800ccbc:	e06a      	b.n	800cd94 <UART_SetConfig+0x348>
 800ccbe:	687b      	ldr	r3, [r7, #4]
 800ccc0:	681b      	ldr	r3, [r3, #0]
 800ccc2:	4a1b      	ldr	r2, [pc, #108]	@ (800cd30 <UART_SetConfig+0x2e4>)
 800ccc4:	4293      	cmp	r3, r2
 800ccc6:	d138      	bne.n	800cd3a <UART_SetConfig+0x2ee>
 800ccc8:	4b13      	ldr	r3, [pc, #76]	@ (800cd18 <UART_SetConfig+0x2cc>)
 800ccca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ccce:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800ccd2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800ccd6:	d017      	beq.n	800cd08 <UART_SetConfig+0x2bc>
 800ccd8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800ccdc:	d82a      	bhi.n	800cd34 <UART_SetConfig+0x2e8>
 800ccde:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800cce2:	d00b      	beq.n	800ccfc <UART_SetConfig+0x2b0>
 800cce4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800cce8:	d824      	bhi.n	800cd34 <UART_SetConfig+0x2e8>
 800ccea:	2b00      	cmp	r3, #0
 800ccec:	d003      	beq.n	800ccf6 <UART_SetConfig+0x2aa>
 800ccee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ccf2:	d006      	beq.n	800cd02 <UART_SetConfig+0x2b6>
 800ccf4:	e01e      	b.n	800cd34 <UART_SetConfig+0x2e8>
 800ccf6:	2300      	movs	r3, #0
 800ccf8:	77fb      	strb	r3, [r7, #31]
 800ccfa:	e04b      	b.n	800cd94 <UART_SetConfig+0x348>
 800ccfc:	2302      	movs	r3, #2
 800ccfe:	77fb      	strb	r3, [r7, #31]
 800cd00:	e048      	b.n	800cd94 <UART_SetConfig+0x348>
 800cd02:	2304      	movs	r3, #4
 800cd04:	77fb      	strb	r3, [r7, #31]
 800cd06:	e045      	b.n	800cd94 <UART_SetConfig+0x348>
 800cd08:	2308      	movs	r3, #8
 800cd0a:	77fb      	strb	r3, [r7, #31]
 800cd0c:	e042      	b.n	800cd94 <UART_SetConfig+0x348>
 800cd0e:	bf00      	nop
 800cd10:	efff69f3 	.word	0xefff69f3
 800cd14:	40011000 	.word	0x40011000
 800cd18:	40023800 	.word	0x40023800
 800cd1c:	40004400 	.word	0x40004400
 800cd20:	40004800 	.word	0x40004800
 800cd24:	40004c00 	.word	0x40004c00
 800cd28:	40005000 	.word	0x40005000
 800cd2c:	40011400 	.word	0x40011400
 800cd30:	40007800 	.word	0x40007800
 800cd34:	2310      	movs	r3, #16
 800cd36:	77fb      	strb	r3, [r7, #31]
 800cd38:	e02c      	b.n	800cd94 <UART_SetConfig+0x348>
 800cd3a:	687b      	ldr	r3, [r7, #4]
 800cd3c:	681b      	ldr	r3, [r3, #0]
 800cd3e:	4a72      	ldr	r2, [pc, #456]	@ (800cf08 <UART_SetConfig+0x4bc>)
 800cd40:	4293      	cmp	r3, r2
 800cd42:	d125      	bne.n	800cd90 <UART_SetConfig+0x344>
 800cd44:	4b71      	ldr	r3, [pc, #452]	@ (800cf0c <UART_SetConfig+0x4c0>)
 800cd46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cd4a:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800cd4e:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800cd52:	d017      	beq.n	800cd84 <UART_SetConfig+0x338>
 800cd54:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800cd58:	d817      	bhi.n	800cd8a <UART_SetConfig+0x33e>
 800cd5a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800cd5e:	d00b      	beq.n	800cd78 <UART_SetConfig+0x32c>
 800cd60:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800cd64:	d811      	bhi.n	800cd8a <UART_SetConfig+0x33e>
 800cd66:	2b00      	cmp	r3, #0
 800cd68:	d003      	beq.n	800cd72 <UART_SetConfig+0x326>
 800cd6a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800cd6e:	d006      	beq.n	800cd7e <UART_SetConfig+0x332>
 800cd70:	e00b      	b.n	800cd8a <UART_SetConfig+0x33e>
 800cd72:	2300      	movs	r3, #0
 800cd74:	77fb      	strb	r3, [r7, #31]
 800cd76:	e00d      	b.n	800cd94 <UART_SetConfig+0x348>
 800cd78:	2302      	movs	r3, #2
 800cd7a:	77fb      	strb	r3, [r7, #31]
 800cd7c:	e00a      	b.n	800cd94 <UART_SetConfig+0x348>
 800cd7e:	2304      	movs	r3, #4
 800cd80:	77fb      	strb	r3, [r7, #31]
 800cd82:	e007      	b.n	800cd94 <UART_SetConfig+0x348>
 800cd84:	2308      	movs	r3, #8
 800cd86:	77fb      	strb	r3, [r7, #31]
 800cd88:	e004      	b.n	800cd94 <UART_SetConfig+0x348>
 800cd8a:	2310      	movs	r3, #16
 800cd8c:	77fb      	strb	r3, [r7, #31]
 800cd8e:	e001      	b.n	800cd94 <UART_SetConfig+0x348>
 800cd90:	2310      	movs	r3, #16
 800cd92:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800cd94:	687b      	ldr	r3, [r7, #4]
 800cd96:	69db      	ldr	r3, [r3, #28]
 800cd98:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800cd9c:	d15b      	bne.n	800ce56 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800cd9e:	7ffb      	ldrb	r3, [r7, #31]
 800cda0:	2b08      	cmp	r3, #8
 800cda2:	d828      	bhi.n	800cdf6 <UART_SetConfig+0x3aa>
 800cda4:	a201      	add	r2, pc, #4	@ (adr r2, 800cdac <UART_SetConfig+0x360>)
 800cda6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cdaa:	bf00      	nop
 800cdac:	0800cdd1 	.word	0x0800cdd1
 800cdb0:	0800cdd9 	.word	0x0800cdd9
 800cdb4:	0800cde1 	.word	0x0800cde1
 800cdb8:	0800cdf7 	.word	0x0800cdf7
 800cdbc:	0800cde7 	.word	0x0800cde7
 800cdc0:	0800cdf7 	.word	0x0800cdf7
 800cdc4:	0800cdf7 	.word	0x0800cdf7
 800cdc8:	0800cdf7 	.word	0x0800cdf7
 800cdcc:	0800cdef 	.word	0x0800cdef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800cdd0:	f7fb fc5e 	bl	8008690 <HAL_RCC_GetPCLK1Freq>
 800cdd4:	61b8      	str	r0, [r7, #24]
        break;
 800cdd6:	e013      	b.n	800ce00 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800cdd8:	f7fb fc6e 	bl	80086b8 <HAL_RCC_GetPCLK2Freq>
 800cddc:	61b8      	str	r0, [r7, #24]
        break;
 800cdde:	e00f      	b.n	800ce00 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800cde0:	4b4b      	ldr	r3, [pc, #300]	@ (800cf10 <UART_SetConfig+0x4c4>)
 800cde2:	61bb      	str	r3, [r7, #24]
        break;
 800cde4:	e00c      	b.n	800ce00 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800cde6:	f7fb fb81 	bl	80084ec <HAL_RCC_GetSysClockFreq>
 800cdea:	61b8      	str	r0, [r7, #24]
        break;
 800cdec:	e008      	b.n	800ce00 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800cdee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800cdf2:	61bb      	str	r3, [r7, #24]
        break;
 800cdf4:	e004      	b.n	800ce00 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800cdf6:	2300      	movs	r3, #0
 800cdf8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800cdfa:	2301      	movs	r3, #1
 800cdfc:	77bb      	strb	r3, [r7, #30]
        break;
 800cdfe:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800ce00:	69bb      	ldr	r3, [r7, #24]
 800ce02:	2b00      	cmp	r3, #0
 800ce04:	d074      	beq.n	800cef0 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800ce06:	69bb      	ldr	r3, [r7, #24]
 800ce08:	005a      	lsls	r2, r3, #1
 800ce0a:	687b      	ldr	r3, [r7, #4]
 800ce0c:	685b      	ldr	r3, [r3, #4]
 800ce0e:	085b      	lsrs	r3, r3, #1
 800ce10:	441a      	add	r2, r3
 800ce12:	687b      	ldr	r3, [r7, #4]
 800ce14:	685b      	ldr	r3, [r3, #4]
 800ce16:	fbb2 f3f3 	udiv	r3, r2, r3
 800ce1a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ce1c:	693b      	ldr	r3, [r7, #16]
 800ce1e:	2b0f      	cmp	r3, #15
 800ce20:	d916      	bls.n	800ce50 <UART_SetConfig+0x404>
 800ce22:	693b      	ldr	r3, [r7, #16]
 800ce24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ce28:	d212      	bcs.n	800ce50 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800ce2a:	693b      	ldr	r3, [r7, #16]
 800ce2c:	b29b      	uxth	r3, r3
 800ce2e:	f023 030f 	bic.w	r3, r3, #15
 800ce32:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800ce34:	693b      	ldr	r3, [r7, #16]
 800ce36:	085b      	lsrs	r3, r3, #1
 800ce38:	b29b      	uxth	r3, r3
 800ce3a:	f003 0307 	and.w	r3, r3, #7
 800ce3e:	b29a      	uxth	r2, r3
 800ce40:	89fb      	ldrh	r3, [r7, #14]
 800ce42:	4313      	orrs	r3, r2
 800ce44:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800ce46:	687b      	ldr	r3, [r7, #4]
 800ce48:	681b      	ldr	r3, [r3, #0]
 800ce4a:	89fa      	ldrh	r2, [r7, #14]
 800ce4c:	60da      	str	r2, [r3, #12]
 800ce4e:	e04f      	b.n	800cef0 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800ce50:	2301      	movs	r3, #1
 800ce52:	77bb      	strb	r3, [r7, #30]
 800ce54:	e04c      	b.n	800cef0 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800ce56:	7ffb      	ldrb	r3, [r7, #31]
 800ce58:	2b08      	cmp	r3, #8
 800ce5a:	d828      	bhi.n	800ceae <UART_SetConfig+0x462>
 800ce5c:	a201      	add	r2, pc, #4	@ (adr r2, 800ce64 <UART_SetConfig+0x418>)
 800ce5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ce62:	bf00      	nop
 800ce64:	0800ce89 	.word	0x0800ce89
 800ce68:	0800ce91 	.word	0x0800ce91
 800ce6c:	0800ce99 	.word	0x0800ce99
 800ce70:	0800ceaf 	.word	0x0800ceaf
 800ce74:	0800ce9f 	.word	0x0800ce9f
 800ce78:	0800ceaf 	.word	0x0800ceaf
 800ce7c:	0800ceaf 	.word	0x0800ceaf
 800ce80:	0800ceaf 	.word	0x0800ceaf
 800ce84:	0800cea7 	.word	0x0800cea7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ce88:	f7fb fc02 	bl	8008690 <HAL_RCC_GetPCLK1Freq>
 800ce8c:	61b8      	str	r0, [r7, #24]
        break;
 800ce8e:	e013      	b.n	800ceb8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ce90:	f7fb fc12 	bl	80086b8 <HAL_RCC_GetPCLK2Freq>
 800ce94:	61b8      	str	r0, [r7, #24]
        break;
 800ce96:	e00f      	b.n	800ceb8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ce98:	4b1d      	ldr	r3, [pc, #116]	@ (800cf10 <UART_SetConfig+0x4c4>)
 800ce9a:	61bb      	str	r3, [r7, #24]
        break;
 800ce9c:	e00c      	b.n	800ceb8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ce9e:	f7fb fb25 	bl	80084ec <HAL_RCC_GetSysClockFreq>
 800cea2:	61b8      	str	r0, [r7, #24]
        break;
 800cea4:	e008      	b.n	800ceb8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800cea6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ceaa:	61bb      	str	r3, [r7, #24]
        break;
 800ceac:	e004      	b.n	800ceb8 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800ceae:	2300      	movs	r3, #0
 800ceb0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800ceb2:	2301      	movs	r3, #1
 800ceb4:	77bb      	strb	r3, [r7, #30]
        break;
 800ceb6:	bf00      	nop
    }

    if (pclk != 0U)
 800ceb8:	69bb      	ldr	r3, [r7, #24]
 800ceba:	2b00      	cmp	r3, #0
 800cebc:	d018      	beq.n	800cef0 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800cebe:	687b      	ldr	r3, [r7, #4]
 800cec0:	685b      	ldr	r3, [r3, #4]
 800cec2:	085a      	lsrs	r2, r3, #1
 800cec4:	69bb      	ldr	r3, [r7, #24]
 800cec6:	441a      	add	r2, r3
 800cec8:	687b      	ldr	r3, [r7, #4]
 800ceca:	685b      	ldr	r3, [r3, #4]
 800cecc:	fbb2 f3f3 	udiv	r3, r2, r3
 800ced0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ced2:	693b      	ldr	r3, [r7, #16]
 800ced4:	2b0f      	cmp	r3, #15
 800ced6:	d909      	bls.n	800ceec <UART_SetConfig+0x4a0>
 800ced8:	693b      	ldr	r3, [r7, #16]
 800ceda:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cede:	d205      	bcs.n	800ceec <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800cee0:	693b      	ldr	r3, [r7, #16]
 800cee2:	b29a      	uxth	r2, r3
 800cee4:	687b      	ldr	r3, [r7, #4]
 800cee6:	681b      	ldr	r3, [r3, #0]
 800cee8:	60da      	str	r2, [r3, #12]
 800ceea:	e001      	b.n	800cef0 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800ceec:	2301      	movs	r3, #1
 800ceee:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800cef0:	687b      	ldr	r3, [r7, #4]
 800cef2:	2200      	movs	r2, #0
 800cef4:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800cef6:	687b      	ldr	r3, [r7, #4]
 800cef8:	2200      	movs	r2, #0
 800cefa:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800cefc:	7fbb      	ldrb	r3, [r7, #30]
}
 800cefe:	4618      	mov	r0, r3
 800cf00:	3720      	adds	r7, #32
 800cf02:	46bd      	mov	sp, r7
 800cf04:	bd80      	pop	{r7, pc}
 800cf06:	bf00      	nop
 800cf08:	40007c00 	.word	0x40007c00
 800cf0c:	40023800 	.word	0x40023800
 800cf10:	00f42400 	.word	0x00f42400

0800cf14 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800cf14:	b480      	push	{r7}
 800cf16:	b083      	sub	sp, #12
 800cf18:	af00      	add	r7, sp, #0
 800cf1a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800cf1c:	687b      	ldr	r3, [r7, #4]
 800cf1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cf20:	f003 0308 	and.w	r3, r3, #8
 800cf24:	2b00      	cmp	r3, #0
 800cf26:	d00a      	beq.n	800cf3e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800cf28:	687b      	ldr	r3, [r7, #4]
 800cf2a:	681b      	ldr	r3, [r3, #0]
 800cf2c:	685b      	ldr	r3, [r3, #4]
 800cf2e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800cf32:	687b      	ldr	r3, [r7, #4]
 800cf34:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800cf36:	687b      	ldr	r3, [r7, #4]
 800cf38:	681b      	ldr	r3, [r3, #0]
 800cf3a:	430a      	orrs	r2, r1
 800cf3c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800cf3e:	687b      	ldr	r3, [r7, #4]
 800cf40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cf42:	f003 0301 	and.w	r3, r3, #1
 800cf46:	2b00      	cmp	r3, #0
 800cf48:	d00a      	beq.n	800cf60 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800cf4a:	687b      	ldr	r3, [r7, #4]
 800cf4c:	681b      	ldr	r3, [r3, #0]
 800cf4e:	685b      	ldr	r3, [r3, #4]
 800cf50:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800cf54:	687b      	ldr	r3, [r7, #4]
 800cf56:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	681b      	ldr	r3, [r3, #0]
 800cf5c:	430a      	orrs	r2, r1
 800cf5e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800cf60:	687b      	ldr	r3, [r7, #4]
 800cf62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cf64:	f003 0302 	and.w	r3, r3, #2
 800cf68:	2b00      	cmp	r3, #0
 800cf6a:	d00a      	beq.n	800cf82 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800cf6c:	687b      	ldr	r3, [r7, #4]
 800cf6e:	681b      	ldr	r3, [r3, #0]
 800cf70:	685b      	ldr	r3, [r3, #4]
 800cf72:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800cf76:	687b      	ldr	r3, [r7, #4]
 800cf78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cf7a:	687b      	ldr	r3, [r7, #4]
 800cf7c:	681b      	ldr	r3, [r3, #0]
 800cf7e:	430a      	orrs	r2, r1
 800cf80:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800cf82:	687b      	ldr	r3, [r7, #4]
 800cf84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cf86:	f003 0304 	and.w	r3, r3, #4
 800cf8a:	2b00      	cmp	r3, #0
 800cf8c:	d00a      	beq.n	800cfa4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800cf8e:	687b      	ldr	r3, [r7, #4]
 800cf90:	681b      	ldr	r3, [r3, #0]
 800cf92:	685b      	ldr	r3, [r3, #4]
 800cf94:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800cf98:	687b      	ldr	r3, [r7, #4]
 800cf9a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800cf9c:	687b      	ldr	r3, [r7, #4]
 800cf9e:	681b      	ldr	r3, [r3, #0]
 800cfa0:	430a      	orrs	r2, r1
 800cfa2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800cfa4:	687b      	ldr	r3, [r7, #4]
 800cfa6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cfa8:	f003 0310 	and.w	r3, r3, #16
 800cfac:	2b00      	cmp	r3, #0
 800cfae:	d00a      	beq.n	800cfc6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800cfb0:	687b      	ldr	r3, [r7, #4]
 800cfb2:	681b      	ldr	r3, [r3, #0]
 800cfb4:	689b      	ldr	r3, [r3, #8]
 800cfb6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800cfba:	687b      	ldr	r3, [r7, #4]
 800cfbc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800cfbe:	687b      	ldr	r3, [r7, #4]
 800cfc0:	681b      	ldr	r3, [r3, #0]
 800cfc2:	430a      	orrs	r2, r1
 800cfc4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800cfc6:	687b      	ldr	r3, [r7, #4]
 800cfc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cfca:	f003 0320 	and.w	r3, r3, #32
 800cfce:	2b00      	cmp	r3, #0
 800cfd0:	d00a      	beq.n	800cfe8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800cfd2:	687b      	ldr	r3, [r7, #4]
 800cfd4:	681b      	ldr	r3, [r3, #0]
 800cfd6:	689b      	ldr	r3, [r3, #8]
 800cfd8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800cfdc:	687b      	ldr	r3, [r7, #4]
 800cfde:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800cfe0:	687b      	ldr	r3, [r7, #4]
 800cfe2:	681b      	ldr	r3, [r3, #0]
 800cfe4:	430a      	orrs	r2, r1
 800cfe6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800cfe8:	687b      	ldr	r3, [r7, #4]
 800cfea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cfec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cff0:	2b00      	cmp	r3, #0
 800cff2:	d01a      	beq.n	800d02a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800cff4:	687b      	ldr	r3, [r7, #4]
 800cff6:	681b      	ldr	r3, [r3, #0]
 800cff8:	685b      	ldr	r3, [r3, #4]
 800cffa:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800cffe:	687b      	ldr	r3, [r7, #4]
 800d000:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800d002:	687b      	ldr	r3, [r7, #4]
 800d004:	681b      	ldr	r3, [r3, #0]
 800d006:	430a      	orrs	r2, r1
 800d008:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800d00a:	687b      	ldr	r3, [r7, #4]
 800d00c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d00e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d012:	d10a      	bne.n	800d02a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800d014:	687b      	ldr	r3, [r7, #4]
 800d016:	681b      	ldr	r3, [r3, #0]
 800d018:	685b      	ldr	r3, [r3, #4]
 800d01a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800d01e:	687b      	ldr	r3, [r7, #4]
 800d020:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d022:	687b      	ldr	r3, [r7, #4]
 800d024:	681b      	ldr	r3, [r3, #0]
 800d026:	430a      	orrs	r2, r1
 800d028:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800d02a:	687b      	ldr	r3, [r7, #4]
 800d02c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d02e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d032:	2b00      	cmp	r3, #0
 800d034:	d00a      	beq.n	800d04c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800d036:	687b      	ldr	r3, [r7, #4]
 800d038:	681b      	ldr	r3, [r3, #0]
 800d03a:	685b      	ldr	r3, [r3, #4]
 800d03c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800d040:	687b      	ldr	r3, [r7, #4]
 800d042:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800d044:	687b      	ldr	r3, [r7, #4]
 800d046:	681b      	ldr	r3, [r3, #0]
 800d048:	430a      	orrs	r2, r1
 800d04a:	605a      	str	r2, [r3, #4]
  }
}
 800d04c:	bf00      	nop
 800d04e:	370c      	adds	r7, #12
 800d050:	46bd      	mov	sp, r7
 800d052:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d056:	4770      	bx	lr

0800d058 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800d058:	b580      	push	{r7, lr}
 800d05a:	b08c      	sub	sp, #48	@ 0x30
 800d05c:	af02      	add	r7, sp, #8
 800d05e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d060:	687b      	ldr	r3, [r7, #4]
 800d062:	2200      	movs	r2, #0
 800d064:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800d068:	f7f6 f80e 	bl	8003088 <HAL_GetTick>
 800d06c:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800d06e:	687b      	ldr	r3, [r7, #4]
 800d070:	681b      	ldr	r3, [r3, #0]
 800d072:	681b      	ldr	r3, [r3, #0]
 800d074:	f003 0308 	and.w	r3, r3, #8
 800d078:	2b08      	cmp	r3, #8
 800d07a:	d12e      	bne.n	800d0da <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d07c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800d080:	9300      	str	r3, [sp, #0]
 800d082:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d084:	2200      	movs	r2, #0
 800d086:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800d08a:	6878      	ldr	r0, [r7, #4]
 800d08c:	f000 f83b 	bl	800d106 <UART_WaitOnFlagUntilTimeout>
 800d090:	4603      	mov	r3, r0
 800d092:	2b00      	cmp	r3, #0
 800d094:	d021      	beq.n	800d0da <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800d096:	687b      	ldr	r3, [r7, #4]
 800d098:	681b      	ldr	r3, [r3, #0]
 800d09a:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d09c:	693b      	ldr	r3, [r7, #16]
 800d09e:	e853 3f00 	ldrex	r3, [r3]
 800d0a2:	60fb      	str	r3, [r7, #12]
   return(result);
 800d0a4:	68fb      	ldr	r3, [r7, #12]
 800d0a6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d0aa:	623b      	str	r3, [r7, #32]
 800d0ac:	687b      	ldr	r3, [r7, #4]
 800d0ae:	681b      	ldr	r3, [r3, #0]
 800d0b0:	461a      	mov	r2, r3
 800d0b2:	6a3b      	ldr	r3, [r7, #32]
 800d0b4:	61fb      	str	r3, [r7, #28]
 800d0b6:	61ba      	str	r2, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d0b8:	69b9      	ldr	r1, [r7, #24]
 800d0ba:	69fa      	ldr	r2, [r7, #28]
 800d0bc:	e841 2300 	strex	r3, r2, [r1]
 800d0c0:	617b      	str	r3, [r7, #20]
   return(result);
 800d0c2:	697b      	ldr	r3, [r7, #20]
 800d0c4:	2b00      	cmp	r3, #0
 800d0c6:	d1e6      	bne.n	800d096 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800d0c8:	687b      	ldr	r3, [r7, #4]
 800d0ca:	2220      	movs	r2, #32
 800d0cc:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800d0ce:	687b      	ldr	r3, [r7, #4]
 800d0d0:	2200      	movs	r2, #0
 800d0d2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d0d6:	2303      	movs	r3, #3
 800d0d8:	e011      	b.n	800d0fe <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800d0da:	687b      	ldr	r3, [r7, #4]
 800d0dc:	2220      	movs	r2, #32
 800d0de:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800d0e0:	687b      	ldr	r3, [r7, #4]
 800d0e2:	2220      	movs	r2, #32
 800d0e4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d0e8:	687b      	ldr	r3, [r7, #4]
 800d0ea:	2200      	movs	r2, #0
 800d0ec:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d0ee:	687b      	ldr	r3, [r7, #4]
 800d0f0:	2200      	movs	r2, #0
 800d0f2:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800d0f4:	687b      	ldr	r3, [r7, #4]
 800d0f6:	2200      	movs	r2, #0
 800d0f8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800d0fc:	2300      	movs	r3, #0
}
 800d0fe:	4618      	mov	r0, r3
 800d100:	3728      	adds	r7, #40	@ 0x28
 800d102:	46bd      	mov	sp, r7
 800d104:	bd80      	pop	{r7, pc}

0800d106 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800d106:	b580      	push	{r7, lr}
 800d108:	b084      	sub	sp, #16
 800d10a:	af00      	add	r7, sp, #0
 800d10c:	60f8      	str	r0, [r7, #12]
 800d10e:	60b9      	str	r1, [r7, #8]
 800d110:	603b      	str	r3, [r7, #0]
 800d112:	4613      	mov	r3, r2
 800d114:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d116:	e04f      	b.n	800d1b8 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d118:	69bb      	ldr	r3, [r7, #24]
 800d11a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800d11e:	d04b      	beq.n	800d1b8 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d120:	f7f5 ffb2 	bl	8003088 <HAL_GetTick>
 800d124:	4602      	mov	r2, r0
 800d126:	683b      	ldr	r3, [r7, #0]
 800d128:	1ad3      	subs	r3, r2, r3
 800d12a:	69ba      	ldr	r2, [r7, #24]
 800d12c:	429a      	cmp	r2, r3
 800d12e:	d302      	bcc.n	800d136 <UART_WaitOnFlagUntilTimeout+0x30>
 800d130:	69bb      	ldr	r3, [r7, #24]
 800d132:	2b00      	cmp	r3, #0
 800d134:	d101      	bne.n	800d13a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800d136:	2303      	movs	r3, #3
 800d138:	e04e      	b.n	800d1d8 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800d13a:	68fb      	ldr	r3, [r7, #12]
 800d13c:	681b      	ldr	r3, [r3, #0]
 800d13e:	681b      	ldr	r3, [r3, #0]
 800d140:	f003 0304 	and.w	r3, r3, #4
 800d144:	2b00      	cmp	r3, #0
 800d146:	d037      	beq.n	800d1b8 <UART_WaitOnFlagUntilTimeout+0xb2>
 800d148:	68bb      	ldr	r3, [r7, #8]
 800d14a:	2b80      	cmp	r3, #128	@ 0x80
 800d14c:	d034      	beq.n	800d1b8 <UART_WaitOnFlagUntilTimeout+0xb2>
 800d14e:	68bb      	ldr	r3, [r7, #8]
 800d150:	2b40      	cmp	r3, #64	@ 0x40
 800d152:	d031      	beq.n	800d1b8 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800d154:	68fb      	ldr	r3, [r7, #12]
 800d156:	681b      	ldr	r3, [r3, #0]
 800d158:	69db      	ldr	r3, [r3, #28]
 800d15a:	f003 0308 	and.w	r3, r3, #8
 800d15e:	2b08      	cmp	r3, #8
 800d160:	d110      	bne.n	800d184 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800d162:	68fb      	ldr	r3, [r7, #12]
 800d164:	681b      	ldr	r3, [r3, #0]
 800d166:	2208      	movs	r2, #8
 800d168:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d16a:	68f8      	ldr	r0, [r7, #12]
 800d16c:	f000 f838 	bl	800d1e0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800d170:	68fb      	ldr	r3, [r7, #12]
 800d172:	2208      	movs	r2, #8
 800d174:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d178:	68fb      	ldr	r3, [r7, #12]
 800d17a:	2200      	movs	r2, #0
 800d17c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800d180:	2301      	movs	r3, #1
 800d182:	e029      	b.n	800d1d8 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800d184:	68fb      	ldr	r3, [r7, #12]
 800d186:	681b      	ldr	r3, [r3, #0]
 800d188:	69db      	ldr	r3, [r3, #28]
 800d18a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d18e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d192:	d111      	bne.n	800d1b8 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d194:	68fb      	ldr	r3, [r7, #12]
 800d196:	681b      	ldr	r3, [r3, #0]
 800d198:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800d19c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d19e:	68f8      	ldr	r0, [r7, #12]
 800d1a0:	f000 f81e 	bl	800d1e0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800d1a4:	68fb      	ldr	r3, [r7, #12]
 800d1a6:	2220      	movs	r2, #32
 800d1a8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d1ac:	68fb      	ldr	r3, [r7, #12]
 800d1ae:	2200      	movs	r2, #0
 800d1b0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800d1b4:	2303      	movs	r3, #3
 800d1b6:	e00f      	b.n	800d1d8 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d1b8:	68fb      	ldr	r3, [r7, #12]
 800d1ba:	681b      	ldr	r3, [r3, #0]
 800d1bc:	69da      	ldr	r2, [r3, #28]
 800d1be:	68bb      	ldr	r3, [r7, #8]
 800d1c0:	4013      	ands	r3, r2
 800d1c2:	68ba      	ldr	r2, [r7, #8]
 800d1c4:	429a      	cmp	r2, r3
 800d1c6:	bf0c      	ite	eq
 800d1c8:	2301      	moveq	r3, #1
 800d1ca:	2300      	movne	r3, #0
 800d1cc:	b2db      	uxtb	r3, r3
 800d1ce:	461a      	mov	r2, r3
 800d1d0:	79fb      	ldrb	r3, [r7, #7]
 800d1d2:	429a      	cmp	r2, r3
 800d1d4:	d0a0      	beq.n	800d118 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800d1d6:	2300      	movs	r3, #0
}
 800d1d8:	4618      	mov	r0, r3
 800d1da:	3710      	adds	r7, #16
 800d1dc:	46bd      	mov	sp, r7
 800d1de:	bd80      	pop	{r7, pc}

0800d1e0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800d1e0:	b480      	push	{r7}
 800d1e2:	b095      	sub	sp, #84	@ 0x54
 800d1e4:	af00      	add	r7, sp, #0
 800d1e6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800d1e8:	687b      	ldr	r3, [r7, #4]
 800d1ea:	681b      	ldr	r3, [r3, #0]
 800d1ec:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d1ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d1f0:	e853 3f00 	ldrex	r3, [r3]
 800d1f4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800d1f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d1f8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d1fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d1fe:	687b      	ldr	r3, [r7, #4]
 800d200:	681b      	ldr	r3, [r3, #0]
 800d202:	461a      	mov	r2, r3
 800d204:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d206:	643b      	str	r3, [r7, #64]	@ 0x40
 800d208:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d20a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800d20c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d20e:	e841 2300 	strex	r3, r2, [r1]
 800d212:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d214:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d216:	2b00      	cmp	r3, #0
 800d218:	d1e6      	bne.n	800d1e8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d21a:	687b      	ldr	r3, [r7, #4]
 800d21c:	681b      	ldr	r3, [r3, #0]
 800d21e:	3308      	adds	r3, #8
 800d220:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d222:	6a3b      	ldr	r3, [r7, #32]
 800d224:	e853 3f00 	ldrex	r3, [r3]
 800d228:	61fb      	str	r3, [r7, #28]
   return(result);
 800d22a:	69fb      	ldr	r3, [r7, #28]
 800d22c:	f023 0301 	bic.w	r3, r3, #1
 800d230:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d232:	687b      	ldr	r3, [r7, #4]
 800d234:	681b      	ldr	r3, [r3, #0]
 800d236:	3308      	adds	r3, #8
 800d238:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d23a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d23c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d23e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d240:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d242:	e841 2300 	strex	r3, r2, [r1]
 800d246:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d248:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d24a:	2b00      	cmp	r3, #0
 800d24c:	d1e5      	bne.n	800d21a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d24e:	687b      	ldr	r3, [r7, #4]
 800d250:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d252:	2b01      	cmp	r3, #1
 800d254:	d118      	bne.n	800d288 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d256:	687b      	ldr	r3, [r7, #4]
 800d258:	681b      	ldr	r3, [r3, #0]
 800d25a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d25c:	68fb      	ldr	r3, [r7, #12]
 800d25e:	e853 3f00 	ldrex	r3, [r3]
 800d262:	60bb      	str	r3, [r7, #8]
   return(result);
 800d264:	68bb      	ldr	r3, [r7, #8]
 800d266:	f023 0310 	bic.w	r3, r3, #16
 800d26a:	647b      	str	r3, [r7, #68]	@ 0x44
 800d26c:	687b      	ldr	r3, [r7, #4]
 800d26e:	681b      	ldr	r3, [r3, #0]
 800d270:	461a      	mov	r2, r3
 800d272:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d274:	61bb      	str	r3, [r7, #24]
 800d276:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d278:	6979      	ldr	r1, [r7, #20]
 800d27a:	69ba      	ldr	r2, [r7, #24]
 800d27c:	e841 2300 	strex	r3, r2, [r1]
 800d280:	613b      	str	r3, [r7, #16]
   return(result);
 800d282:	693b      	ldr	r3, [r7, #16]
 800d284:	2b00      	cmp	r3, #0
 800d286:	d1e6      	bne.n	800d256 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800d288:	687b      	ldr	r3, [r7, #4]
 800d28a:	2220      	movs	r2, #32
 800d28c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d290:	687b      	ldr	r3, [r7, #4]
 800d292:	2200      	movs	r2, #0
 800d294:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800d296:	687b      	ldr	r3, [r7, #4]
 800d298:	2200      	movs	r2, #0
 800d29a:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800d29c:	bf00      	nop
 800d29e:	3754      	adds	r7, #84	@ 0x54
 800d2a0:	46bd      	mov	sp, r7
 800d2a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2a6:	4770      	bx	lr

0800d2a8 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, const FMC_SDRAM_InitTypeDef *Init)
{
 800d2a8:	b480      	push	{r7}
 800d2aa:	b083      	sub	sp, #12
 800d2ac:	af00      	add	r7, sp, #0
 800d2ae:	6078      	str	r0, [r7, #4]
 800d2b0:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 800d2b2:	683b      	ldr	r3, [r7, #0]
 800d2b4:	681b      	ldr	r3, [r3, #0]
 800d2b6:	2b00      	cmp	r3, #0
 800d2b8:	d121      	bne.n	800d2fe <FMC_SDRAM_Init+0x56>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800d2ba:	687b      	ldr	r3, [r7, #4]
 800d2bc:	681a      	ldr	r2, [r3, #0]
 800d2be:	4b27      	ldr	r3, [pc, #156]	@ (800d35c <FMC_SDRAM_Init+0xb4>)
 800d2c0:	4013      	ands	r3, r2
 800d2c2:	683a      	ldr	r2, [r7, #0]
 800d2c4:	6851      	ldr	r1, [r2, #4]
 800d2c6:	683a      	ldr	r2, [r7, #0]
 800d2c8:	6892      	ldr	r2, [r2, #8]
 800d2ca:	4311      	orrs	r1, r2
 800d2cc:	683a      	ldr	r2, [r7, #0]
 800d2ce:	68d2      	ldr	r2, [r2, #12]
 800d2d0:	4311      	orrs	r1, r2
 800d2d2:	683a      	ldr	r2, [r7, #0]
 800d2d4:	6912      	ldr	r2, [r2, #16]
 800d2d6:	4311      	orrs	r1, r2
 800d2d8:	683a      	ldr	r2, [r7, #0]
 800d2da:	6952      	ldr	r2, [r2, #20]
 800d2dc:	4311      	orrs	r1, r2
 800d2de:	683a      	ldr	r2, [r7, #0]
 800d2e0:	6992      	ldr	r2, [r2, #24]
 800d2e2:	4311      	orrs	r1, r2
 800d2e4:	683a      	ldr	r2, [r7, #0]
 800d2e6:	69d2      	ldr	r2, [r2, #28]
 800d2e8:	4311      	orrs	r1, r2
 800d2ea:	683a      	ldr	r2, [r7, #0]
 800d2ec:	6a12      	ldr	r2, [r2, #32]
 800d2ee:	4311      	orrs	r1, r2
 800d2f0:	683a      	ldr	r2, [r7, #0]
 800d2f2:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800d2f4:	430a      	orrs	r2, r1
 800d2f6:	431a      	orrs	r2, r3
 800d2f8:	687b      	ldr	r3, [r7, #4]
 800d2fa:	601a      	str	r2, [r3, #0]
 800d2fc:	e026      	b.n	800d34c <FMC_SDRAM_Init+0xa4>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800d2fe:	687b      	ldr	r3, [r7, #4]
 800d300:	681b      	ldr	r3, [r3, #0]
 800d302:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 800d306:	683b      	ldr	r3, [r7, #0]
 800d308:	69d9      	ldr	r1, [r3, #28]
 800d30a:	683b      	ldr	r3, [r7, #0]
 800d30c:	6a1b      	ldr	r3, [r3, #32]
 800d30e:	4319      	orrs	r1, r3
 800d310:	683b      	ldr	r3, [r7, #0]
 800d312:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d314:	430b      	orrs	r3, r1
 800d316:	431a      	orrs	r2, r3
 800d318:	687b      	ldr	r3, [r7, #4]
 800d31a:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 800d31c:	687b      	ldr	r3, [r7, #4]
 800d31e:	685a      	ldr	r2, [r3, #4]
 800d320:	4b0e      	ldr	r3, [pc, #56]	@ (800d35c <FMC_SDRAM_Init+0xb4>)
 800d322:	4013      	ands	r3, r2
 800d324:	683a      	ldr	r2, [r7, #0]
 800d326:	6851      	ldr	r1, [r2, #4]
 800d328:	683a      	ldr	r2, [r7, #0]
 800d32a:	6892      	ldr	r2, [r2, #8]
 800d32c:	4311      	orrs	r1, r2
 800d32e:	683a      	ldr	r2, [r7, #0]
 800d330:	68d2      	ldr	r2, [r2, #12]
 800d332:	4311      	orrs	r1, r2
 800d334:	683a      	ldr	r2, [r7, #0]
 800d336:	6912      	ldr	r2, [r2, #16]
 800d338:	4311      	orrs	r1, r2
 800d33a:	683a      	ldr	r2, [r7, #0]
 800d33c:	6952      	ldr	r2, [r2, #20]
 800d33e:	4311      	orrs	r1, r2
 800d340:	683a      	ldr	r2, [r7, #0]
 800d342:	6992      	ldr	r2, [r2, #24]
 800d344:	430a      	orrs	r2, r1
 800d346:	431a      	orrs	r2, r3
 800d348:	687b      	ldr	r3, [r7, #4]
 800d34a:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 800d34c:	2300      	movs	r3, #0
}
 800d34e:	4618      	mov	r0, r3
 800d350:	370c      	adds	r7, #12
 800d352:	46bd      	mov	sp, r7
 800d354:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d358:	4770      	bx	lr
 800d35a:	bf00      	nop
 800d35c:	ffff8000 	.word	0xffff8000

0800d360 <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800d360:	b480      	push	{r7}
 800d362:	b085      	sub	sp, #20
 800d364:	af00      	add	r7, sp, #0
 800d366:	60f8      	str	r0, [r7, #12]
 800d368:	60b9      	str	r1, [r7, #8]
 800d36a:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 800d36c:	687b      	ldr	r3, [r7, #4]
 800d36e:	2b00      	cmp	r3, #0
 800d370:	d128      	bne.n	800d3c4 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800d372:	68fb      	ldr	r3, [r7, #12]
 800d374:	689b      	ldr	r3, [r3, #8]
 800d376:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 800d37a:	68bb      	ldr	r3, [r7, #8]
 800d37c:	681b      	ldr	r3, [r3, #0]
 800d37e:	1e59      	subs	r1, r3, #1
 800d380:	68bb      	ldr	r3, [r7, #8]
 800d382:	685b      	ldr	r3, [r3, #4]
 800d384:	3b01      	subs	r3, #1
 800d386:	011b      	lsls	r3, r3, #4
 800d388:	4319      	orrs	r1, r3
 800d38a:	68bb      	ldr	r3, [r7, #8]
 800d38c:	689b      	ldr	r3, [r3, #8]
 800d38e:	3b01      	subs	r3, #1
 800d390:	021b      	lsls	r3, r3, #8
 800d392:	4319      	orrs	r1, r3
 800d394:	68bb      	ldr	r3, [r7, #8]
 800d396:	68db      	ldr	r3, [r3, #12]
 800d398:	3b01      	subs	r3, #1
 800d39a:	031b      	lsls	r3, r3, #12
 800d39c:	4319      	orrs	r1, r3
 800d39e:	68bb      	ldr	r3, [r7, #8]
 800d3a0:	691b      	ldr	r3, [r3, #16]
 800d3a2:	3b01      	subs	r3, #1
 800d3a4:	041b      	lsls	r3, r3, #16
 800d3a6:	4319      	orrs	r1, r3
 800d3a8:	68bb      	ldr	r3, [r7, #8]
 800d3aa:	695b      	ldr	r3, [r3, #20]
 800d3ac:	3b01      	subs	r3, #1
 800d3ae:	051b      	lsls	r3, r3, #20
 800d3b0:	4319      	orrs	r1, r3
 800d3b2:	68bb      	ldr	r3, [r7, #8]
 800d3b4:	699b      	ldr	r3, [r3, #24]
 800d3b6:	3b01      	subs	r3, #1
 800d3b8:	061b      	lsls	r3, r3, #24
 800d3ba:	430b      	orrs	r3, r1
 800d3bc:	431a      	orrs	r2, r3
 800d3be:	68fb      	ldr	r3, [r7, #12]
 800d3c0:	609a      	str	r2, [r3, #8]
 800d3c2:	e02d      	b.n	800d420 <FMC_SDRAM_Timing_Init+0xc0>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800d3c4:	68fb      	ldr	r3, [r7, #12]
 800d3c6:	689a      	ldr	r2, [r3, #8]
 800d3c8:	4b19      	ldr	r3, [pc, #100]	@ (800d430 <FMC_SDRAM_Timing_Init+0xd0>)
 800d3ca:	4013      	ands	r3, r2
 800d3cc:	68ba      	ldr	r2, [r7, #8]
 800d3ce:	68d2      	ldr	r2, [r2, #12]
 800d3d0:	3a01      	subs	r2, #1
 800d3d2:	0311      	lsls	r1, r2, #12
 800d3d4:	68ba      	ldr	r2, [r7, #8]
 800d3d6:	6952      	ldr	r2, [r2, #20]
 800d3d8:	3a01      	subs	r2, #1
 800d3da:	0512      	lsls	r2, r2, #20
 800d3dc:	430a      	orrs	r2, r1
 800d3de:	431a      	orrs	r2, r3
 800d3e0:	68fb      	ldr	r3, [r7, #12]
 800d3e2:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 800d3e4:	68fb      	ldr	r3, [r7, #12]
 800d3e6:	68db      	ldr	r3, [r3, #12]
 800d3e8:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 800d3ec:	68bb      	ldr	r3, [r7, #8]
 800d3ee:	681b      	ldr	r3, [r3, #0]
 800d3f0:	1e59      	subs	r1, r3, #1
 800d3f2:	68bb      	ldr	r3, [r7, #8]
 800d3f4:	685b      	ldr	r3, [r3, #4]
 800d3f6:	3b01      	subs	r3, #1
 800d3f8:	011b      	lsls	r3, r3, #4
 800d3fa:	4319      	orrs	r1, r3
 800d3fc:	68bb      	ldr	r3, [r7, #8]
 800d3fe:	689b      	ldr	r3, [r3, #8]
 800d400:	3b01      	subs	r3, #1
 800d402:	021b      	lsls	r3, r3, #8
 800d404:	4319      	orrs	r1, r3
 800d406:	68bb      	ldr	r3, [r7, #8]
 800d408:	691b      	ldr	r3, [r3, #16]
 800d40a:	3b01      	subs	r3, #1
 800d40c:	041b      	lsls	r3, r3, #16
 800d40e:	4319      	orrs	r1, r3
 800d410:	68bb      	ldr	r3, [r7, #8]
 800d412:	699b      	ldr	r3, [r3, #24]
 800d414:	3b01      	subs	r3, #1
 800d416:	061b      	lsls	r3, r3, #24
 800d418:	430b      	orrs	r3, r1
 800d41a:	431a      	orrs	r2, r3
 800d41c:	68fb      	ldr	r3, [r7, #12]
 800d41e:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 800d420:	2300      	movs	r3, #0
}
 800d422:	4618      	mov	r0, r3
 800d424:	3714      	adds	r7, #20
 800d426:	46bd      	mov	sp, r7
 800d428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d42c:	4770      	bx	lr
 800d42e:	bf00      	nop
 800d430:	ff0f0fff 	.word	0xff0f0fff

0800d434 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 800d434:	b084      	sub	sp, #16
 800d436:	b480      	push	{r7}
 800d438:	b085      	sub	sp, #20
 800d43a:	af00      	add	r7, sp, #0
 800d43c:	6078      	str	r0, [r7, #4]
 800d43e:	f107 001c 	add.w	r0, r7, #28
 800d442:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800d446:	2300      	movs	r3, #0
 800d448:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800d44a:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800d44c:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800d44e:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800d450:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 800d452:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800d454:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 800d456:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800d458:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 800d45a:	431a      	orrs	r2, r3
             Init.ClockDiv
 800d45c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 800d45e:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800d460:	68fa      	ldr	r2, [r7, #12]
 800d462:	4313      	orrs	r3, r2
 800d464:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800d466:	687b      	ldr	r3, [r7, #4]
 800d468:	685a      	ldr	r2, [r3, #4]
 800d46a:	4b07      	ldr	r3, [pc, #28]	@ (800d488 <SDMMC_Init+0x54>)
 800d46c:	4013      	ands	r3, r2
 800d46e:	68fa      	ldr	r2, [r7, #12]
 800d470:	431a      	orrs	r2, r3
 800d472:	687b      	ldr	r3, [r7, #4]
 800d474:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800d476:	2300      	movs	r3, #0
}
 800d478:	4618      	mov	r0, r3
 800d47a:	3714      	adds	r7, #20
 800d47c:	46bd      	mov	sp, r7
 800d47e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d482:	b004      	add	sp, #16
 800d484:	4770      	bx	lr
 800d486:	bf00      	nop
 800d488:	ffff8100 	.word	0xffff8100

0800d48c <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 800d48c:	b480      	push	{r7}
 800d48e:	b083      	sub	sp, #12
 800d490:	af00      	add	r7, sp, #0
 800d492:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDMMCx->FIFO);
 800d494:	687b      	ldr	r3, [r7, #4]
 800d496:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 800d49a:	4618      	mov	r0, r3
 800d49c:	370c      	adds	r7, #12
 800d49e:	46bd      	mov	sp, r7
 800d4a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4a4:	4770      	bx	lr

0800d4a6 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{  
 800d4a6:	b480      	push	{r7}
 800d4a8:	b083      	sub	sp, #12
 800d4aa:	af00      	add	r7, sp, #0
 800d4ac:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
 800d4ae:	687b      	ldr	r3, [r7, #4]
 800d4b0:	2203      	movs	r2, #3
 800d4b2:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800d4b4:	2300      	movs	r3, #0
}
 800d4b6:	4618      	mov	r0, r3
 800d4b8:	370c      	adds	r7, #12
 800d4ba:	46bd      	mov	sp, r7
 800d4bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4c0:	4770      	bx	lr

0800d4c2 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)  
{
 800d4c2:	b480      	push	{r7}
 800d4c4:	b083      	sub	sp, #12
 800d4c6:	af00      	add	r7, sp, #0
 800d4c8:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 800d4ca:	687b      	ldr	r3, [r7, #4]
 800d4cc:	681b      	ldr	r3, [r3, #0]
 800d4ce:	f003 0303 	and.w	r3, r3, #3
}
 800d4d2:	4618      	mov	r0, r3
 800d4d4:	370c      	adds	r7, #12
 800d4d6:	46bd      	mov	sp, r7
 800d4d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4dc:	4770      	bx	lr
	...

0800d4e0 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 800d4e0:	b480      	push	{r7}
 800d4e2:	b085      	sub	sp, #20
 800d4e4:	af00      	add	r7, sp, #0
 800d4e6:	6078      	str	r0, [r7, #4]
 800d4e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800d4ea:	2300      	movs	r3, #0
 800d4ec:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 800d4ee:	683b      	ldr	r3, [r7, #0]
 800d4f0:	681a      	ldr	r2, [r3, #0]
 800d4f2:	687b      	ldr	r3, [r7, #4]
 800d4f4:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800d4f6:	683b      	ldr	r3, [r7, #0]
 800d4f8:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800d4fa:	683b      	ldr	r3, [r7, #0]
 800d4fc:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800d4fe:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800d500:	683b      	ldr	r3, [r7, #0]
 800d502:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800d504:	431a      	orrs	r2, r3
                       Command->CPSM);
 800d506:	683b      	ldr	r3, [r7, #0]
 800d508:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800d50a:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800d50c:	68fa      	ldr	r2, [r7, #12]
 800d50e:	4313      	orrs	r3, r2
 800d510:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800d512:	687b      	ldr	r3, [r7, #4]
 800d514:	68da      	ldr	r2, [r3, #12]
 800d516:	4b06      	ldr	r3, [pc, #24]	@ (800d530 <SDMMC_SendCommand+0x50>)
 800d518:	4013      	ands	r3, r2
 800d51a:	68fa      	ldr	r2, [r7, #12]
 800d51c:	431a      	orrs	r2, r3
 800d51e:	687b      	ldr	r3, [r7, #4]
 800d520:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800d522:	2300      	movs	r3, #0
}
 800d524:	4618      	mov	r0, r3
 800d526:	3714      	adds	r7, #20
 800d528:	46bd      	mov	sp, r7
 800d52a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d52e:	4770      	bx	lr
 800d530:	fffff000 	.word	0xfffff000

0800d534 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 800d534:	b480      	push	{r7}
 800d536:	b083      	sub	sp, #12
 800d538:	af00      	add	r7, sp, #0
 800d53a:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 800d53c:	687b      	ldr	r3, [r7, #4]
 800d53e:	691b      	ldr	r3, [r3, #16]
 800d540:	b2db      	uxtb	r3, r3
}
 800d542:	4618      	mov	r0, r3
 800d544:	370c      	adds	r7, #12
 800d546:	46bd      	mov	sp, r7
 800d548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d54c:	4770      	bx	lr

0800d54e <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 800d54e:	b480      	push	{r7}
 800d550:	b085      	sub	sp, #20
 800d552:	af00      	add	r7, sp, #0
 800d554:	6078      	str	r0, [r7, #4]
 800d556:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 800d558:	687b      	ldr	r3, [r7, #4]
 800d55a:	3314      	adds	r3, #20
 800d55c:	461a      	mov	r2, r3
 800d55e:	683b      	ldr	r3, [r7, #0]
 800d560:	4413      	add	r3, r2
 800d562:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800d564:	68fb      	ldr	r3, [r7, #12]
 800d566:	681b      	ldr	r3, [r3, #0]
}  
 800d568:	4618      	mov	r0, r3
 800d56a:	3714      	adds	r7, #20
 800d56c:	46bd      	mov	sp, r7
 800d56e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d572:	4770      	bx	lr

0800d574 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef* Data)
{
 800d574:	b480      	push	{r7}
 800d576:	b085      	sub	sp, #20
 800d578:	af00      	add	r7, sp, #0
 800d57a:	6078      	str	r0, [r7, #4]
 800d57c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800d57e:	2300      	movs	r3, #0
 800d580:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 800d582:	683b      	ldr	r3, [r7, #0]
 800d584:	681a      	ldr	r2, [r3, #0]
 800d586:	687b      	ldr	r3, [r7, #4]
 800d588:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 800d58a:	683b      	ldr	r3, [r7, #0]
 800d58c:	685a      	ldr	r2, [r3, #4]
 800d58e:	687b      	ldr	r3, [r7, #4]
 800d590:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800d592:	683b      	ldr	r3, [r7, #0]
 800d594:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800d596:	683b      	ldr	r3, [r7, #0]
 800d598:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800d59a:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800d59c:	683b      	ldr	r3, [r7, #0]
 800d59e:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800d5a0:	431a      	orrs	r2, r3
                       Data->DPSM);
 800d5a2:	683b      	ldr	r3, [r7, #0]
 800d5a4:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800d5a6:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800d5a8:	68fa      	ldr	r2, [r7, #12]
 800d5aa:	4313      	orrs	r3, r2
 800d5ac:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800d5ae:	687b      	ldr	r3, [r7, #4]
 800d5b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d5b2:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 800d5b6:	68fb      	ldr	r3, [r7, #12]
 800d5b8:	431a      	orrs	r2, r3
 800d5ba:	687b      	ldr	r3, [r7, #4]
 800d5bc:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800d5be:	2300      	movs	r3, #0

}
 800d5c0:	4618      	mov	r0, r3
 800d5c2:	3714      	adds	r7, #20
 800d5c4:	46bd      	mov	sp, r7
 800d5c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5ca:	4770      	bx	lr

0800d5cc <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 800d5cc:	b580      	push	{r7, lr}
 800d5ce:	b088      	sub	sp, #32
 800d5d0:	af00      	add	r7, sp, #0
 800d5d2:	6078      	str	r0, [r7, #4]
 800d5d4:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800d5d6:	683b      	ldr	r3, [r7, #0]
 800d5d8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800d5da:	2310      	movs	r3, #16
 800d5dc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d5de:	2340      	movs	r3, #64	@ 0x40
 800d5e0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d5e2:	2300      	movs	r3, #0
 800d5e4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d5e6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d5ea:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d5ec:	f107 0308 	add.w	r3, r7, #8
 800d5f0:	4619      	mov	r1, r3
 800d5f2:	6878      	ldr	r0, [r7, #4]
 800d5f4:	f7ff ff74 	bl	800d4e0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 800d5f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d5fc:	2110      	movs	r1, #16
 800d5fe:	6878      	ldr	r0, [r7, #4]
 800d600:	f000 fa1a 	bl	800da38 <SDMMC_GetCmdResp1>
 800d604:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d606:	69fb      	ldr	r3, [r7, #28]
}
 800d608:	4618      	mov	r0, r3
 800d60a:	3720      	adds	r7, #32
 800d60c:	46bd      	mov	sp, r7
 800d60e:	bd80      	pop	{r7, pc}

0800d610 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800d610:	b580      	push	{r7, lr}
 800d612:	b088      	sub	sp, #32
 800d614:	af00      	add	r7, sp, #0
 800d616:	6078      	str	r0, [r7, #4]
 800d618:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800d61a:	683b      	ldr	r3, [r7, #0]
 800d61c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800d61e:	2311      	movs	r3, #17
 800d620:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d622:	2340      	movs	r3, #64	@ 0x40
 800d624:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d626:	2300      	movs	r3, #0
 800d628:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d62a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d62e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d630:	f107 0308 	add.w	r3, r7, #8
 800d634:	4619      	mov	r1, r3
 800d636:	6878      	ldr	r0, [r7, #4]
 800d638:	f7ff ff52 	bl	800d4e0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800d63c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d640:	2111      	movs	r1, #17
 800d642:	6878      	ldr	r0, [r7, #4]
 800d644:	f000 f9f8 	bl	800da38 <SDMMC_GetCmdResp1>
 800d648:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d64a:	69fb      	ldr	r3, [r7, #28]
}
 800d64c:	4618      	mov	r0, r3
 800d64e:	3720      	adds	r7, #32
 800d650:	46bd      	mov	sp, r7
 800d652:	bd80      	pop	{r7, pc}

0800d654 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800d654:	b580      	push	{r7, lr}
 800d656:	b088      	sub	sp, #32
 800d658:	af00      	add	r7, sp, #0
 800d65a:	6078      	str	r0, [r7, #4]
 800d65c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800d65e:	683b      	ldr	r3, [r7, #0]
 800d660:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800d662:	2312      	movs	r3, #18
 800d664:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d666:	2340      	movs	r3, #64	@ 0x40
 800d668:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d66a:	2300      	movs	r3, #0
 800d66c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d66e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d672:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d674:	f107 0308 	add.w	r3, r7, #8
 800d678:	4619      	mov	r1, r3
 800d67a:	6878      	ldr	r0, [r7, #4]
 800d67c:	f7ff ff30 	bl	800d4e0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800d680:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d684:	2112      	movs	r1, #18
 800d686:	6878      	ldr	r0, [r7, #4]
 800d688:	f000 f9d6 	bl	800da38 <SDMMC_GetCmdResp1>
 800d68c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d68e:	69fb      	ldr	r3, [r7, #28]
}
 800d690:	4618      	mov	r0, r3
 800d692:	3720      	adds	r7, #32
 800d694:	46bd      	mov	sp, r7
 800d696:	bd80      	pop	{r7, pc}

0800d698 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 800d698:	b580      	push	{r7, lr}
 800d69a:	b088      	sub	sp, #32
 800d69c:	af00      	add	r7, sp, #0
 800d69e:	6078      	str	r0, [r7, #4]
 800d6a0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800d6a2:	683b      	ldr	r3, [r7, #0]
 800d6a4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800d6a6:	2318      	movs	r3, #24
 800d6a8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d6aa:	2340      	movs	r3, #64	@ 0x40
 800d6ac:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d6ae:	2300      	movs	r3, #0
 800d6b0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d6b2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d6b6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d6b8:	f107 0308 	add.w	r3, r7, #8
 800d6bc:	4619      	mov	r1, r3
 800d6be:	6878      	ldr	r0, [r7, #4]
 800d6c0:	f7ff ff0e 	bl	800d4e0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800d6c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d6c8:	2118      	movs	r1, #24
 800d6ca:	6878      	ldr	r0, [r7, #4]
 800d6cc:	f000 f9b4 	bl	800da38 <SDMMC_GetCmdResp1>
 800d6d0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d6d2:	69fb      	ldr	r3, [r7, #28]
}
 800d6d4:	4618      	mov	r0, r3
 800d6d6:	3720      	adds	r7, #32
 800d6d8:	46bd      	mov	sp, r7
 800d6da:	bd80      	pop	{r7, pc}

0800d6dc <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 800d6dc:	b580      	push	{r7, lr}
 800d6de:	b088      	sub	sp, #32
 800d6e0:	af00      	add	r7, sp, #0
 800d6e2:	6078      	str	r0, [r7, #4]
 800d6e4:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800d6e6:	683b      	ldr	r3, [r7, #0]
 800d6e8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800d6ea:	2319      	movs	r3, #25
 800d6ec:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d6ee:	2340      	movs	r3, #64	@ 0x40
 800d6f0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d6f2:	2300      	movs	r3, #0
 800d6f4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d6f6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d6fa:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d6fc:	f107 0308 	add.w	r3, r7, #8
 800d700:	4619      	mov	r1, r3
 800d702:	6878      	ldr	r0, [r7, #4]
 800d704:	f7ff feec 	bl	800d4e0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800d708:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d70c:	2119      	movs	r1, #25
 800d70e:	6878      	ldr	r0, [r7, #4]
 800d710:	f000 f992 	bl	800da38 <SDMMC_GetCmdResp1>
 800d714:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d716:	69fb      	ldr	r3, [r7, #28]
}
 800d718:	4618      	mov	r0, r3
 800d71a:	3720      	adds	r7, #32
 800d71c:	46bd      	mov	sp, r7
 800d71e:	bd80      	pop	{r7, pc}

0800d720 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 800d720:	b580      	push	{r7, lr}
 800d722:	b088      	sub	sp, #32
 800d724:	af00      	add	r7, sp, #0
 800d726:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800d728:	2300      	movs	r3, #0
 800d72a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800d72c:	230c      	movs	r3, #12
 800d72e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d730:	2340      	movs	r3, #64	@ 0x40
 800d732:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d734:	2300      	movs	r3, #0
 800d736:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d738:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d73c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d73e:	f107 0308 	add.w	r3, r7, #8
 800d742:	4619      	mov	r1, r3
 800d744:	6878      	ldr	r0, [r7, #4]
 800d746:	f7ff fecb 	bl	800d4e0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 800d74a:	4a05      	ldr	r2, [pc, #20]	@ (800d760 <SDMMC_CmdStopTransfer+0x40>)
 800d74c:	210c      	movs	r1, #12
 800d74e:	6878      	ldr	r0, [r7, #4]
 800d750:	f000 f972 	bl	800da38 <SDMMC_GetCmdResp1>
 800d754:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d756:	69fb      	ldr	r3, [r7, #28]
}
 800d758:	4618      	mov	r0, r3
 800d75a:	3720      	adds	r7, #32
 800d75c:	46bd      	mov	sp, r7
 800d75e:	bd80      	pop	{r7, pc}
 800d760:	05f5e100 	.word	0x05f5e100

0800d764 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint64_t Addr)
{
 800d764:	b580      	push	{r7, lr}
 800d766:	b08a      	sub	sp, #40	@ 0x28
 800d768:	af00      	add	r7, sp, #0
 800d76a:	60f8      	str	r0, [r7, #12]
 800d76c:	e9c7 2300 	strd	r2, r3, [r7]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800d770:	683b      	ldr	r3, [r7, #0]
 800d772:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800d774:	2307      	movs	r3, #7
 800d776:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d778:	2340      	movs	r3, #64	@ 0x40
 800d77a:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d77c:	2300      	movs	r3, #0
 800d77e:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d780:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d784:	623b      	str	r3, [r7, #32]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d786:	f107 0310 	add.w	r3, r7, #16
 800d78a:	4619      	mov	r1, r3
 800d78c:	68f8      	ldr	r0, [r7, #12]
 800d78e:	f7ff fea7 	bl	800d4e0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 800d792:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d796:	2107      	movs	r1, #7
 800d798:	68f8      	ldr	r0, [r7, #12]
 800d79a:	f000 f94d 	bl	800da38 <SDMMC_GetCmdResp1>
 800d79e:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 800d7a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800d7a2:	4618      	mov	r0, r3
 800d7a4:	3728      	adds	r7, #40	@ 0x28
 800d7a6:	46bd      	mov	sp, r7
 800d7a8:	bd80      	pop	{r7, pc}

0800d7aa <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 800d7aa:	b580      	push	{r7, lr}
 800d7ac:	b088      	sub	sp, #32
 800d7ae:	af00      	add	r7, sp, #0
 800d7b0:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800d7b2:	2300      	movs	r3, #0
 800d7b4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800d7b6:	2300      	movs	r3, #0
 800d7b8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 800d7ba:	2300      	movs	r3, #0
 800d7bc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d7be:	2300      	movs	r3, #0
 800d7c0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d7c2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d7c6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d7c8:	f107 0308 	add.w	r3, r7, #8
 800d7cc:	4619      	mov	r1, r3
 800d7ce:	6878      	ldr	r0, [r7, #4]
 800d7d0:	f7ff fe86 	bl	800d4e0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 800d7d4:	6878      	ldr	r0, [r7, #4]
 800d7d6:	f000 fb67 	bl	800dea8 <SDMMC_GetCmdError>
 800d7da:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d7dc:	69fb      	ldr	r3, [r7, #28]
}
 800d7de:	4618      	mov	r0, r3
 800d7e0:	3720      	adds	r7, #32
 800d7e2:	46bd      	mov	sp, r7
 800d7e4:	bd80      	pop	{r7, pc}

0800d7e6 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 800d7e6:	b580      	push	{r7, lr}
 800d7e8:	b088      	sub	sp, #32
 800d7ea:	af00      	add	r7, sp, #0
 800d7ec:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800d7ee:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 800d7f2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800d7f4:	2308      	movs	r3, #8
 800d7f6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d7f8:	2340      	movs	r3, #64	@ 0x40
 800d7fa:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d7fc:	2300      	movs	r3, #0
 800d7fe:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d800:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d804:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d806:	f107 0308 	add.w	r3, r7, #8
 800d80a:	4619      	mov	r1, r3
 800d80c:	6878      	ldr	r0, [r7, #4]
 800d80e:	f7ff fe67 	bl	800d4e0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 800d812:	6878      	ldr	r0, [r7, #4]
 800d814:	f000 fafa 	bl	800de0c <SDMMC_GetCmdResp7>
 800d818:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d81a:	69fb      	ldr	r3, [r7, #28]
}
 800d81c:	4618      	mov	r0, r3
 800d81e:	3720      	adds	r7, #32
 800d820:	46bd      	mov	sp, r7
 800d822:	bd80      	pop	{r7, pc}

0800d824 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800d824:	b580      	push	{r7, lr}
 800d826:	b088      	sub	sp, #32
 800d828:	af00      	add	r7, sp, #0
 800d82a:	6078      	str	r0, [r7, #4]
 800d82c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800d82e:	683b      	ldr	r3, [r7, #0]
 800d830:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800d832:	2337      	movs	r3, #55	@ 0x37
 800d834:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d836:	2340      	movs	r3, #64	@ 0x40
 800d838:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d83a:	2300      	movs	r3, #0
 800d83c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d83e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d842:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d844:	f107 0308 	add.w	r3, r7, #8
 800d848:	4619      	mov	r1, r3
 800d84a:	6878      	ldr	r0, [r7, #4]
 800d84c:	f7ff fe48 	bl	800d4e0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 800d850:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d854:	2137      	movs	r1, #55	@ 0x37
 800d856:	6878      	ldr	r0, [r7, #4]
 800d858:	f000 f8ee 	bl	800da38 <SDMMC_GetCmdResp1>
 800d85c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d85e:	69fb      	ldr	r3, [r7, #28]
}
 800d860:	4618      	mov	r0, r3
 800d862:	3720      	adds	r7, #32
 800d864:	46bd      	mov	sp, r7
 800d866:	bd80      	pop	{r7, pc}

0800d868 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800d868:	b580      	push	{r7, lr}
 800d86a:	b088      	sub	sp, #32
 800d86c:	af00      	add	r7, sp, #0
 800d86e:	6078      	str	r0, [r7, #4]
 800d870:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800d872:	683a      	ldr	r2, [r7, #0]
 800d874:	4b0d      	ldr	r3, [pc, #52]	@ (800d8ac <SDMMC_CmdAppOperCommand+0x44>)
 800d876:	4313      	orrs	r3, r2
 800d878:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800d87a:	2329      	movs	r3, #41	@ 0x29
 800d87c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d87e:	2340      	movs	r3, #64	@ 0x40
 800d880:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d882:	2300      	movs	r3, #0
 800d884:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d886:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d88a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d88c:	f107 0308 	add.w	r3, r7, #8
 800d890:	4619      	mov	r1, r3
 800d892:	6878      	ldr	r0, [r7, #4]
 800d894:	f7ff fe24 	bl	800d4e0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 800d898:	6878      	ldr	r0, [r7, #4]
 800d89a:	f000 fa03 	bl	800dca4 <SDMMC_GetCmdResp3>
 800d89e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d8a0:	69fb      	ldr	r3, [r7, #28]
}
 800d8a2:	4618      	mov	r0, r3
 800d8a4:	3720      	adds	r7, #32
 800d8a6:	46bd      	mov	sp, r7
 800d8a8:	bd80      	pop	{r7, pc}
 800d8aa:	bf00      	nop
 800d8ac:	80100000 	.word	0x80100000

0800d8b0 <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 800d8b0:	b580      	push	{r7, lr}
 800d8b2:	b088      	sub	sp, #32
 800d8b4:	af00      	add	r7, sp, #0
 800d8b6:	6078      	str	r0, [r7, #4]
 800d8b8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800d8ba:	683b      	ldr	r3, [r7, #0]
 800d8bc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800d8be:	2306      	movs	r3, #6
 800d8c0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d8c2:	2340      	movs	r3, #64	@ 0x40
 800d8c4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d8c6:	2300      	movs	r3, #0
 800d8c8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d8ca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d8ce:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d8d0:	f107 0308 	add.w	r3, r7, #8
 800d8d4:	4619      	mov	r1, r3
 800d8d6:	6878      	ldr	r0, [r7, #4]
 800d8d8:	f7ff fe02 	bl	800d4e0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 800d8dc:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d8e0:	2106      	movs	r1, #6
 800d8e2:	6878      	ldr	r0, [r7, #4]
 800d8e4:	f000 f8a8 	bl	800da38 <SDMMC_GetCmdResp1>
 800d8e8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d8ea:	69fb      	ldr	r3, [r7, #28]
}
 800d8ec:	4618      	mov	r0, r3
 800d8ee:	3720      	adds	r7, #32
 800d8f0:	46bd      	mov	sp, r7
 800d8f2:	bd80      	pop	{r7, pc}

0800d8f4 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 800d8f4:	b580      	push	{r7, lr}
 800d8f6:	b088      	sub	sp, #32
 800d8f8:	af00      	add	r7, sp, #0
 800d8fa:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800d8fc:	2300      	movs	r3, #0
 800d8fe:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800d900:	2333      	movs	r3, #51	@ 0x33
 800d902:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d904:	2340      	movs	r3, #64	@ 0x40
 800d906:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d908:	2300      	movs	r3, #0
 800d90a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d90c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d910:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d912:	f107 0308 	add.w	r3, r7, #8
 800d916:	4619      	mov	r1, r3
 800d918:	6878      	ldr	r0, [r7, #4]
 800d91a:	f7ff fde1 	bl	800d4e0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 800d91e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d922:	2133      	movs	r1, #51	@ 0x33
 800d924:	6878      	ldr	r0, [r7, #4]
 800d926:	f000 f887 	bl	800da38 <SDMMC_GetCmdResp1>
 800d92a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d92c:	69fb      	ldr	r3, [r7, #28]
}
 800d92e:	4618      	mov	r0, r3
 800d930:	3720      	adds	r7, #32
 800d932:	46bd      	mov	sp, r7
 800d934:	bd80      	pop	{r7, pc}

0800d936 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 800d936:	b580      	push	{r7, lr}
 800d938:	b088      	sub	sp, #32
 800d93a:	af00      	add	r7, sp, #0
 800d93c:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800d93e:	2300      	movs	r3, #0
 800d940:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800d942:	2302      	movs	r3, #2
 800d944:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800d946:	23c0      	movs	r3, #192	@ 0xc0
 800d948:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d94a:	2300      	movs	r3, #0
 800d94c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d94e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d952:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d954:	f107 0308 	add.w	r3, r7, #8
 800d958:	4619      	mov	r1, r3
 800d95a:	6878      	ldr	r0, [r7, #4]
 800d95c:	f7ff fdc0 	bl	800d4e0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800d960:	6878      	ldr	r0, [r7, #4]
 800d962:	f000 f957 	bl	800dc14 <SDMMC_GetCmdResp2>
 800d966:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d968:	69fb      	ldr	r3, [r7, #28]
}
 800d96a:	4618      	mov	r0, r3
 800d96c:	3720      	adds	r7, #32
 800d96e:	46bd      	mov	sp, r7
 800d970:	bd80      	pop	{r7, pc}

0800d972 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800d972:	b580      	push	{r7, lr}
 800d974:	b088      	sub	sp, #32
 800d976:	af00      	add	r7, sp, #0
 800d978:	6078      	str	r0, [r7, #4]
 800d97a:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800d97c:	683b      	ldr	r3, [r7, #0]
 800d97e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800d980:	2309      	movs	r3, #9
 800d982:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800d984:	23c0      	movs	r3, #192	@ 0xc0
 800d986:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d988:	2300      	movs	r3, #0
 800d98a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d98c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d990:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d992:	f107 0308 	add.w	r3, r7, #8
 800d996:	4619      	mov	r1, r3
 800d998:	6878      	ldr	r0, [r7, #4]
 800d99a:	f7ff fda1 	bl	800d4e0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800d99e:	6878      	ldr	r0, [r7, #4]
 800d9a0:	f000 f938 	bl	800dc14 <SDMMC_GetCmdResp2>
 800d9a4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d9a6:	69fb      	ldr	r3, [r7, #28]
}
 800d9a8:	4618      	mov	r0, r3
 800d9aa:	3720      	adds	r7, #32
 800d9ac:	46bd      	mov	sp, r7
 800d9ae:	bd80      	pop	{r7, pc}

0800d9b0 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 800d9b0:	b580      	push	{r7, lr}
 800d9b2:	b088      	sub	sp, #32
 800d9b4:	af00      	add	r7, sp, #0
 800d9b6:	6078      	str	r0, [r7, #4]
 800d9b8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800d9ba:	2300      	movs	r3, #0
 800d9bc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800d9be:	2303      	movs	r3, #3
 800d9c0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d9c2:	2340      	movs	r3, #64	@ 0x40
 800d9c4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d9c6:	2300      	movs	r3, #0
 800d9c8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d9ca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d9ce:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d9d0:	f107 0308 	add.w	r3, r7, #8
 800d9d4:	4619      	mov	r1, r3
 800d9d6:	6878      	ldr	r0, [r7, #4]
 800d9d8:	f7ff fd82 	bl	800d4e0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800d9dc:	683a      	ldr	r2, [r7, #0]
 800d9de:	2103      	movs	r1, #3
 800d9e0:	6878      	ldr	r0, [r7, #4]
 800d9e2:	f000 f99d 	bl	800dd20 <SDMMC_GetCmdResp6>
 800d9e6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d9e8:	69fb      	ldr	r3, [r7, #28]
}
 800d9ea:	4618      	mov	r0, r3
 800d9ec:	3720      	adds	r7, #32
 800d9ee:	46bd      	mov	sp, r7
 800d9f0:	bd80      	pop	{r7, pc}

0800d9f2 <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800d9f2:	b580      	push	{r7, lr}
 800d9f4:	b088      	sub	sp, #32
 800d9f6:	af00      	add	r7, sp, #0
 800d9f8:	6078      	str	r0, [r7, #4]
 800d9fa:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800d9fc:	683b      	ldr	r3, [r7, #0]
 800d9fe:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800da00:	230d      	movs	r3, #13
 800da02:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800da04:	2340      	movs	r3, #64	@ 0x40
 800da06:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800da08:	2300      	movs	r3, #0
 800da0a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800da0c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800da10:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800da12:	f107 0308 	add.w	r3, r7, #8
 800da16:	4619      	mov	r1, r3
 800da18:	6878      	ldr	r0, [r7, #4]
 800da1a:	f7ff fd61 	bl	800d4e0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 800da1e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800da22:	210d      	movs	r1, #13
 800da24:	6878      	ldr	r0, [r7, #4]
 800da26:	f000 f807 	bl	800da38 <SDMMC_GetCmdResp1>
 800da2a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800da2c:	69fb      	ldr	r3, [r7, #28]
}
 800da2e:	4618      	mov	r0, r3
 800da30:	3720      	adds	r7, #32
 800da32:	46bd      	mov	sp, r7
 800da34:	bd80      	pop	{r7, pc}
	...

0800da38 <SDMMC_GetCmdResp1>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 800da38:	b580      	push	{r7, lr}
 800da3a:	b088      	sub	sp, #32
 800da3c:	af00      	add	r7, sp, #0
 800da3e:	60f8      	str	r0, [r7, #12]
 800da40:	460b      	mov	r3, r1
 800da42:	607a      	str	r2, [r7, #4]
 800da44:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800da46:	4b70      	ldr	r3, [pc, #448]	@ (800dc08 <SDMMC_GetCmdResp1+0x1d0>)
 800da48:	681b      	ldr	r3, [r3, #0]
 800da4a:	4a70      	ldr	r2, [pc, #448]	@ (800dc0c <SDMMC_GetCmdResp1+0x1d4>)
 800da4c:	fba2 2303 	umull	r2, r3, r2, r3
 800da50:	0a5a      	lsrs	r2, r3, #9
 800da52:	687b      	ldr	r3, [r7, #4]
 800da54:	fb02 f303 	mul.w	r3, r2, r3
 800da58:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800da5a:	69fb      	ldr	r3, [r7, #28]
 800da5c:	1e5a      	subs	r2, r3, #1
 800da5e:	61fa      	str	r2, [r7, #28]
 800da60:	2b00      	cmp	r3, #0
 800da62:	d102      	bne.n	800da6a <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800da64:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800da68:	e0c9      	b.n	800dbfe <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 800da6a:	68fb      	ldr	r3, [r7, #12]
 800da6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800da6e:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800da70:	69bb      	ldr	r3, [r7, #24]
 800da72:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800da76:	2b00      	cmp	r3, #0
 800da78:	d0ef      	beq.n	800da5a <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800da7a:	69bb      	ldr	r3, [r7, #24]
 800da7c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800da80:	2b00      	cmp	r3, #0
 800da82:	d1ea      	bne.n	800da5a <SDMMC_GetCmdResp1+0x22>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800da84:	68fb      	ldr	r3, [r7, #12]
 800da86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800da88:	f003 0304 	and.w	r3, r3, #4
 800da8c:	2b00      	cmp	r3, #0
 800da8e:	d004      	beq.n	800da9a <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800da90:	68fb      	ldr	r3, [r7, #12]
 800da92:	2204      	movs	r2, #4
 800da94:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800da96:	2304      	movs	r3, #4
 800da98:	e0b1      	b.n	800dbfe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800da9a:	68fb      	ldr	r3, [r7, #12]
 800da9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800da9e:	f003 0301 	and.w	r3, r3, #1
 800daa2:	2b00      	cmp	r3, #0
 800daa4:	d004      	beq.n	800dab0 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800daa6:	68fb      	ldr	r3, [r7, #12]
 800daa8:	2201      	movs	r2, #1
 800daaa:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800daac:	2301      	movs	r3, #1
 800daae:	e0a6      	b.n	800dbfe <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800dab0:	68fb      	ldr	r3, [r7, #12]
 800dab2:	22c5      	movs	r2, #197	@ 0xc5
 800dab4:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800dab6:	68f8      	ldr	r0, [r7, #12]
 800dab8:	f7ff fd3c 	bl	800d534 <SDMMC_GetCommandResponse>
 800dabc:	4603      	mov	r3, r0
 800dabe:	461a      	mov	r2, r3
 800dac0:	7afb      	ldrb	r3, [r7, #11]
 800dac2:	4293      	cmp	r3, r2
 800dac4:	d001      	beq.n	800daca <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800dac6:	2301      	movs	r3, #1
 800dac8:	e099      	b.n	800dbfe <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800daca:	2100      	movs	r1, #0
 800dacc:	68f8      	ldr	r0, [r7, #12]
 800dace:	f7ff fd3e 	bl	800d54e <SDMMC_GetResponse>
 800dad2:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800dad4:	697a      	ldr	r2, [r7, #20]
 800dad6:	4b4e      	ldr	r3, [pc, #312]	@ (800dc10 <SDMMC_GetCmdResp1+0x1d8>)
 800dad8:	4013      	ands	r3, r2
 800dada:	2b00      	cmp	r3, #0
 800dadc:	d101      	bne.n	800dae2 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800dade:	2300      	movs	r3, #0
 800dae0:	e08d      	b.n	800dbfe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800dae2:	697b      	ldr	r3, [r7, #20]
 800dae4:	2b00      	cmp	r3, #0
 800dae6:	da02      	bge.n	800daee <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800dae8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800daec:	e087      	b.n	800dbfe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800daee:	697b      	ldr	r3, [r7, #20]
 800daf0:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800daf4:	2b00      	cmp	r3, #0
 800daf6:	d001      	beq.n	800dafc <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800daf8:	2340      	movs	r3, #64	@ 0x40
 800dafa:	e080      	b.n	800dbfe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800dafc:	697b      	ldr	r3, [r7, #20]
 800dafe:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800db02:	2b00      	cmp	r3, #0
 800db04:	d001      	beq.n	800db0a <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800db06:	2380      	movs	r3, #128	@ 0x80
 800db08:	e079      	b.n	800dbfe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800db0a:	697b      	ldr	r3, [r7, #20]
 800db0c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800db10:	2b00      	cmp	r3, #0
 800db12:	d002      	beq.n	800db1a <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800db14:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800db18:	e071      	b.n	800dbfe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800db1a:	697b      	ldr	r3, [r7, #20]
 800db1c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800db20:	2b00      	cmp	r3, #0
 800db22:	d002      	beq.n	800db2a <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800db24:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800db28:	e069      	b.n	800dbfe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800db2a:	697b      	ldr	r3, [r7, #20]
 800db2c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800db30:	2b00      	cmp	r3, #0
 800db32:	d002      	beq.n	800db3a <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800db34:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800db38:	e061      	b.n	800dbfe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800db3a:	697b      	ldr	r3, [r7, #20]
 800db3c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800db40:	2b00      	cmp	r3, #0
 800db42:	d002      	beq.n	800db4a <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800db44:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800db48:	e059      	b.n	800dbfe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800db4a:	697b      	ldr	r3, [r7, #20]
 800db4c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800db50:	2b00      	cmp	r3, #0
 800db52:	d002      	beq.n	800db5a <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800db54:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800db58:	e051      	b.n	800dbfe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800db5a:	697b      	ldr	r3, [r7, #20]
 800db5c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800db60:	2b00      	cmp	r3, #0
 800db62:	d002      	beq.n	800db6a <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800db64:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800db68:	e049      	b.n	800dbfe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800db6a:	697b      	ldr	r3, [r7, #20]
 800db6c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800db70:	2b00      	cmp	r3, #0
 800db72:	d002      	beq.n	800db7a <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800db74:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800db78:	e041      	b.n	800dbfe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800db7a:	697b      	ldr	r3, [r7, #20]
 800db7c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800db80:	2b00      	cmp	r3, #0
 800db82:	d002      	beq.n	800db8a <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800db84:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800db88:	e039      	b.n	800dbfe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800db8a:	697b      	ldr	r3, [r7, #20]
 800db8c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800db90:	2b00      	cmp	r3, #0
 800db92:	d002      	beq.n	800db9a <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800db94:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800db98:	e031      	b.n	800dbfe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800db9a:	697b      	ldr	r3, [r7, #20]
 800db9c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800dba0:	2b00      	cmp	r3, #0
 800dba2:	d002      	beq.n	800dbaa <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800dba4:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800dba8:	e029      	b.n	800dbfe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800dbaa:	697b      	ldr	r3, [r7, #20]
 800dbac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800dbb0:	2b00      	cmp	r3, #0
 800dbb2:	d002      	beq.n	800dbba <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800dbb4:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800dbb8:	e021      	b.n	800dbfe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800dbba:	697b      	ldr	r3, [r7, #20]
 800dbbc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800dbc0:	2b00      	cmp	r3, #0
 800dbc2:	d002      	beq.n	800dbca <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800dbc4:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800dbc8:	e019      	b.n	800dbfe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800dbca:	697b      	ldr	r3, [r7, #20]
 800dbcc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800dbd0:	2b00      	cmp	r3, #0
 800dbd2:	d002      	beq.n	800dbda <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800dbd4:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800dbd8:	e011      	b.n	800dbfe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800dbda:	697b      	ldr	r3, [r7, #20]
 800dbdc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800dbe0:	2b00      	cmp	r3, #0
 800dbe2:	d002      	beq.n	800dbea <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800dbe4:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800dbe8:	e009      	b.n	800dbfe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800dbea:	697b      	ldr	r3, [r7, #20]
 800dbec:	f003 0308 	and.w	r3, r3, #8
 800dbf0:	2b00      	cmp	r3, #0
 800dbf2:	d002      	beq.n	800dbfa <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800dbf4:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 800dbf8:	e001      	b.n	800dbfe <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800dbfa:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800dbfe:	4618      	mov	r0, r3
 800dc00:	3720      	adds	r7, #32
 800dc02:	46bd      	mov	sp, r7
 800dc04:	bd80      	pop	{r7, pc}
 800dc06:	bf00      	nop
 800dc08:	20012000 	.word	0x20012000
 800dc0c:	10624dd3 	.word	0x10624dd3
 800dc10:	fdffe008 	.word	0xfdffe008

0800dc14 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 800dc14:	b480      	push	{r7}
 800dc16:	b085      	sub	sp, #20
 800dc18:	af00      	add	r7, sp, #0
 800dc1a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800dc1c:	4b1f      	ldr	r3, [pc, #124]	@ (800dc9c <SDMMC_GetCmdResp2+0x88>)
 800dc1e:	681b      	ldr	r3, [r3, #0]
 800dc20:	4a1f      	ldr	r2, [pc, #124]	@ (800dca0 <SDMMC_GetCmdResp2+0x8c>)
 800dc22:	fba2 2303 	umull	r2, r3, r2, r3
 800dc26:	0a5b      	lsrs	r3, r3, #9
 800dc28:	f241 3288 	movw	r2, #5000	@ 0x1388
 800dc2c:	fb02 f303 	mul.w	r3, r2, r3
 800dc30:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800dc32:	68fb      	ldr	r3, [r7, #12]
 800dc34:	1e5a      	subs	r2, r3, #1
 800dc36:	60fa      	str	r2, [r7, #12]
 800dc38:	2b00      	cmp	r3, #0
 800dc3a:	d102      	bne.n	800dc42 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800dc3c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800dc40:	e026      	b.n	800dc90 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 800dc42:	687b      	ldr	r3, [r7, #4]
 800dc44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dc46:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800dc48:	68bb      	ldr	r3, [r7, #8]
 800dc4a:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800dc4e:	2b00      	cmp	r3, #0
 800dc50:	d0ef      	beq.n	800dc32 <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800dc52:	68bb      	ldr	r3, [r7, #8]
 800dc54:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800dc58:	2b00      	cmp	r3, #0
 800dc5a:	d1ea      	bne.n	800dc32 <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800dc5c:	687b      	ldr	r3, [r7, #4]
 800dc5e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dc60:	f003 0304 	and.w	r3, r3, #4
 800dc64:	2b00      	cmp	r3, #0
 800dc66:	d004      	beq.n	800dc72 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800dc68:	687b      	ldr	r3, [r7, #4]
 800dc6a:	2204      	movs	r2, #4
 800dc6c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800dc6e:	2304      	movs	r3, #4
 800dc70:	e00e      	b.n	800dc90 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800dc72:	687b      	ldr	r3, [r7, #4]
 800dc74:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dc76:	f003 0301 	and.w	r3, r3, #1
 800dc7a:	2b00      	cmp	r3, #0
 800dc7c:	d004      	beq.n	800dc88 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800dc7e:	687b      	ldr	r3, [r7, #4]
 800dc80:	2201      	movs	r2, #1
 800dc82:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800dc84:	2301      	movs	r3, #1
 800dc86:	e003      	b.n	800dc90 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800dc88:	687b      	ldr	r3, [r7, #4]
 800dc8a:	22c5      	movs	r2, #197	@ 0xc5
 800dc8c:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800dc8e:	2300      	movs	r3, #0
}
 800dc90:	4618      	mov	r0, r3
 800dc92:	3714      	adds	r7, #20
 800dc94:	46bd      	mov	sp, r7
 800dc96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc9a:	4770      	bx	lr
 800dc9c:	20012000 	.word	0x20012000
 800dca0:	10624dd3 	.word	0x10624dd3

0800dca4 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 800dca4:	b480      	push	{r7}
 800dca6:	b085      	sub	sp, #20
 800dca8:	af00      	add	r7, sp, #0
 800dcaa:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800dcac:	4b1a      	ldr	r3, [pc, #104]	@ (800dd18 <SDMMC_GetCmdResp3+0x74>)
 800dcae:	681b      	ldr	r3, [r3, #0]
 800dcb0:	4a1a      	ldr	r2, [pc, #104]	@ (800dd1c <SDMMC_GetCmdResp3+0x78>)
 800dcb2:	fba2 2303 	umull	r2, r3, r2, r3
 800dcb6:	0a5b      	lsrs	r3, r3, #9
 800dcb8:	f241 3288 	movw	r2, #5000	@ 0x1388
 800dcbc:	fb02 f303 	mul.w	r3, r2, r3
 800dcc0:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800dcc2:	68fb      	ldr	r3, [r7, #12]
 800dcc4:	1e5a      	subs	r2, r3, #1
 800dcc6:	60fa      	str	r2, [r7, #12]
 800dcc8:	2b00      	cmp	r3, #0
 800dcca:	d102      	bne.n	800dcd2 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800dccc:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800dcd0:	e01b      	b.n	800dd0a <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 800dcd2:	687b      	ldr	r3, [r7, #4]
 800dcd4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dcd6:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800dcd8:	68bb      	ldr	r3, [r7, #8]
 800dcda:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800dcde:	2b00      	cmp	r3, #0
 800dce0:	d0ef      	beq.n	800dcc2 <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800dce2:	68bb      	ldr	r3, [r7, #8]
 800dce4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800dce8:	2b00      	cmp	r3, #0
 800dcea:	d1ea      	bne.n	800dcc2 <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800dcec:	687b      	ldr	r3, [r7, #4]
 800dcee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dcf0:	f003 0304 	and.w	r3, r3, #4
 800dcf4:	2b00      	cmp	r3, #0
 800dcf6:	d004      	beq.n	800dd02 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800dcf8:	687b      	ldr	r3, [r7, #4]
 800dcfa:	2204      	movs	r2, #4
 800dcfc:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800dcfe:	2304      	movs	r3, #4
 800dd00:	e003      	b.n	800dd0a <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800dd02:	687b      	ldr	r3, [r7, #4]
 800dd04:	22c5      	movs	r2, #197	@ 0xc5
 800dd06:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800dd08:	2300      	movs	r3, #0
}
 800dd0a:	4618      	mov	r0, r3
 800dd0c:	3714      	adds	r7, #20
 800dd0e:	46bd      	mov	sp, r7
 800dd10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd14:	4770      	bx	lr
 800dd16:	bf00      	nop
 800dd18:	20012000 	.word	0x20012000
 800dd1c:	10624dd3 	.word	0x10624dd3

0800dd20 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800dd20:	b580      	push	{r7, lr}
 800dd22:	b088      	sub	sp, #32
 800dd24:	af00      	add	r7, sp, #0
 800dd26:	60f8      	str	r0, [r7, #12]
 800dd28:	460b      	mov	r3, r1
 800dd2a:	607a      	str	r2, [r7, #4]
 800dd2c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800dd2e:	4b35      	ldr	r3, [pc, #212]	@ (800de04 <SDMMC_GetCmdResp6+0xe4>)
 800dd30:	681b      	ldr	r3, [r3, #0]
 800dd32:	4a35      	ldr	r2, [pc, #212]	@ (800de08 <SDMMC_GetCmdResp6+0xe8>)
 800dd34:	fba2 2303 	umull	r2, r3, r2, r3
 800dd38:	0a5b      	lsrs	r3, r3, #9
 800dd3a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800dd3e:	fb02 f303 	mul.w	r3, r2, r3
 800dd42:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800dd44:	69fb      	ldr	r3, [r7, #28]
 800dd46:	1e5a      	subs	r2, r3, #1
 800dd48:	61fa      	str	r2, [r7, #28]
 800dd4a:	2b00      	cmp	r3, #0
 800dd4c:	d102      	bne.n	800dd54 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800dd4e:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800dd52:	e052      	b.n	800ddfa <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 800dd54:	68fb      	ldr	r3, [r7, #12]
 800dd56:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dd58:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800dd5a:	69bb      	ldr	r3, [r7, #24]
 800dd5c:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800dd60:	2b00      	cmp	r3, #0
 800dd62:	d0ef      	beq.n	800dd44 <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800dd64:	69bb      	ldr	r3, [r7, #24]
 800dd66:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800dd6a:	2b00      	cmp	r3, #0
 800dd6c:	d1ea      	bne.n	800dd44 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800dd6e:	68fb      	ldr	r3, [r7, #12]
 800dd70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dd72:	f003 0304 	and.w	r3, r3, #4
 800dd76:	2b00      	cmp	r3, #0
 800dd78:	d004      	beq.n	800dd84 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800dd7a:	68fb      	ldr	r3, [r7, #12]
 800dd7c:	2204      	movs	r2, #4
 800dd7e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800dd80:	2304      	movs	r3, #4
 800dd82:	e03a      	b.n	800ddfa <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800dd84:	68fb      	ldr	r3, [r7, #12]
 800dd86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dd88:	f003 0301 	and.w	r3, r3, #1
 800dd8c:	2b00      	cmp	r3, #0
 800dd8e:	d004      	beq.n	800dd9a <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800dd90:	68fb      	ldr	r3, [r7, #12]
 800dd92:	2201      	movs	r2, #1
 800dd94:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800dd96:	2301      	movs	r3, #1
 800dd98:	e02f      	b.n	800ddfa <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800dd9a:	68f8      	ldr	r0, [r7, #12]
 800dd9c:	f7ff fbca 	bl	800d534 <SDMMC_GetCommandResponse>
 800dda0:	4603      	mov	r3, r0
 800dda2:	461a      	mov	r2, r3
 800dda4:	7afb      	ldrb	r3, [r7, #11]
 800dda6:	4293      	cmp	r3, r2
 800dda8:	d001      	beq.n	800ddae <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800ddaa:	2301      	movs	r3, #1
 800ddac:	e025      	b.n	800ddfa <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800ddae:	68fb      	ldr	r3, [r7, #12]
 800ddb0:	22c5      	movs	r2, #197	@ 0xc5
 800ddb2:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800ddb4:	2100      	movs	r1, #0
 800ddb6:	68f8      	ldr	r0, [r7, #12]
 800ddb8:	f7ff fbc9 	bl	800d54e <SDMMC_GetResponse>
 800ddbc:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800ddbe:	697b      	ldr	r3, [r7, #20]
 800ddc0:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 800ddc4:	2b00      	cmp	r3, #0
 800ddc6:	d106      	bne.n	800ddd6 <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800ddc8:	697b      	ldr	r3, [r7, #20]
 800ddca:	0c1b      	lsrs	r3, r3, #16
 800ddcc:	b29a      	uxth	r2, r3
 800ddce:	687b      	ldr	r3, [r7, #4]
 800ddd0:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800ddd2:	2300      	movs	r3, #0
 800ddd4:	e011      	b.n	800ddfa <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800ddd6:	697b      	ldr	r3, [r7, #20]
 800ddd8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800dddc:	2b00      	cmp	r3, #0
 800ddde:	d002      	beq.n	800dde6 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800dde0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800dde4:	e009      	b.n	800ddfa <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800dde6:	697b      	ldr	r3, [r7, #20]
 800dde8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800ddec:	2b00      	cmp	r3, #0
 800ddee:	d002      	beq.n	800ddf6 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800ddf0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800ddf4:	e001      	b.n	800ddfa <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800ddf6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800ddfa:	4618      	mov	r0, r3
 800ddfc:	3720      	adds	r7, #32
 800ddfe:	46bd      	mov	sp, r7
 800de00:	bd80      	pop	{r7, pc}
 800de02:	bf00      	nop
 800de04:	20012000 	.word	0x20012000
 800de08:	10624dd3 	.word	0x10624dd3

0800de0c <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 800de0c:	b480      	push	{r7}
 800de0e:	b085      	sub	sp, #20
 800de10:	af00      	add	r7, sp, #0
 800de12:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800de14:	4b22      	ldr	r3, [pc, #136]	@ (800dea0 <SDMMC_GetCmdResp7+0x94>)
 800de16:	681b      	ldr	r3, [r3, #0]
 800de18:	4a22      	ldr	r2, [pc, #136]	@ (800dea4 <SDMMC_GetCmdResp7+0x98>)
 800de1a:	fba2 2303 	umull	r2, r3, r2, r3
 800de1e:	0a5b      	lsrs	r3, r3, #9
 800de20:	f241 3288 	movw	r2, #5000	@ 0x1388
 800de24:	fb02 f303 	mul.w	r3, r2, r3
 800de28:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800de2a:	68fb      	ldr	r3, [r7, #12]
 800de2c:	1e5a      	subs	r2, r3, #1
 800de2e:	60fa      	str	r2, [r7, #12]
 800de30:	2b00      	cmp	r3, #0
 800de32:	d102      	bne.n	800de3a <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800de34:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800de38:	e02c      	b.n	800de94 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 800de3a:	687b      	ldr	r3, [r7, #4]
 800de3c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800de3e:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800de40:	68bb      	ldr	r3, [r7, #8]
 800de42:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800de46:	2b00      	cmp	r3, #0
 800de48:	d0ef      	beq.n	800de2a <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800de4a:	68bb      	ldr	r3, [r7, #8]
 800de4c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800de50:	2b00      	cmp	r3, #0
 800de52:	d1ea      	bne.n	800de2a <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800de54:	687b      	ldr	r3, [r7, #4]
 800de56:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800de58:	f003 0304 	and.w	r3, r3, #4
 800de5c:	2b00      	cmp	r3, #0
 800de5e:	d004      	beq.n	800de6a <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800de60:	687b      	ldr	r3, [r7, #4]
 800de62:	2204      	movs	r2, #4
 800de64:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800de66:	2304      	movs	r3, #4
 800de68:	e014      	b.n	800de94 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800de6a:	687b      	ldr	r3, [r7, #4]
 800de6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800de6e:	f003 0301 	and.w	r3, r3, #1
 800de72:	2b00      	cmp	r3, #0
 800de74:	d004      	beq.n	800de80 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800de76:	687b      	ldr	r3, [r7, #4]
 800de78:	2201      	movs	r2, #1
 800de7a:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800de7c:	2301      	movs	r3, #1
 800de7e:	e009      	b.n	800de94 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 800de80:	687b      	ldr	r3, [r7, #4]
 800de82:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800de84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800de88:	2b00      	cmp	r3, #0
 800de8a:	d002      	beq.n	800de92 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 800de8c:	687b      	ldr	r3, [r7, #4]
 800de8e:	2240      	movs	r2, #64	@ 0x40
 800de90:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800de92:	2300      	movs	r3, #0
  
}
 800de94:	4618      	mov	r0, r3
 800de96:	3714      	adds	r7, #20
 800de98:	46bd      	mov	sp, r7
 800de9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de9e:	4770      	bx	lr
 800dea0:	20012000 	.word	0x20012000
 800dea4:	10624dd3 	.word	0x10624dd3

0800dea8 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 800dea8:	b480      	push	{r7}
 800deaa:	b085      	sub	sp, #20
 800deac:	af00      	add	r7, sp, #0
 800deae:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800deb0:	4b11      	ldr	r3, [pc, #68]	@ (800def8 <SDMMC_GetCmdError+0x50>)
 800deb2:	681b      	ldr	r3, [r3, #0]
 800deb4:	4a11      	ldr	r2, [pc, #68]	@ (800defc <SDMMC_GetCmdError+0x54>)
 800deb6:	fba2 2303 	umull	r2, r3, r2, r3
 800deba:	0a5b      	lsrs	r3, r3, #9
 800debc:	f241 3288 	movw	r2, #5000	@ 0x1388
 800dec0:	fb02 f303 	mul.w	r3, r2, r3
 800dec4:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800dec6:	68fb      	ldr	r3, [r7, #12]
 800dec8:	1e5a      	subs	r2, r3, #1
 800deca:	60fa      	str	r2, [r7, #12]
 800decc:	2b00      	cmp	r3, #0
 800dece:	d102      	bne.n	800ded6 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800ded0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800ded4:	e009      	b.n	800deea <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 800ded6:	687b      	ldr	r3, [r7, #4]
 800ded8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800deda:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dede:	2b00      	cmp	r3, #0
 800dee0:	d0f1      	beq.n	800dec6 <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800dee2:	687b      	ldr	r3, [r7, #4]
 800dee4:	22c5      	movs	r2, #197	@ 0xc5
 800dee6:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 800dee8:	2300      	movs	r3, #0
}
 800deea:	4618      	mov	r0, r3
 800deec:	3714      	adds	r7, #20
 800deee:	46bd      	mov	sp, r7
 800def0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800def4:	4770      	bx	lr
 800def6:	bf00      	nop
 800def8:	20012000 	.word	0x20012000
 800defc:	10624dd3 	.word	0x10624dd3

0800df00 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800df00:	b084      	sub	sp, #16
 800df02:	b580      	push	{r7, lr}
 800df04:	b084      	sub	sp, #16
 800df06:	af00      	add	r7, sp, #0
 800df08:	6078      	str	r0, [r7, #4]
 800df0a:	f107 001c 	add.w	r0, r7, #28
 800df0e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800df12:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800df16:	2b01      	cmp	r3, #1
 800df18:	d121      	bne.n	800df5e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800df1a:	687b      	ldr	r3, [r7, #4]
 800df1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800df1e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800df22:	687b      	ldr	r3, [r7, #4]
 800df24:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800df26:	687b      	ldr	r3, [r7, #4]
 800df28:	68da      	ldr	r2, [r3, #12]
 800df2a:	4b21      	ldr	r3, [pc, #132]	@ (800dfb0 <USB_CoreInit+0xb0>)
 800df2c:	4013      	ands	r3, r2
 800df2e:	687a      	ldr	r2, [r7, #4]
 800df30:	60d3      	str	r3, [r2, #12]
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800df32:	687b      	ldr	r3, [r7, #4]
 800df34:	68db      	ldr	r3, [r3, #12]
 800df36:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800df3a:	687b      	ldr	r3, [r7, #4]
 800df3c:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800df3e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800df42:	2b01      	cmp	r3, #1
 800df44:	d105      	bne.n	800df52 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800df46:	687b      	ldr	r3, [r7, #4]
 800df48:	68db      	ldr	r3, [r3, #12]
 800df4a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800df4e:	687b      	ldr	r3, [r7, #4]
 800df50:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800df52:	6878      	ldr	r0, [r7, #4]
 800df54:	f000 f9d4 	bl	800e300 <USB_CoreReset>
 800df58:	4603      	mov	r3, r0
 800df5a:	73fb      	strb	r3, [r7, #15]
 800df5c:	e010      	b.n	800df80 <USB_CoreInit+0x80>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800df5e:	687b      	ldr	r3, [r7, #4]
 800df60:	68db      	ldr	r3, [r3, #12]
 800df62:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800df66:	687b      	ldr	r3, [r7, #4]
 800df68:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800df6a:	6878      	ldr	r0, [r7, #4]
 800df6c:	f000 f9c8 	bl	800e300 <USB_CoreReset>
 800df70:	4603      	mov	r3, r0
 800df72:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800df74:	687b      	ldr	r3, [r7, #4]
 800df76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800df78:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800df7c:	687b      	ldr	r3, [r7, #4]
 800df7e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 800df80:	7fbb      	ldrb	r3, [r7, #30]
 800df82:	2b01      	cmp	r3, #1
 800df84:	d10b      	bne.n	800df9e <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800df86:	687b      	ldr	r3, [r7, #4]
 800df88:	689b      	ldr	r3, [r3, #8]
 800df8a:	f043 0206 	orr.w	r2, r3, #6
 800df8e:	687b      	ldr	r3, [r7, #4]
 800df90:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800df92:	687b      	ldr	r3, [r7, #4]
 800df94:	689b      	ldr	r3, [r3, #8]
 800df96:	f043 0220 	orr.w	r2, r3, #32
 800df9a:	687b      	ldr	r3, [r7, #4]
 800df9c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800df9e:	7bfb      	ldrb	r3, [r7, #15]
}
 800dfa0:	4618      	mov	r0, r3
 800dfa2:	3710      	adds	r7, #16
 800dfa4:	46bd      	mov	sp, r7
 800dfa6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800dfaa:	b004      	add	sp, #16
 800dfac:	4770      	bx	lr
 800dfae:	bf00      	nop
 800dfb0:	ffbdffbf 	.word	0xffbdffbf

0800dfb4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800dfb4:	b480      	push	{r7}
 800dfb6:	b083      	sub	sp, #12
 800dfb8:	af00      	add	r7, sp, #0
 800dfba:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800dfbc:	687b      	ldr	r3, [r7, #4]
 800dfbe:	689b      	ldr	r3, [r3, #8]
 800dfc0:	f043 0201 	orr.w	r2, r3, #1
 800dfc4:	687b      	ldr	r3, [r7, #4]
 800dfc6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800dfc8:	2300      	movs	r3, #0
}
 800dfca:	4618      	mov	r0, r3
 800dfcc:	370c      	adds	r7, #12
 800dfce:	46bd      	mov	sp, r7
 800dfd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfd4:	4770      	bx	lr

0800dfd6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800dfd6:	b480      	push	{r7}
 800dfd8:	b083      	sub	sp, #12
 800dfda:	af00      	add	r7, sp, #0
 800dfdc:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800dfde:	687b      	ldr	r3, [r7, #4]
 800dfe0:	689b      	ldr	r3, [r3, #8]
 800dfe2:	f023 0201 	bic.w	r2, r3, #1
 800dfe6:	687b      	ldr	r3, [r7, #4]
 800dfe8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800dfea:	2300      	movs	r3, #0
}
 800dfec:	4618      	mov	r0, r3
 800dfee:	370c      	adds	r7, #12
 800dff0:	46bd      	mov	sp, r7
 800dff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dff6:	4770      	bx	lr

0800dff8 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800dff8:	b580      	push	{r7, lr}
 800dffa:	b084      	sub	sp, #16
 800dffc:	af00      	add	r7, sp, #0
 800dffe:	6078      	str	r0, [r7, #4]
 800e000:	460b      	mov	r3, r1
 800e002:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800e004:	2300      	movs	r3, #0
 800e006:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800e008:	687b      	ldr	r3, [r7, #4]
 800e00a:	68db      	ldr	r3, [r3, #12]
 800e00c:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800e010:	687b      	ldr	r3, [r7, #4]
 800e012:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800e014:	78fb      	ldrb	r3, [r7, #3]
 800e016:	2b01      	cmp	r3, #1
 800e018:	d115      	bne.n	800e046 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800e01a:	687b      	ldr	r3, [r7, #4]
 800e01c:	68db      	ldr	r3, [r3, #12]
 800e01e:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800e022:	687b      	ldr	r3, [r7, #4]
 800e024:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800e026:	200a      	movs	r0, #10
 800e028:	f7f5 f83a 	bl	80030a0 <HAL_Delay>
      ms += 10U;
 800e02c:	68fb      	ldr	r3, [r7, #12]
 800e02e:	330a      	adds	r3, #10
 800e030:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800e032:	6878      	ldr	r0, [r7, #4]
 800e034:	f000 f956 	bl	800e2e4 <USB_GetMode>
 800e038:	4603      	mov	r3, r0
 800e03a:	2b01      	cmp	r3, #1
 800e03c:	d01e      	beq.n	800e07c <USB_SetCurrentMode+0x84>
 800e03e:	68fb      	ldr	r3, [r7, #12]
 800e040:	2bc7      	cmp	r3, #199	@ 0xc7
 800e042:	d9f0      	bls.n	800e026 <USB_SetCurrentMode+0x2e>
 800e044:	e01a      	b.n	800e07c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800e046:	78fb      	ldrb	r3, [r7, #3]
 800e048:	2b00      	cmp	r3, #0
 800e04a:	d115      	bne.n	800e078 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800e04c:	687b      	ldr	r3, [r7, #4]
 800e04e:	68db      	ldr	r3, [r3, #12]
 800e050:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800e054:	687b      	ldr	r3, [r7, #4]
 800e056:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800e058:	200a      	movs	r0, #10
 800e05a:	f7f5 f821 	bl	80030a0 <HAL_Delay>
      ms += 10U;
 800e05e:	68fb      	ldr	r3, [r7, #12]
 800e060:	330a      	adds	r3, #10
 800e062:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800e064:	6878      	ldr	r0, [r7, #4]
 800e066:	f000 f93d 	bl	800e2e4 <USB_GetMode>
 800e06a:	4603      	mov	r3, r0
 800e06c:	2b00      	cmp	r3, #0
 800e06e:	d005      	beq.n	800e07c <USB_SetCurrentMode+0x84>
 800e070:	68fb      	ldr	r3, [r7, #12]
 800e072:	2bc7      	cmp	r3, #199	@ 0xc7
 800e074:	d9f0      	bls.n	800e058 <USB_SetCurrentMode+0x60>
 800e076:	e001      	b.n	800e07c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800e078:	2301      	movs	r3, #1
 800e07a:	e005      	b.n	800e088 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800e07c:	68fb      	ldr	r3, [r7, #12]
 800e07e:	2bc8      	cmp	r3, #200	@ 0xc8
 800e080:	d101      	bne.n	800e086 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800e082:	2301      	movs	r3, #1
 800e084:	e000      	b.n	800e088 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800e086:	2300      	movs	r3, #0
}
 800e088:	4618      	mov	r0, r3
 800e08a:	3710      	adds	r7, #16
 800e08c:	46bd      	mov	sp, r7
 800e08e:	bd80      	pop	{r7, pc}

0800e090 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800e090:	b480      	push	{r7}
 800e092:	b085      	sub	sp, #20
 800e094:	af00      	add	r7, sp, #0
 800e096:	6078      	str	r0, [r7, #4]
 800e098:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800e09a:	2300      	movs	r3, #0
 800e09c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800e09e:	68fb      	ldr	r3, [r7, #12]
 800e0a0:	3301      	adds	r3, #1
 800e0a2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800e0a4:	68fb      	ldr	r3, [r7, #12]
 800e0a6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800e0aa:	d901      	bls.n	800e0b0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800e0ac:	2303      	movs	r3, #3
 800e0ae:	e01b      	b.n	800e0e8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800e0b0:	687b      	ldr	r3, [r7, #4]
 800e0b2:	691b      	ldr	r3, [r3, #16]
 800e0b4:	2b00      	cmp	r3, #0
 800e0b6:	daf2      	bge.n	800e09e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800e0b8:	2300      	movs	r3, #0
 800e0ba:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800e0bc:	683b      	ldr	r3, [r7, #0]
 800e0be:	019b      	lsls	r3, r3, #6
 800e0c0:	f043 0220 	orr.w	r2, r3, #32
 800e0c4:	687b      	ldr	r3, [r7, #4]
 800e0c6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800e0c8:	68fb      	ldr	r3, [r7, #12]
 800e0ca:	3301      	adds	r3, #1
 800e0cc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800e0ce:	68fb      	ldr	r3, [r7, #12]
 800e0d0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800e0d4:	d901      	bls.n	800e0da <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800e0d6:	2303      	movs	r3, #3
 800e0d8:	e006      	b.n	800e0e8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800e0da:	687b      	ldr	r3, [r7, #4]
 800e0dc:	691b      	ldr	r3, [r3, #16]
 800e0de:	f003 0320 	and.w	r3, r3, #32
 800e0e2:	2b20      	cmp	r3, #32
 800e0e4:	d0f0      	beq.n	800e0c8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800e0e6:	2300      	movs	r3, #0
}
 800e0e8:	4618      	mov	r0, r3
 800e0ea:	3714      	adds	r7, #20
 800e0ec:	46bd      	mov	sp, r7
 800e0ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0f2:	4770      	bx	lr

0800e0f4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800e0f4:	b480      	push	{r7}
 800e0f6:	b085      	sub	sp, #20
 800e0f8:	af00      	add	r7, sp, #0
 800e0fa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800e0fc:	2300      	movs	r3, #0
 800e0fe:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800e100:	68fb      	ldr	r3, [r7, #12]
 800e102:	3301      	adds	r3, #1
 800e104:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800e106:	68fb      	ldr	r3, [r7, #12]
 800e108:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800e10c:	d901      	bls.n	800e112 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800e10e:	2303      	movs	r3, #3
 800e110:	e018      	b.n	800e144 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800e112:	687b      	ldr	r3, [r7, #4]
 800e114:	691b      	ldr	r3, [r3, #16]
 800e116:	2b00      	cmp	r3, #0
 800e118:	daf2      	bge.n	800e100 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800e11a:	2300      	movs	r3, #0
 800e11c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800e11e:	687b      	ldr	r3, [r7, #4]
 800e120:	2210      	movs	r2, #16
 800e122:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800e124:	68fb      	ldr	r3, [r7, #12]
 800e126:	3301      	adds	r3, #1
 800e128:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800e12a:	68fb      	ldr	r3, [r7, #12]
 800e12c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800e130:	d901      	bls.n	800e136 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800e132:	2303      	movs	r3, #3
 800e134:	e006      	b.n	800e144 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800e136:	687b      	ldr	r3, [r7, #4]
 800e138:	691b      	ldr	r3, [r3, #16]
 800e13a:	f003 0310 	and.w	r3, r3, #16
 800e13e:	2b10      	cmp	r3, #16
 800e140:	d0f0      	beq.n	800e124 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800e142:	2300      	movs	r3, #0
}
 800e144:	4618      	mov	r0, r3
 800e146:	3714      	adds	r7, #20
 800e148:	46bd      	mov	sp, r7
 800e14a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e14e:	4770      	bx	lr

0800e150 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800e150:	b480      	push	{r7}
 800e152:	b089      	sub	sp, #36	@ 0x24
 800e154:	af00      	add	r7, sp, #0
 800e156:	60f8      	str	r0, [r7, #12]
 800e158:	60b9      	str	r1, [r7, #8]
 800e15a:	4611      	mov	r1, r2
 800e15c:	461a      	mov	r2, r3
 800e15e:	460b      	mov	r3, r1
 800e160:	71fb      	strb	r3, [r7, #7]
 800e162:	4613      	mov	r3, r2
 800e164:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e166:	68fb      	ldr	r3, [r7, #12]
 800e168:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800e16a:	68bb      	ldr	r3, [r7, #8]
 800e16c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800e16e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800e172:	2b00      	cmp	r3, #0
 800e174:	d123      	bne.n	800e1be <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800e176:	88bb      	ldrh	r3, [r7, #4]
 800e178:	3303      	adds	r3, #3
 800e17a:	089b      	lsrs	r3, r3, #2
 800e17c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800e17e:	2300      	movs	r3, #0
 800e180:	61bb      	str	r3, [r7, #24]
 800e182:	e018      	b.n	800e1b6 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800e184:	79fb      	ldrb	r3, [r7, #7]
 800e186:	031a      	lsls	r2, r3, #12
 800e188:	697b      	ldr	r3, [r7, #20]
 800e18a:	4413      	add	r3, r2
 800e18c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800e190:	461a      	mov	r2, r3
 800e192:	69fb      	ldr	r3, [r7, #28]
 800e194:	681b      	ldr	r3, [r3, #0]
 800e196:	6013      	str	r3, [r2, #0]
      pSrc++;
 800e198:	69fb      	ldr	r3, [r7, #28]
 800e19a:	3301      	adds	r3, #1
 800e19c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800e19e:	69fb      	ldr	r3, [r7, #28]
 800e1a0:	3301      	adds	r3, #1
 800e1a2:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800e1a4:	69fb      	ldr	r3, [r7, #28]
 800e1a6:	3301      	adds	r3, #1
 800e1a8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800e1aa:	69fb      	ldr	r3, [r7, #28]
 800e1ac:	3301      	adds	r3, #1
 800e1ae:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800e1b0:	69bb      	ldr	r3, [r7, #24]
 800e1b2:	3301      	adds	r3, #1
 800e1b4:	61bb      	str	r3, [r7, #24]
 800e1b6:	69ba      	ldr	r2, [r7, #24]
 800e1b8:	693b      	ldr	r3, [r7, #16]
 800e1ba:	429a      	cmp	r2, r3
 800e1bc:	d3e2      	bcc.n	800e184 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800e1be:	2300      	movs	r3, #0
}
 800e1c0:	4618      	mov	r0, r3
 800e1c2:	3724      	adds	r7, #36	@ 0x24
 800e1c4:	46bd      	mov	sp, r7
 800e1c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1ca:	4770      	bx	lr

0800e1cc <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800e1cc:	b480      	push	{r7}
 800e1ce:	b08b      	sub	sp, #44	@ 0x2c
 800e1d0:	af00      	add	r7, sp, #0
 800e1d2:	60f8      	str	r0, [r7, #12]
 800e1d4:	60b9      	str	r1, [r7, #8]
 800e1d6:	4613      	mov	r3, r2
 800e1d8:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e1da:	68fb      	ldr	r3, [r7, #12]
 800e1dc:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800e1de:	68bb      	ldr	r3, [r7, #8]
 800e1e0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800e1e2:	88fb      	ldrh	r3, [r7, #6]
 800e1e4:	089b      	lsrs	r3, r3, #2
 800e1e6:	b29b      	uxth	r3, r3
 800e1e8:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800e1ea:	88fb      	ldrh	r3, [r7, #6]
 800e1ec:	f003 0303 	and.w	r3, r3, #3
 800e1f0:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800e1f2:	2300      	movs	r3, #0
 800e1f4:	623b      	str	r3, [r7, #32]
 800e1f6:	e014      	b.n	800e222 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800e1f8:	69bb      	ldr	r3, [r7, #24]
 800e1fa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800e1fe:	681a      	ldr	r2, [r3, #0]
 800e200:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e202:	601a      	str	r2, [r3, #0]
    pDest++;
 800e204:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e206:	3301      	adds	r3, #1
 800e208:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800e20a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e20c:	3301      	adds	r3, #1
 800e20e:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800e210:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e212:	3301      	adds	r3, #1
 800e214:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800e216:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e218:	3301      	adds	r3, #1
 800e21a:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800e21c:	6a3b      	ldr	r3, [r7, #32]
 800e21e:	3301      	adds	r3, #1
 800e220:	623b      	str	r3, [r7, #32]
 800e222:	6a3a      	ldr	r2, [r7, #32]
 800e224:	697b      	ldr	r3, [r7, #20]
 800e226:	429a      	cmp	r2, r3
 800e228:	d3e6      	bcc.n	800e1f8 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800e22a:	8bfb      	ldrh	r3, [r7, #30]
 800e22c:	2b00      	cmp	r3, #0
 800e22e:	d01e      	beq.n	800e26e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800e230:	2300      	movs	r3, #0
 800e232:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800e234:	69bb      	ldr	r3, [r7, #24]
 800e236:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800e23a:	461a      	mov	r2, r3
 800e23c:	f107 0310 	add.w	r3, r7, #16
 800e240:	6812      	ldr	r2, [r2, #0]
 800e242:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800e244:	693a      	ldr	r2, [r7, #16]
 800e246:	6a3b      	ldr	r3, [r7, #32]
 800e248:	b2db      	uxtb	r3, r3
 800e24a:	00db      	lsls	r3, r3, #3
 800e24c:	fa22 f303 	lsr.w	r3, r2, r3
 800e250:	b2da      	uxtb	r2, r3
 800e252:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e254:	701a      	strb	r2, [r3, #0]
      i++;
 800e256:	6a3b      	ldr	r3, [r7, #32]
 800e258:	3301      	adds	r3, #1
 800e25a:	623b      	str	r3, [r7, #32]
      pDest++;
 800e25c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e25e:	3301      	adds	r3, #1
 800e260:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800e262:	8bfb      	ldrh	r3, [r7, #30]
 800e264:	3b01      	subs	r3, #1
 800e266:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800e268:	8bfb      	ldrh	r3, [r7, #30]
 800e26a:	2b00      	cmp	r3, #0
 800e26c:	d1ea      	bne.n	800e244 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800e26e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800e270:	4618      	mov	r0, r3
 800e272:	372c      	adds	r7, #44	@ 0x2c
 800e274:	46bd      	mov	sp, r7
 800e276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e27a:	4770      	bx	lr

0800e27c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800e27c:	b480      	push	{r7}
 800e27e:	b085      	sub	sp, #20
 800e280:	af00      	add	r7, sp, #0
 800e282:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800e284:	687b      	ldr	r3, [r7, #4]
 800e286:	695b      	ldr	r3, [r3, #20]
 800e288:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800e28a:	687b      	ldr	r3, [r7, #4]
 800e28c:	699b      	ldr	r3, [r3, #24]
 800e28e:	68fa      	ldr	r2, [r7, #12]
 800e290:	4013      	ands	r3, r2
 800e292:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800e294:	68fb      	ldr	r3, [r7, #12]
}
 800e296:	4618      	mov	r0, r3
 800e298:	3714      	adds	r7, #20
 800e29a:	46bd      	mov	sp, r7
 800e29c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2a0:	4770      	bx	lr

0800e2a2 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 800e2a2:	b480      	push	{r7}
 800e2a4:	b085      	sub	sp, #20
 800e2a6:	af00      	add	r7, sp, #0
 800e2a8:	6078      	str	r0, [r7, #4]
 800e2aa:	460b      	mov	r3, r1
 800e2ac:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e2ae:	687b      	ldr	r3, [r7, #4]
 800e2b0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 800e2b2:	78fb      	ldrb	r3, [r7, #3]
 800e2b4:	015a      	lsls	r2, r3, #5
 800e2b6:	68fb      	ldr	r3, [r7, #12]
 800e2b8:	4413      	add	r3, r2
 800e2ba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e2be:	689b      	ldr	r3, [r3, #8]
 800e2c0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 800e2c2:	78fb      	ldrb	r3, [r7, #3]
 800e2c4:	015a      	lsls	r2, r3, #5
 800e2c6:	68fb      	ldr	r3, [r7, #12]
 800e2c8:	4413      	add	r3, r2
 800e2ca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e2ce:	68db      	ldr	r3, [r3, #12]
 800e2d0:	68ba      	ldr	r2, [r7, #8]
 800e2d2:	4013      	ands	r3, r2
 800e2d4:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800e2d6:	68bb      	ldr	r3, [r7, #8]
}
 800e2d8:	4618      	mov	r0, r3
 800e2da:	3714      	adds	r7, #20
 800e2dc:	46bd      	mov	sp, r7
 800e2de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2e2:	4770      	bx	lr

0800e2e4 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800e2e4:	b480      	push	{r7}
 800e2e6:	b083      	sub	sp, #12
 800e2e8:	af00      	add	r7, sp, #0
 800e2ea:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800e2ec:	687b      	ldr	r3, [r7, #4]
 800e2ee:	695b      	ldr	r3, [r3, #20]
 800e2f0:	f003 0301 	and.w	r3, r3, #1
}
 800e2f4:	4618      	mov	r0, r3
 800e2f6:	370c      	adds	r7, #12
 800e2f8:	46bd      	mov	sp, r7
 800e2fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2fe:	4770      	bx	lr

0800e300 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800e300:	b480      	push	{r7}
 800e302:	b085      	sub	sp, #20
 800e304:	af00      	add	r7, sp, #0
 800e306:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800e308:	2300      	movs	r3, #0
 800e30a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800e30c:	68fb      	ldr	r3, [r7, #12]
 800e30e:	3301      	adds	r3, #1
 800e310:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800e312:	68fb      	ldr	r3, [r7, #12]
 800e314:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800e318:	d901      	bls.n	800e31e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800e31a:	2303      	movs	r3, #3
 800e31c:	e022      	b.n	800e364 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800e31e:	687b      	ldr	r3, [r7, #4]
 800e320:	691b      	ldr	r3, [r3, #16]
 800e322:	2b00      	cmp	r3, #0
 800e324:	daf2      	bge.n	800e30c <USB_CoreReset+0xc>

  count = 10U;
 800e326:	230a      	movs	r3, #10
 800e328:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800e32a:	e002      	b.n	800e332 <USB_CoreReset+0x32>
  {
    count--;
 800e32c:	68fb      	ldr	r3, [r7, #12]
 800e32e:	3b01      	subs	r3, #1
 800e330:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800e332:	68fb      	ldr	r3, [r7, #12]
 800e334:	2b00      	cmp	r3, #0
 800e336:	d1f9      	bne.n	800e32c <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800e338:	687b      	ldr	r3, [r7, #4]
 800e33a:	691b      	ldr	r3, [r3, #16]
 800e33c:	f043 0201 	orr.w	r2, r3, #1
 800e340:	687b      	ldr	r3, [r7, #4]
 800e342:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800e344:	68fb      	ldr	r3, [r7, #12]
 800e346:	3301      	adds	r3, #1
 800e348:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800e34a:	68fb      	ldr	r3, [r7, #12]
 800e34c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800e350:	d901      	bls.n	800e356 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800e352:	2303      	movs	r3, #3
 800e354:	e006      	b.n	800e364 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800e356:	687b      	ldr	r3, [r7, #4]
 800e358:	691b      	ldr	r3, [r3, #16]
 800e35a:	f003 0301 	and.w	r3, r3, #1
 800e35e:	2b01      	cmp	r3, #1
 800e360:	d0f0      	beq.n	800e344 <USB_CoreReset+0x44>

  return HAL_OK;
 800e362:	2300      	movs	r3, #0
}
 800e364:	4618      	mov	r0, r3
 800e366:	3714      	adds	r7, #20
 800e368:	46bd      	mov	sp, r7
 800e36a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e36e:	4770      	bx	lr

0800e370 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800e370:	b084      	sub	sp, #16
 800e372:	b580      	push	{r7, lr}
 800e374:	b086      	sub	sp, #24
 800e376:	af00      	add	r7, sp, #0
 800e378:	6078      	str	r0, [r7, #4]
 800e37a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800e37e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800e382:	2300      	movs	r3, #0
 800e384:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e386:	687b      	ldr	r3, [r7, #4]
 800e388:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800e38a:	68fb      	ldr	r3, [r7, #12]
 800e38c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800e390:	461a      	mov	r2, r3
 800e392:	2300      	movs	r3, #0
 800e394:	6013      	str	r3, [r2, #0]

  /* Disable VBUS sensing */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBDEN);
 800e396:	687b      	ldr	r3, [r7, #4]
 800e398:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e39a:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800e39e:	687b      	ldr	r3, [r7, #4]
 800e3a0:	639a      	str	r2, [r3, #56]	@ 0x38

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 800e3a2:	687b      	ldr	r3, [r7, #4]
 800e3a4:	68db      	ldr	r3, [r3, #12]
 800e3a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e3aa:	2b00      	cmp	r3, #0
 800e3ac:	d119      	bne.n	800e3e2 <USB_HostInit+0x72>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 800e3ae:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e3b2:	2b01      	cmp	r3, #1
 800e3b4:	d10a      	bne.n	800e3cc <USB_HostInit+0x5c>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 800e3b6:	68fb      	ldr	r3, [r7, #12]
 800e3b8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800e3bc:	681b      	ldr	r3, [r3, #0]
 800e3be:	68fa      	ldr	r2, [r7, #12]
 800e3c0:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800e3c4:	f043 0304 	orr.w	r3, r3, #4
 800e3c8:	6013      	str	r3, [r2, #0]
 800e3ca:	e014      	b.n	800e3f6 <USB_HostInit+0x86>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800e3cc:	68fb      	ldr	r3, [r7, #12]
 800e3ce:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800e3d2:	681b      	ldr	r3, [r3, #0]
 800e3d4:	68fa      	ldr	r2, [r7, #12]
 800e3d6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800e3da:	f023 0304 	bic.w	r3, r3, #4
 800e3de:	6013      	str	r3, [r2, #0]
 800e3e0:	e009      	b.n	800e3f6 <USB_HostInit+0x86>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800e3e2:	68fb      	ldr	r3, [r7, #12]
 800e3e4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800e3e8:	681b      	ldr	r3, [r3, #0]
 800e3ea:	68fa      	ldr	r2, [r7, #12]
 800e3ec:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800e3f0:	f023 0304 	bic.w	r3, r3, #4
 800e3f4:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800e3f6:	2110      	movs	r1, #16
 800e3f8:	6878      	ldr	r0, [r7, #4]
 800e3fa:	f7ff fe49 	bl	800e090 <USB_FlushTxFifo>
 800e3fe:	4603      	mov	r3, r0
 800e400:	2b00      	cmp	r3, #0
 800e402:	d001      	beq.n	800e408 <USB_HostInit+0x98>
  {
    ret = HAL_ERROR;
 800e404:	2301      	movs	r3, #1
 800e406:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800e408:	6878      	ldr	r0, [r7, #4]
 800e40a:	f7ff fe73 	bl	800e0f4 <USB_FlushRxFifo>
 800e40e:	4603      	mov	r3, r0
 800e410:	2b00      	cmp	r3, #0
 800e412:	d001      	beq.n	800e418 <USB_HostInit+0xa8>
  {
    ret = HAL_ERROR;
 800e414:	2301      	movs	r3, #1
 800e416:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800e418:	2300      	movs	r3, #0
 800e41a:	613b      	str	r3, [r7, #16]
 800e41c:	e015      	b.n	800e44a <USB_HostInit+0xda>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 800e41e:	693b      	ldr	r3, [r7, #16]
 800e420:	015a      	lsls	r2, r3, #5
 800e422:	68fb      	ldr	r3, [r7, #12]
 800e424:	4413      	add	r3, r2
 800e426:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e42a:	461a      	mov	r2, r3
 800e42c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800e430:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800e432:	693b      	ldr	r3, [r7, #16]
 800e434:	015a      	lsls	r2, r3, #5
 800e436:	68fb      	ldr	r3, [r7, #12]
 800e438:	4413      	add	r3, r2
 800e43a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e43e:	461a      	mov	r2, r3
 800e440:	2300      	movs	r3, #0
 800e442:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800e444:	693b      	ldr	r3, [r7, #16]
 800e446:	3301      	adds	r3, #1
 800e448:	613b      	str	r3, [r7, #16]
 800e44a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800e44e:	461a      	mov	r2, r3
 800e450:	693b      	ldr	r3, [r7, #16]
 800e452:	4293      	cmp	r3, r2
 800e454:	d3e3      	bcc.n	800e41e <USB_HostInit+0xae>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800e456:	687b      	ldr	r3, [r7, #4]
 800e458:	2200      	movs	r2, #0
 800e45a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 800e45c:	687b      	ldr	r3, [r7, #4]
 800e45e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800e462:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 800e464:	687b      	ldr	r3, [r7, #4]
 800e466:	4a18      	ldr	r2, [pc, #96]	@ (800e4c8 <USB_HostInit+0x158>)
 800e468:	4293      	cmp	r3, r2
 800e46a:	d10b      	bne.n	800e484 <USB_HostInit+0x114>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 800e46c:	687b      	ldr	r3, [r7, #4]
 800e46e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e472:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 800e474:	687b      	ldr	r3, [r7, #4]
 800e476:	4a15      	ldr	r2, [pc, #84]	@ (800e4cc <USB_HostInit+0x15c>)
 800e478:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800e47a:	687b      	ldr	r3, [r7, #4]
 800e47c:	4a14      	ldr	r2, [pc, #80]	@ (800e4d0 <USB_HostInit+0x160>)
 800e47e:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 800e482:	e009      	b.n	800e498 <USB_HostInit+0x128>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 800e484:	687b      	ldr	r3, [r7, #4]
 800e486:	2280      	movs	r2, #128	@ 0x80
 800e488:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800e48a:	687b      	ldr	r3, [r7, #4]
 800e48c:	4a11      	ldr	r2, [pc, #68]	@ (800e4d4 <USB_HostInit+0x164>)
 800e48e:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 800e490:	687b      	ldr	r3, [r7, #4]
 800e492:	4a11      	ldr	r2, [pc, #68]	@ (800e4d8 <USB_HostInit+0x168>)
 800e494:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800e498:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800e49c:	2b00      	cmp	r3, #0
 800e49e:	d105      	bne.n	800e4ac <USB_HostInit+0x13c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800e4a0:	687b      	ldr	r3, [r7, #4]
 800e4a2:	699b      	ldr	r3, [r3, #24]
 800e4a4:	f043 0210 	orr.w	r2, r3, #16
 800e4a8:	687b      	ldr	r3, [r7, #4]
 800e4aa:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 800e4ac:	687b      	ldr	r3, [r7, #4]
 800e4ae:	699a      	ldr	r2, [r3, #24]
 800e4b0:	4b0a      	ldr	r3, [pc, #40]	@ (800e4dc <USB_HostInit+0x16c>)
 800e4b2:	4313      	orrs	r3, r2
 800e4b4:	687a      	ldr	r2, [r7, #4]
 800e4b6:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 800e4b8:	7dfb      	ldrb	r3, [r7, #23]
}
 800e4ba:	4618      	mov	r0, r3
 800e4bc:	3718      	adds	r7, #24
 800e4be:	46bd      	mov	sp, r7
 800e4c0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800e4c4:	b004      	add	sp, #16
 800e4c6:	4770      	bx	lr
 800e4c8:	40040000 	.word	0x40040000
 800e4cc:	01000200 	.word	0x01000200
 800e4d0:	00e00300 	.word	0x00e00300
 800e4d4:	00600080 	.word	0x00600080
 800e4d8:	004000e0 	.word	0x004000e0
 800e4dc:	a3200008 	.word	0xa3200008

0800e4e0 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 800e4e0:	b480      	push	{r7}
 800e4e2:	b085      	sub	sp, #20
 800e4e4:	af00      	add	r7, sp, #0
 800e4e6:	6078      	str	r0, [r7, #4]
 800e4e8:	460b      	mov	r3, r1
 800e4ea:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e4ec:	687b      	ldr	r3, [r7, #4]
 800e4ee:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 800e4f0:	68fb      	ldr	r3, [r7, #12]
 800e4f2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800e4f6:	681b      	ldr	r3, [r3, #0]
 800e4f8:	68fa      	ldr	r2, [r7, #12]
 800e4fa:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800e4fe:	f023 0303 	bic.w	r3, r3, #3
 800e502:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 800e504:	68fb      	ldr	r3, [r7, #12]
 800e506:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800e50a:	681a      	ldr	r2, [r3, #0]
 800e50c:	78fb      	ldrb	r3, [r7, #3]
 800e50e:	f003 0303 	and.w	r3, r3, #3
 800e512:	68f9      	ldr	r1, [r7, #12]
 800e514:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800e518:	4313      	orrs	r3, r2
 800e51a:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800e51c:	78fb      	ldrb	r3, [r7, #3]
 800e51e:	2b01      	cmp	r3, #1
 800e520:	d107      	bne.n	800e532 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 800e522:	68fb      	ldr	r3, [r7, #12]
 800e524:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800e528:	461a      	mov	r2, r3
 800e52a:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 800e52e:	6053      	str	r3, [r2, #4]
 800e530:	e00c      	b.n	800e54c <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 800e532:	78fb      	ldrb	r3, [r7, #3]
 800e534:	2b02      	cmp	r3, #2
 800e536:	d107      	bne.n	800e548 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 800e538:	68fb      	ldr	r3, [r7, #12]
 800e53a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800e53e:	461a      	mov	r2, r3
 800e540:	f241 7370 	movw	r3, #6000	@ 0x1770
 800e544:	6053      	str	r3, [r2, #4]
 800e546:	e001      	b.n	800e54c <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 800e548:	2301      	movs	r3, #1
 800e54a:	e000      	b.n	800e54e <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 800e54c:	2300      	movs	r3, #0
}
 800e54e:	4618      	mov	r0, r3
 800e550:	3714      	adds	r7, #20
 800e552:	46bd      	mov	sp, r7
 800e554:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e558:	4770      	bx	lr

0800e55a <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 800e55a:	b580      	push	{r7, lr}
 800e55c:	b084      	sub	sp, #16
 800e55e:	af00      	add	r7, sp, #0
 800e560:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e562:	687b      	ldr	r3, [r7, #4]
 800e564:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 800e566:	2300      	movs	r3, #0
 800e568:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800e56a:	68fb      	ldr	r3, [r7, #12]
 800e56c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800e570:	681b      	ldr	r3, [r3, #0]
 800e572:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800e574:	68bb      	ldr	r3, [r7, #8]
 800e576:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800e57a:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 800e57c:	68bb      	ldr	r3, [r7, #8]
 800e57e:	68fa      	ldr	r2, [r7, #12]
 800e580:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800e584:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e588:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 800e58a:	2064      	movs	r0, #100	@ 0x64
 800e58c:	f7f4 fd88 	bl	80030a0 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 800e590:	68bb      	ldr	r3, [r7, #8]
 800e592:	68fa      	ldr	r2, [r7, #12]
 800e594:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800e598:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e59c:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 800e59e:	200a      	movs	r0, #10
 800e5a0:	f7f4 fd7e 	bl	80030a0 <HAL_Delay>

  return HAL_OK;
 800e5a4:	2300      	movs	r3, #0
}
 800e5a6:	4618      	mov	r0, r3
 800e5a8:	3710      	adds	r7, #16
 800e5aa:	46bd      	mov	sp, r7
 800e5ac:	bd80      	pop	{r7, pc}

0800e5ae <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800e5ae:	b480      	push	{r7}
 800e5b0:	b085      	sub	sp, #20
 800e5b2:	af00      	add	r7, sp, #0
 800e5b4:	6078      	str	r0, [r7, #4]
 800e5b6:	460b      	mov	r3, r1
 800e5b8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e5ba:	687b      	ldr	r3, [r7, #4]
 800e5bc:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800e5be:	2300      	movs	r3, #0
 800e5c0:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800e5c2:	68fb      	ldr	r3, [r7, #12]
 800e5c4:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800e5c8:	681b      	ldr	r3, [r3, #0]
 800e5ca:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800e5cc:	68bb      	ldr	r3, [r7, #8]
 800e5ce:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800e5d2:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 800e5d4:	68bb      	ldr	r3, [r7, #8]
 800e5d6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800e5da:	2b00      	cmp	r3, #0
 800e5dc:	d109      	bne.n	800e5f2 <USB_DriveVbus+0x44>
 800e5de:	78fb      	ldrb	r3, [r7, #3]
 800e5e0:	2b01      	cmp	r3, #1
 800e5e2:	d106      	bne.n	800e5f2 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 800e5e4:	68bb      	ldr	r3, [r7, #8]
 800e5e6:	68fa      	ldr	r2, [r7, #12]
 800e5e8:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800e5ec:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800e5f0:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 800e5f2:	68bb      	ldr	r3, [r7, #8]
 800e5f4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800e5f8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e5fc:	d109      	bne.n	800e612 <USB_DriveVbus+0x64>
 800e5fe:	78fb      	ldrb	r3, [r7, #3]
 800e600:	2b00      	cmp	r3, #0
 800e602:	d106      	bne.n	800e612 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 800e604:	68bb      	ldr	r3, [r7, #8]
 800e606:	68fa      	ldr	r2, [r7, #12]
 800e608:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800e60c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800e610:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800e612:	2300      	movs	r3, #0
}
 800e614:	4618      	mov	r0, r3
 800e616:	3714      	adds	r7, #20
 800e618:	46bd      	mov	sp, r7
 800e61a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e61e:	4770      	bx	lr

0800e620 <USB_GetHostSpeed>:
  *            @arg HCD_DEVICE_SPEED_HIGH: High speed mode
  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 800e620:	b480      	push	{r7}
 800e622:	b085      	sub	sp, #20
 800e624:	af00      	add	r7, sp, #0
 800e626:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e628:	687b      	ldr	r3, [r7, #4]
 800e62a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800e62c:	2300      	movs	r3, #0
 800e62e:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800e630:	68fb      	ldr	r3, [r7, #12]
 800e632:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800e636:	681b      	ldr	r3, [r3, #0]
 800e638:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 800e63a:	68bb      	ldr	r3, [r7, #8]
 800e63c:	0c5b      	lsrs	r3, r3, #17
 800e63e:	f003 0303 	and.w	r3, r3, #3
}
 800e642:	4618      	mov	r0, r3
 800e644:	3714      	adds	r7, #20
 800e646:	46bd      	mov	sp, r7
 800e648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e64c:	4770      	bx	lr

0800e64e <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 800e64e:	b480      	push	{r7}
 800e650:	b085      	sub	sp, #20
 800e652:	af00      	add	r7, sp, #0
 800e654:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e656:	687b      	ldr	r3, [r7, #4]
 800e658:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 800e65a:	68fb      	ldr	r3, [r7, #12]
 800e65c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800e660:	689b      	ldr	r3, [r3, #8]
 800e662:	b29b      	uxth	r3, r3
}
 800e664:	4618      	mov	r0, r3
 800e666:	3714      	adds	r7, #20
 800e668:	46bd      	mov	sp, r7
 800e66a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e66e:	4770      	bx	lr

0800e670 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 800e670:	b580      	push	{r7, lr}
 800e672:	b088      	sub	sp, #32
 800e674:	af00      	add	r7, sp, #0
 800e676:	6078      	str	r0, [r7, #4]
 800e678:	4608      	mov	r0, r1
 800e67a:	4611      	mov	r1, r2
 800e67c:	461a      	mov	r2, r3
 800e67e:	4603      	mov	r3, r0
 800e680:	70fb      	strb	r3, [r7, #3]
 800e682:	460b      	mov	r3, r1
 800e684:	70bb      	strb	r3, [r7, #2]
 800e686:	4613      	mov	r3, r2
 800e688:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800e68a:	2300      	movs	r3, #0
 800e68c:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e68e:	687b      	ldr	r3, [r7, #4]
 800e690:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 800e692:	78fb      	ldrb	r3, [r7, #3]
 800e694:	015a      	lsls	r2, r3, #5
 800e696:	693b      	ldr	r3, [r7, #16]
 800e698:	4413      	add	r3, r2
 800e69a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e69e:	461a      	mov	r2, r3
 800e6a0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800e6a4:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800e6a6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800e6aa:	2b03      	cmp	r3, #3
 800e6ac:	d87c      	bhi.n	800e7a8 <USB_HC_Init+0x138>
 800e6ae:	a201      	add	r2, pc, #4	@ (adr r2, 800e6b4 <USB_HC_Init+0x44>)
 800e6b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e6b4:	0800e6c5 	.word	0x0800e6c5
 800e6b8:	0800e76b 	.word	0x0800e76b
 800e6bc:	0800e6c5 	.word	0x0800e6c5
 800e6c0:	0800e72d 	.word	0x0800e72d
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800e6c4:	78fb      	ldrb	r3, [r7, #3]
 800e6c6:	015a      	lsls	r2, r3, #5
 800e6c8:	693b      	ldr	r3, [r7, #16]
 800e6ca:	4413      	add	r3, r2
 800e6cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e6d0:	461a      	mov	r2, r3
 800e6d2:	f240 439d 	movw	r3, #1181	@ 0x49d
 800e6d6:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 800e6d8:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800e6dc:	2b00      	cmp	r3, #0
 800e6de:	da10      	bge.n	800e702 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800e6e0:	78fb      	ldrb	r3, [r7, #3]
 800e6e2:	015a      	lsls	r2, r3, #5
 800e6e4:	693b      	ldr	r3, [r7, #16]
 800e6e6:	4413      	add	r3, r2
 800e6e8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e6ec:	68db      	ldr	r3, [r3, #12]
 800e6ee:	78fa      	ldrb	r2, [r7, #3]
 800e6f0:	0151      	lsls	r1, r2, #5
 800e6f2:	693a      	ldr	r2, [r7, #16]
 800e6f4:	440a      	add	r2, r1
 800e6f6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800e6fa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e6fe:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 800e700:	e055      	b.n	800e7ae <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 800e702:	687b      	ldr	r3, [r7, #4]
 800e704:	4a6f      	ldr	r2, [pc, #444]	@ (800e8c4 <USB_HC_Init+0x254>)
 800e706:	4293      	cmp	r3, r2
 800e708:	d151      	bne.n	800e7ae <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 800e70a:	78fb      	ldrb	r3, [r7, #3]
 800e70c:	015a      	lsls	r2, r3, #5
 800e70e:	693b      	ldr	r3, [r7, #16]
 800e710:	4413      	add	r3, r2
 800e712:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e716:	68db      	ldr	r3, [r3, #12]
 800e718:	78fa      	ldrb	r2, [r7, #3]
 800e71a:	0151      	lsls	r1, r2, #5
 800e71c:	693a      	ldr	r2, [r7, #16]
 800e71e:	440a      	add	r2, r1
 800e720:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800e724:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800e728:	60d3      	str	r3, [r2, #12]
      break;
 800e72a:	e040      	b.n	800e7ae <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800e72c:	78fb      	ldrb	r3, [r7, #3]
 800e72e:	015a      	lsls	r2, r3, #5
 800e730:	693b      	ldr	r3, [r7, #16]
 800e732:	4413      	add	r3, r2
 800e734:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e738:	461a      	mov	r2, r3
 800e73a:	f240 639d 	movw	r3, #1693	@ 0x69d
 800e73e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800e740:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800e744:	2b00      	cmp	r3, #0
 800e746:	da34      	bge.n	800e7b2 <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800e748:	78fb      	ldrb	r3, [r7, #3]
 800e74a:	015a      	lsls	r2, r3, #5
 800e74c:	693b      	ldr	r3, [r7, #16]
 800e74e:	4413      	add	r3, r2
 800e750:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e754:	68db      	ldr	r3, [r3, #12]
 800e756:	78fa      	ldrb	r2, [r7, #3]
 800e758:	0151      	lsls	r1, r2, #5
 800e75a:	693a      	ldr	r2, [r7, #16]
 800e75c:	440a      	add	r2, r1
 800e75e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800e762:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e766:	60d3      	str	r3, [r2, #12]
      }

      break;
 800e768:	e023      	b.n	800e7b2 <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800e76a:	78fb      	ldrb	r3, [r7, #3]
 800e76c:	015a      	lsls	r2, r3, #5
 800e76e:	693b      	ldr	r3, [r7, #16]
 800e770:	4413      	add	r3, r2
 800e772:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e776:	461a      	mov	r2, r3
 800e778:	f240 2325 	movw	r3, #549	@ 0x225
 800e77c:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800e77e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800e782:	2b00      	cmp	r3, #0
 800e784:	da17      	bge.n	800e7b6 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800e786:	78fb      	ldrb	r3, [r7, #3]
 800e788:	015a      	lsls	r2, r3, #5
 800e78a:	693b      	ldr	r3, [r7, #16]
 800e78c:	4413      	add	r3, r2
 800e78e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e792:	68db      	ldr	r3, [r3, #12]
 800e794:	78fa      	ldrb	r2, [r7, #3]
 800e796:	0151      	lsls	r1, r2, #5
 800e798:	693a      	ldr	r2, [r7, #16]
 800e79a:	440a      	add	r2, r1
 800e79c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800e7a0:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 800e7a4:	60d3      	str	r3, [r2, #12]
      }
      break;
 800e7a6:	e006      	b.n	800e7b6 <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 800e7a8:	2301      	movs	r3, #1
 800e7aa:	77fb      	strb	r3, [r7, #31]
      break;
 800e7ac:	e004      	b.n	800e7b8 <USB_HC_Init+0x148>
      break;
 800e7ae:	bf00      	nop
 800e7b0:	e002      	b.n	800e7b8 <USB_HC_Init+0x148>
      break;
 800e7b2:	bf00      	nop
 800e7b4:	e000      	b.n	800e7b8 <USB_HC_Init+0x148>
      break;
 800e7b6:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 800e7b8:	78fb      	ldrb	r3, [r7, #3]
 800e7ba:	015a      	lsls	r2, r3, #5
 800e7bc:	693b      	ldr	r3, [r7, #16]
 800e7be:	4413      	add	r3, r2
 800e7c0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e7c4:	461a      	mov	r2, r3
 800e7c6:	2300      	movs	r3, #0
 800e7c8:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 800e7ca:	78fb      	ldrb	r3, [r7, #3]
 800e7cc:	015a      	lsls	r2, r3, #5
 800e7ce:	693b      	ldr	r3, [r7, #16]
 800e7d0:	4413      	add	r3, r2
 800e7d2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e7d6:	68db      	ldr	r3, [r3, #12]
 800e7d8:	78fa      	ldrb	r2, [r7, #3]
 800e7da:	0151      	lsls	r1, r2, #5
 800e7dc:	693a      	ldr	r2, [r7, #16]
 800e7de:	440a      	add	r2, r1
 800e7e0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800e7e4:	f043 0302 	orr.w	r3, r3, #2
 800e7e8:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800e7ea:	693b      	ldr	r3, [r7, #16]
 800e7ec:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800e7f0:	699a      	ldr	r2, [r3, #24]
 800e7f2:	78fb      	ldrb	r3, [r7, #3]
 800e7f4:	f003 030f 	and.w	r3, r3, #15
 800e7f8:	2101      	movs	r1, #1
 800e7fa:	fa01 f303 	lsl.w	r3, r1, r3
 800e7fe:	6939      	ldr	r1, [r7, #16]
 800e800:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800e804:	4313      	orrs	r3, r2
 800e806:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800e808:	687b      	ldr	r3, [r7, #4]
 800e80a:	699b      	ldr	r3, [r3, #24]
 800e80c:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800e810:	687b      	ldr	r3, [r7, #4]
 800e812:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 800e814:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800e818:	2b00      	cmp	r3, #0
 800e81a:	da03      	bge.n	800e824 <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 800e81c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800e820:	61bb      	str	r3, [r7, #24]
 800e822:	e001      	b.n	800e828 <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 800e824:	2300      	movs	r3, #0
 800e826:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 800e828:	6878      	ldr	r0, [r7, #4]
 800e82a:	f7ff fef9 	bl	800e620 <USB_GetHostSpeed>
 800e82e:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 800e830:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800e834:	2b02      	cmp	r3, #2
 800e836:	d106      	bne.n	800e846 <USB_HC_Init+0x1d6>
 800e838:	68fb      	ldr	r3, [r7, #12]
 800e83a:	2b02      	cmp	r3, #2
 800e83c:	d003      	beq.n	800e846 <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 800e83e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800e842:	617b      	str	r3, [r7, #20]
 800e844:	e001      	b.n	800e84a <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800e846:	2300      	movs	r3, #0
 800e848:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800e84a:	787b      	ldrb	r3, [r7, #1]
 800e84c:	059b      	lsls	r3, r3, #22
 800e84e:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800e852:	78bb      	ldrb	r3, [r7, #2]
 800e854:	02db      	lsls	r3, r3, #11
 800e856:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800e85a:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800e85c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800e860:	049b      	lsls	r3, r3, #18
 800e862:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800e866:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 800e868:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800e86a:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800e86e:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 800e870:	69bb      	ldr	r3, [r7, #24]
 800e872:	431a      	orrs	r2, r3
 800e874:	697b      	ldr	r3, [r7, #20]
 800e876:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800e878:	78fa      	ldrb	r2, [r7, #3]
 800e87a:	0151      	lsls	r1, r2, #5
 800e87c:	693a      	ldr	r2, [r7, #16]
 800e87e:	440a      	add	r2, r1
 800e880:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 800e884:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800e888:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 800e88a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800e88e:	2b03      	cmp	r3, #3
 800e890:	d003      	beq.n	800e89a <USB_HC_Init+0x22a>
 800e892:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800e896:	2b01      	cmp	r3, #1
 800e898:	d10f      	bne.n	800e8ba <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800e89a:	78fb      	ldrb	r3, [r7, #3]
 800e89c:	015a      	lsls	r2, r3, #5
 800e89e:	693b      	ldr	r3, [r7, #16]
 800e8a0:	4413      	add	r3, r2
 800e8a2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e8a6:	681b      	ldr	r3, [r3, #0]
 800e8a8:	78fa      	ldrb	r2, [r7, #3]
 800e8aa:	0151      	lsls	r1, r2, #5
 800e8ac:	693a      	ldr	r2, [r7, #16]
 800e8ae:	440a      	add	r2, r1
 800e8b0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800e8b4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800e8b8:	6013      	str	r3, [r2, #0]
  }

  return ret;
 800e8ba:	7ffb      	ldrb	r3, [r7, #31]
}
 800e8bc:	4618      	mov	r0, r3
 800e8be:	3720      	adds	r7, #32
 800e8c0:	46bd      	mov	sp, r7
 800e8c2:	bd80      	pop	{r7, pc}
 800e8c4:	40040000 	.word	0x40040000

0800e8c8 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 800e8c8:	b580      	push	{r7, lr}
 800e8ca:	b08c      	sub	sp, #48	@ 0x30
 800e8cc:	af02      	add	r7, sp, #8
 800e8ce:	60f8      	str	r0, [r7, #12]
 800e8d0:	60b9      	str	r1, [r7, #8]
 800e8d2:	4613      	mov	r3, r2
 800e8d4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e8d6:	68fb      	ldr	r3, [r7, #12]
 800e8d8:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800e8da:	68bb      	ldr	r3, [r7, #8]
 800e8dc:	785b      	ldrb	r3, [r3, #1]
 800e8de:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 800e8e0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800e8e4:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 800e8e6:	68fb      	ldr	r3, [r7, #12]
 800e8e8:	4a5d      	ldr	r2, [pc, #372]	@ (800ea60 <USB_HC_StartXfer+0x198>)
 800e8ea:	4293      	cmp	r3, r2
 800e8ec:	d12f      	bne.n	800e94e <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 800e8ee:	79fb      	ldrb	r3, [r7, #7]
 800e8f0:	2b01      	cmp	r3, #1
 800e8f2:	d11c      	bne.n	800e92e <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 800e8f4:	68bb      	ldr	r3, [r7, #8]
 800e8f6:	7c9b      	ldrb	r3, [r3, #18]
 800e8f8:	2b00      	cmp	r3, #0
 800e8fa:	d003      	beq.n	800e904 <USB_HC_StartXfer+0x3c>
 800e8fc:	68bb      	ldr	r3, [r7, #8]
 800e8fe:	7c9b      	ldrb	r3, [r3, #18]
 800e900:	2b02      	cmp	r3, #2
 800e902:	d124      	bne.n	800e94e <USB_HC_StartXfer+0x86>
 800e904:	68bb      	ldr	r3, [r7, #8]
 800e906:	799b      	ldrb	r3, [r3, #6]
 800e908:	2b00      	cmp	r3, #0
 800e90a:	d120      	bne.n	800e94e <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 800e90c:	69fb      	ldr	r3, [r7, #28]
 800e90e:	015a      	lsls	r2, r3, #5
 800e910:	6a3b      	ldr	r3, [r7, #32]
 800e912:	4413      	add	r3, r2
 800e914:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e918:	68db      	ldr	r3, [r3, #12]
 800e91a:	69fa      	ldr	r2, [r7, #28]
 800e91c:	0151      	lsls	r1, r2, #5
 800e91e:	6a3a      	ldr	r2, [r7, #32]
 800e920:	440a      	add	r2, r1
 800e922:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800e926:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e92a:	60d3      	str	r3, [r2, #12]
 800e92c:	e00f      	b.n	800e94e <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 800e92e:	68bb      	ldr	r3, [r7, #8]
 800e930:	791b      	ldrb	r3, [r3, #4]
 800e932:	2b00      	cmp	r3, #0
 800e934:	d10b      	bne.n	800e94e <USB_HC_StartXfer+0x86>
 800e936:	68bb      	ldr	r3, [r7, #8]
 800e938:	795b      	ldrb	r3, [r3, #5]
 800e93a:	2b01      	cmp	r3, #1
 800e93c:	d107      	bne.n	800e94e <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 800e93e:	68bb      	ldr	r3, [r7, #8]
 800e940:	785b      	ldrb	r3, [r3, #1]
 800e942:	4619      	mov	r1, r3
 800e944:	68f8      	ldr	r0, [r7, #12]
 800e946:	f000 fb6b 	bl	800f020 <USB_DoPing>
        return HAL_OK;
 800e94a:	2300      	movs	r3, #0
 800e94c:	e232      	b.n	800edb4 <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 800e94e:	68bb      	ldr	r3, [r7, #8]
 800e950:	799b      	ldrb	r3, [r3, #6]
 800e952:	2b01      	cmp	r3, #1
 800e954:	d158      	bne.n	800ea08 <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 800e956:	2301      	movs	r3, #1
 800e958:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 800e95a:	68bb      	ldr	r3, [r7, #8]
 800e95c:	78db      	ldrb	r3, [r3, #3]
 800e95e:	2b00      	cmp	r3, #0
 800e960:	d007      	beq.n	800e972 <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800e962:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800e964:	68ba      	ldr	r2, [r7, #8]
 800e966:	8a92      	ldrh	r2, [r2, #20]
 800e968:	fb03 f202 	mul.w	r2, r3, r2
 800e96c:	68bb      	ldr	r3, [r7, #8]
 800e96e:	61da      	str	r2, [r3, #28]
 800e970:	e07c      	b.n	800ea6c <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 800e972:	68bb      	ldr	r3, [r7, #8]
 800e974:	7c9b      	ldrb	r3, [r3, #18]
 800e976:	2b01      	cmp	r3, #1
 800e978:	d130      	bne.n	800e9dc <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 800e97a:	68bb      	ldr	r3, [r7, #8]
 800e97c:	6a1b      	ldr	r3, [r3, #32]
 800e97e:	2bbc      	cmp	r3, #188	@ 0xbc
 800e980:	d918      	bls.n	800e9b4 <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 800e982:	68bb      	ldr	r3, [r7, #8]
 800e984:	8a9b      	ldrh	r3, [r3, #20]
 800e986:	461a      	mov	r2, r3
 800e988:	68bb      	ldr	r3, [r7, #8]
 800e98a:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 800e98c:	68bb      	ldr	r3, [r7, #8]
 800e98e:	69da      	ldr	r2, [r3, #28]
 800e990:	68bb      	ldr	r3, [r7, #8]
 800e992:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 800e994:	68bb      	ldr	r3, [r7, #8]
 800e996:	68db      	ldr	r3, [r3, #12]
 800e998:	2b01      	cmp	r3, #1
 800e99a:	d003      	beq.n	800e9a4 <USB_HC_StartXfer+0xdc>
 800e99c:	68bb      	ldr	r3, [r7, #8]
 800e99e:	68db      	ldr	r3, [r3, #12]
 800e9a0:	2b02      	cmp	r3, #2
 800e9a2:	d103      	bne.n	800e9ac <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 800e9a4:	68bb      	ldr	r3, [r7, #8]
 800e9a6:	2202      	movs	r2, #2
 800e9a8:	60da      	str	r2, [r3, #12]
 800e9aa:	e05f      	b.n	800ea6c <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 800e9ac:	68bb      	ldr	r3, [r7, #8]
 800e9ae:	2201      	movs	r2, #1
 800e9b0:	60da      	str	r2, [r3, #12]
 800e9b2:	e05b      	b.n	800ea6c <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 800e9b4:	68bb      	ldr	r3, [r7, #8]
 800e9b6:	6a1a      	ldr	r2, [r3, #32]
 800e9b8:	68bb      	ldr	r3, [r7, #8]
 800e9ba:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 800e9bc:	68bb      	ldr	r3, [r7, #8]
 800e9be:	68db      	ldr	r3, [r3, #12]
 800e9c0:	2b01      	cmp	r3, #1
 800e9c2:	d007      	beq.n	800e9d4 <USB_HC_StartXfer+0x10c>
 800e9c4:	68bb      	ldr	r3, [r7, #8]
 800e9c6:	68db      	ldr	r3, [r3, #12]
 800e9c8:	2b02      	cmp	r3, #2
 800e9ca:	d003      	beq.n	800e9d4 <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 800e9cc:	68bb      	ldr	r3, [r7, #8]
 800e9ce:	2204      	movs	r2, #4
 800e9d0:	60da      	str	r2, [r3, #12]
 800e9d2:	e04b      	b.n	800ea6c <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 800e9d4:	68bb      	ldr	r3, [r7, #8]
 800e9d6:	2203      	movs	r2, #3
 800e9d8:	60da      	str	r2, [r3, #12]
 800e9da:	e047      	b.n	800ea6c <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 800e9dc:	79fb      	ldrb	r3, [r7, #7]
 800e9de:	2b01      	cmp	r3, #1
 800e9e0:	d10d      	bne.n	800e9fe <USB_HC_StartXfer+0x136>
 800e9e2:	68bb      	ldr	r3, [r7, #8]
 800e9e4:	6a1b      	ldr	r3, [r3, #32]
 800e9e6:	68ba      	ldr	r2, [r7, #8]
 800e9e8:	8a92      	ldrh	r2, [r2, #20]
 800e9ea:	4293      	cmp	r3, r2
 800e9ec:	d907      	bls.n	800e9fe <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800e9ee:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800e9f0:	68ba      	ldr	r2, [r7, #8]
 800e9f2:	8a92      	ldrh	r2, [r2, #20]
 800e9f4:	fb03 f202 	mul.w	r2, r3, r2
 800e9f8:	68bb      	ldr	r3, [r7, #8]
 800e9fa:	61da      	str	r2, [r3, #28]
 800e9fc:	e036      	b.n	800ea6c <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 800e9fe:	68bb      	ldr	r3, [r7, #8]
 800ea00:	6a1a      	ldr	r2, [r3, #32]
 800ea02:	68bb      	ldr	r3, [r7, #8]
 800ea04:	61da      	str	r2, [r3, #28]
 800ea06:	e031      	b.n	800ea6c <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 800ea08:	68bb      	ldr	r3, [r7, #8]
 800ea0a:	6a1b      	ldr	r3, [r3, #32]
 800ea0c:	2b00      	cmp	r3, #0
 800ea0e:	d018      	beq.n	800ea42 <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800ea10:	68bb      	ldr	r3, [r7, #8]
 800ea12:	6a1b      	ldr	r3, [r3, #32]
 800ea14:	68ba      	ldr	r2, [r7, #8]
 800ea16:	8a92      	ldrh	r2, [r2, #20]
 800ea18:	4413      	add	r3, r2
 800ea1a:	3b01      	subs	r3, #1
 800ea1c:	68ba      	ldr	r2, [r7, #8]
 800ea1e:	8a92      	ldrh	r2, [r2, #20]
 800ea20:	fbb3 f3f2 	udiv	r3, r3, r2
 800ea24:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 800ea26:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800ea28:	8b7b      	ldrh	r3, [r7, #26]
 800ea2a:	429a      	cmp	r2, r3
 800ea2c:	d90b      	bls.n	800ea46 <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 800ea2e:	8b7b      	ldrh	r3, [r7, #26]
 800ea30:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800ea32:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800ea34:	68ba      	ldr	r2, [r7, #8]
 800ea36:	8a92      	ldrh	r2, [r2, #20]
 800ea38:	fb03 f202 	mul.w	r2, r3, r2
 800ea3c:	68bb      	ldr	r3, [r7, #8]
 800ea3e:	61da      	str	r2, [r3, #28]
 800ea40:	e001      	b.n	800ea46 <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 800ea42:	2301      	movs	r3, #1
 800ea44:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 800ea46:	68bb      	ldr	r3, [r7, #8]
 800ea48:	78db      	ldrb	r3, [r3, #3]
 800ea4a:	2b00      	cmp	r3, #0
 800ea4c:	d00a      	beq.n	800ea64 <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800ea4e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800ea50:	68ba      	ldr	r2, [r7, #8]
 800ea52:	8a92      	ldrh	r2, [r2, #20]
 800ea54:	fb03 f202 	mul.w	r2, r3, r2
 800ea58:	68bb      	ldr	r3, [r7, #8]
 800ea5a:	61da      	str	r2, [r3, #28]
 800ea5c:	e006      	b.n	800ea6c <USB_HC_StartXfer+0x1a4>
 800ea5e:	bf00      	nop
 800ea60:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 800ea64:	68bb      	ldr	r3, [r7, #8]
 800ea66:	6a1a      	ldr	r2, [r3, #32]
 800ea68:	68bb      	ldr	r3, [r7, #8]
 800ea6a:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800ea6c:	68bb      	ldr	r3, [r7, #8]
 800ea6e:	69db      	ldr	r3, [r3, #28]
 800ea70:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800ea74:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800ea76:	04d9      	lsls	r1, r3, #19
 800ea78:	4ba3      	ldr	r3, [pc, #652]	@ (800ed08 <USB_HC_StartXfer+0x440>)
 800ea7a:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800ea7c:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800ea7e:	68bb      	ldr	r3, [r7, #8]
 800ea80:	7d9b      	ldrb	r3, [r3, #22]
 800ea82:	075b      	lsls	r3, r3, #29
 800ea84:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800ea88:	69f9      	ldr	r1, [r7, #28]
 800ea8a:	0148      	lsls	r0, r1, #5
 800ea8c:	6a39      	ldr	r1, [r7, #32]
 800ea8e:	4401      	add	r1, r0
 800ea90:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800ea94:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800ea96:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 800ea98:	79fb      	ldrb	r3, [r7, #7]
 800ea9a:	2b00      	cmp	r3, #0
 800ea9c:	d009      	beq.n	800eab2 <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 800ea9e:	68bb      	ldr	r3, [r7, #8]
 800eaa0:	6999      	ldr	r1, [r3, #24]
 800eaa2:	69fb      	ldr	r3, [r7, #28]
 800eaa4:	015a      	lsls	r2, r3, #5
 800eaa6:	6a3b      	ldr	r3, [r7, #32]
 800eaa8:	4413      	add	r3, r2
 800eaaa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800eaae:	460a      	mov	r2, r1
 800eab0:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800eab2:	6a3b      	ldr	r3, [r7, #32]
 800eab4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800eab8:	689b      	ldr	r3, [r3, #8]
 800eaba:	f003 0301 	and.w	r3, r3, #1
 800eabe:	2b00      	cmp	r3, #0
 800eac0:	bf0c      	ite	eq
 800eac2:	2301      	moveq	r3, #1
 800eac4:	2300      	movne	r3, #0
 800eac6:	b2db      	uxtb	r3, r3
 800eac8:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800eaca:	69fb      	ldr	r3, [r7, #28]
 800eacc:	015a      	lsls	r2, r3, #5
 800eace:	6a3b      	ldr	r3, [r7, #32]
 800ead0:	4413      	add	r3, r2
 800ead2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ead6:	681b      	ldr	r3, [r3, #0]
 800ead8:	69fa      	ldr	r2, [r7, #28]
 800eada:	0151      	lsls	r1, r2, #5
 800eadc:	6a3a      	ldr	r2, [r7, #32]
 800eade:	440a      	add	r2, r1
 800eae0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800eae4:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800eae8:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800eaea:	69fb      	ldr	r3, [r7, #28]
 800eaec:	015a      	lsls	r2, r3, #5
 800eaee:	6a3b      	ldr	r3, [r7, #32]
 800eaf0:	4413      	add	r3, r2
 800eaf2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800eaf6:	681a      	ldr	r2, [r3, #0]
 800eaf8:	7e7b      	ldrb	r3, [r7, #25]
 800eafa:	075b      	lsls	r3, r3, #29
 800eafc:	69f9      	ldr	r1, [r7, #28]
 800eafe:	0148      	lsls	r0, r1, #5
 800eb00:	6a39      	ldr	r1, [r7, #32]
 800eb02:	4401      	add	r1, r0
 800eb04:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 800eb08:	4313      	orrs	r3, r2
 800eb0a:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 800eb0c:	68bb      	ldr	r3, [r7, #8]
 800eb0e:	799b      	ldrb	r3, [r3, #6]
 800eb10:	2b01      	cmp	r3, #1
 800eb12:	f040 80c3 	bne.w	800ec9c <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800eb16:	68bb      	ldr	r3, [r7, #8]
 800eb18:	7c5b      	ldrb	r3, [r3, #17]
 800eb1a:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 800eb1c:	68ba      	ldr	r2, [r7, #8]
 800eb1e:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800eb20:	4313      	orrs	r3, r2
 800eb22:	69fa      	ldr	r2, [r7, #28]
 800eb24:	0151      	lsls	r1, r2, #5
 800eb26:	6a3a      	ldr	r2, [r7, #32]
 800eb28:	440a      	add	r2, r1
 800eb2a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 800eb2e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800eb32:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 800eb34:	69fb      	ldr	r3, [r7, #28]
 800eb36:	015a      	lsls	r2, r3, #5
 800eb38:	6a3b      	ldr	r3, [r7, #32]
 800eb3a:	4413      	add	r3, r2
 800eb3c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800eb40:	68db      	ldr	r3, [r3, #12]
 800eb42:	69fa      	ldr	r2, [r7, #28]
 800eb44:	0151      	lsls	r1, r2, #5
 800eb46:	6a3a      	ldr	r2, [r7, #32]
 800eb48:	440a      	add	r2, r1
 800eb4a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800eb4e:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800eb52:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 800eb54:	68bb      	ldr	r3, [r7, #8]
 800eb56:	79db      	ldrb	r3, [r3, #7]
 800eb58:	2b01      	cmp	r3, #1
 800eb5a:	d123      	bne.n	800eba4 <USB_HC_StartXfer+0x2dc>
 800eb5c:	68bb      	ldr	r3, [r7, #8]
 800eb5e:	78db      	ldrb	r3, [r3, #3]
 800eb60:	2b00      	cmp	r3, #0
 800eb62:	d11f      	bne.n	800eba4 <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800eb64:	69fb      	ldr	r3, [r7, #28]
 800eb66:	015a      	lsls	r2, r3, #5
 800eb68:	6a3b      	ldr	r3, [r7, #32]
 800eb6a:	4413      	add	r3, r2
 800eb6c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800eb70:	685b      	ldr	r3, [r3, #4]
 800eb72:	69fa      	ldr	r2, [r7, #28]
 800eb74:	0151      	lsls	r1, r2, #5
 800eb76:	6a3a      	ldr	r2, [r7, #32]
 800eb78:	440a      	add	r2, r1
 800eb7a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800eb7e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800eb82:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 800eb84:	69fb      	ldr	r3, [r7, #28]
 800eb86:	015a      	lsls	r2, r3, #5
 800eb88:	6a3b      	ldr	r3, [r7, #32]
 800eb8a:	4413      	add	r3, r2
 800eb8c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800eb90:	68db      	ldr	r3, [r3, #12]
 800eb92:	69fa      	ldr	r2, [r7, #28]
 800eb94:	0151      	lsls	r1, r2, #5
 800eb96:	6a3a      	ldr	r2, [r7, #32]
 800eb98:	440a      	add	r2, r1
 800eb9a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800eb9e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800eba2:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 800eba4:	68bb      	ldr	r3, [r7, #8]
 800eba6:	7c9b      	ldrb	r3, [r3, #18]
 800eba8:	2b01      	cmp	r3, #1
 800ebaa:	d003      	beq.n	800ebb4 <USB_HC_StartXfer+0x2ec>
 800ebac:	68bb      	ldr	r3, [r7, #8]
 800ebae:	7c9b      	ldrb	r3, [r3, #18]
 800ebb0:	2b03      	cmp	r3, #3
 800ebb2:	d117      	bne.n	800ebe4 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 800ebb4:	68bb      	ldr	r3, [r7, #8]
 800ebb6:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 800ebb8:	2b01      	cmp	r3, #1
 800ebba:	d113      	bne.n	800ebe4 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 800ebbc:	68bb      	ldr	r3, [r7, #8]
 800ebbe:	78db      	ldrb	r3, [r3, #3]
 800ebc0:	2b01      	cmp	r3, #1
 800ebc2:	d10f      	bne.n	800ebe4 <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800ebc4:	69fb      	ldr	r3, [r7, #28]
 800ebc6:	015a      	lsls	r2, r3, #5
 800ebc8:	6a3b      	ldr	r3, [r7, #32]
 800ebca:	4413      	add	r3, r2
 800ebcc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ebd0:	685b      	ldr	r3, [r3, #4]
 800ebd2:	69fa      	ldr	r2, [r7, #28]
 800ebd4:	0151      	lsls	r1, r2, #5
 800ebd6:	6a3a      	ldr	r2, [r7, #32]
 800ebd8:	440a      	add	r2, r1
 800ebda:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800ebde:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ebe2:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 800ebe4:	68bb      	ldr	r3, [r7, #8]
 800ebe6:	7c9b      	ldrb	r3, [r3, #18]
 800ebe8:	2b01      	cmp	r3, #1
 800ebea:	d162      	bne.n	800ecb2 <USB_HC_StartXfer+0x3ea>
 800ebec:	68bb      	ldr	r3, [r7, #8]
 800ebee:	78db      	ldrb	r3, [r3, #3]
 800ebf0:	2b00      	cmp	r3, #0
 800ebf2:	d15e      	bne.n	800ecb2 <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 800ebf4:	68bb      	ldr	r3, [r7, #8]
 800ebf6:	68db      	ldr	r3, [r3, #12]
 800ebf8:	3b01      	subs	r3, #1
 800ebfa:	2b03      	cmp	r3, #3
 800ebfc:	d858      	bhi.n	800ecb0 <USB_HC_StartXfer+0x3e8>
 800ebfe:	a201      	add	r2, pc, #4	@ (adr r2, 800ec04 <USB_HC_StartXfer+0x33c>)
 800ec00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ec04:	0800ec15 	.word	0x0800ec15
 800ec08:	0800ec37 	.word	0x0800ec37
 800ec0c:	0800ec59 	.word	0x0800ec59
 800ec10:	0800ec7b 	.word	0x0800ec7b
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 800ec14:	69fb      	ldr	r3, [r7, #28]
 800ec16:	015a      	lsls	r2, r3, #5
 800ec18:	6a3b      	ldr	r3, [r7, #32]
 800ec1a:	4413      	add	r3, r2
 800ec1c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ec20:	685b      	ldr	r3, [r3, #4]
 800ec22:	69fa      	ldr	r2, [r7, #28]
 800ec24:	0151      	lsls	r1, r2, #5
 800ec26:	6a3a      	ldr	r2, [r7, #32]
 800ec28:	440a      	add	r2, r1
 800ec2a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800ec2e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ec32:	6053      	str	r3, [r2, #4]
          break;
 800ec34:	e03d      	b.n	800ecb2 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 800ec36:	69fb      	ldr	r3, [r7, #28]
 800ec38:	015a      	lsls	r2, r3, #5
 800ec3a:	6a3b      	ldr	r3, [r7, #32]
 800ec3c:	4413      	add	r3, r2
 800ec3e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ec42:	685b      	ldr	r3, [r3, #4]
 800ec44:	69fa      	ldr	r2, [r7, #28]
 800ec46:	0151      	lsls	r1, r2, #5
 800ec48:	6a3a      	ldr	r2, [r7, #32]
 800ec4a:	440a      	add	r2, r1
 800ec4c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800ec50:	f043 030e 	orr.w	r3, r3, #14
 800ec54:	6053      	str	r3, [r2, #4]
          break;
 800ec56:	e02c      	b.n	800ecb2 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 800ec58:	69fb      	ldr	r3, [r7, #28]
 800ec5a:	015a      	lsls	r2, r3, #5
 800ec5c:	6a3b      	ldr	r3, [r7, #32]
 800ec5e:	4413      	add	r3, r2
 800ec60:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ec64:	685b      	ldr	r3, [r3, #4]
 800ec66:	69fa      	ldr	r2, [r7, #28]
 800ec68:	0151      	lsls	r1, r2, #5
 800ec6a:	6a3a      	ldr	r2, [r7, #32]
 800ec6c:	440a      	add	r2, r1
 800ec6e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800ec72:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800ec76:	6053      	str	r3, [r2, #4]
          break;
 800ec78:	e01b      	b.n	800ecb2 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 800ec7a:	69fb      	ldr	r3, [r7, #28]
 800ec7c:	015a      	lsls	r2, r3, #5
 800ec7e:	6a3b      	ldr	r3, [r7, #32]
 800ec80:	4413      	add	r3, r2
 800ec82:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ec86:	685b      	ldr	r3, [r3, #4]
 800ec88:	69fa      	ldr	r2, [r7, #28]
 800ec8a:	0151      	lsls	r1, r2, #5
 800ec8c:	6a3a      	ldr	r2, [r7, #32]
 800ec8e:	440a      	add	r2, r1
 800ec90:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800ec94:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800ec98:	6053      	str	r3, [r2, #4]
          break;
 800ec9a:	e00a      	b.n	800ecb2 <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 800ec9c:	69fb      	ldr	r3, [r7, #28]
 800ec9e:	015a      	lsls	r2, r3, #5
 800eca0:	6a3b      	ldr	r3, [r7, #32]
 800eca2:	4413      	add	r3, r2
 800eca4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800eca8:	461a      	mov	r2, r3
 800ecaa:	2300      	movs	r3, #0
 800ecac:	6053      	str	r3, [r2, #4]
 800ecae:	e000      	b.n	800ecb2 <USB_HC_StartXfer+0x3ea>
          break;
 800ecb0:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800ecb2:	69fb      	ldr	r3, [r7, #28]
 800ecb4:	015a      	lsls	r2, r3, #5
 800ecb6:	6a3b      	ldr	r3, [r7, #32]
 800ecb8:	4413      	add	r3, r2
 800ecba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ecbe:	681b      	ldr	r3, [r3, #0]
 800ecc0:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800ecc2:	693b      	ldr	r3, [r7, #16]
 800ecc4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800ecc8:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800ecca:	68bb      	ldr	r3, [r7, #8]
 800eccc:	78db      	ldrb	r3, [r3, #3]
 800ecce:	2b00      	cmp	r3, #0
 800ecd0:	d004      	beq.n	800ecdc <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800ecd2:	693b      	ldr	r3, [r7, #16]
 800ecd4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ecd8:	613b      	str	r3, [r7, #16]
 800ecda:	e003      	b.n	800ece4 <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800ecdc:	693b      	ldr	r3, [r7, #16]
 800ecde:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800ece2:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800ece4:	693b      	ldr	r3, [r7, #16]
 800ece6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800ecea:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800ecec:	69fb      	ldr	r3, [r7, #28]
 800ecee:	015a      	lsls	r2, r3, #5
 800ecf0:	6a3b      	ldr	r3, [r7, #32]
 800ecf2:	4413      	add	r3, r2
 800ecf4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ecf8:	461a      	mov	r2, r3
 800ecfa:	693b      	ldr	r3, [r7, #16]
 800ecfc:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 800ecfe:	79fb      	ldrb	r3, [r7, #7]
 800ed00:	2b00      	cmp	r3, #0
 800ed02:	d003      	beq.n	800ed0c <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 800ed04:	2300      	movs	r3, #0
 800ed06:	e055      	b.n	800edb4 <USB_HC_StartXfer+0x4ec>
 800ed08:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 800ed0c:	68bb      	ldr	r3, [r7, #8]
 800ed0e:	78db      	ldrb	r3, [r3, #3]
 800ed10:	2b00      	cmp	r3, #0
 800ed12:	d14e      	bne.n	800edb2 <USB_HC_StartXfer+0x4ea>
 800ed14:	68bb      	ldr	r3, [r7, #8]
 800ed16:	6a1b      	ldr	r3, [r3, #32]
 800ed18:	2b00      	cmp	r3, #0
 800ed1a:	d04a      	beq.n	800edb2 <USB_HC_StartXfer+0x4ea>
 800ed1c:	68bb      	ldr	r3, [r7, #8]
 800ed1e:	79db      	ldrb	r3, [r3, #7]
 800ed20:	2b00      	cmp	r3, #0
 800ed22:	d146      	bne.n	800edb2 <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 800ed24:	68bb      	ldr	r3, [r7, #8]
 800ed26:	7c9b      	ldrb	r3, [r3, #18]
 800ed28:	2b03      	cmp	r3, #3
 800ed2a:	d831      	bhi.n	800ed90 <USB_HC_StartXfer+0x4c8>
 800ed2c:	a201      	add	r2, pc, #4	@ (adr r2, 800ed34 <USB_HC_StartXfer+0x46c>)
 800ed2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ed32:	bf00      	nop
 800ed34:	0800ed45 	.word	0x0800ed45
 800ed38:	0800ed69 	.word	0x0800ed69
 800ed3c:	0800ed45 	.word	0x0800ed45
 800ed40:	0800ed69 	.word	0x0800ed69
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800ed44:	68bb      	ldr	r3, [r7, #8]
 800ed46:	6a1b      	ldr	r3, [r3, #32]
 800ed48:	3303      	adds	r3, #3
 800ed4a:	089b      	lsrs	r3, r3, #2
 800ed4c:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800ed4e:	8afa      	ldrh	r2, [r7, #22]
 800ed50:	68fb      	ldr	r3, [r7, #12]
 800ed52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ed54:	b29b      	uxth	r3, r3
 800ed56:	429a      	cmp	r2, r3
 800ed58:	d91c      	bls.n	800ed94 <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800ed5a:	68fb      	ldr	r3, [r7, #12]
 800ed5c:	699b      	ldr	r3, [r3, #24]
 800ed5e:	f043 0220 	orr.w	r2, r3, #32
 800ed62:	68fb      	ldr	r3, [r7, #12]
 800ed64:	619a      	str	r2, [r3, #24]
        }
        break;
 800ed66:	e015      	b.n	800ed94 <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800ed68:	68bb      	ldr	r3, [r7, #8]
 800ed6a:	6a1b      	ldr	r3, [r3, #32]
 800ed6c:	3303      	adds	r3, #3
 800ed6e:	089b      	lsrs	r3, r3, #2
 800ed70:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800ed72:	8afa      	ldrh	r2, [r7, #22]
 800ed74:	6a3b      	ldr	r3, [r7, #32]
 800ed76:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800ed7a:	691b      	ldr	r3, [r3, #16]
 800ed7c:	b29b      	uxth	r3, r3
 800ed7e:	429a      	cmp	r2, r3
 800ed80:	d90a      	bls.n	800ed98 <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800ed82:	68fb      	ldr	r3, [r7, #12]
 800ed84:	699b      	ldr	r3, [r3, #24]
 800ed86:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 800ed8a:	68fb      	ldr	r3, [r7, #12]
 800ed8c:	619a      	str	r2, [r3, #24]
        }
        break;
 800ed8e:	e003      	b.n	800ed98 <USB_HC_StartXfer+0x4d0>

      default:
        break;
 800ed90:	bf00      	nop
 800ed92:	e002      	b.n	800ed9a <USB_HC_StartXfer+0x4d2>
        break;
 800ed94:	bf00      	nop
 800ed96:	e000      	b.n	800ed9a <USB_HC_StartXfer+0x4d2>
        break;
 800ed98:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800ed9a:	68bb      	ldr	r3, [r7, #8]
 800ed9c:	6999      	ldr	r1, [r3, #24]
 800ed9e:	68bb      	ldr	r3, [r7, #8]
 800eda0:	785a      	ldrb	r2, [r3, #1]
 800eda2:	68bb      	ldr	r3, [r7, #8]
 800eda4:	6a1b      	ldr	r3, [r3, #32]
 800eda6:	b29b      	uxth	r3, r3
 800eda8:	2000      	movs	r0, #0
 800edaa:	9000      	str	r0, [sp, #0]
 800edac:	68f8      	ldr	r0, [r7, #12]
 800edae:	f7ff f9cf 	bl	800e150 <USB_WritePacket>
  }

  return HAL_OK;
 800edb2:	2300      	movs	r3, #0
}
 800edb4:	4618      	mov	r0, r3
 800edb6:	3728      	adds	r7, #40	@ 0x28
 800edb8:	46bd      	mov	sp, r7
 800edba:	bd80      	pop	{r7, pc}

0800edbc <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800edbc:	b480      	push	{r7}
 800edbe:	b085      	sub	sp, #20
 800edc0:	af00      	add	r7, sp, #0
 800edc2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800edc4:	687b      	ldr	r3, [r7, #4]
 800edc6:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800edc8:	68fb      	ldr	r3, [r7, #12]
 800edca:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800edce:	695b      	ldr	r3, [r3, #20]
 800edd0:	b29b      	uxth	r3, r3
}
 800edd2:	4618      	mov	r0, r3
 800edd4:	3714      	adds	r7, #20
 800edd6:	46bd      	mov	sp, r7
 800edd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eddc:	4770      	bx	lr

0800edde <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800edde:	b480      	push	{r7}
 800ede0:	b089      	sub	sp, #36	@ 0x24
 800ede2:	af00      	add	r7, sp, #0
 800ede4:	6078      	str	r0, [r7, #4]
 800ede6:	460b      	mov	r3, r1
 800ede8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800edea:	687b      	ldr	r3, [r7, #4]
 800edec:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 800edee:	78fb      	ldrb	r3, [r7, #3]
 800edf0:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 800edf2:	2300      	movs	r3, #0
 800edf4:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800edf6:	69bb      	ldr	r3, [r7, #24]
 800edf8:	015a      	lsls	r2, r3, #5
 800edfa:	69fb      	ldr	r3, [r7, #28]
 800edfc:	4413      	add	r3, r2
 800edfe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ee02:	681b      	ldr	r3, [r3, #0]
 800ee04:	0c9b      	lsrs	r3, r3, #18
 800ee06:	f003 0303 	and.w	r3, r3, #3
 800ee0a:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 800ee0c:	69bb      	ldr	r3, [r7, #24]
 800ee0e:	015a      	lsls	r2, r3, #5
 800ee10:	69fb      	ldr	r3, [r7, #28]
 800ee12:	4413      	add	r3, r2
 800ee14:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ee18:	681b      	ldr	r3, [r3, #0]
 800ee1a:	0fdb      	lsrs	r3, r3, #31
 800ee1c:	f003 0301 	and.w	r3, r3, #1
 800ee20:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 800ee22:	69bb      	ldr	r3, [r7, #24]
 800ee24:	015a      	lsls	r2, r3, #5
 800ee26:	69fb      	ldr	r3, [r7, #28]
 800ee28:	4413      	add	r3, r2
 800ee2a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ee2e:	685b      	ldr	r3, [r3, #4]
 800ee30:	0fdb      	lsrs	r3, r3, #31
 800ee32:	f003 0301 	and.w	r3, r3, #1
 800ee36:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 800ee38:	687b      	ldr	r3, [r7, #4]
 800ee3a:	689b      	ldr	r3, [r3, #8]
 800ee3c:	f003 0320 	and.w	r3, r3, #32
 800ee40:	2b20      	cmp	r3, #32
 800ee42:	d10d      	bne.n	800ee60 <USB_HC_Halt+0x82>
 800ee44:	68fb      	ldr	r3, [r7, #12]
 800ee46:	2b00      	cmp	r3, #0
 800ee48:	d10a      	bne.n	800ee60 <USB_HC_Halt+0x82>
 800ee4a:	693b      	ldr	r3, [r7, #16]
 800ee4c:	2b00      	cmp	r3, #0
 800ee4e:	d005      	beq.n	800ee5c <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 800ee50:	697b      	ldr	r3, [r7, #20]
 800ee52:	2b01      	cmp	r3, #1
 800ee54:	d002      	beq.n	800ee5c <USB_HC_Halt+0x7e>
 800ee56:	697b      	ldr	r3, [r7, #20]
 800ee58:	2b03      	cmp	r3, #3
 800ee5a:	d101      	bne.n	800ee60 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 800ee5c:	2300      	movs	r3, #0
 800ee5e:	e0d8      	b.n	800f012 <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800ee60:	697b      	ldr	r3, [r7, #20]
 800ee62:	2b00      	cmp	r3, #0
 800ee64:	d002      	beq.n	800ee6c <USB_HC_Halt+0x8e>
 800ee66:	697b      	ldr	r3, [r7, #20]
 800ee68:	2b02      	cmp	r3, #2
 800ee6a:	d173      	bne.n	800ef54 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800ee6c:	69bb      	ldr	r3, [r7, #24]
 800ee6e:	015a      	lsls	r2, r3, #5
 800ee70:	69fb      	ldr	r3, [r7, #28]
 800ee72:	4413      	add	r3, r2
 800ee74:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ee78:	681b      	ldr	r3, [r3, #0]
 800ee7a:	69ba      	ldr	r2, [r7, #24]
 800ee7c:	0151      	lsls	r1, r2, #5
 800ee7e:	69fa      	ldr	r2, [r7, #28]
 800ee80:	440a      	add	r2, r1
 800ee82:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800ee86:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ee8a:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800ee8c:	687b      	ldr	r3, [r7, #4]
 800ee8e:	689b      	ldr	r3, [r3, #8]
 800ee90:	f003 0320 	and.w	r3, r3, #32
 800ee94:	2b00      	cmp	r3, #0
 800ee96:	d14a      	bne.n	800ef2e <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800ee98:	687b      	ldr	r3, [r7, #4]
 800ee9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ee9c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800eea0:	2b00      	cmp	r3, #0
 800eea2:	d133      	bne.n	800ef0c <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800eea4:	69bb      	ldr	r3, [r7, #24]
 800eea6:	015a      	lsls	r2, r3, #5
 800eea8:	69fb      	ldr	r3, [r7, #28]
 800eeaa:	4413      	add	r3, r2
 800eeac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800eeb0:	681b      	ldr	r3, [r3, #0]
 800eeb2:	69ba      	ldr	r2, [r7, #24]
 800eeb4:	0151      	lsls	r1, r2, #5
 800eeb6:	69fa      	ldr	r2, [r7, #28]
 800eeb8:	440a      	add	r2, r1
 800eeba:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800eebe:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800eec2:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800eec4:	69bb      	ldr	r3, [r7, #24]
 800eec6:	015a      	lsls	r2, r3, #5
 800eec8:	69fb      	ldr	r3, [r7, #28]
 800eeca:	4413      	add	r3, r2
 800eecc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800eed0:	681b      	ldr	r3, [r3, #0]
 800eed2:	69ba      	ldr	r2, [r7, #24]
 800eed4:	0151      	lsls	r1, r2, #5
 800eed6:	69fa      	ldr	r2, [r7, #28]
 800eed8:	440a      	add	r2, r1
 800eeda:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800eede:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800eee2:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 800eee4:	68bb      	ldr	r3, [r7, #8]
 800eee6:	3301      	adds	r3, #1
 800eee8:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 800eeea:	68bb      	ldr	r3, [r7, #8]
 800eeec:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800eef0:	d82e      	bhi.n	800ef50 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800eef2:	69bb      	ldr	r3, [r7, #24]
 800eef4:	015a      	lsls	r2, r3, #5
 800eef6:	69fb      	ldr	r3, [r7, #28]
 800eef8:	4413      	add	r3, r2
 800eefa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800eefe:	681b      	ldr	r3, [r3, #0]
 800ef00:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ef04:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ef08:	d0ec      	beq.n	800eee4 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800ef0a:	e081      	b.n	800f010 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800ef0c:	69bb      	ldr	r3, [r7, #24]
 800ef0e:	015a      	lsls	r2, r3, #5
 800ef10:	69fb      	ldr	r3, [r7, #28]
 800ef12:	4413      	add	r3, r2
 800ef14:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ef18:	681b      	ldr	r3, [r3, #0]
 800ef1a:	69ba      	ldr	r2, [r7, #24]
 800ef1c:	0151      	lsls	r1, r2, #5
 800ef1e:	69fa      	ldr	r2, [r7, #28]
 800ef20:	440a      	add	r2, r1
 800ef22:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800ef26:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800ef2a:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800ef2c:	e070      	b.n	800f010 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800ef2e:	69bb      	ldr	r3, [r7, #24]
 800ef30:	015a      	lsls	r2, r3, #5
 800ef32:	69fb      	ldr	r3, [r7, #28]
 800ef34:	4413      	add	r3, r2
 800ef36:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ef3a:	681b      	ldr	r3, [r3, #0]
 800ef3c:	69ba      	ldr	r2, [r7, #24]
 800ef3e:	0151      	lsls	r1, r2, #5
 800ef40:	69fa      	ldr	r2, [r7, #28]
 800ef42:	440a      	add	r2, r1
 800ef44:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800ef48:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800ef4c:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800ef4e:	e05f      	b.n	800f010 <USB_HC_Halt+0x232>
            break;
 800ef50:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800ef52:	e05d      	b.n	800f010 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800ef54:	69bb      	ldr	r3, [r7, #24]
 800ef56:	015a      	lsls	r2, r3, #5
 800ef58:	69fb      	ldr	r3, [r7, #28]
 800ef5a:	4413      	add	r3, r2
 800ef5c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ef60:	681b      	ldr	r3, [r3, #0]
 800ef62:	69ba      	ldr	r2, [r7, #24]
 800ef64:	0151      	lsls	r1, r2, #5
 800ef66:	69fa      	ldr	r2, [r7, #28]
 800ef68:	440a      	add	r2, r1
 800ef6a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800ef6e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ef72:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800ef74:	69fb      	ldr	r3, [r7, #28]
 800ef76:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800ef7a:	691b      	ldr	r3, [r3, #16]
 800ef7c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800ef80:	2b00      	cmp	r3, #0
 800ef82:	d133      	bne.n	800efec <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800ef84:	69bb      	ldr	r3, [r7, #24]
 800ef86:	015a      	lsls	r2, r3, #5
 800ef88:	69fb      	ldr	r3, [r7, #28]
 800ef8a:	4413      	add	r3, r2
 800ef8c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ef90:	681b      	ldr	r3, [r3, #0]
 800ef92:	69ba      	ldr	r2, [r7, #24]
 800ef94:	0151      	lsls	r1, r2, #5
 800ef96:	69fa      	ldr	r2, [r7, #28]
 800ef98:	440a      	add	r2, r1
 800ef9a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800ef9e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800efa2:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800efa4:	69bb      	ldr	r3, [r7, #24]
 800efa6:	015a      	lsls	r2, r3, #5
 800efa8:	69fb      	ldr	r3, [r7, #28]
 800efaa:	4413      	add	r3, r2
 800efac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800efb0:	681b      	ldr	r3, [r3, #0]
 800efb2:	69ba      	ldr	r2, [r7, #24]
 800efb4:	0151      	lsls	r1, r2, #5
 800efb6:	69fa      	ldr	r2, [r7, #28]
 800efb8:	440a      	add	r2, r1
 800efba:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800efbe:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800efc2:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 800efc4:	68bb      	ldr	r3, [r7, #8]
 800efc6:	3301      	adds	r3, #1
 800efc8:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 800efca:	68bb      	ldr	r3, [r7, #8]
 800efcc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800efd0:	d81d      	bhi.n	800f00e <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800efd2:	69bb      	ldr	r3, [r7, #24]
 800efd4:	015a      	lsls	r2, r3, #5
 800efd6:	69fb      	ldr	r3, [r7, #28]
 800efd8:	4413      	add	r3, r2
 800efda:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800efde:	681b      	ldr	r3, [r3, #0]
 800efe0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800efe4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800efe8:	d0ec      	beq.n	800efc4 <USB_HC_Halt+0x1e6>
 800efea:	e011      	b.n	800f010 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800efec:	69bb      	ldr	r3, [r7, #24]
 800efee:	015a      	lsls	r2, r3, #5
 800eff0:	69fb      	ldr	r3, [r7, #28]
 800eff2:	4413      	add	r3, r2
 800eff4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800eff8:	681b      	ldr	r3, [r3, #0]
 800effa:	69ba      	ldr	r2, [r7, #24]
 800effc:	0151      	lsls	r1, r2, #5
 800effe:	69fa      	ldr	r2, [r7, #28]
 800f000:	440a      	add	r2, r1
 800f002:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800f006:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800f00a:	6013      	str	r3, [r2, #0]
 800f00c:	e000      	b.n	800f010 <USB_HC_Halt+0x232>
          break;
 800f00e:	bf00      	nop
    }
  }

  return HAL_OK;
 800f010:	2300      	movs	r3, #0
}
 800f012:	4618      	mov	r0, r3
 800f014:	3724      	adds	r7, #36	@ 0x24
 800f016:	46bd      	mov	sp, r7
 800f018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f01c:	4770      	bx	lr
	...

0800f020 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 800f020:	b480      	push	{r7}
 800f022:	b087      	sub	sp, #28
 800f024:	af00      	add	r7, sp, #0
 800f026:	6078      	str	r0, [r7, #4]
 800f028:	460b      	mov	r3, r1
 800f02a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f02c:	687b      	ldr	r3, [r7, #4]
 800f02e:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 800f030:	78fb      	ldrb	r3, [r7, #3]
 800f032:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 800f034:	2301      	movs	r3, #1
 800f036:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800f038:	68fb      	ldr	r3, [r7, #12]
 800f03a:	04da      	lsls	r2, r3, #19
 800f03c:	4b15      	ldr	r3, [pc, #84]	@ (800f094 <USB_DoPing+0x74>)
 800f03e:	4013      	ands	r3, r2
 800f040:	693a      	ldr	r2, [r7, #16]
 800f042:	0151      	lsls	r1, r2, #5
 800f044:	697a      	ldr	r2, [r7, #20]
 800f046:	440a      	add	r2, r1
 800f048:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800f04c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800f050:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800f052:	693b      	ldr	r3, [r7, #16]
 800f054:	015a      	lsls	r2, r3, #5
 800f056:	697b      	ldr	r3, [r7, #20]
 800f058:	4413      	add	r3, r2
 800f05a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f05e:	681b      	ldr	r3, [r3, #0]
 800f060:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800f062:	68bb      	ldr	r3, [r7, #8]
 800f064:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800f068:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800f06a:	68bb      	ldr	r3, [r7, #8]
 800f06c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800f070:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800f072:	693b      	ldr	r3, [r7, #16]
 800f074:	015a      	lsls	r2, r3, #5
 800f076:	697b      	ldr	r3, [r7, #20]
 800f078:	4413      	add	r3, r2
 800f07a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f07e:	461a      	mov	r2, r3
 800f080:	68bb      	ldr	r3, [r7, #8]
 800f082:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 800f084:	2300      	movs	r3, #0
}
 800f086:	4618      	mov	r0, r3
 800f088:	371c      	adds	r7, #28
 800f08a:	46bd      	mov	sp, r7
 800f08c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f090:	4770      	bx	lr
 800f092:	bf00      	nop
 800f094:	1ff80000 	.word	0x1ff80000

0800f098 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800f098:	b580      	push	{r7, lr}
 800f09a:	b088      	sub	sp, #32
 800f09c:	af00      	add	r7, sp, #0
 800f09e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 800f0a0:	2300      	movs	r3, #0
 800f0a2:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f0a4:	687b      	ldr	r3, [r7, #4]
 800f0a6:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 800f0a8:	2300      	movs	r3, #0
 800f0aa:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 800f0ac:	6878      	ldr	r0, [r7, #4]
 800f0ae:	f7fe ff92 	bl	800dfd6 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800f0b2:	2110      	movs	r1, #16
 800f0b4:	6878      	ldr	r0, [r7, #4]
 800f0b6:	f7fe ffeb 	bl	800e090 <USB_FlushTxFifo>
 800f0ba:	4603      	mov	r3, r0
 800f0bc:	2b00      	cmp	r3, #0
 800f0be:	d001      	beq.n	800f0c4 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 800f0c0:	2301      	movs	r3, #1
 800f0c2:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800f0c4:	6878      	ldr	r0, [r7, #4]
 800f0c6:	f7ff f815 	bl	800e0f4 <USB_FlushRxFifo>
 800f0ca:	4603      	mov	r3, r0
 800f0cc:	2b00      	cmp	r3, #0
 800f0ce:	d001      	beq.n	800f0d4 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 800f0d0:	2301      	movs	r3, #1
 800f0d2:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800f0d4:	2300      	movs	r3, #0
 800f0d6:	61bb      	str	r3, [r7, #24]
 800f0d8:	e01f      	b.n	800f11a <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 800f0da:	69bb      	ldr	r3, [r7, #24]
 800f0dc:	015a      	lsls	r2, r3, #5
 800f0de:	697b      	ldr	r3, [r7, #20]
 800f0e0:	4413      	add	r3, r2
 800f0e2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f0e6:	681b      	ldr	r3, [r3, #0]
 800f0e8:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800f0ea:	693b      	ldr	r3, [r7, #16]
 800f0ec:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800f0f0:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800f0f2:	693b      	ldr	r3, [r7, #16]
 800f0f4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800f0f8:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800f0fa:	693b      	ldr	r3, [r7, #16]
 800f0fc:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800f100:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800f102:	69bb      	ldr	r3, [r7, #24]
 800f104:	015a      	lsls	r2, r3, #5
 800f106:	697b      	ldr	r3, [r7, #20]
 800f108:	4413      	add	r3, r2
 800f10a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f10e:	461a      	mov	r2, r3
 800f110:	693b      	ldr	r3, [r7, #16]
 800f112:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800f114:	69bb      	ldr	r3, [r7, #24]
 800f116:	3301      	adds	r3, #1
 800f118:	61bb      	str	r3, [r7, #24]
 800f11a:	69bb      	ldr	r3, [r7, #24]
 800f11c:	2b0f      	cmp	r3, #15
 800f11e:	d9dc      	bls.n	800f0da <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800f120:	2300      	movs	r3, #0
 800f122:	61bb      	str	r3, [r7, #24]
 800f124:	e034      	b.n	800f190 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 800f126:	69bb      	ldr	r3, [r7, #24]
 800f128:	015a      	lsls	r2, r3, #5
 800f12a:	697b      	ldr	r3, [r7, #20]
 800f12c:	4413      	add	r3, r2
 800f12e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f132:	681b      	ldr	r3, [r3, #0]
 800f134:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 800f136:	693b      	ldr	r3, [r7, #16]
 800f138:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800f13c:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 800f13e:	693b      	ldr	r3, [r7, #16]
 800f140:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800f144:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800f146:	693b      	ldr	r3, [r7, #16]
 800f148:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800f14c:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800f14e:	69bb      	ldr	r3, [r7, #24]
 800f150:	015a      	lsls	r2, r3, #5
 800f152:	697b      	ldr	r3, [r7, #20]
 800f154:	4413      	add	r3, r2
 800f156:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f15a:	461a      	mov	r2, r3
 800f15c:	693b      	ldr	r3, [r7, #16]
 800f15e:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 800f160:	68fb      	ldr	r3, [r7, #12]
 800f162:	3301      	adds	r3, #1
 800f164:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 800f166:	68fb      	ldr	r3, [r7, #12]
 800f168:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800f16c:	d80c      	bhi.n	800f188 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800f16e:	69bb      	ldr	r3, [r7, #24]
 800f170:	015a      	lsls	r2, r3, #5
 800f172:	697b      	ldr	r3, [r7, #20]
 800f174:	4413      	add	r3, r2
 800f176:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f17a:	681b      	ldr	r3, [r3, #0]
 800f17c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800f180:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800f184:	d0ec      	beq.n	800f160 <USB_StopHost+0xc8>
 800f186:	e000      	b.n	800f18a <USB_StopHost+0xf2>
        break;
 800f188:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800f18a:	69bb      	ldr	r3, [r7, #24]
 800f18c:	3301      	adds	r3, #1
 800f18e:	61bb      	str	r3, [r7, #24]
 800f190:	69bb      	ldr	r3, [r7, #24]
 800f192:	2b0f      	cmp	r3, #15
 800f194:	d9c7      	bls.n	800f126 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 800f196:	697b      	ldr	r3, [r7, #20]
 800f198:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800f19c:	461a      	mov	r2, r3
 800f19e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800f1a2:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 800f1a4:	687b      	ldr	r3, [r7, #4]
 800f1a6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800f1aa:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 800f1ac:	6878      	ldr	r0, [r7, #4]
 800f1ae:	f7fe ff01 	bl	800dfb4 <USB_EnableGlobalInt>

  return ret;
 800f1b2:	7ffb      	ldrb	r3, [r7, #31]
}
 800f1b4:	4618      	mov	r0, r3
 800f1b6:	3720      	adds	r7, #32
 800f1b8:	46bd      	mov	sp, r7
 800f1ba:	bd80      	pop	{r7, pc}

0800f1bc <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800f1bc:	b580      	push	{r7, lr}
 800f1be:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800f1c0:	4904      	ldr	r1, [pc, #16]	@ (800f1d4 <MX_FATFS_Init+0x18>)
 800f1c2:	4805      	ldr	r0, [pc, #20]	@ (800f1d8 <MX_FATFS_Init+0x1c>)
 800f1c4:	f002 fc64 	bl	8011a90 <FATFS_LinkDriver>
 800f1c8:	4603      	mov	r3, r0
 800f1ca:	461a      	mov	r2, r3
 800f1cc:	4b03      	ldr	r3, [pc, #12]	@ (800f1dc <MX_FATFS_Init+0x20>)
 800f1ce:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800f1d0:	bf00      	nop
 800f1d2:	bd80      	pop	{r7, pc}
 800f1d4:	2001304c 	.word	0x2001304c
 800f1d8:	08014b18 	.word	0x08014b18
 800f1dc:	20013048 	.word	0x20013048

0800f1e0 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800f1e0:	b580      	push	{r7, lr}
 800f1e2:	b082      	sub	sp, #8
 800f1e4:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800f1e6:	2300      	movs	r3, #0
 800f1e8:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800f1ea:	f000 f87b 	bl	800f2e4 <BSP_SD_IsDetected>
 800f1ee:	4603      	mov	r3, r0
 800f1f0:	2b01      	cmp	r3, #1
 800f1f2:	d001      	beq.n	800f1f8 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 800f1f4:	2302      	movs	r3, #2
 800f1f6:	e012      	b.n	800f21e <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 800f1f8:	480b      	ldr	r0, [pc, #44]	@ (800f228 <BSP_SD_Init+0x48>)
 800f1fa:	f7fb f908 	bl	800a40e <HAL_SD_Init>
 800f1fe:	4603      	mov	r3, r0
 800f200:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800f202:	79fb      	ldrb	r3, [r7, #7]
 800f204:	2b00      	cmp	r3, #0
 800f206:	d109      	bne.n	800f21c <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 800f208:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800f20c:	4806      	ldr	r0, [pc, #24]	@ (800f228 <BSP_SD_Init+0x48>)
 800f20e:	f7fb fd51 	bl	800acb4 <HAL_SD_ConfigWideBusOperation>
 800f212:	4603      	mov	r3, r0
 800f214:	2b00      	cmp	r3, #0
 800f216:	d001      	beq.n	800f21c <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800f218:	2301      	movs	r3, #1
 800f21a:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800f21c:	79fb      	ldrb	r3, [r7, #7]
}
 800f21e:	4618      	mov	r0, r3
 800f220:	3708      	adds	r7, #8
 800f222:	46bd      	mov	sp, r7
 800f224:	bd80      	pop	{r7, pc}
 800f226:	bf00      	nop
 800f228:	20012b9c 	.word	0x20012b9c

0800f22c <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 800f22c:	b580      	push	{r7, lr}
 800f22e:	b086      	sub	sp, #24
 800f230:	af00      	add	r7, sp, #0
 800f232:	60f8      	str	r0, [r7, #12]
 800f234:	60b9      	str	r1, [r7, #8]
 800f236:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800f238:	2300      	movs	r3, #0
 800f23a:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800f23c:	687b      	ldr	r3, [r7, #4]
 800f23e:	68ba      	ldr	r2, [r7, #8]
 800f240:	68f9      	ldr	r1, [r7, #12]
 800f242:	4806      	ldr	r0, [pc, #24]	@ (800f25c <BSP_SD_ReadBlocks_DMA+0x30>)
 800f244:	f7fb f994 	bl	800a570 <HAL_SD_ReadBlocks_DMA>
 800f248:	4603      	mov	r3, r0
 800f24a:	2b00      	cmp	r3, #0
 800f24c:	d001      	beq.n	800f252 <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800f24e:	2301      	movs	r3, #1
 800f250:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800f252:	7dfb      	ldrb	r3, [r7, #23]
}
 800f254:	4618      	mov	r0, r3
 800f256:	3718      	adds	r7, #24
 800f258:	46bd      	mov	sp, r7
 800f25a:	bd80      	pop	{r7, pc}
 800f25c:	20012b9c 	.word	0x20012b9c

0800f260 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800f260:	b580      	push	{r7, lr}
 800f262:	b086      	sub	sp, #24
 800f264:	af00      	add	r7, sp, #0
 800f266:	60f8      	str	r0, [r7, #12]
 800f268:	60b9      	str	r1, [r7, #8]
 800f26a:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800f26c:	2300      	movs	r3, #0
 800f26e:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800f270:	687b      	ldr	r3, [r7, #4]
 800f272:	68ba      	ldr	r2, [r7, #8]
 800f274:	68f9      	ldr	r1, [r7, #12]
 800f276:	4806      	ldr	r0, [pc, #24]	@ (800f290 <BSP_SD_WriteBlocks_DMA+0x30>)
 800f278:	f7fb fa5c 	bl	800a734 <HAL_SD_WriteBlocks_DMA>
 800f27c:	4603      	mov	r3, r0
 800f27e:	2b00      	cmp	r3, #0
 800f280:	d001      	beq.n	800f286 <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800f282:	2301      	movs	r3, #1
 800f284:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800f286:	7dfb      	ldrb	r3, [r7, #23]
}
 800f288:	4618      	mov	r0, r3
 800f28a:	3718      	adds	r7, #24
 800f28c:	46bd      	mov	sp, r7
 800f28e:	bd80      	pop	{r7, pc}
 800f290:	20012b9c 	.word	0x20012b9c

0800f294 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800f294:	b580      	push	{r7, lr}
 800f296:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800f298:	4805      	ldr	r0, [pc, #20]	@ (800f2b0 <BSP_SD_GetCardState+0x1c>)
 800f29a:	f7fb fda5 	bl	800ade8 <HAL_SD_GetCardState>
 800f29e:	4603      	mov	r3, r0
 800f2a0:	2b04      	cmp	r3, #4
 800f2a2:	bf14      	ite	ne
 800f2a4:	2301      	movne	r3, #1
 800f2a6:	2300      	moveq	r3, #0
 800f2a8:	b2db      	uxtb	r3, r3
}
 800f2aa:	4618      	mov	r0, r3
 800f2ac:	bd80      	pop	{r7, pc}
 800f2ae:	bf00      	nop
 800f2b0:	20012b9c 	.word	0x20012b9c

0800f2b4 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800f2b4:	b580      	push	{r7, lr}
 800f2b6:	b082      	sub	sp, #8
 800f2b8:	af00      	add	r7, sp, #0
 800f2ba:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 800f2bc:	6879      	ldr	r1, [r7, #4]
 800f2be:	4803      	ldr	r0, [pc, #12]	@ (800f2cc <BSP_SD_GetCardInfo+0x18>)
 800f2c0:	f7fb fccc 	bl	800ac5c <HAL_SD_GetCardInfo>
}
 800f2c4:	bf00      	nop
 800f2c6:	3708      	adds	r7, #8
 800f2c8:	46bd      	mov	sp, r7
 800f2ca:	bd80      	pop	{r7, pc}
 800f2cc:	20012b9c 	.word	0x20012b9c

0800f2d0 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800f2d0:	b580      	push	{r7, lr}
 800f2d2:	b082      	sub	sp, #8
 800f2d4:	af00      	add	r7, sp, #0
 800f2d6:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800f2d8:	f000 f9b2 	bl	800f640 <BSP_SD_ReadCpltCallback>
}
 800f2dc:	bf00      	nop
 800f2de:	3708      	adds	r7, #8
 800f2e0:	46bd      	mov	sp, r7
 800f2e2:	bd80      	pop	{r7, pc}

0800f2e4 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800f2e4:	b580      	push	{r7, lr}
 800f2e6:	b082      	sub	sp, #8
 800f2e8:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800f2ea:	2301      	movs	r3, #1
 800f2ec:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800f2ee:	f000 f80b 	bl	800f308 <BSP_PlatformIsDetected>
 800f2f2:	4603      	mov	r3, r0
 800f2f4:	2b00      	cmp	r3, #0
 800f2f6:	d101      	bne.n	800f2fc <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800f2f8:	2300      	movs	r3, #0
 800f2fa:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800f2fc:	79fb      	ldrb	r3, [r7, #7]
 800f2fe:	b2db      	uxtb	r3, r3
}
 800f300:	4618      	mov	r0, r3
 800f302:	3708      	adds	r7, #8
 800f304:	46bd      	mov	sp, r7
 800f306:	bd80      	pop	{r7, pc}

0800f308 <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800f308:	b580      	push	{r7, lr}
 800f30a:	b082      	sub	sp, #8
 800f30c:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800f30e:	2301      	movs	r3, #1
 800f310:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800f312:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800f316:	4806      	ldr	r0, [pc, #24]	@ (800f330 <BSP_PlatformIsDetected+0x28>)
 800f318:	f7f5 feae 	bl	8005078 <HAL_GPIO_ReadPin>
 800f31c:	4603      	mov	r3, r0
 800f31e:	2b00      	cmp	r3, #0
 800f320:	d001      	beq.n	800f326 <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 800f322:	2300      	movs	r3, #0
 800f324:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 800f326:	79fb      	ldrb	r3, [r7, #7]
}
 800f328:	4618      	mov	r0, r3
 800f32a:	3708      	adds	r7, #8
 800f32c:	46bd      	mov	sp, r7
 800f32e:	bd80      	pop	{r7, pc}
 800f330:	40020800 	.word	0x40020800

0800f334 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 800f334:	b580      	push	{r7, lr}
 800f336:	b084      	sub	sp, #16
 800f338:	af00      	add	r7, sp, #0
 800f33a:	6078      	str	r0, [r7, #4]
  uint32_t timer;
  /* block until SDIO peripheral is ready again or a timeout occur */
#if (osCMSIS <= 0x20000U)
  timer = osKernelSysTick();
 800f33c:	f002 fbf4 	bl	8011b28 <osKernelSysTick>
 800f340:	60f8      	str	r0, [r7, #12]
  while( osKernelSysTick() - timer < timeout)
 800f342:	e006      	b.n	800f352 <SD_CheckStatusWithTimeout+0x1e>
#else
  timer = osKernelGetTickCount();
  while( osKernelGetTickCount() - timer < timeout)
#endif
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800f344:	f7ff ffa6 	bl	800f294 <BSP_SD_GetCardState>
 800f348:	4603      	mov	r3, r0
 800f34a:	2b00      	cmp	r3, #0
 800f34c:	d101      	bne.n	800f352 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800f34e:	2300      	movs	r3, #0
 800f350:	e009      	b.n	800f366 <SD_CheckStatusWithTimeout+0x32>
  while( osKernelSysTick() - timer < timeout)
 800f352:	f002 fbe9 	bl	8011b28 <osKernelSysTick>
 800f356:	4602      	mov	r2, r0
 800f358:	68fb      	ldr	r3, [r7, #12]
 800f35a:	1ad3      	subs	r3, r2, r3
 800f35c:	687a      	ldr	r2, [r7, #4]
 800f35e:	429a      	cmp	r2, r3
 800f360:	d8f0      	bhi.n	800f344 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800f362:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800f366:	4618      	mov	r0, r3
 800f368:	3710      	adds	r7, #16
 800f36a:	46bd      	mov	sp, r7
 800f36c:	bd80      	pop	{r7, pc}
	...

0800f370 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800f370:	b580      	push	{r7, lr}
 800f372:	b082      	sub	sp, #8
 800f374:	af00      	add	r7, sp, #0
 800f376:	4603      	mov	r3, r0
 800f378:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800f37a:	4b0b      	ldr	r3, [pc, #44]	@ (800f3a8 <SD_CheckStatus+0x38>)
 800f37c:	2201      	movs	r2, #1
 800f37e:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800f380:	f7ff ff88 	bl	800f294 <BSP_SD_GetCardState>
 800f384:	4603      	mov	r3, r0
 800f386:	2b00      	cmp	r3, #0
 800f388:	d107      	bne.n	800f39a <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800f38a:	4b07      	ldr	r3, [pc, #28]	@ (800f3a8 <SD_CheckStatus+0x38>)
 800f38c:	781b      	ldrb	r3, [r3, #0]
 800f38e:	b2db      	uxtb	r3, r3
 800f390:	f023 0301 	bic.w	r3, r3, #1
 800f394:	b2da      	uxtb	r2, r3
 800f396:	4b04      	ldr	r3, [pc, #16]	@ (800f3a8 <SD_CheckStatus+0x38>)
 800f398:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800f39a:	4b03      	ldr	r3, [pc, #12]	@ (800f3a8 <SD_CheckStatus+0x38>)
 800f39c:	781b      	ldrb	r3, [r3, #0]
 800f39e:	b2db      	uxtb	r3, r3
}
 800f3a0:	4618      	mov	r0, r3
 800f3a2:	3708      	adds	r7, #8
 800f3a4:	46bd      	mov	sp, r7
 800f3a6:	bd80      	pop	{r7, pc}
 800f3a8:	20012009 	.word	0x20012009

0800f3ac <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800f3ac:	b590      	push	{r4, r7, lr}
 800f3ae:	b087      	sub	sp, #28
 800f3b0:	af00      	add	r7, sp, #0
 800f3b2:	4603      	mov	r3, r0
 800f3b4:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 800f3b6:	4b20      	ldr	r3, [pc, #128]	@ (800f438 <SD_initialize+0x8c>)
 800f3b8:	2201      	movs	r2, #1
 800f3ba:	701a      	strb	r2, [r3, #0]
  /*
   * check that the kernel has been started before continuing
   * as the osMessage API will fail otherwise
   */
#if (osCMSIS <= 0x20000U)
  if(osKernelRunning())
 800f3bc:	f002 fba8 	bl	8011b10 <osKernelRunning>
 800f3c0:	4603      	mov	r3, r0
 800f3c2:	2b00      	cmp	r3, #0
 800f3c4:	d030      	beq.n	800f428 <SD_initialize+0x7c>
  if(osKernelGetState() == osKernelRunning)
#endif
  {
#if !defined(DISABLE_SD_INIT)

    if(BSP_SD_Init() == MSD_OK)
 800f3c6:	f7ff ff0b 	bl	800f1e0 <BSP_SD_Init>
 800f3ca:	4603      	mov	r3, r0
 800f3cc:	2b00      	cmp	r3, #0
 800f3ce:	d107      	bne.n	800f3e0 <SD_initialize+0x34>
    {
      Stat = SD_CheckStatus(lun);
 800f3d0:	79fb      	ldrb	r3, [r7, #7]
 800f3d2:	4618      	mov	r0, r3
 800f3d4:	f7ff ffcc 	bl	800f370 <SD_CheckStatus>
 800f3d8:	4603      	mov	r3, r0
 800f3da:	461a      	mov	r2, r3
 800f3dc:	4b16      	ldr	r3, [pc, #88]	@ (800f438 <SD_initialize+0x8c>)
 800f3de:	701a      	strb	r2, [r3, #0]
    /*
    * if the SD is correctly initialized, create the operation queue
    * if not already created
    */

    if (Stat != STA_NOINIT)
 800f3e0:	4b15      	ldr	r3, [pc, #84]	@ (800f438 <SD_initialize+0x8c>)
 800f3e2:	781b      	ldrb	r3, [r3, #0]
 800f3e4:	b2db      	uxtb	r3, r3
 800f3e6:	2b01      	cmp	r3, #1
 800f3e8:	d01e      	beq.n	800f428 <SD_initialize+0x7c>
    {
      if (SDQueueID == NULL)
 800f3ea:	4b14      	ldr	r3, [pc, #80]	@ (800f43c <SD_initialize+0x90>)
 800f3ec:	681b      	ldr	r3, [r3, #0]
 800f3ee:	2b00      	cmp	r3, #0
 800f3f0:	d10e      	bne.n	800f410 <SD_initialize+0x64>
      {
 #if (osCMSIS <= 0x20000U)
      osMessageQDef(SD_Queue, QUEUE_SIZE, uint16_t);
 800f3f2:	4b13      	ldr	r3, [pc, #76]	@ (800f440 <SD_initialize+0x94>)
 800f3f4:	f107 0408 	add.w	r4, r7, #8
 800f3f8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800f3fa:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
      SDQueueID = osMessageCreate (osMessageQ(SD_Queue), NULL);
 800f3fe:	f107 0308 	add.w	r3, r7, #8
 800f402:	2100      	movs	r1, #0
 800f404:	4618      	mov	r0, r3
 800f406:	f002 fbff 	bl	8011c08 <osMessageCreate>
 800f40a:	4603      	mov	r3, r0
 800f40c:	4a0b      	ldr	r2, [pc, #44]	@ (800f43c <SD_initialize+0x90>)
 800f40e:	6013      	str	r3, [r2, #0]
#else
      SDQueueID = osMessageQueueNew(QUEUE_SIZE, 2, NULL);
#endif
      }

      if (SDQueueID == NULL)
 800f410:	4b0a      	ldr	r3, [pc, #40]	@ (800f43c <SD_initialize+0x90>)
 800f412:	681b      	ldr	r3, [r3, #0]
 800f414:	2b00      	cmp	r3, #0
 800f416:	d107      	bne.n	800f428 <SD_initialize+0x7c>
      {
        Stat |= STA_NOINIT;
 800f418:	4b07      	ldr	r3, [pc, #28]	@ (800f438 <SD_initialize+0x8c>)
 800f41a:	781b      	ldrb	r3, [r3, #0]
 800f41c:	b2db      	uxtb	r3, r3
 800f41e:	f043 0301 	orr.w	r3, r3, #1
 800f422:	b2da      	uxtb	r2, r3
 800f424:	4b04      	ldr	r3, [pc, #16]	@ (800f438 <SD_initialize+0x8c>)
 800f426:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return Stat;
 800f428:	4b03      	ldr	r3, [pc, #12]	@ (800f438 <SD_initialize+0x8c>)
 800f42a:	781b      	ldrb	r3, [r3, #0]
 800f42c:	b2db      	uxtb	r3, r3
}
 800f42e:	4618      	mov	r0, r3
 800f430:	371c      	adds	r7, #28
 800f432:	46bd      	mov	sp, r7
 800f434:	bd90      	pop	{r4, r7, pc}
 800f436:	bf00      	nop
 800f438:	20012009 	.word	0x20012009
 800f43c:	20013050 	.word	0x20013050
 800f440:	08014aa4 	.word	0x08014aa4

0800f444 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800f444:	b580      	push	{r7, lr}
 800f446:	b082      	sub	sp, #8
 800f448:	af00      	add	r7, sp, #0
 800f44a:	4603      	mov	r3, r0
 800f44c:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800f44e:	79fb      	ldrb	r3, [r7, #7]
 800f450:	4618      	mov	r0, r3
 800f452:	f7ff ff8d 	bl	800f370 <SD_CheckStatus>
 800f456:	4603      	mov	r3, r0
}
 800f458:	4618      	mov	r0, r3
 800f45a:	3708      	adds	r7, #8
 800f45c:	46bd      	mov	sp, r7
 800f45e:	bd80      	pop	{r7, pc}

0800f460 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800f460:	b580      	push	{r7, lr}
 800f462:	b08a      	sub	sp, #40	@ 0x28
 800f464:	af00      	add	r7, sp, #0
 800f466:	60b9      	str	r1, [r7, #8]
 800f468:	607a      	str	r2, [r7, #4]
 800f46a:	603b      	str	r3, [r7, #0]
 800f46c:	4603      	mov	r3, r0
 800f46e:	73fb      	strb	r3, [r7, #15]
  uint8_t ret;
  DRESULT res = RES_ERROR;
 800f470:	2301      	movs	r3, #1
 800f472:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
#endif
  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800f476:	f247 5030 	movw	r0, #30000	@ 0x7530
 800f47a:	f7ff ff5b 	bl	800f334 <SD_CheckStatusWithTimeout>
 800f47e:	4603      	mov	r3, r0
 800f480:	2b00      	cmp	r3, #0
 800f482:	da02      	bge.n	800f48a <SD_read+0x2a>
  {
    return res;
 800f484:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f488:	e032      	b.n	800f4f0 <SD_read+0x90>
#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    /* Fast path cause destination buffer is correctly aligned */
    ret = BSP_SD_ReadBlocks_DMA((uint32_t*)buff, (uint32_t)(sector), count);
 800f48a:	683a      	ldr	r2, [r7, #0]
 800f48c:	6879      	ldr	r1, [r7, #4]
 800f48e:	68b8      	ldr	r0, [r7, #8]
 800f490:	f7ff fecc 	bl	800f22c <BSP_SD_ReadBlocks_DMA>
 800f494:	4603      	mov	r3, r0
 800f496:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

    if (ret == MSD_OK) {
 800f49a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800f49e:	2b00      	cmp	r3, #0
 800f4a0:	d124      	bne.n	800f4ec <SD_read+0x8c>
#if (osCMSIS < 0x20000U)
    /* wait for a message from the queue or a timeout */
    event = osMessageGet(SDQueueID, SD_TIMEOUT);
 800f4a2:	4b15      	ldr	r3, [pc, #84]	@ (800f4f8 <SD_read+0x98>)
 800f4a4:	6819      	ldr	r1, [r3, #0]
 800f4a6:	f107 0314 	add.w	r3, r7, #20
 800f4aa:	f247 5230 	movw	r2, #30000	@ 0x7530
 800f4ae:	4618      	mov	r0, r3
 800f4b0:	f002 fc12 	bl	8011cd8 <osMessageGet>

    if (event.status == osEventMessage)
 800f4b4:	697b      	ldr	r3, [r7, #20]
 800f4b6:	2b10      	cmp	r3, #16
 800f4b8:	d118      	bne.n	800f4ec <SD_read+0x8c>
    {
      if (event.value.v == READ_CPLT_MSG)
 800f4ba:	69bb      	ldr	r3, [r7, #24]
 800f4bc:	2b01      	cmp	r3, #1
 800f4be:	d115      	bne.n	800f4ec <SD_read+0x8c>
      {
        timer = osKernelSysTick();
 800f4c0:	f002 fb32 	bl	8011b28 <osKernelSysTick>
 800f4c4:	6238      	str	r0, [r7, #32]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer <SD_TIMEOUT)
 800f4c6:	e008      	b.n	800f4da <SD_read+0x7a>
            timer = osKernelGetTickCount();
            /* block until SDIO IP is ready or a timeout occur */
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
#endif
            {
              if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800f4c8:	f7ff fee4 	bl	800f294 <BSP_SD_GetCardState>
 800f4cc:	4603      	mov	r3, r0
 800f4ce:	2b00      	cmp	r3, #0
 800f4d0:	d103      	bne.n	800f4da <SD_read+0x7a>
              {
                res = RES_OK;
 800f4d2:	2300      	movs	r3, #0
 800f4d4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                adjust the address and the D-Cache size to invalidate accordingly.
                */
                alignedAddr = (uint32_t)buff & ~0x1F;
                SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
                break;
 800f4d8:	e008      	b.n	800f4ec <SD_read+0x8c>
        while(osKernelSysTick() - timer <SD_TIMEOUT)
 800f4da:	f002 fb25 	bl	8011b28 <osKernelSysTick>
 800f4de:	4602      	mov	r2, r0
 800f4e0:	6a3b      	ldr	r3, [r7, #32]
 800f4e2:	1ad3      	subs	r3, r2, r3
 800f4e4:	f247 522f 	movw	r2, #29999	@ 0x752f
 800f4e8:	4293      	cmp	r3, r2
 800f4ea:	d9ed      	bls.n	800f4c8 <SD_read+0x68>

      if ((i == count) && (ret == MSD_OK ))
        res = RES_OK;
    }
#endif
  return res;
 800f4ec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800f4f0:	4618      	mov	r0, r3
 800f4f2:	3728      	adds	r7, #40	@ 0x28
 800f4f4:	46bd      	mov	sp, r7
 800f4f6:	bd80      	pop	{r7, pc}
 800f4f8:	20013050 	.word	0x20013050

0800f4fc <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800f4fc:	b580      	push	{r7, lr}
 800f4fe:	b08a      	sub	sp, #40	@ 0x28
 800f500:	af00      	add	r7, sp, #0
 800f502:	60b9      	str	r1, [r7, #8]
 800f504:	607a      	str	r2, [r7, #4]
 800f506:	603b      	str	r3, [r7, #0]
 800f508:	4603      	mov	r3, r0
 800f50a:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800f50c:	2301      	movs	r3, #1
 800f50e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800f512:	f247 5030 	movw	r0, #30000	@ 0x7530
 800f516:	f7ff ff0d 	bl	800f334 <SD_CheckStatusWithTimeout>
 800f51a:	4603      	mov	r3, r0
 800f51c:	2b00      	cmp	r3, #0
 800f51e:	da02      	bge.n	800f526 <SD_write+0x2a>
  {
    return res;
 800f520:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f524:	e02e      	b.n	800f584 <SD_write+0x88>
  */
  alignedAddr = (uint32_t)buff & ~0x1F;
  SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

  if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800f526:	683a      	ldr	r2, [r7, #0]
 800f528:	6879      	ldr	r1, [r7, #4]
 800f52a:	68b8      	ldr	r0, [r7, #8]
 800f52c:	f7ff fe98 	bl	800f260 <BSP_SD_WriteBlocks_DMA>
 800f530:	4603      	mov	r3, r0
 800f532:	2b00      	cmp	r3, #0
 800f534:	d124      	bne.n	800f580 <SD_write+0x84>
                           (uint32_t) (sector),
                           count) == MSD_OK)
  {
#if (osCMSIS < 0x20000U)
    /* Get the message from the queue */
    event = osMessageGet(SDQueueID, SD_TIMEOUT);
 800f536:	4b15      	ldr	r3, [pc, #84]	@ (800f58c <SD_write+0x90>)
 800f538:	6819      	ldr	r1, [r3, #0]
 800f53a:	f107 0314 	add.w	r3, r7, #20
 800f53e:	f247 5230 	movw	r2, #30000	@ 0x7530
 800f542:	4618      	mov	r0, r3
 800f544:	f002 fbc8 	bl	8011cd8 <osMessageGet>

    if (event.status == osEventMessage)
 800f548:	697b      	ldr	r3, [r7, #20]
 800f54a:	2b10      	cmp	r3, #16
 800f54c:	d118      	bne.n	800f580 <SD_write+0x84>
    {
      if (event.value.v == WRITE_CPLT_MSG)
 800f54e:	69bb      	ldr	r3, [r7, #24]
 800f550:	2b02      	cmp	r3, #2
 800f552:	d115      	bne.n	800f580 <SD_write+0x84>
    status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
    if ((status == osOK) && (event == WRITE_CPLT_MSG))
    {
#endif
 #if (osCMSIS < 0x20000U)
        timer = osKernelSysTick();
 800f554:	f002 fae8 	bl	8011b28 <osKernelSysTick>
 800f558:	6238      	str	r0, [r7, #32]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
 800f55a:	e008      	b.n	800f56e <SD_write+0x72>
        timer = osKernelGetTickCount();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
#endif
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800f55c:	f7ff fe9a 	bl	800f294 <BSP_SD_GetCardState>
 800f560:	4603      	mov	r3, r0
 800f562:	2b00      	cmp	r3, #0
 800f564:	d103      	bne.n	800f56e <SD_write+0x72>
          {
            res = RES_OK;
 800f566:	2300      	movs	r3, #0
 800f568:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800f56c:	e008      	b.n	800f580 <SD_write+0x84>
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
 800f56e:	f002 fadb 	bl	8011b28 <osKernelSysTick>
 800f572:	4602      	mov	r2, r0
 800f574:	6a3b      	ldr	r3, [r7, #32]
 800f576:	1ad3      	subs	r3, r2, r3
 800f578:	f247 522f 	movw	r2, #29999	@ 0x752f
 800f57c:	4293      	cmp	r3, r2
 800f57e:	d9ed      	bls.n	800f55c <SD_write+0x60>
        res = RES_OK;
    }

#endif

  return res;
 800f580:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800f584:	4618      	mov	r0, r3
 800f586:	3728      	adds	r7, #40	@ 0x28
 800f588:	46bd      	mov	sp, r7
 800f58a:	bd80      	pop	{r7, pc}
 800f58c:	20013050 	.word	0x20013050

0800f590 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800f590:	b580      	push	{r7, lr}
 800f592:	b08c      	sub	sp, #48	@ 0x30
 800f594:	af00      	add	r7, sp, #0
 800f596:	4603      	mov	r3, r0
 800f598:	603a      	str	r2, [r7, #0]
 800f59a:	71fb      	strb	r3, [r7, #7]
 800f59c:	460b      	mov	r3, r1
 800f59e:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800f5a0:	2301      	movs	r3, #1
 800f5a2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800f5a6:	4b25      	ldr	r3, [pc, #148]	@ (800f63c <SD_ioctl+0xac>)
 800f5a8:	781b      	ldrb	r3, [r3, #0]
 800f5aa:	b2db      	uxtb	r3, r3
 800f5ac:	f003 0301 	and.w	r3, r3, #1
 800f5b0:	2b00      	cmp	r3, #0
 800f5b2:	d001      	beq.n	800f5b8 <SD_ioctl+0x28>
 800f5b4:	2303      	movs	r3, #3
 800f5b6:	e03c      	b.n	800f632 <SD_ioctl+0xa2>

  switch (cmd)
 800f5b8:	79bb      	ldrb	r3, [r7, #6]
 800f5ba:	2b03      	cmp	r3, #3
 800f5bc:	d834      	bhi.n	800f628 <SD_ioctl+0x98>
 800f5be:	a201      	add	r2, pc, #4	@ (adr r2, 800f5c4 <SD_ioctl+0x34>)
 800f5c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f5c4:	0800f5d5 	.word	0x0800f5d5
 800f5c8:	0800f5dd 	.word	0x0800f5dd
 800f5cc:	0800f5f5 	.word	0x0800f5f5
 800f5d0:	0800f60f 	.word	0x0800f60f
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800f5d4:	2300      	movs	r3, #0
 800f5d6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800f5da:	e028      	b.n	800f62e <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800f5dc:	f107 030c 	add.w	r3, r7, #12
 800f5e0:	4618      	mov	r0, r3
 800f5e2:	f7ff fe67 	bl	800f2b4 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800f5e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f5e8:	683b      	ldr	r3, [r7, #0]
 800f5ea:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800f5ec:	2300      	movs	r3, #0
 800f5ee:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800f5f2:	e01c      	b.n	800f62e <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800f5f4:	f107 030c 	add.w	r3, r7, #12
 800f5f8:	4618      	mov	r0, r3
 800f5fa:	f7ff fe5b 	bl	800f2b4 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800f5fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f600:	b29a      	uxth	r2, r3
 800f602:	683b      	ldr	r3, [r7, #0]
 800f604:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800f606:	2300      	movs	r3, #0
 800f608:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800f60c:	e00f      	b.n	800f62e <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800f60e:	f107 030c 	add.w	r3, r7, #12
 800f612:	4618      	mov	r0, r3
 800f614:	f7ff fe4e 	bl	800f2b4 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800f618:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f61a:	0a5a      	lsrs	r2, r3, #9
 800f61c:	683b      	ldr	r3, [r7, #0]
 800f61e:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800f620:	2300      	movs	r3, #0
 800f622:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800f626:	e002      	b.n	800f62e <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800f628:	2304      	movs	r3, #4
 800f62a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 800f62e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800f632:	4618      	mov	r0, r3
 800f634:	3730      	adds	r7, #48	@ 0x30
 800f636:	46bd      	mov	sp, r7
 800f638:	bd80      	pop	{r7, pc}
 800f63a:	bf00      	nop
 800f63c:	20012009 	.word	0x20012009

0800f640 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800f640:	b580      	push	{r7, lr}
 800f642:	af00      	add	r7, sp, #0
  /*
   * No need to add an "osKernelRunning()" check here, as the SD_initialize()
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, READ_CPLT_MSG, 0);
 800f644:	4b04      	ldr	r3, [pc, #16]	@ (800f658 <BSP_SD_ReadCpltCallback+0x18>)
 800f646:	681b      	ldr	r3, [r3, #0]
 800f648:	2200      	movs	r2, #0
 800f64a:	2101      	movs	r1, #1
 800f64c:	4618      	mov	r0, r3
 800f64e:	f002 fb03 	bl	8011c58 <osMessagePut>
#else
   const uint16_t msg = READ_CPLT_MSG;
   osMessageQueuePut(SDQueueID, (const void *)&msg, 0, 0);
#endif
}
 800f652:	bf00      	nop
 800f654:	bd80      	pop	{r7, pc}
 800f656:	bf00      	nop
 800f658:	20013050 	.word	0x20013050

0800f65c <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 800f65c:	b590      	push	{r4, r7, lr}
 800f65e:	b089      	sub	sp, #36	@ 0x24
 800f660:	af04      	add	r7, sp, #16
 800f662:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 800f664:	2301      	movs	r3, #1
 800f666:	2202      	movs	r2, #2
 800f668:	2102      	movs	r1, #2
 800f66a:	6878      	ldr	r0, [r7, #4]
 800f66c:	f000 fcbd 	bl	800ffea <USBH_FindInterface>
 800f670:	4603      	mov	r3, r0
 800f672:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800f674:	7bfb      	ldrb	r3, [r7, #15]
 800f676:	2bff      	cmp	r3, #255	@ 0xff
 800f678:	d002      	beq.n	800f680 <USBH_CDC_InterfaceInit+0x24>
 800f67a:	7bfb      	ldrb	r3, [r7, #15]
 800f67c:	2b01      	cmp	r3, #1
 800f67e:	d901      	bls.n	800f684 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800f680:	2302      	movs	r3, #2
 800f682:	e13d      	b.n	800f900 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 800f684:	7bfb      	ldrb	r3, [r7, #15]
 800f686:	4619      	mov	r1, r3
 800f688:	6878      	ldr	r0, [r7, #4]
 800f68a:	f000 fc92 	bl	800ffb2 <USBH_SelectInterface>
 800f68e:	4603      	mov	r3, r0
 800f690:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 800f692:	7bbb      	ldrb	r3, [r7, #14]
 800f694:	2b00      	cmp	r3, #0
 800f696:	d001      	beq.n	800f69c <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 800f698:	2302      	movs	r3, #2
 800f69a:	e131      	b.n	800f900 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 800f69c:	687b      	ldr	r3, [r7, #4]
 800f69e:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 800f6a2:	2050      	movs	r0, #80	@ 0x50
 800f6a4:	f005 f884 	bl	80147b0 <malloc>
 800f6a8:	4603      	mov	r3, r0
 800f6aa:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800f6ac:	687b      	ldr	r3, [r7, #4]
 800f6ae:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800f6b2:	69db      	ldr	r3, [r3, #28]
 800f6b4:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 800f6b6:	68bb      	ldr	r3, [r7, #8]
 800f6b8:	2b00      	cmp	r3, #0
 800f6ba:	d101      	bne.n	800f6c0 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 800f6bc:	2302      	movs	r3, #2
 800f6be:	e11f      	b.n	800f900 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 800f6c0:	2250      	movs	r2, #80	@ 0x50
 800f6c2:	2100      	movs	r1, #0
 800f6c4:	68b8      	ldr	r0, [r7, #8]
 800f6c6:	f005 f931 	bl	801492c <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800f6ca:	7bfb      	ldrb	r3, [r7, #15]
 800f6cc:	687a      	ldr	r2, [r7, #4]
 800f6ce:	211a      	movs	r1, #26
 800f6d0:	fb01 f303 	mul.w	r3, r1, r3
 800f6d4:	4413      	add	r3, r2
 800f6d6:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800f6da:	781b      	ldrb	r3, [r3, #0]
 800f6dc:	b25b      	sxtb	r3, r3
 800f6de:	2b00      	cmp	r3, #0
 800f6e0:	da15      	bge.n	800f70e <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800f6e2:	7bfb      	ldrb	r3, [r7, #15]
 800f6e4:	687a      	ldr	r2, [r7, #4]
 800f6e6:	211a      	movs	r1, #26
 800f6e8:	fb01 f303 	mul.w	r3, r1, r3
 800f6ec:	4413      	add	r3, r2
 800f6ee:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800f6f2:	781a      	ldrb	r2, [r3, #0]
 800f6f4:	68bb      	ldr	r3, [r7, #8]
 800f6f6:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800f6f8:	7bfb      	ldrb	r3, [r7, #15]
 800f6fa:	687a      	ldr	r2, [r7, #4]
 800f6fc:	211a      	movs	r1, #26
 800f6fe:	fb01 f303 	mul.w	r3, r1, r3
 800f702:	4413      	add	r3, r2
 800f704:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800f708:	881a      	ldrh	r2, [r3, #0]
 800f70a:	68bb      	ldr	r3, [r7, #8]
 800f70c:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 800f70e:	68bb      	ldr	r3, [r7, #8]
 800f710:	785b      	ldrb	r3, [r3, #1]
 800f712:	4619      	mov	r1, r3
 800f714:	6878      	ldr	r0, [r7, #4]
 800f716:	f002 f90c 	bl	8011932 <USBH_AllocPipe>
 800f71a:	4603      	mov	r3, r0
 800f71c:	461a      	mov	r2, r3
 800f71e:	68bb      	ldr	r3, [r7, #8]
 800f720:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 800f722:	68bb      	ldr	r3, [r7, #8]
 800f724:	7819      	ldrb	r1, [r3, #0]
 800f726:	68bb      	ldr	r3, [r7, #8]
 800f728:	7858      	ldrb	r0, [r3, #1]
 800f72a:	687b      	ldr	r3, [r7, #4]
 800f72c:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800f730:	687b      	ldr	r3, [r7, #4]
 800f732:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800f736:	68ba      	ldr	r2, [r7, #8]
 800f738:	8952      	ldrh	r2, [r2, #10]
 800f73a:	9202      	str	r2, [sp, #8]
 800f73c:	2203      	movs	r2, #3
 800f73e:	9201      	str	r2, [sp, #4]
 800f740:	9300      	str	r3, [sp, #0]
 800f742:	4623      	mov	r3, r4
 800f744:	4602      	mov	r2, r0
 800f746:	6878      	ldr	r0, [r7, #4]
 800f748:	f002 f8c4 	bl	80118d4 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 800f74c:	68bb      	ldr	r3, [r7, #8]
 800f74e:	781b      	ldrb	r3, [r3, #0]
 800f750:	2200      	movs	r2, #0
 800f752:	4619      	mov	r1, r3
 800f754:	6878      	ldr	r0, [r7, #4]
 800f756:	f004 ffa5 	bl	80146a4 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 800f75a:	2300      	movs	r3, #0
 800f75c:	2200      	movs	r2, #0
 800f75e:	210a      	movs	r1, #10
 800f760:	6878      	ldr	r0, [r7, #4]
 800f762:	f000 fc42 	bl	800ffea <USBH_FindInterface>
 800f766:	4603      	mov	r3, r0
 800f768:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800f76a:	7bfb      	ldrb	r3, [r7, #15]
 800f76c:	2bff      	cmp	r3, #255	@ 0xff
 800f76e:	d002      	beq.n	800f776 <USBH_CDC_InterfaceInit+0x11a>
 800f770:	7bfb      	ldrb	r3, [r7, #15]
 800f772:	2b01      	cmp	r3, #1
 800f774:	d901      	bls.n	800f77a <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800f776:	2302      	movs	r3, #2
 800f778:	e0c2      	b.n	800f900 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800f77a:	7bfb      	ldrb	r3, [r7, #15]
 800f77c:	687a      	ldr	r2, [r7, #4]
 800f77e:	211a      	movs	r1, #26
 800f780:	fb01 f303 	mul.w	r3, r1, r3
 800f784:	4413      	add	r3, r2
 800f786:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800f78a:	781b      	ldrb	r3, [r3, #0]
 800f78c:	b25b      	sxtb	r3, r3
 800f78e:	2b00      	cmp	r3, #0
 800f790:	da16      	bge.n	800f7c0 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800f792:	7bfb      	ldrb	r3, [r7, #15]
 800f794:	687a      	ldr	r2, [r7, #4]
 800f796:	211a      	movs	r1, #26
 800f798:	fb01 f303 	mul.w	r3, r1, r3
 800f79c:	4413      	add	r3, r2
 800f79e:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800f7a2:	781a      	ldrb	r2, [r3, #0]
 800f7a4:	68bb      	ldr	r3, [r7, #8]
 800f7a6:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800f7a8:	7bfb      	ldrb	r3, [r7, #15]
 800f7aa:	687a      	ldr	r2, [r7, #4]
 800f7ac:	211a      	movs	r1, #26
 800f7ae:	fb01 f303 	mul.w	r3, r1, r3
 800f7b2:	4413      	add	r3, r2
 800f7b4:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800f7b8:	881a      	ldrh	r2, [r3, #0]
 800f7ba:	68bb      	ldr	r3, [r7, #8]
 800f7bc:	835a      	strh	r2, [r3, #26]
 800f7be:	e015      	b.n	800f7ec <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800f7c0:	7bfb      	ldrb	r3, [r7, #15]
 800f7c2:	687a      	ldr	r2, [r7, #4]
 800f7c4:	211a      	movs	r1, #26
 800f7c6:	fb01 f303 	mul.w	r3, r1, r3
 800f7ca:	4413      	add	r3, r2
 800f7cc:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800f7d0:	781a      	ldrb	r2, [r3, #0]
 800f7d2:	68bb      	ldr	r3, [r7, #8]
 800f7d4:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800f7d6:	7bfb      	ldrb	r3, [r7, #15]
 800f7d8:	687a      	ldr	r2, [r7, #4]
 800f7da:	211a      	movs	r1, #26
 800f7dc:	fb01 f303 	mul.w	r3, r1, r3
 800f7e0:	4413      	add	r3, r2
 800f7e2:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800f7e6:	881a      	ldrh	r2, [r3, #0]
 800f7e8:	68bb      	ldr	r3, [r7, #8]
 800f7ea:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 800f7ec:	7bfb      	ldrb	r3, [r7, #15]
 800f7ee:	687a      	ldr	r2, [r7, #4]
 800f7f0:	211a      	movs	r1, #26
 800f7f2:	fb01 f303 	mul.w	r3, r1, r3
 800f7f6:	4413      	add	r3, r2
 800f7f8:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800f7fc:	781b      	ldrb	r3, [r3, #0]
 800f7fe:	b25b      	sxtb	r3, r3
 800f800:	2b00      	cmp	r3, #0
 800f802:	da16      	bge.n	800f832 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800f804:	7bfb      	ldrb	r3, [r7, #15]
 800f806:	687a      	ldr	r2, [r7, #4]
 800f808:	211a      	movs	r1, #26
 800f80a:	fb01 f303 	mul.w	r3, r1, r3
 800f80e:	4413      	add	r3, r2
 800f810:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800f814:	781a      	ldrb	r2, [r3, #0]
 800f816:	68bb      	ldr	r3, [r7, #8]
 800f818:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800f81a:	7bfb      	ldrb	r3, [r7, #15]
 800f81c:	687a      	ldr	r2, [r7, #4]
 800f81e:	211a      	movs	r1, #26
 800f820:	fb01 f303 	mul.w	r3, r1, r3
 800f824:	4413      	add	r3, r2
 800f826:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 800f82a:	881a      	ldrh	r2, [r3, #0]
 800f82c:	68bb      	ldr	r3, [r7, #8]
 800f82e:	835a      	strh	r2, [r3, #26]
 800f830:	e015      	b.n	800f85e <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800f832:	7bfb      	ldrb	r3, [r7, #15]
 800f834:	687a      	ldr	r2, [r7, #4]
 800f836:	211a      	movs	r1, #26
 800f838:	fb01 f303 	mul.w	r3, r1, r3
 800f83c:	4413      	add	r3, r2
 800f83e:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800f842:	781a      	ldrb	r2, [r3, #0]
 800f844:	68bb      	ldr	r3, [r7, #8]
 800f846:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800f848:	7bfb      	ldrb	r3, [r7, #15]
 800f84a:	687a      	ldr	r2, [r7, #4]
 800f84c:	211a      	movs	r1, #26
 800f84e:	fb01 f303 	mul.w	r3, r1, r3
 800f852:	4413      	add	r3, r2
 800f854:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 800f858:	881a      	ldrh	r2, [r3, #0]
 800f85a:	68bb      	ldr	r3, [r7, #8]
 800f85c:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 800f85e:	68bb      	ldr	r3, [r7, #8]
 800f860:	7b9b      	ldrb	r3, [r3, #14]
 800f862:	4619      	mov	r1, r3
 800f864:	6878      	ldr	r0, [r7, #4]
 800f866:	f002 f864 	bl	8011932 <USBH_AllocPipe>
 800f86a:	4603      	mov	r3, r0
 800f86c:	461a      	mov	r2, r3
 800f86e:	68bb      	ldr	r3, [r7, #8]
 800f870:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 800f872:	68bb      	ldr	r3, [r7, #8]
 800f874:	7bdb      	ldrb	r3, [r3, #15]
 800f876:	4619      	mov	r1, r3
 800f878:	6878      	ldr	r0, [r7, #4]
 800f87a:	f002 f85a 	bl	8011932 <USBH_AllocPipe>
 800f87e:	4603      	mov	r3, r0
 800f880:	461a      	mov	r2, r3
 800f882:	68bb      	ldr	r3, [r7, #8]
 800f884:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 800f886:	68bb      	ldr	r3, [r7, #8]
 800f888:	7b59      	ldrb	r1, [r3, #13]
 800f88a:	68bb      	ldr	r3, [r7, #8]
 800f88c:	7b98      	ldrb	r0, [r3, #14]
 800f88e:	687b      	ldr	r3, [r7, #4]
 800f890:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800f894:	687b      	ldr	r3, [r7, #4]
 800f896:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800f89a:	68ba      	ldr	r2, [r7, #8]
 800f89c:	8b12      	ldrh	r2, [r2, #24]
 800f89e:	9202      	str	r2, [sp, #8]
 800f8a0:	2202      	movs	r2, #2
 800f8a2:	9201      	str	r2, [sp, #4]
 800f8a4:	9300      	str	r3, [sp, #0]
 800f8a6:	4623      	mov	r3, r4
 800f8a8:	4602      	mov	r2, r0
 800f8aa:	6878      	ldr	r0, [r7, #4]
 800f8ac:	f002 f812 	bl	80118d4 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 800f8b0:	68bb      	ldr	r3, [r7, #8]
 800f8b2:	7b19      	ldrb	r1, [r3, #12]
 800f8b4:	68bb      	ldr	r3, [r7, #8]
 800f8b6:	7bd8      	ldrb	r0, [r3, #15]
 800f8b8:	687b      	ldr	r3, [r7, #4]
 800f8ba:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800f8be:	687b      	ldr	r3, [r7, #4]
 800f8c0:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800f8c4:	68ba      	ldr	r2, [r7, #8]
 800f8c6:	8b52      	ldrh	r2, [r2, #26]
 800f8c8:	9202      	str	r2, [sp, #8]
 800f8ca:	2202      	movs	r2, #2
 800f8cc:	9201      	str	r2, [sp, #4]
 800f8ce:	9300      	str	r3, [sp, #0]
 800f8d0:	4623      	mov	r3, r4
 800f8d2:	4602      	mov	r2, r0
 800f8d4:	6878      	ldr	r0, [r7, #4]
 800f8d6:	f001 fffd 	bl	80118d4 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 800f8da:	68bb      	ldr	r3, [r7, #8]
 800f8dc:	2200      	movs	r2, #0
 800f8de:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 800f8e2:	68bb      	ldr	r3, [r7, #8]
 800f8e4:	7b5b      	ldrb	r3, [r3, #13]
 800f8e6:	2200      	movs	r2, #0
 800f8e8:	4619      	mov	r1, r3
 800f8ea:	6878      	ldr	r0, [r7, #4]
 800f8ec:	f004 feda 	bl	80146a4 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 800f8f0:	68bb      	ldr	r3, [r7, #8]
 800f8f2:	7b1b      	ldrb	r3, [r3, #12]
 800f8f4:	2200      	movs	r2, #0
 800f8f6:	4619      	mov	r1, r3
 800f8f8:	6878      	ldr	r0, [r7, #4]
 800f8fa:	f004 fed3 	bl	80146a4 <USBH_LL_SetToggle>

  return USBH_OK;
 800f8fe:	2300      	movs	r3, #0
}
 800f900:	4618      	mov	r0, r3
 800f902:	3714      	adds	r7, #20
 800f904:	46bd      	mov	sp, r7
 800f906:	bd90      	pop	{r4, r7, pc}

0800f908 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 800f908:	b580      	push	{r7, lr}
 800f90a:	b084      	sub	sp, #16
 800f90c:	af00      	add	r7, sp, #0
 800f90e:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800f910:	687b      	ldr	r3, [r7, #4]
 800f912:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800f916:	69db      	ldr	r3, [r3, #28]
 800f918:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 800f91a:	68fb      	ldr	r3, [r7, #12]
 800f91c:	781b      	ldrb	r3, [r3, #0]
 800f91e:	2b00      	cmp	r3, #0
 800f920:	d00e      	beq.n	800f940 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800f922:	68fb      	ldr	r3, [r7, #12]
 800f924:	781b      	ldrb	r3, [r3, #0]
 800f926:	4619      	mov	r1, r3
 800f928:	6878      	ldr	r0, [r7, #4]
 800f92a:	f001 fff2 	bl	8011912 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800f92e:	68fb      	ldr	r3, [r7, #12]
 800f930:	781b      	ldrb	r3, [r3, #0]
 800f932:	4619      	mov	r1, r3
 800f934:	6878      	ldr	r0, [r7, #4]
 800f936:	f002 f81d 	bl	8011974 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 800f93a:	68fb      	ldr	r3, [r7, #12]
 800f93c:	2200      	movs	r2, #0
 800f93e:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 800f940:	68fb      	ldr	r3, [r7, #12]
 800f942:	7b1b      	ldrb	r3, [r3, #12]
 800f944:	2b00      	cmp	r3, #0
 800f946:	d00e      	beq.n	800f966 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 800f948:	68fb      	ldr	r3, [r7, #12]
 800f94a:	7b1b      	ldrb	r3, [r3, #12]
 800f94c:	4619      	mov	r1, r3
 800f94e:	6878      	ldr	r0, [r7, #4]
 800f950:	f001 ffdf 	bl	8011912 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 800f954:	68fb      	ldr	r3, [r7, #12]
 800f956:	7b1b      	ldrb	r3, [r3, #12]
 800f958:	4619      	mov	r1, r3
 800f95a:	6878      	ldr	r0, [r7, #4]
 800f95c:	f002 f80a 	bl	8011974 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 800f960:	68fb      	ldr	r3, [r7, #12]
 800f962:	2200      	movs	r2, #0
 800f964:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 800f966:	68fb      	ldr	r3, [r7, #12]
 800f968:	7b5b      	ldrb	r3, [r3, #13]
 800f96a:	2b00      	cmp	r3, #0
 800f96c:	d00e      	beq.n	800f98c <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 800f96e:	68fb      	ldr	r3, [r7, #12]
 800f970:	7b5b      	ldrb	r3, [r3, #13]
 800f972:	4619      	mov	r1, r3
 800f974:	6878      	ldr	r0, [r7, #4]
 800f976:	f001 ffcc 	bl	8011912 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 800f97a:	68fb      	ldr	r3, [r7, #12]
 800f97c:	7b5b      	ldrb	r3, [r3, #13]
 800f97e:	4619      	mov	r1, r3
 800f980:	6878      	ldr	r0, [r7, #4]
 800f982:	f001 fff7 	bl	8011974 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 800f986:	68fb      	ldr	r3, [r7, #12]
 800f988:	2200      	movs	r2, #0
 800f98a:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 800f98c:	687b      	ldr	r3, [r7, #4]
 800f98e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800f992:	69db      	ldr	r3, [r3, #28]
 800f994:	2b00      	cmp	r3, #0
 800f996:	d00b      	beq.n	800f9b0 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 800f998:	687b      	ldr	r3, [r7, #4]
 800f99a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800f99e:	69db      	ldr	r3, [r3, #28]
 800f9a0:	4618      	mov	r0, r3
 800f9a2:	f004 ff0d 	bl	80147c0 <free>
    phost->pActiveClass->pData = 0U;
 800f9a6:	687b      	ldr	r3, [r7, #4]
 800f9a8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800f9ac:	2200      	movs	r2, #0
 800f9ae:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 800f9b0:	2300      	movs	r3, #0
}
 800f9b2:	4618      	mov	r0, r3
 800f9b4:	3710      	adds	r7, #16
 800f9b6:	46bd      	mov	sp, r7
 800f9b8:	bd80      	pop	{r7, pc}

0800f9ba <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 800f9ba:	b580      	push	{r7, lr}
 800f9bc:	b084      	sub	sp, #16
 800f9be:	af00      	add	r7, sp, #0
 800f9c0:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800f9c2:	687b      	ldr	r3, [r7, #4]
 800f9c4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800f9c8:	69db      	ldr	r3, [r3, #28]
 800f9ca:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 800f9cc:	68fb      	ldr	r3, [r7, #12]
 800f9ce:	3340      	adds	r3, #64	@ 0x40
 800f9d0:	4619      	mov	r1, r3
 800f9d2:	6878      	ldr	r0, [r7, #4]
 800f9d4:	f000 f8b1 	bl	800fb3a <GetLineCoding>
 800f9d8:	4603      	mov	r3, r0
 800f9da:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 800f9dc:	7afb      	ldrb	r3, [r7, #11]
 800f9de:	2b00      	cmp	r3, #0
 800f9e0:	d105      	bne.n	800f9ee <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800f9e2:	687b      	ldr	r3, [r7, #4]
 800f9e4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800f9e8:	2102      	movs	r1, #2
 800f9ea:	6878      	ldr	r0, [r7, #4]
 800f9ec:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 800f9ee:	7afb      	ldrb	r3, [r7, #11]
}
 800f9f0:	4618      	mov	r0, r3
 800f9f2:	3710      	adds	r7, #16
 800f9f4:	46bd      	mov	sp, r7
 800f9f6:	bd80      	pop	{r7, pc}

0800f9f8 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 800f9f8:	b580      	push	{r7, lr}
 800f9fa:	b084      	sub	sp, #16
 800f9fc:	af00      	add	r7, sp, #0
 800f9fe:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 800fa00:	2301      	movs	r3, #1
 800fa02:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 800fa04:	2300      	movs	r3, #0
 800fa06:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800fa08:	687b      	ldr	r3, [r7, #4]
 800fa0a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800fa0e:	69db      	ldr	r3, [r3, #28]
 800fa10:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 800fa12:	68bb      	ldr	r3, [r7, #8]
 800fa14:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 800fa18:	2b04      	cmp	r3, #4
 800fa1a:	d877      	bhi.n	800fb0c <USBH_CDC_Process+0x114>
 800fa1c:	a201      	add	r2, pc, #4	@ (adr r2, 800fa24 <USBH_CDC_Process+0x2c>)
 800fa1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fa22:	bf00      	nop
 800fa24:	0800fa39 	.word	0x0800fa39
 800fa28:	0800fa3f 	.word	0x0800fa3f
 800fa2c:	0800fa6f 	.word	0x0800fa6f
 800fa30:	0800fae3 	.word	0x0800fae3
 800fa34:	0800faf1 	.word	0x0800faf1
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 800fa38:	2300      	movs	r3, #0
 800fa3a:	73fb      	strb	r3, [r7, #15]
      break;
 800fa3c:	e06d      	b.n	800fb1a <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 800fa3e:	68bb      	ldr	r3, [r7, #8]
 800fa40:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800fa42:	4619      	mov	r1, r3
 800fa44:	6878      	ldr	r0, [r7, #4]
 800fa46:	f000 f897 	bl	800fb78 <SetLineCoding>
 800fa4a:	4603      	mov	r3, r0
 800fa4c:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800fa4e:	7bbb      	ldrb	r3, [r7, #14]
 800fa50:	2b00      	cmp	r3, #0
 800fa52:	d104      	bne.n	800fa5e <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 800fa54:	68bb      	ldr	r3, [r7, #8]
 800fa56:	2202      	movs	r2, #2
 800fa58:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800fa5c:	e058      	b.n	800fb10 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 800fa5e:	7bbb      	ldrb	r3, [r7, #14]
 800fa60:	2b01      	cmp	r3, #1
 800fa62:	d055      	beq.n	800fb10 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 800fa64:	68bb      	ldr	r3, [r7, #8]
 800fa66:	2204      	movs	r2, #4
 800fa68:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 800fa6c:	e050      	b.n	800fb10 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 800fa6e:	68bb      	ldr	r3, [r7, #8]
 800fa70:	3340      	adds	r3, #64	@ 0x40
 800fa72:	4619      	mov	r1, r3
 800fa74:	6878      	ldr	r0, [r7, #4]
 800fa76:	f000 f860 	bl	800fb3a <GetLineCoding>
 800fa7a:	4603      	mov	r3, r0
 800fa7c:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800fa7e:	7bbb      	ldrb	r3, [r7, #14]
 800fa80:	2b00      	cmp	r3, #0
 800fa82:	d126      	bne.n	800fad2 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 800fa84:	68bb      	ldr	r3, [r7, #8]
 800fa86:	2200      	movs	r2, #0
 800fa88:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800fa8c:	68bb      	ldr	r3, [r7, #8]
 800fa8e:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 800fa92:	68bb      	ldr	r3, [r7, #8]
 800fa94:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800fa96:	791b      	ldrb	r3, [r3, #4]
 800fa98:	429a      	cmp	r2, r3
 800fa9a:	d13b      	bne.n	800fb14 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800fa9c:	68bb      	ldr	r3, [r7, #8]
 800fa9e:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 800faa2:	68bb      	ldr	r3, [r7, #8]
 800faa4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800faa6:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800faa8:	429a      	cmp	r2, r3
 800faaa:	d133      	bne.n	800fb14 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800faac:	68bb      	ldr	r3, [r7, #8]
 800faae:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 800fab2:	68bb      	ldr	r3, [r7, #8]
 800fab4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800fab6:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800fab8:	429a      	cmp	r2, r3
 800faba:	d12b      	bne.n	800fb14 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 800fabc:	68bb      	ldr	r3, [r7, #8]
 800fabe:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800fac0:	68bb      	ldr	r3, [r7, #8]
 800fac2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800fac4:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800fac6:	429a      	cmp	r2, r3
 800fac8:	d124      	bne.n	800fb14 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 800faca:	6878      	ldr	r0, [r7, #4]
 800facc:	f000 f96a 	bl	800fda4 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800fad0:	e020      	b.n	800fb14 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 800fad2:	7bbb      	ldrb	r3, [r7, #14]
 800fad4:	2b01      	cmp	r3, #1
 800fad6:	d01d      	beq.n	800fb14 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 800fad8:	68bb      	ldr	r3, [r7, #8]
 800fada:	2204      	movs	r2, #4
 800fadc:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 800fae0:	e018      	b.n	800fb14 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 800fae2:	6878      	ldr	r0, [r7, #4]
 800fae4:	f000 f867 	bl	800fbb6 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 800fae8:	6878      	ldr	r0, [r7, #4]
 800faea:	f000 f8e6 	bl	800fcba <CDC_ProcessReception>
      break;
 800faee:	e014      	b.n	800fb1a <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 800faf0:	2100      	movs	r1, #0
 800faf2:	6878      	ldr	r0, [r7, #4]
 800faf4:	f001 f8ff 	bl	8010cf6 <USBH_ClrFeature>
 800faf8:	4603      	mov	r3, r0
 800fafa:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800fafc:	7bbb      	ldrb	r3, [r7, #14]
 800fafe:	2b00      	cmp	r3, #0
 800fb00:	d10a      	bne.n	800fb18 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 800fb02:	68bb      	ldr	r3, [r7, #8]
 800fb04:	2200      	movs	r2, #0
 800fb06:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 800fb0a:	e005      	b.n	800fb18 <USBH_CDC_Process+0x120>

    default:
      break;
 800fb0c:	bf00      	nop
 800fb0e:	e004      	b.n	800fb1a <USBH_CDC_Process+0x122>
      break;
 800fb10:	bf00      	nop
 800fb12:	e002      	b.n	800fb1a <USBH_CDC_Process+0x122>
      break;
 800fb14:	bf00      	nop
 800fb16:	e000      	b.n	800fb1a <USBH_CDC_Process+0x122>
      break;
 800fb18:	bf00      	nop

  }

  return status;
 800fb1a:	7bfb      	ldrb	r3, [r7, #15]
}
 800fb1c:	4618      	mov	r0, r3
 800fb1e:	3710      	adds	r7, #16
 800fb20:	46bd      	mov	sp, r7
 800fb22:	bd80      	pop	{r7, pc}

0800fb24 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 800fb24:	b480      	push	{r7}
 800fb26:	b083      	sub	sp, #12
 800fb28:	af00      	add	r7, sp, #0
 800fb2a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 800fb2c:	2300      	movs	r3, #0
}
 800fb2e:	4618      	mov	r0, r3
 800fb30:	370c      	adds	r7, #12
 800fb32:	46bd      	mov	sp, r7
 800fb34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb38:	4770      	bx	lr

0800fb3a <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 800fb3a:	b580      	push	{r7, lr}
 800fb3c:	b082      	sub	sp, #8
 800fb3e:	af00      	add	r7, sp, #0
 800fb40:	6078      	str	r0, [r7, #4]
 800fb42:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 800fb44:	687b      	ldr	r3, [r7, #4]
 800fb46:	22a1      	movs	r2, #161	@ 0xa1
 800fb48:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 800fb4a:	687b      	ldr	r3, [r7, #4]
 800fb4c:	2221      	movs	r2, #33	@ 0x21
 800fb4e:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800fb50:	687b      	ldr	r3, [r7, #4]
 800fb52:	2200      	movs	r2, #0
 800fb54:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800fb56:	687b      	ldr	r3, [r7, #4]
 800fb58:	2200      	movs	r2, #0
 800fb5a:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800fb5c:	687b      	ldr	r3, [r7, #4]
 800fb5e:	2207      	movs	r2, #7
 800fb60:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800fb62:	683b      	ldr	r3, [r7, #0]
 800fb64:	2207      	movs	r2, #7
 800fb66:	4619      	mov	r1, r3
 800fb68:	6878      	ldr	r0, [r7, #4]
 800fb6a:	f001 fbf9 	bl	8011360 <USBH_CtlReq>
 800fb6e:	4603      	mov	r3, r0
}
 800fb70:	4618      	mov	r0, r3
 800fb72:	3708      	adds	r7, #8
 800fb74:	46bd      	mov	sp, r7
 800fb76:	bd80      	pop	{r7, pc}

0800fb78 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 800fb78:	b580      	push	{r7, lr}
 800fb7a:	b082      	sub	sp, #8
 800fb7c:	af00      	add	r7, sp, #0
 800fb7e:	6078      	str	r0, [r7, #4]
 800fb80:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 800fb82:	687b      	ldr	r3, [r7, #4]
 800fb84:	2221      	movs	r2, #33	@ 0x21
 800fb86:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 800fb88:	687b      	ldr	r3, [r7, #4]
 800fb8a:	2220      	movs	r2, #32
 800fb8c:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800fb8e:	687b      	ldr	r3, [r7, #4]
 800fb90:	2200      	movs	r2, #0
 800fb92:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 800fb94:	687b      	ldr	r3, [r7, #4]
 800fb96:	2200      	movs	r2, #0
 800fb98:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800fb9a:	687b      	ldr	r3, [r7, #4]
 800fb9c:	2207      	movs	r2, #7
 800fb9e:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800fba0:	683b      	ldr	r3, [r7, #0]
 800fba2:	2207      	movs	r2, #7
 800fba4:	4619      	mov	r1, r3
 800fba6:	6878      	ldr	r0, [r7, #4]
 800fba8:	f001 fbda 	bl	8011360 <USBH_CtlReq>
 800fbac:	4603      	mov	r3, r0
}
 800fbae:	4618      	mov	r0, r3
 800fbb0:	3708      	adds	r7, #8
 800fbb2:	46bd      	mov	sp, r7
 800fbb4:	bd80      	pop	{r7, pc}

0800fbb6 <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 800fbb6:	b580      	push	{r7, lr}
 800fbb8:	b086      	sub	sp, #24
 800fbba:	af02      	add	r7, sp, #8
 800fbbc:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800fbbe:	687b      	ldr	r3, [r7, #4]
 800fbc0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800fbc4:	69db      	ldr	r3, [r3, #28]
 800fbc6:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800fbc8:	2300      	movs	r3, #0
 800fbca:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 800fbcc:	68fb      	ldr	r3, [r7, #12]
 800fbce:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 800fbd2:	2b01      	cmp	r3, #1
 800fbd4:	d002      	beq.n	800fbdc <CDC_ProcessTransmission+0x26>
 800fbd6:	2b02      	cmp	r3, #2
 800fbd8:	d023      	beq.n	800fc22 <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 800fbda:	e06a      	b.n	800fcb2 <CDC_ProcessTransmission+0xfc>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800fbdc:	68fb      	ldr	r3, [r7, #12]
 800fbde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fbe0:	68fa      	ldr	r2, [r7, #12]
 800fbe2:	8b12      	ldrh	r2, [r2, #24]
 800fbe4:	4293      	cmp	r3, r2
 800fbe6:	d90b      	bls.n	800fc00 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 800fbe8:	68fb      	ldr	r3, [r7, #12]
 800fbea:	69d9      	ldr	r1, [r3, #28]
 800fbec:	68fb      	ldr	r3, [r7, #12]
 800fbee:	8b1a      	ldrh	r2, [r3, #24]
 800fbf0:	68fb      	ldr	r3, [r7, #12]
 800fbf2:	7b5b      	ldrb	r3, [r3, #13]
 800fbf4:	2001      	movs	r0, #1
 800fbf6:	9000      	str	r0, [sp, #0]
 800fbf8:	6878      	ldr	r0, [r7, #4]
 800fbfa:	f001 fe28 	bl	801184e <USBH_BulkSendData>
 800fbfe:	e00b      	b.n	800fc18 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 800fc00:	68fb      	ldr	r3, [r7, #12]
 800fc02:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 800fc04:	68fb      	ldr	r3, [r7, #12]
 800fc06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 800fc08:	b29a      	uxth	r2, r3
 800fc0a:	68fb      	ldr	r3, [r7, #12]
 800fc0c:	7b5b      	ldrb	r3, [r3, #13]
 800fc0e:	2001      	movs	r0, #1
 800fc10:	9000      	str	r0, [sp, #0]
 800fc12:	6878      	ldr	r0, [r7, #4]
 800fc14:	f001 fe1b 	bl	801184e <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 800fc18:	68fb      	ldr	r3, [r7, #12]
 800fc1a:	2202      	movs	r2, #2
 800fc1c:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 800fc20:	e047      	b.n	800fcb2 <CDC_ProcessTransmission+0xfc>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 800fc22:	68fb      	ldr	r3, [r7, #12]
 800fc24:	7b5b      	ldrb	r3, [r3, #13]
 800fc26:	4619      	mov	r1, r3
 800fc28:	6878      	ldr	r0, [r7, #4]
 800fc2a:	f004 fd11 	bl	8014650 <USBH_LL_GetURBState>
 800fc2e:	4603      	mov	r3, r0
 800fc30:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 800fc32:	7afb      	ldrb	r3, [r7, #11]
 800fc34:	2b01      	cmp	r3, #1
 800fc36:	d12e      	bne.n	800fc96 <CDC_ProcessTransmission+0xe0>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800fc38:	68fb      	ldr	r3, [r7, #12]
 800fc3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fc3c:	68fa      	ldr	r2, [r7, #12]
 800fc3e:	8b12      	ldrh	r2, [r2, #24]
 800fc40:	4293      	cmp	r3, r2
 800fc42:	d90e      	bls.n	800fc62 <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 800fc44:	68fb      	ldr	r3, [r7, #12]
 800fc46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fc48:	68fa      	ldr	r2, [r7, #12]
 800fc4a:	8b12      	ldrh	r2, [r2, #24]
 800fc4c:	1a9a      	subs	r2, r3, r2
 800fc4e:	68fb      	ldr	r3, [r7, #12]
 800fc50:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 800fc52:	68fb      	ldr	r3, [r7, #12]
 800fc54:	69db      	ldr	r3, [r3, #28]
 800fc56:	68fa      	ldr	r2, [r7, #12]
 800fc58:	8b12      	ldrh	r2, [r2, #24]
 800fc5a:	441a      	add	r2, r3
 800fc5c:	68fb      	ldr	r3, [r7, #12]
 800fc5e:	61da      	str	r2, [r3, #28]
 800fc60:	e002      	b.n	800fc68 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 800fc62:	68fb      	ldr	r3, [r7, #12]
 800fc64:	2200      	movs	r2, #0
 800fc66:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 800fc68:	68fb      	ldr	r3, [r7, #12]
 800fc6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fc6c:	2b00      	cmp	r3, #0
 800fc6e:	d004      	beq.n	800fc7a <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800fc70:	68fb      	ldr	r3, [r7, #12]
 800fc72:	2201      	movs	r2, #1
 800fc74:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
 800fc78:	e006      	b.n	800fc88 <CDC_ProcessTransmission+0xd2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 800fc7a:	68fb      	ldr	r3, [r7, #12]
 800fc7c:	2200      	movs	r2, #0
 800fc7e:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 800fc82:	6878      	ldr	r0, [r7, #4]
 800fc84:	f000 f87a 	bl	800fd7c <USBH_CDC_TransmitCallback>
        USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
 800fc88:	2300      	movs	r3, #0
 800fc8a:	2200      	movs	r2, #0
 800fc8c:	2104      	movs	r1, #4
 800fc8e:	6878      	ldr	r0, [r7, #4]
 800fc90:	f000 febc 	bl	8010a0c <USBH_OS_PutMessage>
      break;
 800fc94:	e00c      	b.n	800fcb0 <CDC_ProcessTransmission+0xfa>
        if (URB_Status == USBH_URB_NOTREADY)
 800fc96:	7afb      	ldrb	r3, [r7, #11]
 800fc98:	2b02      	cmp	r3, #2
 800fc9a:	d109      	bne.n	800fcb0 <CDC_ProcessTransmission+0xfa>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800fc9c:	68fb      	ldr	r3, [r7, #12]
 800fc9e:	2201      	movs	r2, #1
 800fca0:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
 800fca4:	2300      	movs	r3, #0
 800fca6:	2200      	movs	r2, #0
 800fca8:	2104      	movs	r1, #4
 800fcaa:	6878      	ldr	r0, [r7, #4]
 800fcac:	f000 feae 	bl	8010a0c <USBH_OS_PutMessage>
      break;
 800fcb0:	bf00      	nop
  }
}
 800fcb2:	bf00      	nop
 800fcb4:	3710      	adds	r7, #16
 800fcb6:	46bd      	mov	sp, r7
 800fcb8:	bd80      	pop	{r7, pc}

0800fcba <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 800fcba:	b580      	push	{r7, lr}
 800fcbc:	b086      	sub	sp, #24
 800fcbe:	af00      	add	r7, sp, #0
 800fcc0:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800fcc2:	687b      	ldr	r3, [r7, #4]
 800fcc4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800fcc8:	69db      	ldr	r3, [r3, #28]
 800fcca:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800fccc:	2300      	movs	r3, #0
 800fcce:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 800fcd0:	697b      	ldr	r3, [r7, #20]
 800fcd2:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 800fcd6:	2b03      	cmp	r3, #3
 800fcd8:	d002      	beq.n	800fce0 <CDC_ProcessReception+0x26>
 800fcda:	2b04      	cmp	r3, #4
 800fcdc:	d00e      	beq.n	800fcfc <CDC_ProcessReception+0x42>
        /* .. */
      }
      break;

    default:
      break;
 800fcde:	e049      	b.n	800fd74 <CDC_ProcessReception+0xba>
      (void)USBH_BulkReceiveData(phost,
 800fce0:	697b      	ldr	r3, [r7, #20]
 800fce2:	6a19      	ldr	r1, [r3, #32]
 800fce4:	697b      	ldr	r3, [r7, #20]
 800fce6:	8b5a      	ldrh	r2, [r3, #26]
 800fce8:	697b      	ldr	r3, [r7, #20]
 800fcea:	7b1b      	ldrb	r3, [r3, #12]
 800fcec:	6878      	ldr	r0, [r7, #4]
 800fcee:	f001 fdd3 	bl	8011898 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 800fcf2:	697b      	ldr	r3, [r7, #20]
 800fcf4:	2204      	movs	r2, #4
 800fcf6:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 800fcfa:	e03b      	b.n	800fd74 <CDC_ProcessReception+0xba>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 800fcfc:	697b      	ldr	r3, [r7, #20]
 800fcfe:	7b1b      	ldrb	r3, [r3, #12]
 800fd00:	4619      	mov	r1, r3
 800fd02:	6878      	ldr	r0, [r7, #4]
 800fd04:	f004 fca4 	bl	8014650 <USBH_LL_GetURBState>
 800fd08:	4603      	mov	r3, r0
 800fd0a:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 800fd0c:	7cfb      	ldrb	r3, [r7, #19]
 800fd0e:	2b01      	cmp	r3, #1
 800fd10:	d12f      	bne.n	800fd72 <CDC_ProcessReception+0xb8>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 800fd12:	697b      	ldr	r3, [r7, #20]
 800fd14:	7b1b      	ldrb	r3, [r3, #12]
 800fd16:	4619      	mov	r1, r3
 800fd18:	6878      	ldr	r0, [r7, #4]
 800fd1a:	f004 fc19 	bl	8014550 <USBH_LL_GetLastXferSize>
 800fd1e:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 800fd20:	697b      	ldr	r3, [r7, #20]
 800fd22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fd24:	68fa      	ldr	r2, [r7, #12]
 800fd26:	429a      	cmp	r2, r3
 800fd28:	d016      	beq.n	800fd58 <CDC_ProcessReception+0x9e>
 800fd2a:	697b      	ldr	r3, [r7, #20]
 800fd2c:	8b5b      	ldrh	r3, [r3, #26]
 800fd2e:	461a      	mov	r2, r3
 800fd30:	68fb      	ldr	r3, [r7, #12]
 800fd32:	4293      	cmp	r3, r2
 800fd34:	d110      	bne.n	800fd58 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 800fd36:	697b      	ldr	r3, [r7, #20]
 800fd38:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800fd3a:	68fb      	ldr	r3, [r7, #12]
 800fd3c:	1ad2      	subs	r2, r2, r3
 800fd3e:	697b      	ldr	r3, [r7, #20]
 800fd40:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 800fd42:	697b      	ldr	r3, [r7, #20]
 800fd44:	6a1a      	ldr	r2, [r3, #32]
 800fd46:	68fb      	ldr	r3, [r7, #12]
 800fd48:	441a      	add	r2, r3
 800fd4a:	697b      	ldr	r3, [r7, #20]
 800fd4c:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 800fd4e:	697b      	ldr	r3, [r7, #20]
 800fd50:	2203      	movs	r2, #3
 800fd52:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
 800fd56:	e006      	b.n	800fd66 <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 800fd58:	697b      	ldr	r3, [r7, #20]
 800fd5a:	2200      	movs	r2, #0
 800fd5c:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 800fd60:	6878      	ldr	r0, [r7, #4]
 800fd62:	f000 f815 	bl	800fd90 <USBH_CDC_ReceiveCallback>
        USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
 800fd66:	2300      	movs	r3, #0
 800fd68:	2200      	movs	r2, #0
 800fd6a:	2104      	movs	r1, #4
 800fd6c:	6878      	ldr	r0, [r7, #4]
 800fd6e:	f000 fe4d 	bl	8010a0c <USBH_OS_PutMessage>
      break;
 800fd72:	bf00      	nop
  }
}
 800fd74:	bf00      	nop
 800fd76:	3718      	adds	r7, #24
 800fd78:	46bd      	mov	sp, r7
 800fd7a:	bd80      	pop	{r7, pc}

0800fd7c <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 800fd7c:	b480      	push	{r7}
 800fd7e:	b083      	sub	sp, #12
 800fd80:	af00      	add	r7, sp, #0
 800fd82:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800fd84:	bf00      	nop
 800fd86:	370c      	adds	r7, #12
 800fd88:	46bd      	mov	sp, r7
 800fd8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd8e:	4770      	bx	lr

0800fd90 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 800fd90:	b480      	push	{r7}
 800fd92:	b083      	sub	sp, #12
 800fd94:	af00      	add	r7, sp, #0
 800fd96:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800fd98:	bf00      	nop
 800fd9a:	370c      	adds	r7, #12
 800fd9c:	46bd      	mov	sp, r7
 800fd9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fda2:	4770      	bx	lr

0800fda4 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 800fda4:	b480      	push	{r7}
 800fda6:	b083      	sub	sp, #12
 800fda8:	af00      	add	r7, sp, #0
 800fdaa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800fdac:	bf00      	nop
 800fdae:	370c      	adds	r7, #12
 800fdb0:	46bd      	mov	sp, r7
 800fdb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdb6:	4770      	bx	lr

0800fdb8 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 800fdb8:	b5b0      	push	{r4, r5, r7, lr}
 800fdba:	b090      	sub	sp, #64	@ 0x40
 800fdbc:	af00      	add	r7, sp, #0
 800fdbe:	60f8      	str	r0, [r7, #12]
 800fdc0:	60b9      	str	r1, [r7, #8]
 800fdc2:	4613      	mov	r3, r2
 800fdc4:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 800fdc6:	68fb      	ldr	r3, [r7, #12]
 800fdc8:	2b00      	cmp	r3, #0
 800fdca:	d101      	bne.n	800fdd0 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 800fdcc:	2302      	movs	r3, #2
 800fdce:	e04d      	b.n	800fe6c <USBH_Init+0xb4>
  }

  /* Set DRiver ID */
  phost->id = id;
 800fdd0:	68fb      	ldr	r3, [r7, #12]
 800fdd2:	79fa      	ldrb	r2, [r7, #7]
 800fdd4:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800fdd8:	68fb      	ldr	r3, [r7, #12]
 800fdda:	2200      	movs	r2, #0
 800fddc:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 800fde0:	68fb      	ldr	r3, [r7, #12]
 800fde2:	2200      	movs	r2, #0
 800fde4:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 800fde8:	68f8      	ldr	r0, [r7, #12]
 800fdea:	f000 f847 	bl	800fe7c <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800fdee:	68fb      	ldr	r3, [r7, #12]
 800fdf0:	2200      	movs	r2, #0
 800fdf2:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 800fdf6:	68fb      	ldr	r3, [r7, #12]
 800fdf8:	2200      	movs	r2, #0
 800fdfa:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 800fdfe:	68fb      	ldr	r3, [r7, #12]
 800fe00:	2200      	movs	r2, #0
 800fe02:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800fe06:	68fb      	ldr	r3, [r7, #12]
 800fe08:	2200      	movs	r2, #0
 800fe0a:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 800fe0e:	68bb      	ldr	r3, [r7, #8]
 800fe10:	2b00      	cmp	r3, #0
 800fe12:	d003      	beq.n	800fe1c <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 800fe14:	68fb      	ldr	r3, [r7, #12]
 800fe16:	68ba      	ldr	r2, [r7, #8]
 800fe18:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#if (USBH_USE_OS == 1U)
#if (osCMSIS < 0x20000U)

  /* Create USB Host Queue */
  osMessageQDef(USBH_Queue, MSGQUEUE_OBJECTS, uint16_t);
 800fe1c:	4b15      	ldr	r3, [pc, #84]	@ (800fe74 <USBH_Init+0xbc>)
 800fe1e:	f107 0430 	add.w	r4, r7, #48	@ 0x30
 800fe22:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800fe24:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  phost->os_event = osMessageCreate(osMessageQ(USBH_Queue), NULL);
 800fe28:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800fe2c:	2100      	movs	r1, #0
 800fe2e:	4618      	mov	r0, r3
 800fe30:	f001 feea 	bl	8011c08 <osMessageCreate>
 800fe34:	4602      	mov	r2, r0
 800fe36:	68fb      	ldr	r3, [r7, #12]
 800fe38:	f8c3 23d8 	str.w	r2, [r3, #984]	@ 0x3d8

  /* Create USB Host Task */
#if defined (USBH_PROCESS_STACK_SIZE)
  osThreadDef(USBH_Thread, USBH_Process_OS, USBH_PROCESS_PRIO, 0U, USBH_PROCESS_STACK_SIZE);
 800fe3c:	4b0e      	ldr	r3, [pc, #56]	@ (800fe78 <USBH_Init+0xc0>)
 800fe3e:	f107 0414 	add.w	r4, r7, #20
 800fe42:	461d      	mov	r5, r3
 800fe44:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800fe46:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800fe48:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800fe4c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
#else
  osThreadDef(USBH_Thread, USBH_Process_OS, USBH_PROCESS_PRIO, 0U, 8U * configMINIMAL_STACK_SIZE);
#endif /* defined (USBH_PROCESS_STACK_SIZE) */

  phost->thread = osThreadCreate(osThread(USBH_Thread), phost);
 800fe50:	f107 0314 	add.w	r3, r7, #20
 800fe54:	68f9      	ldr	r1, [r7, #12]
 800fe56:	4618      	mov	r0, r3
 800fe58:	f001 fe76 	bl	8011b48 <osThreadCreate>
 800fe5c:	4602      	mov	r2, r0
 800fe5e:	68fb      	ldr	r3, [r7, #12]
 800fe60:	f8c3 23dc 	str.w	r2, [r3, #988]	@ 0x3dc

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 800fe64:	68f8      	ldr	r0, [r7, #12]
 800fe66:	f004 fabf 	bl	80143e8 <USBH_LL_Init>

  return USBH_OK;
 800fe6a:	2300      	movs	r3, #0
}
 800fe6c:	4618      	mov	r0, r3
 800fe6e:	3740      	adds	r7, #64	@ 0x40
 800fe70:	46bd      	mov	sp, r7
 800fe72:	bdb0      	pop	{r4, r5, r7, pc}
 800fe74:	08014ab8 	.word	0x08014ab8
 800fe78:	08014ad4 	.word	0x08014ad4

0800fe7c <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800fe7c:	b580      	push	{r7, lr}
 800fe7e:	b084      	sub	sp, #16
 800fe80:	af00      	add	r7, sp, #0
 800fe82:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800fe84:	2300      	movs	r3, #0
 800fe86:	60fb      	str	r3, [r7, #12]
 800fe88:	e009      	b.n	800fe9e <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0U;
 800fe8a:	687a      	ldr	r2, [r7, #4]
 800fe8c:	68fb      	ldr	r3, [r7, #12]
 800fe8e:	33e0      	adds	r3, #224	@ 0xe0
 800fe90:	009b      	lsls	r3, r3, #2
 800fe92:	4413      	add	r3, r2
 800fe94:	2200      	movs	r2, #0
 800fe96:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800fe98:	68fb      	ldr	r3, [r7, #12]
 800fe9a:	3301      	adds	r3, #1
 800fe9c:	60fb      	str	r3, [r7, #12]
 800fe9e:	68fb      	ldr	r3, [r7, #12]
 800fea0:	2b0f      	cmp	r3, #15
 800fea2:	d9f2      	bls.n	800fe8a <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800fea4:	2300      	movs	r3, #0
 800fea6:	60fb      	str	r3, [r7, #12]
 800fea8:	e009      	b.n	800febe <DeInitStateMachine+0x42>
  {
    phost->device.Data[i] = 0U;
 800feaa:	687a      	ldr	r2, [r7, #4]
 800feac:	68fb      	ldr	r3, [r7, #12]
 800feae:	4413      	add	r3, r2
 800feb0:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800feb4:	2200      	movs	r2, #0
 800feb6:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800feb8:	68fb      	ldr	r3, [r7, #12]
 800feba:	3301      	adds	r3, #1
 800febc:	60fb      	str	r3, [r7, #12]
 800febe:	68fb      	ldr	r3, [r7, #12]
 800fec0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800fec4:	d3f1      	bcc.n	800feaa <DeInitStateMachine+0x2e>
  }

  phost->gState = HOST_IDLE;
 800fec6:	687b      	ldr	r3, [r7, #4]
 800fec8:	2200      	movs	r2, #0
 800feca:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800fecc:	687b      	ldr	r3, [r7, #4]
 800fece:	2200      	movs	r2, #0
 800fed0:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800fed2:	687b      	ldr	r3, [r7, #4]
 800fed4:	2201      	movs	r2, #1
 800fed6:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800fed8:	687b      	ldr	r3, [r7, #4]
 800feda:	2200      	movs	r2, #0
 800fedc:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 800fee0:	687b      	ldr	r3, [r7, #4]
 800fee2:	2201      	movs	r2, #1
 800fee4:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800fee6:	687b      	ldr	r3, [r7, #4]
 800fee8:	2240      	movs	r2, #64	@ 0x40
 800feea:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800feec:	687b      	ldr	r3, [r7, #4]
 800feee:	2200      	movs	r2, #0
 800fef0:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800fef2:	687b      	ldr	r3, [r7, #4]
 800fef4:	2200      	movs	r2, #0
 800fef6:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 800fefa:	687b      	ldr	r3, [r7, #4]
 800fefc:	2201      	movs	r2, #1
 800fefe:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 800ff02:	687b      	ldr	r3, [r7, #4]
 800ff04:	2200      	movs	r2, #0
 800ff06:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 800ff0a:	687b      	ldr	r3, [r7, #4]
 800ff0c:	2200      	movs	r2, #0
 800ff0e:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 800ff12:	687b      	ldr	r3, [r7, #4]
 800ff14:	331c      	adds	r3, #28
 800ff16:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800ff1a:	2100      	movs	r1, #0
 800ff1c:	4618      	mov	r0, r3
 800ff1e:	f004 fd05 	bl	801492c <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 800ff22:	687b      	ldr	r3, [r7, #4]
 800ff24:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800ff28:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ff2c:	2100      	movs	r1, #0
 800ff2e:	4618      	mov	r0, r3
 800ff30:	f004 fcfc 	bl	801492c <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 800ff34:	687b      	ldr	r3, [r7, #4]
 800ff36:	f203 3326 	addw	r3, r3, #806	@ 0x326
 800ff3a:	2212      	movs	r2, #18
 800ff3c:	2100      	movs	r1, #0
 800ff3e:	4618      	mov	r0, r3
 800ff40:	f004 fcf4 	bl	801492c <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 800ff44:	687b      	ldr	r3, [r7, #4]
 800ff46:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800ff4a:	223e      	movs	r2, #62	@ 0x3e
 800ff4c:	2100      	movs	r1, #0
 800ff4e:	4618      	mov	r0, r3
 800ff50:	f004 fcec 	bl	801492c <memset>

  return USBH_OK;
 800ff54:	2300      	movs	r3, #0
}
 800ff56:	4618      	mov	r0, r3
 800ff58:	3710      	adds	r7, #16
 800ff5a:	46bd      	mov	sp, r7
 800ff5c:	bd80      	pop	{r7, pc}

0800ff5e <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800ff5e:	b480      	push	{r7}
 800ff60:	b085      	sub	sp, #20
 800ff62:	af00      	add	r7, sp, #0
 800ff64:	6078      	str	r0, [r7, #4]
 800ff66:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 800ff68:	2300      	movs	r3, #0
 800ff6a:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 800ff6c:	683b      	ldr	r3, [r7, #0]
 800ff6e:	2b00      	cmp	r3, #0
 800ff70:	d016      	beq.n	800ffa0 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800ff72:	687b      	ldr	r3, [r7, #4]
 800ff74:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800ff78:	2b00      	cmp	r3, #0
 800ff7a:	d10e      	bne.n	800ff9a <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800ff7c:	687b      	ldr	r3, [r7, #4]
 800ff7e:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800ff82:	1c59      	adds	r1, r3, #1
 800ff84:	687a      	ldr	r2, [r7, #4]
 800ff86:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 800ff8a:	687a      	ldr	r2, [r7, #4]
 800ff8c:	33de      	adds	r3, #222	@ 0xde
 800ff8e:	6839      	ldr	r1, [r7, #0]
 800ff90:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 800ff94:	2300      	movs	r3, #0
 800ff96:	73fb      	strb	r3, [r7, #15]
 800ff98:	e004      	b.n	800ffa4 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800ff9a:	2302      	movs	r3, #2
 800ff9c:	73fb      	strb	r3, [r7, #15]
 800ff9e:	e001      	b.n	800ffa4 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800ffa0:	2302      	movs	r3, #2
 800ffa2:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800ffa4:	7bfb      	ldrb	r3, [r7, #15]
}
 800ffa6:	4618      	mov	r0, r3
 800ffa8:	3714      	adds	r7, #20
 800ffaa:	46bd      	mov	sp, r7
 800ffac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffb0:	4770      	bx	lr

0800ffb2 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800ffb2:	b480      	push	{r7}
 800ffb4:	b085      	sub	sp, #20
 800ffb6:	af00      	add	r7, sp, #0
 800ffb8:	6078      	str	r0, [r7, #4]
 800ffba:	460b      	mov	r3, r1
 800ffbc:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 800ffbe:	2300      	movs	r3, #0
 800ffc0:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 800ffc2:	687b      	ldr	r3, [r7, #4]
 800ffc4:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 800ffc8:	78fa      	ldrb	r2, [r7, #3]
 800ffca:	429a      	cmp	r2, r3
 800ffcc:	d204      	bcs.n	800ffd8 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 800ffce:	687b      	ldr	r3, [r7, #4]
 800ffd0:	78fa      	ldrb	r2, [r7, #3]
 800ffd2:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 800ffd6:	e001      	b.n	800ffdc <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 800ffd8:	2302      	movs	r3, #2
 800ffda:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800ffdc:	7bfb      	ldrb	r3, [r7, #15]
}
 800ffde:	4618      	mov	r0, r3
 800ffe0:	3714      	adds	r7, #20
 800ffe2:	46bd      	mov	sp, r7
 800ffe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffe8:	4770      	bx	lr

0800ffea <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800ffea:	b480      	push	{r7}
 800ffec:	b087      	sub	sp, #28
 800ffee:	af00      	add	r7, sp, #0
 800fff0:	6078      	str	r0, [r7, #4]
 800fff2:	4608      	mov	r0, r1
 800fff4:	4611      	mov	r1, r2
 800fff6:	461a      	mov	r2, r3
 800fff8:	4603      	mov	r3, r0
 800fffa:	70fb      	strb	r3, [r7, #3]
 800fffc:	460b      	mov	r3, r1
 800fffe:	70bb      	strb	r3, [r7, #2]
 8010000:	4613      	mov	r3, r2
 8010002:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8010004:	2300      	movs	r3, #0
 8010006:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 8010008:	2300      	movs	r3, #0
 801000a:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 801000c:	687b      	ldr	r3, [r7, #4]
 801000e:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8010012:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8010014:	e025      	b.n	8010062 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8010016:	7dfb      	ldrb	r3, [r7, #23]
 8010018:	221a      	movs	r2, #26
 801001a:	fb02 f303 	mul.w	r3, r2, r3
 801001e:	3308      	adds	r3, #8
 8010020:	68fa      	ldr	r2, [r7, #12]
 8010022:	4413      	add	r3, r2
 8010024:	3302      	adds	r3, #2
 8010026:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8010028:	693b      	ldr	r3, [r7, #16]
 801002a:	795b      	ldrb	r3, [r3, #5]
 801002c:	78fa      	ldrb	r2, [r7, #3]
 801002e:	429a      	cmp	r2, r3
 8010030:	d002      	beq.n	8010038 <USBH_FindInterface+0x4e>
 8010032:	78fb      	ldrb	r3, [r7, #3]
 8010034:	2bff      	cmp	r3, #255	@ 0xff
 8010036:	d111      	bne.n	801005c <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8010038:	693b      	ldr	r3, [r7, #16]
 801003a:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 801003c:	78ba      	ldrb	r2, [r7, #2]
 801003e:	429a      	cmp	r2, r3
 8010040:	d002      	beq.n	8010048 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8010042:	78bb      	ldrb	r3, [r7, #2]
 8010044:	2bff      	cmp	r3, #255	@ 0xff
 8010046:	d109      	bne.n	801005c <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8010048:	693b      	ldr	r3, [r7, #16]
 801004a:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 801004c:	787a      	ldrb	r2, [r7, #1]
 801004e:	429a      	cmp	r2, r3
 8010050:	d002      	beq.n	8010058 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8010052:	787b      	ldrb	r3, [r7, #1]
 8010054:	2bff      	cmp	r3, #255	@ 0xff
 8010056:	d101      	bne.n	801005c <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8010058:	7dfb      	ldrb	r3, [r7, #23]
 801005a:	e006      	b.n	801006a <USBH_FindInterface+0x80>
    }
    if_ix++;
 801005c:	7dfb      	ldrb	r3, [r7, #23]
 801005e:	3301      	adds	r3, #1
 8010060:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8010062:	7dfb      	ldrb	r3, [r7, #23]
 8010064:	2b01      	cmp	r3, #1
 8010066:	d9d6      	bls.n	8010016 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8010068:	23ff      	movs	r3, #255	@ 0xff
}
 801006a:	4618      	mov	r0, r3
 801006c:	371c      	adds	r7, #28
 801006e:	46bd      	mov	sp, r7
 8010070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010074:	4770      	bx	lr

08010076 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 8010076:	b580      	push	{r7, lr}
 8010078:	b082      	sub	sp, #8
 801007a:	af00      	add	r7, sp, #0
 801007c:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 801007e:	6878      	ldr	r0, [r7, #4]
 8010080:	f004 f9ee 	bl	8014460 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8010084:	2101      	movs	r1, #1
 8010086:	6878      	ldr	r0, [r7, #4]
 8010088:	f004 faf5 	bl	8014676 <USBH_LL_DriverVBUS>

  return USBH_OK;
 801008c:	2300      	movs	r3, #0
}
 801008e:	4618      	mov	r0, r3
 8010090:	3708      	adds	r7, #8
 8010092:	46bd      	mov	sp, r7
 8010094:	bd80      	pop	{r7, pc}
	...

08010098 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 8010098:	b580      	push	{r7, lr}
 801009a:	b088      	sub	sp, #32
 801009c:	af04      	add	r7, sp, #16
 801009e:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 80100a0:	2302      	movs	r3, #2
 80100a2:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 80100a4:	2300      	movs	r3, #0
 80100a6:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 80100a8:	687b      	ldr	r3, [r7, #4]
 80100aa:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 80100ae:	b2db      	uxtb	r3, r3
 80100b0:	2b01      	cmp	r3, #1
 80100b2:	d102      	bne.n	80100ba <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 80100b4:	687b      	ldr	r3, [r7, #4]
 80100b6:	2203      	movs	r2, #3
 80100b8:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 80100ba:	687b      	ldr	r3, [r7, #4]
 80100bc:	781b      	ldrb	r3, [r3, #0]
 80100be:	b2db      	uxtb	r3, r3
 80100c0:	2b0b      	cmp	r3, #11
 80100c2:	f200 81f5 	bhi.w	80104b0 <USBH_Process+0x418>
 80100c6:	a201      	add	r2, pc, #4	@ (adr r2, 80100cc <USBH_Process+0x34>)
 80100c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80100cc:	080100fd 	.word	0x080100fd
 80100d0:	0801013b 	.word	0x0801013b
 80100d4:	080101b1 	.word	0x080101b1
 80100d8:	0801043f 	.word	0x0801043f
 80100dc:	080104b1 	.word	0x080104b1
 80100e0:	0801025d 	.word	0x0801025d
 80100e4:	080103d9 	.word	0x080103d9
 80100e8:	0801029f 	.word	0x0801029f
 80100ec:	080102cb 	.word	0x080102cb
 80100f0:	080102f3 	.word	0x080102f3
 80100f4:	08010341 	.word	0x08010341
 80100f8:	08010427 	.word	0x08010427
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 80100fc:	687b      	ldr	r3, [r7, #4]
 80100fe:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 8010102:	b2db      	uxtb	r3, r3
 8010104:	2b00      	cmp	r3, #0
 8010106:	f000 81d5 	beq.w	80104b4 <USBH_Process+0x41c>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 801010a:	687b      	ldr	r3, [r7, #4]
 801010c:	2201      	movs	r2, #1
 801010e:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8010110:	20c8      	movs	r0, #200	@ 0xc8
 8010112:	f004 fafa 	bl	801470a <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 8010116:	6878      	ldr	r0, [r7, #4]
 8010118:	f004 f9ff 	bl	801451a <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 801011c:	687b      	ldr	r3, [r7, #4]
 801011e:	2200      	movs	r2, #0
 8010120:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 8010124:	687b      	ldr	r3, [r7, #4]
 8010126:	2200      	movs	r2, #0
 8010128:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 801012c:	2300      	movs	r3, #0
 801012e:	2200      	movs	r2, #0
 8010130:	2101      	movs	r1, #1
 8010132:	6878      	ldr	r0, [r7, #4]
 8010134:	f000 fc6a 	bl	8010a0c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8010138:	e1bc      	b.n	80104b4 <USBH_Process+0x41c>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 801013a:	687b      	ldr	r3, [r7, #4]
 801013c:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 8010140:	b2db      	uxtb	r3, r3
 8010142:	2b01      	cmp	r3, #1
 8010144:	d107      	bne.n	8010156 <USBH_Process+0xbe>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8010146:	687b      	ldr	r3, [r7, #4]
 8010148:	2200      	movs	r2, #0
 801014a:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 801014e:	687b      	ldr	r3, [r7, #4]
 8010150:	2202      	movs	r2, #2
 8010152:	701a      	strb	r2, [r3, #0]
 8010154:	e025      	b.n	80101a2 <USBH_Process+0x10a>
      }
      else
      {
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8010156:	687b      	ldr	r3, [r7, #4]
 8010158:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 801015c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8010160:	d914      	bls.n	801018c <USBH_Process+0xf4>
        {
          phost->device.RstCnt++;
 8010162:	687b      	ldr	r3, [r7, #4]
 8010164:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8010168:	3301      	adds	r3, #1
 801016a:	b2da      	uxtb	r2, r3
 801016c:	687b      	ldr	r3, [r7, #4]
 801016e:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 8010172:	687b      	ldr	r3, [r7, #4]
 8010174:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8010178:	2b03      	cmp	r3, #3
 801017a:	d903      	bls.n	8010184 <USBH_Process+0xec>
          {
            /* Buggy Device can't complete reset */
            USBH_UsrLog("USB Reset Failed, Please unplug the Device.");
            phost->gState = HOST_ABORT_STATE;
 801017c:	687b      	ldr	r3, [r7, #4]
 801017e:	220d      	movs	r2, #13
 8010180:	701a      	strb	r2, [r3, #0]
 8010182:	e00e      	b.n	80101a2 <USBH_Process+0x10a>
          }
          else
          {
            phost->gState = HOST_IDLE;
 8010184:	687b      	ldr	r3, [r7, #4]
 8010186:	2200      	movs	r2, #0
 8010188:	701a      	strb	r2, [r3, #0]
 801018a:	e00a      	b.n	80101a2 <USBH_Process+0x10a>
          }
        }
        else
        {
          phost->Timeout += 10U;
 801018c:	687b      	ldr	r3, [r7, #4]
 801018e:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8010192:	f103 020a 	add.w	r2, r3, #10
 8010196:	687b      	ldr	r3, [r7, #4]
 8010198:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 801019c:	200a      	movs	r0, #10
 801019e:	f004 fab4 	bl	801470a <USBH_Delay>
        }
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 80101a2:	2300      	movs	r3, #0
 80101a4:	2200      	movs	r2, #0
 80101a6:	2101      	movs	r1, #1
 80101a8:	6878      	ldr	r0, [r7, #4]
 80101aa:	f000 fc2f 	bl	8010a0c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 80101ae:	e188      	b.n	80104c2 <USBH_Process+0x42a>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 80101b0:	687b      	ldr	r3, [r7, #4]
 80101b2:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80101b6:	2b00      	cmp	r3, #0
 80101b8:	d005      	beq.n	80101c6 <USBH_Process+0x12e>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 80101ba:	687b      	ldr	r3, [r7, #4]
 80101bc:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80101c0:	2104      	movs	r1, #4
 80101c2:	6878      	ldr	r0, [r7, #4]
 80101c4:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 80101c6:	2064      	movs	r0, #100	@ 0x64
 80101c8:	f004 fa9f 	bl	801470a <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 80101cc:	6878      	ldr	r0, [r7, #4]
 80101ce:	f004 f97d 	bl	80144cc <USBH_LL_GetSpeed>
 80101d2:	4603      	mov	r3, r0
 80101d4:	461a      	mov	r2, r3
 80101d6:	687b      	ldr	r3, [r7, #4]
 80101d8:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimeout = USBH_NAK_SOF_COUNT;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->gState = HOST_ENUMERATION;
 80101dc:	687b      	ldr	r3, [r7, #4]
 80101de:	2205      	movs	r2, #5
 80101e0:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 80101e2:	2100      	movs	r1, #0
 80101e4:	6878      	ldr	r0, [r7, #4]
 80101e6:	f001 fba4 	bl	8011932 <USBH_AllocPipe>
 80101ea:	4603      	mov	r3, r0
 80101ec:	461a      	mov	r2, r3
 80101ee:	687b      	ldr	r3, [r7, #4]
 80101f0:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 80101f2:	2180      	movs	r1, #128	@ 0x80
 80101f4:	6878      	ldr	r0, [r7, #4]
 80101f6:	f001 fb9c 	bl	8011932 <USBH_AllocPipe>
 80101fa:	4603      	mov	r3, r0
 80101fc:	461a      	mov	r2, r3
 80101fe:	687b      	ldr	r3, [r7, #4]
 8010200:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8010202:	687b      	ldr	r3, [r7, #4]
 8010204:	7919      	ldrb	r1, [r3, #4]
 8010206:	687b      	ldr	r3, [r7, #4]
 8010208:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 801020c:	687b      	ldr	r3, [r7, #4]
 801020e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8010212:	687a      	ldr	r2, [r7, #4]
 8010214:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8010216:	9202      	str	r2, [sp, #8]
 8010218:	2200      	movs	r2, #0
 801021a:	9201      	str	r2, [sp, #4]
 801021c:	9300      	str	r3, [sp, #0]
 801021e:	4603      	mov	r3, r0
 8010220:	2280      	movs	r2, #128	@ 0x80
 8010222:	6878      	ldr	r0, [r7, #4]
 8010224:	f001 fb56 	bl	80118d4 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8010228:	687b      	ldr	r3, [r7, #4]
 801022a:	7959      	ldrb	r1, [r3, #5]
 801022c:	687b      	ldr	r3, [r7, #4]
 801022e:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8010232:	687b      	ldr	r3, [r7, #4]
 8010234:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8010238:	687a      	ldr	r2, [r7, #4]
 801023a:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 801023c:	9202      	str	r2, [sp, #8]
 801023e:	2200      	movs	r2, #0
 8010240:	9201      	str	r2, [sp, #4]
 8010242:	9300      	str	r3, [sp, #0]
 8010244:	4603      	mov	r3, r0
 8010246:	2200      	movs	r2, #0
 8010248:	6878      	ldr	r0, [r7, #4]
 801024a:	f001 fb43 	bl	80118d4 <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 801024e:	2300      	movs	r3, #0
 8010250:	2200      	movs	r2, #0
 8010252:	2101      	movs	r1, #1
 8010254:	6878      	ldr	r0, [r7, #4]
 8010256:	f000 fbd9 	bl	8010a0c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 801025a:	e132      	b.n	80104c2 <USBH_Process+0x42a>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 801025c:	6878      	ldr	r0, [r7, #4]
 801025e:	f000 f935 	bl	80104cc <USBH_HandleEnum>
 8010262:	4603      	mov	r3, r0
 8010264:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8010266:	7bbb      	ldrb	r3, [r7, #14]
 8010268:	b2db      	uxtb	r3, r3
 801026a:	2b00      	cmp	r3, #0
 801026c:	f040 8124 	bne.w	80104b8 <USBH_Process+0x420>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8010270:	687b      	ldr	r3, [r7, #4]
 8010272:	2200      	movs	r2, #0
 8010274:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8010278:	687b      	ldr	r3, [r7, #4]
 801027a:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 801027e:	2b01      	cmp	r3, #1
 8010280:	d103      	bne.n	801028a <USBH_Process+0x1f2>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8010282:	687b      	ldr	r3, [r7, #4]
 8010284:	2208      	movs	r2, #8
 8010286:	701a      	strb	r2, [r3, #0]
 8010288:	e002      	b.n	8010290 <USBH_Process+0x1f8>
        }
        else
        {
          phost->gState = HOST_INPUT;
 801028a:	687b      	ldr	r3, [r7, #4]
 801028c:	2207      	movs	r2, #7
 801028e:	701a      	strb	r2, [r3, #0]
        }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8010290:	2300      	movs	r3, #0
 8010292:	2200      	movs	r2, #0
 8010294:	2105      	movs	r1, #5
 8010296:	6878      	ldr	r0, [r7, #4]
 8010298:	f000 fbb8 	bl	8010a0c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 801029c:	e10c      	b.n	80104b8 <USBH_Process+0x420>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 801029e:	687b      	ldr	r3, [r7, #4]
 80102a0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80102a4:	2b00      	cmp	r3, #0
 80102a6:	f000 8109 	beq.w	80104bc <USBH_Process+0x424>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 80102aa:	687b      	ldr	r3, [r7, #4]
 80102ac:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80102b0:	2101      	movs	r1, #1
 80102b2:	6878      	ldr	r0, [r7, #4]
 80102b4:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 80102b6:	687b      	ldr	r3, [r7, #4]
 80102b8:	2208      	movs	r2, #8
 80102ba:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 80102bc:	2300      	movs	r3, #0
 80102be:	2200      	movs	r2, #0
 80102c0:	2105      	movs	r1, #5
 80102c2:	6878      	ldr	r0, [r7, #4]
 80102c4:	f000 fba2 	bl	8010a0c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      }
    }
    break;
 80102c8:	e0f8      	b.n	80104bc <USBH_Process+0x424>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 80102ca:	687b      	ldr	r3, [r7, #4]
 80102cc:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 80102d0:	4619      	mov	r1, r3
 80102d2:	6878      	ldr	r0, [r7, #4]
 80102d4:	f000 fcc8 	bl	8010c68 <USBH_SetCfg>
 80102d8:	4603      	mov	r3, r0
 80102da:	2b00      	cmp	r3, #0
 80102dc:	d102      	bne.n	80102e4 <USBH_Process+0x24c>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 80102de:	687b      	ldr	r3, [r7, #4]
 80102e0:	2209      	movs	r2, #9
 80102e2:	701a      	strb	r2, [r3, #0]
        USBH_UsrLog("Default configuration set.");
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 80102e4:	2300      	movs	r3, #0
 80102e6:	2200      	movs	r2, #0
 80102e8:	2101      	movs	r1, #1
 80102ea:	6878      	ldr	r0, [r7, #4]
 80102ec:	f000 fb8e 	bl	8010a0c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 80102f0:	e0e7      	b.n	80104c2 <USBH_Process+0x42a>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 80102f2:	687b      	ldr	r3, [r7, #4]
 80102f4:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 80102f8:	f003 0320 	and.w	r3, r3, #32
 80102fc:	2b00      	cmp	r3, #0
 80102fe:	d015      	beq.n	801032c <USBH_Process+0x294>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 8010300:	2101      	movs	r1, #1
 8010302:	6878      	ldr	r0, [r7, #4]
 8010304:	f000 fcd3 	bl	8010cae <USBH_SetFeature>
 8010308:	4603      	mov	r3, r0
 801030a:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 801030c:	7bbb      	ldrb	r3, [r7, #14]
 801030e:	b2db      	uxtb	r3, r3
 8010310:	2b00      	cmp	r3, #0
 8010312:	d103      	bne.n	801031c <USBH_Process+0x284>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8010314:	687b      	ldr	r3, [r7, #4]
 8010316:	220a      	movs	r2, #10
 8010318:	701a      	strb	r2, [r3, #0]
 801031a:	e00a      	b.n	8010332 <USBH_Process+0x29a>
        }
        else if (status == USBH_NOT_SUPPORTED)
 801031c:	7bbb      	ldrb	r3, [r7, #14]
 801031e:	b2db      	uxtb	r3, r3
 8010320:	2b03      	cmp	r3, #3
 8010322:	d106      	bne.n	8010332 <USBH_Process+0x29a>
        {
          USBH_UsrLog("Remote wakeup not supported by the device");
          phost->gState = HOST_CHECK_CLASS;
 8010324:	687b      	ldr	r3, [r7, #4]
 8010326:	220a      	movs	r2, #10
 8010328:	701a      	strb	r2, [r3, #0]
 801032a:	e002      	b.n	8010332 <USBH_Process+0x29a>
          /* .. */
        }
      }
      else
      {
        phost->gState = HOST_CHECK_CLASS;
 801032c:	687b      	ldr	r3, [r7, #4]
 801032e:	220a      	movs	r2, #10
 8010330:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8010332:	2300      	movs	r3, #0
 8010334:	2200      	movs	r2, #0
 8010336:	2101      	movs	r1, #1
 8010338:	6878      	ldr	r0, [r7, #4]
 801033a:	f000 fb67 	bl	8010a0c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 801033e:	e0c0      	b.n	80104c2 <USBH_Process+0x42a>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8010340:	687b      	ldr	r3, [r7, #4]
 8010342:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8010346:	2b00      	cmp	r3, #0
 8010348:	d03f      	beq.n	80103ca <USBH_Process+0x332>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 801034a:	687b      	ldr	r3, [r7, #4]
 801034c:	2200      	movs	r2, #0
 801034e:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8010352:	2300      	movs	r3, #0
 8010354:	73fb      	strb	r3, [r7, #15]
 8010356:	e016      	b.n	8010386 <USBH_Process+0x2ee>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8010358:	7bfa      	ldrb	r2, [r7, #15]
 801035a:	687b      	ldr	r3, [r7, #4]
 801035c:	32de      	adds	r2, #222	@ 0xde
 801035e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010362:	791a      	ldrb	r2, [r3, #4]
 8010364:	687b      	ldr	r3, [r7, #4]
 8010366:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 801036a:	429a      	cmp	r2, r3
 801036c:	d108      	bne.n	8010380 <USBH_Process+0x2e8>
          {
            phost->pActiveClass = phost->pClass[idx];
 801036e:	7bfa      	ldrb	r2, [r7, #15]
 8010370:	687b      	ldr	r3, [r7, #4]
 8010372:	32de      	adds	r2, #222	@ 0xde
 8010374:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8010378:	687b      	ldr	r3, [r7, #4]
 801037a:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 801037e:	e005      	b.n	801038c <USBH_Process+0x2f4>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8010380:	7bfb      	ldrb	r3, [r7, #15]
 8010382:	3301      	adds	r3, #1
 8010384:	73fb      	strb	r3, [r7, #15]
 8010386:	7bfb      	ldrb	r3, [r7, #15]
 8010388:	2b00      	cmp	r3, #0
 801038a:	d0e5      	beq.n	8010358 <USBH_Process+0x2c0>
          }
        }

        if (phost->pActiveClass != NULL)
 801038c:	687b      	ldr	r3, [r7, #4]
 801038e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8010392:	2b00      	cmp	r3, #0
 8010394:	d016      	beq.n	80103c4 <USBH_Process+0x32c>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8010396:	687b      	ldr	r3, [r7, #4]
 8010398:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 801039c:	689b      	ldr	r3, [r3, #8]
 801039e:	6878      	ldr	r0, [r7, #4]
 80103a0:	4798      	blx	r3
 80103a2:	4603      	mov	r3, r0
 80103a4:	2b00      	cmp	r3, #0
 80103a6:	d109      	bne.n	80103bc <USBH_Process+0x324>
          {
            phost->gState = HOST_CLASS_REQUEST;
 80103a8:	687b      	ldr	r3, [r7, #4]
 80103aa:	2206      	movs	r2, #6
 80103ac:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 80103ae:	687b      	ldr	r3, [r7, #4]
 80103b0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80103b4:	2103      	movs	r1, #3
 80103b6:	6878      	ldr	r0, [r7, #4]
 80103b8:	4798      	blx	r3
 80103ba:	e006      	b.n	80103ca <USBH_Process+0x332>
          }
          else
          {
            phost->gState = HOST_ABORT_STATE;
 80103bc:	687b      	ldr	r3, [r7, #4]
 80103be:	220d      	movs	r2, #13
 80103c0:	701a      	strb	r2, [r3, #0]
 80103c2:	e002      	b.n	80103ca <USBH_Process+0x332>
            USBH_UsrLog("Device not supporting %s class.", phost->pActiveClass->Name);
          }
        }
        else
        {
          phost->gState = HOST_ABORT_STATE;
 80103c4:	687b      	ldr	r3, [r7, #4]
 80103c6:	220d      	movs	r2, #13
 80103c8:	701a      	strb	r2, [r3, #0]
          USBH_UsrLog("No registered class for this device.");
        }
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 80103ca:	2300      	movs	r3, #0
 80103cc:	2200      	movs	r2, #0
 80103ce:	2105      	movs	r1, #5
 80103d0:	6878      	ldr	r0, [r7, #4]
 80103d2:	f000 fb1b 	bl	8010a0c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 80103d6:	e074      	b.n	80104c2 <USBH_Process+0x42a>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 80103d8:	687b      	ldr	r3, [r7, #4]
 80103da:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80103de:	2b00      	cmp	r3, #0
 80103e0:	d017      	beq.n	8010412 <USBH_Process+0x37a>
      {
        status = phost->pActiveClass->Requests(phost);
 80103e2:	687b      	ldr	r3, [r7, #4]
 80103e4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80103e8:	691b      	ldr	r3, [r3, #16]
 80103ea:	6878      	ldr	r0, [r7, #4]
 80103ec:	4798      	blx	r3
 80103ee:	4603      	mov	r3, r0
 80103f0:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 80103f2:	7bbb      	ldrb	r3, [r7, #14]
 80103f4:	b2db      	uxtb	r3, r3
 80103f6:	2b00      	cmp	r3, #0
 80103f8:	d103      	bne.n	8010402 <USBH_Process+0x36a>
        {
          phost->gState = HOST_CLASS;
 80103fa:	687b      	ldr	r3, [r7, #4]
 80103fc:	220b      	movs	r2, #11
 80103fe:	701a      	strb	r2, [r3, #0]
 8010400:	e00a      	b.n	8010418 <USBH_Process+0x380>
        }
        else if (status == USBH_FAIL)
 8010402:	7bbb      	ldrb	r3, [r7, #14]
 8010404:	b2db      	uxtb	r3, r3
 8010406:	2b02      	cmp	r3, #2
 8010408:	d106      	bne.n	8010418 <USBH_Process+0x380>
        {
          phost->gState = HOST_ABORT_STATE;
 801040a:	687b      	ldr	r3, [r7, #4]
 801040c:	220d      	movs	r2, #13
 801040e:	701a      	strb	r2, [r3, #0]
 8010410:	e002      	b.n	8010418 <USBH_Process+0x380>
          /* .. */
        }
      }
      else
      {
        phost->gState = HOST_ABORT_STATE;
 8010412:	687b      	ldr	r3, [r7, #4]
 8010414:	220d      	movs	r2, #13
 8010416:	701a      	strb	r2, [r3, #0]
        USBH_ErrLog("Invalid Class Driver.");
      }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8010418:	2300      	movs	r3, #0
 801041a:	2200      	movs	r2, #0
 801041c:	2105      	movs	r1, #5
 801041e:	6878      	ldr	r0, [r7, #4]
 8010420:	f000 faf4 	bl	8010a0c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 8010424:	e04d      	b.n	80104c2 <USBH_Process+0x42a>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8010426:	687b      	ldr	r3, [r7, #4]
 8010428:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 801042c:	2b00      	cmp	r3, #0
 801042e:	d047      	beq.n	80104c0 <USBH_Process+0x428>
      {
        phost->pActiveClass->BgndProcess(phost);
 8010430:	687b      	ldr	r3, [r7, #4]
 8010432:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8010436:	695b      	ldr	r3, [r3, #20]
 8010438:	6878      	ldr	r0, [r7, #4]
 801043a:	4798      	blx	r3
      }
      break;
 801043c:	e040      	b.n	80104c0 <USBH_Process+0x428>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 801043e:	687b      	ldr	r3, [r7, #4]
 8010440:	2200      	movs	r2, #0
 8010442:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 8010446:	6878      	ldr	r0, [r7, #4]
 8010448:	f7ff fd18 	bl	800fe7c <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 801044c:	687b      	ldr	r3, [r7, #4]
 801044e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8010452:	2b00      	cmp	r3, #0
 8010454:	d009      	beq.n	801046a <USBH_Process+0x3d2>
      {
        phost->pActiveClass->DeInit(phost);
 8010456:	687b      	ldr	r3, [r7, #4]
 8010458:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 801045c:	68db      	ldr	r3, [r3, #12]
 801045e:	6878      	ldr	r0, [r7, #4]
 8010460:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8010462:	687b      	ldr	r3, [r7, #4]
 8010464:	2200      	movs	r2, #0
 8010466:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 801046a:	687b      	ldr	r3, [r7, #4]
 801046c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8010470:	2b00      	cmp	r3, #0
 8010472:	d005      	beq.n	8010480 <USBH_Process+0x3e8>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8010474:	687b      	ldr	r3, [r7, #4]
 8010476:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 801047a:	2105      	movs	r1, #5
 801047c:	6878      	ldr	r0, [r7, #4]
 801047e:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8010480:	687b      	ldr	r3, [r7, #4]
 8010482:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 8010486:	b2db      	uxtb	r3, r3
 8010488:	2b01      	cmp	r3, #1
 801048a:	d107      	bne.n	801049c <USBH_Process+0x404>
      {
        phost->device.is_ReEnumerated = 0U;
 801048c:	687b      	ldr	r3, [r7, #4]
 801048e:	2200      	movs	r2, #0
 8010490:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 8010494:	6878      	ldr	r0, [r7, #4]
 8010496:	f7ff fdee 	bl	8010076 <USBH_Start>
 801049a:	e002      	b.n	80104a2 <USBH_Process+0x40a>
      }
      else
      {
        /* Device Disconnection Completed, start USB Driver */
        (void)USBH_LL_Start(phost);
 801049c:	6878      	ldr	r0, [r7, #4]
 801049e:	f003 ffdf 	bl	8014460 <USBH_LL_Start>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 80104a2:	2300      	movs	r3, #0
 80104a4:	2200      	movs	r2, #0
 80104a6:	2101      	movs	r1, #1
 80104a8:	6878      	ldr	r0, [r7, #4]
 80104aa:	f000 faaf 	bl	8010a0c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 80104ae:	e008      	b.n	80104c2 <USBH_Process+0x42a>

    case HOST_ABORT_STATE:
    default :
      break;
 80104b0:	bf00      	nop
 80104b2:	e006      	b.n	80104c2 <USBH_Process+0x42a>
      break;
 80104b4:	bf00      	nop
 80104b6:	e004      	b.n	80104c2 <USBH_Process+0x42a>
      break;
 80104b8:	bf00      	nop
 80104ba:	e002      	b.n	80104c2 <USBH_Process+0x42a>
    break;
 80104bc:	bf00      	nop
 80104be:	e000      	b.n	80104c2 <USBH_Process+0x42a>
      break;
 80104c0:	bf00      	nop
  }
  return USBH_OK;
 80104c2:	2300      	movs	r3, #0
}
 80104c4:	4618      	mov	r0, r3
 80104c6:	3710      	adds	r7, #16
 80104c8:	46bd      	mov	sp, r7
 80104ca:	bd80      	pop	{r7, pc}

080104cc <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 80104cc:	b580      	push	{r7, lr}
 80104ce:	b088      	sub	sp, #32
 80104d0:	af04      	add	r7, sp, #16
 80104d2:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 80104d4:	2301      	movs	r3, #1
 80104d6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 80104d8:	2301      	movs	r3, #1
 80104da:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 80104dc:	687b      	ldr	r3, [r7, #4]
 80104de:	785b      	ldrb	r3, [r3, #1]
 80104e0:	2b07      	cmp	r3, #7
 80104e2:	f200 81db 	bhi.w	801089c <USBH_HandleEnum+0x3d0>
 80104e6:	a201      	add	r2, pc, #4	@ (adr r2, 80104ec <USBH_HandleEnum+0x20>)
 80104e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80104ec:	0801050d 	.word	0x0801050d
 80104f0:	080105c7 	.word	0x080105c7
 80104f4:	08010631 	.word	0x08010631
 80104f8:	080106bb 	.word	0x080106bb
 80104fc:	08010725 	.word	0x08010725
 8010500:	08010795 	.word	0x08010795
 8010504:	080107ff 	.word	0x080107ff
 8010508:	0801085d 	.word	0x0801085d
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 801050c:	2108      	movs	r1, #8
 801050e:	6878      	ldr	r0, [r7, #4]
 8010510:	f000 fac7 	bl	8010aa2 <USBH_Get_DevDesc>
 8010514:	4603      	mov	r3, r0
 8010516:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8010518:	7bbb      	ldrb	r3, [r7, #14]
 801051a:	2b00      	cmp	r3, #0
 801051c:	d12e      	bne.n	801057c <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 801051e:	687b      	ldr	r3, [r7, #4]
 8010520:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 8010524:	687b      	ldr	r3, [r7, #4]
 8010526:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8010528:	687b      	ldr	r3, [r7, #4]
 801052a:	2201      	movs	r2, #1
 801052c:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 801052e:	687b      	ldr	r3, [r7, #4]
 8010530:	7919      	ldrb	r1, [r3, #4]
 8010532:	687b      	ldr	r3, [r7, #4]
 8010534:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8010538:	687b      	ldr	r3, [r7, #4]
 801053a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 801053e:	687a      	ldr	r2, [r7, #4]
 8010540:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8010542:	9202      	str	r2, [sp, #8]
 8010544:	2200      	movs	r2, #0
 8010546:	9201      	str	r2, [sp, #4]
 8010548:	9300      	str	r3, [sp, #0]
 801054a:	4603      	mov	r3, r0
 801054c:	2280      	movs	r2, #128	@ 0x80
 801054e:	6878      	ldr	r0, [r7, #4]
 8010550:	f001 f9c0 	bl	80118d4 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8010554:	687b      	ldr	r3, [r7, #4]
 8010556:	7959      	ldrb	r1, [r3, #5]
 8010558:	687b      	ldr	r3, [r7, #4]
 801055a:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 801055e:	687b      	ldr	r3, [r7, #4]
 8010560:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8010564:	687a      	ldr	r2, [r7, #4]
 8010566:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8010568:	9202      	str	r2, [sp, #8]
 801056a:	2200      	movs	r2, #0
 801056c:	9201      	str	r2, [sp, #4]
 801056e:	9300      	str	r3, [sp, #0]
 8010570:	4603      	mov	r3, r0
 8010572:	2200      	movs	r2, #0
 8010574:	6878      	ldr	r0, [r7, #4]
 8010576:	f001 f9ad 	bl	80118d4 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 801057a:	e191      	b.n	80108a0 <USBH_HandleEnum+0x3d4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 801057c:	7bbb      	ldrb	r3, [r7, #14]
 801057e:	2b03      	cmp	r3, #3
 8010580:	f040 818e 	bne.w	80108a0 <USBH_HandleEnum+0x3d4>
        phost->device.EnumCnt++;
 8010584:	687b      	ldr	r3, [r7, #4]
 8010586:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 801058a:	3301      	adds	r3, #1
 801058c:	b2da      	uxtb	r2, r3
 801058e:	687b      	ldr	r3, [r7, #4]
 8010590:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8010594:	687b      	ldr	r3, [r7, #4]
 8010596:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 801059a:	2b03      	cmp	r3, #3
 801059c:	d903      	bls.n	80105a6 <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 801059e:	687b      	ldr	r3, [r7, #4]
 80105a0:	220d      	movs	r2, #13
 80105a2:	701a      	strb	r2, [r3, #0]
      break;
 80105a4:	e17c      	b.n	80108a0 <USBH_HandleEnum+0x3d4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80105a6:	687b      	ldr	r3, [r7, #4]
 80105a8:	795b      	ldrb	r3, [r3, #5]
 80105aa:	4619      	mov	r1, r3
 80105ac:	6878      	ldr	r0, [r7, #4]
 80105ae:	f001 f9e1 	bl	8011974 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80105b2:	687b      	ldr	r3, [r7, #4]
 80105b4:	791b      	ldrb	r3, [r3, #4]
 80105b6:	4619      	mov	r1, r3
 80105b8:	6878      	ldr	r0, [r7, #4]
 80105ba:	f001 f9db 	bl	8011974 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 80105be:	687b      	ldr	r3, [r7, #4]
 80105c0:	2200      	movs	r2, #0
 80105c2:	701a      	strb	r2, [r3, #0]
      break;
 80105c4:	e16c      	b.n	80108a0 <USBH_HandleEnum+0x3d4>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 80105c6:	2112      	movs	r1, #18
 80105c8:	6878      	ldr	r0, [r7, #4]
 80105ca:	f000 fa6a 	bl	8010aa2 <USBH_Get_DevDesc>
 80105ce:	4603      	mov	r3, r0
 80105d0:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80105d2:	7bbb      	ldrb	r3, [r7, #14]
 80105d4:	2b00      	cmp	r3, #0
 80105d6:	d103      	bne.n	80105e0 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 80105d8:	687b      	ldr	r3, [r7, #4]
 80105da:	2202      	movs	r2, #2
 80105dc:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80105de:	e161      	b.n	80108a4 <USBH_HandleEnum+0x3d8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80105e0:	7bbb      	ldrb	r3, [r7, #14]
 80105e2:	2b03      	cmp	r3, #3
 80105e4:	f040 815e 	bne.w	80108a4 <USBH_HandleEnum+0x3d8>
        phost->device.EnumCnt++;
 80105e8:	687b      	ldr	r3, [r7, #4]
 80105ea:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80105ee:	3301      	adds	r3, #1
 80105f0:	b2da      	uxtb	r2, r3
 80105f2:	687b      	ldr	r3, [r7, #4]
 80105f4:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 80105f8:	687b      	ldr	r3, [r7, #4]
 80105fa:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80105fe:	2b03      	cmp	r3, #3
 8010600:	d903      	bls.n	801060a <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 8010602:	687b      	ldr	r3, [r7, #4]
 8010604:	220d      	movs	r2, #13
 8010606:	701a      	strb	r2, [r3, #0]
      break;
 8010608:	e14c      	b.n	80108a4 <USBH_HandleEnum+0x3d8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 801060a:	687b      	ldr	r3, [r7, #4]
 801060c:	795b      	ldrb	r3, [r3, #5]
 801060e:	4619      	mov	r1, r3
 8010610:	6878      	ldr	r0, [r7, #4]
 8010612:	f001 f9af 	bl	8011974 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8010616:	687b      	ldr	r3, [r7, #4]
 8010618:	791b      	ldrb	r3, [r3, #4]
 801061a:	4619      	mov	r1, r3
 801061c:	6878      	ldr	r0, [r7, #4]
 801061e:	f001 f9a9 	bl	8011974 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8010622:	687b      	ldr	r3, [r7, #4]
 8010624:	2200      	movs	r2, #0
 8010626:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8010628:	687b      	ldr	r3, [r7, #4]
 801062a:	2200      	movs	r2, #0
 801062c:	701a      	strb	r2, [r3, #0]
      break;
 801062e:	e139      	b.n	80108a4 <USBH_HandleEnum+0x3d8>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8010630:	2101      	movs	r1, #1
 8010632:	6878      	ldr	r0, [r7, #4]
 8010634:	f000 faf4 	bl	8010c20 <USBH_SetAddress>
 8010638:	4603      	mov	r3, r0
 801063a:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 801063c:	7bbb      	ldrb	r3, [r7, #14]
 801063e:	2b00      	cmp	r3, #0
 8010640:	d130      	bne.n	80106a4 <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 8010642:	2002      	movs	r0, #2
 8010644:	f004 f861 	bl	801470a <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8010648:	687b      	ldr	r3, [r7, #4]
 801064a:	2201      	movs	r2, #1
 801064c:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8010650:	687b      	ldr	r3, [r7, #4]
 8010652:	2203      	movs	r2, #3
 8010654:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8010656:	687b      	ldr	r3, [r7, #4]
 8010658:	7919      	ldrb	r1, [r3, #4]
 801065a:	687b      	ldr	r3, [r7, #4]
 801065c:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8010660:	687b      	ldr	r3, [r7, #4]
 8010662:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8010666:	687a      	ldr	r2, [r7, #4]
 8010668:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 801066a:	9202      	str	r2, [sp, #8]
 801066c:	2200      	movs	r2, #0
 801066e:	9201      	str	r2, [sp, #4]
 8010670:	9300      	str	r3, [sp, #0]
 8010672:	4603      	mov	r3, r0
 8010674:	2280      	movs	r2, #128	@ 0x80
 8010676:	6878      	ldr	r0, [r7, #4]
 8010678:	f001 f92c 	bl	80118d4 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 801067c:	687b      	ldr	r3, [r7, #4]
 801067e:	7959      	ldrb	r1, [r3, #5]
 8010680:	687b      	ldr	r3, [r7, #4]
 8010682:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8010686:	687b      	ldr	r3, [r7, #4]
 8010688:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 801068c:	687a      	ldr	r2, [r7, #4]
 801068e:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8010690:	9202      	str	r2, [sp, #8]
 8010692:	2200      	movs	r2, #0
 8010694:	9201      	str	r2, [sp, #4]
 8010696:	9300      	str	r3, [sp, #0]
 8010698:	4603      	mov	r3, r0
 801069a:	2200      	movs	r2, #0
 801069c:	6878      	ldr	r0, [r7, #4]
 801069e:	f001 f919 	bl	80118d4 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 80106a2:	e101      	b.n	80108a8 <USBH_HandleEnum+0x3dc>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80106a4:	7bbb      	ldrb	r3, [r7, #14]
 80106a6:	2b03      	cmp	r3, #3
 80106a8:	f040 80fe 	bne.w	80108a8 <USBH_HandleEnum+0x3dc>
        phost->gState = HOST_ABORT_STATE;
 80106ac:	687b      	ldr	r3, [r7, #4]
 80106ae:	220d      	movs	r2, #13
 80106b0:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 80106b2:	687b      	ldr	r3, [r7, #4]
 80106b4:	2200      	movs	r2, #0
 80106b6:	705a      	strb	r2, [r3, #1]
      break;
 80106b8:	e0f6      	b.n	80108a8 <USBH_HandleEnum+0x3dc>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 80106ba:	2109      	movs	r1, #9
 80106bc:	6878      	ldr	r0, [r7, #4]
 80106be:	f000 fa1c 	bl	8010afa <USBH_Get_CfgDesc>
 80106c2:	4603      	mov	r3, r0
 80106c4:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80106c6:	7bbb      	ldrb	r3, [r7, #14]
 80106c8:	2b00      	cmp	r3, #0
 80106ca:	d103      	bne.n	80106d4 <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 80106cc:	687b      	ldr	r3, [r7, #4]
 80106ce:	2204      	movs	r2, #4
 80106d0:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80106d2:	e0eb      	b.n	80108ac <USBH_HandleEnum+0x3e0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80106d4:	7bbb      	ldrb	r3, [r7, #14]
 80106d6:	2b03      	cmp	r3, #3
 80106d8:	f040 80e8 	bne.w	80108ac <USBH_HandleEnum+0x3e0>
        phost->device.EnumCnt++;
 80106dc:	687b      	ldr	r3, [r7, #4]
 80106de:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80106e2:	3301      	adds	r3, #1
 80106e4:	b2da      	uxtb	r2, r3
 80106e6:	687b      	ldr	r3, [r7, #4]
 80106e8:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 80106ec:	687b      	ldr	r3, [r7, #4]
 80106ee:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80106f2:	2b03      	cmp	r3, #3
 80106f4:	d903      	bls.n	80106fe <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 80106f6:	687b      	ldr	r3, [r7, #4]
 80106f8:	220d      	movs	r2, #13
 80106fa:	701a      	strb	r2, [r3, #0]
      break;
 80106fc:	e0d6      	b.n	80108ac <USBH_HandleEnum+0x3e0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80106fe:	687b      	ldr	r3, [r7, #4]
 8010700:	795b      	ldrb	r3, [r3, #5]
 8010702:	4619      	mov	r1, r3
 8010704:	6878      	ldr	r0, [r7, #4]
 8010706:	f001 f935 	bl	8011974 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 801070a:	687b      	ldr	r3, [r7, #4]
 801070c:	791b      	ldrb	r3, [r3, #4]
 801070e:	4619      	mov	r1, r3
 8010710:	6878      	ldr	r0, [r7, #4]
 8010712:	f001 f92f 	bl	8011974 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8010716:	687b      	ldr	r3, [r7, #4]
 8010718:	2200      	movs	r2, #0
 801071a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 801071c:	687b      	ldr	r3, [r7, #4]
 801071e:	2200      	movs	r2, #0
 8010720:	701a      	strb	r2, [r3, #0]
      break;
 8010722:	e0c3      	b.n	80108ac <USBH_HandleEnum+0x3e0>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8010724:	687b      	ldr	r3, [r7, #4]
 8010726:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 801072a:	4619      	mov	r1, r3
 801072c:	6878      	ldr	r0, [r7, #4]
 801072e:	f000 f9e4 	bl	8010afa <USBH_Get_CfgDesc>
 8010732:	4603      	mov	r3, r0
 8010734:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8010736:	7bbb      	ldrb	r3, [r7, #14]
 8010738:	2b00      	cmp	r3, #0
 801073a:	d103      	bne.n	8010744 <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 801073c:	687b      	ldr	r3, [r7, #4]
 801073e:	2205      	movs	r2, #5
 8010740:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8010742:	e0b5      	b.n	80108b0 <USBH_HandleEnum+0x3e4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8010744:	7bbb      	ldrb	r3, [r7, #14]
 8010746:	2b03      	cmp	r3, #3
 8010748:	f040 80b2 	bne.w	80108b0 <USBH_HandleEnum+0x3e4>
        phost->device.EnumCnt++;
 801074c:	687b      	ldr	r3, [r7, #4]
 801074e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8010752:	3301      	adds	r3, #1
 8010754:	b2da      	uxtb	r2, r3
 8010756:	687b      	ldr	r3, [r7, #4]
 8010758:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 801075c:	687b      	ldr	r3, [r7, #4]
 801075e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8010762:	2b03      	cmp	r3, #3
 8010764:	d903      	bls.n	801076e <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 8010766:	687b      	ldr	r3, [r7, #4]
 8010768:	220d      	movs	r2, #13
 801076a:	701a      	strb	r2, [r3, #0]
      break;
 801076c:	e0a0      	b.n	80108b0 <USBH_HandleEnum+0x3e4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 801076e:	687b      	ldr	r3, [r7, #4]
 8010770:	795b      	ldrb	r3, [r3, #5]
 8010772:	4619      	mov	r1, r3
 8010774:	6878      	ldr	r0, [r7, #4]
 8010776:	f001 f8fd 	bl	8011974 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 801077a:	687b      	ldr	r3, [r7, #4]
 801077c:	791b      	ldrb	r3, [r3, #4]
 801077e:	4619      	mov	r1, r3
 8010780:	6878      	ldr	r0, [r7, #4]
 8010782:	f001 f8f7 	bl	8011974 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8010786:	687b      	ldr	r3, [r7, #4]
 8010788:	2200      	movs	r2, #0
 801078a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 801078c:	687b      	ldr	r3, [r7, #4]
 801078e:	2200      	movs	r2, #0
 8010790:	701a      	strb	r2, [r3, #0]
      break;
 8010792:	e08d      	b.n	80108b0 <USBH_HandleEnum+0x3e4>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8010794:	687b      	ldr	r3, [r7, #4]
 8010796:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 801079a:	2b00      	cmp	r3, #0
 801079c:	d025      	beq.n	80107ea <USBH_HandleEnum+0x31e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 801079e:	687b      	ldr	r3, [r7, #4]
 80107a0:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 80107a4:	687b      	ldr	r3, [r7, #4]
 80107a6:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 80107aa:	23ff      	movs	r3, #255	@ 0xff
 80107ac:	6878      	ldr	r0, [r7, #4]
 80107ae:	f000 f9ce 	bl	8010b4e <USBH_Get_StringDesc>
 80107b2:	4603      	mov	r3, r0
 80107b4:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80107b6:	7bbb      	ldrb	r3, [r7, #14]
 80107b8:	2b00      	cmp	r3, #0
 80107ba:	d109      	bne.n	80107d0 <USBH_HandleEnum+0x304>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80107bc:	687b      	ldr	r3, [r7, #4]
 80107be:	2206      	movs	r2, #6
 80107c0:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 80107c2:	2300      	movs	r3, #0
 80107c4:	2200      	movs	r2, #0
 80107c6:	2105      	movs	r1, #5
 80107c8:	6878      	ldr	r0, [r7, #4]
 80107ca:	f000 f91f 	bl	8010a0c <USBH_OS_PutMessage>

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 80107ce:	e071      	b.n	80108b4 <USBH_HandleEnum+0x3e8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80107d0:	7bbb      	ldrb	r3, [r7, #14]
 80107d2:	2b03      	cmp	r3, #3
 80107d4:	d16e      	bne.n	80108b4 <USBH_HandleEnum+0x3e8>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80107d6:	687b      	ldr	r3, [r7, #4]
 80107d8:	2206      	movs	r2, #6
 80107da:	705a      	strb	r2, [r3, #1]
          USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 80107dc:	2300      	movs	r3, #0
 80107de:	2200      	movs	r2, #0
 80107e0:	2105      	movs	r1, #5
 80107e2:	6878      	ldr	r0, [r7, #4]
 80107e4:	f000 f912 	bl	8010a0c <USBH_OS_PutMessage>
      break;
 80107e8:	e064      	b.n	80108b4 <USBH_HandleEnum+0x3e8>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80107ea:	687b      	ldr	r3, [r7, #4]
 80107ec:	2206      	movs	r2, #6
 80107ee:	705a      	strb	r2, [r3, #1]
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 80107f0:	2300      	movs	r3, #0
 80107f2:	2200      	movs	r2, #0
 80107f4:	2105      	movs	r1, #5
 80107f6:	6878      	ldr	r0, [r7, #4]
 80107f8:	f000 f908 	bl	8010a0c <USBH_OS_PutMessage>
      break;
 80107fc:	e05a      	b.n	80108b4 <USBH_HandleEnum+0x3e8>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 80107fe:	687b      	ldr	r3, [r7, #4]
 8010800:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 8010804:	2b00      	cmp	r3, #0
 8010806:	d01f      	beq.n	8010848 <USBH_HandleEnum+0x37c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8010808:	687b      	ldr	r3, [r7, #4]
 801080a:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 801080e:	687b      	ldr	r3, [r7, #4]
 8010810:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8010814:	23ff      	movs	r3, #255	@ 0xff
 8010816:	6878      	ldr	r0, [r7, #4]
 8010818:	f000 f999 	bl	8010b4e <USBH_Get_StringDesc>
 801081c:	4603      	mov	r3, r0
 801081e:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8010820:	7bbb      	ldrb	r3, [r7, #14]
 8010822:	2b00      	cmp	r3, #0
 8010824:	d103      	bne.n	801082e <USBH_HandleEnum+0x362>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8010826:	687b      	ldr	r3, [r7, #4]
 8010828:	2207      	movs	r2, #7
 801082a:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 801082c:	e044      	b.n	80108b8 <USBH_HandleEnum+0x3ec>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 801082e:	7bbb      	ldrb	r3, [r7, #14]
 8010830:	2b03      	cmp	r3, #3
 8010832:	d141      	bne.n	80108b8 <USBH_HandleEnum+0x3ec>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8010834:	687b      	ldr	r3, [r7, #4]
 8010836:	2207      	movs	r2, #7
 8010838:	705a      	strb	r2, [r3, #1]
          USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 801083a:	2300      	movs	r3, #0
 801083c:	2200      	movs	r2, #0
 801083e:	2105      	movs	r1, #5
 8010840:	6878      	ldr	r0, [r7, #4]
 8010842:	f000 f8e3 	bl	8010a0c <USBH_OS_PutMessage>
      break;
 8010846:	e037      	b.n	80108b8 <USBH_HandleEnum+0x3ec>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8010848:	687b      	ldr	r3, [r7, #4]
 801084a:	2207      	movs	r2, #7
 801084c:	705a      	strb	r2, [r3, #1]
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 801084e:	2300      	movs	r3, #0
 8010850:	2200      	movs	r2, #0
 8010852:	2105      	movs	r1, #5
 8010854:	6878      	ldr	r0, [r7, #4]
 8010856:	f000 f8d9 	bl	8010a0c <USBH_OS_PutMessage>
      break;
 801085a:	e02d      	b.n	80108b8 <USBH_HandleEnum+0x3ec>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 801085c:	687b      	ldr	r3, [r7, #4]
 801085e:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 8010862:	2b00      	cmp	r3, #0
 8010864:	d017      	beq.n	8010896 <USBH_HandleEnum+0x3ca>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8010866:	687b      	ldr	r3, [r7, #4]
 8010868:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 801086c:	687b      	ldr	r3, [r7, #4]
 801086e:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8010872:	23ff      	movs	r3, #255	@ 0xff
 8010874:	6878      	ldr	r0, [r7, #4]
 8010876:	f000 f96a 	bl	8010b4e <USBH_Get_StringDesc>
 801087a:	4603      	mov	r3, r0
 801087c:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 801087e:	7bbb      	ldrb	r3, [r7, #14]
 8010880:	2b00      	cmp	r3, #0
 8010882:	d102      	bne.n	801088a <USBH_HandleEnum+0x3be>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8010884:	2300      	movs	r3, #0
 8010886:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8010888:	e018      	b.n	80108bc <USBH_HandleEnum+0x3f0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 801088a:	7bbb      	ldrb	r3, [r7, #14]
 801088c:	2b03      	cmp	r3, #3
 801088e:	d115      	bne.n	80108bc <USBH_HandleEnum+0x3f0>
          Status = USBH_OK;
 8010890:	2300      	movs	r3, #0
 8010892:	73fb      	strb	r3, [r7, #15]
      break;
 8010894:	e012      	b.n	80108bc <USBH_HandleEnum+0x3f0>
        Status = USBH_OK;
 8010896:	2300      	movs	r3, #0
 8010898:	73fb      	strb	r3, [r7, #15]
      break;
 801089a:	e00f      	b.n	80108bc <USBH_HandleEnum+0x3f0>

    default:
      break;
 801089c:	bf00      	nop
 801089e:	e00e      	b.n	80108be <USBH_HandleEnum+0x3f2>
      break;
 80108a0:	bf00      	nop
 80108a2:	e00c      	b.n	80108be <USBH_HandleEnum+0x3f2>
      break;
 80108a4:	bf00      	nop
 80108a6:	e00a      	b.n	80108be <USBH_HandleEnum+0x3f2>
      break;
 80108a8:	bf00      	nop
 80108aa:	e008      	b.n	80108be <USBH_HandleEnum+0x3f2>
      break;
 80108ac:	bf00      	nop
 80108ae:	e006      	b.n	80108be <USBH_HandleEnum+0x3f2>
      break;
 80108b0:	bf00      	nop
 80108b2:	e004      	b.n	80108be <USBH_HandleEnum+0x3f2>
      break;
 80108b4:	bf00      	nop
 80108b6:	e002      	b.n	80108be <USBH_HandleEnum+0x3f2>
      break;
 80108b8:	bf00      	nop
 80108ba:	e000      	b.n	80108be <USBH_HandleEnum+0x3f2>
      break;
 80108bc:	bf00      	nop
  }
  return Status;
 80108be:	7bfb      	ldrb	r3, [r7, #15]
}
 80108c0:	4618      	mov	r0, r3
 80108c2:	3710      	adds	r7, #16
 80108c4:	46bd      	mov	sp, r7
 80108c6:	bd80      	pop	{r7, pc}

080108c8 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 80108c8:	b480      	push	{r7}
 80108ca:	b083      	sub	sp, #12
 80108cc:	af00      	add	r7, sp, #0
 80108ce:	6078      	str	r0, [r7, #4]
 80108d0:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 80108d2:	687b      	ldr	r3, [r7, #4]
 80108d4:	683a      	ldr	r2, [r7, #0]
 80108d6:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 80108da:	bf00      	nop
 80108dc:	370c      	adds	r7, #12
 80108de:	46bd      	mov	sp, r7
 80108e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108e4:	4770      	bx	lr

080108e6 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 80108e6:	b580      	push	{r7, lr}
 80108e8:	b082      	sub	sp, #8
 80108ea:	af00      	add	r7, sp, #0
 80108ec:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 80108ee:	687b      	ldr	r3, [r7, #4]
 80108f0:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 80108f4:	1c5a      	adds	r2, r3, #1
 80108f6:	687b      	ldr	r3, [r7, #4]
 80108f8:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 80108fc:	6878      	ldr	r0, [r7, #4]
 80108fe:	f000 f804 	bl	801090a <USBH_HandleSof>
}
 8010902:	bf00      	nop
 8010904:	3708      	adds	r7, #8
 8010906:	46bd      	mov	sp, r7
 8010908:	bd80      	pop	{r7, pc}

0801090a <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 801090a:	b580      	push	{r7, lr}
 801090c:	b082      	sub	sp, #8
 801090e:	af00      	add	r7, sp, #0
 8010910:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8010912:	687b      	ldr	r3, [r7, #4]
 8010914:	781b      	ldrb	r3, [r3, #0]
 8010916:	b2db      	uxtb	r3, r3
 8010918:	2b0b      	cmp	r3, #11
 801091a:	d10a      	bne.n	8010932 <USBH_HandleSof+0x28>
 801091c:	687b      	ldr	r3, [r7, #4]
 801091e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8010922:	2b00      	cmp	r3, #0
 8010924:	d005      	beq.n	8010932 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8010926:	687b      	ldr	r3, [r7, #4]
 8010928:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 801092c:	699b      	ldr	r3, [r3, #24]
 801092e:	6878      	ldr	r0, [r7, #4]
 8010930:	4798      	blx	r3
  }
}
 8010932:	bf00      	nop
 8010934:	3708      	adds	r7, #8
 8010936:	46bd      	mov	sp, r7
 8010938:	bd80      	pop	{r7, pc}

0801093a <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 801093a:	b580      	push	{r7, lr}
 801093c:	b082      	sub	sp, #8
 801093e:	af00      	add	r7, sp, #0
 8010940:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8010942:	687b      	ldr	r3, [r7, #4]
 8010944:	2201      	movs	r2, #1
 8010946:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 801094a:	2300      	movs	r3, #0
 801094c:	2200      	movs	r2, #0
 801094e:	2101      	movs	r1, #1
 8010950:	6878      	ldr	r0, [r7, #4]
 8010952:	f000 f85b 	bl	8010a0c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return;
 8010956:	bf00      	nop
}
 8010958:	3708      	adds	r7, #8
 801095a:	46bd      	mov	sp, r7
 801095c:	bd80      	pop	{r7, pc}

0801095e <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 801095e:	b480      	push	{r7}
 8010960:	b083      	sub	sp, #12
 8010962:	af00      	add	r7, sp, #0
 8010964:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8010966:	687b      	ldr	r3, [r7, #4]
 8010968:	2200      	movs	r2, #0
 801096a:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 801096e:	687b      	ldr	r3, [r7, #4]
 8010970:	2201      	movs	r2, #1
 8010972:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 8010976:	bf00      	nop
}
 8010978:	370c      	adds	r7, #12
 801097a:	46bd      	mov	sp, r7
 801097c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010980:	4770      	bx	lr

08010982 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8010982:	b580      	push	{r7, lr}
 8010984:	b082      	sub	sp, #8
 8010986:	af00      	add	r7, sp, #0
 8010988:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 801098a:	687b      	ldr	r3, [r7, #4]
 801098c:	2201      	movs	r2, #1
 801098e:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8010992:	687b      	ldr	r3, [r7, #4]
 8010994:	2200      	movs	r2, #0
 8010996:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 801099a:	687b      	ldr	r3, [r7, #4]
 801099c:	2200      	movs	r2, #0
 801099e:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 80109a2:	2300      	movs	r3, #0
 80109a4:	2200      	movs	r2, #0
 80109a6:	2101      	movs	r1, #1
 80109a8:	6878      	ldr	r0, [r7, #4]
 80109aa:	f000 f82f 	bl	8010a0c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 80109ae:	2300      	movs	r3, #0
}
 80109b0:	4618      	mov	r0, r3
 80109b2:	3708      	adds	r7, #8
 80109b4:	46bd      	mov	sp, r7
 80109b6:	bd80      	pop	{r7, pc}

080109b8 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 80109b8:	b580      	push	{r7, lr}
 80109ba:	b082      	sub	sp, #8
 80109bc:	af00      	add	r7, sp, #0
 80109be:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 80109c0:	687b      	ldr	r3, [r7, #4]
 80109c2:	2201      	movs	r2, #1
 80109c4:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 80109c8:	687b      	ldr	r3, [r7, #4]
 80109ca:	2200      	movs	r2, #0
 80109cc:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 80109d0:	687b      	ldr	r3, [r7, #4]
 80109d2:	2200      	movs	r2, #0
 80109d4:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 80109d8:	6878      	ldr	r0, [r7, #4]
 80109da:	f003 fd5c 	bl	8014496 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80109de:	687b      	ldr	r3, [r7, #4]
 80109e0:	791b      	ldrb	r3, [r3, #4]
 80109e2:	4619      	mov	r1, r3
 80109e4:	6878      	ldr	r0, [r7, #4]
 80109e6:	f000 ffc5 	bl	8011974 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80109ea:	687b      	ldr	r3, [r7, #4]
 80109ec:	795b      	ldrb	r3, [r3, #5]
 80109ee:	4619      	mov	r1, r3
 80109f0:	6878      	ldr	r0, [r7, #4]
 80109f2:	f000 ffbf 	bl	8011974 <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 80109f6:	2300      	movs	r3, #0
 80109f8:	2200      	movs	r2, #0
 80109fa:	2101      	movs	r1, #1
 80109fc:	6878      	ldr	r0, [r7, #4]
 80109fe:	f000 f805 	bl	8010a0c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8010a02:	2300      	movs	r3, #0
}
 8010a04:	4618      	mov	r0, r3
 8010a06:	3708      	adds	r7, #8
 8010a08:	46bd      	mov	sp, r7
 8010a0a:	bd80      	pop	{r7, pc}

08010a0c <USBH_OS_PutMessage>:
  * @param  timeout message event timeout
  * @param  priority message event priority
  * @retval None
  */
void USBH_OS_PutMessage(USBH_HandleTypeDef *phost, USBH_OSEventTypeDef message, uint32_t timeout, uint32_t priority)
{
 8010a0c:	b580      	push	{r7, lr}
 8010a0e:	b086      	sub	sp, #24
 8010a10:	af00      	add	r7, sp, #0
 8010a12:	60f8      	str	r0, [r7, #12]
 8010a14:	607a      	str	r2, [r7, #4]
 8010a16:	603b      	str	r3, [r7, #0]
 8010a18:	460b      	mov	r3, r1
 8010a1a:	72fb      	strb	r3, [r7, #11]
  phost->os_msg = (uint32_t)message;
 8010a1c:	7afa      	ldrb	r2, [r7, #11]
 8010a1e:	68fb      	ldr	r3, [r7, #12]
 8010a20:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0

#if (osCMSIS < 0x20000U)
  UNUSED(priority);

  /* Calculate the number of available spaces */
  uint32_t available_spaces = MSGQUEUE_OBJECTS - osMessageWaiting(phost->os_event);
 8010a24:	68fb      	ldr	r3, [r7, #12]
 8010a26:	f8d3 33d8 	ldr.w	r3, [r3, #984]	@ 0x3d8
 8010a2a:	4618      	mov	r0, r3
 8010a2c:	f001 f9c8 	bl	8011dc0 <osMessageWaiting>
 8010a30:	4603      	mov	r3, r0
 8010a32:	f1c3 0310 	rsb	r3, r3, #16
 8010a36:	617b      	str	r3, [r7, #20]

  if (available_spaces != 0U)
 8010a38:	697b      	ldr	r3, [r7, #20]
 8010a3a:	2b00      	cmp	r3, #0
 8010a3c:	d009      	beq.n	8010a52 <USBH_OS_PutMessage+0x46>
  {
    (void)osMessagePut(phost->os_event, phost->os_msg, timeout);
 8010a3e:	68fb      	ldr	r3, [r7, #12]
 8010a40:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8010a44:	68fb      	ldr	r3, [r7, #12]
 8010a46:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 8010a4a:	687a      	ldr	r2, [r7, #4]
 8010a4c:	4619      	mov	r1, r3
 8010a4e:	f001 f903 	bl	8011c58 <osMessagePut>
  if (osMessageQueueGetSpace(phost->os_event) != 0U)
  {
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, priority, timeout);
  }
#endif /* (osCMSIS < 0x20000U) */
}
 8010a52:	bf00      	nop
 8010a54:	3718      	adds	r7, #24
 8010a56:	46bd      	mov	sp, r7
 8010a58:	bd80      	pop	{r7, pc}

08010a5a <USBH_Process_OS>:
  * @param  pvParameters not used
  * @retval None
  */
#if (osCMSIS < 0x20000U)
static void USBH_Process_OS(void const *argument)
{
 8010a5a:	b580      	push	{r7, lr}
 8010a5c:	b086      	sub	sp, #24
 8010a5e:	af00      	add	r7, sp, #0
 8010a60:	6078      	str	r0, [r7, #4]
  osEvent event;

  for (;;)
  {
    event = osMessageGet(((USBH_HandleTypeDef *)argument)->os_event, osWaitForever);
 8010a62:	687b      	ldr	r3, [r7, #4]
 8010a64:	f8d3 13d8 	ldr.w	r1, [r3, #984]	@ 0x3d8
 8010a68:	f107 030c 	add.w	r3, r7, #12
 8010a6c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8010a70:	4618      	mov	r0, r3
 8010a72:	f001 f931 	bl	8011cd8 <osMessageGet>
    if (event.status == osEventMessage)
 8010a76:	68fb      	ldr	r3, [r7, #12]
 8010a78:	2b10      	cmp	r3, #16
 8010a7a:	d1f2      	bne.n	8010a62 <USBH_Process_OS+0x8>
    {
      USBH_Process((USBH_HandleTypeDef *)argument);
 8010a7c:	6878      	ldr	r0, [r7, #4]
 8010a7e:	f7ff fb0b 	bl	8010098 <USBH_Process>
    event = osMessageGet(((USBH_HandleTypeDef *)argument)->os_event, osWaitForever);
 8010a82:	e7ee      	b.n	8010a62 <USBH_Process_OS+0x8>

08010a84 <USBH_LL_NotifyURBChange>:
  *         Notify URB state Change
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_LL_NotifyURBChange(USBH_HandleTypeDef *phost)
{
 8010a84:	b580      	push	{r7, lr}
 8010a86:	b082      	sub	sp, #8
 8010a88:	af00      	add	r7, sp, #0
 8010a8a:	6078      	str	r0, [r7, #4]
#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8010a8c:	2300      	movs	r3, #0
 8010a8e:	2200      	movs	r2, #0
 8010a90:	2101      	movs	r1, #1
 8010a92:	6878      	ldr	r0, [r7, #4]
 8010a94:	f7ff ffba 	bl	8010a0c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8010a98:	2300      	movs	r3, #0
}
 8010a9a:	4618      	mov	r0, r3
 8010a9c:	3708      	adds	r7, #8
 8010a9e:	46bd      	mov	sp, r7
 8010aa0:	bd80      	pop	{r7, pc}

08010aa2 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8010aa2:	b580      	push	{r7, lr}
 8010aa4:	b086      	sub	sp, #24
 8010aa6:	af02      	add	r7, sp, #8
 8010aa8:	6078      	str	r0, [r7, #4]
 8010aaa:	460b      	mov	r3, r1
 8010aac:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 8010aae:	887b      	ldrh	r3, [r7, #2]
 8010ab0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010ab4:	d901      	bls.n	8010aba <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8010ab6:	2303      	movs	r3, #3
 8010ab8:	e01b      	b.n	8010af2 <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 8010aba:	687b      	ldr	r3, [r7, #4]
 8010abc:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8010ac0:	887b      	ldrh	r3, [r7, #2]
 8010ac2:	9300      	str	r3, [sp, #0]
 8010ac4:	4613      	mov	r3, r2
 8010ac6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8010aca:	2100      	movs	r1, #0
 8010acc:	6878      	ldr	r0, [r7, #4]
 8010ace:	f000 f872 	bl	8010bb6 <USBH_GetDescriptor>
 8010ad2:	4603      	mov	r3, r0
 8010ad4:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 8010ad6:	7bfb      	ldrb	r3, [r7, #15]
 8010ad8:	2b00      	cmp	r3, #0
 8010ada:	d109      	bne.n	8010af0 <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 8010adc:	687b      	ldr	r3, [r7, #4]
 8010ade:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8010ae2:	887a      	ldrh	r2, [r7, #2]
 8010ae4:	4619      	mov	r1, r3
 8010ae6:	6878      	ldr	r0, [r7, #4]
 8010ae8:	f000 f92a 	bl	8010d40 <USBH_ParseDevDesc>
 8010aec:	4603      	mov	r3, r0
 8010aee:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8010af0:	7bfb      	ldrb	r3, [r7, #15]
}
 8010af2:	4618      	mov	r0, r3
 8010af4:	3710      	adds	r7, #16
 8010af6:	46bd      	mov	sp, r7
 8010af8:	bd80      	pop	{r7, pc}

08010afa <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8010afa:	b580      	push	{r7, lr}
 8010afc:	b086      	sub	sp, #24
 8010afe:	af02      	add	r7, sp, #8
 8010b00:	6078      	str	r0, [r7, #4]
 8010b02:	460b      	mov	r3, r1
 8010b04:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 8010b06:	687b      	ldr	r3, [r7, #4]
 8010b08:	331c      	adds	r3, #28
 8010b0a:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 8010b0c:	887b      	ldrh	r3, [r7, #2]
 8010b0e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010b12:	d901      	bls.n	8010b18 <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8010b14:	2303      	movs	r3, #3
 8010b16:	e016      	b.n	8010b46 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8010b18:	887b      	ldrh	r3, [r7, #2]
 8010b1a:	9300      	str	r3, [sp, #0]
 8010b1c:	68bb      	ldr	r3, [r7, #8]
 8010b1e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8010b22:	2100      	movs	r1, #0
 8010b24:	6878      	ldr	r0, [r7, #4]
 8010b26:	f000 f846 	bl	8010bb6 <USBH_GetDescriptor>
 8010b2a:	4603      	mov	r3, r0
 8010b2c:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 8010b2e:	7bfb      	ldrb	r3, [r7, #15]
 8010b30:	2b00      	cmp	r3, #0
 8010b32:	d107      	bne.n	8010b44 <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 8010b34:	887b      	ldrh	r3, [r7, #2]
 8010b36:	461a      	mov	r2, r3
 8010b38:	68b9      	ldr	r1, [r7, #8]
 8010b3a:	6878      	ldr	r0, [r7, #4]
 8010b3c:	f000 f9b0 	bl	8010ea0 <USBH_ParseCfgDesc>
 8010b40:	4603      	mov	r3, r0
 8010b42:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8010b44:	7bfb      	ldrb	r3, [r7, #15]
}
 8010b46:	4618      	mov	r0, r3
 8010b48:	3710      	adds	r7, #16
 8010b4a:	46bd      	mov	sp, r7
 8010b4c:	bd80      	pop	{r7, pc}

08010b4e <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 8010b4e:	b580      	push	{r7, lr}
 8010b50:	b088      	sub	sp, #32
 8010b52:	af02      	add	r7, sp, #8
 8010b54:	60f8      	str	r0, [r7, #12]
 8010b56:	607a      	str	r2, [r7, #4]
 8010b58:	461a      	mov	r2, r3
 8010b5a:	460b      	mov	r3, r1
 8010b5c:	72fb      	strb	r3, [r7, #11]
 8010b5e:	4613      	mov	r3, r2
 8010b60:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 8010b62:	893b      	ldrh	r3, [r7, #8]
 8010b64:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010b68:	d802      	bhi.n	8010b70 <USBH_Get_StringDesc+0x22>
 8010b6a:	687b      	ldr	r3, [r7, #4]
 8010b6c:	2b00      	cmp	r3, #0
 8010b6e:	d101      	bne.n	8010b74 <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8010b70:	2303      	movs	r3, #3
 8010b72:	e01c      	b.n	8010bae <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 8010b74:	7afb      	ldrb	r3, [r7, #11]
 8010b76:	b29b      	uxth	r3, r3
 8010b78:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8010b7c:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 8010b7e:	68fb      	ldr	r3, [r7, #12]
 8010b80:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8010b84:	893b      	ldrh	r3, [r7, #8]
 8010b86:	9300      	str	r3, [sp, #0]
 8010b88:	460b      	mov	r3, r1
 8010b8a:	2100      	movs	r1, #0
 8010b8c:	68f8      	ldr	r0, [r7, #12]
 8010b8e:	f000 f812 	bl	8010bb6 <USBH_GetDescriptor>
 8010b92:	4603      	mov	r3, r0
 8010b94:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 8010b96:	7dfb      	ldrb	r3, [r7, #23]
 8010b98:	2b00      	cmp	r3, #0
 8010b9a:	d107      	bne.n	8010bac <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8010b9c:	68fb      	ldr	r3, [r7, #12]
 8010b9e:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8010ba2:	893a      	ldrh	r2, [r7, #8]
 8010ba4:	6879      	ldr	r1, [r7, #4]
 8010ba6:	4618      	mov	r0, r3
 8010ba8:	f000 fb8d 	bl	80112c6 <USBH_ParseStringDesc>
  }

  return status;
 8010bac:	7dfb      	ldrb	r3, [r7, #23]
}
 8010bae:	4618      	mov	r0, r3
 8010bb0:	3718      	adds	r7, #24
 8010bb2:	46bd      	mov	sp, r7
 8010bb4:	bd80      	pop	{r7, pc}

08010bb6 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 8010bb6:	b580      	push	{r7, lr}
 8010bb8:	b084      	sub	sp, #16
 8010bba:	af00      	add	r7, sp, #0
 8010bbc:	60f8      	str	r0, [r7, #12]
 8010bbe:	607b      	str	r3, [r7, #4]
 8010bc0:	460b      	mov	r3, r1
 8010bc2:	72fb      	strb	r3, [r7, #11]
 8010bc4:	4613      	mov	r3, r2
 8010bc6:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8010bc8:	68fb      	ldr	r3, [r7, #12]
 8010bca:	789b      	ldrb	r3, [r3, #2]
 8010bcc:	2b01      	cmp	r3, #1
 8010bce:	d11c      	bne.n	8010c0a <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8010bd0:	7afb      	ldrb	r3, [r7, #11]
 8010bd2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8010bd6:	b2da      	uxtb	r2, r3
 8010bd8:	68fb      	ldr	r3, [r7, #12]
 8010bda:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8010bdc:	68fb      	ldr	r3, [r7, #12]
 8010bde:	2206      	movs	r2, #6
 8010be0:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8010be2:	68fb      	ldr	r3, [r7, #12]
 8010be4:	893a      	ldrh	r2, [r7, #8]
 8010be6:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8010be8:	893b      	ldrh	r3, [r7, #8]
 8010bea:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8010bee:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8010bf2:	d104      	bne.n	8010bfe <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8010bf4:	68fb      	ldr	r3, [r7, #12]
 8010bf6:	f240 4209 	movw	r2, #1033	@ 0x409
 8010bfa:	829a      	strh	r2, [r3, #20]
 8010bfc:	e002      	b.n	8010c04 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8010bfe:	68fb      	ldr	r3, [r7, #12]
 8010c00:	2200      	movs	r2, #0
 8010c02:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8010c04:	68fb      	ldr	r3, [r7, #12]
 8010c06:	8b3a      	ldrh	r2, [r7, #24]
 8010c08:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8010c0a:	8b3b      	ldrh	r3, [r7, #24]
 8010c0c:	461a      	mov	r2, r3
 8010c0e:	6879      	ldr	r1, [r7, #4]
 8010c10:	68f8      	ldr	r0, [r7, #12]
 8010c12:	f000 fba5 	bl	8011360 <USBH_CtlReq>
 8010c16:	4603      	mov	r3, r0
}
 8010c18:	4618      	mov	r0, r3
 8010c1a:	3710      	adds	r7, #16
 8010c1c:	46bd      	mov	sp, r7
 8010c1e:	bd80      	pop	{r7, pc}

08010c20 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8010c20:	b580      	push	{r7, lr}
 8010c22:	b082      	sub	sp, #8
 8010c24:	af00      	add	r7, sp, #0
 8010c26:	6078      	str	r0, [r7, #4]
 8010c28:	460b      	mov	r3, r1
 8010c2a:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8010c2c:	687b      	ldr	r3, [r7, #4]
 8010c2e:	789b      	ldrb	r3, [r3, #2]
 8010c30:	2b01      	cmp	r3, #1
 8010c32:	d10f      	bne.n	8010c54 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8010c34:	687b      	ldr	r3, [r7, #4]
 8010c36:	2200      	movs	r2, #0
 8010c38:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8010c3a:	687b      	ldr	r3, [r7, #4]
 8010c3c:	2205      	movs	r2, #5
 8010c3e:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8010c40:	78fb      	ldrb	r3, [r7, #3]
 8010c42:	b29a      	uxth	r2, r3
 8010c44:	687b      	ldr	r3, [r7, #4]
 8010c46:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8010c48:	687b      	ldr	r3, [r7, #4]
 8010c4a:	2200      	movs	r2, #0
 8010c4c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8010c4e:	687b      	ldr	r3, [r7, #4]
 8010c50:	2200      	movs	r2, #0
 8010c52:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8010c54:	2200      	movs	r2, #0
 8010c56:	2100      	movs	r1, #0
 8010c58:	6878      	ldr	r0, [r7, #4]
 8010c5a:	f000 fb81 	bl	8011360 <USBH_CtlReq>
 8010c5e:	4603      	mov	r3, r0
}
 8010c60:	4618      	mov	r0, r3
 8010c62:	3708      	adds	r7, #8
 8010c64:	46bd      	mov	sp, r7
 8010c66:	bd80      	pop	{r7, pc}

08010c68 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8010c68:	b580      	push	{r7, lr}
 8010c6a:	b082      	sub	sp, #8
 8010c6c:	af00      	add	r7, sp, #0
 8010c6e:	6078      	str	r0, [r7, #4]
 8010c70:	460b      	mov	r3, r1
 8010c72:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8010c74:	687b      	ldr	r3, [r7, #4]
 8010c76:	789b      	ldrb	r3, [r3, #2]
 8010c78:	2b01      	cmp	r3, #1
 8010c7a:	d10e      	bne.n	8010c9a <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8010c7c:	687b      	ldr	r3, [r7, #4]
 8010c7e:	2200      	movs	r2, #0
 8010c80:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8010c82:	687b      	ldr	r3, [r7, #4]
 8010c84:	2209      	movs	r2, #9
 8010c86:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8010c88:	687b      	ldr	r3, [r7, #4]
 8010c8a:	887a      	ldrh	r2, [r7, #2]
 8010c8c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8010c8e:	687b      	ldr	r3, [r7, #4]
 8010c90:	2200      	movs	r2, #0
 8010c92:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8010c94:	687b      	ldr	r3, [r7, #4]
 8010c96:	2200      	movs	r2, #0
 8010c98:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8010c9a:	2200      	movs	r2, #0
 8010c9c:	2100      	movs	r1, #0
 8010c9e:	6878      	ldr	r0, [r7, #4]
 8010ca0:	f000 fb5e 	bl	8011360 <USBH_CtlReq>
 8010ca4:	4603      	mov	r3, r0
}
 8010ca6:	4618      	mov	r0, r3
 8010ca8:	3708      	adds	r7, #8
 8010caa:	46bd      	mov	sp, r7
 8010cac:	bd80      	pop	{r7, pc}

08010cae <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8010cae:	b580      	push	{r7, lr}
 8010cb0:	b082      	sub	sp, #8
 8010cb2:	af00      	add	r7, sp, #0
 8010cb4:	6078      	str	r0, [r7, #4]
 8010cb6:	460b      	mov	r3, r1
 8010cb8:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8010cba:	687b      	ldr	r3, [r7, #4]
 8010cbc:	789b      	ldrb	r3, [r3, #2]
 8010cbe:	2b01      	cmp	r3, #1
 8010cc0:	d10f      	bne.n	8010ce2 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8010cc2:	687b      	ldr	r3, [r7, #4]
 8010cc4:	2200      	movs	r2, #0
 8010cc6:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8010cc8:	687b      	ldr	r3, [r7, #4]
 8010cca:	2203      	movs	r2, #3
 8010ccc:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8010cce:	78fb      	ldrb	r3, [r7, #3]
 8010cd0:	b29a      	uxth	r2, r3
 8010cd2:	687b      	ldr	r3, [r7, #4]
 8010cd4:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8010cd6:	687b      	ldr	r3, [r7, #4]
 8010cd8:	2200      	movs	r2, #0
 8010cda:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8010cdc:	687b      	ldr	r3, [r7, #4]
 8010cde:	2200      	movs	r2, #0
 8010ce0:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8010ce2:	2200      	movs	r2, #0
 8010ce4:	2100      	movs	r1, #0
 8010ce6:	6878      	ldr	r0, [r7, #4]
 8010ce8:	f000 fb3a 	bl	8011360 <USBH_CtlReq>
 8010cec:	4603      	mov	r3, r0
}
 8010cee:	4618      	mov	r0, r3
 8010cf0:	3708      	adds	r7, #8
 8010cf2:	46bd      	mov	sp, r7
 8010cf4:	bd80      	pop	{r7, pc}

08010cf6 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8010cf6:	b580      	push	{r7, lr}
 8010cf8:	b082      	sub	sp, #8
 8010cfa:	af00      	add	r7, sp, #0
 8010cfc:	6078      	str	r0, [r7, #4]
 8010cfe:	460b      	mov	r3, r1
 8010d00:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8010d02:	687b      	ldr	r3, [r7, #4]
 8010d04:	789b      	ldrb	r3, [r3, #2]
 8010d06:	2b01      	cmp	r3, #1
 8010d08:	d10f      	bne.n	8010d2a <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8010d0a:	687b      	ldr	r3, [r7, #4]
 8010d0c:	2202      	movs	r2, #2
 8010d0e:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8010d10:	687b      	ldr	r3, [r7, #4]
 8010d12:	2201      	movs	r2, #1
 8010d14:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8010d16:	687b      	ldr	r3, [r7, #4]
 8010d18:	2200      	movs	r2, #0
 8010d1a:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8010d1c:	78fb      	ldrb	r3, [r7, #3]
 8010d1e:	b29a      	uxth	r2, r3
 8010d20:	687b      	ldr	r3, [r7, #4]
 8010d22:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8010d24:	687b      	ldr	r3, [r7, #4]
 8010d26:	2200      	movs	r2, #0
 8010d28:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8010d2a:	2200      	movs	r2, #0
 8010d2c:	2100      	movs	r1, #0
 8010d2e:	6878      	ldr	r0, [r7, #4]
 8010d30:	f000 fb16 	bl	8011360 <USBH_CtlReq>
 8010d34:	4603      	mov	r3, r0
}
 8010d36:	4618      	mov	r0, r3
 8010d38:	3708      	adds	r7, #8
 8010d3a:	46bd      	mov	sp, r7
 8010d3c:	bd80      	pop	{r7, pc}
	...

08010d40 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8010d40:	b480      	push	{r7}
 8010d42:	b087      	sub	sp, #28
 8010d44:	af00      	add	r7, sp, #0
 8010d46:	60f8      	str	r0, [r7, #12]
 8010d48:	60b9      	str	r1, [r7, #8]
 8010d4a:	4613      	mov	r3, r2
 8010d4c:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 8010d4e:	68fb      	ldr	r3, [r7, #12]
 8010d50:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8010d54:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 8010d56:	2300      	movs	r3, #0
 8010d58:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 8010d5a:	68bb      	ldr	r3, [r7, #8]
 8010d5c:	2b00      	cmp	r3, #0
 8010d5e:	d101      	bne.n	8010d64 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 8010d60:	2302      	movs	r3, #2
 8010d62:	e094      	b.n	8010e8e <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 8010d64:	68bb      	ldr	r3, [r7, #8]
 8010d66:	781a      	ldrb	r2, [r3, #0]
 8010d68:	693b      	ldr	r3, [r7, #16]
 8010d6a:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 8010d6c:	68bb      	ldr	r3, [r7, #8]
 8010d6e:	785a      	ldrb	r2, [r3, #1]
 8010d70:	693b      	ldr	r3, [r7, #16]
 8010d72:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 8010d74:	68bb      	ldr	r3, [r7, #8]
 8010d76:	3302      	adds	r3, #2
 8010d78:	781b      	ldrb	r3, [r3, #0]
 8010d7a:	461a      	mov	r2, r3
 8010d7c:	68bb      	ldr	r3, [r7, #8]
 8010d7e:	3303      	adds	r3, #3
 8010d80:	781b      	ldrb	r3, [r3, #0]
 8010d82:	021b      	lsls	r3, r3, #8
 8010d84:	b29b      	uxth	r3, r3
 8010d86:	4313      	orrs	r3, r2
 8010d88:	b29a      	uxth	r2, r3
 8010d8a:	693b      	ldr	r3, [r7, #16]
 8010d8c:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 8010d8e:	68bb      	ldr	r3, [r7, #8]
 8010d90:	791a      	ldrb	r2, [r3, #4]
 8010d92:	693b      	ldr	r3, [r7, #16]
 8010d94:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 8010d96:	68bb      	ldr	r3, [r7, #8]
 8010d98:	795a      	ldrb	r2, [r3, #5]
 8010d9a:	693b      	ldr	r3, [r7, #16]
 8010d9c:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 8010d9e:	68bb      	ldr	r3, [r7, #8]
 8010da0:	799a      	ldrb	r2, [r3, #6]
 8010da2:	693b      	ldr	r3, [r7, #16]
 8010da4:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 8010da6:	68bb      	ldr	r3, [r7, #8]
 8010da8:	79da      	ldrb	r2, [r3, #7]
 8010daa:	693b      	ldr	r3, [r7, #16]
 8010dac:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8010dae:	68fb      	ldr	r3, [r7, #12]
 8010db0:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8010db4:	2b00      	cmp	r3, #0
 8010db6:	d004      	beq.n	8010dc2 <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 8010db8:	68fb      	ldr	r3, [r7, #12]
 8010dba:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8010dbe:	2b01      	cmp	r3, #1
 8010dc0:	d11b      	bne.n	8010dfa <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 8010dc2:	693b      	ldr	r3, [r7, #16]
 8010dc4:	79db      	ldrb	r3, [r3, #7]
 8010dc6:	2b20      	cmp	r3, #32
 8010dc8:	dc0f      	bgt.n	8010dea <USBH_ParseDevDesc+0xaa>
 8010dca:	2b08      	cmp	r3, #8
 8010dcc:	db0f      	blt.n	8010dee <USBH_ParseDevDesc+0xae>
 8010dce:	3b08      	subs	r3, #8
 8010dd0:	4a32      	ldr	r2, [pc, #200]	@ (8010e9c <USBH_ParseDevDesc+0x15c>)
 8010dd2:	fa22 f303 	lsr.w	r3, r2, r3
 8010dd6:	f003 0301 	and.w	r3, r3, #1
 8010dda:	2b00      	cmp	r3, #0
 8010ddc:	bf14      	ite	ne
 8010dde:	2301      	movne	r3, #1
 8010de0:	2300      	moveq	r3, #0
 8010de2:	b2db      	uxtb	r3, r3
 8010de4:	2b00      	cmp	r3, #0
 8010de6:	d106      	bne.n	8010df6 <USBH_ParseDevDesc+0xb6>
 8010de8:	e001      	b.n	8010dee <USBH_ParseDevDesc+0xae>
 8010dea:	2b40      	cmp	r3, #64	@ 0x40
 8010dec:	d003      	beq.n	8010df6 <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 8010dee:	693b      	ldr	r3, [r7, #16]
 8010df0:	2208      	movs	r2, #8
 8010df2:	71da      	strb	r2, [r3, #7]
        break;
 8010df4:	e000      	b.n	8010df8 <USBH_ParseDevDesc+0xb8>
        break;
 8010df6:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 8010df8:	e00e      	b.n	8010e18 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8010dfa:	68fb      	ldr	r3, [r7, #12]
 8010dfc:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8010e00:	2b02      	cmp	r3, #2
 8010e02:	d107      	bne.n	8010e14 <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 8010e04:	693b      	ldr	r3, [r7, #16]
 8010e06:	79db      	ldrb	r3, [r3, #7]
 8010e08:	2b08      	cmp	r3, #8
 8010e0a:	d005      	beq.n	8010e18 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 8010e0c:	693b      	ldr	r3, [r7, #16]
 8010e0e:	2208      	movs	r2, #8
 8010e10:	71da      	strb	r2, [r3, #7]
 8010e12:	e001      	b.n	8010e18 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8010e14:	2303      	movs	r3, #3
 8010e16:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 8010e18:	88fb      	ldrh	r3, [r7, #6]
 8010e1a:	2b08      	cmp	r3, #8
 8010e1c:	d936      	bls.n	8010e8c <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 8010e1e:	68bb      	ldr	r3, [r7, #8]
 8010e20:	3308      	adds	r3, #8
 8010e22:	781b      	ldrb	r3, [r3, #0]
 8010e24:	461a      	mov	r2, r3
 8010e26:	68bb      	ldr	r3, [r7, #8]
 8010e28:	3309      	adds	r3, #9
 8010e2a:	781b      	ldrb	r3, [r3, #0]
 8010e2c:	021b      	lsls	r3, r3, #8
 8010e2e:	b29b      	uxth	r3, r3
 8010e30:	4313      	orrs	r3, r2
 8010e32:	b29a      	uxth	r2, r3
 8010e34:	693b      	ldr	r3, [r7, #16]
 8010e36:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 8010e38:	68bb      	ldr	r3, [r7, #8]
 8010e3a:	330a      	adds	r3, #10
 8010e3c:	781b      	ldrb	r3, [r3, #0]
 8010e3e:	461a      	mov	r2, r3
 8010e40:	68bb      	ldr	r3, [r7, #8]
 8010e42:	330b      	adds	r3, #11
 8010e44:	781b      	ldrb	r3, [r3, #0]
 8010e46:	021b      	lsls	r3, r3, #8
 8010e48:	b29b      	uxth	r3, r3
 8010e4a:	4313      	orrs	r3, r2
 8010e4c:	b29a      	uxth	r2, r3
 8010e4e:	693b      	ldr	r3, [r7, #16]
 8010e50:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 8010e52:	68bb      	ldr	r3, [r7, #8]
 8010e54:	330c      	adds	r3, #12
 8010e56:	781b      	ldrb	r3, [r3, #0]
 8010e58:	461a      	mov	r2, r3
 8010e5a:	68bb      	ldr	r3, [r7, #8]
 8010e5c:	330d      	adds	r3, #13
 8010e5e:	781b      	ldrb	r3, [r3, #0]
 8010e60:	021b      	lsls	r3, r3, #8
 8010e62:	b29b      	uxth	r3, r3
 8010e64:	4313      	orrs	r3, r2
 8010e66:	b29a      	uxth	r2, r3
 8010e68:	693b      	ldr	r3, [r7, #16]
 8010e6a:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 8010e6c:	68bb      	ldr	r3, [r7, #8]
 8010e6e:	7b9a      	ldrb	r2, [r3, #14]
 8010e70:	693b      	ldr	r3, [r7, #16]
 8010e72:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 8010e74:	68bb      	ldr	r3, [r7, #8]
 8010e76:	7bda      	ldrb	r2, [r3, #15]
 8010e78:	693b      	ldr	r3, [r7, #16]
 8010e7a:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 8010e7c:	68bb      	ldr	r3, [r7, #8]
 8010e7e:	7c1a      	ldrb	r2, [r3, #16]
 8010e80:	693b      	ldr	r3, [r7, #16]
 8010e82:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 8010e84:	68bb      	ldr	r3, [r7, #8]
 8010e86:	7c5a      	ldrb	r2, [r3, #17]
 8010e88:	693b      	ldr	r3, [r7, #16]
 8010e8a:	745a      	strb	r2, [r3, #17]
  }

  return status;
 8010e8c:	7dfb      	ldrb	r3, [r7, #23]
}
 8010e8e:	4618      	mov	r0, r3
 8010e90:	371c      	adds	r7, #28
 8010e92:	46bd      	mov	sp, r7
 8010e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e98:	4770      	bx	lr
 8010e9a:	bf00      	nop
 8010e9c:	01000101 	.word	0x01000101

08010ea0 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8010ea0:	b580      	push	{r7, lr}
 8010ea2:	b08c      	sub	sp, #48	@ 0x30
 8010ea4:	af00      	add	r7, sp, #0
 8010ea6:	60f8      	str	r0, [r7, #12]
 8010ea8:	60b9      	str	r1, [r7, #8]
 8010eaa:	4613      	mov	r3, r2
 8010eac:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 8010eae:	68fb      	ldr	r3, [r7, #12]
 8010eb0:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8010eb4:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 8010eb6:	2300      	movs	r3, #0
 8010eb8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8010ebc:	2300      	movs	r3, #0
 8010ebe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 8010ec2:	2300      	movs	r3, #0
 8010ec4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 8010ec8:	68bb      	ldr	r3, [r7, #8]
 8010eca:	2b00      	cmp	r3, #0
 8010ecc:	d101      	bne.n	8010ed2 <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 8010ece:	2302      	movs	r3, #2
 8010ed0:	e0de      	b.n	8011090 <USBH_ParseCfgDesc+0x1f0>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 8010ed2:	68bb      	ldr	r3, [r7, #8]
 8010ed4:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 8010ed6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010ed8:	781b      	ldrb	r3, [r3, #0]
 8010eda:	2b09      	cmp	r3, #9
 8010edc:	d002      	beq.n	8010ee4 <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 8010ede:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010ee0:	2209      	movs	r2, #9
 8010ee2:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 8010ee4:	68bb      	ldr	r3, [r7, #8]
 8010ee6:	781a      	ldrb	r2, [r3, #0]
 8010ee8:	6a3b      	ldr	r3, [r7, #32]
 8010eea:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 8010eec:	68bb      	ldr	r3, [r7, #8]
 8010eee:	785a      	ldrb	r2, [r3, #1]
 8010ef0:	6a3b      	ldr	r3, [r7, #32]
 8010ef2:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 8010ef4:	68bb      	ldr	r3, [r7, #8]
 8010ef6:	3302      	adds	r3, #2
 8010ef8:	781b      	ldrb	r3, [r3, #0]
 8010efa:	461a      	mov	r2, r3
 8010efc:	68bb      	ldr	r3, [r7, #8]
 8010efe:	3303      	adds	r3, #3
 8010f00:	781b      	ldrb	r3, [r3, #0]
 8010f02:	021b      	lsls	r3, r3, #8
 8010f04:	b29b      	uxth	r3, r3
 8010f06:	4313      	orrs	r3, r2
 8010f08:	b29b      	uxth	r3, r3
 8010f0a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010f0e:	bf28      	it	cs
 8010f10:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 8010f14:	b29a      	uxth	r2, r3
 8010f16:	6a3b      	ldr	r3, [r7, #32]
 8010f18:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 8010f1a:	68bb      	ldr	r3, [r7, #8]
 8010f1c:	791a      	ldrb	r2, [r3, #4]
 8010f1e:	6a3b      	ldr	r3, [r7, #32]
 8010f20:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 8010f22:	68bb      	ldr	r3, [r7, #8]
 8010f24:	795a      	ldrb	r2, [r3, #5]
 8010f26:	6a3b      	ldr	r3, [r7, #32]
 8010f28:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 8010f2a:	68bb      	ldr	r3, [r7, #8]
 8010f2c:	799a      	ldrb	r2, [r3, #6]
 8010f2e:	6a3b      	ldr	r3, [r7, #32]
 8010f30:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 8010f32:	68bb      	ldr	r3, [r7, #8]
 8010f34:	79da      	ldrb	r2, [r3, #7]
 8010f36:	6a3b      	ldr	r3, [r7, #32]
 8010f38:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 8010f3a:	68bb      	ldr	r3, [r7, #8]
 8010f3c:	7a1a      	ldrb	r2, [r3, #8]
 8010f3e:	6a3b      	ldr	r3, [r7, #32]
 8010f40:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8010f42:	88fb      	ldrh	r3, [r7, #6]
 8010f44:	2b09      	cmp	r3, #9
 8010f46:	f240 80a1 	bls.w	801108c <USBH_ParseCfgDesc+0x1ec>
  {
    ptr = USB_LEN_CFG_DESC;
 8010f4a:	2309      	movs	r3, #9
 8010f4c:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 8010f4e:	2300      	movs	r3, #0
 8010f50:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8010f52:	e085      	b.n	8011060 <USBH_ParseCfgDesc+0x1c0>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8010f54:	f107 0316 	add.w	r3, r7, #22
 8010f58:	4619      	mov	r1, r3
 8010f5a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010f5c:	f000 f9e6 	bl	801132c <USBH_GetNextDesc>
 8010f60:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 8010f62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010f64:	785b      	ldrb	r3, [r3, #1]
 8010f66:	2b04      	cmp	r3, #4
 8010f68:	d17a      	bne.n	8011060 <USBH_ParseCfgDesc+0x1c0>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 8010f6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010f6c:	781b      	ldrb	r3, [r3, #0]
 8010f6e:	2b09      	cmp	r3, #9
 8010f70:	d002      	beq.n	8010f78 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 8010f72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010f74:	2209      	movs	r2, #9
 8010f76:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 8010f78:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010f7c:	221a      	movs	r2, #26
 8010f7e:	fb02 f303 	mul.w	r3, r2, r3
 8010f82:	3308      	adds	r3, #8
 8010f84:	6a3a      	ldr	r2, [r7, #32]
 8010f86:	4413      	add	r3, r2
 8010f88:	3302      	adds	r3, #2
 8010f8a:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8010f8c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8010f8e:	69f8      	ldr	r0, [r7, #28]
 8010f90:	f000 f882 	bl	8011098 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8010f94:	2300      	movs	r3, #0
 8010f96:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 8010f9a:	2300      	movs	r3, #0
 8010f9c:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8010f9e:	e043      	b.n	8011028 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8010fa0:	f107 0316 	add.w	r3, r7, #22
 8010fa4:	4619      	mov	r1, r3
 8010fa6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010fa8:	f000 f9c0 	bl	801132c <USBH_GetNextDesc>
 8010fac:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8010fae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010fb0:	785b      	ldrb	r3, [r3, #1]
 8010fb2:	2b05      	cmp	r3, #5
 8010fb4:	d138      	bne.n	8011028 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 8010fb6:	69fb      	ldr	r3, [r7, #28]
 8010fb8:	795b      	ldrb	r3, [r3, #5]
 8010fba:	2b01      	cmp	r3, #1
 8010fbc:	d113      	bne.n	8010fe6 <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8010fbe:	69fb      	ldr	r3, [r7, #28]
 8010fc0:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 8010fc2:	2b02      	cmp	r3, #2
 8010fc4:	d003      	beq.n	8010fce <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8010fc6:	69fb      	ldr	r3, [r7, #28]
 8010fc8:	799b      	ldrb	r3, [r3, #6]
 8010fca:	2b03      	cmp	r3, #3
 8010fcc:	d10b      	bne.n	8010fe6 <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8010fce:	69fb      	ldr	r3, [r7, #28]
 8010fd0:	79db      	ldrb	r3, [r3, #7]
 8010fd2:	2b00      	cmp	r3, #0
 8010fd4:	d10b      	bne.n	8010fee <USBH_ParseCfgDesc+0x14e>
 8010fd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010fd8:	781b      	ldrb	r3, [r3, #0]
 8010fda:	2b09      	cmp	r3, #9
 8010fdc:	d007      	beq.n	8010fee <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 8010fde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010fe0:	2209      	movs	r2, #9
 8010fe2:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8010fe4:	e003      	b.n	8010fee <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 8010fe6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010fe8:	2207      	movs	r2, #7
 8010fea:	701a      	strb	r2, [r3, #0]
 8010fec:	e000      	b.n	8010ff0 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8010fee:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8010ff0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010ff4:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8010ff8:	3201      	adds	r2, #1
 8010ffa:	00d2      	lsls	r2, r2, #3
 8010ffc:	211a      	movs	r1, #26
 8010ffe:	fb01 f303 	mul.w	r3, r1, r3
 8011002:	4413      	add	r3, r2
 8011004:	3308      	adds	r3, #8
 8011006:	6a3a      	ldr	r2, [r7, #32]
 8011008:	4413      	add	r3, r2
 801100a:	3304      	adds	r3, #4
 801100c:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 801100e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011010:	69b9      	ldr	r1, [r7, #24]
 8011012:	68f8      	ldr	r0, [r7, #12]
 8011014:	f000 f86f 	bl	80110f6 <USBH_ParseEPDesc>
 8011018:	4603      	mov	r3, r0
 801101a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 801101e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8011022:	3301      	adds	r3, #1
 8011024:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8011028:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801102c:	2b01      	cmp	r3, #1
 801102e:	d80a      	bhi.n	8011046 <USBH_ParseCfgDesc+0x1a6>
 8011030:	69fb      	ldr	r3, [r7, #28]
 8011032:	791b      	ldrb	r3, [r3, #4]
 8011034:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8011038:	429a      	cmp	r2, r3
 801103a:	d204      	bcs.n	8011046 <USBH_ParseCfgDesc+0x1a6>
 801103c:	6a3b      	ldr	r3, [r7, #32]
 801103e:	885a      	ldrh	r2, [r3, #2]
 8011040:	8afb      	ldrh	r3, [r7, #22]
 8011042:	429a      	cmp	r2, r3
 8011044:	d8ac      	bhi.n	8010fa0 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 8011046:	69fb      	ldr	r3, [r7, #28]
 8011048:	791b      	ldrb	r3, [r3, #4]
 801104a:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 801104e:	429a      	cmp	r2, r3
 8011050:	d201      	bcs.n	8011056 <USBH_ParseCfgDesc+0x1b6>
        {
          return USBH_NOT_SUPPORTED;
 8011052:	2303      	movs	r3, #3
 8011054:	e01c      	b.n	8011090 <USBH_ParseCfgDesc+0x1f0>
        }

        if_ix++;
 8011056:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801105a:	3301      	adds	r3, #1
 801105c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8011060:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011064:	2b01      	cmp	r3, #1
 8011066:	d805      	bhi.n	8011074 <USBH_ParseCfgDesc+0x1d4>
 8011068:	6a3b      	ldr	r3, [r7, #32]
 801106a:	885a      	ldrh	r2, [r3, #2]
 801106c:	8afb      	ldrh	r3, [r7, #22]
 801106e:	429a      	cmp	r2, r3
 8011070:	f63f af70 	bhi.w	8010f54 <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 8011074:	6a3b      	ldr	r3, [r7, #32]
 8011076:	791b      	ldrb	r3, [r3, #4]
 8011078:	2b02      	cmp	r3, #2
 801107a:	bf28      	it	cs
 801107c:	2302      	movcs	r3, #2
 801107e:	b2db      	uxtb	r3, r3
 8011080:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8011084:	429a      	cmp	r2, r3
 8011086:	d201      	bcs.n	801108c <USBH_ParseCfgDesc+0x1ec>
    {
      return USBH_NOT_SUPPORTED;
 8011088:	2303      	movs	r3, #3
 801108a:	e001      	b.n	8011090 <USBH_ParseCfgDesc+0x1f0>
    }
  }

  return status;
 801108c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8011090:	4618      	mov	r0, r3
 8011092:	3730      	adds	r7, #48	@ 0x30
 8011094:	46bd      	mov	sp, r7
 8011096:	bd80      	pop	{r7, pc}

08011098 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 8011098:	b480      	push	{r7}
 801109a:	b083      	sub	sp, #12
 801109c:	af00      	add	r7, sp, #0
 801109e:	6078      	str	r0, [r7, #4]
 80110a0:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 80110a2:	683b      	ldr	r3, [r7, #0]
 80110a4:	781a      	ldrb	r2, [r3, #0]
 80110a6:	687b      	ldr	r3, [r7, #4]
 80110a8:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 80110aa:	683b      	ldr	r3, [r7, #0]
 80110ac:	785a      	ldrb	r2, [r3, #1]
 80110ae:	687b      	ldr	r3, [r7, #4]
 80110b0:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 80110b2:	683b      	ldr	r3, [r7, #0]
 80110b4:	789a      	ldrb	r2, [r3, #2]
 80110b6:	687b      	ldr	r3, [r7, #4]
 80110b8:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 80110ba:	683b      	ldr	r3, [r7, #0]
 80110bc:	78da      	ldrb	r2, [r3, #3]
 80110be:	687b      	ldr	r3, [r7, #4]
 80110c0:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 80110c2:	683b      	ldr	r3, [r7, #0]
 80110c4:	791a      	ldrb	r2, [r3, #4]
 80110c6:	687b      	ldr	r3, [r7, #4]
 80110c8:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 80110ca:	683b      	ldr	r3, [r7, #0]
 80110cc:	795a      	ldrb	r2, [r3, #5]
 80110ce:	687b      	ldr	r3, [r7, #4]
 80110d0:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 80110d2:	683b      	ldr	r3, [r7, #0]
 80110d4:	799a      	ldrb	r2, [r3, #6]
 80110d6:	687b      	ldr	r3, [r7, #4]
 80110d8:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 80110da:	683b      	ldr	r3, [r7, #0]
 80110dc:	79da      	ldrb	r2, [r3, #7]
 80110de:	687b      	ldr	r3, [r7, #4]
 80110e0:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 80110e2:	683b      	ldr	r3, [r7, #0]
 80110e4:	7a1a      	ldrb	r2, [r3, #8]
 80110e6:	687b      	ldr	r3, [r7, #4]
 80110e8:	721a      	strb	r2, [r3, #8]
}
 80110ea:	bf00      	nop
 80110ec:	370c      	adds	r7, #12
 80110ee:	46bd      	mov	sp, r7
 80110f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110f4:	4770      	bx	lr

080110f6 <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 80110f6:	b480      	push	{r7}
 80110f8:	b087      	sub	sp, #28
 80110fa:	af00      	add	r7, sp, #0
 80110fc:	60f8      	str	r0, [r7, #12]
 80110fe:	60b9      	str	r1, [r7, #8]
 8011100:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 8011102:	2300      	movs	r3, #0
 8011104:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 8011106:	687b      	ldr	r3, [r7, #4]
 8011108:	781a      	ldrb	r2, [r3, #0]
 801110a:	68bb      	ldr	r3, [r7, #8]
 801110c:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 801110e:	687b      	ldr	r3, [r7, #4]
 8011110:	785a      	ldrb	r2, [r3, #1]
 8011112:	68bb      	ldr	r3, [r7, #8]
 8011114:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 8011116:	687b      	ldr	r3, [r7, #4]
 8011118:	789a      	ldrb	r2, [r3, #2]
 801111a:	68bb      	ldr	r3, [r7, #8]
 801111c:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 801111e:	687b      	ldr	r3, [r7, #4]
 8011120:	78da      	ldrb	r2, [r3, #3]
 8011122:	68bb      	ldr	r3, [r7, #8]
 8011124:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 8011126:	687b      	ldr	r3, [r7, #4]
 8011128:	3304      	adds	r3, #4
 801112a:	781b      	ldrb	r3, [r3, #0]
 801112c:	461a      	mov	r2, r3
 801112e:	687b      	ldr	r3, [r7, #4]
 8011130:	3305      	adds	r3, #5
 8011132:	781b      	ldrb	r3, [r3, #0]
 8011134:	021b      	lsls	r3, r3, #8
 8011136:	b29b      	uxth	r3, r3
 8011138:	4313      	orrs	r3, r2
 801113a:	b29a      	uxth	r2, r3
 801113c:	68bb      	ldr	r3, [r7, #8]
 801113e:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 8011140:	687b      	ldr	r3, [r7, #4]
 8011142:	799a      	ldrb	r2, [r3, #6]
 8011144:	68bb      	ldr	r3, [r7, #8]
 8011146:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8011148:	68bb      	ldr	r3, [r7, #8]
 801114a:	889b      	ldrh	r3, [r3, #4]
 801114c:	2b00      	cmp	r3, #0
 801114e:	d009      	beq.n	8011164 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8011150:	68bb      	ldr	r3, [r7, #8]
 8011152:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8011154:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8011158:	d804      	bhi.n	8011164 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 801115a:	68bb      	ldr	r3, [r7, #8]
 801115c:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 801115e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8011162:	d901      	bls.n	8011168 <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 8011164:	2303      	movs	r3, #3
 8011166:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 8011168:	68fb      	ldr	r3, [r7, #12]
 801116a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 801116e:	2b00      	cmp	r3, #0
 8011170:	d136      	bne.n	80111e0 <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 8011172:	68bb      	ldr	r3, [r7, #8]
 8011174:	78db      	ldrb	r3, [r3, #3]
 8011176:	f003 0303 	and.w	r3, r3, #3
 801117a:	2b02      	cmp	r3, #2
 801117c:	d108      	bne.n	8011190 <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 801117e:	68bb      	ldr	r3, [r7, #8]
 8011180:	889b      	ldrh	r3, [r3, #4]
 8011182:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8011186:	f240 8097 	bls.w	80112b8 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 801118a:	2303      	movs	r3, #3
 801118c:	75fb      	strb	r3, [r7, #23]
 801118e:	e093      	b.n	80112b8 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8011190:	68bb      	ldr	r3, [r7, #8]
 8011192:	78db      	ldrb	r3, [r3, #3]
 8011194:	f003 0303 	and.w	r3, r3, #3
 8011198:	2b00      	cmp	r3, #0
 801119a:	d107      	bne.n	80111ac <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 801119c:	68bb      	ldr	r3, [r7, #8]
 801119e:	889b      	ldrh	r3, [r3, #4]
 80111a0:	2b40      	cmp	r3, #64	@ 0x40
 80111a2:	f240 8089 	bls.w	80112b8 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80111a6:	2303      	movs	r3, #3
 80111a8:	75fb      	strb	r3, [r7, #23]
 80111aa:	e085      	b.n	80112b8 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 80111ac:	68bb      	ldr	r3, [r7, #8]
 80111ae:	78db      	ldrb	r3, [r3, #3]
 80111b0:	f003 0303 	and.w	r3, r3, #3
 80111b4:	2b01      	cmp	r3, #1
 80111b6:	d005      	beq.n	80111c4 <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 80111b8:	68bb      	ldr	r3, [r7, #8]
 80111ba:	78db      	ldrb	r3, [r3, #3]
 80111bc:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 80111c0:	2b03      	cmp	r3, #3
 80111c2:	d10a      	bne.n	80111da <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 80111c4:	68bb      	ldr	r3, [r7, #8]
 80111c6:	799b      	ldrb	r3, [r3, #6]
 80111c8:	2b00      	cmp	r3, #0
 80111ca:	d003      	beq.n	80111d4 <USBH_ParseEPDesc+0xde>
 80111cc:	68bb      	ldr	r3, [r7, #8]
 80111ce:	799b      	ldrb	r3, [r3, #6]
 80111d0:	2b10      	cmp	r3, #16
 80111d2:	d970      	bls.n	80112b6 <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 80111d4:	2303      	movs	r3, #3
 80111d6:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 80111d8:	e06d      	b.n	80112b6 <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 80111da:	2303      	movs	r3, #3
 80111dc:	75fb      	strb	r3, [r7, #23]
 80111de:	e06b      	b.n	80112b8 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 80111e0:	68fb      	ldr	r3, [r7, #12]
 80111e2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80111e6:	2b01      	cmp	r3, #1
 80111e8:	d13c      	bne.n	8011264 <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 80111ea:	68bb      	ldr	r3, [r7, #8]
 80111ec:	78db      	ldrb	r3, [r3, #3]
 80111ee:	f003 0303 	and.w	r3, r3, #3
 80111f2:	2b02      	cmp	r3, #2
 80111f4:	d005      	beq.n	8011202 <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 80111f6:	68bb      	ldr	r3, [r7, #8]
 80111f8:	78db      	ldrb	r3, [r3, #3]
 80111fa:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 80111fe:	2b00      	cmp	r3, #0
 8011200:	d106      	bne.n	8011210 <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8011202:	68bb      	ldr	r3, [r7, #8]
 8011204:	889b      	ldrh	r3, [r3, #4]
 8011206:	2b40      	cmp	r3, #64	@ 0x40
 8011208:	d956      	bls.n	80112b8 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 801120a:	2303      	movs	r3, #3
 801120c:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 801120e:	e053      	b.n	80112b8 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 8011210:	68bb      	ldr	r3, [r7, #8]
 8011212:	78db      	ldrb	r3, [r3, #3]
 8011214:	f003 0303 	and.w	r3, r3, #3
 8011218:	2b01      	cmp	r3, #1
 801121a:	d10e      	bne.n	801123a <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 801121c:	68bb      	ldr	r3, [r7, #8]
 801121e:	799b      	ldrb	r3, [r3, #6]
 8011220:	2b00      	cmp	r3, #0
 8011222:	d007      	beq.n	8011234 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 8011224:	68bb      	ldr	r3, [r7, #8]
 8011226:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 8011228:	2b10      	cmp	r3, #16
 801122a:	d803      	bhi.n	8011234 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 801122c:	68bb      	ldr	r3, [r7, #8]
 801122e:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 8011230:	2b40      	cmp	r3, #64	@ 0x40
 8011232:	d941      	bls.n	80112b8 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8011234:	2303      	movs	r3, #3
 8011236:	75fb      	strb	r3, [r7, #23]
 8011238:	e03e      	b.n	80112b8 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 801123a:	68bb      	ldr	r3, [r7, #8]
 801123c:	78db      	ldrb	r3, [r3, #3]
 801123e:	f003 0303 	and.w	r3, r3, #3
 8011242:	2b03      	cmp	r3, #3
 8011244:	d10b      	bne.n	801125e <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 8011246:	68bb      	ldr	r3, [r7, #8]
 8011248:	799b      	ldrb	r3, [r3, #6]
 801124a:	2b00      	cmp	r3, #0
 801124c:	d004      	beq.n	8011258 <USBH_ParseEPDesc+0x162>
 801124e:	68bb      	ldr	r3, [r7, #8]
 8011250:	889b      	ldrh	r3, [r3, #4]
 8011252:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8011256:	d32f      	bcc.n	80112b8 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8011258:	2303      	movs	r3, #3
 801125a:	75fb      	strb	r3, [r7, #23]
 801125c:	e02c      	b.n	80112b8 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 801125e:	2303      	movs	r3, #3
 8011260:	75fb      	strb	r3, [r7, #23]
 8011262:	e029      	b.n	80112b8 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8011264:	68fb      	ldr	r3, [r7, #12]
 8011266:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 801126a:	2b02      	cmp	r3, #2
 801126c:	d120      	bne.n	80112b0 <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 801126e:	68bb      	ldr	r3, [r7, #8]
 8011270:	78db      	ldrb	r3, [r3, #3]
 8011272:	f003 0303 	and.w	r3, r3, #3
 8011276:	2b00      	cmp	r3, #0
 8011278:	d106      	bne.n	8011288 <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 801127a:	68bb      	ldr	r3, [r7, #8]
 801127c:	889b      	ldrh	r3, [r3, #4]
 801127e:	2b08      	cmp	r3, #8
 8011280:	d01a      	beq.n	80112b8 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8011282:	2303      	movs	r3, #3
 8011284:	75fb      	strb	r3, [r7, #23]
 8011286:	e017      	b.n	80112b8 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8011288:	68bb      	ldr	r3, [r7, #8]
 801128a:	78db      	ldrb	r3, [r3, #3]
 801128c:	f003 0303 	and.w	r3, r3, #3
 8011290:	2b03      	cmp	r3, #3
 8011292:	d10a      	bne.n	80112aa <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 8011294:	68bb      	ldr	r3, [r7, #8]
 8011296:	799b      	ldrb	r3, [r3, #6]
 8011298:	2b00      	cmp	r3, #0
 801129a:	d003      	beq.n	80112a4 <USBH_ParseEPDesc+0x1ae>
 801129c:	68bb      	ldr	r3, [r7, #8]
 801129e:	889b      	ldrh	r3, [r3, #4]
 80112a0:	2b08      	cmp	r3, #8
 80112a2:	d909      	bls.n	80112b8 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80112a4:	2303      	movs	r3, #3
 80112a6:	75fb      	strb	r3, [r7, #23]
 80112a8:	e006      	b.n	80112b8 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 80112aa:	2303      	movs	r3, #3
 80112ac:	75fb      	strb	r3, [r7, #23]
 80112ae:	e003      	b.n	80112b8 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 80112b0:	2303      	movs	r3, #3
 80112b2:	75fb      	strb	r3, [r7, #23]
 80112b4:	e000      	b.n	80112b8 <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 80112b6:	bf00      	nop
  }

  return status;
 80112b8:	7dfb      	ldrb	r3, [r7, #23]
}
 80112ba:	4618      	mov	r0, r3
 80112bc:	371c      	adds	r7, #28
 80112be:	46bd      	mov	sp, r7
 80112c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112c4:	4770      	bx	lr

080112c6 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 80112c6:	b480      	push	{r7}
 80112c8:	b087      	sub	sp, #28
 80112ca:	af00      	add	r7, sp, #0
 80112cc:	60f8      	str	r0, [r7, #12]
 80112ce:	60b9      	str	r1, [r7, #8]
 80112d0:	4613      	mov	r3, r2
 80112d2:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 80112d4:	68fb      	ldr	r3, [r7, #12]
 80112d6:	3301      	adds	r3, #1
 80112d8:	781b      	ldrb	r3, [r3, #0]
 80112da:	2b03      	cmp	r3, #3
 80112dc:	d120      	bne.n	8011320 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 80112de:	68fb      	ldr	r3, [r7, #12]
 80112e0:	781b      	ldrb	r3, [r3, #0]
 80112e2:	1e9a      	subs	r2, r3, #2
 80112e4:	88fb      	ldrh	r3, [r7, #6]
 80112e6:	4293      	cmp	r3, r2
 80112e8:	bf28      	it	cs
 80112ea:	4613      	movcs	r3, r2
 80112ec:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 80112ee:	68fb      	ldr	r3, [r7, #12]
 80112f0:	3302      	adds	r3, #2
 80112f2:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 80112f4:	2300      	movs	r3, #0
 80112f6:	82fb      	strh	r3, [r7, #22]
 80112f8:	e00b      	b.n	8011312 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 80112fa:	8afb      	ldrh	r3, [r7, #22]
 80112fc:	68fa      	ldr	r2, [r7, #12]
 80112fe:	4413      	add	r3, r2
 8011300:	781a      	ldrb	r2, [r3, #0]
 8011302:	68bb      	ldr	r3, [r7, #8]
 8011304:	701a      	strb	r2, [r3, #0]
      pdest++;
 8011306:	68bb      	ldr	r3, [r7, #8]
 8011308:	3301      	adds	r3, #1
 801130a:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 801130c:	8afb      	ldrh	r3, [r7, #22]
 801130e:	3302      	adds	r3, #2
 8011310:	82fb      	strh	r3, [r7, #22]
 8011312:	8afa      	ldrh	r2, [r7, #22]
 8011314:	8abb      	ldrh	r3, [r7, #20]
 8011316:	429a      	cmp	r2, r3
 8011318:	d3ef      	bcc.n	80112fa <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 801131a:	68bb      	ldr	r3, [r7, #8]
 801131c:	2200      	movs	r2, #0
 801131e:	701a      	strb	r2, [r3, #0]
  }
}
 8011320:	bf00      	nop
 8011322:	371c      	adds	r7, #28
 8011324:	46bd      	mov	sp, r7
 8011326:	f85d 7b04 	ldr.w	r7, [sp], #4
 801132a:	4770      	bx	lr

0801132c <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 801132c:	b480      	push	{r7}
 801132e:	b085      	sub	sp, #20
 8011330:	af00      	add	r7, sp, #0
 8011332:	6078      	str	r0, [r7, #4]
 8011334:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8011336:	683b      	ldr	r3, [r7, #0]
 8011338:	881b      	ldrh	r3, [r3, #0]
 801133a:	687a      	ldr	r2, [r7, #4]
 801133c:	7812      	ldrb	r2, [r2, #0]
 801133e:	4413      	add	r3, r2
 8011340:	b29a      	uxth	r2, r3
 8011342:	683b      	ldr	r3, [r7, #0]
 8011344:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8011346:	687b      	ldr	r3, [r7, #4]
 8011348:	781b      	ldrb	r3, [r3, #0]
 801134a:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 801134c:	687b      	ldr	r3, [r7, #4]
 801134e:	4413      	add	r3, r2
 8011350:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8011352:	68fb      	ldr	r3, [r7, #12]
}
 8011354:	4618      	mov	r0, r3
 8011356:	3714      	adds	r7, #20
 8011358:	46bd      	mov	sp, r7
 801135a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801135e:	4770      	bx	lr

08011360 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8011360:	b580      	push	{r7, lr}
 8011362:	b086      	sub	sp, #24
 8011364:	af00      	add	r7, sp, #0
 8011366:	60f8      	str	r0, [r7, #12]
 8011368:	60b9      	str	r1, [r7, #8]
 801136a:	4613      	mov	r3, r2
 801136c:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 801136e:	2301      	movs	r3, #1
 8011370:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8011372:	68fb      	ldr	r3, [r7, #12]
 8011374:	789b      	ldrb	r3, [r3, #2]
 8011376:	2b01      	cmp	r3, #1
 8011378:	d002      	beq.n	8011380 <USBH_CtlReq+0x20>
 801137a:	2b02      	cmp	r3, #2
 801137c:	d015      	beq.n	80113aa <USBH_CtlReq+0x4a>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 801137e:	e033      	b.n	80113e8 <USBH_CtlReq+0x88>
      phost->Control.buff = buff;
 8011380:	68fb      	ldr	r3, [r7, #12]
 8011382:	68ba      	ldr	r2, [r7, #8]
 8011384:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8011386:	68fb      	ldr	r3, [r7, #12]
 8011388:	88fa      	ldrh	r2, [r7, #6]
 801138a:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 801138c:	68fb      	ldr	r3, [r7, #12]
 801138e:	2201      	movs	r2, #1
 8011390:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8011392:	68fb      	ldr	r3, [r7, #12]
 8011394:	2202      	movs	r2, #2
 8011396:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8011398:	2301      	movs	r3, #1
 801139a:	75fb      	strb	r3, [r7, #23]
      USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 801139c:	2300      	movs	r3, #0
 801139e:	2200      	movs	r2, #0
 80113a0:	2103      	movs	r1, #3
 80113a2:	68f8      	ldr	r0, [r7, #12]
 80113a4:	f7ff fb32 	bl	8010a0c <USBH_OS_PutMessage>
      break;
 80113a8:	e01e      	b.n	80113e8 <USBH_CtlReq+0x88>
      status = USBH_HandleControl(phost);
 80113aa:	68f8      	ldr	r0, [r7, #12]
 80113ac:	f000 f822 	bl	80113f4 <USBH_HandleControl>
 80113b0:	4603      	mov	r3, r0
 80113b2:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 80113b4:	7dfb      	ldrb	r3, [r7, #23]
 80113b6:	2b00      	cmp	r3, #0
 80113b8:	d002      	beq.n	80113c0 <USBH_CtlReq+0x60>
 80113ba:	7dfb      	ldrb	r3, [r7, #23]
 80113bc:	2b03      	cmp	r3, #3
 80113be:	d106      	bne.n	80113ce <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 80113c0:	68fb      	ldr	r3, [r7, #12]
 80113c2:	2201      	movs	r2, #1
 80113c4:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 80113c6:	68fb      	ldr	r3, [r7, #12]
 80113c8:	2200      	movs	r2, #0
 80113ca:	761a      	strb	r2, [r3, #24]
 80113cc:	e005      	b.n	80113da <USBH_CtlReq+0x7a>
      else if (status == USBH_FAIL)
 80113ce:	7dfb      	ldrb	r3, [r7, #23]
 80113d0:	2b02      	cmp	r3, #2
 80113d2:	d102      	bne.n	80113da <USBH_CtlReq+0x7a>
        phost->RequestState = CMD_SEND;
 80113d4:	68fb      	ldr	r3, [r7, #12]
 80113d6:	2201      	movs	r2, #1
 80113d8:	709a      	strb	r2, [r3, #2]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80113da:	2300      	movs	r3, #0
 80113dc:	2200      	movs	r2, #0
 80113de:	2103      	movs	r1, #3
 80113e0:	68f8      	ldr	r0, [r7, #12]
 80113e2:	f7ff fb13 	bl	8010a0c <USBH_OS_PutMessage>
      break;
 80113e6:	bf00      	nop
  }
  return status;
 80113e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80113ea:	4618      	mov	r0, r3
 80113ec:	3718      	adds	r7, #24
 80113ee:	46bd      	mov	sp, r7
 80113f0:	bd80      	pop	{r7, pc}
	...

080113f4 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 80113f4:	b580      	push	{r7, lr}
 80113f6:	b086      	sub	sp, #24
 80113f8:	af02      	add	r7, sp, #8
 80113fa:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 80113fc:	2301      	movs	r3, #1
 80113fe:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8011400:	2300      	movs	r3, #0
 8011402:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8011404:	687b      	ldr	r3, [r7, #4]
 8011406:	7e1b      	ldrb	r3, [r3, #24]
 8011408:	3b01      	subs	r3, #1
 801140a:	2b0a      	cmp	r3, #10
 801140c:	f200 81b2 	bhi.w	8011774 <USBH_HandleControl+0x380>
 8011410:	a201      	add	r2, pc, #4	@ (adr r2, 8011418 <USBH_HandleControl+0x24>)
 8011412:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011416:	bf00      	nop
 8011418:	08011445 	.word	0x08011445
 801141c:	0801145f 	.word	0x0801145f
 8011420:	080114e1 	.word	0x080114e1
 8011424:	08011507 	.word	0x08011507
 8011428:	08011565 	.word	0x08011565
 801142c:	0801158f 	.word	0x0801158f
 8011430:	08011611 	.word	0x08011611
 8011434:	08011633 	.word	0x08011633
 8011438:	08011695 	.word	0x08011695
 801143c:	080116bb 	.word	0x080116bb
 8011440:	0801171d 	.word	0x0801171d
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8011444:	687b      	ldr	r3, [r7, #4]
 8011446:	f103 0110 	add.w	r1, r3, #16
 801144a:	687b      	ldr	r3, [r7, #4]
 801144c:	795b      	ldrb	r3, [r3, #5]
 801144e:	461a      	mov	r2, r3
 8011450:	6878      	ldr	r0, [r7, #4]
 8011452:	f000 f99f 	bl	8011794 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8011456:	687b      	ldr	r3, [r7, #4]
 8011458:	2202      	movs	r2, #2
 801145a:	761a      	strb	r2, [r3, #24]
      break;
 801145c:	e195      	b.n	801178a <USBH_HandleControl+0x396>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 801145e:	687b      	ldr	r3, [r7, #4]
 8011460:	795b      	ldrb	r3, [r3, #5]
 8011462:	4619      	mov	r1, r3
 8011464:	6878      	ldr	r0, [r7, #4]
 8011466:	f003 f8f3 	bl	8014650 <USBH_LL_GetURBState>
 801146a:	4603      	mov	r3, r0
 801146c:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 801146e:	7bbb      	ldrb	r3, [r7, #14]
 8011470:	2b01      	cmp	r3, #1
 8011472:	d124      	bne.n	80114be <USBH_HandleControl+0xca>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8011474:	687b      	ldr	r3, [r7, #4]
 8011476:	7c1b      	ldrb	r3, [r3, #16]
 8011478:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 801147c:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 801147e:	687b      	ldr	r3, [r7, #4]
 8011480:	8adb      	ldrh	r3, [r3, #22]
 8011482:	2b00      	cmp	r3, #0
 8011484:	d00a      	beq.n	801149c <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 8011486:	7b7b      	ldrb	r3, [r7, #13]
 8011488:	2b80      	cmp	r3, #128	@ 0x80
 801148a:	d103      	bne.n	8011494 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 801148c:	687b      	ldr	r3, [r7, #4]
 801148e:	2203      	movs	r2, #3
 8011490:	761a      	strb	r2, [r3, #24]
 8011492:	e00d      	b.n	80114b0 <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_DATA_OUT;
 8011494:	687b      	ldr	r3, [r7, #4]
 8011496:	2205      	movs	r2, #5
 8011498:	761a      	strb	r2, [r3, #24]
 801149a:	e009      	b.n	80114b0 <USBH_HandleControl+0xbc>
        }
        /* No DATA stage */
        else
        {
          /* If there is No Data Transfer Stage */
          if (direction == USB_D2H)
 801149c:	7b7b      	ldrb	r3, [r7, #13]
 801149e:	2b80      	cmp	r3, #128	@ 0x80
 80114a0:	d103      	bne.n	80114aa <USBH_HandleControl+0xb6>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_STATUS_OUT;
 80114a2:	687b      	ldr	r3, [r7, #4]
 80114a4:	2209      	movs	r2, #9
 80114a6:	761a      	strb	r2, [r3, #24]
 80114a8:	e002      	b.n	80114b0 <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_STATUS_IN;
 80114aa:	687b      	ldr	r3, [r7, #4]
 80114ac:	2207      	movs	r2, #7
 80114ae:	761a      	strb	r2, [r3, #24]
          }
        }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80114b0:	2300      	movs	r3, #0
 80114b2:	2200      	movs	r2, #0
 80114b4:	2103      	movs	r1, #3
 80114b6:	6878      	ldr	r0, [r7, #4]
 80114b8:	f7ff faa8 	bl	8010a0c <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 80114bc:	e15c      	b.n	8011778 <USBH_HandleControl+0x384>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 80114be:	7bbb      	ldrb	r3, [r7, #14]
 80114c0:	2b04      	cmp	r3, #4
 80114c2:	d003      	beq.n	80114cc <USBH_HandleControl+0xd8>
 80114c4:	7bbb      	ldrb	r3, [r7, #14]
 80114c6:	2b02      	cmp	r3, #2
 80114c8:	f040 8156 	bne.w	8011778 <USBH_HandleControl+0x384>
          phost->Control.state = CTRL_ERROR;
 80114cc:	687b      	ldr	r3, [r7, #4]
 80114ce:	220b      	movs	r2, #11
 80114d0:	761a      	strb	r2, [r3, #24]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80114d2:	2300      	movs	r3, #0
 80114d4:	2200      	movs	r2, #0
 80114d6:	2103      	movs	r1, #3
 80114d8:	6878      	ldr	r0, [r7, #4]
 80114da:	f7ff fa97 	bl	8010a0c <USBH_OS_PutMessage>
      break;
 80114de:	e14b      	b.n	8011778 <USBH_HandleControl+0x384>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 80114e0:	687b      	ldr	r3, [r7, #4]
 80114e2:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 80114e6:	b29a      	uxth	r2, r3
 80114e8:	687b      	ldr	r3, [r7, #4]
 80114ea:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 80114ec:	687b      	ldr	r3, [r7, #4]
 80114ee:	6899      	ldr	r1, [r3, #8]
 80114f0:	687b      	ldr	r3, [r7, #4]
 80114f2:	899a      	ldrh	r2, [r3, #12]
 80114f4:	687b      	ldr	r3, [r7, #4]
 80114f6:	791b      	ldrb	r3, [r3, #4]
 80114f8:	6878      	ldr	r0, [r7, #4]
 80114fa:	f000 f98a 	bl	8011812 <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 80114fe:	687b      	ldr	r3, [r7, #4]
 8011500:	2204      	movs	r2, #4
 8011502:	761a      	strb	r2, [r3, #24]
      break;
 8011504:	e141      	b.n	801178a <USBH_HandleControl+0x396>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8011506:	687b      	ldr	r3, [r7, #4]
 8011508:	791b      	ldrb	r3, [r3, #4]
 801150a:	4619      	mov	r1, r3
 801150c:	6878      	ldr	r0, [r7, #4]
 801150e:	f003 f89f 	bl	8014650 <USBH_LL_GetURBState>
 8011512:	4603      	mov	r3, r0
 8011514:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8011516:	7bbb      	ldrb	r3, [r7, #14]
 8011518:	2b01      	cmp	r3, #1
 801151a:	d109      	bne.n	8011530 <USBH_HandleControl+0x13c>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 801151c:	687b      	ldr	r3, [r7, #4]
 801151e:	2209      	movs	r2, #9
 8011520:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8011522:	2300      	movs	r3, #0
 8011524:	2200      	movs	r2, #0
 8011526:	2103      	movs	r1, #3
 8011528:	6878      	ldr	r0, [r7, #4]
 801152a:	f7ff fa6f 	bl	8010a0c <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 801152e:	e125      	b.n	801177c <USBH_HandleControl+0x388>
      else if (URB_Status == USBH_URB_STALL)
 8011530:	7bbb      	ldrb	r3, [r7, #14]
 8011532:	2b05      	cmp	r3, #5
 8011534:	d108      	bne.n	8011548 <USBH_HandleControl+0x154>
        status = USBH_NOT_SUPPORTED;
 8011536:	2303      	movs	r3, #3
 8011538:	73fb      	strb	r3, [r7, #15]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 801153a:	2300      	movs	r3, #0
 801153c:	2200      	movs	r2, #0
 801153e:	2103      	movs	r1, #3
 8011540:	6878      	ldr	r0, [r7, #4]
 8011542:	f7ff fa63 	bl	8010a0c <USBH_OS_PutMessage>
      break;
 8011546:	e119      	b.n	801177c <USBH_HandleControl+0x388>
        if (URB_Status == USBH_URB_ERROR)
 8011548:	7bbb      	ldrb	r3, [r7, #14]
 801154a:	2b04      	cmp	r3, #4
 801154c:	f040 8116 	bne.w	801177c <USBH_HandleControl+0x388>
          phost->Control.state = CTRL_ERROR;
 8011550:	687b      	ldr	r3, [r7, #4]
 8011552:	220b      	movs	r2, #11
 8011554:	761a      	strb	r2, [r3, #24]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8011556:	2300      	movs	r3, #0
 8011558:	2200      	movs	r2, #0
 801155a:	2103      	movs	r1, #3
 801155c:	6878      	ldr	r0, [r7, #4]
 801155e:	f7ff fa55 	bl	8010a0c <USBH_OS_PutMessage>
      break;
 8011562:	e10b      	b.n	801177c <USBH_HandleControl+0x388>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8011564:	687b      	ldr	r3, [r7, #4]
 8011566:	6899      	ldr	r1, [r3, #8]
 8011568:	687b      	ldr	r3, [r7, #4]
 801156a:	899a      	ldrh	r2, [r3, #12]
 801156c:	687b      	ldr	r3, [r7, #4]
 801156e:	795b      	ldrb	r3, [r3, #5]
 8011570:	2001      	movs	r0, #1
 8011572:	9000      	str	r0, [sp, #0]
 8011574:	6878      	ldr	r0, [r7, #4]
 8011576:	f000 f927 	bl	80117c8 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 801157a:	687b      	ldr	r3, [r7, #4]
 801157c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8011580:	b29a      	uxth	r2, r3
 8011582:	687b      	ldr	r3, [r7, #4]
 8011584:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8011586:	687b      	ldr	r3, [r7, #4]
 8011588:	2206      	movs	r2, #6
 801158a:	761a      	strb	r2, [r3, #24]
      break;
 801158c:	e0fd      	b.n	801178a <USBH_HandleControl+0x396>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 801158e:	687b      	ldr	r3, [r7, #4]
 8011590:	795b      	ldrb	r3, [r3, #5]
 8011592:	4619      	mov	r1, r3
 8011594:	6878      	ldr	r0, [r7, #4]
 8011596:	f003 f85b 	bl	8014650 <USBH_LL_GetURBState>
 801159a:	4603      	mov	r3, r0
 801159c:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 801159e:	7bbb      	ldrb	r3, [r7, #14]
 80115a0:	2b01      	cmp	r3, #1
 80115a2:	d109      	bne.n	80115b8 <USBH_HandleControl+0x1c4>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 80115a4:	687b      	ldr	r3, [r7, #4]
 80115a6:	2207      	movs	r2, #7
 80115a8:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80115aa:	2300      	movs	r3, #0
 80115ac:	2200      	movs	r2, #0
 80115ae:	2103      	movs	r1, #3
 80115b0:	6878      	ldr	r0, [r7, #4]
 80115b2:	f7ff fa2b 	bl	8010a0c <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 80115b6:	e0e3      	b.n	8011780 <USBH_HandleControl+0x38c>
      else if (URB_Status == USBH_URB_STALL)
 80115b8:	7bbb      	ldrb	r3, [r7, #14]
 80115ba:	2b05      	cmp	r3, #5
 80115bc:	d10b      	bne.n	80115d6 <USBH_HandleControl+0x1e2>
        phost->Control.state = CTRL_STALLED;
 80115be:	687b      	ldr	r3, [r7, #4]
 80115c0:	220c      	movs	r2, #12
 80115c2:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 80115c4:	2303      	movs	r3, #3
 80115c6:	73fb      	strb	r3, [r7, #15]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80115c8:	2300      	movs	r3, #0
 80115ca:	2200      	movs	r2, #0
 80115cc:	2103      	movs	r1, #3
 80115ce:	6878      	ldr	r0, [r7, #4]
 80115d0:	f7ff fa1c 	bl	8010a0c <USBH_OS_PutMessage>
      break;
 80115d4:	e0d4      	b.n	8011780 <USBH_HandleControl+0x38c>
      else if (URB_Status == USBH_URB_NOTREADY)
 80115d6:	7bbb      	ldrb	r3, [r7, #14]
 80115d8:	2b02      	cmp	r3, #2
 80115da:	d109      	bne.n	80115f0 <USBH_HandleControl+0x1fc>
        phost->Control.state = CTRL_DATA_OUT;
 80115dc:	687b      	ldr	r3, [r7, #4]
 80115de:	2205      	movs	r2, #5
 80115e0:	761a      	strb	r2, [r3, #24]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80115e2:	2300      	movs	r3, #0
 80115e4:	2200      	movs	r2, #0
 80115e6:	2103      	movs	r1, #3
 80115e8:	6878      	ldr	r0, [r7, #4]
 80115ea:	f7ff fa0f 	bl	8010a0c <USBH_OS_PutMessage>
      break;
 80115ee:	e0c7      	b.n	8011780 <USBH_HandleControl+0x38c>
        if (URB_Status == USBH_URB_ERROR)
 80115f0:	7bbb      	ldrb	r3, [r7, #14]
 80115f2:	2b04      	cmp	r3, #4
 80115f4:	f040 80c4 	bne.w	8011780 <USBH_HandleControl+0x38c>
          phost->Control.state = CTRL_ERROR;
 80115f8:	687b      	ldr	r3, [r7, #4]
 80115fa:	220b      	movs	r2, #11
 80115fc:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 80115fe:	2302      	movs	r3, #2
 8011600:	73fb      	strb	r3, [r7, #15]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8011602:	2300      	movs	r3, #0
 8011604:	2200      	movs	r2, #0
 8011606:	2103      	movs	r1, #3
 8011608:	6878      	ldr	r0, [r7, #4]
 801160a:	f7ff f9ff 	bl	8010a0c <USBH_OS_PutMessage>
      break;
 801160e:	e0b7      	b.n	8011780 <USBH_HandleControl+0x38c>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 8011610:	687b      	ldr	r3, [r7, #4]
 8011612:	791b      	ldrb	r3, [r3, #4]
 8011614:	2200      	movs	r2, #0
 8011616:	2100      	movs	r1, #0
 8011618:	6878      	ldr	r0, [r7, #4]
 801161a:	f000 f8fa 	bl	8011812 <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 801161e:	687b      	ldr	r3, [r7, #4]
 8011620:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8011624:	b29a      	uxth	r2, r3
 8011626:	687b      	ldr	r3, [r7, #4]
 8011628:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 801162a:	687b      	ldr	r3, [r7, #4]
 801162c:	2208      	movs	r2, #8
 801162e:	761a      	strb	r2, [r3, #24]

      break;
 8011630:	e0ab      	b.n	801178a <USBH_HandleControl+0x396>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8011632:	687b      	ldr	r3, [r7, #4]
 8011634:	791b      	ldrb	r3, [r3, #4]
 8011636:	4619      	mov	r1, r3
 8011638:	6878      	ldr	r0, [r7, #4]
 801163a:	f003 f809 	bl	8014650 <USBH_LL_GetURBState>
 801163e:	4603      	mov	r3, r0
 8011640:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8011642:	7bbb      	ldrb	r3, [r7, #14]
 8011644:	2b01      	cmp	r3, #1
 8011646:	d10b      	bne.n	8011660 <USBH_HandleControl+0x26c>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8011648:	687b      	ldr	r3, [r7, #4]
 801164a:	220d      	movs	r2, #13
 801164c:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 801164e:	2300      	movs	r3, #0
 8011650:	73fb      	strb	r3, [r7, #15]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8011652:	2300      	movs	r3, #0
 8011654:	2200      	movs	r2, #0
 8011656:	2103      	movs	r1, #3
 8011658:	6878      	ldr	r0, [r7, #4]
 801165a:	f7ff f9d7 	bl	8010a0c <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 801165e:	e091      	b.n	8011784 <USBH_HandleControl+0x390>
      else if (URB_Status == USBH_URB_ERROR)
 8011660:	7bbb      	ldrb	r3, [r7, #14]
 8011662:	2b04      	cmp	r3, #4
 8011664:	d109      	bne.n	801167a <USBH_HandleControl+0x286>
        phost->Control.state = CTRL_ERROR;
 8011666:	687b      	ldr	r3, [r7, #4]
 8011668:	220b      	movs	r2, #11
 801166a:	761a      	strb	r2, [r3, #24]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 801166c:	2300      	movs	r3, #0
 801166e:	2200      	movs	r2, #0
 8011670:	2103      	movs	r1, #3
 8011672:	6878      	ldr	r0, [r7, #4]
 8011674:	f7ff f9ca 	bl	8010a0c <USBH_OS_PutMessage>
      break;
 8011678:	e084      	b.n	8011784 <USBH_HandleControl+0x390>
        if (URB_Status == USBH_URB_STALL)
 801167a:	7bbb      	ldrb	r3, [r7, #14]
 801167c:	2b05      	cmp	r3, #5
 801167e:	f040 8081 	bne.w	8011784 <USBH_HandleControl+0x390>
          status = USBH_NOT_SUPPORTED;
 8011682:	2303      	movs	r3, #3
 8011684:	73fb      	strb	r3, [r7, #15]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8011686:	2300      	movs	r3, #0
 8011688:	2200      	movs	r2, #0
 801168a:	2103      	movs	r1, #3
 801168c:	6878      	ldr	r0, [r7, #4]
 801168e:	f7ff f9bd 	bl	8010a0c <USBH_OS_PutMessage>
      break;
 8011692:	e077      	b.n	8011784 <USBH_HandleControl+0x390>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 8011694:	687b      	ldr	r3, [r7, #4]
 8011696:	795b      	ldrb	r3, [r3, #5]
 8011698:	2201      	movs	r2, #1
 801169a:	9200      	str	r2, [sp, #0]
 801169c:	2200      	movs	r2, #0
 801169e:	2100      	movs	r1, #0
 80116a0:	6878      	ldr	r0, [r7, #4]
 80116a2:	f000 f891 	bl	80117c8 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 80116a6:	687b      	ldr	r3, [r7, #4]
 80116a8:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 80116ac:	b29a      	uxth	r2, r3
 80116ae:	687b      	ldr	r3, [r7, #4]
 80116b0:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 80116b2:	687b      	ldr	r3, [r7, #4]
 80116b4:	220a      	movs	r2, #10
 80116b6:	761a      	strb	r2, [r3, #24]
      break;
 80116b8:	e067      	b.n	801178a <USBH_HandleControl+0x396>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80116ba:	687b      	ldr	r3, [r7, #4]
 80116bc:	795b      	ldrb	r3, [r3, #5]
 80116be:	4619      	mov	r1, r3
 80116c0:	6878      	ldr	r0, [r7, #4]
 80116c2:	f002 ffc5 	bl	8014650 <USBH_LL_GetURBState>
 80116c6:	4603      	mov	r3, r0
 80116c8:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 80116ca:	7bbb      	ldrb	r3, [r7, #14]
 80116cc:	2b01      	cmp	r3, #1
 80116ce:	d10b      	bne.n	80116e8 <USBH_HandleControl+0x2f4>
      {
        status = USBH_OK;
 80116d0:	2300      	movs	r3, #0
 80116d2:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 80116d4:	687b      	ldr	r3, [r7, #4]
 80116d6:	220d      	movs	r2, #13
 80116d8:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80116da:	2300      	movs	r3, #0
 80116dc:	2200      	movs	r2, #0
 80116de:	2103      	movs	r1, #3
 80116e0:	6878      	ldr	r0, [r7, #4]
 80116e2:	f7ff f993 	bl	8010a0c <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 80116e6:	e04f      	b.n	8011788 <USBH_HandleControl+0x394>
      else if (URB_Status == USBH_URB_NOTREADY)
 80116e8:	7bbb      	ldrb	r3, [r7, #14]
 80116ea:	2b02      	cmp	r3, #2
 80116ec:	d109      	bne.n	8011702 <USBH_HandleControl+0x30e>
        phost->Control.state = CTRL_STATUS_OUT;
 80116ee:	687b      	ldr	r3, [r7, #4]
 80116f0:	2209      	movs	r2, #9
 80116f2:	761a      	strb	r2, [r3, #24]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80116f4:	2300      	movs	r3, #0
 80116f6:	2200      	movs	r2, #0
 80116f8:	2103      	movs	r1, #3
 80116fa:	6878      	ldr	r0, [r7, #4]
 80116fc:	f7ff f986 	bl	8010a0c <USBH_OS_PutMessage>
      break;
 8011700:	e042      	b.n	8011788 <USBH_HandleControl+0x394>
        if (URB_Status == USBH_URB_ERROR)
 8011702:	7bbb      	ldrb	r3, [r7, #14]
 8011704:	2b04      	cmp	r3, #4
 8011706:	d13f      	bne.n	8011788 <USBH_HandleControl+0x394>
          phost->Control.state = CTRL_ERROR;
 8011708:	687b      	ldr	r3, [r7, #4]
 801170a:	220b      	movs	r2, #11
 801170c:	761a      	strb	r2, [r3, #24]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 801170e:	2300      	movs	r3, #0
 8011710:	2200      	movs	r2, #0
 8011712:	2103      	movs	r1, #3
 8011714:	6878      	ldr	r0, [r7, #4]
 8011716:	f7ff f979 	bl	8010a0c <USBH_OS_PutMessage>
      break;
 801171a:	e035      	b.n	8011788 <USBH_HandleControl+0x394>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 801171c:	687b      	ldr	r3, [r7, #4]
 801171e:	7e5b      	ldrb	r3, [r3, #25]
 8011720:	3301      	adds	r3, #1
 8011722:	b2da      	uxtb	r2, r3
 8011724:	687b      	ldr	r3, [r7, #4]
 8011726:	765a      	strb	r2, [r3, #25]
 8011728:	687b      	ldr	r3, [r7, #4]
 801172a:	7e5b      	ldrb	r3, [r3, #25]
 801172c:	2b02      	cmp	r3, #2
 801172e:	d806      	bhi.n	801173e <USBH_HandleControl+0x34a>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8011730:	687b      	ldr	r3, [r7, #4]
 8011732:	2201      	movs	r2, #1
 8011734:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8011736:	687b      	ldr	r3, [r7, #4]
 8011738:	2201      	movs	r2, #1
 801173a:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 801173c:	e025      	b.n	801178a <USBH_HandleControl+0x396>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 801173e:	687b      	ldr	r3, [r7, #4]
 8011740:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8011744:	2106      	movs	r1, #6
 8011746:	6878      	ldr	r0, [r7, #4]
 8011748:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 801174a:	687b      	ldr	r3, [r7, #4]
 801174c:	2200      	movs	r2, #0
 801174e:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8011750:	687b      	ldr	r3, [r7, #4]
 8011752:	795b      	ldrb	r3, [r3, #5]
 8011754:	4619      	mov	r1, r3
 8011756:	6878      	ldr	r0, [r7, #4]
 8011758:	f000 f90c 	bl	8011974 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 801175c:	687b      	ldr	r3, [r7, #4]
 801175e:	791b      	ldrb	r3, [r3, #4]
 8011760:	4619      	mov	r1, r3
 8011762:	6878      	ldr	r0, [r7, #4]
 8011764:	f000 f906 	bl	8011974 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8011768:	687b      	ldr	r3, [r7, #4]
 801176a:	2200      	movs	r2, #0
 801176c:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 801176e:	2302      	movs	r3, #2
 8011770:	73fb      	strb	r3, [r7, #15]
      break;
 8011772:	e00a      	b.n	801178a <USBH_HandleControl+0x396>

    default:
      break;
 8011774:	bf00      	nop
 8011776:	e008      	b.n	801178a <USBH_HandleControl+0x396>
      break;
 8011778:	bf00      	nop
 801177a:	e006      	b.n	801178a <USBH_HandleControl+0x396>
      break;
 801177c:	bf00      	nop
 801177e:	e004      	b.n	801178a <USBH_HandleControl+0x396>
      break;
 8011780:	bf00      	nop
 8011782:	e002      	b.n	801178a <USBH_HandleControl+0x396>
      break;
 8011784:	bf00      	nop
 8011786:	e000      	b.n	801178a <USBH_HandleControl+0x396>
      break;
 8011788:	bf00      	nop
  }

  return status;
 801178a:	7bfb      	ldrb	r3, [r7, #15]
}
 801178c:	4618      	mov	r0, r3
 801178e:	3710      	adds	r7, #16
 8011790:	46bd      	mov	sp, r7
 8011792:	bd80      	pop	{r7, pc}

08011794 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8011794:	b580      	push	{r7, lr}
 8011796:	b088      	sub	sp, #32
 8011798:	af04      	add	r7, sp, #16
 801179a:	60f8      	str	r0, [r7, #12]
 801179c:	60b9      	str	r1, [r7, #8]
 801179e:	4613      	mov	r3, r2
 80117a0:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80117a2:	79f9      	ldrb	r1, [r7, #7]
 80117a4:	2300      	movs	r3, #0
 80117a6:	9303      	str	r3, [sp, #12]
 80117a8:	2308      	movs	r3, #8
 80117aa:	9302      	str	r3, [sp, #8]
 80117ac:	68bb      	ldr	r3, [r7, #8]
 80117ae:	9301      	str	r3, [sp, #4]
 80117b0:	2300      	movs	r3, #0
 80117b2:	9300      	str	r3, [sp, #0]
 80117b4:	2300      	movs	r3, #0
 80117b6:	2200      	movs	r2, #0
 80117b8:	68f8      	ldr	r0, [r7, #12]
 80117ba:	f002 ff18 	bl	80145ee <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 80117be:	2300      	movs	r3, #0
}
 80117c0:	4618      	mov	r0, r3
 80117c2:	3710      	adds	r7, #16
 80117c4:	46bd      	mov	sp, r7
 80117c6:	bd80      	pop	{r7, pc}

080117c8 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 80117c8:	b580      	push	{r7, lr}
 80117ca:	b088      	sub	sp, #32
 80117cc:	af04      	add	r7, sp, #16
 80117ce:	60f8      	str	r0, [r7, #12]
 80117d0:	60b9      	str	r1, [r7, #8]
 80117d2:	4611      	mov	r1, r2
 80117d4:	461a      	mov	r2, r3
 80117d6:	460b      	mov	r3, r1
 80117d8:	80fb      	strh	r3, [r7, #6]
 80117da:	4613      	mov	r3, r2
 80117dc:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 80117de:	68fb      	ldr	r3, [r7, #12]
 80117e0:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80117e4:	2b00      	cmp	r3, #0
 80117e6:	d001      	beq.n	80117ec <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 80117e8:	2300      	movs	r3, #0
 80117ea:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80117ec:	7979      	ldrb	r1, [r7, #5]
 80117ee:	7e3b      	ldrb	r3, [r7, #24]
 80117f0:	9303      	str	r3, [sp, #12]
 80117f2:	88fb      	ldrh	r3, [r7, #6]
 80117f4:	9302      	str	r3, [sp, #8]
 80117f6:	68bb      	ldr	r3, [r7, #8]
 80117f8:	9301      	str	r3, [sp, #4]
 80117fa:	2301      	movs	r3, #1
 80117fc:	9300      	str	r3, [sp, #0]
 80117fe:	2300      	movs	r3, #0
 8011800:	2200      	movs	r2, #0
 8011802:	68f8      	ldr	r0, [r7, #12]
 8011804:	f002 fef3 	bl	80145ee <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8011808:	2300      	movs	r3, #0
}
 801180a:	4618      	mov	r0, r3
 801180c:	3710      	adds	r7, #16
 801180e:	46bd      	mov	sp, r7
 8011810:	bd80      	pop	{r7, pc}

08011812 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 8011812:	b580      	push	{r7, lr}
 8011814:	b088      	sub	sp, #32
 8011816:	af04      	add	r7, sp, #16
 8011818:	60f8      	str	r0, [r7, #12]
 801181a:	60b9      	str	r1, [r7, #8]
 801181c:	4611      	mov	r1, r2
 801181e:	461a      	mov	r2, r3
 8011820:	460b      	mov	r3, r1
 8011822:	80fb      	strh	r3, [r7, #6]
 8011824:	4613      	mov	r3, r2
 8011826:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8011828:	7979      	ldrb	r1, [r7, #5]
 801182a:	2300      	movs	r3, #0
 801182c:	9303      	str	r3, [sp, #12]
 801182e:	88fb      	ldrh	r3, [r7, #6]
 8011830:	9302      	str	r3, [sp, #8]
 8011832:	68bb      	ldr	r3, [r7, #8]
 8011834:	9301      	str	r3, [sp, #4]
 8011836:	2301      	movs	r3, #1
 8011838:	9300      	str	r3, [sp, #0]
 801183a:	2300      	movs	r3, #0
 801183c:	2201      	movs	r2, #1
 801183e:	68f8      	ldr	r0, [r7, #12]
 8011840:	f002 fed5 	bl	80145ee <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8011844:	2300      	movs	r3, #0

}
 8011846:	4618      	mov	r0, r3
 8011848:	3710      	adds	r7, #16
 801184a:	46bd      	mov	sp, r7
 801184c:	bd80      	pop	{r7, pc}

0801184e <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 801184e:	b580      	push	{r7, lr}
 8011850:	b088      	sub	sp, #32
 8011852:	af04      	add	r7, sp, #16
 8011854:	60f8      	str	r0, [r7, #12]
 8011856:	60b9      	str	r1, [r7, #8]
 8011858:	4611      	mov	r1, r2
 801185a:	461a      	mov	r2, r3
 801185c:	460b      	mov	r3, r1
 801185e:	80fb      	strh	r3, [r7, #6]
 8011860:	4613      	mov	r3, r2
 8011862:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8011864:	68fb      	ldr	r3, [r7, #12]
 8011866:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 801186a:	2b00      	cmp	r3, #0
 801186c:	d001      	beq.n	8011872 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 801186e:	2300      	movs	r3, #0
 8011870:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8011872:	7979      	ldrb	r1, [r7, #5]
 8011874:	7e3b      	ldrb	r3, [r7, #24]
 8011876:	9303      	str	r3, [sp, #12]
 8011878:	88fb      	ldrh	r3, [r7, #6]
 801187a:	9302      	str	r3, [sp, #8]
 801187c:	68bb      	ldr	r3, [r7, #8]
 801187e:	9301      	str	r3, [sp, #4]
 8011880:	2301      	movs	r3, #1
 8011882:	9300      	str	r3, [sp, #0]
 8011884:	2302      	movs	r3, #2
 8011886:	2200      	movs	r2, #0
 8011888:	68f8      	ldr	r0, [r7, #12]
 801188a:	f002 feb0 	bl	80145ee <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 801188e:	2300      	movs	r3, #0
}
 8011890:	4618      	mov	r0, r3
 8011892:	3710      	adds	r7, #16
 8011894:	46bd      	mov	sp, r7
 8011896:	bd80      	pop	{r7, pc}

08011898 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 8011898:	b580      	push	{r7, lr}
 801189a:	b088      	sub	sp, #32
 801189c:	af04      	add	r7, sp, #16
 801189e:	60f8      	str	r0, [r7, #12]
 80118a0:	60b9      	str	r1, [r7, #8]
 80118a2:	4611      	mov	r1, r2
 80118a4:	461a      	mov	r2, r3
 80118a6:	460b      	mov	r3, r1
 80118a8:	80fb      	strh	r3, [r7, #6]
 80118aa:	4613      	mov	r3, r2
 80118ac:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80118ae:	7979      	ldrb	r1, [r7, #5]
 80118b0:	2300      	movs	r3, #0
 80118b2:	9303      	str	r3, [sp, #12]
 80118b4:	88fb      	ldrh	r3, [r7, #6]
 80118b6:	9302      	str	r3, [sp, #8]
 80118b8:	68bb      	ldr	r3, [r7, #8]
 80118ba:	9301      	str	r3, [sp, #4]
 80118bc:	2301      	movs	r3, #1
 80118be:	9300      	str	r3, [sp, #0]
 80118c0:	2302      	movs	r3, #2
 80118c2:	2201      	movs	r2, #1
 80118c4:	68f8      	ldr	r0, [r7, #12]
 80118c6:	f002 fe92 	bl	80145ee <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 80118ca:	2300      	movs	r3, #0
}
 80118cc:	4618      	mov	r0, r3
 80118ce:	3710      	adds	r7, #16
 80118d0:	46bd      	mov	sp, r7
 80118d2:	bd80      	pop	{r7, pc}

080118d4 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80118d4:	b580      	push	{r7, lr}
 80118d6:	b086      	sub	sp, #24
 80118d8:	af04      	add	r7, sp, #16
 80118da:	6078      	str	r0, [r7, #4]
 80118dc:	4608      	mov	r0, r1
 80118de:	4611      	mov	r1, r2
 80118e0:	461a      	mov	r2, r3
 80118e2:	4603      	mov	r3, r0
 80118e4:	70fb      	strb	r3, [r7, #3]
 80118e6:	460b      	mov	r3, r1
 80118e8:	70bb      	strb	r3, [r7, #2]
 80118ea:	4613      	mov	r3, r2
 80118ec:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 80118ee:	7878      	ldrb	r0, [r7, #1]
 80118f0:	78ba      	ldrb	r2, [r7, #2]
 80118f2:	78f9      	ldrb	r1, [r7, #3]
 80118f4:	8b3b      	ldrh	r3, [r7, #24]
 80118f6:	9302      	str	r3, [sp, #8]
 80118f8:	7d3b      	ldrb	r3, [r7, #20]
 80118fa:	9301      	str	r3, [sp, #4]
 80118fc:	7c3b      	ldrb	r3, [r7, #16]
 80118fe:	9300      	str	r3, [sp, #0]
 8011900:	4603      	mov	r3, r0
 8011902:	6878      	ldr	r0, [r7, #4]
 8011904:	f002 fe37 	bl	8014576 <USBH_LL_OpenPipe>

  return USBH_OK;
 8011908:	2300      	movs	r3, #0
}
 801190a:	4618      	mov	r0, r3
 801190c:	3708      	adds	r7, #8
 801190e:	46bd      	mov	sp, r7
 8011910:	bd80      	pop	{r7, pc}

08011912 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 8011912:	b580      	push	{r7, lr}
 8011914:	b082      	sub	sp, #8
 8011916:	af00      	add	r7, sp, #0
 8011918:	6078      	str	r0, [r7, #4]
 801191a:	460b      	mov	r3, r1
 801191c:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 801191e:	78fb      	ldrb	r3, [r7, #3]
 8011920:	4619      	mov	r1, r3
 8011922:	6878      	ldr	r0, [r7, #4]
 8011924:	f002 fe56 	bl	80145d4 <USBH_LL_ClosePipe>

  return USBH_OK;
 8011928:	2300      	movs	r3, #0
}
 801192a:	4618      	mov	r0, r3
 801192c:	3708      	adds	r7, #8
 801192e:	46bd      	mov	sp, r7
 8011930:	bd80      	pop	{r7, pc}

08011932 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8011932:	b580      	push	{r7, lr}
 8011934:	b084      	sub	sp, #16
 8011936:	af00      	add	r7, sp, #0
 8011938:	6078      	str	r0, [r7, #4]
 801193a:	460b      	mov	r3, r1
 801193c:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 801193e:	6878      	ldr	r0, [r7, #4]
 8011940:	f000 f836 	bl	80119b0 <USBH_GetFreePipe>
 8011944:	4603      	mov	r3, r0
 8011946:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8011948:	89fb      	ldrh	r3, [r7, #14]
 801194a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801194e:	4293      	cmp	r3, r2
 8011950:	d00a      	beq.n	8011968 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 8011952:	78fa      	ldrb	r2, [r7, #3]
 8011954:	89fb      	ldrh	r3, [r7, #14]
 8011956:	f003 030f 	and.w	r3, r3, #15
 801195a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 801195e:	6879      	ldr	r1, [r7, #4]
 8011960:	33e0      	adds	r3, #224	@ 0xe0
 8011962:	009b      	lsls	r3, r3, #2
 8011964:	440b      	add	r3, r1
 8011966:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 8011968:	89fb      	ldrh	r3, [r7, #14]
 801196a:	b2db      	uxtb	r3, r3
}
 801196c:	4618      	mov	r0, r3
 801196e:	3710      	adds	r7, #16
 8011970:	46bd      	mov	sp, r7
 8011972:	bd80      	pop	{r7, pc}

08011974 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8011974:	b480      	push	{r7}
 8011976:	b083      	sub	sp, #12
 8011978:	af00      	add	r7, sp, #0
 801197a:	6078      	str	r0, [r7, #4]
 801197c:	460b      	mov	r3, r1
 801197e:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 8011980:	78fb      	ldrb	r3, [r7, #3]
 8011982:	2b0f      	cmp	r3, #15
 8011984:	d80d      	bhi.n	80119a2 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8011986:	78fb      	ldrb	r3, [r7, #3]
 8011988:	687a      	ldr	r2, [r7, #4]
 801198a:	33e0      	adds	r3, #224	@ 0xe0
 801198c:	009b      	lsls	r3, r3, #2
 801198e:	4413      	add	r3, r2
 8011990:	685a      	ldr	r2, [r3, #4]
 8011992:	78fb      	ldrb	r3, [r7, #3]
 8011994:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8011998:	6879      	ldr	r1, [r7, #4]
 801199a:	33e0      	adds	r3, #224	@ 0xe0
 801199c:	009b      	lsls	r3, r3, #2
 801199e:	440b      	add	r3, r1
 80119a0:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 80119a2:	2300      	movs	r3, #0
}
 80119a4:	4618      	mov	r0, r3
 80119a6:	370c      	adds	r7, #12
 80119a8:	46bd      	mov	sp, r7
 80119aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119ae:	4770      	bx	lr

080119b0 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 80119b0:	b480      	push	{r7}
 80119b2:	b085      	sub	sp, #20
 80119b4:	af00      	add	r7, sp, #0
 80119b6:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 80119b8:	2300      	movs	r3, #0
 80119ba:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 80119bc:	2300      	movs	r3, #0
 80119be:	73fb      	strb	r3, [r7, #15]
 80119c0:	e00f      	b.n	80119e2 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 80119c2:	7bfb      	ldrb	r3, [r7, #15]
 80119c4:	687a      	ldr	r2, [r7, #4]
 80119c6:	33e0      	adds	r3, #224	@ 0xe0
 80119c8:	009b      	lsls	r3, r3, #2
 80119ca:	4413      	add	r3, r2
 80119cc:	685b      	ldr	r3, [r3, #4]
 80119ce:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80119d2:	2b00      	cmp	r3, #0
 80119d4:	d102      	bne.n	80119dc <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 80119d6:	7bfb      	ldrb	r3, [r7, #15]
 80119d8:	b29b      	uxth	r3, r3
 80119da:	e007      	b.n	80119ec <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 80119dc:	7bfb      	ldrb	r3, [r7, #15]
 80119de:	3301      	adds	r3, #1
 80119e0:	73fb      	strb	r3, [r7, #15]
 80119e2:	7bfb      	ldrb	r3, [r7, #15]
 80119e4:	2b0f      	cmp	r3, #15
 80119e6:	d9ec      	bls.n	80119c2 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 80119e8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 80119ec:	4618      	mov	r0, r3
 80119ee:	3714      	adds	r7, #20
 80119f0:	46bd      	mov	sp, r7
 80119f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119f6:	4770      	bx	lr

080119f8 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80119f8:	b480      	push	{r7}
 80119fa:	b087      	sub	sp, #28
 80119fc:	af00      	add	r7, sp, #0
 80119fe:	60f8      	str	r0, [r7, #12]
 8011a00:	60b9      	str	r1, [r7, #8]
 8011a02:	4613      	mov	r3, r2
 8011a04:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8011a06:	2301      	movs	r3, #1
 8011a08:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8011a0a:	2300      	movs	r3, #0
 8011a0c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8011a0e:	4b1f      	ldr	r3, [pc, #124]	@ (8011a8c <FATFS_LinkDriverEx+0x94>)
 8011a10:	7a5b      	ldrb	r3, [r3, #9]
 8011a12:	b2db      	uxtb	r3, r3
 8011a14:	2b00      	cmp	r3, #0
 8011a16:	d131      	bne.n	8011a7c <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8011a18:	4b1c      	ldr	r3, [pc, #112]	@ (8011a8c <FATFS_LinkDriverEx+0x94>)
 8011a1a:	7a5b      	ldrb	r3, [r3, #9]
 8011a1c:	b2db      	uxtb	r3, r3
 8011a1e:	461a      	mov	r2, r3
 8011a20:	4b1a      	ldr	r3, [pc, #104]	@ (8011a8c <FATFS_LinkDriverEx+0x94>)
 8011a22:	2100      	movs	r1, #0
 8011a24:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8011a26:	4b19      	ldr	r3, [pc, #100]	@ (8011a8c <FATFS_LinkDriverEx+0x94>)
 8011a28:	7a5b      	ldrb	r3, [r3, #9]
 8011a2a:	b2db      	uxtb	r3, r3
 8011a2c:	4a17      	ldr	r2, [pc, #92]	@ (8011a8c <FATFS_LinkDriverEx+0x94>)
 8011a2e:	009b      	lsls	r3, r3, #2
 8011a30:	4413      	add	r3, r2
 8011a32:	68fa      	ldr	r2, [r7, #12]
 8011a34:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8011a36:	4b15      	ldr	r3, [pc, #84]	@ (8011a8c <FATFS_LinkDriverEx+0x94>)
 8011a38:	7a5b      	ldrb	r3, [r3, #9]
 8011a3a:	b2db      	uxtb	r3, r3
 8011a3c:	461a      	mov	r2, r3
 8011a3e:	4b13      	ldr	r3, [pc, #76]	@ (8011a8c <FATFS_LinkDriverEx+0x94>)
 8011a40:	4413      	add	r3, r2
 8011a42:	79fa      	ldrb	r2, [r7, #7]
 8011a44:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8011a46:	4b11      	ldr	r3, [pc, #68]	@ (8011a8c <FATFS_LinkDriverEx+0x94>)
 8011a48:	7a5b      	ldrb	r3, [r3, #9]
 8011a4a:	b2db      	uxtb	r3, r3
 8011a4c:	1c5a      	adds	r2, r3, #1
 8011a4e:	b2d1      	uxtb	r1, r2
 8011a50:	4a0e      	ldr	r2, [pc, #56]	@ (8011a8c <FATFS_LinkDriverEx+0x94>)
 8011a52:	7251      	strb	r1, [r2, #9]
 8011a54:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8011a56:	7dbb      	ldrb	r3, [r7, #22]
 8011a58:	3330      	adds	r3, #48	@ 0x30
 8011a5a:	b2da      	uxtb	r2, r3
 8011a5c:	68bb      	ldr	r3, [r7, #8]
 8011a5e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8011a60:	68bb      	ldr	r3, [r7, #8]
 8011a62:	3301      	adds	r3, #1
 8011a64:	223a      	movs	r2, #58	@ 0x3a
 8011a66:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8011a68:	68bb      	ldr	r3, [r7, #8]
 8011a6a:	3302      	adds	r3, #2
 8011a6c:	222f      	movs	r2, #47	@ 0x2f
 8011a6e:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8011a70:	68bb      	ldr	r3, [r7, #8]
 8011a72:	3303      	adds	r3, #3
 8011a74:	2200      	movs	r2, #0
 8011a76:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8011a78:	2300      	movs	r3, #0
 8011a7a:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8011a7c:	7dfb      	ldrb	r3, [r7, #23]
}
 8011a7e:	4618      	mov	r0, r3
 8011a80:	371c      	adds	r7, #28
 8011a82:	46bd      	mov	sp, r7
 8011a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a88:	4770      	bx	lr
 8011a8a:	bf00      	nop
 8011a8c:	20013054 	.word	0x20013054

08011a90 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8011a90:	b580      	push	{r7, lr}
 8011a92:	b082      	sub	sp, #8
 8011a94:	af00      	add	r7, sp, #0
 8011a96:	6078      	str	r0, [r7, #4]
 8011a98:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8011a9a:	2200      	movs	r2, #0
 8011a9c:	6839      	ldr	r1, [r7, #0]
 8011a9e:	6878      	ldr	r0, [r7, #4]
 8011aa0:	f7ff ffaa 	bl	80119f8 <FATFS_LinkDriverEx>
 8011aa4:	4603      	mov	r3, r0
}
 8011aa6:	4618      	mov	r0, r3
 8011aa8:	3708      	adds	r7, #8
 8011aaa:	46bd      	mov	sp, r7
 8011aac:	bd80      	pop	{r7, pc}

08011aae <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8011aae:	b480      	push	{r7}
 8011ab0:	b085      	sub	sp, #20
 8011ab2:	af00      	add	r7, sp, #0
 8011ab4:	4603      	mov	r3, r0
 8011ab6:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8011ab8:	2300      	movs	r3, #0
 8011aba:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8011abc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8011ac0:	2b84      	cmp	r3, #132	@ 0x84
 8011ac2:	d005      	beq.n	8011ad0 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8011ac4:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8011ac8:	68fb      	ldr	r3, [r7, #12]
 8011aca:	4413      	add	r3, r2
 8011acc:	3303      	adds	r3, #3
 8011ace:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8011ad0:	68fb      	ldr	r3, [r7, #12]
}
 8011ad2:	4618      	mov	r0, r3
 8011ad4:	3714      	adds	r7, #20
 8011ad6:	46bd      	mov	sp, r7
 8011ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011adc:	4770      	bx	lr

08011ade <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8011ade:	b480      	push	{r7}
 8011ae0:	b083      	sub	sp, #12
 8011ae2:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8011ae4:	f3ef 8305 	mrs	r3, IPSR
 8011ae8:	607b      	str	r3, [r7, #4]
  return(result);
 8011aea:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8011aec:	2b00      	cmp	r3, #0
 8011aee:	bf14      	ite	ne
 8011af0:	2301      	movne	r3, #1
 8011af2:	2300      	moveq	r3, #0
 8011af4:	b2db      	uxtb	r3, r3
}
 8011af6:	4618      	mov	r0, r3
 8011af8:	370c      	adds	r7, #12
 8011afa:	46bd      	mov	sp, r7
 8011afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b00:	4770      	bx	lr

08011b02 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8011b02:	b580      	push	{r7, lr}
 8011b04:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8011b06:	f001 f9cd 	bl	8012ea4 <vTaskStartScheduler>
  
  return osOK;
 8011b0a:	2300      	movs	r3, #0
}
 8011b0c:	4618      	mov	r0, r3
 8011b0e:	bd80      	pop	{r7, pc}

08011b10 <osKernelRunning>:
*         (1) RTOS is started
*         (-1) if this feature is disabled in FreeRTOSConfig.h 
* @note  MUST REMAIN UNCHANGED: \b osKernelRunning shall be consistent in every CMSIS-RTOS.
*/
int32_t osKernelRunning(void)
{
 8011b10:	b580      	push	{r7, lr}
 8011b12:	af00      	add	r7, sp, #0
#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
  if (xTaskGetSchedulerState() == taskSCHEDULER_NOT_STARTED)
 8011b14:	f001 fe2e 	bl	8013774 <xTaskGetSchedulerState>
 8011b18:	4603      	mov	r3, r0
 8011b1a:	2b01      	cmp	r3, #1
 8011b1c:	d101      	bne.n	8011b22 <osKernelRunning+0x12>
    return 0;
 8011b1e:	2300      	movs	r3, #0
 8011b20:	e000      	b.n	8011b24 <osKernelRunning+0x14>
  else
    return 1;
 8011b22:	2301      	movs	r3, #1
#else
	return (-1);
#endif	
}
 8011b24:	4618      	mov	r0, r3
 8011b26:	bd80      	pop	{r7, pc}

08011b28 <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 8011b28:	b580      	push	{r7, lr}
 8011b2a:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 8011b2c:	f7ff ffd7 	bl	8011ade <inHandlerMode>
 8011b30:	4603      	mov	r3, r0
 8011b32:	2b00      	cmp	r3, #0
 8011b34:	d003      	beq.n	8011b3e <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 8011b36:	f001 fad9 	bl	80130ec <xTaskGetTickCountFromISR>
 8011b3a:	4603      	mov	r3, r0
 8011b3c:	e002      	b.n	8011b44 <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 8011b3e:	f001 fac5 	bl	80130cc <xTaskGetTickCount>
 8011b42:	4603      	mov	r3, r0
  }
}
 8011b44:	4618      	mov	r0, r3
 8011b46:	bd80      	pop	{r7, pc}

08011b48 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8011b48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011b4a:	b089      	sub	sp, #36	@ 0x24
 8011b4c:	af04      	add	r7, sp, #16
 8011b4e:	6078      	str	r0, [r7, #4]
 8011b50:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8011b52:	687b      	ldr	r3, [r7, #4]
 8011b54:	695b      	ldr	r3, [r3, #20]
 8011b56:	2b00      	cmp	r3, #0
 8011b58:	d020      	beq.n	8011b9c <osThreadCreate+0x54>
 8011b5a:	687b      	ldr	r3, [r7, #4]
 8011b5c:	699b      	ldr	r3, [r3, #24]
 8011b5e:	2b00      	cmp	r3, #0
 8011b60:	d01c      	beq.n	8011b9c <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8011b62:	687b      	ldr	r3, [r7, #4]
 8011b64:	685c      	ldr	r4, [r3, #4]
 8011b66:	687b      	ldr	r3, [r7, #4]
 8011b68:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8011b6a:	687b      	ldr	r3, [r7, #4]
 8011b6c:	691e      	ldr	r6, [r3, #16]
 8011b6e:	687b      	ldr	r3, [r7, #4]
 8011b70:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8011b74:	4618      	mov	r0, r3
 8011b76:	f7ff ff9a 	bl	8011aae <makeFreeRtosPriority>
 8011b7a:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8011b7c:	687b      	ldr	r3, [r7, #4]
 8011b7e:	695b      	ldr	r3, [r3, #20]
 8011b80:	687a      	ldr	r2, [r7, #4]
 8011b82:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8011b84:	9202      	str	r2, [sp, #8]
 8011b86:	9301      	str	r3, [sp, #4]
 8011b88:	9100      	str	r1, [sp, #0]
 8011b8a:	683b      	ldr	r3, [r7, #0]
 8011b8c:	4632      	mov	r2, r6
 8011b8e:	4629      	mov	r1, r5
 8011b90:	4620      	mov	r0, r4
 8011b92:	f000 ffa5 	bl	8012ae0 <xTaskCreateStatic>
 8011b96:	4603      	mov	r3, r0
 8011b98:	60fb      	str	r3, [r7, #12]
 8011b9a:	e01c      	b.n	8011bd6 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8011b9c:	687b      	ldr	r3, [r7, #4]
 8011b9e:	685c      	ldr	r4, [r3, #4]
 8011ba0:	687b      	ldr	r3, [r7, #4]
 8011ba2:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8011ba4:	687b      	ldr	r3, [r7, #4]
 8011ba6:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8011ba8:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8011baa:	687b      	ldr	r3, [r7, #4]
 8011bac:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8011bb0:	4618      	mov	r0, r3
 8011bb2:	f7ff ff7c 	bl	8011aae <makeFreeRtosPriority>
 8011bb6:	4602      	mov	r2, r0
 8011bb8:	f107 030c 	add.w	r3, r7, #12
 8011bbc:	9301      	str	r3, [sp, #4]
 8011bbe:	9200      	str	r2, [sp, #0]
 8011bc0:	683b      	ldr	r3, [r7, #0]
 8011bc2:	4632      	mov	r2, r6
 8011bc4:	4629      	mov	r1, r5
 8011bc6:	4620      	mov	r0, r4
 8011bc8:	f000 fff0 	bl	8012bac <xTaskCreate>
 8011bcc:	4603      	mov	r3, r0
 8011bce:	2b01      	cmp	r3, #1
 8011bd0:	d001      	beq.n	8011bd6 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8011bd2:	2300      	movs	r3, #0
 8011bd4:	e000      	b.n	8011bd8 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8011bd6:	68fb      	ldr	r3, [r7, #12]
}
 8011bd8:	4618      	mov	r0, r3
 8011bda:	3714      	adds	r7, #20
 8011bdc:	46bd      	mov	sp, r7
 8011bde:	bdf0      	pop	{r4, r5, r6, r7, pc}

08011be0 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8011be0:	b580      	push	{r7, lr}
 8011be2:	b084      	sub	sp, #16
 8011be4:	af00      	add	r7, sp, #0
 8011be6:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8011be8:	687b      	ldr	r3, [r7, #4]
 8011bea:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8011bec:	68fb      	ldr	r3, [r7, #12]
 8011bee:	2b00      	cmp	r3, #0
 8011bf0:	d001      	beq.n	8011bf6 <osDelay+0x16>
 8011bf2:	68fb      	ldr	r3, [r7, #12]
 8011bf4:	e000      	b.n	8011bf8 <osDelay+0x18>
 8011bf6:	2301      	movs	r3, #1
 8011bf8:	4618      	mov	r0, r3
 8011bfa:	f001 f91b 	bl	8012e34 <vTaskDelay>
  
  return osOK;
 8011bfe:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8011c00:	4618      	mov	r0, r3
 8011c02:	3710      	adds	r7, #16
 8011c04:	46bd      	mov	sp, r7
 8011c06:	bd80      	pop	{r7, pc}

08011c08 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8011c08:	b590      	push	{r4, r7, lr}
 8011c0a:	b085      	sub	sp, #20
 8011c0c:	af02      	add	r7, sp, #8
 8011c0e:	6078      	str	r0, [r7, #4]
 8011c10:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8011c12:	687b      	ldr	r3, [r7, #4]
 8011c14:	689b      	ldr	r3, [r3, #8]
 8011c16:	2b00      	cmp	r3, #0
 8011c18:	d011      	beq.n	8011c3e <osMessageCreate+0x36>
 8011c1a:	687b      	ldr	r3, [r7, #4]
 8011c1c:	68db      	ldr	r3, [r3, #12]
 8011c1e:	2b00      	cmp	r3, #0
 8011c20:	d00d      	beq.n	8011c3e <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8011c22:	687b      	ldr	r3, [r7, #4]
 8011c24:	6818      	ldr	r0, [r3, #0]
 8011c26:	687b      	ldr	r3, [r7, #4]
 8011c28:	6859      	ldr	r1, [r3, #4]
 8011c2a:	687b      	ldr	r3, [r7, #4]
 8011c2c:	689a      	ldr	r2, [r3, #8]
 8011c2e:	687b      	ldr	r3, [r7, #4]
 8011c30:	68db      	ldr	r3, [r3, #12]
 8011c32:	2400      	movs	r4, #0
 8011c34:	9400      	str	r4, [sp, #0]
 8011c36:	f000 f9f9 	bl	801202c <xQueueGenericCreateStatic>
 8011c3a:	4603      	mov	r3, r0
 8011c3c:	e008      	b.n	8011c50 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8011c3e:	687b      	ldr	r3, [r7, #4]
 8011c40:	6818      	ldr	r0, [r3, #0]
 8011c42:	687b      	ldr	r3, [r7, #4]
 8011c44:	685b      	ldr	r3, [r3, #4]
 8011c46:	2200      	movs	r2, #0
 8011c48:	4619      	mov	r1, r3
 8011c4a:	f000 fa76 	bl	801213a <xQueueGenericCreate>
 8011c4e:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8011c50:	4618      	mov	r0, r3
 8011c52:	370c      	adds	r7, #12
 8011c54:	46bd      	mov	sp, r7
 8011c56:	bd90      	pop	{r4, r7, pc}

08011c58 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8011c58:	b580      	push	{r7, lr}
 8011c5a:	b086      	sub	sp, #24
 8011c5c:	af00      	add	r7, sp, #0
 8011c5e:	60f8      	str	r0, [r7, #12]
 8011c60:	60b9      	str	r1, [r7, #8]
 8011c62:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8011c64:	2300      	movs	r3, #0
 8011c66:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 8011c68:	687b      	ldr	r3, [r7, #4]
 8011c6a:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 8011c6c:	697b      	ldr	r3, [r7, #20]
 8011c6e:	2b00      	cmp	r3, #0
 8011c70:	d101      	bne.n	8011c76 <osMessagePut+0x1e>
    ticks = 1;
 8011c72:	2301      	movs	r3, #1
 8011c74:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 8011c76:	f7ff ff32 	bl	8011ade <inHandlerMode>
 8011c7a:	4603      	mov	r3, r0
 8011c7c:	2b00      	cmp	r3, #0
 8011c7e:	d018      	beq.n	8011cb2 <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 8011c80:	f107 0210 	add.w	r2, r7, #16
 8011c84:	f107 0108 	add.w	r1, r7, #8
 8011c88:	2300      	movs	r3, #0
 8011c8a:	68f8      	ldr	r0, [r7, #12]
 8011c8c:	f000 fbc2 	bl	8012414 <xQueueGenericSendFromISR>
 8011c90:	4603      	mov	r3, r0
 8011c92:	2b01      	cmp	r3, #1
 8011c94:	d001      	beq.n	8011c9a <osMessagePut+0x42>
      return osErrorOS;
 8011c96:	23ff      	movs	r3, #255	@ 0xff
 8011c98:	e018      	b.n	8011ccc <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8011c9a:	693b      	ldr	r3, [r7, #16]
 8011c9c:	2b00      	cmp	r3, #0
 8011c9e:	d014      	beq.n	8011cca <osMessagePut+0x72>
 8011ca0:	4b0c      	ldr	r3, [pc, #48]	@ (8011cd4 <osMessagePut+0x7c>)
 8011ca2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011ca6:	601a      	str	r2, [r3, #0]
 8011ca8:	f3bf 8f4f 	dsb	sy
 8011cac:	f3bf 8f6f 	isb	sy
 8011cb0:	e00b      	b.n	8011cca <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 8011cb2:	f107 0108 	add.w	r1, r7, #8
 8011cb6:	2300      	movs	r3, #0
 8011cb8:	697a      	ldr	r2, [r7, #20]
 8011cba:	68f8      	ldr	r0, [r7, #12]
 8011cbc:	f000 faa0 	bl	8012200 <xQueueGenericSend>
 8011cc0:	4603      	mov	r3, r0
 8011cc2:	2b01      	cmp	r3, #1
 8011cc4:	d001      	beq.n	8011cca <osMessagePut+0x72>
      return osErrorOS;
 8011cc6:	23ff      	movs	r3, #255	@ 0xff
 8011cc8:	e000      	b.n	8011ccc <osMessagePut+0x74>
    }
  }
  
  return osOK;
 8011cca:	2300      	movs	r3, #0
}
 8011ccc:	4618      	mov	r0, r3
 8011cce:	3718      	adds	r7, #24
 8011cd0:	46bd      	mov	sp, r7
 8011cd2:	bd80      	pop	{r7, pc}
 8011cd4:	e000ed04 	.word	0xe000ed04

08011cd8 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 8011cd8:	b590      	push	{r4, r7, lr}
 8011cda:	b08b      	sub	sp, #44	@ 0x2c
 8011cdc:	af00      	add	r7, sp, #0
 8011cde:	60f8      	str	r0, [r7, #12]
 8011ce0:	60b9      	str	r1, [r7, #8]
 8011ce2:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 8011ce4:	68bb      	ldr	r3, [r7, #8]
 8011ce6:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 8011ce8:	2300      	movs	r3, #0
 8011cea:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 8011cec:	68bb      	ldr	r3, [r7, #8]
 8011cee:	2b00      	cmp	r3, #0
 8011cf0:	d10a      	bne.n	8011d08 <osMessageGet+0x30>
    event.status = osErrorParameter;
 8011cf2:	2380      	movs	r3, #128	@ 0x80
 8011cf4:	617b      	str	r3, [r7, #20]
    return event;
 8011cf6:	68fb      	ldr	r3, [r7, #12]
 8011cf8:	461c      	mov	r4, r3
 8011cfa:	f107 0314 	add.w	r3, r7, #20
 8011cfe:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8011d02:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8011d06:	e054      	b.n	8011db2 <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 8011d08:	2300      	movs	r3, #0
 8011d0a:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 8011d0c:	2300      	movs	r3, #0
 8011d0e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 8011d10:	687b      	ldr	r3, [r7, #4]
 8011d12:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8011d16:	d103      	bne.n	8011d20 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 8011d18:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8011d1c:	627b      	str	r3, [r7, #36]	@ 0x24
 8011d1e:	e009      	b.n	8011d34 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 8011d20:	687b      	ldr	r3, [r7, #4]
 8011d22:	2b00      	cmp	r3, #0
 8011d24:	d006      	beq.n	8011d34 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 8011d26:	687b      	ldr	r3, [r7, #4]
 8011d28:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 8011d2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011d2c:	2b00      	cmp	r3, #0
 8011d2e:	d101      	bne.n	8011d34 <osMessageGet+0x5c>
      ticks = 1;
 8011d30:	2301      	movs	r3, #1
 8011d32:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 8011d34:	f7ff fed3 	bl	8011ade <inHandlerMode>
 8011d38:	4603      	mov	r3, r0
 8011d3a:	2b00      	cmp	r3, #0
 8011d3c:	d01c      	beq.n	8011d78 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 8011d3e:	f107 0220 	add.w	r2, r7, #32
 8011d42:	f107 0314 	add.w	r3, r7, #20
 8011d46:	3304      	adds	r3, #4
 8011d48:	4619      	mov	r1, r3
 8011d4a:	68b8      	ldr	r0, [r7, #8]
 8011d4c:	f000 fcee 	bl	801272c <xQueueReceiveFromISR>
 8011d50:	4603      	mov	r3, r0
 8011d52:	2b01      	cmp	r3, #1
 8011d54:	d102      	bne.n	8011d5c <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 8011d56:	2310      	movs	r3, #16
 8011d58:	617b      	str	r3, [r7, #20]
 8011d5a:	e001      	b.n	8011d60 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 8011d5c:	2300      	movs	r3, #0
 8011d5e:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 8011d60:	6a3b      	ldr	r3, [r7, #32]
 8011d62:	2b00      	cmp	r3, #0
 8011d64:	d01d      	beq.n	8011da2 <osMessageGet+0xca>
 8011d66:	4b15      	ldr	r3, [pc, #84]	@ (8011dbc <osMessageGet+0xe4>)
 8011d68:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011d6c:	601a      	str	r2, [r3, #0]
 8011d6e:	f3bf 8f4f 	dsb	sy
 8011d72:	f3bf 8f6f 	isb	sy
 8011d76:	e014      	b.n	8011da2 <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 8011d78:	f107 0314 	add.w	r3, r7, #20
 8011d7c:	3304      	adds	r3, #4
 8011d7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011d80:	4619      	mov	r1, r3
 8011d82:	68b8      	ldr	r0, [r7, #8]
 8011d84:	f000 fbea 	bl	801255c <xQueueReceive>
 8011d88:	4603      	mov	r3, r0
 8011d8a:	2b01      	cmp	r3, #1
 8011d8c:	d102      	bne.n	8011d94 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 8011d8e:	2310      	movs	r3, #16
 8011d90:	617b      	str	r3, [r7, #20]
 8011d92:	e006      	b.n	8011da2 <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8011d94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011d96:	2b00      	cmp	r3, #0
 8011d98:	d101      	bne.n	8011d9e <osMessageGet+0xc6>
 8011d9a:	2300      	movs	r3, #0
 8011d9c:	e000      	b.n	8011da0 <osMessageGet+0xc8>
 8011d9e:	2340      	movs	r3, #64	@ 0x40
 8011da0:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 8011da2:	68fb      	ldr	r3, [r7, #12]
 8011da4:	461c      	mov	r4, r3
 8011da6:	f107 0314 	add.w	r3, r7, #20
 8011daa:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8011dae:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8011db2:	68f8      	ldr	r0, [r7, #12]
 8011db4:	372c      	adds	r7, #44	@ 0x2c
 8011db6:	46bd      	mov	sp, r7
 8011db8:	bd90      	pop	{r4, r7, pc}
 8011dba:	bf00      	nop
 8011dbc:	e000ed04 	.word	0xe000ed04

08011dc0 <osMessageWaiting>:
* @brief  Get the number of messaged stored in a queue.
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval number of messages stored in a queue.
*/
uint32_t osMessageWaiting(osMessageQId queue_id)
{
 8011dc0:	b580      	push	{r7, lr}
 8011dc2:	b082      	sub	sp, #8
 8011dc4:	af00      	add	r7, sp, #0
 8011dc6:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 8011dc8:	f7ff fe89 	bl	8011ade <inHandlerMode>
 8011dcc:	4603      	mov	r3, r0
 8011dce:	2b00      	cmp	r3, #0
 8011dd0:	d004      	beq.n	8011ddc <osMessageWaiting+0x1c>
    return uxQueueMessagesWaitingFromISR(queue_id);
 8011dd2:	6878      	ldr	r0, [r7, #4]
 8011dd4:	f000 fd53 	bl	801287e <uxQueueMessagesWaitingFromISR>
 8011dd8:	4603      	mov	r3, r0
 8011dda:	e003      	b.n	8011de4 <osMessageWaiting+0x24>
  }
  else
  {
    return uxQueueMessagesWaiting(queue_id);
 8011ddc:	6878      	ldr	r0, [r7, #4]
 8011dde:	f000 fd2d 	bl	801283c <uxQueueMessagesWaiting>
 8011de2:	4603      	mov	r3, r0
  }
}
 8011de4:	4618      	mov	r0, r3
 8011de6:	3708      	adds	r7, #8
 8011de8:	46bd      	mov	sp, r7
 8011dea:	bd80      	pop	{r7, pc}

08011dec <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8011dec:	b480      	push	{r7}
 8011dee:	b083      	sub	sp, #12
 8011df0:	af00      	add	r7, sp, #0
 8011df2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8011df4:	687b      	ldr	r3, [r7, #4]
 8011df6:	f103 0208 	add.w	r2, r3, #8
 8011dfa:	687b      	ldr	r3, [r7, #4]
 8011dfc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8011dfe:	687b      	ldr	r3, [r7, #4]
 8011e00:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8011e04:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8011e06:	687b      	ldr	r3, [r7, #4]
 8011e08:	f103 0208 	add.w	r2, r3, #8
 8011e0c:	687b      	ldr	r3, [r7, #4]
 8011e0e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8011e10:	687b      	ldr	r3, [r7, #4]
 8011e12:	f103 0208 	add.w	r2, r3, #8
 8011e16:	687b      	ldr	r3, [r7, #4]
 8011e18:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8011e1a:	687b      	ldr	r3, [r7, #4]
 8011e1c:	2200      	movs	r2, #0
 8011e1e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8011e20:	bf00      	nop
 8011e22:	370c      	adds	r7, #12
 8011e24:	46bd      	mov	sp, r7
 8011e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e2a:	4770      	bx	lr

08011e2c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8011e2c:	b480      	push	{r7}
 8011e2e:	b083      	sub	sp, #12
 8011e30:	af00      	add	r7, sp, #0
 8011e32:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8011e34:	687b      	ldr	r3, [r7, #4]
 8011e36:	2200      	movs	r2, #0
 8011e38:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8011e3a:	bf00      	nop
 8011e3c:	370c      	adds	r7, #12
 8011e3e:	46bd      	mov	sp, r7
 8011e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e44:	4770      	bx	lr

08011e46 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8011e46:	b480      	push	{r7}
 8011e48:	b085      	sub	sp, #20
 8011e4a:	af00      	add	r7, sp, #0
 8011e4c:	6078      	str	r0, [r7, #4]
 8011e4e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8011e50:	687b      	ldr	r3, [r7, #4]
 8011e52:	685b      	ldr	r3, [r3, #4]
 8011e54:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8011e56:	683b      	ldr	r3, [r7, #0]
 8011e58:	68fa      	ldr	r2, [r7, #12]
 8011e5a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8011e5c:	68fb      	ldr	r3, [r7, #12]
 8011e5e:	689a      	ldr	r2, [r3, #8]
 8011e60:	683b      	ldr	r3, [r7, #0]
 8011e62:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8011e64:	68fb      	ldr	r3, [r7, #12]
 8011e66:	689b      	ldr	r3, [r3, #8]
 8011e68:	683a      	ldr	r2, [r7, #0]
 8011e6a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8011e6c:	68fb      	ldr	r3, [r7, #12]
 8011e6e:	683a      	ldr	r2, [r7, #0]
 8011e70:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8011e72:	683b      	ldr	r3, [r7, #0]
 8011e74:	687a      	ldr	r2, [r7, #4]
 8011e76:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8011e78:	687b      	ldr	r3, [r7, #4]
 8011e7a:	681b      	ldr	r3, [r3, #0]
 8011e7c:	1c5a      	adds	r2, r3, #1
 8011e7e:	687b      	ldr	r3, [r7, #4]
 8011e80:	601a      	str	r2, [r3, #0]
}
 8011e82:	bf00      	nop
 8011e84:	3714      	adds	r7, #20
 8011e86:	46bd      	mov	sp, r7
 8011e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e8c:	4770      	bx	lr

08011e8e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8011e8e:	b480      	push	{r7}
 8011e90:	b085      	sub	sp, #20
 8011e92:	af00      	add	r7, sp, #0
 8011e94:	6078      	str	r0, [r7, #4]
 8011e96:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8011e98:	683b      	ldr	r3, [r7, #0]
 8011e9a:	681b      	ldr	r3, [r3, #0]
 8011e9c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8011e9e:	68bb      	ldr	r3, [r7, #8]
 8011ea0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8011ea4:	d103      	bne.n	8011eae <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8011ea6:	687b      	ldr	r3, [r7, #4]
 8011ea8:	691b      	ldr	r3, [r3, #16]
 8011eaa:	60fb      	str	r3, [r7, #12]
 8011eac:	e00c      	b.n	8011ec8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8011eae:	687b      	ldr	r3, [r7, #4]
 8011eb0:	3308      	adds	r3, #8
 8011eb2:	60fb      	str	r3, [r7, #12]
 8011eb4:	e002      	b.n	8011ebc <vListInsert+0x2e>
 8011eb6:	68fb      	ldr	r3, [r7, #12]
 8011eb8:	685b      	ldr	r3, [r3, #4]
 8011eba:	60fb      	str	r3, [r7, #12]
 8011ebc:	68fb      	ldr	r3, [r7, #12]
 8011ebe:	685b      	ldr	r3, [r3, #4]
 8011ec0:	681b      	ldr	r3, [r3, #0]
 8011ec2:	68ba      	ldr	r2, [r7, #8]
 8011ec4:	429a      	cmp	r2, r3
 8011ec6:	d2f6      	bcs.n	8011eb6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8011ec8:	68fb      	ldr	r3, [r7, #12]
 8011eca:	685a      	ldr	r2, [r3, #4]
 8011ecc:	683b      	ldr	r3, [r7, #0]
 8011ece:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8011ed0:	683b      	ldr	r3, [r7, #0]
 8011ed2:	685b      	ldr	r3, [r3, #4]
 8011ed4:	683a      	ldr	r2, [r7, #0]
 8011ed6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8011ed8:	683b      	ldr	r3, [r7, #0]
 8011eda:	68fa      	ldr	r2, [r7, #12]
 8011edc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8011ede:	68fb      	ldr	r3, [r7, #12]
 8011ee0:	683a      	ldr	r2, [r7, #0]
 8011ee2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8011ee4:	683b      	ldr	r3, [r7, #0]
 8011ee6:	687a      	ldr	r2, [r7, #4]
 8011ee8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8011eea:	687b      	ldr	r3, [r7, #4]
 8011eec:	681b      	ldr	r3, [r3, #0]
 8011eee:	1c5a      	adds	r2, r3, #1
 8011ef0:	687b      	ldr	r3, [r7, #4]
 8011ef2:	601a      	str	r2, [r3, #0]
}
 8011ef4:	bf00      	nop
 8011ef6:	3714      	adds	r7, #20
 8011ef8:	46bd      	mov	sp, r7
 8011efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011efe:	4770      	bx	lr

08011f00 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8011f00:	b480      	push	{r7}
 8011f02:	b085      	sub	sp, #20
 8011f04:	af00      	add	r7, sp, #0
 8011f06:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8011f08:	687b      	ldr	r3, [r7, #4]
 8011f0a:	691b      	ldr	r3, [r3, #16]
 8011f0c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8011f0e:	687b      	ldr	r3, [r7, #4]
 8011f10:	685b      	ldr	r3, [r3, #4]
 8011f12:	687a      	ldr	r2, [r7, #4]
 8011f14:	6892      	ldr	r2, [r2, #8]
 8011f16:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8011f18:	687b      	ldr	r3, [r7, #4]
 8011f1a:	689b      	ldr	r3, [r3, #8]
 8011f1c:	687a      	ldr	r2, [r7, #4]
 8011f1e:	6852      	ldr	r2, [r2, #4]
 8011f20:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8011f22:	68fb      	ldr	r3, [r7, #12]
 8011f24:	685b      	ldr	r3, [r3, #4]
 8011f26:	687a      	ldr	r2, [r7, #4]
 8011f28:	429a      	cmp	r2, r3
 8011f2a:	d103      	bne.n	8011f34 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8011f2c:	687b      	ldr	r3, [r7, #4]
 8011f2e:	689a      	ldr	r2, [r3, #8]
 8011f30:	68fb      	ldr	r3, [r7, #12]
 8011f32:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8011f34:	687b      	ldr	r3, [r7, #4]
 8011f36:	2200      	movs	r2, #0
 8011f38:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8011f3a:	68fb      	ldr	r3, [r7, #12]
 8011f3c:	681b      	ldr	r3, [r3, #0]
 8011f3e:	1e5a      	subs	r2, r3, #1
 8011f40:	68fb      	ldr	r3, [r7, #12]
 8011f42:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8011f44:	68fb      	ldr	r3, [r7, #12]
 8011f46:	681b      	ldr	r3, [r3, #0]
}
 8011f48:	4618      	mov	r0, r3
 8011f4a:	3714      	adds	r7, #20
 8011f4c:	46bd      	mov	sp, r7
 8011f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f52:	4770      	bx	lr

08011f54 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8011f54:	b580      	push	{r7, lr}
 8011f56:	b084      	sub	sp, #16
 8011f58:	af00      	add	r7, sp, #0
 8011f5a:	6078      	str	r0, [r7, #4]
 8011f5c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8011f5e:	687b      	ldr	r3, [r7, #4]
 8011f60:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8011f62:	68fb      	ldr	r3, [r7, #12]
 8011f64:	2b00      	cmp	r3, #0
 8011f66:	d10d      	bne.n	8011f84 <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8011f68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011f6c:	b672      	cpsid	i
 8011f6e:	f383 8811 	msr	BASEPRI, r3
 8011f72:	f3bf 8f6f 	isb	sy
 8011f76:	f3bf 8f4f 	dsb	sy
 8011f7a:	b662      	cpsie	i
 8011f7c:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8011f7e:	bf00      	nop
 8011f80:	bf00      	nop
 8011f82:	e7fd      	b.n	8011f80 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 8011f84:	f001 fe12 	bl	8013bac <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8011f88:	68fb      	ldr	r3, [r7, #12]
 8011f8a:	681a      	ldr	r2, [r3, #0]
 8011f8c:	68fb      	ldr	r3, [r7, #12]
 8011f8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011f90:	68f9      	ldr	r1, [r7, #12]
 8011f92:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8011f94:	fb01 f303 	mul.w	r3, r1, r3
 8011f98:	441a      	add	r2, r3
 8011f9a:	68fb      	ldr	r3, [r7, #12]
 8011f9c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8011f9e:	68fb      	ldr	r3, [r7, #12]
 8011fa0:	2200      	movs	r2, #0
 8011fa2:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8011fa4:	68fb      	ldr	r3, [r7, #12]
 8011fa6:	681a      	ldr	r2, [r3, #0]
 8011fa8:	68fb      	ldr	r3, [r7, #12]
 8011faa:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8011fac:	68fb      	ldr	r3, [r7, #12]
 8011fae:	681a      	ldr	r2, [r3, #0]
 8011fb0:	68fb      	ldr	r3, [r7, #12]
 8011fb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011fb4:	3b01      	subs	r3, #1
 8011fb6:	68f9      	ldr	r1, [r7, #12]
 8011fb8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8011fba:	fb01 f303 	mul.w	r3, r1, r3
 8011fbe:	441a      	add	r2, r3
 8011fc0:	68fb      	ldr	r3, [r7, #12]
 8011fc2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8011fc4:	68fb      	ldr	r3, [r7, #12]
 8011fc6:	22ff      	movs	r2, #255	@ 0xff
 8011fc8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8011fcc:	68fb      	ldr	r3, [r7, #12]
 8011fce:	22ff      	movs	r2, #255	@ 0xff
 8011fd0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8011fd4:	683b      	ldr	r3, [r7, #0]
 8011fd6:	2b00      	cmp	r3, #0
 8011fd8:	d114      	bne.n	8012004 <xQueueGenericReset+0xb0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8011fda:	68fb      	ldr	r3, [r7, #12]
 8011fdc:	691b      	ldr	r3, [r3, #16]
 8011fde:	2b00      	cmp	r3, #0
 8011fe0:	d01a      	beq.n	8012018 <xQueueGenericReset+0xc4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011fe2:	68fb      	ldr	r3, [r7, #12]
 8011fe4:	3310      	adds	r3, #16
 8011fe6:	4618      	mov	r0, r3
 8011fe8:	f001 f9fa 	bl	80133e0 <xTaskRemoveFromEventList>
 8011fec:	4603      	mov	r3, r0
 8011fee:	2b00      	cmp	r3, #0
 8011ff0:	d012      	beq.n	8012018 <xQueueGenericReset+0xc4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8011ff2:	4b0d      	ldr	r3, [pc, #52]	@ (8012028 <xQueueGenericReset+0xd4>)
 8011ff4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011ff8:	601a      	str	r2, [r3, #0]
 8011ffa:	f3bf 8f4f 	dsb	sy
 8011ffe:	f3bf 8f6f 	isb	sy
 8012002:	e009      	b.n	8012018 <xQueueGenericReset+0xc4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8012004:	68fb      	ldr	r3, [r7, #12]
 8012006:	3310      	adds	r3, #16
 8012008:	4618      	mov	r0, r3
 801200a:	f7ff feef 	bl	8011dec <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 801200e:	68fb      	ldr	r3, [r7, #12]
 8012010:	3324      	adds	r3, #36	@ 0x24
 8012012:	4618      	mov	r0, r3
 8012014:	f7ff feea 	bl	8011dec <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8012018:	f001 fdfe 	bl	8013c18 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 801201c:	2301      	movs	r3, #1
}
 801201e:	4618      	mov	r0, r3
 8012020:	3710      	adds	r7, #16
 8012022:	46bd      	mov	sp, r7
 8012024:	bd80      	pop	{r7, pc}
 8012026:	bf00      	nop
 8012028:	e000ed04 	.word	0xe000ed04

0801202c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 801202c:	b580      	push	{r7, lr}
 801202e:	b08e      	sub	sp, #56	@ 0x38
 8012030:	af02      	add	r7, sp, #8
 8012032:	60f8      	str	r0, [r7, #12]
 8012034:	60b9      	str	r1, [r7, #8]
 8012036:	607a      	str	r2, [r7, #4]
 8012038:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 801203a:	68fb      	ldr	r3, [r7, #12]
 801203c:	2b00      	cmp	r3, #0
 801203e:	d10d      	bne.n	801205c <xQueueGenericCreateStatic+0x30>
	__asm volatile
 8012040:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012044:	b672      	cpsid	i
 8012046:	f383 8811 	msr	BASEPRI, r3
 801204a:	f3bf 8f6f 	isb	sy
 801204e:	f3bf 8f4f 	dsb	sy
 8012052:	b662      	cpsie	i
 8012054:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8012056:	bf00      	nop
 8012058:	bf00      	nop
 801205a:	e7fd      	b.n	8012058 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 801205c:	683b      	ldr	r3, [r7, #0]
 801205e:	2b00      	cmp	r3, #0
 8012060:	d10d      	bne.n	801207e <xQueueGenericCreateStatic+0x52>
	__asm volatile
 8012062:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012066:	b672      	cpsid	i
 8012068:	f383 8811 	msr	BASEPRI, r3
 801206c:	f3bf 8f6f 	isb	sy
 8012070:	f3bf 8f4f 	dsb	sy
 8012074:	b662      	cpsie	i
 8012076:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8012078:	bf00      	nop
 801207a:	bf00      	nop
 801207c:	e7fd      	b.n	801207a <xQueueGenericCreateStatic+0x4e>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 801207e:	687b      	ldr	r3, [r7, #4]
 8012080:	2b00      	cmp	r3, #0
 8012082:	d002      	beq.n	801208a <xQueueGenericCreateStatic+0x5e>
 8012084:	68bb      	ldr	r3, [r7, #8]
 8012086:	2b00      	cmp	r3, #0
 8012088:	d001      	beq.n	801208e <xQueueGenericCreateStatic+0x62>
 801208a:	2301      	movs	r3, #1
 801208c:	e000      	b.n	8012090 <xQueueGenericCreateStatic+0x64>
 801208e:	2300      	movs	r3, #0
 8012090:	2b00      	cmp	r3, #0
 8012092:	d10d      	bne.n	80120b0 <xQueueGenericCreateStatic+0x84>
	__asm volatile
 8012094:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012098:	b672      	cpsid	i
 801209a:	f383 8811 	msr	BASEPRI, r3
 801209e:	f3bf 8f6f 	isb	sy
 80120a2:	f3bf 8f4f 	dsb	sy
 80120a6:	b662      	cpsie	i
 80120a8:	623b      	str	r3, [r7, #32]
}
 80120aa:	bf00      	nop
 80120ac:	bf00      	nop
 80120ae:	e7fd      	b.n	80120ac <xQueueGenericCreateStatic+0x80>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80120b0:	687b      	ldr	r3, [r7, #4]
 80120b2:	2b00      	cmp	r3, #0
 80120b4:	d102      	bne.n	80120bc <xQueueGenericCreateStatic+0x90>
 80120b6:	68bb      	ldr	r3, [r7, #8]
 80120b8:	2b00      	cmp	r3, #0
 80120ba:	d101      	bne.n	80120c0 <xQueueGenericCreateStatic+0x94>
 80120bc:	2301      	movs	r3, #1
 80120be:	e000      	b.n	80120c2 <xQueueGenericCreateStatic+0x96>
 80120c0:	2300      	movs	r3, #0
 80120c2:	2b00      	cmp	r3, #0
 80120c4:	d10d      	bne.n	80120e2 <xQueueGenericCreateStatic+0xb6>
	__asm volatile
 80120c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80120ca:	b672      	cpsid	i
 80120cc:	f383 8811 	msr	BASEPRI, r3
 80120d0:	f3bf 8f6f 	isb	sy
 80120d4:	f3bf 8f4f 	dsb	sy
 80120d8:	b662      	cpsie	i
 80120da:	61fb      	str	r3, [r7, #28]
}
 80120dc:	bf00      	nop
 80120de:	bf00      	nop
 80120e0:	e7fd      	b.n	80120de <xQueueGenericCreateStatic+0xb2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80120e2:	2348      	movs	r3, #72	@ 0x48
 80120e4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80120e6:	697b      	ldr	r3, [r7, #20]
 80120e8:	2b48      	cmp	r3, #72	@ 0x48
 80120ea:	d00d      	beq.n	8012108 <xQueueGenericCreateStatic+0xdc>
	__asm volatile
 80120ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80120f0:	b672      	cpsid	i
 80120f2:	f383 8811 	msr	BASEPRI, r3
 80120f6:	f3bf 8f6f 	isb	sy
 80120fa:	f3bf 8f4f 	dsb	sy
 80120fe:	b662      	cpsie	i
 8012100:	61bb      	str	r3, [r7, #24]
}
 8012102:	bf00      	nop
 8012104:	bf00      	nop
 8012106:	e7fd      	b.n	8012104 <xQueueGenericCreateStatic+0xd8>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8012108:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 801210a:	683b      	ldr	r3, [r7, #0]
 801210c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 801210e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012110:	2b00      	cmp	r3, #0
 8012112:	d00d      	beq.n	8012130 <xQueueGenericCreateStatic+0x104>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8012114:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012116:	2201      	movs	r2, #1
 8012118:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 801211c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8012120:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012122:	9300      	str	r3, [sp, #0]
 8012124:	4613      	mov	r3, r2
 8012126:	687a      	ldr	r2, [r7, #4]
 8012128:	68b9      	ldr	r1, [r7, #8]
 801212a:	68f8      	ldr	r0, [r7, #12]
 801212c:	f000 f848 	bl	80121c0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8012130:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8012132:	4618      	mov	r0, r3
 8012134:	3730      	adds	r7, #48	@ 0x30
 8012136:	46bd      	mov	sp, r7
 8012138:	bd80      	pop	{r7, pc}

0801213a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 801213a:	b580      	push	{r7, lr}
 801213c:	b08a      	sub	sp, #40	@ 0x28
 801213e:	af02      	add	r7, sp, #8
 8012140:	60f8      	str	r0, [r7, #12]
 8012142:	60b9      	str	r1, [r7, #8]
 8012144:	4613      	mov	r3, r2
 8012146:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8012148:	68fb      	ldr	r3, [r7, #12]
 801214a:	2b00      	cmp	r3, #0
 801214c:	d10d      	bne.n	801216a <xQueueGenericCreate+0x30>
	__asm volatile
 801214e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012152:	b672      	cpsid	i
 8012154:	f383 8811 	msr	BASEPRI, r3
 8012158:	f3bf 8f6f 	isb	sy
 801215c:	f3bf 8f4f 	dsb	sy
 8012160:	b662      	cpsie	i
 8012162:	613b      	str	r3, [r7, #16]
}
 8012164:	bf00      	nop
 8012166:	bf00      	nop
 8012168:	e7fd      	b.n	8012166 <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 801216a:	68bb      	ldr	r3, [r7, #8]
 801216c:	2b00      	cmp	r3, #0
 801216e:	d102      	bne.n	8012176 <xQueueGenericCreate+0x3c>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8012170:	2300      	movs	r3, #0
 8012172:	61fb      	str	r3, [r7, #28]
 8012174:	e004      	b.n	8012180 <xQueueGenericCreate+0x46>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012176:	68fb      	ldr	r3, [r7, #12]
 8012178:	68ba      	ldr	r2, [r7, #8]
 801217a:	fb02 f303 	mul.w	r3, r2, r3
 801217e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8012180:	69fb      	ldr	r3, [r7, #28]
 8012182:	3348      	adds	r3, #72	@ 0x48
 8012184:	4618      	mov	r0, r3
 8012186:	f001 fe3f 	bl	8013e08 <pvPortMalloc>
 801218a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 801218c:	69bb      	ldr	r3, [r7, #24]
 801218e:	2b00      	cmp	r3, #0
 8012190:	d011      	beq.n	80121b6 <xQueueGenericCreate+0x7c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8012192:	69bb      	ldr	r3, [r7, #24]
 8012194:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8012196:	697b      	ldr	r3, [r7, #20]
 8012198:	3348      	adds	r3, #72	@ 0x48
 801219a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 801219c:	69bb      	ldr	r3, [r7, #24]
 801219e:	2200      	movs	r2, #0
 80121a0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80121a4:	79fa      	ldrb	r2, [r7, #7]
 80121a6:	69bb      	ldr	r3, [r7, #24]
 80121a8:	9300      	str	r3, [sp, #0]
 80121aa:	4613      	mov	r3, r2
 80121ac:	697a      	ldr	r2, [r7, #20]
 80121ae:	68b9      	ldr	r1, [r7, #8]
 80121b0:	68f8      	ldr	r0, [r7, #12]
 80121b2:	f000 f805 	bl	80121c0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80121b6:	69bb      	ldr	r3, [r7, #24]
	}
 80121b8:	4618      	mov	r0, r3
 80121ba:	3720      	adds	r7, #32
 80121bc:	46bd      	mov	sp, r7
 80121be:	bd80      	pop	{r7, pc}

080121c0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80121c0:	b580      	push	{r7, lr}
 80121c2:	b084      	sub	sp, #16
 80121c4:	af00      	add	r7, sp, #0
 80121c6:	60f8      	str	r0, [r7, #12]
 80121c8:	60b9      	str	r1, [r7, #8]
 80121ca:	607a      	str	r2, [r7, #4]
 80121cc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80121ce:	68bb      	ldr	r3, [r7, #8]
 80121d0:	2b00      	cmp	r3, #0
 80121d2:	d103      	bne.n	80121dc <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80121d4:	69bb      	ldr	r3, [r7, #24]
 80121d6:	69ba      	ldr	r2, [r7, #24]
 80121d8:	601a      	str	r2, [r3, #0]
 80121da:	e002      	b.n	80121e2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80121dc:	69bb      	ldr	r3, [r7, #24]
 80121de:	687a      	ldr	r2, [r7, #4]
 80121e0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80121e2:	69bb      	ldr	r3, [r7, #24]
 80121e4:	68fa      	ldr	r2, [r7, #12]
 80121e6:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80121e8:	69bb      	ldr	r3, [r7, #24]
 80121ea:	68ba      	ldr	r2, [r7, #8]
 80121ec:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80121ee:	2101      	movs	r1, #1
 80121f0:	69b8      	ldr	r0, [r7, #24]
 80121f2:	f7ff feaf 	bl	8011f54 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80121f6:	bf00      	nop
 80121f8:	3710      	adds	r7, #16
 80121fa:	46bd      	mov	sp, r7
 80121fc:	bd80      	pop	{r7, pc}
	...

08012200 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8012200:	b580      	push	{r7, lr}
 8012202:	b08e      	sub	sp, #56	@ 0x38
 8012204:	af00      	add	r7, sp, #0
 8012206:	60f8      	str	r0, [r7, #12]
 8012208:	60b9      	str	r1, [r7, #8]
 801220a:	607a      	str	r2, [r7, #4]
 801220c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 801220e:	2300      	movs	r3, #0
 8012210:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8012212:	68fb      	ldr	r3, [r7, #12]
 8012214:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8012216:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012218:	2b00      	cmp	r3, #0
 801221a:	d10d      	bne.n	8012238 <xQueueGenericSend+0x38>
	__asm volatile
 801221c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012220:	b672      	cpsid	i
 8012222:	f383 8811 	msr	BASEPRI, r3
 8012226:	f3bf 8f6f 	isb	sy
 801222a:	f3bf 8f4f 	dsb	sy
 801222e:	b662      	cpsie	i
 8012230:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8012232:	bf00      	nop
 8012234:	bf00      	nop
 8012236:	e7fd      	b.n	8012234 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8012238:	68bb      	ldr	r3, [r7, #8]
 801223a:	2b00      	cmp	r3, #0
 801223c:	d103      	bne.n	8012246 <xQueueGenericSend+0x46>
 801223e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012240:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012242:	2b00      	cmp	r3, #0
 8012244:	d101      	bne.n	801224a <xQueueGenericSend+0x4a>
 8012246:	2301      	movs	r3, #1
 8012248:	e000      	b.n	801224c <xQueueGenericSend+0x4c>
 801224a:	2300      	movs	r3, #0
 801224c:	2b00      	cmp	r3, #0
 801224e:	d10d      	bne.n	801226c <xQueueGenericSend+0x6c>
	__asm volatile
 8012250:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012254:	b672      	cpsid	i
 8012256:	f383 8811 	msr	BASEPRI, r3
 801225a:	f3bf 8f6f 	isb	sy
 801225e:	f3bf 8f4f 	dsb	sy
 8012262:	b662      	cpsie	i
 8012264:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8012266:	bf00      	nop
 8012268:	bf00      	nop
 801226a:	e7fd      	b.n	8012268 <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 801226c:	683b      	ldr	r3, [r7, #0]
 801226e:	2b02      	cmp	r3, #2
 8012270:	d103      	bne.n	801227a <xQueueGenericSend+0x7a>
 8012272:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012274:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012276:	2b01      	cmp	r3, #1
 8012278:	d101      	bne.n	801227e <xQueueGenericSend+0x7e>
 801227a:	2301      	movs	r3, #1
 801227c:	e000      	b.n	8012280 <xQueueGenericSend+0x80>
 801227e:	2300      	movs	r3, #0
 8012280:	2b00      	cmp	r3, #0
 8012282:	d10d      	bne.n	80122a0 <xQueueGenericSend+0xa0>
	__asm volatile
 8012284:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012288:	b672      	cpsid	i
 801228a:	f383 8811 	msr	BASEPRI, r3
 801228e:	f3bf 8f6f 	isb	sy
 8012292:	f3bf 8f4f 	dsb	sy
 8012296:	b662      	cpsie	i
 8012298:	623b      	str	r3, [r7, #32]
}
 801229a:	bf00      	nop
 801229c:	bf00      	nop
 801229e:	e7fd      	b.n	801229c <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80122a0:	f001 fa68 	bl	8013774 <xTaskGetSchedulerState>
 80122a4:	4603      	mov	r3, r0
 80122a6:	2b00      	cmp	r3, #0
 80122a8:	d102      	bne.n	80122b0 <xQueueGenericSend+0xb0>
 80122aa:	687b      	ldr	r3, [r7, #4]
 80122ac:	2b00      	cmp	r3, #0
 80122ae:	d101      	bne.n	80122b4 <xQueueGenericSend+0xb4>
 80122b0:	2301      	movs	r3, #1
 80122b2:	e000      	b.n	80122b6 <xQueueGenericSend+0xb6>
 80122b4:	2300      	movs	r3, #0
 80122b6:	2b00      	cmp	r3, #0
 80122b8:	d10d      	bne.n	80122d6 <xQueueGenericSend+0xd6>
	__asm volatile
 80122ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80122be:	b672      	cpsid	i
 80122c0:	f383 8811 	msr	BASEPRI, r3
 80122c4:	f3bf 8f6f 	isb	sy
 80122c8:	f3bf 8f4f 	dsb	sy
 80122cc:	b662      	cpsie	i
 80122ce:	61fb      	str	r3, [r7, #28]
}
 80122d0:	bf00      	nop
 80122d2:	bf00      	nop
 80122d4:	e7fd      	b.n	80122d2 <xQueueGenericSend+0xd2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80122d6:	f001 fc69 	bl	8013bac <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80122da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80122dc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80122de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80122e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80122e2:	429a      	cmp	r2, r3
 80122e4:	d302      	bcc.n	80122ec <xQueueGenericSend+0xec>
 80122e6:	683b      	ldr	r3, [r7, #0]
 80122e8:	2b02      	cmp	r3, #2
 80122ea:	d129      	bne.n	8012340 <xQueueGenericSend+0x140>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80122ec:	683a      	ldr	r2, [r7, #0]
 80122ee:	68b9      	ldr	r1, [r7, #8]
 80122f0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80122f2:	f000 fae5 	bl	80128c0 <prvCopyDataToQueue>
 80122f6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80122f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80122fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80122fc:	2b00      	cmp	r3, #0
 80122fe:	d010      	beq.n	8012322 <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8012300:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012302:	3324      	adds	r3, #36	@ 0x24
 8012304:	4618      	mov	r0, r3
 8012306:	f001 f86b 	bl	80133e0 <xTaskRemoveFromEventList>
 801230a:	4603      	mov	r3, r0
 801230c:	2b00      	cmp	r3, #0
 801230e:	d013      	beq.n	8012338 <xQueueGenericSend+0x138>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8012310:	4b3f      	ldr	r3, [pc, #252]	@ (8012410 <xQueueGenericSend+0x210>)
 8012312:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012316:	601a      	str	r2, [r3, #0]
 8012318:	f3bf 8f4f 	dsb	sy
 801231c:	f3bf 8f6f 	isb	sy
 8012320:	e00a      	b.n	8012338 <xQueueGenericSend+0x138>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8012322:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012324:	2b00      	cmp	r3, #0
 8012326:	d007      	beq.n	8012338 <xQueueGenericSend+0x138>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8012328:	4b39      	ldr	r3, [pc, #228]	@ (8012410 <xQueueGenericSend+0x210>)
 801232a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801232e:	601a      	str	r2, [r3, #0]
 8012330:	f3bf 8f4f 	dsb	sy
 8012334:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8012338:	f001 fc6e 	bl	8013c18 <vPortExitCritical>
				return pdPASS;
 801233c:	2301      	movs	r3, #1
 801233e:	e063      	b.n	8012408 <xQueueGenericSend+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8012340:	687b      	ldr	r3, [r7, #4]
 8012342:	2b00      	cmp	r3, #0
 8012344:	d103      	bne.n	801234e <xQueueGenericSend+0x14e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8012346:	f001 fc67 	bl	8013c18 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 801234a:	2300      	movs	r3, #0
 801234c:	e05c      	b.n	8012408 <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 801234e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012350:	2b00      	cmp	r3, #0
 8012352:	d106      	bne.n	8012362 <xQueueGenericSend+0x162>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8012354:	f107 0314 	add.w	r3, r7, #20
 8012358:	4618      	mov	r0, r3
 801235a:	f001 f8a7 	bl	80134ac <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 801235e:	2301      	movs	r3, #1
 8012360:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8012362:	f001 fc59 	bl	8013c18 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8012366:	f000 fe03 	bl	8012f70 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801236a:	f001 fc1f 	bl	8013bac <vPortEnterCritical>
 801236e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012370:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8012374:	b25b      	sxtb	r3, r3
 8012376:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 801237a:	d103      	bne.n	8012384 <xQueueGenericSend+0x184>
 801237c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801237e:	2200      	movs	r2, #0
 8012380:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8012384:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012386:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801238a:	b25b      	sxtb	r3, r3
 801238c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8012390:	d103      	bne.n	801239a <xQueueGenericSend+0x19a>
 8012392:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012394:	2200      	movs	r2, #0
 8012396:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 801239a:	f001 fc3d 	bl	8013c18 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 801239e:	1d3a      	adds	r2, r7, #4
 80123a0:	f107 0314 	add.w	r3, r7, #20
 80123a4:	4611      	mov	r1, r2
 80123a6:	4618      	mov	r0, r3
 80123a8:	f001 f896 	bl	80134d8 <xTaskCheckForTimeOut>
 80123ac:	4603      	mov	r3, r0
 80123ae:	2b00      	cmp	r3, #0
 80123b0:	d124      	bne.n	80123fc <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80123b2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80123b4:	f000 fb7c 	bl	8012ab0 <prvIsQueueFull>
 80123b8:	4603      	mov	r3, r0
 80123ba:	2b00      	cmp	r3, #0
 80123bc:	d018      	beq.n	80123f0 <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80123be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80123c0:	3310      	adds	r3, #16
 80123c2:	687a      	ldr	r2, [r7, #4]
 80123c4:	4611      	mov	r1, r2
 80123c6:	4618      	mov	r0, r3
 80123c8:	f000 ffe2 	bl	8013390 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80123cc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80123ce:	f000 fb07 	bl	80129e0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80123d2:	f000 fddb 	bl	8012f8c <xTaskResumeAll>
 80123d6:	4603      	mov	r3, r0
 80123d8:	2b00      	cmp	r3, #0
 80123da:	f47f af7c 	bne.w	80122d6 <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 80123de:	4b0c      	ldr	r3, [pc, #48]	@ (8012410 <xQueueGenericSend+0x210>)
 80123e0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80123e4:	601a      	str	r2, [r3, #0]
 80123e6:	f3bf 8f4f 	dsb	sy
 80123ea:	f3bf 8f6f 	isb	sy
 80123ee:	e772      	b.n	80122d6 <xQueueGenericSend+0xd6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80123f0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80123f2:	f000 faf5 	bl	80129e0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80123f6:	f000 fdc9 	bl	8012f8c <xTaskResumeAll>
 80123fa:	e76c      	b.n	80122d6 <xQueueGenericSend+0xd6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80123fc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80123fe:	f000 faef 	bl	80129e0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8012402:	f000 fdc3 	bl	8012f8c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8012406:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8012408:	4618      	mov	r0, r3
 801240a:	3738      	adds	r7, #56	@ 0x38
 801240c:	46bd      	mov	sp, r7
 801240e:	bd80      	pop	{r7, pc}
 8012410:	e000ed04 	.word	0xe000ed04

08012414 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8012414:	b580      	push	{r7, lr}
 8012416:	b08e      	sub	sp, #56	@ 0x38
 8012418:	af00      	add	r7, sp, #0
 801241a:	60f8      	str	r0, [r7, #12]
 801241c:	60b9      	str	r1, [r7, #8]
 801241e:	607a      	str	r2, [r7, #4]
 8012420:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8012422:	68fb      	ldr	r3, [r7, #12]
 8012424:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8012426:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012428:	2b00      	cmp	r3, #0
 801242a:	d10d      	bne.n	8012448 <xQueueGenericSendFromISR+0x34>
	__asm volatile
 801242c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012430:	b672      	cpsid	i
 8012432:	f383 8811 	msr	BASEPRI, r3
 8012436:	f3bf 8f6f 	isb	sy
 801243a:	f3bf 8f4f 	dsb	sy
 801243e:	b662      	cpsie	i
 8012440:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8012442:	bf00      	nop
 8012444:	bf00      	nop
 8012446:	e7fd      	b.n	8012444 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8012448:	68bb      	ldr	r3, [r7, #8]
 801244a:	2b00      	cmp	r3, #0
 801244c:	d103      	bne.n	8012456 <xQueueGenericSendFromISR+0x42>
 801244e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012450:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012452:	2b00      	cmp	r3, #0
 8012454:	d101      	bne.n	801245a <xQueueGenericSendFromISR+0x46>
 8012456:	2301      	movs	r3, #1
 8012458:	e000      	b.n	801245c <xQueueGenericSendFromISR+0x48>
 801245a:	2300      	movs	r3, #0
 801245c:	2b00      	cmp	r3, #0
 801245e:	d10d      	bne.n	801247c <xQueueGenericSendFromISR+0x68>
	__asm volatile
 8012460:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012464:	b672      	cpsid	i
 8012466:	f383 8811 	msr	BASEPRI, r3
 801246a:	f3bf 8f6f 	isb	sy
 801246e:	f3bf 8f4f 	dsb	sy
 8012472:	b662      	cpsie	i
 8012474:	623b      	str	r3, [r7, #32]
}
 8012476:	bf00      	nop
 8012478:	bf00      	nop
 801247a:	e7fd      	b.n	8012478 <xQueueGenericSendFromISR+0x64>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 801247c:	683b      	ldr	r3, [r7, #0]
 801247e:	2b02      	cmp	r3, #2
 8012480:	d103      	bne.n	801248a <xQueueGenericSendFromISR+0x76>
 8012482:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012484:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012486:	2b01      	cmp	r3, #1
 8012488:	d101      	bne.n	801248e <xQueueGenericSendFromISR+0x7a>
 801248a:	2301      	movs	r3, #1
 801248c:	e000      	b.n	8012490 <xQueueGenericSendFromISR+0x7c>
 801248e:	2300      	movs	r3, #0
 8012490:	2b00      	cmp	r3, #0
 8012492:	d10d      	bne.n	80124b0 <xQueueGenericSendFromISR+0x9c>
	__asm volatile
 8012494:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012498:	b672      	cpsid	i
 801249a:	f383 8811 	msr	BASEPRI, r3
 801249e:	f3bf 8f6f 	isb	sy
 80124a2:	f3bf 8f4f 	dsb	sy
 80124a6:	b662      	cpsie	i
 80124a8:	61fb      	str	r3, [r7, #28]
}
 80124aa:	bf00      	nop
 80124ac:	bf00      	nop
 80124ae:	e7fd      	b.n	80124ac <xQueueGenericSendFromISR+0x98>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80124b0:	f001 fc64 	bl	8013d7c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80124b4:	f3ef 8211 	mrs	r2, BASEPRI
 80124b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80124bc:	b672      	cpsid	i
 80124be:	f383 8811 	msr	BASEPRI, r3
 80124c2:	f3bf 8f6f 	isb	sy
 80124c6:	f3bf 8f4f 	dsb	sy
 80124ca:	b662      	cpsie	i
 80124cc:	61ba      	str	r2, [r7, #24]
 80124ce:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80124d0:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80124d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80124d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80124d6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80124d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80124da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80124dc:	429a      	cmp	r2, r3
 80124de:	d302      	bcc.n	80124e6 <xQueueGenericSendFromISR+0xd2>
 80124e0:	683b      	ldr	r3, [r7, #0]
 80124e2:	2b02      	cmp	r3, #2
 80124e4:	d12c      	bne.n	8012540 <xQueueGenericSendFromISR+0x12c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80124e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80124e8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80124ec:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80124f0:	683a      	ldr	r2, [r7, #0]
 80124f2:	68b9      	ldr	r1, [r7, #8]
 80124f4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80124f6:	f000 f9e3 	bl	80128c0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80124fa:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 80124fe:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8012502:	d112      	bne.n	801252a <xQueueGenericSendFromISR+0x116>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8012504:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012506:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012508:	2b00      	cmp	r3, #0
 801250a:	d016      	beq.n	801253a <xQueueGenericSendFromISR+0x126>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801250c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801250e:	3324      	adds	r3, #36	@ 0x24
 8012510:	4618      	mov	r0, r3
 8012512:	f000 ff65 	bl	80133e0 <xTaskRemoveFromEventList>
 8012516:	4603      	mov	r3, r0
 8012518:	2b00      	cmp	r3, #0
 801251a:	d00e      	beq.n	801253a <xQueueGenericSendFromISR+0x126>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 801251c:	687b      	ldr	r3, [r7, #4]
 801251e:	2b00      	cmp	r3, #0
 8012520:	d00b      	beq.n	801253a <xQueueGenericSendFromISR+0x126>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8012522:	687b      	ldr	r3, [r7, #4]
 8012524:	2201      	movs	r2, #1
 8012526:	601a      	str	r2, [r3, #0]
 8012528:	e007      	b.n	801253a <xQueueGenericSendFromISR+0x126>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 801252a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 801252e:	3301      	adds	r3, #1
 8012530:	b2db      	uxtb	r3, r3
 8012532:	b25a      	sxtb	r2, r3
 8012534:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012536:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 801253a:	2301      	movs	r3, #1
 801253c:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 801253e:	e001      	b.n	8012544 <xQueueGenericSendFromISR+0x130>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8012540:	2300      	movs	r3, #0
 8012542:	637b      	str	r3, [r7, #52]	@ 0x34
 8012544:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012546:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8012548:	693b      	ldr	r3, [r7, #16]
 801254a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 801254e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8012550:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8012552:	4618      	mov	r0, r3
 8012554:	3738      	adds	r7, #56	@ 0x38
 8012556:	46bd      	mov	sp, r7
 8012558:	bd80      	pop	{r7, pc}
	...

0801255c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 801255c:	b580      	push	{r7, lr}
 801255e:	b08c      	sub	sp, #48	@ 0x30
 8012560:	af00      	add	r7, sp, #0
 8012562:	60f8      	str	r0, [r7, #12]
 8012564:	60b9      	str	r1, [r7, #8]
 8012566:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8012568:	2300      	movs	r3, #0
 801256a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 801256c:	68fb      	ldr	r3, [r7, #12]
 801256e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8012570:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012572:	2b00      	cmp	r3, #0
 8012574:	d10d      	bne.n	8012592 <xQueueReceive+0x36>
	__asm volatile
 8012576:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801257a:	b672      	cpsid	i
 801257c:	f383 8811 	msr	BASEPRI, r3
 8012580:	f3bf 8f6f 	isb	sy
 8012584:	f3bf 8f4f 	dsb	sy
 8012588:	b662      	cpsie	i
 801258a:	623b      	str	r3, [r7, #32]
}
 801258c:	bf00      	nop
 801258e:	bf00      	nop
 8012590:	e7fd      	b.n	801258e <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8012592:	68bb      	ldr	r3, [r7, #8]
 8012594:	2b00      	cmp	r3, #0
 8012596:	d103      	bne.n	80125a0 <xQueueReceive+0x44>
 8012598:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801259a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801259c:	2b00      	cmp	r3, #0
 801259e:	d101      	bne.n	80125a4 <xQueueReceive+0x48>
 80125a0:	2301      	movs	r3, #1
 80125a2:	e000      	b.n	80125a6 <xQueueReceive+0x4a>
 80125a4:	2300      	movs	r3, #0
 80125a6:	2b00      	cmp	r3, #0
 80125a8:	d10d      	bne.n	80125c6 <xQueueReceive+0x6a>
	__asm volatile
 80125aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80125ae:	b672      	cpsid	i
 80125b0:	f383 8811 	msr	BASEPRI, r3
 80125b4:	f3bf 8f6f 	isb	sy
 80125b8:	f3bf 8f4f 	dsb	sy
 80125bc:	b662      	cpsie	i
 80125be:	61fb      	str	r3, [r7, #28]
}
 80125c0:	bf00      	nop
 80125c2:	bf00      	nop
 80125c4:	e7fd      	b.n	80125c2 <xQueueReceive+0x66>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80125c6:	f001 f8d5 	bl	8013774 <xTaskGetSchedulerState>
 80125ca:	4603      	mov	r3, r0
 80125cc:	2b00      	cmp	r3, #0
 80125ce:	d102      	bne.n	80125d6 <xQueueReceive+0x7a>
 80125d0:	687b      	ldr	r3, [r7, #4]
 80125d2:	2b00      	cmp	r3, #0
 80125d4:	d101      	bne.n	80125da <xQueueReceive+0x7e>
 80125d6:	2301      	movs	r3, #1
 80125d8:	e000      	b.n	80125dc <xQueueReceive+0x80>
 80125da:	2300      	movs	r3, #0
 80125dc:	2b00      	cmp	r3, #0
 80125de:	d10d      	bne.n	80125fc <xQueueReceive+0xa0>
	__asm volatile
 80125e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80125e4:	b672      	cpsid	i
 80125e6:	f383 8811 	msr	BASEPRI, r3
 80125ea:	f3bf 8f6f 	isb	sy
 80125ee:	f3bf 8f4f 	dsb	sy
 80125f2:	b662      	cpsie	i
 80125f4:	61bb      	str	r3, [r7, #24]
}
 80125f6:	bf00      	nop
 80125f8:	bf00      	nop
 80125fa:	e7fd      	b.n	80125f8 <xQueueReceive+0x9c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80125fc:	f001 fad6 	bl	8013bac <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8012600:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012602:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012604:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8012606:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012608:	2b00      	cmp	r3, #0
 801260a:	d01f      	beq.n	801264c <xQueueReceive+0xf0>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 801260c:	68b9      	ldr	r1, [r7, #8]
 801260e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012610:	f000 f9c0 	bl	8012994 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8012614:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012616:	1e5a      	subs	r2, r3, #1
 8012618:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801261a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801261c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801261e:	691b      	ldr	r3, [r3, #16]
 8012620:	2b00      	cmp	r3, #0
 8012622:	d00f      	beq.n	8012644 <xQueueReceive+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8012624:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012626:	3310      	adds	r3, #16
 8012628:	4618      	mov	r0, r3
 801262a:	f000 fed9 	bl	80133e0 <xTaskRemoveFromEventList>
 801262e:	4603      	mov	r3, r0
 8012630:	2b00      	cmp	r3, #0
 8012632:	d007      	beq.n	8012644 <xQueueReceive+0xe8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8012634:	4b3c      	ldr	r3, [pc, #240]	@ (8012728 <xQueueReceive+0x1cc>)
 8012636:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801263a:	601a      	str	r2, [r3, #0]
 801263c:	f3bf 8f4f 	dsb	sy
 8012640:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8012644:	f001 fae8 	bl	8013c18 <vPortExitCritical>
				return pdPASS;
 8012648:	2301      	movs	r3, #1
 801264a:	e069      	b.n	8012720 <xQueueReceive+0x1c4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 801264c:	687b      	ldr	r3, [r7, #4]
 801264e:	2b00      	cmp	r3, #0
 8012650:	d103      	bne.n	801265a <xQueueReceive+0xfe>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8012652:	f001 fae1 	bl	8013c18 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8012656:	2300      	movs	r3, #0
 8012658:	e062      	b.n	8012720 <xQueueReceive+0x1c4>
				}
				else if( xEntryTimeSet == pdFALSE )
 801265a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801265c:	2b00      	cmp	r3, #0
 801265e:	d106      	bne.n	801266e <xQueueReceive+0x112>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8012660:	f107 0310 	add.w	r3, r7, #16
 8012664:	4618      	mov	r0, r3
 8012666:	f000 ff21 	bl	80134ac <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 801266a:	2301      	movs	r3, #1
 801266c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 801266e:	f001 fad3 	bl	8013c18 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8012672:	f000 fc7d 	bl	8012f70 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8012676:	f001 fa99 	bl	8013bac <vPortEnterCritical>
 801267a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801267c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8012680:	b25b      	sxtb	r3, r3
 8012682:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8012686:	d103      	bne.n	8012690 <xQueueReceive+0x134>
 8012688:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801268a:	2200      	movs	r2, #0
 801268c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8012690:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012692:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8012696:	b25b      	sxtb	r3, r3
 8012698:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 801269c:	d103      	bne.n	80126a6 <xQueueReceive+0x14a>
 801269e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80126a0:	2200      	movs	r2, #0
 80126a2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80126a6:	f001 fab7 	bl	8013c18 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80126aa:	1d3a      	adds	r2, r7, #4
 80126ac:	f107 0310 	add.w	r3, r7, #16
 80126b0:	4611      	mov	r1, r2
 80126b2:	4618      	mov	r0, r3
 80126b4:	f000 ff10 	bl	80134d8 <xTaskCheckForTimeOut>
 80126b8:	4603      	mov	r3, r0
 80126ba:	2b00      	cmp	r3, #0
 80126bc:	d123      	bne.n	8012706 <xQueueReceive+0x1aa>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80126be:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80126c0:	f000 f9e0 	bl	8012a84 <prvIsQueueEmpty>
 80126c4:	4603      	mov	r3, r0
 80126c6:	2b00      	cmp	r3, #0
 80126c8:	d017      	beq.n	80126fa <xQueueReceive+0x19e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80126ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80126cc:	3324      	adds	r3, #36	@ 0x24
 80126ce:	687a      	ldr	r2, [r7, #4]
 80126d0:	4611      	mov	r1, r2
 80126d2:	4618      	mov	r0, r3
 80126d4:	f000 fe5c 	bl	8013390 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80126d8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80126da:	f000 f981 	bl	80129e0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80126de:	f000 fc55 	bl	8012f8c <xTaskResumeAll>
 80126e2:	4603      	mov	r3, r0
 80126e4:	2b00      	cmp	r3, #0
 80126e6:	d189      	bne.n	80125fc <xQueueReceive+0xa0>
				{
					portYIELD_WITHIN_API();
 80126e8:	4b0f      	ldr	r3, [pc, #60]	@ (8012728 <xQueueReceive+0x1cc>)
 80126ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80126ee:	601a      	str	r2, [r3, #0]
 80126f0:	f3bf 8f4f 	dsb	sy
 80126f4:	f3bf 8f6f 	isb	sy
 80126f8:	e780      	b.n	80125fc <xQueueReceive+0xa0>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80126fa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80126fc:	f000 f970 	bl	80129e0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8012700:	f000 fc44 	bl	8012f8c <xTaskResumeAll>
 8012704:	e77a      	b.n	80125fc <xQueueReceive+0xa0>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8012706:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012708:	f000 f96a 	bl	80129e0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 801270c:	f000 fc3e 	bl	8012f8c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8012710:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012712:	f000 f9b7 	bl	8012a84 <prvIsQueueEmpty>
 8012716:	4603      	mov	r3, r0
 8012718:	2b00      	cmp	r3, #0
 801271a:	f43f af6f 	beq.w	80125fc <xQueueReceive+0xa0>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 801271e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8012720:	4618      	mov	r0, r3
 8012722:	3730      	adds	r7, #48	@ 0x30
 8012724:	46bd      	mov	sp, r7
 8012726:	bd80      	pop	{r7, pc}
 8012728:	e000ed04 	.word	0xe000ed04

0801272c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 801272c:	b580      	push	{r7, lr}
 801272e:	b08e      	sub	sp, #56	@ 0x38
 8012730:	af00      	add	r7, sp, #0
 8012732:	60f8      	str	r0, [r7, #12]
 8012734:	60b9      	str	r1, [r7, #8]
 8012736:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8012738:	68fb      	ldr	r3, [r7, #12]
 801273a:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 801273c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801273e:	2b00      	cmp	r3, #0
 8012740:	d10d      	bne.n	801275e <xQueueReceiveFromISR+0x32>
	__asm volatile
 8012742:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012746:	b672      	cpsid	i
 8012748:	f383 8811 	msr	BASEPRI, r3
 801274c:	f3bf 8f6f 	isb	sy
 8012750:	f3bf 8f4f 	dsb	sy
 8012754:	b662      	cpsie	i
 8012756:	623b      	str	r3, [r7, #32]
}
 8012758:	bf00      	nop
 801275a:	bf00      	nop
 801275c:	e7fd      	b.n	801275a <xQueueReceiveFromISR+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801275e:	68bb      	ldr	r3, [r7, #8]
 8012760:	2b00      	cmp	r3, #0
 8012762:	d103      	bne.n	801276c <xQueueReceiveFromISR+0x40>
 8012764:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012766:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012768:	2b00      	cmp	r3, #0
 801276a:	d101      	bne.n	8012770 <xQueueReceiveFromISR+0x44>
 801276c:	2301      	movs	r3, #1
 801276e:	e000      	b.n	8012772 <xQueueReceiveFromISR+0x46>
 8012770:	2300      	movs	r3, #0
 8012772:	2b00      	cmp	r3, #0
 8012774:	d10d      	bne.n	8012792 <xQueueReceiveFromISR+0x66>
	__asm volatile
 8012776:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801277a:	b672      	cpsid	i
 801277c:	f383 8811 	msr	BASEPRI, r3
 8012780:	f3bf 8f6f 	isb	sy
 8012784:	f3bf 8f4f 	dsb	sy
 8012788:	b662      	cpsie	i
 801278a:	61fb      	str	r3, [r7, #28]
}
 801278c:	bf00      	nop
 801278e:	bf00      	nop
 8012790:	e7fd      	b.n	801278e <xQueueReceiveFromISR+0x62>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8012792:	f001 faf3 	bl	8013d7c <vPortValidateInterruptPriority>
	__asm volatile
 8012796:	f3ef 8211 	mrs	r2, BASEPRI
 801279a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801279e:	b672      	cpsid	i
 80127a0:	f383 8811 	msr	BASEPRI, r3
 80127a4:	f3bf 8f6f 	isb	sy
 80127a8:	f3bf 8f4f 	dsb	sy
 80127ac:	b662      	cpsie	i
 80127ae:	61ba      	str	r2, [r7, #24]
 80127b0:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80127b2:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80127b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80127b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80127b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80127ba:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80127bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80127be:	2b00      	cmp	r3, #0
 80127c0:	d02f      	beq.n	8012822 <xQueueReceiveFromISR+0xf6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80127c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80127c4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80127c8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80127cc:	68b9      	ldr	r1, [r7, #8]
 80127ce:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80127d0:	f000 f8e0 	bl	8012994 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80127d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80127d6:	1e5a      	subs	r2, r3, #1
 80127d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80127da:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80127dc:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80127e0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80127e4:	d112      	bne.n	801280c <xQueueReceiveFromISR+0xe0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80127e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80127e8:	691b      	ldr	r3, [r3, #16]
 80127ea:	2b00      	cmp	r3, #0
 80127ec:	d016      	beq.n	801281c <xQueueReceiveFromISR+0xf0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80127ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80127f0:	3310      	adds	r3, #16
 80127f2:	4618      	mov	r0, r3
 80127f4:	f000 fdf4 	bl	80133e0 <xTaskRemoveFromEventList>
 80127f8:	4603      	mov	r3, r0
 80127fa:	2b00      	cmp	r3, #0
 80127fc:	d00e      	beq.n	801281c <xQueueReceiveFromISR+0xf0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80127fe:	687b      	ldr	r3, [r7, #4]
 8012800:	2b00      	cmp	r3, #0
 8012802:	d00b      	beq.n	801281c <xQueueReceiveFromISR+0xf0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8012804:	687b      	ldr	r3, [r7, #4]
 8012806:	2201      	movs	r2, #1
 8012808:	601a      	str	r2, [r3, #0]
 801280a:	e007      	b.n	801281c <xQueueReceiveFromISR+0xf0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 801280c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012810:	3301      	adds	r3, #1
 8012812:	b2db      	uxtb	r3, r3
 8012814:	b25a      	sxtb	r2, r3
 8012816:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012818:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 801281c:	2301      	movs	r3, #1
 801281e:	637b      	str	r3, [r7, #52]	@ 0x34
 8012820:	e001      	b.n	8012826 <xQueueReceiveFromISR+0xfa>
		}
		else
		{
			xReturn = pdFAIL;
 8012822:	2300      	movs	r3, #0
 8012824:	637b      	str	r3, [r7, #52]	@ 0x34
 8012826:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012828:	613b      	str	r3, [r7, #16]
	__asm volatile
 801282a:	693b      	ldr	r3, [r7, #16]
 801282c:	f383 8811 	msr	BASEPRI, r3
}
 8012830:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8012832:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8012834:	4618      	mov	r0, r3
 8012836:	3738      	adds	r7, #56	@ 0x38
 8012838:	46bd      	mov	sp, r7
 801283a:	bd80      	pop	{r7, pc}

0801283c <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 801283c:	b580      	push	{r7, lr}
 801283e:	b084      	sub	sp, #16
 8012840:	af00      	add	r7, sp, #0
 8012842:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 8012844:	687b      	ldr	r3, [r7, #4]
 8012846:	2b00      	cmp	r3, #0
 8012848:	d10d      	bne.n	8012866 <uxQueueMessagesWaiting+0x2a>
	__asm volatile
 801284a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801284e:	b672      	cpsid	i
 8012850:	f383 8811 	msr	BASEPRI, r3
 8012854:	f3bf 8f6f 	isb	sy
 8012858:	f3bf 8f4f 	dsb	sy
 801285c:	b662      	cpsie	i
 801285e:	60bb      	str	r3, [r7, #8]
}
 8012860:	bf00      	nop
 8012862:	bf00      	nop
 8012864:	e7fd      	b.n	8012862 <uxQueueMessagesWaiting+0x26>

	taskENTER_CRITICAL();
 8012866:	f001 f9a1 	bl	8013bac <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 801286a:	687b      	ldr	r3, [r7, #4]
 801286c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801286e:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 8012870:	f001 f9d2 	bl	8013c18 <vPortExitCritical>

	return uxReturn;
 8012874:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8012876:	4618      	mov	r0, r3
 8012878:	3710      	adds	r7, #16
 801287a:	46bd      	mov	sp, r7
 801287c:	bd80      	pop	{r7, pc}

0801287e <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 801287e:	b480      	push	{r7}
 8012880:	b087      	sub	sp, #28
 8012882:	af00      	add	r7, sp, #0
 8012884:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 8012886:	687b      	ldr	r3, [r7, #4]
 8012888:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 801288a:	697b      	ldr	r3, [r7, #20]
 801288c:	2b00      	cmp	r3, #0
 801288e:	d10d      	bne.n	80128ac <uxQueueMessagesWaitingFromISR+0x2e>
	__asm volatile
 8012890:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012894:	b672      	cpsid	i
 8012896:	f383 8811 	msr	BASEPRI, r3
 801289a:	f3bf 8f6f 	isb	sy
 801289e:	f3bf 8f4f 	dsb	sy
 80128a2:	b662      	cpsie	i
 80128a4:	60fb      	str	r3, [r7, #12]
}
 80128a6:	bf00      	nop
 80128a8:	bf00      	nop
 80128aa:	e7fd      	b.n	80128a8 <uxQueueMessagesWaitingFromISR+0x2a>
	uxReturn = pxQueue->uxMessagesWaiting;
 80128ac:	697b      	ldr	r3, [r7, #20]
 80128ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80128b0:	613b      	str	r3, [r7, #16]

	return uxReturn;
 80128b2:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 80128b4:	4618      	mov	r0, r3
 80128b6:	371c      	adds	r7, #28
 80128b8:	46bd      	mov	sp, r7
 80128ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128be:	4770      	bx	lr

080128c0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80128c0:	b580      	push	{r7, lr}
 80128c2:	b086      	sub	sp, #24
 80128c4:	af00      	add	r7, sp, #0
 80128c6:	60f8      	str	r0, [r7, #12]
 80128c8:	60b9      	str	r1, [r7, #8]
 80128ca:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80128cc:	2300      	movs	r3, #0
 80128ce:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80128d0:	68fb      	ldr	r3, [r7, #12]
 80128d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80128d4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80128d6:	68fb      	ldr	r3, [r7, #12]
 80128d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80128da:	2b00      	cmp	r3, #0
 80128dc:	d10d      	bne.n	80128fa <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80128de:	68fb      	ldr	r3, [r7, #12]
 80128e0:	681b      	ldr	r3, [r3, #0]
 80128e2:	2b00      	cmp	r3, #0
 80128e4:	d14d      	bne.n	8012982 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80128e6:	68fb      	ldr	r3, [r7, #12]
 80128e8:	689b      	ldr	r3, [r3, #8]
 80128ea:	4618      	mov	r0, r3
 80128ec:	f000 ff60 	bl	80137b0 <xTaskPriorityDisinherit>
 80128f0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80128f2:	68fb      	ldr	r3, [r7, #12]
 80128f4:	2200      	movs	r2, #0
 80128f6:	609a      	str	r2, [r3, #8]
 80128f8:	e043      	b.n	8012982 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80128fa:	687b      	ldr	r3, [r7, #4]
 80128fc:	2b00      	cmp	r3, #0
 80128fe:	d119      	bne.n	8012934 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8012900:	68fb      	ldr	r3, [r7, #12]
 8012902:	6858      	ldr	r0, [r3, #4]
 8012904:	68fb      	ldr	r3, [r7, #12]
 8012906:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012908:	461a      	mov	r2, r3
 801290a:	68b9      	ldr	r1, [r7, #8]
 801290c:	f002 f852 	bl	80149b4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8012910:	68fb      	ldr	r3, [r7, #12]
 8012912:	685a      	ldr	r2, [r3, #4]
 8012914:	68fb      	ldr	r3, [r7, #12]
 8012916:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012918:	441a      	add	r2, r3
 801291a:	68fb      	ldr	r3, [r7, #12]
 801291c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 801291e:	68fb      	ldr	r3, [r7, #12]
 8012920:	685a      	ldr	r2, [r3, #4]
 8012922:	68fb      	ldr	r3, [r7, #12]
 8012924:	689b      	ldr	r3, [r3, #8]
 8012926:	429a      	cmp	r2, r3
 8012928:	d32b      	bcc.n	8012982 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 801292a:	68fb      	ldr	r3, [r7, #12]
 801292c:	681a      	ldr	r2, [r3, #0]
 801292e:	68fb      	ldr	r3, [r7, #12]
 8012930:	605a      	str	r2, [r3, #4]
 8012932:	e026      	b.n	8012982 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8012934:	68fb      	ldr	r3, [r7, #12]
 8012936:	68d8      	ldr	r0, [r3, #12]
 8012938:	68fb      	ldr	r3, [r7, #12]
 801293a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801293c:	461a      	mov	r2, r3
 801293e:	68b9      	ldr	r1, [r7, #8]
 8012940:	f002 f838 	bl	80149b4 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8012944:	68fb      	ldr	r3, [r7, #12]
 8012946:	68da      	ldr	r2, [r3, #12]
 8012948:	68fb      	ldr	r3, [r7, #12]
 801294a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801294c:	425b      	negs	r3, r3
 801294e:	441a      	add	r2, r3
 8012950:	68fb      	ldr	r3, [r7, #12]
 8012952:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8012954:	68fb      	ldr	r3, [r7, #12]
 8012956:	68da      	ldr	r2, [r3, #12]
 8012958:	68fb      	ldr	r3, [r7, #12]
 801295a:	681b      	ldr	r3, [r3, #0]
 801295c:	429a      	cmp	r2, r3
 801295e:	d207      	bcs.n	8012970 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8012960:	68fb      	ldr	r3, [r7, #12]
 8012962:	689a      	ldr	r2, [r3, #8]
 8012964:	68fb      	ldr	r3, [r7, #12]
 8012966:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012968:	425b      	negs	r3, r3
 801296a:	441a      	add	r2, r3
 801296c:	68fb      	ldr	r3, [r7, #12]
 801296e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8012970:	687b      	ldr	r3, [r7, #4]
 8012972:	2b02      	cmp	r3, #2
 8012974:	d105      	bne.n	8012982 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8012976:	693b      	ldr	r3, [r7, #16]
 8012978:	2b00      	cmp	r3, #0
 801297a:	d002      	beq.n	8012982 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 801297c:	693b      	ldr	r3, [r7, #16]
 801297e:	3b01      	subs	r3, #1
 8012980:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8012982:	693b      	ldr	r3, [r7, #16]
 8012984:	1c5a      	adds	r2, r3, #1
 8012986:	68fb      	ldr	r3, [r7, #12]
 8012988:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 801298a:	697b      	ldr	r3, [r7, #20]
}
 801298c:	4618      	mov	r0, r3
 801298e:	3718      	adds	r7, #24
 8012990:	46bd      	mov	sp, r7
 8012992:	bd80      	pop	{r7, pc}

08012994 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8012994:	b580      	push	{r7, lr}
 8012996:	b082      	sub	sp, #8
 8012998:	af00      	add	r7, sp, #0
 801299a:	6078      	str	r0, [r7, #4]
 801299c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 801299e:	687b      	ldr	r3, [r7, #4]
 80129a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80129a2:	2b00      	cmp	r3, #0
 80129a4:	d018      	beq.n	80129d8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80129a6:	687b      	ldr	r3, [r7, #4]
 80129a8:	68da      	ldr	r2, [r3, #12]
 80129aa:	687b      	ldr	r3, [r7, #4]
 80129ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80129ae:	441a      	add	r2, r3
 80129b0:	687b      	ldr	r3, [r7, #4]
 80129b2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80129b4:	687b      	ldr	r3, [r7, #4]
 80129b6:	68da      	ldr	r2, [r3, #12]
 80129b8:	687b      	ldr	r3, [r7, #4]
 80129ba:	689b      	ldr	r3, [r3, #8]
 80129bc:	429a      	cmp	r2, r3
 80129be:	d303      	bcc.n	80129c8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80129c0:	687b      	ldr	r3, [r7, #4]
 80129c2:	681a      	ldr	r2, [r3, #0]
 80129c4:	687b      	ldr	r3, [r7, #4]
 80129c6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80129c8:	687b      	ldr	r3, [r7, #4]
 80129ca:	68d9      	ldr	r1, [r3, #12]
 80129cc:	687b      	ldr	r3, [r7, #4]
 80129ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80129d0:	461a      	mov	r2, r3
 80129d2:	6838      	ldr	r0, [r7, #0]
 80129d4:	f001 ffee 	bl	80149b4 <memcpy>
	}
}
 80129d8:	bf00      	nop
 80129da:	3708      	adds	r7, #8
 80129dc:	46bd      	mov	sp, r7
 80129de:	bd80      	pop	{r7, pc}

080129e0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80129e0:	b580      	push	{r7, lr}
 80129e2:	b084      	sub	sp, #16
 80129e4:	af00      	add	r7, sp, #0
 80129e6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80129e8:	f001 f8e0 	bl	8013bac <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80129ec:	687b      	ldr	r3, [r7, #4]
 80129ee:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80129f2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80129f4:	e011      	b.n	8012a1a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80129f6:	687b      	ldr	r3, [r7, #4]
 80129f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80129fa:	2b00      	cmp	r3, #0
 80129fc:	d012      	beq.n	8012a24 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80129fe:	687b      	ldr	r3, [r7, #4]
 8012a00:	3324      	adds	r3, #36	@ 0x24
 8012a02:	4618      	mov	r0, r3
 8012a04:	f000 fcec 	bl	80133e0 <xTaskRemoveFromEventList>
 8012a08:	4603      	mov	r3, r0
 8012a0a:	2b00      	cmp	r3, #0
 8012a0c:	d001      	beq.n	8012a12 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8012a0e:	f000 fdcb 	bl	80135a8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8012a12:	7bfb      	ldrb	r3, [r7, #15]
 8012a14:	3b01      	subs	r3, #1
 8012a16:	b2db      	uxtb	r3, r3
 8012a18:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8012a1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012a1e:	2b00      	cmp	r3, #0
 8012a20:	dce9      	bgt.n	80129f6 <prvUnlockQueue+0x16>
 8012a22:	e000      	b.n	8012a26 <prvUnlockQueue+0x46>
					break;
 8012a24:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8012a26:	687b      	ldr	r3, [r7, #4]
 8012a28:	22ff      	movs	r2, #255	@ 0xff
 8012a2a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8012a2e:	f001 f8f3 	bl	8013c18 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8012a32:	f001 f8bb 	bl	8013bac <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8012a36:	687b      	ldr	r3, [r7, #4]
 8012a38:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8012a3c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8012a3e:	e011      	b.n	8012a64 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8012a40:	687b      	ldr	r3, [r7, #4]
 8012a42:	691b      	ldr	r3, [r3, #16]
 8012a44:	2b00      	cmp	r3, #0
 8012a46:	d012      	beq.n	8012a6e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8012a48:	687b      	ldr	r3, [r7, #4]
 8012a4a:	3310      	adds	r3, #16
 8012a4c:	4618      	mov	r0, r3
 8012a4e:	f000 fcc7 	bl	80133e0 <xTaskRemoveFromEventList>
 8012a52:	4603      	mov	r3, r0
 8012a54:	2b00      	cmp	r3, #0
 8012a56:	d001      	beq.n	8012a5c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8012a58:	f000 fda6 	bl	80135a8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8012a5c:	7bbb      	ldrb	r3, [r7, #14]
 8012a5e:	3b01      	subs	r3, #1
 8012a60:	b2db      	uxtb	r3, r3
 8012a62:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8012a64:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8012a68:	2b00      	cmp	r3, #0
 8012a6a:	dce9      	bgt.n	8012a40 <prvUnlockQueue+0x60>
 8012a6c:	e000      	b.n	8012a70 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8012a6e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8012a70:	687b      	ldr	r3, [r7, #4]
 8012a72:	22ff      	movs	r2, #255	@ 0xff
 8012a74:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8012a78:	f001 f8ce 	bl	8013c18 <vPortExitCritical>
}
 8012a7c:	bf00      	nop
 8012a7e:	3710      	adds	r7, #16
 8012a80:	46bd      	mov	sp, r7
 8012a82:	bd80      	pop	{r7, pc}

08012a84 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8012a84:	b580      	push	{r7, lr}
 8012a86:	b084      	sub	sp, #16
 8012a88:	af00      	add	r7, sp, #0
 8012a8a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8012a8c:	f001 f88e 	bl	8013bac <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8012a90:	687b      	ldr	r3, [r7, #4]
 8012a92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012a94:	2b00      	cmp	r3, #0
 8012a96:	d102      	bne.n	8012a9e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8012a98:	2301      	movs	r3, #1
 8012a9a:	60fb      	str	r3, [r7, #12]
 8012a9c:	e001      	b.n	8012aa2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8012a9e:	2300      	movs	r3, #0
 8012aa0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8012aa2:	f001 f8b9 	bl	8013c18 <vPortExitCritical>

	return xReturn;
 8012aa6:	68fb      	ldr	r3, [r7, #12]
}
 8012aa8:	4618      	mov	r0, r3
 8012aaa:	3710      	adds	r7, #16
 8012aac:	46bd      	mov	sp, r7
 8012aae:	bd80      	pop	{r7, pc}

08012ab0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8012ab0:	b580      	push	{r7, lr}
 8012ab2:	b084      	sub	sp, #16
 8012ab4:	af00      	add	r7, sp, #0
 8012ab6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8012ab8:	f001 f878 	bl	8013bac <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8012abc:	687b      	ldr	r3, [r7, #4]
 8012abe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8012ac0:	687b      	ldr	r3, [r7, #4]
 8012ac2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012ac4:	429a      	cmp	r2, r3
 8012ac6:	d102      	bne.n	8012ace <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8012ac8:	2301      	movs	r3, #1
 8012aca:	60fb      	str	r3, [r7, #12]
 8012acc:	e001      	b.n	8012ad2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8012ace:	2300      	movs	r3, #0
 8012ad0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8012ad2:	f001 f8a1 	bl	8013c18 <vPortExitCritical>

	return xReturn;
 8012ad6:	68fb      	ldr	r3, [r7, #12]
}
 8012ad8:	4618      	mov	r0, r3
 8012ada:	3710      	adds	r7, #16
 8012adc:	46bd      	mov	sp, r7
 8012ade:	bd80      	pop	{r7, pc}

08012ae0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8012ae0:	b580      	push	{r7, lr}
 8012ae2:	b08e      	sub	sp, #56	@ 0x38
 8012ae4:	af04      	add	r7, sp, #16
 8012ae6:	60f8      	str	r0, [r7, #12]
 8012ae8:	60b9      	str	r1, [r7, #8]
 8012aea:	607a      	str	r2, [r7, #4]
 8012aec:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8012aee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012af0:	2b00      	cmp	r3, #0
 8012af2:	d10d      	bne.n	8012b10 <xTaskCreateStatic+0x30>
	__asm volatile
 8012af4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012af8:	b672      	cpsid	i
 8012afa:	f383 8811 	msr	BASEPRI, r3
 8012afe:	f3bf 8f6f 	isb	sy
 8012b02:	f3bf 8f4f 	dsb	sy
 8012b06:	b662      	cpsie	i
 8012b08:	623b      	str	r3, [r7, #32]
}
 8012b0a:	bf00      	nop
 8012b0c:	bf00      	nop
 8012b0e:	e7fd      	b.n	8012b0c <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 8012b10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012b12:	2b00      	cmp	r3, #0
 8012b14:	d10d      	bne.n	8012b32 <xTaskCreateStatic+0x52>
	__asm volatile
 8012b16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012b1a:	b672      	cpsid	i
 8012b1c:	f383 8811 	msr	BASEPRI, r3
 8012b20:	f3bf 8f6f 	isb	sy
 8012b24:	f3bf 8f4f 	dsb	sy
 8012b28:	b662      	cpsie	i
 8012b2a:	61fb      	str	r3, [r7, #28]
}
 8012b2c:	bf00      	nop
 8012b2e:	bf00      	nop
 8012b30:	e7fd      	b.n	8012b2e <xTaskCreateStatic+0x4e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8012b32:	2358      	movs	r3, #88	@ 0x58
 8012b34:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8012b36:	693b      	ldr	r3, [r7, #16]
 8012b38:	2b58      	cmp	r3, #88	@ 0x58
 8012b3a:	d00d      	beq.n	8012b58 <xTaskCreateStatic+0x78>
	__asm volatile
 8012b3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012b40:	b672      	cpsid	i
 8012b42:	f383 8811 	msr	BASEPRI, r3
 8012b46:	f3bf 8f6f 	isb	sy
 8012b4a:	f3bf 8f4f 	dsb	sy
 8012b4e:	b662      	cpsie	i
 8012b50:	61bb      	str	r3, [r7, #24]
}
 8012b52:	bf00      	nop
 8012b54:	bf00      	nop
 8012b56:	e7fd      	b.n	8012b54 <xTaskCreateStatic+0x74>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8012b58:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8012b5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012b5c:	2b00      	cmp	r3, #0
 8012b5e:	d01e      	beq.n	8012b9e <xTaskCreateStatic+0xbe>
 8012b60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012b62:	2b00      	cmp	r3, #0
 8012b64:	d01b      	beq.n	8012b9e <xTaskCreateStatic+0xbe>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8012b66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012b68:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8012b6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012b6c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8012b6e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8012b70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012b72:	2202      	movs	r2, #2
 8012b74:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8012b78:	2300      	movs	r3, #0
 8012b7a:	9303      	str	r3, [sp, #12]
 8012b7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012b7e:	9302      	str	r3, [sp, #8]
 8012b80:	f107 0314 	add.w	r3, r7, #20
 8012b84:	9301      	str	r3, [sp, #4]
 8012b86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012b88:	9300      	str	r3, [sp, #0]
 8012b8a:	683b      	ldr	r3, [r7, #0]
 8012b8c:	687a      	ldr	r2, [r7, #4]
 8012b8e:	68b9      	ldr	r1, [r7, #8]
 8012b90:	68f8      	ldr	r0, [r7, #12]
 8012b92:	f000 f850 	bl	8012c36 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8012b96:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8012b98:	f000 f8e2 	bl	8012d60 <prvAddNewTaskToReadyList>
 8012b9c:	e001      	b.n	8012ba2 <xTaskCreateStatic+0xc2>
		}
		else
		{
			xReturn = NULL;
 8012b9e:	2300      	movs	r3, #0
 8012ba0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8012ba2:	697b      	ldr	r3, [r7, #20]
	}
 8012ba4:	4618      	mov	r0, r3
 8012ba6:	3728      	adds	r7, #40	@ 0x28
 8012ba8:	46bd      	mov	sp, r7
 8012baa:	bd80      	pop	{r7, pc}

08012bac <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8012bac:	b580      	push	{r7, lr}
 8012bae:	b08c      	sub	sp, #48	@ 0x30
 8012bb0:	af04      	add	r7, sp, #16
 8012bb2:	60f8      	str	r0, [r7, #12]
 8012bb4:	60b9      	str	r1, [r7, #8]
 8012bb6:	603b      	str	r3, [r7, #0]
 8012bb8:	4613      	mov	r3, r2
 8012bba:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8012bbc:	88fb      	ldrh	r3, [r7, #6]
 8012bbe:	009b      	lsls	r3, r3, #2
 8012bc0:	4618      	mov	r0, r3
 8012bc2:	f001 f921 	bl	8013e08 <pvPortMalloc>
 8012bc6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8012bc8:	697b      	ldr	r3, [r7, #20]
 8012bca:	2b00      	cmp	r3, #0
 8012bcc:	d00e      	beq.n	8012bec <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8012bce:	2058      	movs	r0, #88	@ 0x58
 8012bd0:	f001 f91a 	bl	8013e08 <pvPortMalloc>
 8012bd4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8012bd6:	69fb      	ldr	r3, [r7, #28]
 8012bd8:	2b00      	cmp	r3, #0
 8012bda:	d003      	beq.n	8012be4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8012bdc:	69fb      	ldr	r3, [r7, #28]
 8012bde:	697a      	ldr	r2, [r7, #20]
 8012be0:	631a      	str	r2, [r3, #48]	@ 0x30
 8012be2:	e005      	b.n	8012bf0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8012be4:	6978      	ldr	r0, [r7, #20]
 8012be6:	f001 f9e1 	bl	8013fac <vPortFree>
 8012bea:	e001      	b.n	8012bf0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8012bec:	2300      	movs	r3, #0
 8012bee:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8012bf0:	69fb      	ldr	r3, [r7, #28]
 8012bf2:	2b00      	cmp	r3, #0
 8012bf4:	d017      	beq.n	8012c26 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8012bf6:	69fb      	ldr	r3, [r7, #28]
 8012bf8:	2200      	movs	r2, #0
 8012bfa:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8012bfe:	88fa      	ldrh	r2, [r7, #6]
 8012c00:	2300      	movs	r3, #0
 8012c02:	9303      	str	r3, [sp, #12]
 8012c04:	69fb      	ldr	r3, [r7, #28]
 8012c06:	9302      	str	r3, [sp, #8]
 8012c08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012c0a:	9301      	str	r3, [sp, #4]
 8012c0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012c0e:	9300      	str	r3, [sp, #0]
 8012c10:	683b      	ldr	r3, [r7, #0]
 8012c12:	68b9      	ldr	r1, [r7, #8]
 8012c14:	68f8      	ldr	r0, [r7, #12]
 8012c16:	f000 f80e 	bl	8012c36 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8012c1a:	69f8      	ldr	r0, [r7, #28]
 8012c1c:	f000 f8a0 	bl	8012d60 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8012c20:	2301      	movs	r3, #1
 8012c22:	61bb      	str	r3, [r7, #24]
 8012c24:	e002      	b.n	8012c2c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8012c26:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8012c2a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8012c2c:	69bb      	ldr	r3, [r7, #24]
	}
 8012c2e:	4618      	mov	r0, r3
 8012c30:	3720      	adds	r7, #32
 8012c32:	46bd      	mov	sp, r7
 8012c34:	bd80      	pop	{r7, pc}

08012c36 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8012c36:	b580      	push	{r7, lr}
 8012c38:	b088      	sub	sp, #32
 8012c3a:	af00      	add	r7, sp, #0
 8012c3c:	60f8      	str	r0, [r7, #12]
 8012c3e:	60b9      	str	r1, [r7, #8]
 8012c40:	607a      	str	r2, [r7, #4]
 8012c42:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8012c44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012c46:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8012c48:	687b      	ldr	r3, [r7, #4]
 8012c4a:	009b      	lsls	r3, r3, #2
 8012c4c:	461a      	mov	r2, r3
 8012c4e:	21a5      	movs	r1, #165	@ 0xa5
 8012c50:	f001 fe6c 	bl	801492c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8012c54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012c56:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8012c58:	6879      	ldr	r1, [r7, #4]
 8012c5a:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8012c5e:	440b      	add	r3, r1
 8012c60:	009b      	lsls	r3, r3, #2
 8012c62:	4413      	add	r3, r2
 8012c64:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8012c66:	69bb      	ldr	r3, [r7, #24]
 8012c68:	f023 0307 	bic.w	r3, r3, #7
 8012c6c:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8012c6e:	69bb      	ldr	r3, [r7, #24]
 8012c70:	f003 0307 	and.w	r3, r3, #7
 8012c74:	2b00      	cmp	r3, #0
 8012c76:	d00d      	beq.n	8012c94 <prvInitialiseNewTask+0x5e>
	__asm volatile
 8012c78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012c7c:	b672      	cpsid	i
 8012c7e:	f383 8811 	msr	BASEPRI, r3
 8012c82:	f3bf 8f6f 	isb	sy
 8012c86:	f3bf 8f4f 	dsb	sy
 8012c8a:	b662      	cpsie	i
 8012c8c:	617b      	str	r3, [r7, #20]
}
 8012c8e:	bf00      	nop
 8012c90:	bf00      	nop
 8012c92:	e7fd      	b.n	8012c90 <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8012c94:	68bb      	ldr	r3, [r7, #8]
 8012c96:	2b00      	cmp	r3, #0
 8012c98:	d01f      	beq.n	8012cda <prvInitialiseNewTask+0xa4>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8012c9a:	2300      	movs	r3, #0
 8012c9c:	61fb      	str	r3, [r7, #28]
 8012c9e:	e012      	b.n	8012cc6 <prvInitialiseNewTask+0x90>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8012ca0:	68ba      	ldr	r2, [r7, #8]
 8012ca2:	69fb      	ldr	r3, [r7, #28]
 8012ca4:	4413      	add	r3, r2
 8012ca6:	7819      	ldrb	r1, [r3, #0]
 8012ca8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012caa:	69fb      	ldr	r3, [r7, #28]
 8012cac:	4413      	add	r3, r2
 8012cae:	3334      	adds	r3, #52	@ 0x34
 8012cb0:	460a      	mov	r2, r1
 8012cb2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8012cb4:	68ba      	ldr	r2, [r7, #8]
 8012cb6:	69fb      	ldr	r3, [r7, #28]
 8012cb8:	4413      	add	r3, r2
 8012cba:	781b      	ldrb	r3, [r3, #0]
 8012cbc:	2b00      	cmp	r3, #0
 8012cbe:	d006      	beq.n	8012cce <prvInitialiseNewTask+0x98>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8012cc0:	69fb      	ldr	r3, [r7, #28]
 8012cc2:	3301      	adds	r3, #1
 8012cc4:	61fb      	str	r3, [r7, #28]
 8012cc6:	69fb      	ldr	r3, [r7, #28]
 8012cc8:	2b0f      	cmp	r3, #15
 8012cca:	d9e9      	bls.n	8012ca0 <prvInitialiseNewTask+0x6a>
 8012ccc:	e000      	b.n	8012cd0 <prvInitialiseNewTask+0x9a>
			{
				break;
 8012cce:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8012cd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012cd2:	2200      	movs	r2, #0
 8012cd4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8012cd8:	e003      	b.n	8012ce2 <prvInitialiseNewTask+0xac>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8012cda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012cdc:	2200      	movs	r2, #0
 8012cde:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8012ce2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012ce4:	2b06      	cmp	r3, #6
 8012ce6:	d901      	bls.n	8012cec <prvInitialiseNewTask+0xb6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8012ce8:	2306      	movs	r3, #6
 8012cea:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8012cec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012cee:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012cf0:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8012cf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012cf4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012cf6:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8012cf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012cfa:	2200      	movs	r2, #0
 8012cfc:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8012cfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012d00:	3304      	adds	r3, #4
 8012d02:	4618      	mov	r0, r3
 8012d04:	f7ff f892 	bl	8011e2c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8012d08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012d0a:	3318      	adds	r3, #24
 8012d0c:	4618      	mov	r0, r3
 8012d0e:	f7ff f88d 	bl	8011e2c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8012d12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012d14:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012d16:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012d18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012d1a:	f1c3 0207 	rsb	r2, r3, #7
 8012d1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012d20:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8012d22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012d24:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012d26:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif /* portCRITICAL_NESTING_IN_TCB */

	#if ( configUSE_APPLICATION_TASK_TAG == 1 )
	{
		pxNewTCB->pxTaskTag = NULL;
 8012d28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012d2a:	2200      	movs	r2, #0
 8012d2c:	64da      	str	r2, [r3, #76]	@ 0x4c
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8012d2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012d30:	2200      	movs	r2, #0
 8012d32:	651a      	str	r2, [r3, #80]	@ 0x50
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8012d34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012d36:	2200      	movs	r2, #0
 8012d38:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8012d3c:	683a      	ldr	r2, [r7, #0]
 8012d3e:	68f9      	ldr	r1, [r7, #12]
 8012d40:	69b8      	ldr	r0, [r7, #24]
 8012d42:	f000 fe27 	bl	8013994 <pxPortInitialiseStack>
 8012d46:	4602      	mov	r2, r0
 8012d48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012d4a:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8012d4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012d4e:	2b00      	cmp	r3, #0
 8012d50:	d002      	beq.n	8012d58 <prvInitialiseNewTask+0x122>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8012d52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012d54:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012d56:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8012d58:	bf00      	nop
 8012d5a:	3720      	adds	r7, #32
 8012d5c:	46bd      	mov	sp, r7
 8012d5e:	bd80      	pop	{r7, pc}

08012d60 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8012d60:	b580      	push	{r7, lr}
 8012d62:	b082      	sub	sp, #8
 8012d64:	af00      	add	r7, sp, #0
 8012d66:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8012d68:	f000 ff20 	bl	8013bac <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8012d6c:	4b2a      	ldr	r3, [pc, #168]	@ (8012e18 <prvAddNewTaskToReadyList+0xb8>)
 8012d6e:	681b      	ldr	r3, [r3, #0]
 8012d70:	3301      	adds	r3, #1
 8012d72:	4a29      	ldr	r2, [pc, #164]	@ (8012e18 <prvAddNewTaskToReadyList+0xb8>)
 8012d74:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8012d76:	4b29      	ldr	r3, [pc, #164]	@ (8012e1c <prvAddNewTaskToReadyList+0xbc>)
 8012d78:	681b      	ldr	r3, [r3, #0]
 8012d7a:	2b00      	cmp	r3, #0
 8012d7c:	d109      	bne.n	8012d92 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8012d7e:	4a27      	ldr	r2, [pc, #156]	@ (8012e1c <prvAddNewTaskToReadyList+0xbc>)
 8012d80:	687b      	ldr	r3, [r7, #4]
 8012d82:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8012d84:	4b24      	ldr	r3, [pc, #144]	@ (8012e18 <prvAddNewTaskToReadyList+0xb8>)
 8012d86:	681b      	ldr	r3, [r3, #0]
 8012d88:	2b01      	cmp	r3, #1
 8012d8a:	d110      	bne.n	8012dae <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8012d8c:	f000 fc32 	bl	80135f4 <prvInitialiseTaskLists>
 8012d90:	e00d      	b.n	8012dae <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8012d92:	4b23      	ldr	r3, [pc, #140]	@ (8012e20 <prvAddNewTaskToReadyList+0xc0>)
 8012d94:	681b      	ldr	r3, [r3, #0]
 8012d96:	2b00      	cmp	r3, #0
 8012d98:	d109      	bne.n	8012dae <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8012d9a:	4b20      	ldr	r3, [pc, #128]	@ (8012e1c <prvAddNewTaskToReadyList+0xbc>)
 8012d9c:	681b      	ldr	r3, [r3, #0]
 8012d9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012da0:	687b      	ldr	r3, [r7, #4]
 8012da2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012da4:	429a      	cmp	r2, r3
 8012da6:	d802      	bhi.n	8012dae <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8012da8:	4a1c      	ldr	r2, [pc, #112]	@ (8012e1c <prvAddNewTaskToReadyList+0xbc>)
 8012daa:	687b      	ldr	r3, [r7, #4]
 8012dac:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8012dae:	4b1d      	ldr	r3, [pc, #116]	@ (8012e24 <prvAddNewTaskToReadyList+0xc4>)
 8012db0:	681b      	ldr	r3, [r3, #0]
 8012db2:	3301      	adds	r3, #1
 8012db4:	4a1b      	ldr	r2, [pc, #108]	@ (8012e24 <prvAddNewTaskToReadyList+0xc4>)
 8012db6:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8012db8:	687b      	ldr	r3, [r7, #4]
 8012dba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012dbc:	2201      	movs	r2, #1
 8012dbe:	409a      	lsls	r2, r3
 8012dc0:	4b19      	ldr	r3, [pc, #100]	@ (8012e28 <prvAddNewTaskToReadyList+0xc8>)
 8012dc2:	681b      	ldr	r3, [r3, #0]
 8012dc4:	4313      	orrs	r3, r2
 8012dc6:	4a18      	ldr	r2, [pc, #96]	@ (8012e28 <prvAddNewTaskToReadyList+0xc8>)
 8012dc8:	6013      	str	r3, [r2, #0]
 8012dca:	687b      	ldr	r3, [r7, #4]
 8012dcc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012dce:	4613      	mov	r3, r2
 8012dd0:	009b      	lsls	r3, r3, #2
 8012dd2:	4413      	add	r3, r2
 8012dd4:	009b      	lsls	r3, r3, #2
 8012dd6:	4a15      	ldr	r2, [pc, #84]	@ (8012e2c <prvAddNewTaskToReadyList+0xcc>)
 8012dd8:	441a      	add	r2, r3
 8012dda:	687b      	ldr	r3, [r7, #4]
 8012ddc:	3304      	adds	r3, #4
 8012dde:	4619      	mov	r1, r3
 8012de0:	4610      	mov	r0, r2
 8012de2:	f7ff f830 	bl	8011e46 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8012de6:	f000 ff17 	bl	8013c18 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8012dea:	4b0d      	ldr	r3, [pc, #52]	@ (8012e20 <prvAddNewTaskToReadyList+0xc0>)
 8012dec:	681b      	ldr	r3, [r3, #0]
 8012dee:	2b00      	cmp	r3, #0
 8012df0:	d00e      	beq.n	8012e10 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8012df2:	4b0a      	ldr	r3, [pc, #40]	@ (8012e1c <prvAddNewTaskToReadyList+0xbc>)
 8012df4:	681b      	ldr	r3, [r3, #0]
 8012df6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012df8:	687b      	ldr	r3, [r7, #4]
 8012dfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012dfc:	429a      	cmp	r2, r3
 8012dfe:	d207      	bcs.n	8012e10 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8012e00:	4b0b      	ldr	r3, [pc, #44]	@ (8012e30 <prvAddNewTaskToReadyList+0xd0>)
 8012e02:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012e06:	601a      	str	r2, [r3, #0]
 8012e08:	f3bf 8f4f 	dsb	sy
 8012e0c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8012e10:	bf00      	nop
 8012e12:	3708      	adds	r7, #8
 8012e14:	46bd      	mov	sp, r7
 8012e16:	bd80      	pop	{r7, pc}
 8012e18:	20013160 	.word	0x20013160
 8012e1c:	20013060 	.word	0x20013060
 8012e20:	2001316c 	.word	0x2001316c
 8012e24:	2001317c 	.word	0x2001317c
 8012e28:	20013168 	.word	0x20013168
 8012e2c:	20013064 	.word	0x20013064
 8012e30:	e000ed04 	.word	0xe000ed04

08012e34 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8012e34:	b580      	push	{r7, lr}
 8012e36:	b084      	sub	sp, #16
 8012e38:	af00      	add	r7, sp, #0
 8012e3a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8012e3c:	2300      	movs	r3, #0
 8012e3e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8012e40:	687b      	ldr	r3, [r7, #4]
 8012e42:	2b00      	cmp	r3, #0
 8012e44:	d01a      	beq.n	8012e7c <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8012e46:	4b15      	ldr	r3, [pc, #84]	@ (8012e9c <vTaskDelay+0x68>)
 8012e48:	681b      	ldr	r3, [r3, #0]
 8012e4a:	2b00      	cmp	r3, #0
 8012e4c:	d00d      	beq.n	8012e6a <vTaskDelay+0x36>
	__asm volatile
 8012e4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012e52:	b672      	cpsid	i
 8012e54:	f383 8811 	msr	BASEPRI, r3
 8012e58:	f3bf 8f6f 	isb	sy
 8012e5c:	f3bf 8f4f 	dsb	sy
 8012e60:	b662      	cpsie	i
 8012e62:	60bb      	str	r3, [r7, #8]
}
 8012e64:	bf00      	nop
 8012e66:	bf00      	nop
 8012e68:	e7fd      	b.n	8012e66 <vTaskDelay+0x32>
			vTaskSuspendAll();
 8012e6a:	f000 f881 	bl	8012f70 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8012e6e:	2100      	movs	r1, #0
 8012e70:	6878      	ldr	r0, [r7, #4]
 8012e72:	f000 fd29 	bl	80138c8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8012e76:	f000 f889 	bl	8012f8c <xTaskResumeAll>
 8012e7a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8012e7c:	68fb      	ldr	r3, [r7, #12]
 8012e7e:	2b00      	cmp	r3, #0
 8012e80:	d107      	bne.n	8012e92 <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 8012e82:	4b07      	ldr	r3, [pc, #28]	@ (8012ea0 <vTaskDelay+0x6c>)
 8012e84:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012e88:	601a      	str	r2, [r3, #0]
 8012e8a:	f3bf 8f4f 	dsb	sy
 8012e8e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8012e92:	bf00      	nop
 8012e94:	3710      	adds	r7, #16
 8012e96:	46bd      	mov	sp, r7
 8012e98:	bd80      	pop	{r7, pc}
 8012e9a:	bf00      	nop
 8012e9c:	20013188 	.word	0x20013188
 8012ea0:	e000ed04 	.word	0xe000ed04

08012ea4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8012ea4:	b580      	push	{r7, lr}
 8012ea6:	b08a      	sub	sp, #40	@ 0x28
 8012ea8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8012eaa:	2300      	movs	r3, #0
 8012eac:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8012eae:	2300      	movs	r3, #0
 8012eb0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8012eb2:	463a      	mov	r2, r7
 8012eb4:	1d39      	adds	r1, r7, #4
 8012eb6:	f107 0308 	add.w	r3, r7, #8
 8012eba:	4618      	mov	r0, r3
 8012ebc:	f7ed fb58 	bl	8000570 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8012ec0:	6839      	ldr	r1, [r7, #0]
 8012ec2:	687b      	ldr	r3, [r7, #4]
 8012ec4:	68ba      	ldr	r2, [r7, #8]
 8012ec6:	9202      	str	r2, [sp, #8]
 8012ec8:	9301      	str	r3, [sp, #4]
 8012eca:	2300      	movs	r3, #0
 8012ecc:	9300      	str	r3, [sp, #0]
 8012ece:	2300      	movs	r3, #0
 8012ed0:	460a      	mov	r2, r1
 8012ed2:	4921      	ldr	r1, [pc, #132]	@ (8012f58 <vTaskStartScheduler+0xb4>)
 8012ed4:	4821      	ldr	r0, [pc, #132]	@ (8012f5c <vTaskStartScheduler+0xb8>)
 8012ed6:	f7ff fe03 	bl	8012ae0 <xTaskCreateStatic>
 8012eda:	4603      	mov	r3, r0
 8012edc:	4a20      	ldr	r2, [pc, #128]	@ (8012f60 <vTaskStartScheduler+0xbc>)
 8012ede:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8012ee0:	4b1f      	ldr	r3, [pc, #124]	@ (8012f60 <vTaskStartScheduler+0xbc>)
 8012ee2:	681b      	ldr	r3, [r3, #0]
 8012ee4:	2b00      	cmp	r3, #0
 8012ee6:	d002      	beq.n	8012eee <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8012ee8:	2301      	movs	r3, #1
 8012eea:	617b      	str	r3, [r7, #20]
 8012eec:	e001      	b.n	8012ef2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8012eee:	2300      	movs	r3, #0
 8012ef0:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8012ef2:	697b      	ldr	r3, [r7, #20]
 8012ef4:	2b01      	cmp	r3, #1
 8012ef6:	d118      	bne.n	8012f2a <vTaskStartScheduler+0x86>
	__asm volatile
 8012ef8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012efc:	b672      	cpsid	i
 8012efe:	f383 8811 	msr	BASEPRI, r3
 8012f02:	f3bf 8f6f 	isb	sy
 8012f06:	f3bf 8f4f 	dsb	sy
 8012f0a:	b662      	cpsie	i
 8012f0c:	613b      	str	r3, [r7, #16]
}
 8012f0e:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8012f10:	4b14      	ldr	r3, [pc, #80]	@ (8012f64 <vTaskStartScheduler+0xc0>)
 8012f12:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8012f16:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8012f18:	4b13      	ldr	r3, [pc, #76]	@ (8012f68 <vTaskStartScheduler+0xc4>)
 8012f1a:	2201      	movs	r2, #1
 8012f1c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8012f1e:	4b13      	ldr	r3, [pc, #76]	@ (8012f6c <vTaskStartScheduler+0xc8>)
 8012f20:	2200      	movs	r2, #0
 8012f22:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8012f24:	f000 fdc4 	bl	8013ab0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8012f28:	e011      	b.n	8012f4e <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8012f2a:	697b      	ldr	r3, [r7, #20]
 8012f2c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8012f30:	d10d      	bne.n	8012f4e <vTaskStartScheduler+0xaa>
	__asm volatile
 8012f32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012f36:	b672      	cpsid	i
 8012f38:	f383 8811 	msr	BASEPRI, r3
 8012f3c:	f3bf 8f6f 	isb	sy
 8012f40:	f3bf 8f4f 	dsb	sy
 8012f44:	b662      	cpsie	i
 8012f46:	60fb      	str	r3, [r7, #12]
}
 8012f48:	bf00      	nop
 8012f4a:	bf00      	nop
 8012f4c:	e7fd      	b.n	8012f4a <vTaskStartScheduler+0xa6>
}
 8012f4e:	bf00      	nop
 8012f50:	3718      	adds	r7, #24
 8012f52:	46bd      	mov	sp, r7
 8012f54:	bd80      	pop	{r7, pc}
 8012f56:	bf00      	nop
 8012f58:	08014af0 	.word	0x08014af0
 8012f5c:	080135c1 	.word	0x080135c1
 8012f60:	20013184 	.word	0x20013184
 8012f64:	20013180 	.word	0x20013180
 8012f68:	2001316c 	.word	0x2001316c
 8012f6c:	20013164 	.word	0x20013164

08012f70 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8012f70:	b480      	push	{r7}
 8012f72:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8012f74:	4b04      	ldr	r3, [pc, #16]	@ (8012f88 <vTaskSuspendAll+0x18>)
 8012f76:	681b      	ldr	r3, [r3, #0]
 8012f78:	3301      	adds	r3, #1
 8012f7a:	4a03      	ldr	r2, [pc, #12]	@ (8012f88 <vTaskSuspendAll+0x18>)
 8012f7c:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8012f7e:	bf00      	nop
 8012f80:	46bd      	mov	sp, r7
 8012f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f86:	4770      	bx	lr
 8012f88:	20013188 	.word	0x20013188

08012f8c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8012f8c:	b580      	push	{r7, lr}
 8012f8e:	b084      	sub	sp, #16
 8012f90:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8012f92:	2300      	movs	r3, #0
 8012f94:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8012f96:	2300      	movs	r3, #0
 8012f98:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8012f9a:	4b43      	ldr	r3, [pc, #268]	@ (80130a8 <xTaskResumeAll+0x11c>)
 8012f9c:	681b      	ldr	r3, [r3, #0]
 8012f9e:	2b00      	cmp	r3, #0
 8012fa0:	d10d      	bne.n	8012fbe <xTaskResumeAll+0x32>
	__asm volatile
 8012fa2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012fa6:	b672      	cpsid	i
 8012fa8:	f383 8811 	msr	BASEPRI, r3
 8012fac:	f3bf 8f6f 	isb	sy
 8012fb0:	f3bf 8f4f 	dsb	sy
 8012fb4:	b662      	cpsie	i
 8012fb6:	603b      	str	r3, [r7, #0]
}
 8012fb8:	bf00      	nop
 8012fba:	bf00      	nop
 8012fbc:	e7fd      	b.n	8012fba <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8012fbe:	f000 fdf5 	bl	8013bac <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8012fc2:	4b39      	ldr	r3, [pc, #228]	@ (80130a8 <xTaskResumeAll+0x11c>)
 8012fc4:	681b      	ldr	r3, [r3, #0]
 8012fc6:	3b01      	subs	r3, #1
 8012fc8:	4a37      	ldr	r2, [pc, #220]	@ (80130a8 <xTaskResumeAll+0x11c>)
 8012fca:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012fcc:	4b36      	ldr	r3, [pc, #216]	@ (80130a8 <xTaskResumeAll+0x11c>)
 8012fce:	681b      	ldr	r3, [r3, #0]
 8012fd0:	2b00      	cmp	r3, #0
 8012fd2:	d161      	bne.n	8013098 <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8012fd4:	4b35      	ldr	r3, [pc, #212]	@ (80130ac <xTaskResumeAll+0x120>)
 8012fd6:	681b      	ldr	r3, [r3, #0]
 8012fd8:	2b00      	cmp	r3, #0
 8012fda:	d05d      	beq.n	8013098 <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8012fdc:	e02e      	b.n	801303c <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012fde:	4b34      	ldr	r3, [pc, #208]	@ (80130b0 <xTaskResumeAll+0x124>)
 8012fe0:	68db      	ldr	r3, [r3, #12]
 8012fe2:	68db      	ldr	r3, [r3, #12]
 8012fe4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8012fe6:	68fb      	ldr	r3, [r7, #12]
 8012fe8:	3318      	adds	r3, #24
 8012fea:	4618      	mov	r0, r3
 8012fec:	f7fe ff88 	bl	8011f00 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8012ff0:	68fb      	ldr	r3, [r7, #12]
 8012ff2:	3304      	adds	r3, #4
 8012ff4:	4618      	mov	r0, r3
 8012ff6:	f7fe ff83 	bl	8011f00 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8012ffa:	68fb      	ldr	r3, [r7, #12]
 8012ffc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012ffe:	2201      	movs	r2, #1
 8013000:	409a      	lsls	r2, r3
 8013002:	4b2c      	ldr	r3, [pc, #176]	@ (80130b4 <xTaskResumeAll+0x128>)
 8013004:	681b      	ldr	r3, [r3, #0]
 8013006:	4313      	orrs	r3, r2
 8013008:	4a2a      	ldr	r2, [pc, #168]	@ (80130b4 <xTaskResumeAll+0x128>)
 801300a:	6013      	str	r3, [r2, #0]
 801300c:	68fb      	ldr	r3, [r7, #12]
 801300e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013010:	4613      	mov	r3, r2
 8013012:	009b      	lsls	r3, r3, #2
 8013014:	4413      	add	r3, r2
 8013016:	009b      	lsls	r3, r3, #2
 8013018:	4a27      	ldr	r2, [pc, #156]	@ (80130b8 <xTaskResumeAll+0x12c>)
 801301a:	441a      	add	r2, r3
 801301c:	68fb      	ldr	r3, [r7, #12]
 801301e:	3304      	adds	r3, #4
 8013020:	4619      	mov	r1, r3
 8013022:	4610      	mov	r0, r2
 8013024:	f7fe ff0f 	bl	8011e46 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8013028:	68fb      	ldr	r3, [r7, #12]
 801302a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801302c:	4b23      	ldr	r3, [pc, #140]	@ (80130bc <xTaskResumeAll+0x130>)
 801302e:	681b      	ldr	r3, [r3, #0]
 8013030:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013032:	429a      	cmp	r2, r3
 8013034:	d302      	bcc.n	801303c <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 8013036:	4b22      	ldr	r3, [pc, #136]	@ (80130c0 <xTaskResumeAll+0x134>)
 8013038:	2201      	movs	r2, #1
 801303a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 801303c:	4b1c      	ldr	r3, [pc, #112]	@ (80130b0 <xTaskResumeAll+0x124>)
 801303e:	681b      	ldr	r3, [r3, #0]
 8013040:	2b00      	cmp	r3, #0
 8013042:	d1cc      	bne.n	8012fde <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8013044:	68fb      	ldr	r3, [r7, #12]
 8013046:	2b00      	cmp	r3, #0
 8013048:	d001      	beq.n	801304e <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 801304a:	f000 fb73 	bl	8013734 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 801304e:	4b1d      	ldr	r3, [pc, #116]	@ (80130c4 <xTaskResumeAll+0x138>)
 8013050:	681b      	ldr	r3, [r3, #0]
 8013052:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8013054:	687b      	ldr	r3, [r7, #4]
 8013056:	2b00      	cmp	r3, #0
 8013058:	d010      	beq.n	801307c <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 801305a:	f000 f859 	bl	8013110 <xTaskIncrementTick>
 801305e:	4603      	mov	r3, r0
 8013060:	2b00      	cmp	r3, #0
 8013062:	d002      	beq.n	801306a <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 8013064:	4b16      	ldr	r3, [pc, #88]	@ (80130c0 <xTaskResumeAll+0x134>)
 8013066:	2201      	movs	r2, #1
 8013068:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 801306a:	687b      	ldr	r3, [r7, #4]
 801306c:	3b01      	subs	r3, #1
 801306e:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8013070:	687b      	ldr	r3, [r7, #4]
 8013072:	2b00      	cmp	r3, #0
 8013074:	d1f1      	bne.n	801305a <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 8013076:	4b13      	ldr	r3, [pc, #76]	@ (80130c4 <xTaskResumeAll+0x138>)
 8013078:	2200      	movs	r2, #0
 801307a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 801307c:	4b10      	ldr	r3, [pc, #64]	@ (80130c0 <xTaskResumeAll+0x134>)
 801307e:	681b      	ldr	r3, [r3, #0]
 8013080:	2b00      	cmp	r3, #0
 8013082:	d009      	beq.n	8013098 <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8013084:	2301      	movs	r3, #1
 8013086:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8013088:	4b0f      	ldr	r3, [pc, #60]	@ (80130c8 <xTaskResumeAll+0x13c>)
 801308a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801308e:	601a      	str	r2, [r3, #0]
 8013090:	f3bf 8f4f 	dsb	sy
 8013094:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8013098:	f000 fdbe 	bl	8013c18 <vPortExitCritical>

	return xAlreadyYielded;
 801309c:	68bb      	ldr	r3, [r7, #8]
}
 801309e:	4618      	mov	r0, r3
 80130a0:	3710      	adds	r7, #16
 80130a2:	46bd      	mov	sp, r7
 80130a4:	bd80      	pop	{r7, pc}
 80130a6:	bf00      	nop
 80130a8:	20013188 	.word	0x20013188
 80130ac:	20013160 	.word	0x20013160
 80130b0:	20013120 	.word	0x20013120
 80130b4:	20013168 	.word	0x20013168
 80130b8:	20013064 	.word	0x20013064
 80130bc:	20013060 	.word	0x20013060
 80130c0:	20013174 	.word	0x20013174
 80130c4:	20013170 	.word	0x20013170
 80130c8:	e000ed04 	.word	0xe000ed04

080130cc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80130cc:	b480      	push	{r7}
 80130ce:	b083      	sub	sp, #12
 80130d0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80130d2:	4b05      	ldr	r3, [pc, #20]	@ (80130e8 <xTaskGetTickCount+0x1c>)
 80130d4:	681b      	ldr	r3, [r3, #0]
 80130d6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80130d8:	687b      	ldr	r3, [r7, #4]
}
 80130da:	4618      	mov	r0, r3
 80130dc:	370c      	adds	r7, #12
 80130de:	46bd      	mov	sp, r7
 80130e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130e4:	4770      	bx	lr
 80130e6:	bf00      	nop
 80130e8:	20013164 	.word	0x20013164

080130ec <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 80130ec:	b580      	push	{r7, lr}
 80130ee:	b082      	sub	sp, #8
 80130f0:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80130f2:	f000 fe43 	bl	8013d7c <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 80130f6:	2300      	movs	r3, #0
 80130f8:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 80130fa:	4b04      	ldr	r3, [pc, #16]	@ (801310c <xTaskGetTickCountFromISR+0x20>)
 80130fc:	681b      	ldr	r3, [r3, #0]
 80130fe:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8013100:	683b      	ldr	r3, [r7, #0]
}
 8013102:	4618      	mov	r0, r3
 8013104:	3708      	adds	r7, #8
 8013106:	46bd      	mov	sp, r7
 8013108:	bd80      	pop	{r7, pc}
 801310a:	bf00      	nop
 801310c:	20013164 	.word	0x20013164

08013110 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8013110:	b580      	push	{r7, lr}
 8013112:	b086      	sub	sp, #24
 8013114:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8013116:	2300      	movs	r3, #0
 8013118:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801311a:	4b50      	ldr	r3, [pc, #320]	@ (801325c <xTaskIncrementTick+0x14c>)
 801311c:	681b      	ldr	r3, [r3, #0]
 801311e:	2b00      	cmp	r3, #0
 8013120:	f040 808b 	bne.w	801323a <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8013124:	4b4e      	ldr	r3, [pc, #312]	@ (8013260 <xTaskIncrementTick+0x150>)
 8013126:	681b      	ldr	r3, [r3, #0]
 8013128:	3301      	adds	r3, #1
 801312a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 801312c:	4a4c      	ldr	r2, [pc, #304]	@ (8013260 <xTaskIncrementTick+0x150>)
 801312e:	693b      	ldr	r3, [r7, #16]
 8013130:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8013132:	693b      	ldr	r3, [r7, #16]
 8013134:	2b00      	cmp	r3, #0
 8013136:	d123      	bne.n	8013180 <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 8013138:	4b4a      	ldr	r3, [pc, #296]	@ (8013264 <xTaskIncrementTick+0x154>)
 801313a:	681b      	ldr	r3, [r3, #0]
 801313c:	681b      	ldr	r3, [r3, #0]
 801313e:	2b00      	cmp	r3, #0
 8013140:	d00d      	beq.n	801315e <xTaskIncrementTick+0x4e>
	__asm volatile
 8013142:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013146:	b672      	cpsid	i
 8013148:	f383 8811 	msr	BASEPRI, r3
 801314c:	f3bf 8f6f 	isb	sy
 8013150:	f3bf 8f4f 	dsb	sy
 8013154:	b662      	cpsie	i
 8013156:	603b      	str	r3, [r7, #0]
}
 8013158:	bf00      	nop
 801315a:	bf00      	nop
 801315c:	e7fd      	b.n	801315a <xTaskIncrementTick+0x4a>
 801315e:	4b41      	ldr	r3, [pc, #260]	@ (8013264 <xTaskIncrementTick+0x154>)
 8013160:	681b      	ldr	r3, [r3, #0]
 8013162:	60fb      	str	r3, [r7, #12]
 8013164:	4b40      	ldr	r3, [pc, #256]	@ (8013268 <xTaskIncrementTick+0x158>)
 8013166:	681b      	ldr	r3, [r3, #0]
 8013168:	4a3e      	ldr	r2, [pc, #248]	@ (8013264 <xTaskIncrementTick+0x154>)
 801316a:	6013      	str	r3, [r2, #0]
 801316c:	4a3e      	ldr	r2, [pc, #248]	@ (8013268 <xTaskIncrementTick+0x158>)
 801316e:	68fb      	ldr	r3, [r7, #12]
 8013170:	6013      	str	r3, [r2, #0]
 8013172:	4b3e      	ldr	r3, [pc, #248]	@ (801326c <xTaskIncrementTick+0x15c>)
 8013174:	681b      	ldr	r3, [r3, #0]
 8013176:	3301      	adds	r3, #1
 8013178:	4a3c      	ldr	r2, [pc, #240]	@ (801326c <xTaskIncrementTick+0x15c>)
 801317a:	6013      	str	r3, [r2, #0]
 801317c:	f000 fada 	bl	8013734 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8013180:	4b3b      	ldr	r3, [pc, #236]	@ (8013270 <xTaskIncrementTick+0x160>)
 8013182:	681b      	ldr	r3, [r3, #0]
 8013184:	693a      	ldr	r2, [r7, #16]
 8013186:	429a      	cmp	r2, r3
 8013188:	d348      	bcc.n	801321c <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801318a:	4b36      	ldr	r3, [pc, #216]	@ (8013264 <xTaskIncrementTick+0x154>)
 801318c:	681b      	ldr	r3, [r3, #0]
 801318e:	681b      	ldr	r3, [r3, #0]
 8013190:	2b00      	cmp	r3, #0
 8013192:	d104      	bne.n	801319e <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013194:	4b36      	ldr	r3, [pc, #216]	@ (8013270 <xTaskIncrementTick+0x160>)
 8013196:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801319a:	601a      	str	r2, [r3, #0]
					break;
 801319c:	e03e      	b.n	801321c <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801319e:	4b31      	ldr	r3, [pc, #196]	@ (8013264 <xTaskIncrementTick+0x154>)
 80131a0:	681b      	ldr	r3, [r3, #0]
 80131a2:	68db      	ldr	r3, [r3, #12]
 80131a4:	68db      	ldr	r3, [r3, #12]
 80131a6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80131a8:	68bb      	ldr	r3, [r7, #8]
 80131aa:	685b      	ldr	r3, [r3, #4]
 80131ac:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80131ae:	693a      	ldr	r2, [r7, #16]
 80131b0:	687b      	ldr	r3, [r7, #4]
 80131b2:	429a      	cmp	r2, r3
 80131b4:	d203      	bcs.n	80131be <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80131b6:	4a2e      	ldr	r2, [pc, #184]	@ (8013270 <xTaskIncrementTick+0x160>)
 80131b8:	687b      	ldr	r3, [r7, #4]
 80131ba:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80131bc:	e02e      	b.n	801321c <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80131be:	68bb      	ldr	r3, [r7, #8]
 80131c0:	3304      	adds	r3, #4
 80131c2:	4618      	mov	r0, r3
 80131c4:	f7fe fe9c 	bl	8011f00 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80131c8:	68bb      	ldr	r3, [r7, #8]
 80131ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80131cc:	2b00      	cmp	r3, #0
 80131ce:	d004      	beq.n	80131da <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80131d0:	68bb      	ldr	r3, [r7, #8]
 80131d2:	3318      	adds	r3, #24
 80131d4:	4618      	mov	r0, r3
 80131d6:	f7fe fe93 	bl	8011f00 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80131da:	68bb      	ldr	r3, [r7, #8]
 80131dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80131de:	2201      	movs	r2, #1
 80131e0:	409a      	lsls	r2, r3
 80131e2:	4b24      	ldr	r3, [pc, #144]	@ (8013274 <xTaskIncrementTick+0x164>)
 80131e4:	681b      	ldr	r3, [r3, #0]
 80131e6:	4313      	orrs	r3, r2
 80131e8:	4a22      	ldr	r2, [pc, #136]	@ (8013274 <xTaskIncrementTick+0x164>)
 80131ea:	6013      	str	r3, [r2, #0]
 80131ec:	68bb      	ldr	r3, [r7, #8]
 80131ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80131f0:	4613      	mov	r3, r2
 80131f2:	009b      	lsls	r3, r3, #2
 80131f4:	4413      	add	r3, r2
 80131f6:	009b      	lsls	r3, r3, #2
 80131f8:	4a1f      	ldr	r2, [pc, #124]	@ (8013278 <xTaskIncrementTick+0x168>)
 80131fa:	441a      	add	r2, r3
 80131fc:	68bb      	ldr	r3, [r7, #8]
 80131fe:	3304      	adds	r3, #4
 8013200:	4619      	mov	r1, r3
 8013202:	4610      	mov	r0, r2
 8013204:	f7fe fe1f 	bl	8011e46 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8013208:	68bb      	ldr	r3, [r7, #8]
 801320a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801320c:	4b1b      	ldr	r3, [pc, #108]	@ (801327c <xTaskIncrementTick+0x16c>)
 801320e:	681b      	ldr	r3, [r3, #0]
 8013210:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013212:	429a      	cmp	r2, r3
 8013214:	d3b9      	bcc.n	801318a <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 8013216:	2301      	movs	r3, #1
 8013218:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801321a:	e7b6      	b.n	801318a <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 801321c:	4b17      	ldr	r3, [pc, #92]	@ (801327c <xTaskIncrementTick+0x16c>)
 801321e:	681b      	ldr	r3, [r3, #0]
 8013220:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013222:	4915      	ldr	r1, [pc, #84]	@ (8013278 <xTaskIncrementTick+0x168>)
 8013224:	4613      	mov	r3, r2
 8013226:	009b      	lsls	r3, r3, #2
 8013228:	4413      	add	r3, r2
 801322a:	009b      	lsls	r3, r3, #2
 801322c:	440b      	add	r3, r1
 801322e:	681b      	ldr	r3, [r3, #0]
 8013230:	2b01      	cmp	r3, #1
 8013232:	d907      	bls.n	8013244 <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 8013234:	2301      	movs	r3, #1
 8013236:	617b      	str	r3, [r7, #20]
 8013238:	e004      	b.n	8013244 <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 801323a:	4b11      	ldr	r3, [pc, #68]	@ (8013280 <xTaskIncrementTick+0x170>)
 801323c:	681b      	ldr	r3, [r3, #0]
 801323e:	3301      	adds	r3, #1
 8013240:	4a0f      	ldr	r2, [pc, #60]	@ (8013280 <xTaskIncrementTick+0x170>)
 8013242:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8013244:	4b0f      	ldr	r3, [pc, #60]	@ (8013284 <xTaskIncrementTick+0x174>)
 8013246:	681b      	ldr	r3, [r3, #0]
 8013248:	2b00      	cmp	r3, #0
 801324a:	d001      	beq.n	8013250 <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 801324c:	2301      	movs	r3, #1
 801324e:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8013250:	697b      	ldr	r3, [r7, #20]
}
 8013252:	4618      	mov	r0, r3
 8013254:	3718      	adds	r7, #24
 8013256:	46bd      	mov	sp, r7
 8013258:	bd80      	pop	{r7, pc}
 801325a:	bf00      	nop
 801325c:	20013188 	.word	0x20013188
 8013260:	20013164 	.word	0x20013164
 8013264:	20013118 	.word	0x20013118
 8013268:	2001311c 	.word	0x2001311c
 801326c:	20013178 	.word	0x20013178
 8013270:	20013180 	.word	0x20013180
 8013274:	20013168 	.word	0x20013168
 8013278:	20013064 	.word	0x20013064
 801327c:	20013060 	.word	0x20013060
 8013280:	20013170 	.word	0x20013170
 8013284:	20013174 	.word	0x20013174

08013288 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8013288:	b580      	push	{r7, lr}
 801328a:	b088      	sub	sp, #32
 801328c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 801328e:	4b3b      	ldr	r3, [pc, #236]	@ (801337c <vTaskSwitchContext+0xf4>)
 8013290:	681b      	ldr	r3, [r3, #0]
 8013292:	2b00      	cmp	r3, #0
 8013294:	d003      	beq.n	801329e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8013296:	4b3a      	ldr	r3, [pc, #232]	@ (8013380 <vTaskSwitchContext+0xf8>)
 8013298:	2201      	movs	r2, #1
 801329a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 801329c:	e069      	b.n	8013372 <vTaskSwitchContext+0xea>
		xYieldPending = pdFALSE;
 801329e:	4b38      	ldr	r3, [pc, #224]	@ (8013380 <vTaskSwitchContext+0xf8>)
 80132a0:	2200      	movs	r2, #0
 80132a2:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 80132a4:	4b37      	ldr	r3, [pc, #220]	@ (8013384 <vTaskSwitchContext+0xfc>)
 80132a6:	681b      	ldr	r3, [r3, #0]
 80132a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80132aa:	61fb      	str	r3, [r7, #28]
 80132ac:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 80132b0:	61bb      	str	r3, [r7, #24]
 80132b2:	69fb      	ldr	r3, [r7, #28]
 80132b4:	681b      	ldr	r3, [r3, #0]
 80132b6:	69ba      	ldr	r2, [r7, #24]
 80132b8:	429a      	cmp	r2, r3
 80132ba:	d111      	bne.n	80132e0 <vTaskSwitchContext+0x58>
 80132bc:	69fb      	ldr	r3, [r7, #28]
 80132be:	3304      	adds	r3, #4
 80132c0:	681b      	ldr	r3, [r3, #0]
 80132c2:	69ba      	ldr	r2, [r7, #24]
 80132c4:	429a      	cmp	r2, r3
 80132c6:	d10b      	bne.n	80132e0 <vTaskSwitchContext+0x58>
 80132c8:	69fb      	ldr	r3, [r7, #28]
 80132ca:	3308      	adds	r3, #8
 80132cc:	681b      	ldr	r3, [r3, #0]
 80132ce:	69ba      	ldr	r2, [r7, #24]
 80132d0:	429a      	cmp	r2, r3
 80132d2:	d105      	bne.n	80132e0 <vTaskSwitchContext+0x58>
 80132d4:	69fb      	ldr	r3, [r7, #28]
 80132d6:	330c      	adds	r3, #12
 80132d8:	681b      	ldr	r3, [r3, #0]
 80132da:	69ba      	ldr	r2, [r7, #24]
 80132dc:	429a      	cmp	r2, r3
 80132de:	d008      	beq.n	80132f2 <vTaskSwitchContext+0x6a>
 80132e0:	4b28      	ldr	r3, [pc, #160]	@ (8013384 <vTaskSwitchContext+0xfc>)
 80132e2:	681a      	ldr	r2, [r3, #0]
 80132e4:	4b27      	ldr	r3, [pc, #156]	@ (8013384 <vTaskSwitchContext+0xfc>)
 80132e6:	681b      	ldr	r3, [r3, #0]
 80132e8:	3334      	adds	r3, #52	@ 0x34
 80132ea:	4619      	mov	r1, r3
 80132ec:	4610      	mov	r0, r2
 80132ee:	f7ed f92c 	bl	800054a <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80132f2:	4b25      	ldr	r3, [pc, #148]	@ (8013388 <vTaskSwitchContext+0x100>)
 80132f4:	681b      	ldr	r3, [r3, #0]
 80132f6:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80132f8:	68fb      	ldr	r3, [r7, #12]
 80132fa:	fab3 f383 	clz	r3, r3
 80132fe:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8013300:	7afb      	ldrb	r3, [r7, #11]
 8013302:	f1c3 031f 	rsb	r3, r3, #31
 8013306:	617b      	str	r3, [r7, #20]
 8013308:	4920      	ldr	r1, [pc, #128]	@ (801338c <vTaskSwitchContext+0x104>)
 801330a:	697a      	ldr	r2, [r7, #20]
 801330c:	4613      	mov	r3, r2
 801330e:	009b      	lsls	r3, r3, #2
 8013310:	4413      	add	r3, r2
 8013312:	009b      	lsls	r3, r3, #2
 8013314:	440b      	add	r3, r1
 8013316:	681b      	ldr	r3, [r3, #0]
 8013318:	2b00      	cmp	r3, #0
 801331a:	d10d      	bne.n	8013338 <vTaskSwitchContext+0xb0>
	__asm volatile
 801331c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013320:	b672      	cpsid	i
 8013322:	f383 8811 	msr	BASEPRI, r3
 8013326:	f3bf 8f6f 	isb	sy
 801332a:	f3bf 8f4f 	dsb	sy
 801332e:	b662      	cpsie	i
 8013330:	607b      	str	r3, [r7, #4]
}
 8013332:	bf00      	nop
 8013334:	bf00      	nop
 8013336:	e7fd      	b.n	8013334 <vTaskSwitchContext+0xac>
 8013338:	697a      	ldr	r2, [r7, #20]
 801333a:	4613      	mov	r3, r2
 801333c:	009b      	lsls	r3, r3, #2
 801333e:	4413      	add	r3, r2
 8013340:	009b      	lsls	r3, r3, #2
 8013342:	4a12      	ldr	r2, [pc, #72]	@ (801338c <vTaskSwitchContext+0x104>)
 8013344:	4413      	add	r3, r2
 8013346:	613b      	str	r3, [r7, #16]
 8013348:	693b      	ldr	r3, [r7, #16]
 801334a:	685b      	ldr	r3, [r3, #4]
 801334c:	685a      	ldr	r2, [r3, #4]
 801334e:	693b      	ldr	r3, [r7, #16]
 8013350:	605a      	str	r2, [r3, #4]
 8013352:	693b      	ldr	r3, [r7, #16]
 8013354:	685a      	ldr	r2, [r3, #4]
 8013356:	693b      	ldr	r3, [r7, #16]
 8013358:	3308      	adds	r3, #8
 801335a:	429a      	cmp	r2, r3
 801335c:	d104      	bne.n	8013368 <vTaskSwitchContext+0xe0>
 801335e:	693b      	ldr	r3, [r7, #16]
 8013360:	685b      	ldr	r3, [r3, #4]
 8013362:	685a      	ldr	r2, [r3, #4]
 8013364:	693b      	ldr	r3, [r7, #16]
 8013366:	605a      	str	r2, [r3, #4]
 8013368:	693b      	ldr	r3, [r7, #16]
 801336a:	685b      	ldr	r3, [r3, #4]
 801336c:	68db      	ldr	r3, [r3, #12]
 801336e:	4a05      	ldr	r2, [pc, #20]	@ (8013384 <vTaskSwitchContext+0xfc>)
 8013370:	6013      	str	r3, [r2, #0]
}
 8013372:	bf00      	nop
 8013374:	3720      	adds	r7, #32
 8013376:	46bd      	mov	sp, r7
 8013378:	bd80      	pop	{r7, pc}
 801337a:	bf00      	nop
 801337c:	20013188 	.word	0x20013188
 8013380:	20013174 	.word	0x20013174
 8013384:	20013060 	.word	0x20013060
 8013388:	20013168 	.word	0x20013168
 801338c:	20013064 	.word	0x20013064

08013390 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8013390:	b580      	push	{r7, lr}
 8013392:	b084      	sub	sp, #16
 8013394:	af00      	add	r7, sp, #0
 8013396:	6078      	str	r0, [r7, #4]
 8013398:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 801339a:	687b      	ldr	r3, [r7, #4]
 801339c:	2b00      	cmp	r3, #0
 801339e:	d10d      	bne.n	80133bc <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 80133a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80133a4:	b672      	cpsid	i
 80133a6:	f383 8811 	msr	BASEPRI, r3
 80133aa:	f3bf 8f6f 	isb	sy
 80133ae:	f3bf 8f4f 	dsb	sy
 80133b2:	b662      	cpsie	i
 80133b4:	60fb      	str	r3, [r7, #12]
}
 80133b6:	bf00      	nop
 80133b8:	bf00      	nop
 80133ba:	e7fd      	b.n	80133b8 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80133bc:	4b07      	ldr	r3, [pc, #28]	@ (80133dc <vTaskPlaceOnEventList+0x4c>)
 80133be:	681b      	ldr	r3, [r3, #0]
 80133c0:	3318      	adds	r3, #24
 80133c2:	4619      	mov	r1, r3
 80133c4:	6878      	ldr	r0, [r7, #4]
 80133c6:	f7fe fd62 	bl	8011e8e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80133ca:	2101      	movs	r1, #1
 80133cc:	6838      	ldr	r0, [r7, #0]
 80133ce:	f000 fa7b 	bl	80138c8 <prvAddCurrentTaskToDelayedList>
}
 80133d2:	bf00      	nop
 80133d4:	3710      	adds	r7, #16
 80133d6:	46bd      	mov	sp, r7
 80133d8:	bd80      	pop	{r7, pc}
 80133da:	bf00      	nop
 80133dc:	20013060 	.word	0x20013060

080133e0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80133e0:	b580      	push	{r7, lr}
 80133e2:	b086      	sub	sp, #24
 80133e4:	af00      	add	r7, sp, #0
 80133e6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80133e8:	687b      	ldr	r3, [r7, #4]
 80133ea:	68db      	ldr	r3, [r3, #12]
 80133ec:	68db      	ldr	r3, [r3, #12]
 80133ee:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80133f0:	693b      	ldr	r3, [r7, #16]
 80133f2:	2b00      	cmp	r3, #0
 80133f4:	d10d      	bne.n	8013412 <xTaskRemoveFromEventList+0x32>
	__asm volatile
 80133f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80133fa:	b672      	cpsid	i
 80133fc:	f383 8811 	msr	BASEPRI, r3
 8013400:	f3bf 8f6f 	isb	sy
 8013404:	f3bf 8f4f 	dsb	sy
 8013408:	b662      	cpsie	i
 801340a:	60fb      	str	r3, [r7, #12]
}
 801340c:	bf00      	nop
 801340e:	bf00      	nop
 8013410:	e7fd      	b.n	801340e <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8013412:	693b      	ldr	r3, [r7, #16]
 8013414:	3318      	adds	r3, #24
 8013416:	4618      	mov	r0, r3
 8013418:	f7fe fd72 	bl	8011f00 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801341c:	4b1d      	ldr	r3, [pc, #116]	@ (8013494 <xTaskRemoveFromEventList+0xb4>)
 801341e:	681b      	ldr	r3, [r3, #0]
 8013420:	2b00      	cmp	r3, #0
 8013422:	d11c      	bne.n	801345e <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8013424:	693b      	ldr	r3, [r7, #16]
 8013426:	3304      	adds	r3, #4
 8013428:	4618      	mov	r0, r3
 801342a:	f7fe fd69 	bl	8011f00 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 801342e:	693b      	ldr	r3, [r7, #16]
 8013430:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013432:	2201      	movs	r2, #1
 8013434:	409a      	lsls	r2, r3
 8013436:	4b18      	ldr	r3, [pc, #96]	@ (8013498 <xTaskRemoveFromEventList+0xb8>)
 8013438:	681b      	ldr	r3, [r3, #0]
 801343a:	4313      	orrs	r3, r2
 801343c:	4a16      	ldr	r2, [pc, #88]	@ (8013498 <xTaskRemoveFromEventList+0xb8>)
 801343e:	6013      	str	r3, [r2, #0]
 8013440:	693b      	ldr	r3, [r7, #16]
 8013442:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013444:	4613      	mov	r3, r2
 8013446:	009b      	lsls	r3, r3, #2
 8013448:	4413      	add	r3, r2
 801344a:	009b      	lsls	r3, r3, #2
 801344c:	4a13      	ldr	r2, [pc, #76]	@ (801349c <xTaskRemoveFromEventList+0xbc>)
 801344e:	441a      	add	r2, r3
 8013450:	693b      	ldr	r3, [r7, #16]
 8013452:	3304      	adds	r3, #4
 8013454:	4619      	mov	r1, r3
 8013456:	4610      	mov	r0, r2
 8013458:	f7fe fcf5 	bl	8011e46 <vListInsertEnd>
 801345c:	e005      	b.n	801346a <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 801345e:	693b      	ldr	r3, [r7, #16]
 8013460:	3318      	adds	r3, #24
 8013462:	4619      	mov	r1, r3
 8013464:	480e      	ldr	r0, [pc, #56]	@ (80134a0 <xTaskRemoveFromEventList+0xc0>)
 8013466:	f7fe fcee 	bl	8011e46 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 801346a:	693b      	ldr	r3, [r7, #16]
 801346c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801346e:	4b0d      	ldr	r3, [pc, #52]	@ (80134a4 <xTaskRemoveFromEventList+0xc4>)
 8013470:	681b      	ldr	r3, [r3, #0]
 8013472:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013474:	429a      	cmp	r2, r3
 8013476:	d905      	bls.n	8013484 <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8013478:	2301      	movs	r3, #1
 801347a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 801347c:	4b0a      	ldr	r3, [pc, #40]	@ (80134a8 <xTaskRemoveFromEventList+0xc8>)
 801347e:	2201      	movs	r2, #1
 8013480:	601a      	str	r2, [r3, #0]
 8013482:	e001      	b.n	8013488 <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 8013484:	2300      	movs	r3, #0
 8013486:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8013488:	697b      	ldr	r3, [r7, #20]
}
 801348a:	4618      	mov	r0, r3
 801348c:	3718      	adds	r7, #24
 801348e:	46bd      	mov	sp, r7
 8013490:	bd80      	pop	{r7, pc}
 8013492:	bf00      	nop
 8013494:	20013188 	.word	0x20013188
 8013498:	20013168 	.word	0x20013168
 801349c:	20013064 	.word	0x20013064
 80134a0:	20013120 	.word	0x20013120
 80134a4:	20013060 	.word	0x20013060
 80134a8:	20013174 	.word	0x20013174

080134ac <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80134ac:	b480      	push	{r7}
 80134ae:	b083      	sub	sp, #12
 80134b0:	af00      	add	r7, sp, #0
 80134b2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80134b4:	4b06      	ldr	r3, [pc, #24]	@ (80134d0 <vTaskInternalSetTimeOutState+0x24>)
 80134b6:	681a      	ldr	r2, [r3, #0]
 80134b8:	687b      	ldr	r3, [r7, #4]
 80134ba:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80134bc:	4b05      	ldr	r3, [pc, #20]	@ (80134d4 <vTaskInternalSetTimeOutState+0x28>)
 80134be:	681a      	ldr	r2, [r3, #0]
 80134c0:	687b      	ldr	r3, [r7, #4]
 80134c2:	605a      	str	r2, [r3, #4]
}
 80134c4:	bf00      	nop
 80134c6:	370c      	adds	r7, #12
 80134c8:	46bd      	mov	sp, r7
 80134ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80134ce:	4770      	bx	lr
 80134d0:	20013178 	.word	0x20013178
 80134d4:	20013164 	.word	0x20013164

080134d8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80134d8:	b580      	push	{r7, lr}
 80134da:	b088      	sub	sp, #32
 80134dc:	af00      	add	r7, sp, #0
 80134de:	6078      	str	r0, [r7, #4]
 80134e0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80134e2:	687b      	ldr	r3, [r7, #4]
 80134e4:	2b00      	cmp	r3, #0
 80134e6:	d10d      	bne.n	8013504 <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 80134e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80134ec:	b672      	cpsid	i
 80134ee:	f383 8811 	msr	BASEPRI, r3
 80134f2:	f3bf 8f6f 	isb	sy
 80134f6:	f3bf 8f4f 	dsb	sy
 80134fa:	b662      	cpsie	i
 80134fc:	613b      	str	r3, [r7, #16]
}
 80134fe:	bf00      	nop
 8013500:	bf00      	nop
 8013502:	e7fd      	b.n	8013500 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 8013504:	683b      	ldr	r3, [r7, #0]
 8013506:	2b00      	cmp	r3, #0
 8013508:	d10d      	bne.n	8013526 <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 801350a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801350e:	b672      	cpsid	i
 8013510:	f383 8811 	msr	BASEPRI, r3
 8013514:	f3bf 8f6f 	isb	sy
 8013518:	f3bf 8f4f 	dsb	sy
 801351c:	b662      	cpsie	i
 801351e:	60fb      	str	r3, [r7, #12]
}
 8013520:	bf00      	nop
 8013522:	bf00      	nop
 8013524:	e7fd      	b.n	8013522 <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 8013526:	f000 fb41 	bl	8013bac <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 801352a:	4b1d      	ldr	r3, [pc, #116]	@ (80135a0 <xTaskCheckForTimeOut+0xc8>)
 801352c:	681b      	ldr	r3, [r3, #0]
 801352e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8013530:	687b      	ldr	r3, [r7, #4]
 8013532:	685b      	ldr	r3, [r3, #4]
 8013534:	69ba      	ldr	r2, [r7, #24]
 8013536:	1ad3      	subs	r3, r2, r3
 8013538:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 801353a:	683b      	ldr	r3, [r7, #0]
 801353c:	681b      	ldr	r3, [r3, #0]
 801353e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8013542:	d102      	bne.n	801354a <xTaskCheckForTimeOut+0x72>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8013544:	2300      	movs	r3, #0
 8013546:	61fb      	str	r3, [r7, #28]
 8013548:	e023      	b.n	8013592 <xTaskCheckForTimeOut+0xba>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 801354a:	687b      	ldr	r3, [r7, #4]
 801354c:	681a      	ldr	r2, [r3, #0]
 801354e:	4b15      	ldr	r3, [pc, #84]	@ (80135a4 <xTaskCheckForTimeOut+0xcc>)
 8013550:	681b      	ldr	r3, [r3, #0]
 8013552:	429a      	cmp	r2, r3
 8013554:	d007      	beq.n	8013566 <xTaskCheckForTimeOut+0x8e>
 8013556:	687b      	ldr	r3, [r7, #4]
 8013558:	685b      	ldr	r3, [r3, #4]
 801355a:	69ba      	ldr	r2, [r7, #24]
 801355c:	429a      	cmp	r2, r3
 801355e:	d302      	bcc.n	8013566 <xTaskCheckForTimeOut+0x8e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8013560:	2301      	movs	r3, #1
 8013562:	61fb      	str	r3, [r7, #28]
 8013564:	e015      	b.n	8013592 <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8013566:	683b      	ldr	r3, [r7, #0]
 8013568:	681b      	ldr	r3, [r3, #0]
 801356a:	697a      	ldr	r2, [r7, #20]
 801356c:	429a      	cmp	r2, r3
 801356e:	d20b      	bcs.n	8013588 <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8013570:	683b      	ldr	r3, [r7, #0]
 8013572:	681a      	ldr	r2, [r3, #0]
 8013574:	697b      	ldr	r3, [r7, #20]
 8013576:	1ad2      	subs	r2, r2, r3
 8013578:	683b      	ldr	r3, [r7, #0]
 801357a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 801357c:	6878      	ldr	r0, [r7, #4]
 801357e:	f7ff ff95 	bl	80134ac <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8013582:	2300      	movs	r3, #0
 8013584:	61fb      	str	r3, [r7, #28]
 8013586:	e004      	b.n	8013592 <xTaskCheckForTimeOut+0xba>
		}
		else
		{
			*pxTicksToWait = 0;
 8013588:	683b      	ldr	r3, [r7, #0]
 801358a:	2200      	movs	r2, #0
 801358c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 801358e:	2301      	movs	r3, #1
 8013590:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8013592:	f000 fb41 	bl	8013c18 <vPortExitCritical>

	return xReturn;
 8013596:	69fb      	ldr	r3, [r7, #28]
}
 8013598:	4618      	mov	r0, r3
 801359a:	3720      	adds	r7, #32
 801359c:	46bd      	mov	sp, r7
 801359e:	bd80      	pop	{r7, pc}
 80135a0:	20013164 	.word	0x20013164
 80135a4:	20013178 	.word	0x20013178

080135a8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80135a8:	b480      	push	{r7}
 80135aa:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80135ac:	4b03      	ldr	r3, [pc, #12]	@ (80135bc <vTaskMissedYield+0x14>)
 80135ae:	2201      	movs	r2, #1
 80135b0:	601a      	str	r2, [r3, #0]
}
 80135b2:	bf00      	nop
 80135b4:	46bd      	mov	sp, r7
 80135b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80135ba:	4770      	bx	lr
 80135bc:	20013174 	.word	0x20013174

080135c0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80135c0:	b580      	push	{r7, lr}
 80135c2:	b082      	sub	sp, #8
 80135c4:	af00      	add	r7, sp, #0
 80135c6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80135c8:	f000 f854 	bl	8013674 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80135cc:	4b07      	ldr	r3, [pc, #28]	@ (80135ec <prvIdleTask+0x2c>)
 80135ce:	681b      	ldr	r3, [r3, #0]
 80135d0:	2b01      	cmp	r3, #1
 80135d2:	d907      	bls.n	80135e4 <prvIdleTask+0x24>
			{
				taskYIELD();
 80135d4:	4b06      	ldr	r3, [pc, #24]	@ (80135f0 <prvIdleTask+0x30>)
 80135d6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80135da:	601a      	str	r2, [r3, #0]
 80135dc:	f3bf 8f4f 	dsb	sy
 80135e0:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 80135e4:	f7ec ffaa 	bl	800053c <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 80135e8:	e7ee      	b.n	80135c8 <prvIdleTask+0x8>
 80135ea:	bf00      	nop
 80135ec:	20013064 	.word	0x20013064
 80135f0:	e000ed04 	.word	0xe000ed04

080135f4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80135f4:	b580      	push	{r7, lr}
 80135f6:	b082      	sub	sp, #8
 80135f8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80135fa:	2300      	movs	r3, #0
 80135fc:	607b      	str	r3, [r7, #4]
 80135fe:	e00c      	b.n	801361a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8013600:	687a      	ldr	r2, [r7, #4]
 8013602:	4613      	mov	r3, r2
 8013604:	009b      	lsls	r3, r3, #2
 8013606:	4413      	add	r3, r2
 8013608:	009b      	lsls	r3, r3, #2
 801360a:	4a12      	ldr	r2, [pc, #72]	@ (8013654 <prvInitialiseTaskLists+0x60>)
 801360c:	4413      	add	r3, r2
 801360e:	4618      	mov	r0, r3
 8013610:	f7fe fbec 	bl	8011dec <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8013614:	687b      	ldr	r3, [r7, #4]
 8013616:	3301      	adds	r3, #1
 8013618:	607b      	str	r3, [r7, #4]
 801361a:	687b      	ldr	r3, [r7, #4]
 801361c:	2b06      	cmp	r3, #6
 801361e:	d9ef      	bls.n	8013600 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8013620:	480d      	ldr	r0, [pc, #52]	@ (8013658 <prvInitialiseTaskLists+0x64>)
 8013622:	f7fe fbe3 	bl	8011dec <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8013626:	480d      	ldr	r0, [pc, #52]	@ (801365c <prvInitialiseTaskLists+0x68>)
 8013628:	f7fe fbe0 	bl	8011dec <vListInitialise>
	vListInitialise( &xPendingReadyList );
 801362c:	480c      	ldr	r0, [pc, #48]	@ (8013660 <prvInitialiseTaskLists+0x6c>)
 801362e:	f7fe fbdd 	bl	8011dec <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8013632:	480c      	ldr	r0, [pc, #48]	@ (8013664 <prvInitialiseTaskLists+0x70>)
 8013634:	f7fe fbda 	bl	8011dec <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8013638:	480b      	ldr	r0, [pc, #44]	@ (8013668 <prvInitialiseTaskLists+0x74>)
 801363a:	f7fe fbd7 	bl	8011dec <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 801363e:	4b0b      	ldr	r3, [pc, #44]	@ (801366c <prvInitialiseTaskLists+0x78>)
 8013640:	4a05      	ldr	r2, [pc, #20]	@ (8013658 <prvInitialiseTaskLists+0x64>)
 8013642:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8013644:	4b0a      	ldr	r3, [pc, #40]	@ (8013670 <prvInitialiseTaskLists+0x7c>)
 8013646:	4a05      	ldr	r2, [pc, #20]	@ (801365c <prvInitialiseTaskLists+0x68>)
 8013648:	601a      	str	r2, [r3, #0]
}
 801364a:	bf00      	nop
 801364c:	3708      	adds	r7, #8
 801364e:	46bd      	mov	sp, r7
 8013650:	bd80      	pop	{r7, pc}
 8013652:	bf00      	nop
 8013654:	20013064 	.word	0x20013064
 8013658:	200130f0 	.word	0x200130f0
 801365c:	20013104 	.word	0x20013104
 8013660:	20013120 	.word	0x20013120
 8013664:	20013134 	.word	0x20013134
 8013668:	2001314c 	.word	0x2001314c
 801366c:	20013118 	.word	0x20013118
 8013670:	2001311c 	.word	0x2001311c

08013674 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8013674:	b580      	push	{r7, lr}
 8013676:	b082      	sub	sp, #8
 8013678:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 801367a:	e019      	b.n	80136b0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 801367c:	f000 fa96 	bl	8013bac <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013680:	4b10      	ldr	r3, [pc, #64]	@ (80136c4 <prvCheckTasksWaitingTermination+0x50>)
 8013682:	68db      	ldr	r3, [r3, #12]
 8013684:	68db      	ldr	r3, [r3, #12]
 8013686:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8013688:	687b      	ldr	r3, [r7, #4]
 801368a:	3304      	adds	r3, #4
 801368c:	4618      	mov	r0, r3
 801368e:	f7fe fc37 	bl	8011f00 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8013692:	4b0d      	ldr	r3, [pc, #52]	@ (80136c8 <prvCheckTasksWaitingTermination+0x54>)
 8013694:	681b      	ldr	r3, [r3, #0]
 8013696:	3b01      	subs	r3, #1
 8013698:	4a0b      	ldr	r2, [pc, #44]	@ (80136c8 <prvCheckTasksWaitingTermination+0x54>)
 801369a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 801369c:	4b0b      	ldr	r3, [pc, #44]	@ (80136cc <prvCheckTasksWaitingTermination+0x58>)
 801369e:	681b      	ldr	r3, [r3, #0]
 80136a0:	3b01      	subs	r3, #1
 80136a2:	4a0a      	ldr	r2, [pc, #40]	@ (80136cc <prvCheckTasksWaitingTermination+0x58>)
 80136a4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80136a6:	f000 fab7 	bl	8013c18 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80136aa:	6878      	ldr	r0, [r7, #4]
 80136ac:	f000 f810 	bl	80136d0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80136b0:	4b06      	ldr	r3, [pc, #24]	@ (80136cc <prvCheckTasksWaitingTermination+0x58>)
 80136b2:	681b      	ldr	r3, [r3, #0]
 80136b4:	2b00      	cmp	r3, #0
 80136b6:	d1e1      	bne.n	801367c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80136b8:	bf00      	nop
 80136ba:	bf00      	nop
 80136bc:	3708      	adds	r7, #8
 80136be:	46bd      	mov	sp, r7
 80136c0:	bd80      	pop	{r7, pc}
 80136c2:	bf00      	nop
 80136c4:	20013134 	.word	0x20013134
 80136c8:	20013160 	.word	0x20013160
 80136cc:	20013148 	.word	0x20013148

080136d0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80136d0:	b580      	push	{r7, lr}
 80136d2:	b084      	sub	sp, #16
 80136d4:	af00      	add	r7, sp, #0
 80136d6:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80136d8:	687b      	ldr	r3, [r7, #4]
 80136da:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 80136de:	2b00      	cmp	r3, #0
 80136e0:	d108      	bne.n	80136f4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80136e2:	687b      	ldr	r3, [r7, #4]
 80136e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80136e6:	4618      	mov	r0, r3
 80136e8:	f000 fc60 	bl	8013fac <vPortFree>
				vPortFree( pxTCB );
 80136ec:	6878      	ldr	r0, [r7, #4]
 80136ee:	f000 fc5d 	bl	8013fac <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80136f2:	e01b      	b.n	801372c <prvDeleteTCB+0x5c>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80136f4:	687b      	ldr	r3, [r7, #4]
 80136f6:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 80136fa:	2b01      	cmp	r3, #1
 80136fc:	d103      	bne.n	8013706 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80136fe:	6878      	ldr	r0, [r7, #4]
 8013700:	f000 fc54 	bl	8013fac <vPortFree>
	}
 8013704:	e012      	b.n	801372c <prvDeleteTCB+0x5c>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8013706:	687b      	ldr	r3, [r7, #4]
 8013708:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 801370c:	2b02      	cmp	r3, #2
 801370e:	d00d      	beq.n	801372c <prvDeleteTCB+0x5c>
	__asm volatile
 8013710:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013714:	b672      	cpsid	i
 8013716:	f383 8811 	msr	BASEPRI, r3
 801371a:	f3bf 8f6f 	isb	sy
 801371e:	f3bf 8f4f 	dsb	sy
 8013722:	b662      	cpsie	i
 8013724:	60fb      	str	r3, [r7, #12]
}
 8013726:	bf00      	nop
 8013728:	bf00      	nop
 801372a:	e7fd      	b.n	8013728 <prvDeleteTCB+0x58>
	}
 801372c:	bf00      	nop
 801372e:	3710      	adds	r7, #16
 8013730:	46bd      	mov	sp, r7
 8013732:	bd80      	pop	{r7, pc}

08013734 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8013734:	b480      	push	{r7}
 8013736:	b083      	sub	sp, #12
 8013738:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801373a:	4b0c      	ldr	r3, [pc, #48]	@ (801376c <prvResetNextTaskUnblockTime+0x38>)
 801373c:	681b      	ldr	r3, [r3, #0]
 801373e:	681b      	ldr	r3, [r3, #0]
 8013740:	2b00      	cmp	r3, #0
 8013742:	d104      	bne.n	801374e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8013744:	4b0a      	ldr	r3, [pc, #40]	@ (8013770 <prvResetNextTaskUnblockTime+0x3c>)
 8013746:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801374a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 801374c:	e008      	b.n	8013760 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801374e:	4b07      	ldr	r3, [pc, #28]	@ (801376c <prvResetNextTaskUnblockTime+0x38>)
 8013750:	681b      	ldr	r3, [r3, #0]
 8013752:	68db      	ldr	r3, [r3, #12]
 8013754:	68db      	ldr	r3, [r3, #12]
 8013756:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8013758:	687b      	ldr	r3, [r7, #4]
 801375a:	685b      	ldr	r3, [r3, #4]
 801375c:	4a04      	ldr	r2, [pc, #16]	@ (8013770 <prvResetNextTaskUnblockTime+0x3c>)
 801375e:	6013      	str	r3, [r2, #0]
}
 8013760:	bf00      	nop
 8013762:	370c      	adds	r7, #12
 8013764:	46bd      	mov	sp, r7
 8013766:	f85d 7b04 	ldr.w	r7, [sp], #4
 801376a:	4770      	bx	lr
 801376c:	20013118 	.word	0x20013118
 8013770:	20013180 	.word	0x20013180

08013774 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8013774:	b480      	push	{r7}
 8013776:	b083      	sub	sp, #12
 8013778:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 801377a:	4b0b      	ldr	r3, [pc, #44]	@ (80137a8 <xTaskGetSchedulerState+0x34>)
 801377c:	681b      	ldr	r3, [r3, #0]
 801377e:	2b00      	cmp	r3, #0
 8013780:	d102      	bne.n	8013788 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8013782:	2301      	movs	r3, #1
 8013784:	607b      	str	r3, [r7, #4]
 8013786:	e008      	b.n	801379a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8013788:	4b08      	ldr	r3, [pc, #32]	@ (80137ac <xTaskGetSchedulerState+0x38>)
 801378a:	681b      	ldr	r3, [r3, #0]
 801378c:	2b00      	cmp	r3, #0
 801378e:	d102      	bne.n	8013796 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8013790:	2302      	movs	r3, #2
 8013792:	607b      	str	r3, [r7, #4]
 8013794:	e001      	b.n	801379a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8013796:	2300      	movs	r3, #0
 8013798:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 801379a:	687b      	ldr	r3, [r7, #4]
	}
 801379c:	4618      	mov	r0, r3
 801379e:	370c      	adds	r7, #12
 80137a0:	46bd      	mov	sp, r7
 80137a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80137a6:	4770      	bx	lr
 80137a8:	2001316c 	.word	0x2001316c
 80137ac:	20013188 	.word	0x20013188

080137b0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80137b0:	b580      	push	{r7, lr}
 80137b2:	b086      	sub	sp, #24
 80137b4:	af00      	add	r7, sp, #0
 80137b6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80137b8:	687b      	ldr	r3, [r7, #4]
 80137ba:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80137bc:	2300      	movs	r3, #0
 80137be:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80137c0:	687b      	ldr	r3, [r7, #4]
 80137c2:	2b00      	cmp	r3, #0
 80137c4:	d074      	beq.n	80138b0 <xTaskPriorityDisinherit+0x100>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80137c6:	4b3d      	ldr	r3, [pc, #244]	@ (80138bc <xTaskPriorityDisinherit+0x10c>)
 80137c8:	681b      	ldr	r3, [r3, #0]
 80137ca:	693a      	ldr	r2, [r7, #16]
 80137cc:	429a      	cmp	r2, r3
 80137ce:	d00d      	beq.n	80137ec <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 80137d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80137d4:	b672      	cpsid	i
 80137d6:	f383 8811 	msr	BASEPRI, r3
 80137da:	f3bf 8f6f 	isb	sy
 80137de:	f3bf 8f4f 	dsb	sy
 80137e2:	b662      	cpsie	i
 80137e4:	60fb      	str	r3, [r7, #12]
}
 80137e6:	bf00      	nop
 80137e8:	bf00      	nop
 80137ea:	e7fd      	b.n	80137e8 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 80137ec:	693b      	ldr	r3, [r7, #16]
 80137ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80137f0:	2b00      	cmp	r3, #0
 80137f2:	d10d      	bne.n	8013810 <xTaskPriorityDisinherit+0x60>
	__asm volatile
 80137f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80137f8:	b672      	cpsid	i
 80137fa:	f383 8811 	msr	BASEPRI, r3
 80137fe:	f3bf 8f6f 	isb	sy
 8013802:	f3bf 8f4f 	dsb	sy
 8013806:	b662      	cpsie	i
 8013808:	60bb      	str	r3, [r7, #8]
}
 801380a:	bf00      	nop
 801380c:	bf00      	nop
 801380e:	e7fd      	b.n	801380c <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 8013810:	693b      	ldr	r3, [r7, #16]
 8013812:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8013814:	1e5a      	subs	r2, r3, #1
 8013816:	693b      	ldr	r3, [r7, #16]
 8013818:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 801381a:	693b      	ldr	r3, [r7, #16]
 801381c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801381e:	693b      	ldr	r3, [r7, #16]
 8013820:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8013822:	429a      	cmp	r2, r3
 8013824:	d044      	beq.n	80138b0 <xTaskPriorityDisinherit+0x100>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8013826:	693b      	ldr	r3, [r7, #16]
 8013828:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801382a:	2b00      	cmp	r3, #0
 801382c:	d140      	bne.n	80138b0 <xTaskPriorityDisinherit+0x100>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801382e:	693b      	ldr	r3, [r7, #16]
 8013830:	3304      	adds	r3, #4
 8013832:	4618      	mov	r0, r3
 8013834:	f7fe fb64 	bl	8011f00 <uxListRemove>
 8013838:	4603      	mov	r3, r0
 801383a:	2b00      	cmp	r3, #0
 801383c:	d115      	bne.n	801386a <xTaskPriorityDisinherit+0xba>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 801383e:	693b      	ldr	r3, [r7, #16]
 8013840:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013842:	491f      	ldr	r1, [pc, #124]	@ (80138c0 <xTaskPriorityDisinherit+0x110>)
 8013844:	4613      	mov	r3, r2
 8013846:	009b      	lsls	r3, r3, #2
 8013848:	4413      	add	r3, r2
 801384a:	009b      	lsls	r3, r3, #2
 801384c:	440b      	add	r3, r1
 801384e:	681b      	ldr	r3, [r3, #0]
 8013850:	2b00      	cmp	r3, #0
 8013852:	d10a      	bne.n	801386a <xTaskPriorityDisinherit+0xba>
 8013854:	693b      	ldr	r3, [r7, #16]
 8013856:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013858:	2201      	movs	r2, #1
 801385a:	fa02 f303 	lsl.w	r3, r2, r3
 801385e:	43da      	mvns	r2, r3
 8013860:	4b18      	ldr	r3, [pc, #96]	@ (80138c4 <xTaskPriorityDisinherit+0x114>)
 8013862:	681b      	ldr	r3, [r3, #0]
 8013864:	4013      	ands	r3, r2
 8013866:	4a17      	ldr	r2, [pc, #92]	@ (80138c4 <xTaskPriorityDisinherit+0x114>)
 8013868:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 801386a:	693b      	ldr	r3, [r7, #16]
 801386c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801386e:	693b      	ldr	r3, [r7, #16]
 8013870:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013872:	693b      	ldr	r3, [r7, #16]
 8013874:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013876:	f1c3 0207 	rsb	r2, r3, #7
 801387a:	693b      	ldr	r3, [r7, #16]
 801387c:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 801387e:	693b      	ldr	r3, [r7, #16]
 8013880:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013882:	2201      	movs	r2, #1
 8013884:	409a      	lsls	r2, r3
 8013886:	4b0f      	ldr	r3, [pc, #60]	@ (80138c4 <xTaskPriorityDisinherit+0x114>)
 8013888:	681b      	ldr	r3, [r3, #0]
 801388a:	4313      	orrs	r3, r2
 801388c:	4a0d      	ldr	r2, [pc, #52]	@ (80138c4 <xTaskPriorityDisinherit+0x114>)
 801388e:	6013      	str	r3, [r2, #0]
 8013890:	693b      	ldr	r3, [r7, #16]
 8013892:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013894:	4613      	mov	r3, r2
 8013896:	009b      	lsls	r3, r3, #2
 8013898:	4413      	add	r3, r2
 801389a:	009b      	lsls	r3, r3, #2
 801389c:	4a08      	ldr	r2, [pc, #32]	@ (80138c0 <xTaskPriorityDisinherit+0x110>)
 801389e:	441a      	add	r2, r3
 80138a0:	693b      	ldr	r3, [r7, #16]
 80138a2:	3304      	adds	r3, #4
 80138a4:	4619      	mov	r1, r3
 80138a6:	4610      	mov	r0, r2
 80138a8:	f7fe facd 	bl	8011e46 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80138ac:	2301      	movs	r3, #1
 80138ae:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80138b0:	697b      	ldr	r3, [r7, #20]
	}
 80138b2:	4618      	mov	r0, r3
 80138b4:	3718      	adds	r7, #24
 80138b6:	46bd      	mov	sp, r7
 80138b8:	bd80      	pop	{r7, pc}
 80138ba:	bf00      	nop
 80138bc:	20013060 	.word	0x20013060
 80138c0:	20013064 	.word	0x20013064
 80138c4:	20013168 	.word	0x20013168

080138c8 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80138c8:	b580      	push	{r7, lr}
 80138ca:	b084      	sub	sp, #16
 80138cc:	af00      	add	r7, sp, #0
 80138ce:	6078      	str	r0, [r7, #4]
 80138d0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80138d2:	4b29      	ldr	r3, [pc, #164]	@ (8013978 <prvAddCurrentTaskToDelayedList+0xb0>)
 80138d4:	681b      	ldr	r3, [r3, #0]
 80138d6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80138d8:	4b28      	ldr	r3, [pc, #160]	@ (801397c <prvAddCurrentTaskToDelayedList+0xb4>)
 80138da:	681b      	ldr	r3, [r3, #0]
 80138dc:	3304      	adds	r3, #4
 80138de:	4618      	mov	r0, r3
 80138e0:	f7fe fb0e 	bl	8011f00 <uxListRemove>
 80138e4:	4603      	mov	r3, r0
 80138e6:	2b00      	cmp	r3, #0
 80138e8:	d10b      	bne.n	8013902 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80138ea:	4b24      	ldr	r3, [pc, #144]	@ (801397c <prvAddCurrentTaskToDelayedList+0xb4>)
 80138ec:	681b      	ldr	r3, [r3, #0]
 80138ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80138f0:	2201      	movs	r2, #1
 80138f2:	fa02 f303 	lsl.w	r3, r2, r3
 80138f6:	43da      	mvns	r2, r3
 80138f8:	4b21      	ldr	r3, [pc, #132]	@ (8013980 <prvAddCurrentTaskToDelayedList+0xb8>)
 80138fa:	681b      	ldr	r3, [r3, #0]
 80138fc:	4013      	ands	r3, r2
 80138fe:	4a20      	ldr	r2, [pc, #128]	@ (8013980 <prvAddCurrentTaskToDelayedList+0xb8>)
 8013900:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8013902:	687b      	ldr	r3, [r7, #4]
 8013904:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8013908:	d10a      	bne.n	8013920 <prvAddCurrentTaskToDelayedList+0x58>
 801390a:	683b      	ldr	r3, [r7, #0]
 801390c:	2b00      	cmp	r3, #0
 801390e:	d007      	beq.n	8013920 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8013910:	4b1a      	ldr	r3, [pc, #104]	@ (801397c <prvAddCurrentTaskToDelayedList+0xb4>)
 8013912:	681b      	ldr	r3, [r3, #0]
 8013914:	3304      	adds	r3, #4
 8013916:	4619      	mov	r1, r3
 8013918:	481a      	ldr	r0, [pc, #104]	@ (8013984 <prvAddCurrentTaskToDelayedList+0xbc>)
 801391a:	f7fe fa94 	bl	8011e46 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 801391e:	e026      	b.n	801396e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8013920:	68fa      	ldr	r2, [r7, #12]
 8013922:	687b      	ldr	r3, [r7, #4]
 8013924:	4413      	add	r3, r2
 8013926:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8013928:	4b14      	ldr	r3, [pc, #80]	@ (801397c <prvAddCurrentTaskToDelayedList+0xb4>)
 801392a:	681b      	ldr	r3, [r3, #0]
 801392c:	68ba      	ldr	r2, [r7, #8]
 801392e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8013930:	68ba      	ldr	r2, [r7, #8]
 8013932:	68fb      	ldr	r3, [r7, #12]
 8013934:	429a      	cmp	r2, r3
 8013936:	d209      	bcs.n	801394c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8013938:	4b13      	ldr	r3, [pc, #76]	@ (8013988 <prvAddCurrentTaskToDelayedList+0xc0>)
 801393a:	681a      	ldr	r2, [r3, #0]
 801393c:	4b0f      	ldr	r3, [pc, #60]	@ (801397c <prvAddCurrentTaskToDelayedList+0xb4>)
 801393e:	681b      	ldr	r3, [r3, #0]
 8013940:	3304      	adds	r3, #4
 8013942:	4619      	mov	r1, r3
 8013944:	4610      	mov	r0, r2
 8013946:	f7fe faa2 	bl	8011e8e <vListInsert>
}
 801394a:	e010      	b.n	801396e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801394c:	4b0f      	ldr	r3, [pc, #60]	@ (801398c <prvAddCurrentTaskToDelayedList+0xc4>)
 801394e:	681a      	ldr	r2, [r3, #0]
 8013950:	4b0a      	ldr	r3, [pc, #40]	@ (801397c <prvAddCurrentTaskToDelayedList+0xb4>)
 8013952:	681b      	ldr	r3, [r3, #0]
 8013954:	3304      	adds	r3, #4
 8013956:	4619      	mov	r1, r3
 8013958:	4610      	mov	r0, r2
 801395a:	f7fe fa98 	bl	8011e8e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 801395e:	4b0c      	ldr	r3, [pc, #48]	@ (8013990 <prvAddCurrentTaskToDelayedList+0xc8>)
 8013960:	681b      	ldr	r3, [r3, #0]
 8013962:	68ba      	ldr	r2, [r7, #8]
 8013964:	429a      	cmp	r2, r3
 8013966:	d202      	bcs.n	801396e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8013968:	4a09      	ldr	r2, [pc, #36]	@ (8013990 <prvAddCurrentTaskToDelayedList+0xc8>)
 801396a:	68bb      	ldr	r3, [r7, #8]
 801396c:	6013      	str	r3, [r2, #0]
}
 801396e:	bf00      	nop
 8013970:	3710      	adds	r7, #16
 8013972:	46bd      	mov	sp, r7
 8013974:	bd80      	pop	{r7, pc}
 8013976:	bf00      	nop
 8013978:	20013164 	.word	0x20013164
 801397c:	20013060 	.word	0x20013060
 8013980:	20013168 	.word	0x20013168
 8013984:	2001314c 	.word	0x2001314c
 8013988:	2001311c 	.word	0x2001311c
 801398c:	20013118 	.word	0x20013118
 8013990:	20013180 	.word	0x20013180

08013994 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8013994:	b480      	push	{r7}
 8013996:	b085      	sub	sp, #20
 8013998:	af00      	add	r7, sp, #0
 801399a:	60f8      	str	r0, [r7, #12]
 801399c:	60b9      	str	r1, [r7, #8]
 801399e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80139a0:	68fb      	ldr	r3, [r7, #12]
 80139a2:	3b04      	subs	r3, #4
 80139a4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80139a6:	68fb      	ldr	r3, [r7, #12]
 80139a8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80139ac:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80139ae:	68fb      	ldr	r3, [r7, #12]
 80139b0:	3b04      	subs	r3, #4
 80139b2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80139b4:	68bb      	ldr	r3, [r7, #8]
 80139b6:	f023 0201 	bic.w	r2, r3, #1
 80139ba:	68fb      	ldr	r3, [r7, #12]
 80139bc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80139be:	68fb      	ldr	r3, [r7, #12]
 80139c0:	3b04      	subs	r3, #4
 80139c2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80139c4:	4a0c      	ldr	r2, [pc, #48]	@ (80139f8 <pxPortInitialiseStack+0x64>)
 80139c6:	68fb      	ldr	r3, [r7, #12]
 80139c8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80139ca:	68fb      	ldr	r3, [r7, #12]
 80139cc:	3b14      	subs	r3, #20
 80139ce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80139d0:	687a      	ldr	r2, [r7, #4]
 80139d2:	68fb      	ldr	r3, [r7, #12]
 80139d4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80139d6:	68fb      	ldr	r3, [r7, #12]
 80139d8:	3b04      	subs	r3, #4
 80139da:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80139dc:	68fb      	ldr	r3, [r7, #12]
 80139de:	f06f 0202 	mvn.w	r2, #2
 80139e2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80139e4:	68fb      	ldr	r3, [r7, #12]
 80139e6:	3b20      	subs	r3, #32
 80139e8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80139ea:	68fb      	ldr	r3, [r7, #12]
}
 80139ec:	4618      	mov	r0, r3
 80139ee:	3714      	adds	r7, #20
 80139f0:	46bd      	mov	sp, r7
 80139f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80139f6:	4770      	bx	lr
 80139f8:	080139fd 	.word	0x080139fd

080139fc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80139fc:	b480      	push	{r7}
 80139fe:	b085      	sub	sp, #20
 8013a00:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8013a02:	2300      	movs	r3, #0
 8013a04:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8013a06:	4b15      	ldr	r3, [pc, #84]	@ (8013a5c <prvTaskExitError+0x60>)
 8013a08:	681b      	ldr	r3, [r3, #0]
 8013a0a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8013a0e:	d00d      	beq.n	8013a2c <prvTaskExitError+0x30>
	__asm volatile
 8013a10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013a14:	b672      	cpsid	i
 8013a16:	f383 8811 	msr	BASEPRI, r3
 8013a1a:	f3bf 8f6f 	isb	sy
 8013a1e:	f3bf 8f4f 	dsb	sy
 8013a22:	b662      	cpsie	i
 8013a24:	60fb      	str	r3, [r7, #12]
}
 8013a26:	bf00      	nop
 8013a28:	bf00      	nop
 8013a2a:	e7fd      	b.n	8013a28 <prvTaskExitError+0x2c>
	__asm volatile
 8013a2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013a30:	b672      	cpsid	i
 8013a32:	f383 8811 	msr	BASEPRI, r3
 8013a36:	f3bf 8f6f 	isb	sy
 8013a3a:	f3bf 8f4f 	dsb	sy
 8013a3e:	b662      	cpsie	i
 8013a40:	60bb      	str	r3, [r7, #8]
}
 8013a42:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8013a44:	bf00      	nop
 8013a46:	687b      	ldr	r3, [r7, #4]
 8013a48:	2b00      	cmp	r3, #0
 8013a4a:	d0fc      	beq.n	8013a46 <prvTaskExitError+0x4a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8013a4c:	bf00      	nop
 8013a4e:	bf00      	nop
 8013a50:	3714      	adds	r7, #20
 8013a52:	46bd      	mov	sp, r7
 8013a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a58:	4770      	bx	lr
 8013a5a:	bf00      	nop
 8013a5c:	2001202c 	.word	0x2001202c

08013a60 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8013a60:	4b07      	ldr	r3, [pc, #28]	@ (8013a80 <pxCurrentTCBConst2>)
 8013a62:	6819      	ldr	r1, [r3, #0]
 8013a64:	6808      	ldr	r0, [r1, #0]
 8013a66:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013a6a:	f380 8809 	msr	PSP, r0
 8013a6e:	f3bf 8f6f 	isb	sy
 8013a72:	f04f 0000 	mov.w	r0, #0
 8013a76:	f380 8811 	msr	BASEPRI, r0
 8013a7a:	4770      	bx	lr
 8013a7c:	f3af 8000 	nop.w

08013a80 <pxCurrentTCBConst2>:
 8013a80:	20013060 	.word	0x20013060
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8013a84:	bf00      	nop
 8013a86:	bf00      	nop

08013a88 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8013a88:	4808      	ldr	r0, [pc, #32]	@ (8013aac <prvPortStartFirstTask+0x24>)
 8013a8a:	6800      	ldr	r0, [r0, #0]
 8013a8c:	6800      	ldr	r0, [r0, #0]
 8013a8e:	f380 8808 	msr	MSP, r0
 8013a92:	f04f 0000 	mov.w	r0, #0
 8013a96:	f380 8814 	msr	CONTROL, r0
 8013a9a:	b662      	cpsie	i
 8013a9c:	b661      	cpsie	f
 8013a9e:	f3bf 8f4f 	dsb	sy
 8013aa2:	f3bf 8f6f 	isb	sy
 8013aa6:	df00      	svc	0
 8013aa8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8013aaa:	bf00      	nop
 8013aac:	e000ed08 	.word	0xe000ed08

08013ab0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8013ab0:	b580      	push	{r7, lr}
 8013ab2:	b084      	sub	sp, #16
 8013ab4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8013ab6:	4b37      	ldr	r3, [pc, #220]	@ (8013b94 <xPortStartScheduler+0xe4>)
 8013ab8:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8013aba:	68fb      	ldr	r3, [r7, #12]
 8013abc:	781b      	ldrb	r3, [r3, #0]
 8013abe:	b2db      	uxtb	r3, r3
 8013ac0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8013ac2:	68fb      	ldr	r3, [r7, #12]
 8013ac4:	22ff      	movs	r2, #255	@ 0xff
 8013ac6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8013ac8:	68fb      	ldr	r3, [r7, #12]
 8013aca:	781b      	ldrb	r3, [r3, #0]
 8013acc:	b2db      	uxtb	r3, r3
 8013ace:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8013ad0:	78fb      	ldrb	r3, [r7, #3]
 8013ad2:	b2db      	uxtb	r3, r3
 8013ad4:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8013ad8:	b2da      	uxtb	r2, r3
 8013ada:	4b2f      	ldr	r3, [pc, #188]	@ (8013b98 <xPortStartScheduler+0xe8>)
 8013adc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8013ade:	4b2f      	ldr	r3, [pc, #188]	@ (8013b9c <xPortStartScheduler+0xec>)
 8013ae0:	2207      	movs	r2, #7
 8013ae2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8013ae4:	e009      	b.n	8013afa <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8013ae6:	4b2d      	ldr	r3, [pc, #180]	@ (8013b9c <xPortStartScheduler+0xec>)
 8013ae8:	681b      	ldr	r3, [r3, #0]
 8013aea:	3b01      	subs	r3, #1
 8013aec:	4a2b      	ldr	r2, [pc, #172]	@ (8013b9c <xPortStartScheduler+0xec>)
 8013aee:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8013af0:	78fb      	ldrb	r3, [r7, #3]
 8013af2:	b2db      	uxtb	r3, r3
 8013af4:	005b      	lsls	r3, r3, #1
 8013af6:	b2db      	uxtb	r3, r3
 8013af8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8013afa:	78fb      	ldrb	r3, [r7, #3]
 8013afc:	b2db      	uxtb	r3, r3
 8013afe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8013b02:	2b80      	cmp	r3, #128	@ 0x80
 8013b04:	d0ef      	beq.n	8013ae6 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8013b06:	4b25      	ldr	r3, [pc, #148]	@ (8013b9c <xPortStartScheduler+0xec>)
 8013b08:	681b      	ldr	r3, [r3, #0]
 8013b0a:	f1c3 0307 	rsb	r3, r3, #7
 8013b0e:	2b04      	cmp	r3, #4
 8013b10:	d00d      	beq.n	8013b2e <xPortStartScheduler+0x7e>
	__asm volatile
 8013b12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013b16:	b672      	cpsid	i
 8013b18:	f383 8811 	msr	BASEPRI, r3
 8013b1c:	f3bf 8f6f 	isb	sy
 8013b20:	f3bf 8f4f 	dsb	sy
 8013b24:	b662      	cpsie	i
 8013b26:	60bb      	str	r3, [r7, #8]
}
 8013b28:	bf00      	nop
 8013b2a:	bf00      	nop
 8013b2c:	e7fd      	b.n	8013b2a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8013b2e:	4b1b      	ldr	r3, [pc, #108]	@ (8013b9c <xPortStartScheduler+0xec>)
 8013b30:	681b      	ldr	r3, [r3, #0]
 8013b32:	021b      	lsls	r3, r3, #8
 8013b34:	4a19      	ldr	r2, [pc, #100]	@ (8013b9c <xPortStartScheduler+0xec>)
 8013b36:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8013b38:	4b18      	ldr	r3, [pc, #96]	@ (8013b9c <xPortStartScheduler+0xec>)
 8013b3a:	681b      	ldr	r3, [r3, #0]
 8013b3c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8013b40:	4a16      	ldr	r2, [pc, #88]	@ (8013b9c <xPortStartScheduler+0xec>)
 8013b42:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8013b44:	687b      	ldr	r3, [r7, #4]
 8013b46:	b2da      	uxtb	r2, r3
 8013b48:	68fb      	ldr	r3, [r7, #12]
 8013b4a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8013b4c:	4b14      	ldr	r3, [pc, #80]	@ (8013ba0 <xPortStartScheduler+0xf0>)
 8013b4e:	681b      	ldr	r3, [r3, #0]
 8013b50:	4a13      	ldr	r2, [pc, #76]	@ (8013ba0 <xPortStartScheduler+0xf0>)
 8013b52:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8013b56:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8013b58:	4b11      	ldr	r3, [pc, #68]	@ (8013ba0 <xPortStartScheduler+0xf0>)
 8013b5a:	681b      	ldr	r3, [r3, #0]
 8013b5c:	4a10      	ldr	r2, [pc, #64]	@ (8013ba0 <xPortStartScheduler+0xf0>)
 8013b5e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8013b62:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8013b64:	f000 f8dc 	bl	8013d20 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8013b68:	4b0e      	ldr	r3, [pc, #56]	@ (8013ba4 <xPortStartScheduler+0xf4>)
 8013b6a:	2200      	movs	r2, #0
 8013b6c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8013b6e:	f000 f8fb 	bl	8013d68 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8013b72:	4b0d      	ldr	r3, [pc, #52]	@ (8013ba8 <xPortStartScheduler+0xf8>)
 8013b74:	681b      	ldr	r3, [r3, #0]
 8013b76:	4a0c      	ldr	r2, [pc, #48]	@ (8013ba8 <xPortStartScheduler+0xf8>)
 8013b78:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8013b7c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8013b7e:	f7ff ff83 	bl	8013a88 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8013b82:	f7ff fb81 	bl	8013288 <vTaskSwitchContext>
	prvTaskExitError();
 8013b86:	f7ff ff39 	bl	80139fc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8013b8a:	2300      	movs	r3, #0
}
 8013b8c:	4618      	mov	r0, r3
 8013b8e:	3710      	adds	r7, #16
 8013b90:	46bd      	mov	sp, r7
 8013b92:	bd80      	pop	{r7, pc}
 8013b94:	e000e400 	.word	0xe000e400
 8013b98:	2001318c 	.word	0x2001318c
 8013b9c:	20013190 	.word	0x20013190
 8013ba0:	e000ed20 	.word	0xe000ed20
 8013ba4:	2001202c 	.word	0x2001202c
 8013ba8:	e000ef34 	.word	0xe000ef34

08013bac <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8013bac:	b480      	push	{r7}
 8013bae:	b083      	sub	sp, #12
 8013bb0:	af00      	add	r7, sp, #0
	__asm volatile
 8013bb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013bb6:	b672      	cpsid	i
 8013bb8:	f383 8811 	msr	BASEPRI, r3
 8013bbc:	f3bf 8f6f 	isb	sy
 8013bc0:	f3bf 8f4f 	dsb	sy
 8013bc4:	b662      	cpsie	i
 8013bc6:	607b      	str	r3, [r7, #4]
}
 8013bc8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8013bca:	4b11      	ldr	r3, [pc, #68]	@ (8013c10 <vPortEnterCritical+0x64>)
 8013bcc:	681b      	ldr	r3, [r3, #0]
 8013bce:	3301      	adds	r3, #1
 8013bd0:	4a0f      	ldr	r2, [pc, #60]	@ (8013c10 <vPortEnterCritical+0x64>)
 8013bd2:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8013bd4:	4b0e      	ldr	r3, [pc, #56]	@ (8013c10 <vPortEnterCritical+0x64>)
 8013bd6:	681b      	ldr	r3, [r3, #0]
 8013bd8:	2b01      	cmp	r3, #1
 8013bda:	d112      	bne.n	8013c02 <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8013bdc:	4b0d      	ldr	r3, [pc, #52]	@ (8013c14 <vPortEnterCritical+0x68>)
 8013bde:	681b      	ldr	r3, [r3, #0]
 8013be0:	b2db      	uxtb	r3, r3
 8013be2:	2b00      	cmp	r3, #0
 8013be4:	d00d      	beq.n	8013c02 <vPortEnterCritical+0x56>
	__asm volatile
 8013be6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013bea:	b672      	cpsid	i
 8013bec:	f383 8811 	msr	BASEPRI, r3
 8013bf0:	f3bf 8f6f 	isb	sy
 8013bf4:	f3bf 8f4f 	dsb	sy
 8013bf8:	b662      	cpsie	i
 8013bfa:	603b      	str	r3, [r7, #0]
}
 8013bfc:	bf00      	nop
 8013bfe:	bf00      	nop
 8013c00:	e7fd      	b.n	8013bfe <vPortEnterCritical+0x52>
	}
}
 8013c02:	bf00      	nop
 8013c04:	370c      	adds	r7, #12
 8013c06:	46bd      	mov	sp, r7
 8013c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c0c:	4770      	bx	lr
 8013c0e:	bf00      	nop
 8013c10:	2001202c 	.word	0x2001202c
 8013c14:	e000ed04 	.word	0xe000ed04

08013c18 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8013c18:	b480      	push	{r7}
 8013c1a:	b083      	sub	sp, #12
 8013c1c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8013c1e:	4b13      	ldr	r3, [pc, #76]	@ (8013c6c <vPortExitCritical+0x54>)
 8013c20:	681b      	ldr	r3, [r3, #0]
 8013c22:	2b00      	cmp	r3, #0
 8013c24:	d10d      	bne.n	8013c42 <vPortExitCritical+0x2a>
	__asm volatile
 8013c26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013c2a:	b672      	cpsid	i
 8013c2c:	f383 8811 	msr	BASEPRI, r3
 8013c30:	f3bf 8f6f 	isb	sy
 8013c34:	f3bf 8f4f 	dsb	sy
 8013c38:	b662      	cpsie	i
 8013c3a:	607b      	str	r3, [r7, #4]
}
 8013c3c:	bf00      	nop
 8013c3e:	bf00      	nop
 8013c40:	e7fd      	b.n	8013c3e <vPortExitCritical+0x26>
	uxCriticalNesting--;
 8013c42:	4b0a      	ldr	r3, [pc, #40]	@ (8013c6c <vPortExitCritical+0x54>)
 8013c44:	681b      	ldr	r3, [r3, #0]
 8013c46:	3b01      	subs	r3, #1
 8013c48:	4a08      	ldr	r2, [pc, #32]	@ (8013c6c <vPortExitCritical+0x54>)
 8013c4a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8013c4c:	4b07      	ldr	r3, [pc, #28]	@ (8013c6c <vPortExitCritical+0x54>)
 8013c4e:	681b      	ldr	r3, [r3, #0]
 8013c50:	2b00      	cmp	r3, #0
 8013c52:	d105      	bne.n	8013c60 <vPortExitCritical+0x48>
 8013c54:	2300      	movs	r3, #0
 8013c56:	603b      	str	r3, [r7, #0]
	__asm volatile
 8013c58:	683b      	ldr	r3, [r7, #0]
 8013c5a:	f383 8811 	msr	BASEPRI, r3
}
 8013c5e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8013c60:	bf00      	nop
 8013c62:	370c      	adds	r7, #12
 8013c64:	46bd      	mov	sp, r7
 8013c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c6a:	4770      	bx	lr
 8013c6c:	2001202c 	.word	0x2001202c

08013c70 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8013c70:	f3ef 8009 	mrs	r0, PSP
 8013c74:	f3bf 8f6f 	isb	sy
 8013c78:	4b15      	ldr	r3, [pc, #84]	@ (8013cd0 <pxCurrentTCBConst>)
 8013c7a:	681a      	ldr	r2, [r3, #0]
 8013c7c:	f01e 0f10 	tst.w	lr, #16
 8013c80:	bf08      	it	eq
 8013c82:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8013c86:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013c8a:	6010      	str	r0, [r2, #0]
 8013c8c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8013c90:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8013c94:	b672      	cpsid	i
 8013c96:	f380 8811 	msr	BASEPRI, r0
 8013c9a:	f3bf 8f4f 	dsb	sy
 8013c9e:	f3bf 8f6f 	isb	sy
 8013ca2:	b662      	cpsie	i
 8013ca4:	f7ff faf0 	bl	8013288 <vTaskSwitchContext>
 8013ca8:	f04f 0000 	mov.w	r0, #0
 8013cac:	f380 8811 	msr	BASEPRI, r0
 8013cb0:	bc09      	pop	{r0, r3}
 8013cb2:	6819      	ldr	r1, [r3, #0]
 8013cb4:	6808      	ldr	r0, [r1, #0]
 8013cb6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013cba:	f01e 0f10 	tst.w	lr, #16
 8013cbe:	bf08      	it	eq
 8013cc0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8013cc4:	f380 8809 	msr	PSP, r0
 8013cc8:	f3bf 8f6f 	isb	sy
 8013ccc:	4770      	bx	lr
 8013cce:	bf00      	nop

08013cd0 <pxCurrentTCBConst>:
 8013cd0:	20013060 	.word	0x20013060
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8013cd4:	bf00      	nop
 8013cd6:	bf00      	nop

08013cd8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8013cd8:	b580      	push	{r7, lr}
 8013cda:	b082      	sub	sp, #8
 8013cdc:	af00      	add	r7, sp, #0
	__asm volatile
 8013cde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013ce2:	b672      	cpsid	i
 8013ce4:	f383 8811 	msr	BASEPRI, r3
 8013ce8:	f3bf 8f6f 	isb	sy
 8013cec:	f3bf 8f4f 	dsb	sy
 8013cf0:	b662      	cpsie	i
 8013cf2:	607b      	str	r3, [r7, #4]
}
 8013cf4:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8013cf6:	f7ff fa0b 	bl	8013110 <xTaskIncrementTick>
 8013cfa:	4603      	mov	r3, r0
 8013cfc:	2b00      	cmp	r3, #0
 8013cfe:	d003      	beq.n	8013d08 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8013d00:	4b06      	ldr	r3, [pc, #24]	@ (8013d1c <SysTick_Handler+0x44>)
 8013d02:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013d06:	601a      	str	r2, [r3, #0]
 8013d08:	2300      	movs	r3, #0
 8013d0a:	603b      	str	r3, [r7, #0]
	__asm volatile
 8013d0c:	683b      	ldr	r3, [r7, #0]
 8013d0e:	f383 8811 	msr	BASEPRI, r3
}
 8013d12:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8013d14:	bf00      	nop
 8013d16:	3708      	adds	r7, #8
 8013d18:	46bd      	mov	sp, r7
 8013d1a:	bd80      	pop	{r7, pc}
 8013d1c:	e000ed04 	.word	0xe000ed04

08013d20 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8013d20:	b480      	push	{r7}
 8013d22:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8013d24:	4b0b      	ldr	r3, [pc, #44]	@ (8013d54 <vPortSetupTimerInterrupt+0x34>)
 8013d26:	2200      	movs	r2, #0
 8013d28:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8013d2a:	4b0b      	ldr	r3, [pc, #44]	@ (8013d58 <vPortSetupTimerInterrupt+0x38>)
 8013d2c:	2200      	movs	r2, #0
 8013d2e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8013d30:	4b0a      	ldr	r3, [pc, #40]	@ (8013d5c <vPortSetupTimerInterrupt+0x3c>)
 8013d32:	681b      	ldr	r3, [r3, #0]
 8013d34:	4a0a      	ldr	r2, [pc, #40]	@ (8013d60 <vPortSetupTimerInterrupt+0x40>)
 8013d36:	fba2 2303 	umull	r2, r3, r2, r3
 8013d3a:	099b      	lsrs	r3, r3, #6
 8013d3c:	4a09      	ldr	r2, [pc, #36]	@ (8013d64 <vPortSetupTimerInterrupt+0x44>)
 8013d3e:	3b01      	subs	r3, #1
 8013d40:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8013d42:	4b04      	ldr	r3, [pc, #16]	@ (8013d54 <vPortSetupTimerInterrupt+0x34>)
 8013d44:	2207      	movs	r2, #7
 8013d46:	601a      	str	r2, [r3, #0]
}
 8013d48:	bf00      	nop
 8013d4a:	46bd      	mov	sp, r7
 8013d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d50:	4770      	bx	lr
 8013d52:	bf00      	nop
 8013d54:	e000e010 	.word	0xe000e010
 8013d58:	e000e018 	.word	0xe000e018
 8013d5c:	20012000 	.word	0x20012000
 8013d60:	10624dd3 	.word	0x10624dd3
 8013d64:	e000e014 	.word	0xe000e014

08013d68 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8013d68:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8013d78 <vPortEnableVFP+0x10>
 8013d6c:	6801      	ldr	r1, [r0, #0]
 8013d6e:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8013d72:	6001      	str	r1, [r0, #0]
 8013d74:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8013d76:	bf00      	nop
 8013d78:	e000ed88 	.word	0xe000ed88

08013d7c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8013d7c:	b480      	push	{r7}
 8013d7e:	b085      	sub	sp, #20
 8013d80:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8013d82:	f3ef 8305 	mrs	r3, IPSR
 8013d86:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8013d88:	68fb      	ldr	r3, [r7, #12]
 8013d8a:	2b0f      	cmp	r3, #15
 8013d8c:	d917      	bls.n	8013dbe <vPortValidateInterruptPriority+0x42>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8013d8e:	4a1a      	ldr	r2, [pc, #104]	@ (8013df8 <vPortValidateInterruptPriority+0x7c>)
 8013d90:	68fb      	ldr	r3, [r7, #12]
 8013d92:	4413      	add	r3, r2
 8013d94:	781b      	ldrb	r3, [r3, #0]
 8013d96:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8013d98:	4b18      	ldr	r3, [pc, #96]	@ (8013dfc <vPortValidateInterruptPriority+0x80>)
 8013d9a:	781b      	ldrb	r3, [r3, #0]
 8013d9c:	7afa      	ldrb	r2, [r7, #11]
 8013d9e:	429a      	cmp	r2, r3
 8013da0:	d20d      	bcs.n	8013dbe <vPortValidateInterruptPriority+0x42>
	__asm volatile
 8013da2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013da6:	b672      	cpsid	i
 8013da8:	f383 8811 	msr	BASEPRI, r3
 8013dac:	f3bf 8f6f 	isb	sy
 8013db0:	f3bf 8f4f 	dsb	sy
 8013db4:	b662      	cpsie	i
 8013db6:	607b      	str	r3, [r7, #4]
}
 8013db8:	bf00      	nop
 8013dba:	bf00      	nop
 8013dbc:	e7fd      	b.n	8013dba <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8013dbe:	4b10      	ldr	r3, [pc, #64]	@ (8013e00 <vPortValidateInterruptPriority+0x84>)
 8013dc0:	681b      	ldr	r3, [r3, #0]
 8013dc2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8013dc6:	4b0f      	ldr	r3, [pc, #60]	@ (8013e04 <vPortValidateInterruptPriority+0x88>)
 8013dc8:	681b      	ldr	r3, [r3, #0]
 8013dca:	429a      	cmp	r2, r3
 8013dcc:	d90d      	bls.n	8013dea <vPortValidateInterruptPriority+0x6e>
	__asm volatile
 8013dce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013dd2:	b672      	cpsid	i
 8013dd4:	f383 8811 	msr	BASEPRI, r3
 8013dd8:	f3bf 8f6f 	isb	sy
 8013ddc:	f3bf 8f4f 	dsb	sy
 8013de0:	b662      	cpsie	i
 8013de2:	603b      	str	r3, [r7, #0]
}
 8013de4:	bf00      	nop
 8013de6:	bf00      	nop
 8013de8:	e7fd      	b.n	8013de6 <vPortValidateInterruptPriority+0x6a>
	}
 8013dea:	bf00      	nop
 8013dec:	3714      	adds	r7, #20
 8013dee:	46bd      	mov	sp, r7
 8013df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013df4:	4770      	bx	lr
 8013df6:	bf00      	nop
 8013df8:	e000e3f0 	.word	0xe000e3f0
 8013dfc:	2001318c 	.word	0x2001318c
 8013e00:	e000ed0c 	.word	0xe000ed0c
 8013e04:	20013190 	.word	0x20013190

08013e08 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8013e08:	b580      	push	{r7, lr}
 8013e0a:	b08a      	sub	sp, #40	@ 0x28
 8013e0c:	af00      	add	r7, sp, #0
 8013e0e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8013e10:	2300      	movs	r3, #0
 8013e12:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8013e14:	f7ff f8ac 	bl	8012f70 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8013e18:	4b5f      	ldr	r3, [pc, #380]	@ (8013f98 <pvPortMalloc+0x190>)
 8013e1a:	681b      	ldr	r3, [r3, #0]
 8013e1c:	2b00      	cmp	r3, #0
 8013e1e:	d101      	bne.n	8013e24 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8013e20:	f000 f924 	bl	801406c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8013e24:	4b5d      	ldr	r3, [pc, #372]	@ (8013f9c <pvPortMalloc+0x194>)
 8013e26:	681a      	ldr	r2, [r3, #0]
 8013e28:	687b      	ldr	r3, [r7, #4]
 8013e2a:	4013      	ands	r3, r2
 8013e2c:	2b00      	cmp	r3, #0
 8013e2e:	f040 8094 	bne.w	8013f5a <pvPortMalloc+0x152>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8013e32:	687b      	ldr	r3, [r7, #4]
 8013e34:	2b00      	cmp	r3, #0
 8013e36:	d020      	beq.n	8013e7a <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 8013e38:	2208      	movs	r2, #8
 8013e3a:	687b      	ldr	r3, [r7, #4]
 8013e3c:	4413      	add	r3, r2
 8013e3e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8013e40:	687b      	ldr	r3, [r7, #4]
 8013e42:	f003 0307 	and.w	r3, r3, #7
 8013e46:	2b00      	cmp	r3, #0
 8013e48:	d017      	beq.n	8013e7a <pvPortMalloc+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8013e4a:	687b      	ldr	r3, [r7, #4]
 8013e4c:	f023 0307 	bic.w	r3, r3, #7
 8013e50:	3308      	adds	r3, #8
 8013e52:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8013e54:	687b      	ldr	r3, [r7, #4]
 8013e56:	f003 0307 	and.w	r3, r3, #7
 8013e5a:	2b00      	cmp	r3, #0
 8013e5c:	d00d      	beq.n	8013e7a <pvPortMalloc+0x72>
	__asm volatile
 8013e5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013e62:	b672      	cpsid	i
 8013e64:	f383 8811 	msr	BASEPRI, r3
 8013e68:	f3bf 8f6f 	isb	sy
 8013e6c:	f3bf 8f4f 	dsb	sy
 8013e70:	b662      	cpsie	i
 8013e72:	617b      	str	r3, [r7, #20]
}
 8013e74:	bf00      	nop
 8013e76:	bf00      	nop
 8013e78:	e7fd      	b.n	8013e76 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8013e7a:	687b      	ldr	r3, [r7, #4]
 8013e7c:	2b00      	cmp	r3, #0
 8013e7e:	d06c      	beq.n	8013f5a <pvPortMalloc+0x152>
 8013e80:	4b47      	ldr	r3, [pc, #284]	@ (8013fa0 <pvPortMalloc+0x198>)
 8013e82:	681b      	ldr	r3, [r3, #0]
 8013e84:	687a      	ldr	r2, [r7, #4]
 8013e86:	429a      	cmp	r2, r3
 8013e88:	d867      	bhi.n	8013f5a <pvPortMalloc+0x152>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8013e8a:	4b46      	ldr	r3, [pc, #280]	@ (8013fa4 <pvPortMalloc+0x19c>)
 8013e8c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8013e8e:	4b45      	ldr	r3, [pc, #276]	@ (8013fa4 <pvPortMalloc+0x19c>)
 8013e90:	681b      	ldr	r3, [r3, #0]
 8013e92:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8013e94:	e004      	b.n	8013ea0 <pvPortMalloc+0x98>
				{
					pxPreviousBlock = pxBlock;
 8013e96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013e98:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8013e9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013e9c:	681b      	ldr	r3, [r3, #0]
 8013e9e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8013ea0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013ea2:	685b      	ldr	r3, [r3, #4]
 8013ea4:	687a      	ldr	r2, [r7, #4]
 8013ea6:	429a      	cmp	r2, r3
 8013ea8:	d903      	bls.n	8013eb2 <pvPortMalloc+0xaa>
 8013eaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013eac:	681b      	ldr	r3, [r3, #0]
 8013eae:	2b00      	cmp	r3, #0
 8013eb0:	d1f1      	bne.n	8013e96 <pvPortMalloc+0x8e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8013eb2:	4b39      	ldr	r3, [pc, #228]	@ (8013f98 <pvPortMalloc+0x190>)
 8013eb4:	681b      	ldr	r3, [r3, #0]
 8013eb6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013eb8:	429a      	cmp	r2, r3
 8013eba:	d04e      	beq.n	8013f5a <pvPortMalloc+0x152>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8013ebc:	6a3b      	ldr	r3, [r7, #32]
 8013ebe:	681b      	ldr	r3, [r3, #0]
 8013ec0:	2208      	movs	r2, #8
 8013ec2:	4413      	add	r3, r2
 8013ec4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8013ec6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013ec8:	681a      	ldr	r2, [r3, #0]
 8013eca:	6a3b      	ldr	r3, [r7, #32]
 8013ecc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8013ece:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013ed0:	685a      	ldr	r2, [r3, #4]
 8013ed2:	687b      	ldr	r3, [r7, #4]
 8013ed4:	1ad2      	subs	r2, r2, r3
 8013ed6:	2308      	movs	r3, #8
 8013ed8:	005b      	lsls	r3, r3, #1
 8013eda:	429a      	cmp	r2, r3
 8013edc:	d922      	bls.n	8013f24 <pvPortMalloc+0x11c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8013ede:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013ee0:	687b      	ldr	r3, [r7, #4]
 8013ee2:	4413      	add	r3, r2
 8013ee4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8013ee6:	69bb      	ldr	r3, [r7, #24]
 8013ee8:	f003 0307 	and.w	r3, r3, #7
 8013eec:	2b00      	cmp	r3, #0
 8013eee:	d00d      	beq.n	8013f0c <pvPortMalloc+0x104>
	__asm volatile
 8013ef0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013ef4:	b672      	cpsid	i
 8013ef6:	f383 8811 	msr	BASEPRI, r3
 8013efa:	f3bf 8f6f 	isb	sy
 8013efe:	f3bf 8f4f 	dsb	sy
 8013f02:	b662      	cpsie	i
 8013f04:	613b      	str	r3, [r7, #16]
}
 8013f06:	bf00      	nop
 8013f08:	bf00      	nop
 8013f0a:	e7fd      	b.n	8013f08 <pvPortMalloc+0x100>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8013f0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013f0e:	685a      	ldr	r2, [r3, #4]
 8013f10:	687b      	ldr	r3, [r7, #4]
 8013f12:	1ad2      	subs	r2, r2, r3
 8013f14:	69bb      	ldr	r3, [r7, #24]
 8013f16:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8013f18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013f1a:	687a      	ldr	r2, [r7, #4]
 8013f1c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8013f1e:	69b8      	ldr	r0, [r7, #24]
 8013f20:	f000 f906 	bl	8014130 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8013f24:	4b1e      	ldr	r3, [pc, #120]	@ (8013fa0 <pvPortMalloc+0x198>)
 8013f26:	681a      	ldr	r2, [r3, #0]
 8013f28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013f2a:	685b      	ldr	r3, [r3, #4]
 8013f2c:	1ad3      	subs	r3, r2, r3
 8013f2e:	4a1c      	ldr	r2, [pc, #112]	@ (8013fa0 <pvPortMalloc+0x198>)
 8013f30:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8013f32:	4b1b      	ldr	r3, [pc, #108]	@ (8013fa0 <pvPortMalloc+0x198>)
 8013f34:	681a      	ldr	r2, [r3, #0]
 8013f36:	4b1c      	ldr	r3, [pc, #112]	@ (8013fa8 <pvPortMalloc+0x1a0>)
 8013f38:	681b      	ldr	r3, [r3, #0]
 8013f3a:	429a      	cmp	r2, r3
 8013f3c:	d203      	bcs.n	8013f46 <pvPortMalloc+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8013f3e:	4b18      	ldr	r3, [pc, #96]	@ (8013fa0 <pvPortMalloc+0x198>)
 8013f40:	681b      	ldr	r3, [r3, #0]
 8013f42:	4a19      	ldr	r2, [pc, #100]	@ (8013fa8 <pvPortMalloc+0x1a0>)
 8013f44:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8013f46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013f48:	685a      	ldr	r2, [r3, #4]
 8013f4a:	4b14      	ldr	r3, [pc, #80]	@ (8013f9c <pvPortMalloc+0x194>)
 8013f4c:	681b      	ldr	r3, [r3, #0]
 8013f4e:	431a      	orrs	r2, r3
 8013f50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013f52:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8013f54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013f56:	2200      	movs	r2, #0
 8013f58:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8013f5a:	f7ff f817 	bl	8012f8c <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 8013f5e:	69fb      	ldr	r3, [r7, #28]
 8013f60:	2b00      	cmp	r3, #0
 8013f62:	d101      	bne.n	8013f68 <pvPortMalloc+0x160>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 8013f64:	f7ec fafc 	bl	8000560 <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8013f68:	69fb      	ldr	r3, [r7, #28]
 8013f6a:	f003 0307 	and.w	r3, r3, #7
 8013f6e:	2b00      	cmp	r3, #0
 8013f70:	d00d      	beq.n	8013f8e <pvPortMalloc+0x186>
	__asm volatile
 8013f72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013f76:	b672      	cpsid	i
 8013f78:	f383 8811 	msr	BASEPRI, r3
 8013f7c:	f3bf 8f6f 	isb	sy
 8013f80:	f3bf 8f4f 	dsb	sy
 8013f84:	b662      	cpsie	i
 8013f86:	60fb      	str	r3, [r7, #12]
}
 8013f88:	bf00      	nop
 8013f8a:	bf00      	nop
 8013f8c:	e7fd      	b.n	8013f8a <pvPortMalloc+0x182>
	return pvReturn;
 8013f8e:	69fb      	ldr	r3, [r7, #28]
}
 8013f90:	4618      	mov	r0, r3
 8013f92:	3728      	adds	r7, #40	@ 0x28
 8013f94:	46bd      	mov	sp, r7
 8013f96:	bd80      	pop	{r7, pc}
 8013f98:	2001b19c 	.word	0x2001b19c
 8013f9c:	2001b1a8 	.word	0x2001b1a8
 8013fa0:	2001b1a0 	.word	0x2001b1a0
 8013fa4:	2001b194 	.word	0x2001b194
 8013fa8:	2001b1a4 	.word	0x2001b1a4

08013fac <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8013fac:	b580      	push	{r7, lr}
 8013fae:	b086      	sub	sp, #24
 8013fb0:	af00      	add	r7, sp, #0
 8013fb2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8013fb4:	687b      	ldr	r3, [r7, #4]
 8013fb6:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8013fb8:	687b      	ldr	r3, [r7, #4]
 8013fba:	2b00      	cmp	r3, #0
 8013fbc:	d04e      	beq.n	801405c <vPortFree+0xb0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8013fbe:	2308      	movs	r3, #8
 8013fc0:	425b      	negs	r3, r3
 8013fc2:	697a      	ldr	r2, [r7, #20]
 8013fc4:	4413      	add	r3, r2
 8013fc6:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8013fc8:	697b      	ldr	r3, [r7, #20]
 8013fca:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8013fcc:	693b      	ldr	r3, [r7, #16]
 8013fce:	685a      	ldr	r2, [r3, #4]
 8013fd0:	4b24      	ldr	r3, [pc, #144]	@ (8014064 <vPortFree+0xb8>)
 8013fd2:	681b      	ldr	r3, [r3, #0]
 8013fd4:	4013      	ands	r3, r2
 8013fd6:	2b00      	cmp	r3, #0
 8013fd8:	d10d      	bne.n	8013ff6 <vPortFree+0x4a>
	__asm volatile
 8013fda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013fde:	b672      	cpsid	i
 8013fe0:	f383 8811 	msr	BASEPRI, r3
 8013fe4:	f3bf 8f6f 	isb	sy
 8013fe8:	f3bf 8f4f 	dsb	sy
 8013fec:	b662      	cpsie	i
 8013fee:	60fb      	str	r3, [r7, #12]
}
 8013ff0:	bf00      	nop
 8013ff2:	bf00      	nop
 8013ff4:	e7fd      	b.n	8013ff2 <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8013ff6:	693b      	ldr	r3, [r7, #16]
 8013ff8:	681b      	ldr	r3, [r3, #0]
 8013ffa:	2b00      	cmp	r3, #0
 8013ffc:	d00d      	beq.n	801401a <vPortFree+0x6e>
	__asm volatile
 8013ffe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014002:	b672      	cpsid	i
 8014004:	f383 8811 	msr	BASEPRI, r3
 8014008:	f3bf 8f6f 	isb	sy
 801400c:	f3bf 8f4f 	dsb	sy
 8014010:	b662      	cpsie	i
 8014012:	60bb      	str	r3, [r7, #8]
}
 8014014:	bf00      	nop
 8014016:	bf00      	nop
 8014018:	e7fd      	b.n	8014016 <vPortFree+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 801401a:	693b      	ldr	r3, [r7, #16]
 801401c:	685a      	ldr	r2, [r3, #4]
 801401e:	4b11      	ldr	r3, [pc, #68]	@ (8014064 <vPortFree+0xb8>)
 8014020:	681b      	ldr	r3, [r3, #0]
 8014022:	4013      	ands	r3, r2
 8014024:	2b00      	cmp	r3, #0
 8014026:	d019      	beq.n	801405c <vPortFree+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8014028:	693b      	ldr	r3, [r7, #16]
 801402a:	681b      	ldr	r3, [r3, #0]
 801402c:	2b00      	cmp	r3, #0
 801402e:	d115      	bne.n	801405c <vPortFree+0xb0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8014030:	693b      	ldr	r3, [r7, #16]
 8014032:	685a      	ldr	r2, [r3, #4]
 8014034:	4b0b      	ldr	r3, [pc, #44]	@ (8014064 <vPortFree+0xb8>)
 8014036:	681b      	ldr	r3, [r3, #0]
 8014038:	43db      	mvns	r3, r3
 801403a:	401a      	ands	r2, r3
 801403c:	693b      	ldr	r3, [r7, #16]
 801403e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8014040:	f7fe ff96 	bl	8012f70 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8014044:	693b      	ldr	r3, [r7, #16]
 8014046:	685a      	ldr	r2, [r3, #4]
 8014048:	4b07      	ldr	r3, [pc, #28]	@ (8014068 <vPortFree+0xbc>)
 801404a:	681b      	ldr	r3, [r3, #0]
 801404c:	4413      	add	r3, r2
 801404e:	4a06      	ldr	r2, [pc, #24]	@ (8014068 <vPortFree+0xbc>)
 8014050:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8014052:	6938      	ldr	r0, [r7, #16]
 8014054:	f000 f86c 	bl	8014130 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8014058:	f7fe ff98 	bl	8012f8c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 801405c:	bf00      	nop
 801405e:	3718      	adds	r7, #24
 8014060:	46bd      	mov	sp, r7
 8014062:	bd80      	pop	{r7, pc}
 8014064:	2001b1a8 	.word	0x2001b1a8
 8014068:	2001b1a0 	.word	0x2001b1a0

0801406c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 801406c:	b480      	push	{r7}
 801406e:	b085      	sub	sp, #20
 8014070:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8014072:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8014076:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8014078:	4b27      	ldr	r3, [pc, #156]	@ (8014118 <prvHeapInit+0xac>)
 801407a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 801407c:	68fb      	ldr	r3, [r7, #12]
 801407e:	f003 0307 	and.w	r3, r3, #7
 8014082:	2b00      	cmp	r3, #0
 8014084:	d00c      	beq.n	80140a0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8014086:	68fb      	ldr	r3, [r7, #12]
 8014088:	3307      	adds	r3, #7
 801408a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 801408c:	68fb      	ldr	r3, [r7, #12]
 801408e:	f023 0307 	bic.w	r3, r3, #7
 8014092:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8014094:	68ba      	ldr	r2, [r7, #8]
 8014096:	68fb      	ldr	r3, [r7, #12]
 8014098:	1ad3      	subs	r3, r2, r3
 801409a:	4a1f      	ldr	r2, [pc, #124]	@ (8014118 <prvHeapInit+0xac>)
 801409c:	4413      	add	r3, r2
 801409e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80140a0:	68fb      	ldr	r3, [r7, #12]
 80140a2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80140a4:	4a1d      	ldr	r2, [pc, #116]	@ (801411c <prvHeapInit+0xb0>)
 80140a6:	687b      	ldr	r3, [r7, #4]
 80140a8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80140aa:	4b1c      	ldr	r3, [pc, #112]	@ (801411c <prvHeapInit+0xb0>)
 80140ac:	2200      	movs	r2, #0
 80140ae:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80140b0:	687b      	ldr	r3, [r7, #4]
 80140b2:	68ba      	ldr	r2, [r7, #8]
 80140b4:	4413      	add	r3, r2
 80140b6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80140b8:	2208      	movs	r2, #8
 80140ba:	68fb      	ldr	r3, [r7, #12]
 80140bc:	1a9b      	subs	r3, r3, r2
 80140be:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80140c0:	68fb      	ldr	r3, [r7, #12]
 80140c2:	f023 0307 	bic.w	r3, r3, #7
 80140c6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80140c8:	68fb      	ldr	r3, [r7, #12]
 80140ca:	4a15      	ldr	r2, [pc, #84]	@ (8014120 <prvHeapInit+0xb4>)
 80140cc:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80140ce:	4b14      	ldr	r3, [pc, #80]	@ (8014120 <prvHeapInit+0xb4>)
 80140d0:	681b      	ldr	r3, [r3, #0]
 80140d2:	2200      	movs	r2, #0
 80140d4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80140d6:	4b12      	ldr	r3, [pc, #72]	@ (8014120 <prvHeapInit+0xb4>)
 80140d8:	681b      	ldr	r3, [r3, #0]
 80140da:	2200      	movs	r2, #0
 80140dc:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80140de:	687b      	ldr	r3, [r7, #4]
 80140e0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80140e2:	683b      	ldr	r3, [r7, #0]
 80140e4:	68fa      	ldr	r2, [r7, #12]
 80140e6:	1ad2      	subs	r2, r2, r3
 80140e8:	683b      	ldr	r3, [r7, #0]
 80140ea:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80140ec:	4b0c      	ldr	r3, [pc, #48]	@ (8014120 <prvHeapInit+0xb4>)
 80140ee:	681a      	ldr	r2, [r3, #0]
 80140f0:	683b      	ldr	r3, [r7, #0]
 80140f2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80140f4:	683b      	ldr	r3, [r7, #0]
 80140f6:	685b      	ldr	r3, [r3, #4]
 80140f8:	4a0a      	ldr	r2, [pc, #40]	@ (8014124 <prvHeapInit+0xb8>)
 80140fa:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80140fc:	683b      	ldr	r3, [r7, #0]
 80140fe:	685b      	ldr	r3, [r3, #4]
 8014100:	4a09      	ldr	r2, [pc, #36]	@ (8014128 <prvHeapInit+0xbc>)
 8014102:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8014104:	4b09      	ldr	r3, [pc, #36]	@ (801412c <prvHeapInit+0xc0>)
 8014106:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 801410a:	601a      	str	r2, [r3, #0]
}
 801410c:	bf00      	nop
 801410e:	3714      	adds	r7, #20
 8014110:	46bd      	mov	sp, r7
 8014112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014116:	4770      	bx	lr
 8014118:	20013194 	.word	0x20013194
 801411c:	2001b194 	.word	0x2001b194
 8014120:	2001b19c 	.word	0x2001b19c
 8014124:	2001b1a4 	.word	0x2001b1a4
 8014128:	2001b1a0 	.word	0x2001b1a0
 801412c:	2001b1a8 	.word	0x2001b1a8

08014130 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8014130:	b480      	push	{r7}
 8014132:	b085      	sub	sp, #20
 8014134:	af00      	add	r7, sp, #0
 8014136:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8014138:	4b28      	ldr	r3, [pc, #160]	@ (80141dc <prvInsertBlockIntoFreeList+0xac>)
 801413a:	60fb      	str	r3, [r7, #12]
 801413c:	e002      	b.n	8014144 <prvInsertBlockIntoFreeList+0x14>
 801413e:	68fb      	ldr	r3, [r7, #12]
 8014140:	681b      	ldr	r3, [r3, #0]
 8014142:	60fb      	str	r3, [r7, #12]
 8014144:	68fb      	ldr	r3, [r7, #12]
 8014146:	681b      	ldr	r3, [r3, #0]
 8014148:	687a      	ldr	r2, [r7, #4]
 801414a:	429a      	cmp	r2, r3
 801414c:	d8f7      	bhi.n	801413e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 801414e:	68fb      	ldr	r3, [r7, #12]
 8014150:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8014152:	68fb      	ldr	r3, [r7, #12]
 8014154:	685b      	ldr	r3, [r3, #4]
 8014156:	68ba      	ldr	r2, [r7, #8]
 8014158:	4413      	add	r3, r2
 801415a:	687a      	ldr	r2, [r7, #4]
 801415c:	429a      	cmp	r2, r3
 801415e:	d108      	bne.n	8014172 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8014160:	68fb      	ldr	r3, [r7, #12]
 8014162:	685a      	ldr	r2, [r3, #4]
 8014164:	687b      	ldr	r3, [r7, #4]
 8014166:	685b      	ldr	r3, [r3, #4]
 8014168:	441a      	add	r2, r3
 801416a:	68fb      	ldr	r3, [r7, #12]
 801416c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 801416e:	68fb      	ldr	r3, [r7, #12]
 8014170:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8014172:	687b      	ldr	r3, [r7, #4]
 8014174:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8014176:	687b      	ldr	r3, [r7, #4]
 8014178:	685b      	ldr	r3, [r3, #4]
 801417a:	68ba      	ldr	r2, [r7, #8]
 801417c:	441a      	add	r2, r3
 801417e:	68fb      	ldr	r3, [r7, #12]
 8014180:	681b      	ldr	r3, [r3, #0]
 8014182:	429a      	cmp	r2, r3
 8014184:	d118      	bne.n	80141b8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8014186:	68fb      	ldr	r3, [r7, #12]
 8014188:	681a      	ldr	r2, [r3, #0]
 801418a:	4b15      	ldr	r3, [pc, #84]	@ (80141e0 <prvInsertBlockIntoFreeList+0xb0>)
 801418c:	681b      	ldr	r3, [r3, #0]
 801418e:	429a      	cmp	r2, r3
 8014190:	d00d      	beq.n	80141ae <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8014192:	687b      	ldr	r3, [r7, #4]
 8014194:	685a      	ldr	r2, [r3, #4]
 8014196:	68fb      	ldr	r3, [r7, #12]
 8014198:	681b      	ldr	r3, [r3, #0]
 801419a:	685b      	ldr	r3, [r3, #4]
 801419c:	441a      	add	r2, r3
 801419e:	687b      	ldr	r3, [r7, #4]
 80141a0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80141a2:	68fb      	ldr	r3, [r7, #12]
 80141a4:	681b      	ldr	r3, [r3, #0]
 80141a6:	681a      	ldr	r2, [r3, #0]
 80141a8:	687b      	ldr	r3, [r7, #4]
 80141aa:	601a      	str	r2, [r3, #0]
 80141ac:	e008      	b.n	80141c0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80141ae:	4b0c      	ldr	r3, [pc, #48]	@ (80141e0 <prvInsertBlockIntoFreeList+0xb0>)
 80141b0:	681a      	ldr	r2, [r3, #0]
 80141b2:	687b      	ldr	r3, [r7, #4]
 80141b4:	601a      	str	r2, [r3, #0]
 80141b6:	e003      	b.n	80141c0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80141b8:	68fb      	ldr	r3, [r7, #12]
 80141ba:	681a      	ldr	r2, [r3, #0]
 80141bc:	687b      	ldr	r3, [r7, #4]
 80141be:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80141c0:	68fa      	ldr	r2, [r7, #12]
 80141c2:	687b      	ldr	r3, [r7, #4]
 80141c4:	429a      	cmp	r2, r3
 80141c6:	d002      	beq.n	80141ce <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80141c8:	68fb      	ldr	r3, [r7, #12]
 80141ca:	687a      	ldr	r2, [r7, #4]
 80141cc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80141ce:	bf00      	nop
 80141d0:	3714      	adds	r7, #20
 80141d2:	46bd      	mov	sp, r7
 80141d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80141d8:	4770      	bx	lr
 80141da:	bf00      	nop
 80141dc:	2001b194 	.word	0x2001b194
 80141e0:	2001b19c 	.word	0x2001b19c

080141e4 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 80141e4:	b580      	push	{r7, lr}
 80141e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 80141e8:	2201      	movs	r2, #1
 80141ea:	490e      	ldr	r1, [pc, #56]	@ (8014224 <MX_USB_HOST_Init+0x40>)
 80141ec:	480e      	ldr	r0, [pc, #56]	@ (8014228 <MX_USB_HOST_Init+0x44>)
 80141ee:	f7fb fde3 	bl	800fdb8 <USBH_Init>
 80141f2:	4603      	mov	r3, r0
 80141f4:	2b00      	cmp	r3, #0
 80141f6:	d001      	beq.n	80141fc <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 80141f8:	f7ed fcca 	bl	8001b90 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 80141fc:	490b      	ldr	r1, [pc, #44]	@ (801422c <MX_USB_HOST_Init+0x48>)
 80141fe:	480a      	ldr	r0, [pc, #40]	@ (8014228 <MX_USB_HOST_Init+0x44>)
 8014200:	f7fb fead 	bl	800ff5e <USBH_RegisterClass>
 8014204:	4603      	mov	r3, r0
 8014206:	2b00      	cmp	r3, #0
 8014208:	d001      	beq.n	801420e <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 801420a:	f7ed fcc1 	bl	8001b90 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 801420e:	4806      	ldr	r0, [pc, #24]	@ (8014228 <MX_USB_HOST_Init+0x44>)
 8014210:	f7fb ff31 	bl	8010076 <USBH_Start>
 8014214:	4603      	mov	r3, r0
 8014216:	2b00      	cmp	r3, #0
 8014218:	d001      	beq.n	801421e <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 801421a:	f7ed fcb9 	bl	8001b90 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 801421e:	bf00      	nop
 8014220:	bd80      	pop	{r7, pc}
 8014222:	bf00      	nop
 8014224:	08014231 	.word	0x08014231
 8014228:	2001b1ac 	.word	0x2001b1ac
 801422c:	2001200c 	.word	0x2001200c

08014230 <USBH_UserProcess>:

/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8014230:	b480      	push	{r7}
 8014232:	b083      	sub	sp, #12
 8014234:	af00      	add	r7, sp, #0
 8014236:	6078      	str	r0, [r7, #4]
 8014238:	460b      	mov	r3, r1
 801423a:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 801423c:	78fb      	ldrb	r3, [r7, #3]
 801423e:	3b01      	subs	r3, #1
 8014240:	2b04      	cmp	r3, #4
 8014242:	d819      	bhi.n	8014278 <USBH_UserProcess+0x48>
 8014244:	a201      	add	r2, pc, #4	@ (adr r2, 801424c <USBH_UserProcess+0x1c>)
 8014246:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801424a:	bf00      	nop
 801424c:	08014279 	.word	0x08014279
 8014250:	08014269 	.word	0x08014269
 8014254:	08014279 	.word	0x08014279
 8014258:	08014271 	.word	0x08014271
 801425c:	08014261 	.word	0x08014261
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 8014260:	4b09      	ldr	r3, [pc, #36]	@ (8014288 <USBH_UserProcess+0x58>)
 8014262:	2203      	movs	r2, #3
 8014264:	701a      	strb	r2, [r3, #0]
  break;
 8014266:	e008      	b.n	801427a <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 8014268:	4b07      	ldr	r3, [pc, #28]	@ (8014288 <USBH_UserProcess+0x58>)
 801426a:	2202      	movs	r2, #2
 801426c:	701a      	strb	r2, [r3, #0]
  break;
 801426e:	e004      	b.n	801427a <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 8014270:	4b05      	ldr	r3, [pc, #20]	@ (8014288 <USBH_UserProcess+0x58>)
 8014272:	2201      	movs	r2, #1
 8014274:	701a      	strb	r2, [r3, #0]
  break;
 8014276:	e000      	b.n	801427a <USBH_UserProcess+0x4a>

  default:
  break;
 8014278:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 801427a:	bf00      	nop
 801427c:	370c      	adds	r7, #12
 801427e:	46bd      	mov	sp, r7
 8014280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014284:	4770      	bx	lr
 8014286:	bf00      	nop
 8014288:	2001b590 	.word	0x2001b590

0801428c <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 801428c:	b580      	push	{r7, lr}
 801428e:	b08a      	sub	sp, #40	@ 0x28
 8014290:	af00      	add	r7, sp, #0
 8014292:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8014294:	f107 0314 	add.w	r3, r7, #20
 8014298:	2200      	movs	r2, #0
 801429a:	601a      	str	r2, [r3, #0]
 801429c:	605a      	str	r2, [r3, #4]
 801429e:	609a      	str	r2, [r3, #8]
 80142a0:	60da      	str	r2, [r3, #12]
 80142a2:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 80142a4:	687b      	ldr	r3, [r7, #4]
 80142a6:	681b      	ldr	r3, [r3, #0]
 80142a8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80142ac:	d13c      	bne.n	8014328 <HAL_HCD_MspInit+0x9c>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80142ae:	4b20      	ldr	r3, [pc, #128]	@ (8014330 <HAL_HCD_MspInit+0xa4>)
 80142b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80142b2:	4a1f      	ldr	r2, [pc, #124]	@ (8014330 <HAL_HCD_MspInit+0xa4>)
 80142b4:	f043 0301 	orr.w	r3, r3, #1
 80142b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80142ba:	4b1d      	ldr	r3, [pc, #116]	@ (8014330 <HAL_HCD_MspInit+0xa4>)
 80142bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80142be:	f003 0301 	and.w	r3, r3, #1
 80142c2:	613b      	str	r3, [r7, #16]
 80142c4:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA12     ------> USB_OTG_FS_DP
    PA11     ------> USB_OTG_FS_DM
    PA10     ------> USB_OTG_FS_ID
    */
    GPIO_InitStruct.Pin = OTG_FS_P_Pin|OTG_FS_N_Pin|OTG_FS_ID_Pin;
 80142c6:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80142ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80142cc:	2302      	movs	r3, #2
 80142ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80142d0:	2300      	movs	r3, #0
 80142d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80142d4:	2303      	movs	r3, #3
 80142d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80142d8:	230a      	movs	r3, #10
 80142da:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80142dc:	f107 0314 	add.w	r3, r7, #20
 80142e0:	4619      	mov	r1, r3
 80142e2:	4814      	ldr	r0, [pc, #80]	@ (8014334 <HAL_HCD_MspInit+0xa8>)
 80142e4:	f7f0 fd1c 	bl	8004d20 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80142e8:	4b11      	ldr	r3, [pc, #68]	@ (8014330 <HAL_HCD_MspInit+0xa4>)
 80142ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80142ec:	4a10      	ldr	r2, [pc, #64]	@ (8014330 <HAL_HCD_MspInit+0xa4>)
 80142ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80142f2:	6353      	str	r3, [r2, #52]	@ 0x34
 80142f4:	4b0e      	ldr	r3, [pc, #56]	@ (8014330 <HAL_HCD_MspInit+0xa4>)
 80142f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80142f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80142fc:	60fb      	str	r3, [r7, #12]
 80142fe:	68fb      	ldr	r3, [r7, #12]
 8014300:	4b0b      	ldr	r3, [pc, #44]	@ (8014330 <HAL_HCD_MspInit+0xa4>)
 8014302:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8014304:	4a0a      	ldr	r2, [pc, #40]	@ (8014330 <HAL_HCD_MspInit+0xa4>)
 8014306:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 801430a:	6453      	str	r3, [r2, #68]	@ 0x44
 801430c:	4b08      	ldr	r3, [pc, #32]	@ (8014330 <HAL_HCD_MspInit+0xa4>)
 801430e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8014310:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8014314:	60bb      	str	r3, [r7, #8]
 8014316:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 8014318:	2200      	movs	r2, #0
 801431a:	2105      	movs	r1, #5
 801431c:	2043      	movs	r0, #67	@ 0x43
 801431e:	f7ef fa33 	bl	8003788 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8014322:	2043      	movs	r0, #67	@ 0x43
 8014324:	f7ef fa4c 	bl	80037c0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8014328:	bf00      	nop
 801432a:	3728      	adds	r7, #40	@ 0x28
 801432c:	46bd      	mov	sp, r7
 801432e:	bd80      	pop	{r7, pc}
 8014330:	40023800 	.word	0x40023800
 8014334:	40020000 	.word	0x40020000

08014338 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8014338:	b580      	push	{r7, lr}
 801433a:	b082      	sub	sp, #8
 801433c:	af00      	add	r7, sp, #0
 801433e:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8014340:	687b      	ldr	r3, [r7, #4]
 8014342:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8014346:	4618      	mov	r0, r3
 8014348:	f7fc facd 	bl	80108e6 <USBH_LL_IncTimer>
}
 801434c:	bf00      	nop
 801434e:	3708      	adds	r7, #8
 8014350:	46bd      	mov	sp, r7
 8014352:	bd80      	pop	{r7, pc}

08014354 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8014354:	b580      	push	{r7, lr}
 8014356:	b082      	sub	sp, #8
 8014358:	af00      	add	r7, sp, #0
 801435a:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 801435c:	687b      	ldr	r3, [r7, #4]
 801435e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8014362:	4618      	mov	r0, r3
 8014364:	f7fc fb0d 	bl	8010982 <USBH_LL_Connect>
}
 8014368:	bf00      	nop
 801436a:	3708      	adds	r7, #8
 801436c:	46bd      	mov	sp, r7
 801436e:	bd80      	pop	{r7, pc}

08014370 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8014370:	b580      	push	{r7, lr}
 8014372:	b082      	sub	sp, #8
 8014374:	af00      	add	r7, sp, #0
 8014376:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8014378:	687b      	ldr	r3, [r7, #4]
 801437a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 801437e:	4618      	mov	r0, r3
 8014380:	f7fc fb1a 	bl	80109b8 <USBH_LL_Disconnect>
}
 8014384:	bf00      	nop
 8014386:	3708      	adds	r7, #8
 8014388:	46bd      	mov	sp, r7
 801438a:	bd80      	pop	{r7, pc}

0801438c <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 801438c:	b580      	push	{r7, lr}
 801438e:	b082      	sub	sp, #8
 8014390:	af00      	add	r7, sp, #0
 8014392:	6078      	str	r0, [r7, #4]
 8014394:	460b      	mov	r3, r1
 8014396:	70fb      	strb	r3, [r7, #3]
 8014398:	4613      	mov	r3, r2
 801439a:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
 801439c:	687b      	ldr	r3, [r7, #4]
 801439e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80143a2:	4618      	mov	r0, r3
 80143a4:	f7fc fb6e 	bl	8010a84 <USBH_LL_NotifyURBChange>
#endif
}
 80143a8:	bf00      	nop
 80143aa:	3708      	adds	r7, #8
 80143ac:	46bd      	mov	sp, r7
 80143ae:	bd80      	pop	{r7, pc}

080143b0 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80143b0:	b580      	push	{r7, lr}
 80143b2:	b082      	sub	sp, #8
 80143b4:	af00      	add	r7, sp, #0
 80143b6:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 80143b8:	687b      	ldr	r3, [r7, #4]
 80143ba:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80143be:	4618      	mov	r0, r3
 80143c0:	f7fc fabb 	bl	801093a <USBH_LL_PortEnabled>
}
 80143c4:	bf00      	nop
 80143c6:	3708      	adds	r7, #8
 80143c8:	46bd      	mov	sp, r7
 80143ca:	bd80      	pop	{r7, pc}

080143cc <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80143cc:	b580      	push	{r7, lr}
 80143ce:	b082      	sub	sp, #8
 80143d0:	af00      	add	r7, sp, #0
 80143d2:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 80143d4:	687b      	ldr	r3, [r7, #4]
 80143d6:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80143da:	4618      	mov	r0, r3
 80143dc:	f7fc fabf 	bl	801095e <USBH_LL_PortDisabled>
}
 80143e0:	bf00      	nop
 80143e2:	3708      	adds	r7, #8
 80143e4:	46bd      	mov	sp, r7
 80143e6:	bd80      	pop	{r7, pc}

080143e8 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 80143e8:	b580      	push	{r7, lr}
 80143ea:	b082      	sub	sp, #8
 80143ec:	af00      	add	r7, sp, #0
 80143ee:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 80143f0:	687b      	ldr	r3, [r7, #4]
 80143f2:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 80143f6:	2b01      	cmp	r3, #1
 80143f8:	d12a      	bne.n	8014450 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 80143fa:	4a18      	ldr	r2, [pc, #96]	@ (801445c <USBH_LL_Init+0x74>)
 80143fc:	687b      	ldr	r3, [r7, #4]
 80143fe:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 8014402:	687b      	ldr	r3, [r7, #4]
 8014404:	4a15      	ldr	r2, [pc, #84]	@ (801445c <USBH_LL_Init+0x74>)
 8014406:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 801440a:	4b14      	ldr	r3, [pc, #80]	@ (801445c <USBH_LL_Init+0x74>)
 801440c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8014410:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 8014412:	4b12      	ldr	r3, [pc, #72]	@ (801445c <USBH_LL_Init+0x74>)
 8014414:	2208      	movs	r2, #8
 8014416:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8014418:	4b10      	ldr	r3, [pc, #64]	@ (801445c <USBH_LL_Init+0x74>)
 801441a:	2201      	movs	r2, #1
 801441c:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 801441e:	4b0f      	ldr	r3, [pc, #60]	@ (801445c <USBH_LL_Init+0x74>)
 8014420:	2200      	movs	r2, #0
 8014422:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8014424:	4b0d      	ldr	r3, [pc, #52]	@ (801445c <USBH_LL_Init+0x74>)
 8014426:	2202      	movs	r2, #2
 8014428:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 801442a:	4b0c      	ldr	r3, [pc, #48]	@ (801445c <USBH_LL_Init+0x74>)
 801442c:	2200      	movs	r2, #0
 801442e:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8014430:	480a      	ldr	r0, [pc, #40]	@ (801445c <USBH_LL_Init+0x74>)
 8014432:	f7f0 fe52 	bl	80050da <HAL_HCD_Init>
 8014436:	4603      	mov	r3, r0
 8014438:	2b00      	cmp	r3, #0
 801443a:	d001      	beq.n	8014440 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 801443c:	f7ed fba8 	bl	8001b90 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8014440:	4806      	ldr	r0, [pc, #24]	@ (801445c <USBH_LL_Init+0x74>)
 8014442:	f7f1 fa8f 	bl	8005964 <HAL_HCD_GetCurrentFrame>
 8014446:	4603      	mov	r3, r0
 8014448:	4619      	mov	r1, r3
 801444a:	6878      	ldr	r0, [r7, #4]
 801444c:	f7fc fa3c 	bl	80108c8 <USBH_LL_SetTimer>
  }

  return USBH_OK;
 8014450:	2300      	movs	r3, #0
}
 8014452:	4618      	mov	r0, r3
 8014454:	3708      	adds	r7, #8
 8014456:	46bd      	mov	sp, r7
 8014458:	bd80      	pop	{r7, pc}
 801445a:	bf00      	nop
 801445c:	2001b594 	.word	0x2001b594

08014460 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8014460:	b580      	push	{r7, lr}
 8014462:	b084      	sub	sp, #16
 8014464:	af00      	add	r7, sp, #0
 8014466:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014468:	2300      	movs	r3, #0
 801446a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 801446c:	2300      	movs	r3, #0
 801446e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8014470:	687b      	ldr	r3, [r7, #4]
 8014472:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8014476:	4618      	mov	r0, r3
 8014478:	f7f1 f9fc 	bl	8005874 <HAL_HCD_Start>
 801447c:	4603      	mov	r3, r0
 801447e:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8014480:	7bfb      	ldrb	r3, [r7, #15]
 8014482:	4618      	mov	r0, r3
 8014484:	f000 f94c 	bl	8014720 <USBH_Get_USB_Status>
 8014488:	4603      	mov	r3, r0
 801448a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801448c:	7bbb      	ldrb	r3, [r7, #14]
}
 801448e:	4618      	mov	r0, r3
 8014490:	3710      	adds	r7, #16
 8014492:	46bd      	mov	sp, r7
 8014494:	bd80      	pop	{r7, pc}

08014496 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8014496:	b580      	push	{r7, lr}
 8014498:	b084      	sub	sp, #16
 801449a:	af00      	add	r7, sp, #0
 801449c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801449e:	2300      	movs	r3, #0
 80144a0:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80144a2:	2300      	movs	r3, #0
 80144a4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 80144a6:	687b      	ldr	r3, [r7, #4]
 80144a8:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80144ac:	4618      	mov	r0, r3
 80144ae:	f7f1 fa04 	bl	80058ba <HAL_HCD_Stop>
 80144b2:	4603      	mov	r3, r0
 80144b4:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80144b6:	7bfb      	ldrb	r3, [r7, #15]
 80144b8:	4618      	mov	r0, r3
 80144ba:	f000 f931 	bl	8014720 <USBH_Get_USB_Status>
 80144be:	4603      	mov	r3, r0
 80144c0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80144c2:	7bbb      	ldrb	r3, [r7, #14]
}
 80144c4:	4618      	mov	r0, r3
 80144c6:	3710      	adds	r7, #16
 80144c8:	46bd      	mov	sp, r7
 80144ca:	bd80      	pop	{r7, pc}

080144cc <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 80144cc:	b580      	push	{r7, lr}
 80144ce:	b084      	sub	sp, #16
 80144d0:	af00      	add	r7, sp, #0
 80144d2:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 80144d4:	2301      	movs	r3, #1
 80144d6:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 80144d8:	687b      	ldr	r3, [r7, #4]
 80144da:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80144de:	4618      	mov	r0, r3
 80144e0:	f7f1 fa4e 	bl	8005980 <HAL_HCD_GetCurrentSpeed>
 80144e4:	4603      	mov	r3, r0
 80144e6:	2b02      	cmp	r3, #2
 80144e8:	d00c      	beq.n	8014504 <USBH_LL_GetSpeed+0x38>
 80144ea:	2b02      	cmp	r3, #2
 80144ec:	d80d      	bhi.n	801450a <USBH_LL_GetSpeed+0x3e>
 80144ee:	2b00      	cmp	r3, #0
 80144f0:	d002      	beq.n	80144f8 <USBH_LL_GetSpeed+0x2c>
 80144f2:	2b01      	cmp	r3, #1
 80144f4:	d003      	beq.n	80144fe <USBH_LL_GetSpeed+0x32>
 80144f6:	e008      	b.n	801450a <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 80144f8:	2300      	movs	r3, #0
 80144fa:	73fb      	strb	r3, [r7, #15]
    break;
 80144fc:	e008      	b.n	8014510 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 80144fe:	2301      	movs	r3, #1
 8014500:	73fb      	strb	r3, [r7, #15]
    break;
 8014502:	e005      	b.n	8014510 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 8014504:	2302      	movs	r3, #2
 8014506:	73fb      	strb	r3, [r7, #15]
    break;
 8014508:	e002      	b.n	8014510 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 801450a:	2301      	movs	r3, #1
 801450c:	73fb      	strb	r3, [r7, #15]
    break;
 801450e:	bf00      	nop
  }
  return  speed;
 8014510:	7bfb      	ldrb	r3, [r7, #15]
}
 8014512:	4618      	mov	r0, r3
 8014514:	3710      	adds	r7, #16
 8014516:	46bd      	mov	sp, r7
 8014518:	bd80      	pop	{r7, pc}

0801451a <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 801451a:	b580      	push	{r7, lr}
 801451c:	b084      	sub	sp, #16
 801451e:	af00      	add	r7, sp, #0
 8014520:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014522:	2300      	movs	r3, #0
 8014524:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8014526:	2300      	movs	r3, #0
 8014528:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 801452a:	687b      	ldr	r3, [r7, #4]
 801452c:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8014530:	4618      	mov	r0, r3
 8014532:	f7f1 f9df 	bl	80058f4 <HAL_HCD_ResetPort>
 8014536:	4603      	mov	r3, r0
 8014538:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 801453a:	7bfb      	ldrb	r3, [r7, #15]
 801453c:	4618      	mov	r0, r3
 801453e:	f000 f8ef 	bl	8014720 <USBH_Get_USB_Status>
 8014542:	4603      	mov	r3, r0
 8014544:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8014546:	7bbb      	ldrb	r3, [r7, #14]
}
 8014548:	4618      	mov	r0, r3
 801454a:	3710      	adds	r7, #16
 801454c:	46bd      	mov	sp, r7
 801454e:	bd80      	pop	{r7, pc}

08014550 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8014550:	b580      	push	{r7, lr}
 8014552:	b082      	sub	sp, #8
 8014554:	af00      	add	r7, sp, #0
 8014556:	6078      	str	r0, [r7, #4]
 8014558:	460b      	mov	r3, r1
 801455a:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 801455c:	687b      	ldr	r3, [r7, #4]
 801455e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8014562:	78fa      	ldrb	r2, [r7, #3]
 8014564:	4611      	mov	r1, r2
 8014566:	4618      	mov	r0, r3
 8014568:	f7f1 f9e7 	bl	800593a <HAL_HCD_HC_GetXferCount>
 801456c:	4603      	mov	r3, r0
}
 801456e:	4618      	mov	r0, r3
 8014570:	3708      	adds	r7, #8
 8014572:	46bd      	mov	sp, r7
 8014574:	bd80      	pop	{r7, pc}

08014576 <USBH_LL_OpenPipe>:
                                    uint8_t epnum,
                                    uint8_t dev_address,
                                    uint8_t speed,
                                    uint8_t ep_type,
                                    uint16_t mps)
{
 8014576:	b590      	push	{r4, r7, lr}
 8014578:	b089      	sub	sp, #36	@ 0x24
 801457a:	af04      	add	r7, sp, #16
 801457c:	6078      	str	r0, [r7, #4]
 801457e:	4608      	mov	r0, r1
 8014580:	4611      	mov	r1, r2
 8014582:	461a      	mov	r2, r3
 8014584:	4603      	mov	r3, r0
 8014586:	70fb      	strb	r3, [r7, #3]
 8014588:	460b      	mov	r3, r1
 801458a:	70bb      	strb	r3, [r7, #2]
 801458c:	4613      	mov	r3, r2
 801458e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014590:	2300      	movs	r3, #0
 8014592:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8014594:	2300      	movs	r3, #0
 8014596:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe, epnum,
 8014598:	687b      	ldr	r3, [r7, #4]
 801459a:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 801459e:	787c      	ldrb	r4, [r7, #1]
 80145a0:	78ba      	ldrb	r2, [r7, #2]
 80145a2:	78f9      	ldrb	r1, [r7, #3]
 80145a4:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80145a6:	9302      	str	r3, [sp, #8]
 80145a8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80145ac:	9301      	str	r3, [sp, #4]
 80145ae:	f897 3020 	ldrb.w	r3, [r7, #32]
 80145b2:	9300      	str	r3, [sp, #0]
 80145b4:	4623      	mov	r3, r4
 80145b6:	f7f0 fdf7 	bl	80051a8 <HAL_HCD_HC_Init>
 80145ba:	4603      	mov	r3, r0
 80145bc:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 80145be:	7bfb      	ldrb	r3, [r7, #15]
 80145c0:	4618      	mov	r0, r3
 80145c2:	f000 f8ad 	bl	8014720 <USBH_Get_USB_Status>
 80145c6:	4603      	mov	r3, r0
 80145c8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80145ca:	7bbb      	ldrb	r3, [r7, #14]
}
 80145cc:	4618      	mov	r0, r3
 80145ce:	3714      	adds	r7, #20
 80145d0:	46bd      	mov	sp, r7
 80145d2:	bd90      	pop	{r4, r7, pc}

080145d4 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80145d4:	b480      	push	{r7}
 80145d6:	b083      	sub	sp, #12
 80145d8:	af00      	add	r7, sp, #0
 80145da:	6078      	str	r0, [r7, #4]
 80145dc:	460b      	mov	r3, r1
 80145de:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
  UNUSED(pipe);

  return USBH_OK;
 80145e0:	2300      	movs	r3, #0
}
 80145e2:	4618      	mov	r0, r3
 80145e4:	370c      	adds	r7, #12
 80145e6:	46bd      	mov	sp, r7
 80145e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80145ec:	4770      	bx	lr

080145ee <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 80145ee:	b590      	push	{r4, r7, lr}
 80145f0:	b089      	sub	sp, #36	@ 0x24
 80145f2:	af04      	add	r7, sp, #16
 80145f4:	6078      	str	r0, [r7, #4]
 80145f6:	4608      	mov	r0, r1
 80145f8:	4611      	mov	r1, r2
 80145fa:	461a      	mov	r2, r3
 80145fc:	4603      	mov	r3, r0
 80145fe:	70fb      	strb	r3, [r7, #3]
 8014600:	460b      	mov	r3, r1
 8014602:	70bb      	strb	r3, [r7, #2]
 8014604:	4613      	mov	r3, r2
 8014606:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014608:	2300      	movs	r3, #0
 801460a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 801460c:	2300      	movs	r3, #0
 801460e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8014610:	687b      	ldr	r3, [r7, #4]
 8014612:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 8014616:	787c      	ldrb	r4, [r7, #1]
 8014618:	78ba      	ldrb	r2, [r7, #2]
 801461a:	78f9      	ldrb	r1, [r7, #3]
 801461c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8014620:	9303      	str	r3, [sp, #12]
 8014622:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8014624:	9302      	str	r3, [sp, #8]
 8014626:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014628:	9301      	str	r3, [sp, #4]
 801462a:	f897 3020 	ldrb.w	r3, [r7, #32]
 801462e:	9300      	str	r3, [sp, #0]
 8014630:	4623      	mov	r3, r4
 8014632:	f7f0 fe71 	bl	8005318 <HAL_HCD_HC_SubmitRequest>
 8014636:	4603      	mov	r3, r0
 8014638:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 801463a:	7bfb      	ldrb	r3, [r7, #15]
 801463c:	4618      	mov	r0, r3
 801463e:	f000 f86f 	bl	8014720 <USBH_Get_USB_Status>
 8014642:	4603      	mov	r3, r0
 8014644:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8014646:	7bbb      	ldrb	r3, [r7, #14]
}
 8014648:	4618      	mov	r0, r3
 801464a:	3714      	adds	r7, #20
 801464c:	46bd      	mov	sp, r7
 801464e:	bd90      	pop	{r4, r7, pc}

08014650 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8014650:	b580      	push	{r7, lr}
 8014652:	b082      	sub	sp, #8
 8014654:	af00      	add	r7, sp, #0
 8014656:	6078      	str	r0, [r7, #4]
 8014658:	460b      	mov	r3, r1
 801465a:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 801465c:	687b      	ldr	r3, [r7, #4]
 801465e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8014662:	78fa      	ldrb	r2, [r7, #3]
 8014664:	4611      	mov	r1, r2
 8014666:	4618      	mov	r0, r3
 8014668:	f7f1 f952 	bl	8005910 <HAL_HCD_HC_GetURBState>
 801466c:	4603      	mov	r3, r0
}
 801466e:	4618      	mov	r0, r3
 8014670:	3708      	adds	r7, #8
 8014672:	46bd      	mov	sp, r7
 8014674:	bd80      	pop	{r7, pc}

08014676 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 8014676:	b580      	push	{r7, lr}
 8014678:	b082      	sub	sp, #8
 801467a:	af00      	add	r7, sp, #0
 801467c:	6078      	str	r0, [r7, #4]
 801467e:	460b      	mov	r3, r1
 8014680:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 8014682:	687b      	ldr	r3, [r7, #4]
 8014684:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 8014688:	2b01      	cmp	r3, #1
 801468a:	d103      	bne.n	8014694 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 801468c:	78fb      	ldrb	r3, [r7, #3]
 801468e:	4618      	mov	r0, r3
 8014690:	f000 f872 	bl	8014778 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 8014694:	20c8      	movs	r0, #200	@ 0xc8
 8014696:	f7ee fd03 	bl	80030a0 <HAL_Delay>
  return USBH_OK;
 801469a:	2300      	movs	r3, #0
}
 801469c:	4618      	mov	r0, r3
 801469e:	3708      	adds	r7, #8
 80146a0:	46bd      	mov	sp, r7
 80146a2:	bd80      	pop	{r7, pc}

080146a4 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 80146a4:	b480      	push	{r7}
 80146a6:	b085      	sub	sp, #20
 80146a8:	af00      	add	r7, sp, #0
 80146aa:	6078      	str	r0, [r7, #4]
 80146ac:	460b      	mov	r3, r1
 80146ae:	70fb      	strb	r3, [r7, #3]
 80146b0:	4613      	mov	r3, r2
 80146b2:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 80146b4:	687b      	ldr	r3, [r7, #4]
 80146b6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80146ba:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 80146bc:	78fa      	ldrb	r2, [r7, #3]
 80146be:	68f9      	ldr	r1, [r7, #12]
 80146c0:	4613      	mov	r3, r2
 80146c2:	011b      	lsls	r3, r3, #4
 80146c4:	1a9b      	subs	r3, r3, r2
 80146c6:	009b      	lsls	r3, r3, #2
 80146c8:	440b      	add	r3, r1
 80146ca:	3317      	adds	r3, #23
 80146cc:	781b      	ldrb	r3, [r3, #0]
 80146ce:	2b00      	cmp	r3, #0
 80146d0:	d00a      	beq.n	80146e8 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 80146d2:	78fa      	ldrb	r2, [r7, #3]
 80146d4:	68f9      	ldr	r1, [r7, #12]
 80146d6:	4613      	mov	r3, r2
 80146d8:	011b      	lsls	r3, r3, #4
 80146da:	1a9b      	subs	r3, r3, r2
 80146dc:	009b      	lsls	r3, r3, #2
 80146de:	440b      	add	r3, r1
 80146e0:	333c      	adds	r3, #60	@ 0x3c
 80146e2:	78ba      	ldrb	r2, [r7, #2]
 80146e4:	701a      	strb	r2, [r3, #0]
 80146e6:	e009      	b.n	80146fc <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 80146e8:	78fa      	ldrb	r2, [r7, #3]
 80146ea:	68f9      	ldr	r1, [r7, #12]
 80146ec:	4613      	mov	r3, r2
 80146ee:	011b      	lsls	r3, r3, #4
 80146f0:	1a9b      	subs	r3, r3, r2
 80146f2:	009b      	lsls	r3, r3, #2
 80146f4:	440b      	add	r3, r1
 80146f6:	333d      	adds	r3, #61	@ 0x3d
 80146f8:	78ba      	ldrb	r2, [r7, #2]
 80146fa:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 80146fc:	2300      	movs	r3, #0
}
 80146fe:	4618      	mov	r0, r3
 8014700:	3714      	adds	r7, #20
 8014702:	46bd      	mov	sp, r7
 8014704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014708:	4770      	bx	lr

0801470a <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 801470a:	b580      	push	{r7, lr}
 801470c:	b082      	sub	sp, #8
 801470e:	af00      	add	r7, sp, #0
 8014710:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8014712:	6878      	ldr	r0, [r7, #4]
 8014714:	f7ee fcc4 	bl	80030a0 <HAL_Delay>
}
 8014718:	bf00      	nop
 801471a:	3708      	adds	r7, #8
 801471c:	46bd      	mov	sp, r7
 801471e:	bd80      	pop	{r7, pc}

08014720 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8014720:	b480      	push	{r7}
 8014722:	b085      	sub	sp, #20
 8014724:	af00      	add	r7, sp, #0
 8014726:	4603      	mov	r3, r0
 8014728:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 801472a:	2300      	movs	r3, #0
 801472c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 801472e:	79fb      	ldrb	r3, [r7, #7]
 8014730:	2b03      	cmp	r3, #3
 8014732:	d817      	bhi.n	8014764 <USBH_Get_USB_Status+0x44>
 8014734:	a201      	add	r2, pc, #4	@ (adr r2, 801473c <USBH_Get_USB_Status+0x1c>)
 8014736:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801473a:	bf00      	nop
 801473c:	0801474d 	.word	0x0801474d
 8014740:	08014753 	.word	0x08014753
 8014744:	08014759 	.word	0x08014759
 8014748:	0801475f 	.word	0x0801475f
  {
    case HAL_OK :
      usb_status = USBH_OK;
 801474c:	2300      	movs	r3, #0
 801474e:	73fb      	strb	r3, [r7, #15]
    break;
 8014750:	e00b      	b.n	801476a <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8014752:	2302      	movs	r3, #2
 8014754:	73fb      	strb	r3, [r7, #15]
    break;
 8014756:	e008      	b.n	801476a <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8014758:	2301      	movs	r3, #1
 801475a:	73fb      	strb	r3, [r7, #15]
    break;
 801475c:	e005      	b.n	801476a <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 801475e:	2302      	movs	r3, #2
 8014760:	73fb      	strb	r3, [r7, #15]
    break;
 8014762:	e002      	b.n	801476a <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8014764:	2302      	movs	r3, #2
 8014766:	73fb      	strb	r3, [r7, #15]
    break;
 8014768:	bf00      	nop
  }
  return usb_status;
 801476a:	7bfb      	ldrb	r3, [r7, #15]
}
 801476c:	4618      	mov	r0, r3
 801476e:	3714      	adds	r7, #20
 8014770:	46bd      	mov	sp, r7
 8014772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014776:	4770      	bx	lr

08014778 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 8014778:	b580      	push	{r7, lr}
 801477a:	b084      	sub	sp, #16
 801477c:	af00      	add	r7, sp, #0
 801477e:	4603      	mov	r3, r0
 8014780:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 8014782:	79fb      	ldrb	r3, [r7, #7]
 8014784:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 8014786:	79fb      	ldrb	r3, [r7, #7]
 8014788:	2b00      	cmp	r3, #0
 801478a:	d102      	bne.n	8014792 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 801478c:	2300      	movs	r3, #0
 801478e:	73fb      	strb	r3, [r7, #15]
 8014790:	e001      	b.n	8014796 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 8014792:	2301      	movs	r3, #1
 8014794:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_5,(GPIO_PinState)data);
 8014796:	7bfb      	ldrb	r3, [r7, #15]
 8014798:	461a      	mov	r2, r3
 801479a:	2120      	movs	r1, #32
 801479c:	4803      	ldr	r0, [pc, #12]	@ (80147ac <MX_DriverVbusFS+0x34>)
 801479e:	f7f0 fc83 	bl	80050a8 <HAL_GPIO_WritePin>
}
 80147a2:	bf00      	nop
 80147a4:	3710      	adds	r7, #16
 80147a6:	46bd      	mov	sp, r7
 80147a8:	bd80      	pop	{r7, pc}
 80147aa:	bf00      	nop
 80147ac:	40020c00 	.word	0x40020c00

080147b0 <malloc>:
 80147b0:	4b02      	ldr	r3, [pc, #8]	@ (80147bc <malloc+0xc>)
 80147b2:	4601      	mov	r1, r0
 80147b4:	6818      	ldr	r0, [r3, #0]
 80147b6:	f000 b82d 	b.w	8014814 <_malloc_r>
 80147ba:	bf00      	nop
 80147bc:	20012030 	.word	0x20012030

080147c0 <free>:
 80147c0:	4b02      	ldr	r3, [pc, #8]	@ (80147cc <free+0xc>)
 80147c2:	4601      	mov	r1, r0
 80147c4:	6818      	ldr	r0, [r3, #0]
 80147c6:	f000 b903 	b.w	80149d0 <_free_r>
 80147ca:	bf00      	nop
 80147cc:	20012030 	.word	0x20012030

080147d0 <sbrk_aligned>:
 80147d0:	b570      	push	{r4, r5, r6, lr}
 80147d2:	4e0f      	ldr	r6, [pc, #60]	@ (8014810 <sbrk_aligned+0x40>)
 80147d4:	460c      	mov	r4, r1
 80147d6:	6831      	ldr	r1, [r6, #0]
 80147d8:	4605      	mov	r5, r0
 80147da:	b911      	cbnz	r1, 80147e2 <sbrk_aligned+0x12>
 80147dc:	f000 f8ae 	bl	801493c <_sbrk_r>
 80147e0:	6030      	str	r0, [r6, #0]
 80147e2:	4621      	mov	r1, r4
 80147e4:	4628      	mov	r0, r5
 80147e6:	f000 f8a9 	bl	801493c <_sbrk_r>
 80147ea:	1c43      	adds	r3, r0, #1
 80147ec:	d103      	bne.n	80147f6 <sbrk_aligned+0x26>
 80147ee:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80147f2:	4620      	mov	r0, r4
 80147f4:	bd70      	pop	{r4, r5, r6, pc}
 80147f6:	1cc4      	adds	r4, r0, #3
 80147f8:	f024 0403 	bic.w	r4, r4, #3
 80147fc:	42a0      	cmp	r0, r4
 80147fe:	d0f8      	beq.n	80147f2 <sbrk_aligned+0x22>
 8014800:	1a21      	subs	r1, r4, r0
 8014802:	4628      	mov	r0, r5
 8014804:	f000 f89a 	bl	801493c <_sbrk_r>
 8014808:	3001      	adds	r0, #1
 801480a:	d1f2      	bne.n	80147f2 <sbrk_aligned+0x22>
 801480c:	e7ef      	b.n	80147ee <sbrk_aligned+0x1e>
 801480e:	bf00      	nop
 8014810:	2001b974 	.word	0x2001b974

08014814 <_malloc_r>:
 8014814:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014818:	1ccd      	adds	r5, r1, #3
 801481a:	f025 0503 	bic.w	r5, r5, #3
 801481e:	3508      	adds	r5, #8
 8014820:	2d0c      	cmp	r5, #12
 8014822:	bf38      	it	cc
 8014824:	250c      	movcc	r5, #12
 8014826:	2d00      	cmp	r5, #0
 8014828:	4606      	mov	r6, r0
 801482a:	db01      	blt.n	8014830 <_malloc_r+0x1c>
 801482c:	42a9      	cmp	r1, r5
 801482e:	d904      	bls.n	801483a <_malloc_r+0x26>
 8014830:	230c      	movs	r3, #12
 8014832:	6033      	str	r3, [r6, #0]
 8014834:	2000      	movs	r0, #0
 8014836:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801483a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8014910 <_malloc_r+0xfc>
 801483e:	f000 f869 	bl	8014914 <__malloc_lock>
 8014842:	f8d8 3000 	ldr.w	r3, [r8]
 8014846:	461c      	mov	r4, r3
 8014848:	bb44      	cbnz	r4, 801489c <_malloc_r+0x88>
 801484a:	4629      	mov	r1, r5
 801484c:	4630      	mov	r0, r6
 801484e:	f7ff ffbf 	bl	80147d0 <sbrk_aligned>
 8014852:	1c43      	adds	r3, r0, #1
 8014854:	4604      	mov	r4, r0
 8014856:	d158      	bne.n	801490a <_malloc_r+0xf6>
 8014858:	f8d8 4000 	ldr.w	r4, [r8]
 801485c:	4627      	mov	r7, r4
 801485e:	2f00      	cmp	r7, #0
 8014860:	d143      	bne.n	80148ea <_malloc_r+0xd6>
 8014862:	2c00      	cmp	r4, #0
 8014864:	d04b      	beq.n	80148fe <_malloc_r+0xea>
 8014866:	6823      	ldr	r3, [r4, #0]
 8014868:	4639      	mov	r1, r7
 801486a:	4630      	mov	r0, r6
 801486c:	eb04 0903 	add.w	r9, r4, r3
 8014870:	f000 f864 	bl	801493c <_sbrk_r>
 8014874:	4581      	cmp	r9, r0
 8014876:	d142      	bne.n	80148fe <_malloc_r+0xea>
 8014878:	6821      	ldr	r1, [r4, #0]
 801487a:	1a6d      	subs	r5, r5, r1
 801487c:	4629      	mov	r1, r5
 801487e:	4630      	mov	r0, r6
 8014880:	f7ff ffa6 	bl	80147d0 <sbrk_aligned>
 8014884:	3001      	adds	r0, #1
 8014886:	d03a      	beq.n	80148fe <_malloc_r+0xea>
 8014888:	6823      	ldr	r3, [r4, #0]
 801488a:	442b      	add	r3, r5
 801488c:	6023      	str	r3, [r4, #0]
 801488e:	f8d8 3000 	ldr.w	r3, [r8]
 8014892:	685a      	ldr	r2, [r3, #4]
 8014894:	bb62      	cbnz	r2, 80148f0 <_malloc_r+0xdc>
 8014896:	f8c8 7000 	str.w	r7, [r8]
 801489a:	e00f      	b.n	80148bc <_malloc_r+0xa8>
 801489c:	6822      	ldr	r2, [r4, #0]
 801489e:	1b52      	subs	r2, r2, r5
 80148a0:	d420      	bmi.n	80148e4 <_malloc_r+0xd0>
 80148a2:	2a0b      	cmp	r2, #11
 80148a4:	d917      	bls.n	80148d6 <_malloc_r+0xc2>
 80148a6:	1961      	adds	r1, r4, r5
 80148a8:	42a3      	cmp	r3, r4
 80148aa:	6025      	str	r5, [r4, #0]
 80148ac:	bf18      	it	ne
 80148ae:	6059      	strne	r1, [r3, #4]
 80148b0:	6863      	ldr	r3, [r4, #4]
 80148b2:	bf08      	it	eq
 80148b4:	f8c8 1000 	streq.w	r1, [r8]
 80148b8:	5162      	str	r2, [r4, r5]
 80148ba:	604b      	str	r3, [r1, #4]
 80148bc:	4630      	mov	r0, r6
 80148be:	f000 f82f 	bl	8014920 <__malloc_unlock>
 80148c2:	f104 000b 	add.w	r0, r4, #11
 80148c6:	1d23      	adds	r3, r4, #4
 80148c8:	f020 0007 	bic.w	r0, r0, #7
 80148cc:	1ac2      	subs	r2, r0, r3
 80148ce:	bf1c      	itt	ne
 80148d0:	1a1b      	subne	r3, r3, r0
 80148d2:	50a3      	strne	r3, [r4, r2]
 80148d4:	e7af      	b.n	8014836 <_malloc_r+0x22>
 80148d6:	6862      	ldr	r2, [r4, #4]
 80148d8:	42a3      	cmp	r3, r4
 80148da:	bf0c      	ite	eq
 80148dc:	f8c8 2000 	streq.w	r2, [r8]
 80148e0:	605a      	strne	r2, [r3, #4]
 80148e2:	e7eb      	b.n	80148bc <_malloc_r+0xa8>
 80148e4:	4623      	mov	r3, r4
 80148e6:	6864      	ldr	r4, [r4, #4]
 80148e8:	e7ae      	b.n	8014848 <_malloc_r+0x34>
 80148ea:	463c      	mov	r4, r7
 80148ec:	687f      	ldr	r7, [r7, #4]
 80148ee:	e7b6      	b.n	801485e <_malloc_r+0x4a>
 80148f0:	461a      	mov	r2, r3
 80148f2:	685b      	ldr	r3, [r3, #4]
 80148f4:	42a3      	cmp	r3, r4
 80148f6:	d1fb      	bne.n	80148f0 <_malloc_r+0xdc>
 80148f8:	2300      	movs	r3, #0
 80148fa:	6053      	str	r3, [r2, #4]
 80148fc:	e7de      	b.n	80148bc <_malloc_r+0xa8>
 80148fe:	230c      	movs	r3, #12
 8014900:	6033      	str	r3, [r6, #0]
 8014902:	4630      	mov	r0, r6
 8014904:	f000 f80c 	bl	8014920 <__malloc_unlock>
 8014908:	e794      	b.n	8014834 <_malloc_r+0x20>
 801490a:	6005      	str	r5, [r0, #0]
 801490c:	e7d6      	b.n	80148bc <_malloc_r+0xa8>
 801490e:	bf00      	nop
 8014910:	2001b978 	.word	0x2001b978

08014914 <__malloc_lock>:
 8014914:	4801      	ldr	r0, [pc, #4]	@ (801491c <__malloc_lock+0x8>)
 8014916:	f000 b84b 	b.w	80149b0 <__retarget_lock_acquire_recursive>
 801491a:	bf00      	nop
 801491c:	2001bab8 	.word	0x2001bab8

08014920 <__malloc_unlock>:
 8014920:	4801      	ldr	r0, [pc, #4]	@ (8014928 <__malloc_unlock+0x8>)
 8014922:	f000 b846 	b.w	80149b2 <__retarget_lock_release_recursive>
 8014926:	bf00      	nop
 8014928:	2001bab8 	.word	0x2001bab8

0801492c <memset>:
 801492c:	4402      	add	r2, r0
 801492e:	4603      	mov	r3, r0
 8014930:	4293      	cmp	r3, r2
 8014932:	d100      	bne.n	8014936 <memset+0xa>
 8014934:	4770      	bx	lr
 8014936:	f803 1b01 	strb.w	r1, [r3], #1
 801493a:	e7f9      	b.n	8014930 <memset+0x4>

0801493c <_sbrk_r>:
 801493c:	b538      	push	{r3, r4, r5, lr}
 801493e:	4d06      	ldr	r5, [pc, #24]	@ (8014958 <_sbrk_r+0x1c>)
 8014940:	2300      	movs	r3, #0
 8014942:	4604      	mov	r4, r0
 8014944:	4608      	mov	r0, r1
 8014946:	602b      	str	r3, [r5, #0]
 8014948:	f7ee fb0c 	bl	8002f64 <_sbrk>
 801494c:	1c43      	adds	r3, r0, #1
 801494e:	d102      	bne.n	8014956 <_sbrk_r+0x1a>
 8014950:	682b      	ldr	r3, [r5, #0]
 8014952:	b103      	cbz	r3, 8014956 <_sbrk_r+0x1a>
 8014954:	6023      	str	r3, [r4, #0]
 8014956:	bd38      	pop	{r3, r4, r5, pc}
 8014958:	2001bab4 	.word	0x2001bab4

0801495c <__errno>:
 801495c:	4b01      	ldr	r3, [pc, #4]	@ (8014964 <__errno+0x8>)
 801495e:	6818      	ldr	r0, [r3, #0]
 8014960:	4770      	bx	lr
 8014962:	bf00      	nop
 8014964:	20012030 	.word	0x20012030

08014968 <__libc_init_array>:
 8014968:	b570      	push	{r4, r5, r6, lr}
 801496a:	4d0d      	ldr	r5, [pc, #52]	@ (80149a0 <__libc_init_array+0x38>)
 801496c:	4c0d      	ldr	r4, [pc, #52]	@ (80149a4 <__libc_init_array+0x3c>)
 801496e:	1b64      	subs	r4, r4, r5
 8014970:	10a4      	asrs	r4, r4, #2
 8014972:	2600      	movs	r6, #0
 8014974:	42a6      	cmp	r6, r4
 8014976:	d109      	bne.n	801498c <__libc_init_array+0x24>
 8014978:	4d0b      	ldr	r5, [pc, #44]	@ (80149a8 <__libc_init_array+0x40>)
 801497a:	4c0c      	ldr	r4, [pc, #48]	@ (80149ac <__libc_init_array+0x44>)
 801497c:	f000 f872 	bl	8014a64 <_init>
 8014980:	1b64      	subs	r4, r4, r5
 8014982:	10a4      	asrs	r4, r4, #2
 8014984:	2600      	movs	r6, #0
 8014986:	42a6      	cmp	r6, r4
 8014988:	d105      	bne.n	8014996 <__libc_init_array+0x2e>
 801498a:	bd70      	pop	{r4, r5, r6, pc}
 801498c:	f855 3b04 	ldr.w	r3, [r5], #4
 8014990:	4798      	blx	r3
 8014992:	3601      	adds	r6, #1
 8014994:	e7ee      	b.n	8014974 <__libc_init_array+0xc>
 8014996:	f855 3b04 	ldr.w	r3, [r5], #4
 801499a:	4798      	blx	r3
 801499c:	3601      	adds	r6, #1
 801499e:	e7f2      	b.n	8014986 <__libc_init_array+0x1e>
 80149a0:	08014b34 	.word	0x08014b34
 80149a4:	08014b34 	.word	0x08014b34
 80149a8:	08014b34 	.word	0x08014b34
 80149ac:	08014b38 	.word	0x08014b38

080149b0 <__retarget_lock_acquire_recursive>:
 80149b0:	4770      	bx	lr

080149b2 <__retarget_lock_release_recursive>:
 80149b2:	4770      	bx	lr

080149b4 <memcpy>:
 80149b4:	440a      	add	r2, r1
 80149b6:	4291      	cmp	r1, r2
 80149b8:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80149bc:	d100      	bne.n	80149c0 <memcpy+0xc>
 80149be:	4770      	bx	lr
 80149c0:	b510      	push	{r4, lr}
 80149c2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80149c6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80149ca:	4291      	cmp	r1, r2
 80149cc:	d1f9      	bne.n	80149c2 <memcpy+0xe>
 80149ce:	bd10      	pop	{r4, pc}

080149d0 <_free_r>:
 80149d0:	b538      	push	{r3, r4, r5, lr}
 80149d2:	4605      	mov	r5, r0
 80149d4:	2900      	cmp	r1, #0
 80149d6:	d041      	beq.n	8014a5c <_free_r+0x8c>
 80149d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80149dc:	1f0c      	subs	r4, r1, #4
 80149de:	2b00      	cmp	r3, #0
 80149e0:	bfb8      	it	lt
 80149e2:	18e4      	addlt	r4, r4, r3
 80149e4:	f7ff ff96 	bl	8014914 <__malloc_lock>
 80149e8:	4a1d      	ldr	r2, [pc, #116]	@ (8014a60 <_free_r+0x90>)
 80149ea:	6813      	ldr	r3, [r2, #0]
 80149ec:	b933      	cbnz	r3, 80149fc <_free_r+0x2c>
 80149ee:	6063      	str	r3, [r4, #4]
 80149f0:	6014      	str	r4, [r2, #0]
 80149f2:	4628      	mov	r0, r5
 80149f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80149f8:	f7ff bf92 	b.w	8014920 <__malloc_unlock>
 80149fc:	42a3      	cmp	r3, r4
 80149fe:	d908      	bls.n	8014a12 <_free_r+0x42>
 8014a00:	6820      	ldr	r0, [r4, #0]
 8014a02:	1821      	adds	r1, r4, r0
 8014a04:	428b      	cmp	r3, r1
 8014a06:	bf01      	itttt	eq
 8014a08:	6819      	ldreq	r1, [r3, #0]
 8014a0a:	685b      	ldreq	r3, [r3, #4]
 8014a0c:	1809      	addeq	r1, r1, r0
 8014a0e:	6021      	streq	r1, [r4, #0]
 8014a10:	e7ed      	b.n	80149ee <_free_r+0x1e>
 8014a12:	461a      	mov	r2, r3
 8014a14:	685b      	ldr	r3, [r3, #4]
 8014a16:	b10b      	cbz	r3, 8014a1c <_free_r+0x4c>
 8014a18:	42a3      	cmp	r3, r4
 8014a1a:	d9fa      	bls.n	8014a12 <_free_r+0x42>
 8014a1c:	6811      	ldr	r1, [r2, #0]
 8014a1e:	1850      	adds	r0, r2, r1
 8014a20:	42a0      	cmp	r0, r4
 8014a22:	d10b      	bne.n	8014a3c <_free_r+0x6c>
 8014a24:	6820      	ldr	r0, [r4, #0]
 8014a26:	4401      	add	r1, r0
 8014a28:	1850      	adds	r0, r2, r1
 8014a2a:	4283      	cmp	r3, r0
 8014a2c:	6011      	str	r1, [r2, #0]
 8014a2e:	d1e0      	bne.n	80149f2 <_free_r+0x22>
 8014a30:	6818      	ldr	r0, [r3, #0]
 8014a32:	685b      	ldr	r3, [r3, #4]
 8014a34:	6053      	str	r3, [r2, #4]
 8014a36:	4408      	add	r0, r1
 8014a38:	6010      	str	r0, [r2, #0]
 8014a3a:	e7da      	b.n	80149f2 <_free_r+0x22>
 8014a3c:	d902      	bls.n	8014a44 <_free_r+0x74>
 8014a3e:	230c      	movs	r3, #12
 8014a40:	602b      	str	r3, [r5, #0]
 8014a42:	e7d6      	b.n	80149f2 <_free_r+0x22>
 8014a44:	6820      	ldr	r0, [r4, #0]
 8014a46:	1821      	adds	r1, r4, r0
 8014a48:	428b      	cmp	r3, r1
 8014a4a:	bf04      	itt	eq
 8014a4c:	6819      	ldreq	r1, [r3, #0]
 8014a4e:	685b      	ldreq	r3, [r3, #4]
 8014a50:	6063      	str	r3, [r4, #4]
 8014a52:	bf04      	itt	eq
 8014a54:	1809      	addeq	r1, r1, r0
 8014a56:	6021      	streq	r1, [r4, #0]
 8014a58:	6054      	str	r4, [r2, #4]
 8014a5a:	e7ca      	b.n	80149f2 <_free_r+0x22>
 8014a5c:	bd38      	pop	{r3, r4, r5, pc}
 8014a5e:	bf00      	nop
 8014a60:	2001b978 	.word	0x2001b978

08014a64 <_init>:
 8014a64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014a66:	bf00      	nop
 8014a68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014a6a:	bc08      	pop	{r3}
 8014a6c:	469e      	mov	lr, r3
 8014a6e:	4770      	bx	lr

08014a70 <_fini>:
 8014a70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014a72:	bf00      	nop
 8014a74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014a76:	bc08      	pop	{r3}
 8014a78:	469e      	mov	lr, r3
 8014a7a:	4770      	bx	lr
