# system info clock_tb on 2021.10.05.23:51:55
system_info:
name,value
DEVICE,5CSEMA5F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1633499484
#
#
# Files generated for clock_tb on 2021.10.05.23:51:55
files:
filepath,kind,attributes,module,is_top
clock/testbench/clock_tb/simulation/clock_tb.v,VERILOG,,clock_tb,true
clock/testbench/clock_tb/simulation/submodules/clock.v,VERILOG,,clock,false
clock/testbench/clock_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_clock_source,false
clock/testbench/clock_tb/simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
clock/testbench/clock_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm,false
clock/testbench/clock_tb/simulation/submodules/altera_conduit_bfm.sv,SYSTEM_VERILOG,,altera_conduit_bfm,false
clock/testbench/clock_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_reset_source,false
clock/testbench/clock_tb/simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,altera_avalon_reset_source,false
clock/testbench/clock_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_interrupt_sink,false
clock/testbench/clock_tb/simulation/submodules/altera_avalon_interrupt_sink.sv,SYSTEM_VERILOG,,altera_avalon_interrupt_sink,false
clock/testbench/clock_tb/simulation/submodules/altera_irq_mapper.sv,SYSTEM_VERILOG,,altera_irq_mapper,false
clock/testbench/clock_tb/simulation/submodules/clock_CPU.v,VERILOG,,clock_CPU,false
clock/testbench/clock_tb/simulation/submodules/clock_JTAG.v,VERILOG,,clock_JTAG,false
clock/testbench/clock_tb/simulation/submodules/clock_RAM.hex,HEX,,clock_RAM,false
clock/testbench/clock_tb/simulation/submodules/clock_RAM.v,VERILOG,,clock_RAM,false
clock/testbench/clock_tb/simulation/submodules/clock_REG_Bd.v,VERILOG,,clock_REG_Bd,false
clock/testbench/clock_tb/simulation/submodules/clock_REG_H1.v,VERILOG,,clock_REG_H1,false
clock/testbench/clock_tb/simulation/submodules/clock_TIMER.v,VERILOG,,clock_TIMER,false
clock/testbench/clock_tb/simulation/submodules/clock_UART.v,VERILOG,,clock_UART,false
clock/testbench/clock_tb/simulation/submodules/clock_mm_interconnect_0.v,VERILOG,,clock_mm_interconnect_0,false
clock/testbench/clock_tb/simulation/submodules/clock_irq_mapper.sv,SYSTEM_VERILOG,,clock_irq_mapper,false
clock/testbench/clock_tb/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
clock/testbench/clock_tb/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
clock/testbench/clock_tb/simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
clock/testbench/clock_tb/simulation/submodules/clock_CPU_cpu.sdc,SDC,,clock_CPU_cpu,false
clock/testbench/clock_tb/simulation/submodules/clock_CPU_cpu.v,VERILOG,,clock_CPU_cpu,false
clock/testbench/clock_tb/simulation/submodules/clock_CPU_cpu_debug_slave_sysclk.v,VERILOG,,clock_CPU_cpu,false
clock/testbench/clock_tb/simulation/submodules/clock_CPU_cpu_debug_slave_tck.v,VERILOG,,clock_CPU_cpu,false
clock/testbench/clock_tb/simulation/submodules/clock_CPU_cpu_debug_slave_wrapper.v,VERILOG,,clock_CPU_cpu,false
clock/testbench/clock_tb/simulation/submodules/clock_CPU_cpu_nios2_waves.do,OTHER,,clock_CPU_cpu,false
clock/testbench/clock_tb/simulation/submodules/clock_CPU_cpu_ociram_default_contents.dat,DAT,,clock_CPU_cpu,false
clock/testbench/clock_tb/simulation/submodules/clock_CPU_cpu_ociram_default_contents.hex,HEX,,clock_CPU_cpu,false
clock/testbench/clock_tb/simulation/submodules/clock_CPU_cpu_ociram_default_contents.mif,MIF,,clock_CPU_cpu,false
clock/testbench/clock_tb/simulation/submodules/clock_CPU_cpu_rf_ram_a.dat,DAT,,clock_CPU_cpu,false
clock/testbench/clock_tb/simulation/submodules/clock_CPU_cpu_rf_ram_a.hex,HEX,,clock_CPU_cpu,false
clock/testbench/clock_tb/simulation/submodules/clock_CPU_cpu_rf_ram_a.mif,MIF,,clock_CPU_cpu,false
clock/testbench/clock_tb/simulation/submodules/clock_CPU_cpu_rf_ram_b.dat,DAT,,clock_CPU_cpu,false
clock/testbench/clock_tb/simulation/submodules/clock_CPU_cpu_rf_ram_b.hex,HEX,,clock_CPU_cpu,false
clock/testbench/clock_tb/simulation/submodules/clock_CPU_cpu_rf_ram_b.mif,MIF,,clock_CPU_cpu,false
clock/testbench/clock_tb/simulation/submodules/clock_CPU_cpu_test_bench.v,VERILOG,,clock_CPU_cpu,false
clock/testbench/clock_tb/simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
clock/testbench/clock_tb/simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
clock/testbench/clock_tb/simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
clock/testbench/clock_tb/simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
clock/testbench/clock_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
clock/testbench/clock_tb/simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
clock/testbench/clock_tb/simulation/submodules/clock_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,clock_mm_interconnect_0_router,false
clock/testbench/clock_tb/simulation/submodules/clock_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,clock_mm_interconnect_0_router_001,false
clock/testbench/clock_tb/simulation/submodules/clock_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,clock_mm_interconnect_0_router_002,false
clock/testbench/clock_tb/simulation/submodules/clock_mm_interconnect_0_router_016.sv,SYSTEM_VERILOG,,clock_mm_interconnect_0_router_016,false
clock/testbench/clock_tb/simulation/submodules/clock_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,clock_mm_interconnect_0_cmd_demux,false
clock/testbench/clock_tb/simulation/submodules/clock_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,clock_mm_interconnect_0_cmd_demux_001,false
clock/testbench/clock_tb/simulation/submodules/clock_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,clock_mm_interconnect_0_cmd_mux,false
clock/testbench/clock_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,clock_mm_interconnect_0_cmd_mux,false
clock/testbench/clock_tb/simulation/submodules/clock_mm_interconnect_0_cmd_mux_014.sv,SYSTEM_VERILOG,,clock_mm_interconnect_0_cmd_mux_014,false
clock/testbench/clock_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,clock_mm_interconnect_0_cmd_mux_014,false
clock/testbench/clock_tb/simulation/submodules/clock_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,clock_mm_interconnect_0_rsp_demux,false
clock/testbench/clock_tb/simulation/submodules/clock_mm_interconnect_0_rsp_demux_014.sv,SYSTEM_VERILOG,,clock_mm_interconnect_0_rsp_demux_014,false
clock/testbench/clock_tb/simulation/submodules/clock_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,clock_mm_interconnect_0_rsp_mux,false
clock/testbench/clock_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,clock_mm_interconnect_0_rsp_mux,false
clock/testbench/clock_tb/simulation/submodules/clock_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,clock_mm_interconnect_0_rsp_mux_001,false
clock/testbench/clock_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,clock_mm_interconnect_0_rsp_mux_001,false
clock/testbench/clock_tb/simulation/submodules/clock_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,clock_mm_interconnect_0_avalon_st_adapter,false
clock/testbench/clock_tb/simulation/submodules/clock_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,clock_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
clock_tb.clock_inst,clock
clock_tb.clock_inst.CPU,clock_CPU
clock_tb.clock_inst.CPU.cpu,clock_CPU_cpu
clock_tb.clock_inst.JTAG,clock_JTAG
clock_tb.clock_inst.RAM,clock_RAM
clock_tb.clock_inst.REG_Bd,clock_REG_Bd
clock_tb.clock_inst.REG_Bn,clock_REG_Bd
clock_tb.clock_inst.REG_Bs,clock_REG_Bd
clock_tb.clock_inst.REG_Bu,clock_REG_Bd
clock_tb.clock_inst.REG_H1,clock_REG_H1
clock_tb.clock_inst.REG_H2,clock_REG_H1
clock_tb.clock_inst.REG_LED,clock_REG_H1
clock_tb.clock_inst.REG_M1,clock_REG_H1
clock_tb.clock_inst.REG_M2,clock_REG_H1
clock_tb.clock_inst.REG_S1,clock_REG_H1
clock_tb.clock_inst.REG_S2,clock_REG_H1
clock_tb.clock_inst.TIMER,clock_TIMER
clock_tb.clock_inst.UART,clock_UART
clock_tb.clock_inst.mm_interconnect_0,clock_mm_interconnect_0
clock_tb.clock_inst.mm_interconnect_0.CPU_data_master_translator,altera_merlin_master_translator
clock_tb.clock_inst.mm_interconnect_0.CPU_instruction_master_translator,altera_merlin_master_translator
clock_tb.clock_inst.mm_interconnect_0.JTAG_avalon_jtag_slave_translator,altera_merlin_slave_translator
clock_tb.clock_inst.mm_interconnect_0.CPU_debug_mem_slave_translator,altera_merlin_slave_translator
clock_tb.clock_inst.mm_interconnect_0.RAM_s1_translator,altera_merlin_slave_translator
clock_tb.clock_inst.mm_interconnect_0.REG_Bu_s1_translator,altera_merlin_slave_translator
clock_tb.clock_inst.mm_interconnect_0.REG_Bd_s1_translator,altera_merlin_slave_translator
clock_tb.clock_inst.mm_interconnect_0.REG_Bn_s1_translator,altera_merlin_slave_translator
clock_tb.clock_inst.mm_interconnect_0.REG_Bs_s1_translator,altera_merlin_slave_translator
clock_tb.clock_inst.mm_interconnect_0.REG_H1_s1_translator,altera_merlin_slave_translator
clock_tb.clock_inst.mm_interconnect_0.REG_H2_s1_translator,altera_merlin_slave_translator
clock_tb.clock_inst.mm_interconnect_0.REG_M1_s1_translator,altera_merlin_slave_translator
clock_tb.clock_inst.mm_interconnect_0.REG_M2_s1_translator,altera_merlin_slave_translator
clock_tb.clock_inst.mm_interconnect_0.REG_S1_s1_translator,altera_merlin_slave_translator
clock_tb.clock_inst.mm_interconnect_0.REG_S2_s1_translator,altera_merlin_slave_translator
clock_tb.clock_inst.mm_interconnect_0.REG_LED_s1_translator,altera_merlin_slave_translator
clock_tb.clock_inst.mm_interconnect_0.UART_s1_translator,altera_merlin_slave_translator
clock_tb.clock_inst.mm_interconnect_0.TIMER_s1_translator,altera_merlin_slave_translator
clock_tb.clock_inst.mm_interconnect_0.CPU_data_master_agent,altera_merlin_master_agent
clock_tb.clock_inst.mm_interconnect_0.CPU_instruction_master_agent,altera_merlin_master_agent
clock_tb.clock_inst.mm_interconnect_0.JTAG_avalon_jtag_slave_agent,altera_merlin_slave_agent
clock_tb.clock_inst.mm_interconnect_0.CPU_debug_mem_slave_agent,altera_merlin_slave_agent
clock_tb.clock_inst.mm_interconnect_0.RAM_s1_agent,altera_merlin_slave_agent
clock_tb.clock_inst.mm_interconnect_0.REG_Bu_s1_agent,altera_merlin_slave_agent
clock_tb.clock_inst.mm_interconnect_0.REG_Bd_s1_agent,altera_merlin_slave_agent
clock_tb.clock_inst.mm_interconnect_0.REG_Bn_s1_agent,altera_merlin_slave_agent
clock_tb.clock_inst.mm_interconnect_0.REG_Bs_s1_agent,altera_merlin_slave_agent
clock_tb.clock_inst.mm_interconnect_0.REG_H1_s1_agent,altera_merlin_slave_agent
clock_tb.clock_inst.mm_interconnect_0.REG_H2_s1_agent,altera_merlin_slave_agent
clock_tb.clock_inst.mm_interconnect_0.REG_M1_s1_agent,altera_merlin_slave_agent
clock_tb.clock_inst.mm_interconnect_0.REG_M2_s1_agent,altera_merlin_slave_agent
clock_tb.clock_inst.mm_interconnect_0.REG_S1_s1_agent,altera_merlin_slave_agent
clock_tb.clock_inst.mm_interconnect_0.REG_S2_s1_agent,altera_merlin_slave_agent
clock_tb.clock_inst.mm_interconnect_0.REG_LED_s1_agent,altera_merlin_slave_agent
clock_tb.clock_inst.mm_interconnect_0.UART_s1_agent,altera_merlin_slave_agent
clock_tb.clock_inst.mm_interconnect_0.TIMER_s1_agent,altera_merlin_slave_agent
clock_tb.clock_inst.mm_interconnect_0.JTAG_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
clock_tb.clock_inst.mm_interconnect_0.CPU_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
clock_tb.clock_inst.mm_interconnect_0.RAM_s1_agent_rsp_fifo,altera_avalon_sc_fifo
clock_tb.clock_inst.mm_interconnect_0.REG_Bu_s1_agent_rsp_fifo,altera_avalon_sc_fifo
clock_tb.clock_inst.mm_interconnect_0.REG_Bd_s1_agent_rsp_fifo,altera_avalon_sc_fifo
clock_tb.clock_inst.mm_interconnect_0.REG_Bn_s1_agent_rsp_fifo,altera_avalon_sc_fifo
clock_tb.clock_inst.mm_interconnect_0.REG_Bs_s1_agent_rsp_fifo,altera_avalon_sc_fifo
clock_tb.clock_inst.mm_interconnect_0.REG_H1_s1_agent_rsp_fifo,altera_avalon_sc_fifo
clock_tb.clock_inst.mm_interconnect_0.REG_H2_s1_agent_rsp_fifo,altera_avalon_sc_fifo
clock_tb.clock_inst.mm_interconnect_0.REG_M1_s1_agent_rsp_fifo,altera_avalon_sc_fifo
clock_tb.clock_inst.mm_interconnect_0.REG_M2_s1_agent_rsp_fifo,altera_avalon_sc_fifo
clock_tb.clock_inst.mm_interconnect_0.REG_S1_s1_agent_rsp_fifo,altera_avalon_sc_fifo
clock_tb.clock_inst.mm_interconnect_0.REG_S2_s1_agent_rsp_fifo,altera_avalon_sc_fifo
clock_tb.clock_inst.mm_interconnect_0.REG_LED_s1_agent_rsp_fifo,altera_avalon_sc_fifo
clock_tb.clock_inst.mm_interconnect_0.UART_s1_agent_rsp_fifo,altera_avalon_sc_fifo
clock_tb.clock_inst.mm_interconnect_0.TIMER_s1_agent_rsp_fifo,altera_avalon_sc_fifo
clock_tb.clock_inst.mm_interconnect_0.router,clock_mm_interconnect_0_router
clock_tb.clock_inst.mm_interconnect_0.router_001,clock_mm_interconnect_0_router_001
clock_tb.clock_inst.mm_interconnect_0.router_002,clock_mm_interconnect_0_router_002
clock_tb.clock_inst.mm_interconnect_0.router_003,clock_mm_interconnect_0_router_002
clock_tb.clock_inst.mm_interconnect_0.router_004,clock_mm_interconnect_0_router_002
clock_tb.clock_inst.mm_interconnect_0.router_005,clock_mm_interconnect_0_router_002
clock_tb.clock_inst.mm_interconnect_0.router_006,clock_mm_interconnect_0_router_002
clock_tb.clock_inst.mm_interconnect_0.router_007,clock_mm_interconnect_0_router_002
clock_tb.clock_inst.mm_interconnect_0.router_008,clock_mm_interconnect_0_router_002
clock_tb.clock_inst.mm_interconnect_0.router_009,clock_mm_interconnect_0_router_002
clock_tb.clock_inst.mm_interconnect_0.router_010,clock_mm_interconnect_0_router_002
clock_tb.clock_inst.mm_interconnect_0.router_011,clock_mm_interconnect_0_router_002
clock_tb.clock_inst.mm_interconnect_0.router_012,clock_mm_interconnect_0_router_002
clock_tb.clock_inst.mm_interconnect_0.router_013,clock_mm_interconnect_0_router_002
clock_tb.clock_inst.mm_interconnect_0.router_014,clock_mm_interconnect_0_router_002
clock_tb.clock_inst.mm_interconnect_0.router_015,clock_mm_interconnect_0_router_002
clock_tb.clock_inst.mm_interconnect_0.router_016,clock_mm_interconnect_0_router_016
clock_tb.clock_inst.mm_interconnect_0.router_017,clock_mm_interconnect_0_router_016
clock_tb.clock_inst.mm_interconnect_0.cmd_demux,clock_mm_interconnect_0_cmd_demux
clock_tb.clock_inst.mm_interconnect_0.cmd_demux_001,clock_mm_interconnect_0_cmd_demux_001
clock_tb.clock_inst.mm_interconnect_0.cmd_mux,clock_mm_interconnect_0_cmd_mux
clock_tb.clock_inst.mm_interconnect_0.cmd_mux_001,clock_mm_interconnect_0_cmd_mux
clock_tb.clock_inst.mm_interconnect_0.cmd_mux_002,clock_mm_interconnect_0_cmd_mux
clock_tb.clock_inst.mm_interconnect_0.cmd_mux_003,clock_mm_interconnect_0_cmd_mux
clock_tb.clock_inst.mm_interconnect_0.cmd_mux_004,clock_mm_interconnect_0_cmd_mux
clock_tb.clock_inst.mm_interconnect_0.cmd_mux_005,clock_mm_interconnect_0_cmd_mux
clock_tb.clock_inst.mm_interconnect_0.cmd_mux_006,clock_mm_interconnect_0_cmd_mux
clock_tb.clock_inst.mm_interconnect_0.cmd_mux_007,clock_mm_interconnect_0_cmd_mux
clock_tb.clock_inst.mm_interconnect_0.cmd_mux_008,clock_mm_interconnect_0_cmd_mux
clock_tb.clock_inst.mm_interconnect_0.cmd_mux_009,clock_mm_interconnect_0_cmd_mux
clock_tb.clock_inst.mm_interconnect_0.cmd_mux_010,clock_mm_interconnect_0_cmd_mux
clock_tb.clock_inst.mm_interconnect_0.cmd_mux_011,clock_mm_interconnect_0_cmd_mux
clock_tb.clock_inst.mm_interconnect_0.cmd_mux_012,clock_mm_interconnect_0_cmd_mux
clock_tb.clock_inst.mm_interconnect_0.cmd_mux_013,clock_mm_interconnect_0_cmd_mux
clock_tb.clock_inst.mm_interconnect_0.cmd_mux_014,clock_mm_interconnect_0_cmd_mux_014
clock_tb.clock_inst.mm_interconnect_0.cmd_mux_015,clock_mm_interconnect_0_cmd_mux_014
clock_tb.clock_inst.mm_interconnect_0.rsp_demux,clock_mm_interconnect_0_rsp_demux
clock_tb.clock_inst.mm_interconnect_0.rsp_demux_001,clock_mm_interconnect_0_rsp_demux
clock_tb.clock_inst.mm_interconnect_0.rsp_demux_002,clock_mm_interconnect_0_rsp_demux
clock_tb.clock_inst.mm_interconnect_0.rsp_demux_003,clock_mm_interconnect_0_rsp_demux
clock_tb.clock_inst.mm_interconnect_0.rsp_demux_004,clock_mm_interconnect_0_rsp_demux
clock_tb.clock_inst.mm_interconnect_0.rsp_demux_005,clock_mm_interconnect_0_rsp_demux
clock_tb.clock_inst.mm_interconnect_0.rsp_demux_006,clock_mm_interconnect_0_rsp_demux
clock_tb.clock_inst.mm_interconnect_0.rsp_demux_007,clock_mm_interconnect_0_rsp_demux
clock_tb.clock_inst.mm_interconnect_0.rsp_demux_008,clock_mm_interconnect_0_rsp_demux
clock_tb.clock_inst.mm_interconnect_0.rsp_demux_009,clock_mm_interconnect_0_rsp_demux
clock_tb.clock_inst.mm_interconnect_0.rsp_demux_010,clock_mm_interconnect_0_rsp_demux
clock_tb.clock_inst.mm_interconnect_0.rsp_demux_011,clock_mm_interconnect_0_rsp_demux
clock_tb.clock_inst.mm_interconnect_0.rsp_demux_012,clock_mm_interconnect_0_rsp_demux
clock_tb.clock_inst.mm_interconnect_0.rsp_demux_013,clock_mm_interconnect_0_rsp_demux
clock_tb.clock_inst.mm_interconnect_0.rsp_demux_014,clock_mm_interconnect_0_rsp_demux_014
clock_tb.clock_inst.mm_interconnect_0.rsp_demux_015,clock_mm_interconnect_0_rsp_demux_014
clock_tb.clock_inst.mm_interconnect_0.rsp_mux,clock_mm_interconnect_0_rsp_mux
clock_tb.clock_inst.mm_interconnect_0.rsp_mux_001,clock_mm_interconnect_0_rsp_mux_001
clock_tb.clock_inst.mm_interconnect_0.avalon_st_adapter,clock_mm_interconnect_0_avalon_st_adapter
clock_tb.clock_inst.mm_interconnect_0.avalon_st_adapter.error_adapter_0,clock_mm_interconnect_0_avalon_st_adapter_error_adapter_0
clock_tb.clock_inst.mm_interconnect_0.avalon_st_adapter_001,clock_mm_interconnect_0_avalon_st_adapter
clock_tb.clock_inst.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,clock_mm_interconnect_0_avalon_st_adapter_error_adapter_0
clock_tb.clock_inst.mm_interconnect_0.avalon_st_adapter_002,clock_mm_interconnect_0_avalon_st_adapter
clock_tb.clock_inst.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,clock_mm_interconnect_0_avalon_st_adapter_error_adapter_0
clock_tb.clock_inst.mm_interconnect_0.avalon_st_adapter_003,clock_mm_interconnect_0_avalon_st_adapter
clock_tb.clock_inst.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,clock_mm_interconnect_0_avalon_st_adapter_error_adapter_0
clock_tb.clock_inst.mm_interconnect_0.avalon_st_adapter_004,clock_mm_interconnect_0_avalon_st_adapter
clock_tb.clock_inst.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,clock_mm_interconnect_0_avalon_st_adapter_error_adapter_0
clock_tb.clock_inst.mm_interconnect_0.avalon_st_adapter_005,clock_mm_interconnect_0_avalon_st_adapter
clock_tb.clock_inst.mm_interconnect_0.avalon_st_adapter_005.error_adapter_0,clock_mm_interconnect_0_avalon_st_adapter_error_adapter_0
clock_tb.clock_inst.mm_interconnect_0.avalon_st_adapter_006,clock_mm_interconnect_0_avalon_st_adapter
clock_tb.clock_inst.mm_interconnect_0.avalon_st_adapter_006.error_adapter_0,clock_mm_interconnect_0_avalon_st_adapter_error_adapter_0
clock_tb.clock_inst.mm_interconnect_0.avalon_st_adapter_007,clock_mm_interconnect_0_avalon_st_adapter
clock_tb.clock_inst.mm_interconnect_0.avalon_st_adapter_007.error_adapter_0,clock_mm_interconnect_0_avalon_st_adapter_error_adapter_0
clock_tb.clock_inst.mm_interconnect_0.avalon_st_adapter_008,clock_mm_interconnect_0_avalon_st_adapter
clock_tb.clock_inst.mm_interconnect_0.avalon_st_adapter_008.error_adapter_0,clock_mm_interconnect_0_avalon_st_adapter_error_adapter_0
clock_tb.clock_inst.mm_interconnect_0.avalon_st_adapter_009,clock_mm_interconnect_0_avalon_st_adapter
clock_tb.clock_inst.mm_interconnect_0.avalon_st_adapter_009.error_adapter_0,clock_mm_interconnect_0_avalon_st_adapter_error_adapter_0
clock_tb.clock_inst.mm_interconnect_0.avalon_st_adapter_010,clock_mm_interconnect_0_avalon_st_adapter
clock_tb.clock_inst.mm_interconnect_0.avalon_st_adapter_010.error_adapter_0,clock_mm_interconnect_0_avalon_st_adapter_error_adapter_0
clock_tb.clock_inst.mm_interconnect_0.avalon_st_adapter_011,clock_mm_interconnect_0_avalon_st_adapter
clock_tb.clock_inst.mm_interconnect_0.avalon_st_adapter_011.error_adapter_0,clock_mm_interconnect_0_avalon_st_adapter_error_adapter_0
clock_tb.clock_inst.mm_interconnect_0.avalon_st_adapter_012,clock_mm_interconnect_0_avalon_st_adapter
clock_tb.clock_inst.mm_interconnect_0.avalon_st_adapter_012.error_adapter_0,clock_mm_interconnect_0_avalon_st_adapter_error_adapter_0
clock_tb.clock_inst.mm_interconnect_0.avalon_st_adapter_013,clock_mm_interconnect_0_avalon_st_adapter
clock_tb.clock_inst.mm_interconnect_0.avalon_st_adapter_013.error_adapter_0,clock_mm_interconnect_0_avalon_st_adapter_error_adapter_0
clock_tb.clock_inst.mm_interconnect_0.avalon_st_adapter_014,clock_mm_interconnect_0_avalon_st_adapter
clock_tb.clock_inst.mm_interconnect_0.avalon_st_adapter_014.error_adapter_0,clock_mm_interconnect_0_avalon_st_adapter_error_adapter_0
clock_tb.clock_inst.mm_interconnect_0.avalon_st_adapter_015,clock_mm_interconnect_0_avalon_st_adapter
clock_tb.clock_inst.mm_interconnect_0.avalon_st_adapter_015.error_adapter_0,clock_mm_interconnect_0_avalon_st_adapter_error_adapter_0
clock_tb.clock_inst.irq_mapper,clock_irq_mapper
clock_tb.clock_inst.rst_controller,altera_reset_controller
clock_tb.clock_inst_clk_bfm,altera_avalon_clock_source
clock_tb.clock_inst_reg_h1_external_connection_bfm,altera_conduit_bfm
clock_tb.clock_inst_reg_h2_external_connection_1_bfm,altera_conduit_bfm
clock_tb.clock_inst_reg_m1_external_connection_bfm,altera_conduit_bfm
clock_tb.clock_inst_reg_m2_external_connection_bfm,altera_conduit_bfm
clock_tb.clock_inst_reg_s1_external_connection_bfm,altera_conduit_bfm
clock_tb.clock_inst_reg_s2_external_connection_bfm,altera_conduit_bfm
clock_tb.clock_inst_reset_bfm,altera_avalon_reset_source
clock_tb.clock_inst_timer_irq_bfm,altera_avalon_interrupt_sink
clock_tb.irq_mapper,altera_irq_mapper
