Mapping logical library work (line 8) to current logical library vga_v1_00_a ...
Parsing XST project file successfully ...
Analyzing HDL source files ...
Analyzing HDL source files successfully ...
HDL language for the peripheral (top level) design unit vga is vhdl ...
WARNING:EDK:2221 - Project file C:\workspace_gp_lab\GP_LAB_EDK\pcores/vga.prj
   already exists, will be overwrite and removed afterward ...
INFO:EDK:3391 - Create temporary xst project file:
   C:\workspace_gp_lab\GP_LAB_EDK\pcores/vga.prj
WARNING:HDLParsers:3497 - Ignoring Verilog File
   "C:/workspace_gp_lab/GP_LAB_EDK/pcores/vga_v1_00_a/devl/projnav/ipcore_dir/vi
   deoMemory.v"
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/proc_common_pkg.vhd" in Library proc_common_v3_00_a.
Package <proc_common_pkg> compiled.
Package body <proc_common_pkg> compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/family_support.vhd" in Library proc_common_v3_00_a.
Package <family_support> compiled.
Package body <family_support> compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/counter_f.vhd" in Library proc_common_v3_00_a.
Entity <counter_f> compiled.
Entity <counter_f> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/pselect_f.vhd" in Library proc_common_v3_00_a.
Entity <pselect_f> compiled.
Entity <pselect_f> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/ipif_pkg.vhd" in Library proc_common_v3_00_a.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/
hdl/vhdl/address_decoder.vhd" in Library axi_lite_ipif_v1_01_a.
Entity <address_decoder> compiled.
Entity <address_decoder> (Architecture <IMP>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/
hdl/vhdl/slave_attachment.vhd" in Library axi_lite_ipif_v1_01_a.
Entity <slave_attachment> compiled.
Entity <slave_attachment> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/
hdl/vhdl/axi_lite_ipif.vhd" in Library axi_lite_ipif_v1_01_a.
Entity <axi_lite_ipif> compiled.
Entity <axi_lite_ipif> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/workspace_gp_lab/GP_LAB_EDK/pcores/vga_v1_00_a/hdl/vhdl/user_logic.vhd" in
Library vga_v1_00_a.
Entity <user_logic> compiled.
Entity <user_logic> (Architecture <IMP>) compiled.
Compiling vhdl file
"C:/workspace_gp_lab/GP_LAB_EDK/pcores/vga_v1_00_a/hdl/vhdl/vga.vhd" in Library
vga_v1_00_a.
Entity <vga> compiled.
Entity <vga> (Architecture <IMP>) compiled.


Analyzing HDL attributes ...
Entity name = vga
INFO:EDK:1607 - IPTYPE set to value : PERIPHERAL
INFO:EDK:1511 - IMP_NETLIST set to value : TRUE
INFO:EDK:1486 - HDL set to value : VHDL
WARNING:EDK:3590 - Unable to delete temporary project file
   C:\workspace_gp_lab\GP_LAB_EDK\pcores\vga.prj : 13
INFO:EDK:1631 - Infer bus clock [S_AXI_ACLK] for bus interface S_AXI ...
Copying file videoMemory.v to
C:\workspace_gp_lab\GP_LAB_EDK\pcores/vga_v1_00_a/hdl/verilog/ ...
Copying file user_logic.vhd to
C:\workspace_gp_lab\GP_LAB_EDK\pcores/vga_v1_00_a/hdl/vhdl/ ...
Copying file vga.vhd to
C:\workspace_gp_lab\GP_LAB_EDK\pcores/vga_v1_00_a/hdl/vhdl/ ...

Thank you for using Create and Import Peripheral Wizard! Please find your
imported peripheral under C:\workspace_gp_lab\GP_LAB_EDK\pcores\vga_v1_00_a.

Summary:

  Logical library     : vga_v1_00_a
  Version             : 1.00.a
  Bus interface(s)    : S_AXI4LITE 

The following sub-directories will be created:

  - vga_v1_00_a\data
  - vga_v1_00_a\hdl
  - vga_v1_00_a\hdl\verilog
  - vga_v1_00_a\hdl\vhdl
  - vga_v1_00_a\netlist

The following HDL source files will be copied into the vga_v1_00_a\hdl\verilog
directory:

  - videoMemory.v

The following HDL source files will be copied into the vga_v1_00_a\hdl\vhdl
directory:

  - user_logic.vhd
  - vga.vhd

The following files will be created under the vga_v1_00_a\data directory:

  - vga_v2_1_0.mpd
  - vga_v2_1_0.pao

  - vga_v2_1_0.bbd

The following netlist file(s) will be copied into the vga_v1_00_a\netlist
directory:

  - vga.ngc
  - videoMemory.ngc


