Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Apr 28 17:08:55 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MCU_timing_summary_routed.rpt -pb MCU_timing_summary_routed.pb -rpx MCU_timing_summary_routed.rpx -warn_on_violation
| Design       : MCU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (25)
6. checking no_output_delay (36)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (25)
-------------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (36)
--------------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.189        0.000                      0                 2523        0.077        0.000                      0                 2523        3.750        0.000                       0                  1130  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.189        0.000                      0                 2523        0.077        0.000                      0                 2523        3.750        0.000                       0                  1130  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.550ns  (logic 3.486ns (36.502%)  route 6.064ns (63.498%))
  Logic Levels:           16  (CARRY4=7 LUT4=1 LUT5=2 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        1.557     5.078    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X48Y20         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  U_Core/U_DataPath/U_PC/q_reg[4]/Q
                         net (fo=270, routed)         1.259     6.793    U_ROM/Q[2]
    SLICE_X44Y21         LUT6 (Prop_lut6_I3_O)        0.124     6.917 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_138/O
                         net (fo=1, routed)           0.000     6.917    U_ROM/RegFile_reg_r1_0_31_0_5_i_138_n_0
    SLICE_X44Y21         MUXF7 (Prop_muxf7_I0_O)      0.212     7.129 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_75/O
                         net (fo=1, routed)           0.800     7.930    U_ROM/RegFile_reg_r1_0_31_0_5_i_75_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I0_O)        0.299     8.229 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_36/O
                         net (fo=1, routed)           0.000     8.229    U_ROM/RegFile_reg_r1_0_31_0_5_i_36_n_0
    SLICE_X48Y21         MUXF7 (Prop_muxf7_I0_O)      0.212     8.441 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_10/O
                         net (fo=38, routed)          1.044     9.485    U_Core/U_DataPath/U_PC/instrCode[16]
    SLICE_X54Y21         LUT5 (Prop_lut5_I4_O)        0.299     9.784 r  U_Core/U_DataPath/U_PC/q[31]_i_2__1/O
                         net (fo=33, routed)          0.652    10.436    U_Core/U_ControlUnit/RData11__3
    SLICE_X52Y19         LUT4 (Prop_lut4_I3_O)        0.124    10.560 r  U_Core/U_ControlUnit/y_carry_i_5/O
                         net (fo=32, routed)          0.547    11.107    U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry
    SLICE_X51Y19         LUT5 (Prop_lut5_I1_O)        0.124    11.231 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry_i_1/O
                         net (fo=1, routed)           0.000    11.231    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[3][3]
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.632 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    11.632    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.746 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.746    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.860 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.860    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.974 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.974    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.088 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.088    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.202 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4/CO[3]
                         net (fo=1, routed)           0.009    12.211    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.450 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5/O[2]
                         net (fo=2, routed)           0.628    13.078    U_Core/U_ControlUnit/PC_Imm_AdderResult[26]
    SLICE_X54Y27         LUT6 (Prop_lut6_I1_O)        0.302    13.380 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_10/O
                         net (fo=1, routed)           0.492    13.872    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_10_n_0
    SLICE_X54Y27         LUT6 (Prop_lut6_I3_O)        0.124    13.996 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_4/O
                         net (fo=2, routed)           0.633    14.628    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/DIB0
    SLICE_X52Y26         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        1.437    14.778    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/WCLK
    SLICE_X52Y26         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB/CLK
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X52Y26         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.818    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         14.818    
                         arrival time                         -14.628    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.270ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.471ns  (logic 1.684ns (17.780%)  route 7.787ns (82.220%))
  Logic Levels:           8  (LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        1.556     5.077    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X48Y21         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDCE (Prop_fdce_C_Q)         0.456     5.533 r  U_Core/U_DataPath/U_PC/q_reg[7]/Q
                         net (fo=271, routed)         1.276     6.809    U_ROM/Q[5]
    SLICE_X45Y21         LUT5 (Prop_lut5_I1_O)        0.152     6.961 f  U_ROM/q[14]_i_14/O
                         net (fo=1, routed)           0.750     7.711    U_ROM/q[14]_i_14_n_0
    SLICE_X44Y20         LUT6 (Prop_lut6_I1_O)        0.332     8.043 f  U_ROM/q[14]_i_6/O
                         net (fo=1, routed)           0.573     8.616    U_ROM/q[14]_i_6_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.740 f  U_ROM/q[14]_i_2/O
                         net (fo=5, routed)           0.604     9.344    U_Core/U_ControlUnit/instrCode[2]
    SLICE_X45Y21         LUT5 (Prop_lut5_I4_O)        0.124     9.468 f  U_Core/U_ControlUnit/q[31]_i_9/O
                         net (fo=15, routed)          1.029    10.497    U_Core/U_ControlUnit/aluControl[2]
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124    10.621 f  U_Core/U_ControlUnit/q[31]_i_5/O
                         net (fo=42, routed)          0.719    11.340    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X46Y23         LUT2 (Prop_lut2_I1_O)        0.124    11.464 r  U_Core/U_ControlUnit/q[28]_i_3/O
                         net (fo=29, routed)          1.216    12.680    U_Core/U_ControlUnit/q[28]_i_3_n_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.804 r  U_Core/U_ControlUnit/q[8]_i_1/O
                         net (fo=2, routed)           0.994    13.799    U_Core/U_ControlUnit/D[6]
    SLICE_X52Y18         LUT6 (Prop_lut6_I4_O)        0.124    13.923 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_6_11_i_4/O
                         net (fo=2, routed)           0.626    14.549    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/DIB0
    SLICE_X52Y22         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        1.438    14.779    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/WCLK
    SLICE_X52Y22         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB/CLK
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X52Y22         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.819    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                         -14.549    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.469ns  (logic 1.684ns (17.784%)  route 7.785ns (82.216%))
  Logic Levels:           8  (LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        1.556     5.077    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X48Y21         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDCE (Prop_fdce_C_Q)         0.456     5.533 r  U_Core/U_DataPath/U_PC/q_reg[7]/Q
                         net (fo=271, routed)         1.276     6.809    U_ROM/Q[5]
    SLICE_X45Y21         LUT5 (Prop_lut5_I1_O)        0.152     6.961 f  U_ROM/q[14]_i_14/O
                         net (fo=1, routed)           0.750     7.711    U_ROM/q[14]_i_14_n_0
    SLICE_X44Y20         LUT6 (Prop_lut6_I1_O)        0.332     8.043 f  U_ROM/q[14]_i_6/O
                         net (fo=1, routed)           0.573     8.616    U_ROM/q[14]_i_6_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.740 f  U_ROM/q[14]_i_2/O
                         net (fo=5, routed)           0.604     9.344    U_Core/U_ControlUnit/instrCode[2]
    SLICE_X45Y21         LUT5 (Prop_lut5_I4_O)        0.124     9.468 f  U_Core/U_ControlUnit/q[31]_i_9/O
                         net (fo=15, routed)          1.029    10.497    U_Core/U_ControlUnit/aluControl[2]
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124    10.621 f  U_Core/U_ControlUnit/q[31]_i_5/O
                         net (fo=42, routed)          0.719    11.340    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X46Y23         LUT2 (Prop_lut2_I1_O)        0.124    11.464 r  U_Core/U_ControlUnit/q[28]_i_3/O
                         net (fo=29, routed)          1.216    12.680    U_Core/U_ControlUnit/q[28]_i_3_n_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.804 r  U_Core/U_ControlUnit/q[8]_i_1/O
                         net (fo=2, routed)           0.994    13.799    U_Core/U_ControlUnit/D[6]
    SLICE_X52Y18         LUT6 (Prop_lut6_I4_O)        0.124    13.923 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_6_11_i_4/O
                         net (fo=2, routed)           0.624    14.546    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/DIB0
    SLICE_X52Y21         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        1.440    14.781    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/WCLK
    SLICE_X52Y21         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMB/CLK
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X52Y21         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.821    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -14.546    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.305ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.365ns  (logic 3.678ns (39.274%)  route 5.687ns (60.726%))
  Logic Levels:           17  (CARRY4=8 LUT4=1 LUT5=2 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        1.557     5.078    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X48Y20         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  U_Core/U_DataPath/U_PC/q_reg[4]/Q
                         net (fo=270, routed)         1.259     6.793    U_ROM/Q[2]
    SLICE_X44Y21         LUT6 (Prop_lut6_I3_O)        0.124     6.917 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_138/O
                         net (fo=1, routed)           0.000     6.917    U_ROM/RegFile_reg_r1_0_31_0_5_i_138_n_0
    SLICE_X44Y21         MUXF7 (Prop_muxf7_I0_O)      0.212     7.129 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_75/O
                         net (fo=1, routed)           0.800     7.930    U_ROM/RegFile_reg_r1_0_31_0_5_i_75_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I0_O)        0.299     8.229 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_36/O
                         net (fo=1, routed)           0.000     8.229    U_ROM/RegFile_reg_r1_0_31_0_5_i_36_n_0
    SLICE_X48Y21         MUXF7 (Prop_muxf7_I0_O)      0.212     8.441 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_10/O
                         net (fo=38, routed)          1.044     9.485    U_Core/U_DataPath/U_PC/instrCode[16]
    SLICE_X54Y21         LUT5 (Prop_lut5_I4_O)        0.299     9.784 r  U_Core/U_DataPath/U_PC/q[31]_i_2__1/O
                         net (fo=33, routed)          0.652    10.436    U_Core/U_ControlUnit/RData11__3
    SLICE_X52Y19         LUT4 (Prop_lut4_I3_O)        0.124    10.560 r  U_Core/U_ControlUnit/y_carry_i_5/O
                         net (fo=32, routed)          0.547    11.107    U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry
    SLICE_X51Y19         LUT5 (Prop_lut5_I1_O)        0.124    11.231 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry_i_1/O
                         net (fo=1, routed)           0.000    11.231    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[3][3]
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.632 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    11.632    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.746 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.746    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.860 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.860    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.974 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.974    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.088 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.088    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.202 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4/CO[3]
                         net (fo=1, routed)           0.009    12.211    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.325 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.325    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.638 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__6/O[3]
                         net (fo=2, routed)           0.309    12.947    U_Core/U_ControlUnit/PC_Imm_AdderResult[31]
    SLICE_X51Y27         LUT6 (Prop_lut6_I1_O)        0.306    13.253 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_30_31_i_3/O
                         net (fo=1, routed)           0.592    13.846    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_30_31_i_3_n_0
    SLICE_X51Y28         LUT6 (Prop_lut6_I2_O)        0.124    13.970 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_30_31_i_1/O
                         net (fo=2, routed)           0.474    14.443    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/DIA1
    SLICE_X52Y28         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        1.440    14.781    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/WCLK
    SLICE_X52Y28         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA_D1/CLK
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X52Y28         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.748    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                         -14.443    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.331ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.409ns  (logic 3.486ns (37.049%)  route 5.923ns (62.951%))
  Logic Levels:           16  (CARRY4=7 LUT4=1 LUT5=2 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        1.557     5.078    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X48Y20         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  U_Core/U_DataPath/U_PC/q_reg[4]/Q
                         net (fo=270, routed)         1.259     6.793    U_ROM/Q[2]
    SLICE_X44Y21         LUT6 (Prop_lut6_I3_O)        0.124     6.917 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_138/O
                         net (fo=1, routed)           0.000     6.917    U_ROM/RegFile_reg_r1_0_31_0_5_i_138_n_0
    SLICE_X44Y21         MUXF7 (Prop_muxf7_I0_O)      0.212     7.129 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_75/O
                         net (fo=1, routed)           0.800     7.930    U_ROM/RegFile_reg_r1_0_31_0_5_i_75_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I0_O)        0.299     8.229 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_36/O
                         net (fo=1, routed)           0.000     8.229    U_ROM/RegFile_reg_r1_0_31_0_5_i_36_n_0
    SLICE_X48Y21         MUXF7 (Prop_muxf7_I0_O)      0.212     8.441 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_10/O
                         net (fo=38, routed)          1.044     9.485    U_Core/U_DataPath/U_PC/instrCode[16]
    SLICE_X54Y21         LUT5 (Prop_lut5_I4_O)        0.299     9.784 r  U_Core/U_DataPath/U_PC/q[31]_i_2__1/O
                         net (fo=33, routed)          0.652    10.436    U_Core/U_ControlUnit/RData11__3
    SLICE_X52Y19         LUT4 (Prop_lut4_I3_O)        0.124    10.560 r  U_Core/U_ControlUnit/y_carry_i_5/O
                         net (fo=32, routed)          0.547    11.107    U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry
    SLICE_X51Y19         LUT5 (Prop_lut5_I1_O)        0.124    11.231 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry_i_1/O
                         net (fo=1, routed)           0.000    11.231    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[3][3]
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.632 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    11.632    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.746 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.746    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.860 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.860    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.974 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.974    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.088 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.088    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.202 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4/CO[3]
                         net (fo=1, routed)           0.009    12.211    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.450 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5/O[2]
                         net (fo=2, routed)           0.628    13.078    U_Core/U_ControlUnit/PC_Imm_AdderResult[26]
    SLICE_X54Y27         LUT6 (Prop_lut6_I1_O)        0.302    13.380 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_10/O
                         net (fo=1, routed)           0.492    13.872    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_10_n_0
    SLICE_X54Y27         LUT6 (Prop_lut6_I3_O)        0.124    13.996 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_4/O
                         net (fo=2, routed)           0.492    14.488    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/DIB0
    SLICE_X52Y27         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        1.438    14.779    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/WCLK
    SLICE_X52Y27         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMB/CLK
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X52Y27         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.819    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                         -14.488    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.336ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.412ns  (logic 3.372ns (35.828%)  route 6.040ns (64.172%))
  Logic Levels:           15  (CARRY4=6 LUT4=1 LUT5=2 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        1.557     5.078    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X48Y20         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  U_Core/U_DataPath/U_PC/q_reg[4]/Q
                         net (fo=270, routed)         1.259     6.793    U_ROM/Q[2]
    SLICE_X44Y21         LUT6 (Prop_lut6_I3_O)        0.124     6.917 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_138/O
                         net (fo=1, routed)           0.000     6.917    U_ROM/RegFile_reg_r1_0_31_0_5_i_138_n_0
    SLICE_X44Y21         MUXF7 (Prop_muxf7_I0_O)      0.212     7.129 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_75/O
                         net (fo=1, routed)           0.800     7.930    U_ROM/RegFile_reg_r1_0_31_0_5_i_75_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I0_O)        0.299     8.229 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_36/O
                         net (fo=1, routed)           0.000     8.229    U_ROM/RegFile_reg_r1_0_31_0_5_i_36_n_0
    SLICE_X48Y21         MUXF7 (Prop_muxf7_I0_O)      0.212     8.441 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_10/O
                         net (fo=38, routed)          1.044     9.485    U_Core/U_DataPath/U_PC/instrCode[16]
    SLICE_X54Y21         LUT5 (Prop_lut5_I4_O)        0.299     9.784 r  U_Core/U_DataPath/U_PC/q[31]_i_2__1/O
                         net (fo=33, routed)          0.652    10.436    U_Core/U_ControlUnit/RData11__3
    SLICE_X52Y19         LUT4 (Prop_lut4_I3_O)        0.124    10.560 r  U_Core/U_ControlUnit/y_carry_i_5/O
                         net (fo=32, routed)          0.547    11.107    U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry
    SLICE_X51Y19         LUT5 (Prop_lut5_I1_O)        0.124    11.231 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry_i_1/O
                         net (fo=1, routed)           0.000    11.231    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[3][3]
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.632 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    11.632    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.746 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.746    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.860 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.860    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.974 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.974    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.088 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.088    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.327 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4/O[2]
                         net (fo=2, routed)           0.644    12.971    U_Core/U_ControlUnit/PC_Imm_AdderResult[22]
    SLICE_X55Y25         LUT6 (Prop_lut6_I1_O)        0.302    13.273 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_12/O
                         net (fo=1, routed)           0.526    13.799    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_12_n_0
    SLICE_X54Y25         LUT6 (Prop_lut6_I3_O)        0.124    13.923 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_6/O
                         net (fo=2, routed)           0.567    14.490    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/DIC0
    SLICE_X52Y24         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        1.435    14.776    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/WCLK
    SLICE_X52Y24         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMC/CLK
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X52Y24         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.826    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                         -14.490    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.357ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.310ns  (logic 3.582ns (38.473%)  route 5.728ns (61.527%))
  Logic Levels:           16  (CARRY4=7 LUT4=1 LUT5=2 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        1.557     5.078    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X48Y20         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  U_Core/U_DataPath/U_PC/q_reg[4]/Q
                         net (fo=270, routed)         1.259     6.793    U_ROM/Q[2]
    SLICE_X44Y21         LUT6 (Prop_lut6_I3_O)        0.124     6.917 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_138/O
                         net (fo=1, routed)           0.000     6.917    U_ROM/RegFile_reg_r1_0_31_0_5_i_138_n_0
    SLICE_X44Y21         MUXF7 (Prop_muxf7_I0_O)      0.212     7.129 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_75/O
                         net (fo=1, routed)           0.800     7.930    U_ROM/RegFile_reg_r1_0_31_0_5_i_75_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I0_O)        0.299     8.229 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_36/O
                         net (fo=1, routed)           0.000     8.229    U_ROM/RegFile_reg_r1_0_31_0_5_i_36_n_0
    SLICE_X48Y21         MUXF7 (Prop_muxf7_I0_O)      0.212     8.441 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_10/O
                         net (fo=38, routed)          1.044     9.485    U_Core/U_DataPath/U_PC/instrCode[16]
    SLICE_X54Y21         LUT5 (Prop_lut5_I4_O)        0.299     9.784 r  U_Core/U_DataPath/U_PC/q[31]_i_2__1/O
                         net (fo=33, routed)          0.652    10.436    U_Core/U_ControlUnit/RData11__3
    SLICE_X52Y19         LUT4 (Prop_lut4_I3_O)        0.124    10.560 r  U_Core/U_ControlUnit/y_carry_i_5/O
                         net (fo=32, routed)          0.547    11.107    U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry
    SLICE_X51Y19         LUT5 (Prop_lut5_I1_O)        0.124    11.231 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry_i_1/O
                         net (fo=1, routed)           0.000    11.231    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[3][3]
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.632 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    11.632    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.746 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.746    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.860 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.860    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.974 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.974    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.088 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.088    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.202 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4/CO[3]
                         net (fo=1, routed)           0.009    12.211    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.545 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5/O[1]
                         net (fo=2, routed)           0.594    13.139    U_Core/U_ControlUnit/PC_Imm_AdderResult[25]
    SLICE_X55Y26         LUT6 (Prop_lut6_I1_O)        0.303    13.442 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_7/O
                         net (fo=1, routed)           0.303    13.745    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_7_n_0
    SLICE_X54Y27         LUT6 (Prop_lut6_I3_O)        0.124    13.869 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_1/O
                         net (fo=2, routed)           0.520    14.389    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/DIA1
    SLICE_X52Y27         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        1.438    14.779    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/WCLK
    SLICE_X52Y27         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA_D1/CLK
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X52Y27         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.746    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.746    
                         arrival time                         -14.389    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.370ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.296ns  (logic 3.582ns (38.532%)  route 5.714ns (61.468%))
  Logic Levels:           16  (CARRY4=7 LUT4=1 LUT5=2 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        1.557     5.078    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X48Y20         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  U_Core/U_DataPath/U_PC/q_reg[4]/Q
                         net (fo=270, routed)         1.259     6.793    U_ROM/Q[2]
    SLICE_X44Y21         LUT6 (Prop_lut6_I3_O)        0.124     6.917 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_138/O
                         net (fo=1, routed)           0.000     6.917    U_ROM/RegFile_reg_r1_0_31_0_5_i_138_n_0
    SLICE_X44Y21         MUXF7 (Prop_muxf7_I0_O)      0.212     7.129 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_75/O
                         net (fo=1, routed)           0.800     7.930    U_ROM/RegFile_reg_r1_0_31_0_5_i_75_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I0_O)        0.299     8.229 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_36/O
                         net (fo=1, routed)           0.000     8.229    U_ROM/RegFile_reg_r1_0_31_0_5_i_36_n_0
    SLICE_X48Y21         MUXF7 (Prop_muxf7_I0_O)      0.212     8.441 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_10/O
                         net (fo=38, routed)          1.044     9.485    U_Core/U_DataPath/U_PC/instrCode[16]
    SLICE_X54Y21         LUT5 (Prop_lut5_I4_O)        0.299     9.784 r  U_Core/U_DataPath/U_PC/q[31]_i_2__1/O
                         net (fo=33, routed)          0.652    10.436    U_Core/U_ControlUnit/RData11__3
    SLICE_X52Y19         LUT4 (Prop_lut4_I3_O)        0.124    10.560 r  U_Core/U_ControlUnit/y_carry_i_5/O
                         net (fo=32, routed)          0.547    11.107    U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry
    SLICE_X51Y19         LUT5 (Prop_lut5_I1_O)        0.124    11.231 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry_i_1/O
                         net (fo=1, routed)           0.000    11.231    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[3][3]
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.632 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    11.632    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.746 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.746    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.860 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.860    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.974 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.974    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.088 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.088    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.202 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4/CO[3]
                         net (fo=1, routed)           0.009    12.211    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.545 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5/O[1]
                         net (fo=2, routed)           0.594    13.139    U_Core/U_ControlUnit/PC_Imm_AdderResult[25]
    SLICE_X55Y26         LUT6 (Prop_lut6_I1_O)        0.303    13.442 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_7/O
                         net (fo=1, routed)           0.303    13.745    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_7_n_0
    SLICE_X54Y27         LUT6 (Prop_lut6_I3_O)        0.124    13.869 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_1/O
                         net (fo=2, routed)           0.506    14.374    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/DIA1
    SLICE_X52Y26         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        1.437    14.778    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/WCLK
    SLICE_X52Y26         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA_D1/CLK
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X52Y26         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.745    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                         -14.374    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.409ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.289ns  (logic 3.564ns (38.367%)  route 5.725ns (61.632%))
  Logic Levels:           16  (CARRY4=7 LUT4=1 LUT5=2 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        1.557     5.078    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X48Y20         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  U_Core/U_DataPath/U_PC/q_reg[4]/Q
                         net (fo=270, routed)         1.259     6.793    U_ROM/Q[2]
    SLICE_X44Y21         LUT6 (Prop_lut6_I3_O)        0.124     6.917 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_138/O
                         net (fo=1, routed)           0.000     6.917    U_ROM/RegFile_reg_r1_0_31_0_5_i_138_n_0
    SLICE_X44Y21         MUXF7 (Prop_muxf7_I0_O)      0.212     7.129 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_75/O
                         net (fo=1, routed)           0.800     7.930    U_ROM/RegFile_reg_r1_0_31_0_5_i_75_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I0_O)        0.299     8.229 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_36/O
                         net (fo=1, routed)           0.000     8.229    U_ROM/RegFile_reg_r1_0_31_0_5_i_36_n_0
    SLICE_X48Y21         MUXF7 (Prop_muxf7_I0_O)      0.212     8.441 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_10/O
                         net (fo=38, routed)          1.044     9.485    U_Core/U_DataPath/U_PC/instrCode[16]
    SLICE_X54Y21         LUT5 (Prop_lut5_I4_O)        0.299     9.784 r  U_Core/U_DataPath/U_PC/q[31]_i_2__1/O
                         net (fo=33, routed)          0.652    10.436    U_Core/U_ControlUnit/RData11__3
    SLICE_X52Y19         LUT4 (Prop_lut4_I3_O)        0.124    10.560 r  U_Core/U_ControlUnit/y_carry_i_5/O
                         net (fo=32, routed)          0.547    11.107    U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry
    SLICE_X51Y19         LUT5 (Prop_lut5_I1_O)        0.124    11.231 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry_i_1/O
                         net (fo=1, routed)           0.000    11.231    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[3][3]
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.632 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    11.632    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.746 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.746    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.860 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.860    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.974 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.974    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.088 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.088    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.202 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4/CO[3]
                         net (fo=1, routed)           0.009    12.211    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.524 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5/O[3]
                         net (fo=2, routed)           0.502    13.026    U_Core/U_ControlUnit/PC_Imm_AdderResult[27]
    SLICE_X54Y26         LUT6 (Prop_lut6_I1_O)        0.306    13.332 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_9/O
                         net (fo=1, routed)           0.282    13.614    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_9_n_0
    SLICE_X54Y26         LUT6 (Prop_lut6_I3_O)        0.124    13.738 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_3/O
                         net (fo=2, routed)           0.630    14.367    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/DIB1
    SLICE_X52Y27         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        1.438    14.779    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/WCLK
    SLICE_X52Y27         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMB_D1/CLK
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X52Y27         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.776    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.776    
                         arrival time                         -14.367    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.409ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.339ns  (logic 3.372ns (36.107%)  route 5.967ns (63.893%))
  Logic Levels:           15  (CARRY4=6 LUT4=1 LUT5=2 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        1.557     5.078    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X48Y20         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  U_Core/U_DataPath/U_PC/q_reg[4]/Q
                         net (fo=270, routed)         1.259     6.793    U_ROM/Q[2]
    SLICE_X44Y21         LUT6 (Prop_lut6_I3_O)        0.124     6.917 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_138/O
                         net (fo=1, routed)           0.000     6.917    U_ROM/RegFile_reg_r1_0_31_0_5_i_138_n_0
    SLICE_X44Y21         MUXF7 (Prop_muxf7_I0_O)      0.212     7.129 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_75/O
                         net (fo=1, routed)           0.800     7.930    U_ROM/RegFile_reg_r1_0_31_0_5_i_75_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I0_O)        0.299     8.229 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_36/O
                         net (fo=1, routed)           0.000     8.229    U_ROM/RegFile_reg_r1_0_31_0_5_i_36_n_0
    SLICE_X48Y21         MUXF7 (Prop_muxf7_I0_O)      0.212     8.441 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_10/O
                         net (fo=38, routed)          1.044     9.485    U_Core/U_DataPath/U_PC/instrCode[16]
    SLICE_X54Y21         LUT5 (Prop_lut5_I4_O)        0.299     9.784 r  U_Core/U_DataPath/U_PC/q[31]_i_2__1/O
                         net (fo=33, routed)          0.652    10.436    U_Core/U_ControlUnit/RData11__3
    SLICE_X52Y19         LUT4 (Prop_lut4_I3_O)        0.124    10.560 r  U_Core/U_ControlUnit/y_carry_i_5/O
                         net (fo=32, routed)          0.547    11.107    U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry
    SLICE_X51Y19         LUT5 (Prop_lut5_I1_O)        0.124    11.231 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry_i_1/O
                         net (fo=1, routed)           0.000    11.231    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[3][3]
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.632 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    11.632    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.746 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.746    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.860 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.860    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.974 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.974    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.088 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.088    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.327 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4/O[2]
                         net (fo=2, routed)           0.644    12.971    U_Core/U_ControlUnit/PC_Imm_AdderResult[22]
    SLICE_X55Y25         LUT6 (Prop_lut6_I1_O)        0.302    13.273 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_12/O
                         net (fo=1, routed)           0.526    13.799    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_12_n_0
    SLICE_X54Y25         LUT6 (Prop_lut6_I3_O)        0.124    13.923 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_6/O
                         net (fo=2, routed)           0.494    14.417    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/DIC0
    SLICE_X52Y25         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        1.435    14.776    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/WCLK
    SLICE_X52Y25         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC/CLK
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X52Y25         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.826    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                         -14.417    
  -------------------------------------------------------------------
                         slack                                  0.409    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.771%)  route 0.270ns (62.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        0.556     1.439    U_APB_Master/clk_IBUF_BUFG
    SLICE_X56Y23         FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y23         FDCE (Prop_fdce_C_Q)         0.164     1.603 r  U_APB_Master/temp_wdata_reg_reg[23]/Q
                         net (fo=14, routed)          0.270     1.873    U_RAM/mem_reg_0[23]
    RAMB36_X2Y3          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        0.870     1.998    U_RAM/clk_IBUF_BUFG
    RAMB36_X2Y3          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.497     1.501    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[23])
                                                      0.296     1.797    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 U_FndController_Periph/U_APB_Intf_FndController/slv_reg2_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FndController_Periph/U_APB_Intf_FndController/PRDATA_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        0.564     1.447    U_FndController_Periph/U_APB_Intf_FndController/clk_IBUF_BUFG
    SLICE_X51Y10         FDCE                                         r  U_FndController_Periph/U_APB_Intf_FndController/slv_reg2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  U_FndController_Periph/U_APB_Intf_FndController/slv_reg2_reg[20]/Q
                         net (fo=1, routed)           0.056     1.644    U_FndController_Periph/U_APB_Intf_FndController/slv_reg2[20]
    SLICE_X50Y10         LUT5 (Prop_lut5_I4_O)        0.045     1.689 r  U_FndController_Periph/U_APB_Intf_FndController/PRDATA[20]_i_1__1/O
                         net (fo=1, routed)           0.000     1.689    U_FndController_Periph/U_APB_Intf_FndController/p_0_in[20]
    SLICE_X50Y10         FDRE                                         r  U_FndController_Periph/U_APB_Intf_FndController/PRDATA_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        0.835     1.962    U_FndController_Periph/U_APB_Intf_FndController/clk_IBUF_BUFG
    SLICE_X50Y10         FDRE                                         r  U_FndController_Periph/U_APB_Intf_FndController/PRDATA_reg[20]/C
                         clock pessimism             -0.502     1.460    
    SLICE_X50Y10         FDRE (Hold_fdre_C_D)         0.120     1.580    U_FndController_Periph/U_APB_Intf_FndController/PRDATA_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 U_GPIOC/U_APB_IntfO/slv_reg2_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIOC/U_APB_IntfO/PRDATA_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.898%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        0.565     1.448    U_GPIOC/U_APB_IntfO/clk_IBUF_BUFG
    SLICE_X51Y8          FDCE                                         r  U_GPIOC/U_APB_IntfO/slv_reg2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y8          FDCE (Prop_fdce_C_Q)         0.141     1.589 r  U_GPIOC/U_APB_IntfO/slv_reg2_reg[8]/Q
                         net (fo=1, routed)           0.080     1.669    U_GPIOC/U_APB_IntfO/slv_reg2_reg_n_0_[8]
    SLICE_X50Y8          LUT4 (Prop_lut4_I0_O)        0.045     1.714 r  U_GPIOC/U_APB_IntfO/PRDATA[8]_i_1/O
                         net (fo=1, routed)           0.000     1.714    U_GPIOC/U_APB_IntfO/p_0_in[8]
    SLICE_X50Y8          FDRE                                         r  U_GPIOC/U_APB_IntfO/PRDATA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        0.836     1.963    U_GPIOC/U_APB_IntfO/clk_IBUF_BUFG
    SLICE_X50Y8          FDRE                                         r  U_GPIOC/U_APB_IntfO/PRDATA_reg[8]/C
                         clock pessimism             -0.502     1.461    
    SLICE_X50Y8          FDRE (Hold_fdre_C_D)         0.121     1.582    U_GPIOC/U_APB_IntfO/PRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 U_TIM0/U_APB_Intf_TIM/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TIM0/U_APB_Intf_TIM/PRDATA_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.898%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        0.565     1.448    U_TIM0/U_APB_Intf_TIM/clk_IBUF_BUFG
    SLICE_X57Y12         FDCE                                         r  U_TIM0/U_APB_Intf_TIM/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y12         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  U_TIM0/U_APB_Intf_TIM/slv_reg0_reg[9]/Q
                         net (fo=1, routed)           0.080     1.669    U_TIM0/U_APB_Intf_TIM/slv_reg0[9]
    SLICE_X56Y12         LUT6 (Prop_lut6_I1_O)        0.045     1.714 r  U_TIM0/U_APB_Intf_TIM/PRDATA[9]_i_1/O
                         net (fo=1, routed)           0.000     1.714    U_TIM0/U_APB_Intf_TIM/p_0_in[9]
    SLICE_X56Y12         FDRE                                         r  U_TIM0/U_APB_Intf_TIM/PRDATA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        0.833     1.960    U_TIM0/U_APB_Intf_TIM/clk_IBUF_BUFG
    SLICE_X56Y12         FDRE                                         r  U_TIM0/U_APB_Intf_TIM/PRDATA_reg[9]/C
                         clock pessimism             -0.499     1.461    
    SLICE_X56Y12         FDRE (Hold_fdre_C_D)         0.121     1.582    U_TIM0/U_APB_Intf_TIM/PRDATA_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 U_GPIOC/U_APB_IntfO/slv_reg0_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIOC/U_APB_IntfO/PRDATA_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        0.586     1.469    U_GPIOC/U_APB_IntfO/clk_IBUF_BUFG
    SLICE_X62Y20         FDCE                                         r  U_GPIOC/U_APB_IntfO/slv_reg0_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  U_GPIOC/U_APB_IntfO/slv_reg0_reg[26]/Q
                         net (fo=1, routed)           0.054     1.664    U_GPIOC/U_APB_IntfO/slv_reg0_reg_n_0_[26]
    SLICE_X63Y20         LUT4 (Prop_lut4_I2_O)        0.045     1.709 r  U_GPIOC/U_APB_IntfO/PRDATA[26]_i_1/O
                         net (fo=1, routed)           0.000     1.709    U_GPIOC/U_APB_IntfO/p_0_in[26]
    SLICE_X63Y20         FDRE                                         r  U_GPIOC/U_APB_IntfO/PRDATA_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        0.855     1.982    U_GPIOC/U_APB_IntfO/clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  U_GPIOC/U_APB_IntfO/PRDATA_reg[26]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X63Y20         FDRE (Hold_fdre_C_D)         0.091     1.573    U_GPIOC/U_APB_IntfO/PRDATA_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 U_GPIOD/U_APB_IntfO/slv_reg0_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIOD/U_APB_IntfO/PRDATA_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        0.564     1.447    U_GPIOD/U_APB_IntfO/clk_IBUF_BUFG
    SLICE_X49Y10         FDCE                                         r  U_GPIOD/U_APB_IntfO/slv_reg0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y10         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  U_GPIOD/U_APB_IntfO/slv_reg0_reg[16]/Q
                         net (fo=1, routed)           0.057     1.646    U_GPIOD/U_APB_IntfO/slv_reg0_reg_n_0_[16]
    SLICE_X48Y10         LUT4 (Prop_lut4_I2_O)        0.045     1.691 r  U_GPIOD/U_APB_IntfO/PRDATA[16]_i_1__0/O
                         net (fo=1, routed)           0.000     1.691    U_GPIOD/U_APB_IntfO/p_0_in[16]
    SLICE_X48Y10         FDRE                                         r  U_GPIOD/U_APB_IntfO/PRDATA_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        0.834     1.961    U_GPIOD/U_APB_IntfO/clk_IBUF_BUFG
    SLICE_X48Y10         FDRE                                         r  U_GPIOD/U_APB_IntfO/PRDATA_reg[16]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X48Y10         FDRE (Hold_fdre_C_D)         0.092     1.552    U_GPIOD/U_APB_IntfO/PRDATA_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_FndController_Periph/U_APB_Intf_FndController/slv_reg2_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FndController_Periph/U_APB_Intf_FndController/PRDATA_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        0.562     1.445    U_FndController_Periph/U_APB_Intf_FndController/clk_IBUF_BUFG
    SLICE_X51Y13         FDCE                                         r  U_FndController_Periph/U_APB_Intf_FndController/slv_reg2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y13         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  U_FndController_Periph/U_APB_Intf_FndController/slv_reg2_reg[12]/Q
                         net (fo=1, routed)           0.087     1.673    U_FndController_Periph/U_APB_Intf_FndController/slv_reg2[12]
    SLICE_X50Y13         LUT5 (Prop_lut5_I4_O)        0.045     1.718 r  U_FndController_Periph/U_APB_Intf_FndController/PRDATA[12]_i_1__1/O
                         net (fo=1, routed)           0.000     1.718    U_FndController_Periph/U_APB_Intf_FndController/p_0_in[12]
    SLICE_X50Y13         FDRE                                         r  U_FndController_Periph/U_APB_Intf_FndController/PRDATA_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        0.832     1.959    U_FndController_Periph/U_APB_Intf_FndController/clk_IBUF_BUFG
    SLICE_X50Y13         FDRE                                         r  U_FndController_Periph/U_APB_Intf_FndController/PRDATA_reg[12]/C
                         clock pessimism             -0.501     1.458    
    SLICE_X50Y13         FDRE (Hold_fdre_C_D)         0.120     1.578    U_FndController_Periph/U_APB_Intf_FndController/PRDATA_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_GPIOC/U_APB_IntfO/slv_reg2_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIOC/U_APB_IntfO/PRDATA_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        0.565     1.448    U_GPIOC/U_APB_IntfO/clk_IBUF_BUFG
    SLICE_X51Y8          FDCE                                         r  U_GPIOC/U_APB_IntfO/slv_reg2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y8          FDCE (Prop_fdce_C_Q)         0.141     1.589 r  U_GPIOC/U_APB_IntfO/slv_reg2_reg[11]/Q
                         net (fo=1, routed)           0.087     1.676    U_GPIOC/U_APB_IntfO/slv_reg2_reg_n_0_[11]
    SLICE_X50Y8          LUT4 (Prop_lut4_I0_O)        0.045     1.721 r  U_GPIOC/U_APB_IntfO/PRDATA[11]_i_1/O
                         net (fo=1, routed)           0.000     1.721    U_GPIOC/U_APB_IntfO/p_0_in[11]
    SLICE_X50Y8          FDRE                                         r  U_GPIOC/U_APB_IntfO/PRDATA_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        0.836     1.963    U_GPIOC/U_APB_IntfO/clk_IBUF_BUFG
    SLICE_X50Y8          FDRE                                         r  U_GPIOC/U_APB_IntfO/PRDATA_reg[11]/C
                         clock pessimism             -0.502     1.461    
    SLICE_X50Y8          FDRE (Hold_fdre_C_D)         0.120     1.581    U_GPIOC/U_APB_IntfO/PRDATA_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_GPOA/U_APB_Intf/slv_reg1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPOA/U_APB_Intf/PRDATA_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        0.585     1.468    U_GPOA/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X61Y20         FDCE                                         r  U_GPOA/U_APB_Intf/slv_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_GPOA/U_APB_Intf/slv_reg1_reg[2]/Q
                         net (fo=1, routed)           0.087     1.696    U_GPOA/U_APB_Intf/Q[2]
    SLICE_X60Y20         LUT3 (Prop_lut3_I0_O)        0.045     1.741 r  U_GPOA/U_APB_Intf/PRDATA[2]_i_1/O
                         net (fo=1, routed)           0.000     1.741    U_GPOA/U_APB_Intf/p_0_in[2]
    SLICE_X60Y20         FDRE                                         r  U_GPOA/U_APB_Intf/PRDATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        0.853     1.980    U_GPOA/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X60Y20         FDRE                                         r  U_GPOA/U_APB_Intf/PRDATA_reg[2]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X60Y20         FDRE (Hold_fdre_C_D)         0.120     1.601    U_GPOA/U_APB_Intf/PRDATA_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_FndController_Periph/U_APB_Intf_FndController/slv_reg2_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FndController_Periph/U_APB_Intf_FndController/PRDATA_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        0.564     1.447    U_FndController_Periph/U_APB_Intf_FndController/clk_IBUF_BUFG
    SLICE_X53Y11         FDCE                                         r  U_FndController_Periph/U_APB_Intf_FndController/slv_reg2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y11         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  U_FndController_Periph/U_APB_Intf_FndController/slv_reg2_reg[10]/Q
                         net (fo=1, routed)           0.087     1.675    U_FndController_Periph/U_APB_Intf_FndController/slv_reg2[10]
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.045     1.720 r  U_FndController_Periph/U_APB_Intf_FndController/PRDATA[10]_i_1__1/O
                         net (fo=1, routed)           0.000     1.720    U_FndController_Periph/U_APB_Intf_FndController/p_0_in[10]
    SLICE_X52Y11         FDRE                                         r  U_FndController_Periph/U_APB_Intf_FndController/PRDATA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        0.835     1.962    U_FndController_Periph/U_APB_Intf_FndController/clk_IBUF_BUFG
    SLICE_X52Y11         FDRE                                         r  U_FndController_Periph/U_APB_Intf_FndController/PRDATA_reg[10]/C
                         clock pessimism             -0.502     1.460    
    SLICE_X52Y11         FDRE (Hold_fdre_C_D)         0.120     1.580    U_FndController_Periph/U_APB_Intf_FndController/PRDATA_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3    U_RAM/mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X50Y11   U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X50Y11   U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X50Y15   U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X50Y16   U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X52Y17   U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X60Y18   U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X49Y12   U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[16]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X52Y12   U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[17]/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y24   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y24   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y24   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y24   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y24   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y24   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y24   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y24   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y25   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y25   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y20   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y20   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y20   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y27   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y27   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y27   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y27   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y29   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y29   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y29   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMB/CLK



