{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1589085714005 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589085714005 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 10 00:41:53 2020 " "Processing started: Sun May 10 00:41:53 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589085714005 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1589085714005 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cunit -c cunit --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off cunit -c cunit --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1589085714005 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1589085714270 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1589085714270 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cunit.v(25) " "Verilog HDL warning at cunit.v(25): extended using \"x\" or \"z\"" {  } { { "cunit.v" "" { Text "D:/CompArch/cunit/cunit.v" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1589085722799 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cunit.v(26) " "Verilog HDL warning at cunit.v(26): extended using \"x\" or \"z\"" {  } { { "cunit.v" "" { Text "D:/CompArch/cunit/cunit.v" 26 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1589085722799 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cunit.v(27) " "Verilog HDL warning at cunit.v(27): extended using \"x\" or \"z\"" {  } { { "cunit.v" "" { Text "D:/CompArch/cunit/cunit.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1589085722799 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cunit.v(28) " "Verilog HDL warning at cunit.v(28): extended using \"x\" or \"z\"" {  } { { "cunit.v" "" { Text "D:/CompArch/cunit/cunit.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1589085722799 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cunit.v(29) " "Verilog HDL warning at cunit.v(29): extended using \"x\" or \"z\"" {  } { { "cunit.v" "" { Text "D:/CompArch/cunit/cunit.v" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1589085722799 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cunit.v(30) " "Verilog HDL warning at cunit.v(30): extended using \"x\" or \"z\"" {  } { { "cunit.v" "" { Text "D:/CompArch/cunit/cunit.v" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1589085722799 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cunit.v(31) " "Verilog HDL warning at cunit.v(31): extended using \"x\" or \"z\"" {  } { { "cunit.v" "" { Text "D:/CompArch/cunit/cunit.v" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1589085722800 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cunit.v(32) " "Verilog HDL warning at cunit.v(32): extended using \"x\" or \"z\"" {  } { { "cunit.v" "" { Text "D:/CompArch/cunit/cunit.v" 32 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1589085722800 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cunit.v(37) " "Verilog HDL warning at cunit.v(37): extended using \"x\" or \"z\"" {  } { { "cunit.v" "" { Text "D:/CompArch/cunit/cunit.v" 37 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1589085722800 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cunit.v(38) " "Verilog HDL warning at cunit.v(38): extended using \"x\" or \"z\"" {  } { { "cunit.v" "" { Text "D:/CompArch/cunit/cunit.v" 38 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1589085722800 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cunit.v(39) " "Verilog HDL warning at cunit.v(39): extended using \"x\" or \"z\"" {  } { { "cunit.v" "" { Text "D:/CompArch/cunit/cunit.v" 39 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1589085722800 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cunit.v(42) " "Verilog HDL warning at cunit.v(42): extended using \"x\" or \"z\"" {  } { { "cunit.v" "" { Text "D:/CompArch/cunit/cunit.v" 42 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1589085722800 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cunit.v(43) " "Verilog HDL warning at cunit.v(43): extended using \"x\" or \"z\"" {  } { { "cunit.v" "" { Text "D:/CompArch/cunit/cunit.v" 43 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1589085722800 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cunit.v(44) " "Verilog HDL warning at cunit.v(44): extended using \"x\" or \"z\"" {  } { { "cunit.v" "" { Text "D:/CompArch/cunit/cunit.v" 44 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1589085722800 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cunit.v(45) " "Verilog HDL warning at cunit.v(45): extended using \"x\" or \"z\"" {  } { { "cunit.v" "" { Text "D:/CompArch/cunit/cunit.v" 45 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1589085722800 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cunit.v(46) " "Verilog HDL warning at cunit.v(46): extended using \"x\" or \"z\"" {  } { { "cunit.v" "" { Text "D:/CompArch/cunit/cunit.v" 46 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1589085722800 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cunit.v(47) " "Verilog HDL warning at cunit.v(47): extended using \"x\" or \"z\"" {  } { { "cunit.v" "" { Text "D:/CompArch/cunit/cunit.v" 47 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1589085722800 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cunit.v(48) " "Verilog HDL warning at cunit.v(48): extended using \"x\" or \"z\"" {  } { { "cunit.v" "" { Text "D:/CompArch/cunit/cunit.v" 48 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1589085722800 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cunit.v(49) " "Verilog HDL warning at cunit.v(49): extended using \"x\" or \"z\"" {  } { { "cunit.v" "" { Text "D:/CompArch/cunit/cunit.v" 49 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1589085722800 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cunit.v(56) " "Verilog HDL warning at cunit.v(56): extended using \"x\" or \"z\"" {  } { { "cunit.v" "" { Text "D:/CompArch/cunit/cunit.v" 56 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1589085722800 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cunit.v(57) " "Verilog HDL warning at cunit.v(57): extended using \"x\" or \"z\"" {  } { { "cunit.v" "" { Text "D:/CompArch/cunit/cunit.v" 57 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1589085722800 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cunit.v(61) " "Verilog HDL warning at cunit.v(61): extended using \"x\" or \"z\"" {  } { { "cunit.v" "" { Text "D:/CompArch/cunit/cunit.v" 61 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1589085722800 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cunit.v(62) " "Verilog HDL warning at cunit.v(62): extended using \"x\" or \"z\"" {  } { { "cunit.v" "" { Text "D:/CompArch/cunit/cunit.v" 62 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1589085722800 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cunit.v(66) " "Verilog HDL warning at cunit.v(66): extended using \"x\" or \"z\"" {  } { { "cunit.v" "" { Text "D:/CompArch/cunit/cunit.v" 66 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1589085722800 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cunit.v(67) " "Verilog HDL warning at cunit.v(67): extended using \"x\" or \"z\"" {  } { { "cunit.v" "" { Text "D:/CompArch/cunit/cunit.v" 67 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1589085722800 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cunit.v(68) " "Verilog HDL warning at cunit.v(68): extended using \"x\" or \"z\"" {  } { { "cunit.v" "" { Text "D:/CompArch/cunit/cunit.v" 68 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1589085722801 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cunit.v(69) " "Verilog HDL warning at cunit.v(69): extended using \"x\" or \"z\"" {  } { { "cunit.v" "" { Text "D:/CompArch/cunit/cunit.v" 69 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1589085722801 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cunit.v(70) " "Verilog HDL warning at cunit.v(70): extended using \"x\" or \"z\"" {  } { { "cunit.v" "" { Text "D:/CompArch/cunit/cunit.v" 70 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1589085722801 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cunit.v(71) " "Verilog HDL warning at cunit.v(71): extended using \"x\" or \"z\"" {  } { { "cunit.v" "" { Text "D:/CompArch/cunit/cunit.v" 71 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1589085722801 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cunit.v(72) " "Verilog HDL warning at cunit.v(72): extended using \"x\" or \"z\"" {  } { { "cunit.v" "" { Text "D:/CompArch/cunit/cunit.v" 72 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1589085722801 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cunit.v(78) " "Verilog HDL warning at cunit.v(78): extended using \"x\" or \"z\"" {  } { { "cunit.v" "" { Text "D:/CompArch/cunit/cunit.v" 78 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1589085722801 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cunit.v(79) " "Verilog HDL warning at cunit.v(79): extended using \"x\" or \"z\"" {  } { { "cunit.v" "" { Text "D:/CompArch/cunit/cunit.v" 79 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1589085722801 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cunit.v(83) " "Verilog HDL warning at cunit.v(83): extended using \"x\" or \"z\"" {  } { { "cunit.v" "" { Text "D:/CompArch/cunit/cunit.v" 83 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1589085722801 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cunit.v(84) " "Verilog HDL warning at cunit.v(84): extended using \"x\" or \"z\"" {  } { { "cunit.v" "" { Text "D:/CompArch/cunit/cunit.v" 84 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1589085722801 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cunit.v(88) " "Verilog HDL warning at cunit.v(88): extended using \"x\" or \"z\"" {  } { { "cunit.v" "" { Text "D:/CompArch/cunit/cunit.v" 88 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1589085722801 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cunit.v(89) " "Verilog HDL warning at cunit.v(89): extended using \"x\" or \"z\"" {  } { { "cunit.v" "" { Text "D:/CompArch/cunit/cunit.v" 89 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1589085722801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cunit.v 1 1 " "Found 1 design units, including 1 entities, in source file cunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 cunit " "Found entity 1: cunit" {  } { { "cunit.v" "" { Text "D:/CompArch/cunit/cunit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589085722802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589085722802 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cunit " "Elaborating entity \"cunit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1589085722823 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/CompArch/cunit/output_files/cunit.map.smsg " "Generated suppressed messages file D:/CompArch/cunit/output_files/cunit.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1589085722973 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4719 " "Peak virtual memory: 4719 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589085722998 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 10 00:42:02 2020 " "Processing ended: Sun May 10 00:42:02 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589085722998 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589085722998 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589085722998 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1589085722998 ""}
