{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1467151905156 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1467151905160 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 29 07:11:44 2016 " "Processing started: Wed Jun 29 07:11:44 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1467151905160 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1467151905160 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SIMPLE -c SIMPLE " "Command: quartus_map --read_settings_files=on --write_settings_files=off SIMPLE -c SIMPLE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1467151905161 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1467151905450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram01.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram01.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram01-SYN " "Found design unit 1: ram01-SYN" {  } { { "ram01.vhd" "" { Text "/home/014/a0147801/hard3/ram01.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467151906091 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram01 " "Found entity 1: ram01" {  } { { "ram01.vhd" "" { Text "/home/014/a0147801/hard3/ram01.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467151906091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467151906091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SIMPLE.bdf 1 1 " "Found 1 design units, including 1 entities, in source file SIMPLE.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SIMPLE " "Found entity 1: SIMPLE" {  } { { "SIMPLE.bdf" "" { Schematic "/home/014/a0147801/hard3/SIMPLE.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467151906096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467151906096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.v" "" { Text "/home/014/a0147801/hard3/pc.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467151906102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467151906102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "/home/014/a0147801/hard3/alu.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467151906110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467151906110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "/home/014/a0147801/hard3/shifter.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467151906116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467151906116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.v 1 1 " "Found 1 design units, including 1 entities, in source file ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 ir " "Found entity 1: ir" {  } { { "ir.v" "" { Text "/home/014/a0147801/hard3/ir.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467151906122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467151906122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf.v 1 1 " "Found 1 design units, including 1 entities, in source file rf.v" { { "Info" "ISGN_ENTITY_NAME" "1 rf " "Found entity 1: rf" {  } { { "rf.v" "" { Text "/home/014/a0147801/hard3/rf.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467151906128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467151906128 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "szcv.v(11) " "Verilog HDL information at szcv.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "szcv.v" "" { Text "/home/014/a0147801/hard3/szcv.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1467151906133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "szcv.v 1 1 " "Found 1 design units, including 1 entities, in source file szcv.v" { { "Info" "ISGN_ENTITY_NAME" "1 szcv " "Found entity 1: szcv" {  } { { "szcv.v" "" { Text "/home/014/a0147801/hard3/szcv.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467151906134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467151906134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "/home/014/a0147801/hard3/control_unit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467151906139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467151906139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/7seg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/7seg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 7seg " "Found entity 1: 7seg" {  } { { "output_files/7seg.bdf" "" { Schematic "/home/014/a0147801/hard3/output_files/7seg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467151906144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467151906144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "/home/014/a0147801/hard3/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467151906150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467151906150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul1.v 1 1 " "Found 1 design units, including 1 entities, in source file mul1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul1 " "Found entity 1: mul1" {  } { { "mul1.v" "" { Text "/home/014/a0147801/hard3/mul1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467151906156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467151906156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calc.v 1 1 " "Found 1 design units, including 1 entities, in source file calc.v" { { "Info" "ISGN_ENTITY_NAME" "1 calc " "Found entity 1: calc" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467151906163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467151906163 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "rab.v(11) " "Verilog HDL information at rab.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "rab.v" "" { Text "/home/014/a0147801/hard3/rab.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1467151906168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rab.v 1 1 " "Found 1 design units, including 1 entities, in source file rab.v" { { "Info" "ISGN_ENTITY_NAME" "1 rab " "Found entity 1: rab" {  } { { "rab.v" "" { Text "/home/014/a0147801/hard3/rab.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467151906169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467151906169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul4.v 1 1 " "Found 1 design units, including 1 entities, in source file mul4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul4 " "Found entity 1: mul4" {  } { { "mul4.v" "" { Text "/home/014/a0147801/hard3/mul4.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467151906175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467151906175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul5.v 1 1 " "Found 1 design units, including 1 entities, in source file mul5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul5 " "Found entity 1: mul5" {  } { { "mul5.v" "" { Text "/home/014/a0147801/hard3/mul5.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467151906180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467151906180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file out_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_reg " "Found entity 1: out_reg" {  } { { "out_reg.v" "" { Text "/home/014/a0147801/hard3/out_reg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467151906186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467151906186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul6.v 1 1 " "Found 1 design units, including 1 entities, in source file mul6.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul6 " "Found entity 1: mul6" {  } { { "mul6.v" "" { Text "/home/014/a0147801/hard3/mul6.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467151906192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467151906192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file phase_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 phase_counter " "Found entity 1: phase_counter" {  } { { "phase_counter.v" "" { Text "/home/014/a0147801/hard3/phase_counter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467151906196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467151906196 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SIMPLE " "Elaborating entity \"SIMPLE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1467151906292 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "SIMPLE.bdf" "" { Schematic "/home/014/a0147801/hard3/SIMPLE.bdf" { { 176 1784 1896 176 "" "" } { 168 1896 1896 176 "" "" } { 192 1808 1896 192 "" "" } { 184 1896 1896 192 "" "" } { 344 1848 1896 344 "" "" } { 344 1896 1896 352 "" "" } { 416 1792 1872 416 "" "" } { 416 1872 1872 488 "" "" } { 432 1784 1864 432 "" "" } { 432 1864 1864 496 "" "" } { 496 1864 1896 496 "" "" } { 496 1896 1896 504 "" "" } { 440 1776 1856 440 "" "" } { 440 1856 1856 520 "" "" } { 448 1768 1840 448 "" "" } { 448 1840 1840 536 "" "" } { 464 1760 1824 464 "" "" } { 688 1808 1896 688 "" "" } { 680 1896 1896 688 "" "" } { 464 1824 1824 664 "" "" } { 440 1624 1760 456 "d\[12\]" "" } { 512 1624 1760 528 "d\[15\]" "" } { 152 1768 1768 168 "" "" } { 176 1784 1784 192 "" "" } { 192 1808 1808 216 "" "" } { 200 1624 1808 216 "d\[2\]" "" } { 200 1896 1896 240 "" "" } { 224 1624 1896 240 "d\[3\]" "" } { 264 1896 1896 320 "" "" } { 248 1624 1896 264 "d\[4\]" "" } { 272 1624 1880 288 "d\[5\]" "" } { 288 1880 1880 336 "" "" } { 312 1848 1848 344 "" "" } { 296 1624 1848 312 "d\[6\]" "" } { 336 1824 1824 368 "" "" } { 360 1792 1792 416 "" "" } { 344 1624 1792 360 "d\[8\]" "" } { 384 1784 1784 432 "" "" } { 368 1624 1784 384 "d\[9\]" "" } { 408 1776 1776 440 "" "" } { 392 1624 1776 408 "d\[10\]" "" } { 432 1768 1768 448 "" "" } { 416 1624 1768 432 "d\[11\]" "" } { 456 1760 1760 464 "" "" } { 480 1808 1808 688 "" "" } { 464 1624 1808 480 "d\[13\]" "" } { 504 1792 1792 696 "" "" } { 528 1760 1760 712 "" "" } { 176 1624 1784 192 "d\[1\]" "" } { 240 1624 1624 264 "" "" } { 264 1624 1624 288 "" "" } { 288 1624 1624 312 "" "" } { 312 1624 1624 336 "" "" } { 336 1624 1624 360 "" "" } { 360 1624 1624 384 "" "" } { 384 1624 1624 408 "" "" } { 408 1624 1624 432 "" "" } { 432 1624 1624 456 "" "" } { 456 1624 1624 480 "" "" } { 480 1624 1624 504 "" "" } { 504 1624 1624 528 "" "" } { 152 1624 1624 168 "" "" } { 168 1624 1624 192 "" "" } { 192 1624 1624 216 "" "" } { 216 1624 1624 240 "" "" } { 664 1824 1896 664 "" "" } { 696 1792 1896 696 "" "" } { 712 1760 1896 712 "" "" } { 488 1624 1792 504 "d\[14\]" "" } { 488 1872 1896 488 "" "" } { 520 1856 1896 520 "" "" } { 536 1840 1896 536 "" "" } { 320 1624 1824 336 "d\[7\]" "" } { 336 1880 1896 336 "" "" } { 368 1824 1896 368 "" "" } { 152 1624 1768 168 "d\[0\]" "" } { 152 1768 1896 152 "" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Quartus II" 0 -1 1467151906307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7seg 7seg:inst7 " "Elaborating entity \"7seg\" for hierarchy \"7seg:inst7\"" {  } { { "SIMPLE.bdf" "inst7" { Schematic "/home/014/a0147801/hard3/SIMPLE.bdf" { { 120 1896 2048 280 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467151906325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram01 ram01:ram1 " "Elaborating entity \"ram01\" for hierarchy \"ram01:ram1\"" {  } { { "SIMPLE.bdf" "ram1" { Schematic "/home/014/a0147801/hard3/SIMPLE.bdf" { { 120 600 816 248 "ram1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467151906331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram01:ram1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram01:ram1\|altsyncram:altsyncram_component\"" {  } { { "ram01.vhd" "altsyncram_component" { Text "/home/014/a0147801/hard3/ram01.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467151906446 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram01:ram1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram01:ram1\|altsyncram:altsyncram_component\"" {  } { { "ram01.vhd" "" { Text "/home/014/a0147801/hard3/ram01.vhd" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467151906452 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram01:ram1\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram01:ram1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467151906452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467151906452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../SIMPLE.mif " "Parameter \"init_file\" = \"../SIMPLE.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467151906452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467151906452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467151906452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467151906452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467151906452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467151906452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467151906452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467151906452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467151906452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467151906452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467151906452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467151906452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467151906452 ""}  } { { "ram01.vhd" "" { Text "/home/014/a0147801/hard3/ram01.vhd" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1467151906452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f9d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f9d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f9d1 " "Found entity 1: altsyncram_f9d1" {  } { { "db/altsyncram_f9d1.tdf" "" { Text "/home/014/a0147801/hard3/db/altsyncram_f9d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467151906528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467151906528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f9d1 ram01:ram1\|altsyncram:altsyncram_component\|altsyncram_f9d1:auto_generated " "Elaborating entity \"altsyncram_f9d1\" for hierarchy \"ram01:ram1\|altsyncram:altsyncram_component\|altsyncram_f9d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467151906530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:pc1 " "Elaborating entity \"pc\" for hierarchy \"pc:pc1\"" {  } { { "SIMPLE.bdf" "pc1" { Schematic "/home/014/a0147801/hard3/SIMPLE.bdf" { { 104 160 352 216 "pc1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467151906539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul5 mul5:mul5 " "Elaborating entity \"mul5\" for hierarchy \"mul5:mul5\"" {  } { { "SIMPLE.bdf" "mul5" { Schematic "/home/014/a0147801/hard3/SIMPLE.bdf" { { 104 -144 80 216 "mul5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467151906543 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mul5.v(14) " "Verilog HDL Case Statement information at mul5.v(14): all case item expressions in this case statement are onehot" {  } { { "mul5.v" "" { Text "/home/014/a0147801/hard3/mul5.v" 14 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1467151906545 "|SIMPLE|mul5:mul5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_pc mul5.v(14) " "Verilog HDL Always Construct warning at mul5.v(14): inferring latch(es) for variable \"next_pc\", which holds its previous value in one or more paths through the always construct" {  } { { "mul5.v" "" { Text "/home/014/a0147801/hard3/mul5.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1467151906546 "|SIMPLE|mul5:mul5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pc\[0\] mul5.v(14) " "Inferred latch for \"next_pc\[0\]\" at mul5.v(14)" {  } { { "mul5.v" "" { Text "/home/014/a0147801/hard3/mul5.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467151906546 "|SIMPLE|mul5:mul5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pc\[1\] mul5.v(14) " "Inferred latch for \"next_pc\[1\]\" at mul5.v(14)" {  } { { "mul5.v" "" { Text "/home/014/a0147801/hard3/mul5.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467151906546 "|SIMPLE|mul5:mul5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pc\[2\] mul5.v(14) " "Inferred latch for \"next_pc\[2\]\" at mul5.v(14)" {  } { { "mul5.v" "" { Text "/home/014/a0147801/hard3/mul5.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467151906546 "|SIMPLE|mul5:mul5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pc\[3\] mul5.v(14) " "Inferred latch for \"next_pc\[3\]\" at mul5.v(14)" {  } { { "mul5.v" "" { Text "/home/014/a0147801/hard3/mul5.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467151906546 "|SIMPLE|mul5:mul5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pc\[4\] mul5.v(14) " "Inferred latch for \"next_pc\[4\]\" at mul5.v(14)" {  } { { "mul5.v" "" { Text "/home/014/a0147801/hard3/mul5.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467151906546 "|SIMPLE|mul5:mul5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pc\[5\] mul5.v(14) " "Inferred latch for \"next_pc\[5\]\" at mul5.v(14)" {  } { { "mul5.v" "" { Text "/home/014/a0147801/hard3/mul5.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467151906546 "|SIMPLE|mul5:mul5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pc\[6\] mul5.v(14) " "Inferred latch for \"next_pc\[6\]\" at mul5.v(14)" {  } { { "mul5.v" "" { Text "/home/014/a0147801/hard3/mul5.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467151906546 "|SIMPLE|mul5:mul5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pc\[7\] mul5.v(14) " "Inferred latch for \"next_pc\[7\]\" at mul5.v(14)" {  } { { "mul5.v" "" { Text "/home/014/a0147801/hard3/mul5.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467151906546 "|SIMPLE|mul5:mul5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pc\[8\] mul5.v(14) " "Inferred latch for \"next_pc\[8\]\" at mul5.v(14)" {  } { { "mul5.v" "" { Text "/home/014/a0147801/hard3/mul5.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467151906547 "|SIMPLE|mul5:mul5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pc\[9\] mul5.v(14) " "Inferred latch for \"next_pc\[9\]\" at mul5.v(14)" {  } { { "mul5.v" "" { Text "/home/014/a0147801/hard3/mul5.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467151906547 "|SIMPLE|mul5:mul5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pc\[10\] mul5.v(14) " "Inferred latch for \"next_pc\[10\]\" at mul5.v(14)" {  } { { "mul5.v" "" { Text "/home/014/a0147801/hard3/mul5.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467151906547 "|SIMPLE|mul5:mul5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pc\[11\] mul5.v(14) " "Inferred latch for \"next_pc\[11\]\" at mul5.v(14)" {  } { { "mul5.v" "" { Text "/home/014/a0147801/hard3/mul5.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467151906547 "|SIMPLE|mul5:mul5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:adder " "Elaborating entity \"adder\" for hierarchy \"adder:adder\"" {  } { { "SIMPLE.bdf" "adder" { Schematic "/home/014/a0147801/hard3/SIMPLE.bdf" { { -8 160 328 72 "adder" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467151906550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir ir:ir1 " "Elaborating entity \"ir\" for hierarchy \"ir:ir1\"" {  } { { "SIMPLE.bdf" "ir1" { Schematic "/home/014/a0147801/hard3/SIMPLE.bdf" { { 288 904 1016 480 "ir1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467151906554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phase_counter phase_counter:inst27 " "Elaborating entity \"phase_counter\" for hierarchy \"phase_counter:inst27\"" {  } { { "SIMPLE.bdf" "inst27" { Schematic "/home/014/a0147801/hard3/SIMPLE.bdf" { { -72 992 1224 40 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467151906559 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "phase_counter.v(15) " "Verilog HDL Case Statement information at phase_counter.v(15): all case item expressions in this case statement are onehot" {  } { { "phase_counter.v" "" { Text "/home/014/a0147801/hard3/phase_counter.v" 15 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1467151906561 "|SIMPLE|phase_counter:inst27"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul4 mul4:inst21 " "Elaborating entity \"mul4\" for hierarchy \"mul4:inst21\"" {  } { { "SIMPLE.bdf" "inst21" { Schematic "/home/014/a0147801/hard3/SIMPLE.bdf" { { 1240 760 968 1352 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467151906564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calc calc:calc1 " "Elaborating entity \"calc\" for hierarchy \"calc:calc1\"" {  } { { "SIMPLE.bdf" "calc1" { Schematic "/home/014/a0147801/hard3/SIMPLE.bdf" { { 1024 1144 1256 1208 "calc1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467151906569 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "s2 calc.v(24) " "Verilog HDL warning at calc.v(24): object s2 used but never assigned" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 24 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1467151906574 "|SIMPLE|calc:calc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "z2 calc.v(24) " "Verilog HDL warning at calc.v(24): object z2 used but never assigned" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 24 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1467151906574 "|SIMPLE|calc:calc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "shift calc.v(27) " "Verilog HDL warning at calc.v(27): object shift used but never assigned" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 27 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1467151906574 "|SIMPLE|calc:calc1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "calc.v(97) " "Verilog HDL Case Statement warning at calc.v(97): incomplete case statement has no default case item" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 97 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1467151906574 "|SIMPLE|calc:calc1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result1 calc.v(32) " "Verilog HDL Always Construct warning at calc.v(32): inferring latch(es) for variable \"result1\", which holds its previous value in one or more paths through the always construct" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1467151906575 "|SIMPLE|calc:calc1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x calc.v(32) " "Verilog HDL Always Construct warning at calc.v(32): inferring latch(es) for variable \"x\", which holds its previous value in one or more paths through the always construct" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1467151906575 "|SIMPLE|calc:calc1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c1 calc.v(32) " "Verilog HDL Always Construct warning at calc.v(32): inferring latch(es) for variable \"c1\", which holds its previous value in one or more paths through the always construct" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1467151906575 "|SIMPLE|calc:calc1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "s1 calc.v(32) " "Verilog HDL Always Construct warning at calc.v(32): inferring latch(es) for variable \"s1\", which holds its previous value in one or more paths through the always construct" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1467151906575 "|SIMPLE|calc:calc1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "z1 calc.v(32) " "Verilog HDL Always Construct warning at calc.v(32): inferring latch(es) for variable \"z1\", which holds its previous value in one or more paths through the always construct" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1467151906575 "|SIMPLE|calc:calc1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "v1 calc.v(32) " "Verilog HDL Always Construct warning at calc.v(32): inferring latch(es) for variable \"v1\", which holds its previous value in one or more paths through the always construct" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1467151906575 "|SIMPLE|calc:calc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 calc.v(128) " "Verilog HDL assignment warning at calc.v(128): truncated value with size 17 to match size of target (16)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467151906576 "|SIMPLE|calc:calc1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "calc.v(109) " "Verilog HDL Case Statement warning at calc.v(109): incomplete case statement has no default case item" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 109 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1467151906576 "|SIMPLE|calc:calc1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "work0 calc.v(109) " "Verilog HDL Always Construct warning at calc.v(109): inferring latch(es) for variable \"work0\", which holds its previous value in one or more paths through the always construct" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 109 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1467151906576 "|SIMPLE|calc:calc1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "work1 calc.v(109) " "Verilog HDL Always Construct warning at calc.v(109): inferring latch(es) for variable \"work1\", which holds its previous value in one or more paths through the always construct" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 109 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1467151906576 "|SIMPLE|calc:calc1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "work2 calc.v(109) " "Verilog HDL Always Construct warning at calc.v(109): inferring latch(es) for variable \"work2\", which holds its previous value in one or more paths through the always construct" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 109 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1467151906577 "|SIMPLE|calc:calc1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result2 calc.v(109) " "Verilog HDL Always Construct warning at calc.v(109): inferring latch(es) for variable \"result2\", which holds its previous value in one or more paths through the always construct" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 109 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1467151906577 "|SIMPLE|calc:calc1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c2 calc.v(109) " "Verilog HDL Always Construct warning at calc.v(109): inferring latch(es) for variable \"c2\", which holds its previous value in one or more paths through the always construct" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 109 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1467151906577 "|SIMPLE|calc:calc1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "v2 calc.v(109) " "Verilog HDL Always Construct warning at calc.v(109): inferring latch(es) for variable \"v2\", which holds its previous value in one or more paths through the always construct" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 109 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1467151906577 "|SIMPLE|calc:calc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "shift 0 calc.v(27) " "Net \"shift\" at calc.v(27) has no driver or initial value, using a default initial value '0'" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1467151906577 "|SIMPLE|calc:calc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "s2 0 calc.v(24) " "Net \"s2\" at calc.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1467151906577 "|SIMPLE|calc:calc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "z2 0 calc.v(24) " "Net \"z2\" at calc.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1467151906578 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result2\[0\] calc.v(109) " "Inferred latch for \"result2\[0\]\" at calc.v(109)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467151906578 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result2\[1\] calc.v(109) " "Inferred latch for \"result2\[1\]\" at calc.v(109)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467151906578 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result2\[2\] calc.v(109) " "Inferred latch for \"result2\[2\]\" at calc.v(109)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467151906578 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result2\[3\] calc.v(109) " "Inferred latch for \"result2\[3\]\" at calc.v(109)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467151906578 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result2\[4\] calc.v(109) " "Inferred latch for \"result2\[4\]\" at calc.v(109)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467151906578 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result2\[5\] calc.v(109) " "Inferred latch for \"result2\[5\]\" at calc.v(109)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467151906578 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result2\[6\] calc.v(109) " "Inferred latch for \"result2\[6\]\" at calc.v(109)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467151906578 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result2\[7\] calc.v(109) " "Inferred latch for \"result2\[7\]\" at calc.v(109)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467151906579 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result2\[8\] calc.v(109) " "Inferred latch for \"result2\[8\]\" at calc.v(109)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467151906579 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result2\[9\] calc.v(109) " "Inferred latch for \"result2\[9\]\" at calc.v(109)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467151906579 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result2\[10\] calc.v(109) " "Inferred latch for \"result2\[10\]\" at calc.v(109)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467151906579 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result2\[11\] calc.v(109) " "Inferred latch for \"result2\[11\]\" at calc.v(109)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467151906579 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result2\[12\] calc.v(109) " "Inferred latch for \"result2\[12\]\" at calc.v(109)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467151906579 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result2\[13\] calc.v(109) " "Inferred latch for \"result2\[13\]\" at calc.v(109)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467151906579 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result2\[14\] calc.v(109) " "Inferred latch for \"result2\[14\]\" at calc.v(109)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467151906580 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result2\[15\] calc.v(109) " "Inferred latch for \"result2\[15\]\" at calc.v(109)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467151906580 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[0\] calc.v(32) " "Inferred latch for \"result1\[0\]\" at calc.v(32)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467151906580 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[1\] calc.v(32) " "Inferred latch for \"result1\[1\]\" at calc.v(32)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467151906580 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[2\] calc.v(32) " "Inferred latch for \"result1\[2\]\" at calc.v(32)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467151906580 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[3\] calc.v(32) " "Inferred latch for \"result1\[3\]\" at calc.v(32)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467151906580 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[4\] calc.v(32) " "Inferred latch for \"result1\[4\]\" at calc.v(32)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467151906580 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[5\] calc.v(32) " "Inferred latch for \"result1\[5\]\" at calc.v(32)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467151906581 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[6\] calc.v(32) " "Inferred latch for \"result1\[6\]\" at calc.v(32)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467151906581 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[7\] calc.v(32) " "Inferred latch for \"result1\[7\]\" at calc.v(32)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467151906581 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[8\] calc.v(32) " "Inferred latch for \"result1\[8\]\" at calc.v(32)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467151906581 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[9\] calc.v(32) " "Inferred latch for \"result1\[9\]\" at calc.v(32)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467151906581 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[10\] calc.v(32) " "Inferred latch for \"result1\[10\]\" at calc.v(32)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467151906581 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[11\] calc.v(32) " "Inferred latch for \"result1\[11\]\" at calc.v(32)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467151906581 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[12\] calc.v(32) " "Inferred latch for \"result1\[12\]\" at calc.v(32)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467151906582 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[13\] calc.v(32) " "Inferred latch for \"result1\[13\]\" at calc.v(32)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467151906582 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[14\] calc.v(32) " "Inferred latch for \"result1\[14\]\" at calc.v(32)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467151906582 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[15\] calc.v(32) " "Inferred latch for \"result1\[15\]\" at calc.v(32)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467151906582 "|SIMPLE|calc:calc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rab rab:inst19 " "Elaborating entity \"rab\" for hierarchy \"rab:inst19\"" {  } { { "SIMPLE.bdf" "inst19" { Schematic "/home/014/a0147801/hard3/SIMPLE.bdf" { { 776 1096 1240 968 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467151906585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul1 mul1:inst25 " "Elaborating entity \"mul1\" for hierarchy \"mul1:inst25\"" {  } { { "SIMPLE.bdf" "inst25" { Schematic "/home/014/a0147801/hard3/SIMPLE.bdf" { { 600 936 1128 680 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467151906590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rf rf:registerfile " "Elaborating entity \"rf\" for hierarchy \"rf:registerfile\"" {  } { { "SIMPLE.bdf" "registerfile" { Schematic "/home/014/a0147801/hard3/SIMPLE.bdf" { { 616 528 744 760 "registerfile" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467151906594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_reg out_reg:inst " "Elaborating entity \"out_reg\" for hierarchy \"out_reg:inst\"" {  } { { "SIMPLE.bdf" "inst" { Schematic "/home/014/a0147801/hard3/SIMPLE.bdf" { { 776 1504 1672 888 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467151906607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul6 mul6:inst26 " "Elaborating entity \"mul6\" for hierarchy \"mul6:inst26\"" {  } { { "SIMPLE.bdf" "inst26" { Schematic "/home/014/a0147801/hard3/SIMPLE.bdf" { { 600 1496 1664 680 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467151906611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "szcv szcv:inst20 " "Elaborating entity \"szcv\" for hierarchy \"szcv:inst20\"" {  } { { "SIMPLE.bdf" "inst20" { Schematic "/home/014/a0147801/hard3/SIMPLE.bdf" { { 984 688 840 1096 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467151906614 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "szcv_reg szcv.v(8) " "Verilog HDL or VHDL warning at szcv.v(8): object \"szcv_reg\" assigned a value but never read" {  } { { "szcv.v" "" { Text "/home/014/a0147801/hard3/szcv.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1467151906615 "|SIMPLE|szcv:inst20"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mul5:mul5\|next_pc\[0\] " "Latch mul5:mul5\|next_pc\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA phase_counter:inst27\|tmp_out_phase\[4\] " "Ports D and ENA on the latch are fed by the same signal phase_counter:inst27\|tmp_out_phase\[4\]" {  } { { "phase_counter.v" "" { Text "/home/014/a0147801/hard3/phase_counter.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467151907498 ""}  } { { "mul5.v" "" { Text "/home/014/a0147801/hard3/mul5.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467151907498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mul5:mul5\|next_pc\[1\] " "Latch mul5:mul5\|next_pc\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA phase_counter:inst27\|tmp_out_phase\[4\] " "Ports D and ENA on the latch are fed by the same signal phase_counter:inst27\|tmp_out_phase\[4\]" {  } { { "phase_counter.v" "" { Text "/home/014/a0147801/hard3/phase_counter.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467151907498 ""}  } { { "mul5.v" "" { Text "/home/014/a0147801/hard3/mul5.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467151907498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mul5:mul5\|next_pc\[2\] " "Latch mul5:mul5\|next_pc\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA phase_counter:inst27\|tmp_out_phase\[4\] " "Ports D and ENA on the latch are fed by the same signal phase_counter:inst27\|tmp_out_phase\[4\]" {  } { { "phase_counter.v" "" { Text "/home/014/a0147801/hard3/phase_counter.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467151907498 ""}  } { { "mul5.v" "" { Text "/home/014/a0147801/hard3/mul5.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467151907498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mul5:mul5\|next_pc\[3\] " "Latch mul5:mul5\|next_pc\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA phase_counter:inst27\|tmp_out_phase\[4\] " "Ports D and ENA on the latch are fed by the same signal phase_counter:inst27\|tmp_out_phase\[4\]" {  } { { "phase_counter.v" "" { Text "/home/014/a0147801/hard3/phase_counter.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467151907498 ""}  } { { "mul5.v" "" { Text "/home/014/a0147801/hard3/mul5.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467151907498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mul5:mul5\|next_pc\[4\] " "Latch mul5:mul5\|next_pc\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA phase_counter:inst27\|tmp_out_phase\[4\] " "Ports D and ENA on the latch are fed by the same signal phase_counter:inst27\|tmp_out_phase\[4\]" {  } { { "phase_counter.v" "" { Text "/home/014/a0147801/hard3/phase_counter.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467151907499 ""}  } { { "mul5.v" "" { Text "/home/014/a0147801/hard3/mul5.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467151907499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mul5:mul5\|next_pc\[5\] " "Latch mul5:mul5\|next_pc\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA phase_counter:inst27\|tmp_out_phase\[4\] " "Ports D and ENA on the latch are fed by the same signal phase_counter:inst27\|tmp_out_phase\[4\]" {  } { { "phase_counter.v" "" { Text "/home/014/a0147801/hard3/phase_counter.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467151907499 ""}  } { { "mul5.v" "" { Text "/home/014/a0147801/hard3/mul5.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467151907499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mul5:mul5\|next_pc\[6\] " "Latch mul5:mul5\|next_pc\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA phase_counter:inst27\|tmp_out_phase\[4\] " "Ports D and ENA on the latch are fed by the same signal phase_counter:inst27\|tmp_out_phase\[4\]" {  } { { "phase_counter.v" "" { Text "/home/014/a0147801/hard3/phase_counter.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467151907499 ""}  } { { "mul5.v" "" { Text "/home/014/a0147801/hard3/mul5.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467151907499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mul5:mul5\|next_pc\[7\] " "Latch mul5:mul5\|next_pc\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA phase_counter:inst27\|tmp_out_phase\[4\] " "Ports D and ENA on the latch are fed by the same signal phase_counter:inst27\|tmp_out_phase\[4\]" {  } { { "phase_counter.v" "" { Text "/home/014/a0147801/hard3/phase_counter.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467151907499 ""}  } { { "mul5.v" "" { Text "/home/014/a0147801/hard3/mul5.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467151907499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mul5:mul5\|next_pc\[8\] " "Latch mul5:mul5\|next_pc\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA phase_counter:inst27\|tmp_out_phase\[4\] " "Ports D and ENA on the latch are fed by the same signal phase_counter:inst27\|tmp_out_phase\[4\]" {  } { { "phase_counter.v" "" { Text "/home/014/a0147801/hard3/phase_counter.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467151907499 ""}  } { { "mul5.v" "" { Text "/home/014/a0147801/hard3/mul5.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467151907499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mul5:mul5\|next_pc\[9\] " "Latch mul5:mul5\|next_pc\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA phase_counter:inst27\|tmp_out_phase\[4\] " "Ports D and ENA on the latch are fed by the same signal phase_counter:inst27\|tmp_out_phase\[4\]" {  } { { "phase_counter.v" "" { Text "/home/014/a0147801/hard3/phase_counter.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467151907499 ""}  } { { "mul5.v" "" { Text "/home/014/a0147801/hard3/mul5.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467151907499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mul5:mul5\|next_pc\[10\] " "Latch mul5:mul5\|next_pc\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA phase_counter:inst27\|tmp_out_phase\[4\] " "Ports D and ENA on the latch are fed by the same signal phase_counter:inst27\|tmp_out_phase\[4\]" {  } { { "phase_counter.v" "" { Text "/home/014/a0147801/hard3/phase_counter.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467151907500 ""}  } { { "mul5.v" "" { Text "/home/014/a0147801/hard3/mul5.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467151907500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mul5:mul5\|next_pc\[11\] " "Latch mul5:mul5\|next_pc\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA phase_counter:inst27\|tmp_out_phase\[4\] " "Ports D and ENA on the latch are fed by the same signal phase_counter:inst27\|tmp_out_phase\[4\]" {  } { { "phase_counter.v" "" { Text "/home/014/a0147801/hard3/phase_counter.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467151907500 ""}  } { { "mul5.v" "" { Text "/home/014/a0147801/hard3/mul5.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467151907500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calc:calc1\|result1\[0\] " "Latch calc:calc1\|result1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ir:ir1\|ir_out\[7\] " "Ports D and ENA on the latch are fed by the same signal ir:ir1\|ir_out\[7\]" {  } { { "ir.v" "" { Text "/home/014/a0147801/hard3/ir.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467151907500 ""}  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467151907500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calc:calc1\|result1\[1\] " "Latch calc:calc1\|result1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ir:ir1\|ir_out\[7\] " "Ports D and ENA on the latch are fed by the same signal ir:ir1\|ir_out\[7\]" {  } { { "ir.v" "" { Text "/home/014/a0147801/hard3/ir.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467151907500 ""}  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467151907500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calc:calc1\|result1\[2\] " "Latch calc:calc1\|result1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ir:ir1\|ir_out\[7\] " "Ports D and ENA on the latch are fed by the same signal ir:ir1\|ir_out\[7\]" {  } { { "ir.v" "" { Text "/home/014/a0147801/hard3/ir.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467151907500 ""}  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467151907500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calc:calc1\|result1\[3\] " "Latch calc:calc1\|result1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ir:ir1\|ir_out\[7\] " "Ports D and ENA on the latch are fed by the same signal ir:ir1\|ir_out\[7\]" {  } { { "ir.v" "" { Text "/home/014/a0147801/hard3/ir.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467151907500 ""}  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467151907500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calc:calc1\|result1\[4\] " "Latch calc:calc1\|result1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ir:ir1\|ir_out\[7\] " "Ports D and ENA on the latch are fed by the same signal ir:ir1\|ir_out\[7\]" {  } { { "ir.v" "" { Text "/home/014/a0147801/hard3/ir.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467151907501 ""}  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467151907501 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calc:calc1\|result1\[5\] " "Latch calc:calc1\|result1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ir:ir1\|ir_out\[7\] " "Ports D and ENA on the latch are fed by the same signal ir:ir1\|ir_out\[7\]" {  } { { "ir.v" "" { Text "/home/014/a0147801/hard3/ir.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467151907501 ""}  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467151907501 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calc:calc1\|result1\[6\] " "Latch calc:calc1\|result1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ir:ir1\|ir_out\[7\] " "Ports D and ENA on the latch are fed by the same signal ir:ir1\|ir_out\[7\]" {  } { { "ir.v" "" { Text "/home/014/a0147801/hard3/ir.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467151907501 ""}  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467151907501 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calc:calc1\|result1\[7\] " "Latch calc:calc1\|result1\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ir:ir1\|ir_out\[7\] " "Ports D and ENA on the latch are fed by the same signal ir:ir1\|ir_out\[7\]" {  } { { "ir.v" "" { Text "/home/014/a0147801/hard3/ir.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467151907501 ""}  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467151907501 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calc:calc1\|result1\[8\] " "Latch calc:calc1\|result1\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ir:ir1\|ir_out\[7\] " "Ports D and ENA on the latch are fed by the same signal ir:ir1\|ir_out\[7\]" {  } { { "ir.v" "" { Text "/home/014/a0147801/hard3/ir.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467151907501 ""}  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467151907501 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calc:calc1\|result1\[9\] " "Latch calc:calc1\|result1\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ir:ir1\|ir_out\[7\] " "Ports D and ENA on the latch are fed by the same signal ir:ir1\|ir_out\[7\]" {  } { { "ir.v" "" { Text "/home/014/a0147801/hard3/ir.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467151907501 ""}  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467151907501 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calc:calc1\|result1\[10\] " "Latch calc:calc1\|result1\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ir:ir1\|ir_out\[7\] " "Ports D and ENA on the latch are fed by the same signal ir:ir1\|ir_out\[7\]" {  } { { "ir.v" "" { Text "/home/014/a0147801/hard3/ir.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467151907501 ""}  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467151907501 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calc:calc1\|result1\[11\] " "Latch calc:calc1\|result1\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ir:ir1\|ir_out\[7\] " "Ports D and ENA on the latch are fed by the same signal ir:ir1\|ir_out\[7\]" {  } { { "ir.v" "" { Text "/home/014/a0147801/hard3/ir.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467151907502 ""}  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467151907502 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calc:calc1\|result1\[15\] " "Latch calc:calc1\|result1\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ir:ir1\|ir_out\[7\] " "Ports D and ENA on the latch are fed by the same signal ir:ir1\|ir_out\[7\]" {  } { { "ir.v" "" { Text "/home/014/a0147801/hard3/ir.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467151907502 ""}  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467151907502 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calc:calc1\|result1\[14\] " "Latch calc:calc1\|result1\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ir:ir1\|ir_out\[7\] " "Ports D and ENA on the latch are fed by the same signal ir:ir1\|ir_out\[7\]" {  } { { "ir.v" "" { Text "/home/014/a0147801/hard3/ir.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467151907502 ""}  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467151907502 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calc:calc1\|result1\[13\] " "Latch calc:calc1\|result1\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ir:ir1\|ir_out\[7\] " "Ports D and ENA on the latch are fed by the same signal ir:ir1\|ir_out\[7\]" {  } { { "ir.v" "" { Text "/home/014/a0147801/hard3/ir.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467151907502 ""}  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467151907502 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calc:calc1\|result1\[12\] " "Latch calc:calc1\|result1\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ir:ir1\|ir_out\[7\] " "Ports D and ENA on the latch are fed by the same signal ir:ir1\|ir_out\[7\]" {  } { { "ir.v" "" { Text "/home/014/a0147801/hard3/ir.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467151907502 ""}  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467151907502 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name1 VCC " "Pin \"pin_name1\" is stuck at VCC" {  } { { "SIMPLE.bdf" "" { Schematic "/home/014/a0147801/hard3/SIMPLE.bdf" { { -200 1656 1832 -184 "pin_name1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1467151907658 "|SIMPLE|pin_name1"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name2 VCC " "Pin \"pin_name2\" is stuck at VCC" {  } { { "SIMPLE.bdf" "" { Schematic "/home/014/a0147801/hard3/SIMPLE.bdf" { { -160 1648 1824 -144 "pin_name2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1467151907658 "|SIMPLE|pin_name2"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name3 VCC " "Pin \"pin_name3\" is stuck at VCC" {  } { { "SIMPLE.bdf" "" { Schematic "/home/014/a0147801/hard3/SIMPLE.bdf" { { -120 1656 1832 -104 "pin_name3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1467151907658 "|SIMPLE|pin_name3"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name4 VCC " "Pin \"pin_name4\" is stuck at VCC" {  } { { "SIMPLE.bdf" "" { Schematic "/home/014/a0147801/hard3/SIMPLE.bdf" { { -80 1648 1824 -64 "pin_name4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1467151907658 "|SIMPLE|pin_name4"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name5 VCC " "Pin \"pin_name5\" is stuck at VCC" {  } { { "SIMPLE.bdf" "" { Schematic "/home/014/a0147801/hard3/SIMPLE.bdf" { { -40 1656 1832 -24 "pin_name5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1467151907658 "|SIMPLE|pin_name5"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1467151907658 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/014/a0147801/hard3/output_files/SIMPLE.map.smsg " "Generated suppressed messages file /home/014/a0147801/hard3/output_files/SIMPLE.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1467151908250 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1467151908472 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467151908472 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "613 " "Implemented 613 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1467151908611 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1467151908611 ""} { "Info" "ICUT_CUT_TM_LCELLS" "563 " "Implemented 563 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1467151908611 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1467151908611 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1467151908611 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 86 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 86 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "361 " "Peak virtual memory: 361 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1467151908639 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 29 07:11:48 2016 " "Processing ended: Wed Jun 29 07:11:48 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1467151908639 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1467151908639 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1467151908639 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1467151908639 ""}
