
Loading design for application trce from file common_impl1.ncd.
Design name: ci_stim_fpga_wrapper
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-2000ZE
Package:     TQFP100
Performance: 1
Loading device for application trce from file 'xo2c2000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.1.454
Fri Aug 12 14:36:09 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 1 -sphld m -o common_impl1.twr -gui -msgset C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/db/work/promote.xml common_impl1.ncd common_impl1.prf 
Design file:     common_impl1.ncd
Preference file: common_impl1.prf
Device,speed:    LCMXO2-2000ZE,1
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "w_clk" 3.330000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 265.228ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_duty[17]  (from w_clk +)
   Destination:    FF         Data in        r_anode_phase  (to w_clk +)

   Delay:              34.502ns  (26.8% logic, 73.2% route), 10 logic levels.

 Constraint Details:

     34.502ns physical path delay SLICE_65 to SLICE_56 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.570ns CE_SET requirement (totaling 299.730ns) by 265.228ns

 Physical Path Details:

      Data path SLICE_65 to SLICE_56:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955      R9C9B.CLK to       R9C9B.Q0 SLICE_65 (from w_clk)
ROUTE         2     4.231       R9C9B.Q0 to     R10C11D.B1 r_duty[17]
CTOF_DEL    ---     0.923     R10C11D.B1 to     R10C11D.F1 SLICE_117
ROUTE         1     1.002     R10C11D.F1 to     R10C11D.C0 un1_r_duty_19_10
CTOF_DEL    ---     0.923     R10C11D.C0 to     R10C11D.F0 SLICE_117
ROUTE         1     2.198     R10C11D.F0 to      R9C10D.D0 un1_r_duty_19_14
CTOF_DEL    ---     0.923      R9C10D.D0 to      R9C10D.F0 SLICE_113
ROUTE         1     3.265      R9C10D.F0 to      R9C15C.A0 un1_r_duty_19
CTOF_DEL    ---     0.923      R9C15C.A0 to      R9C15C.F0 SLICE_111
ROUTE         3     4.298      R9C15C.F0 to     R10C12A.A1 N_139_1
CTOF_DEL    ---     0.923     R10C12A.A1 to     R10C12A.F1 SLICE_104
ROUTE         7     1.163     R10C12A.F1 to     R10C12B.C0 N_155_2
CTOF_DEL    ---     0.923     R10C12B.C0 to     R10C12B.F0 SLICE_118
ROUTE         4     2.312     R10C12B.F0 to      R9C12C.A1 un1_r_run_state13_6
CTOF_DEL    ---     0.923      R9C12C.A1 to      R9C12C.F1 SLICE_105
ROUTE         5     1.123      R9C12C.F1 to      R9C12C.C0 un1_r_run_state13_10
CTOF_DEL    ---     0.923      R9C12C.C0 to      R9C12C.F0 SLICE_105
ROUTE         2     2.333      R9C12C.F0 to     R10C12A.A0 r_run_state21
CTOF_DEL    ---     0.923     R10C12A.A0 to     R10C12A.F0 SLICE_104
ROUTE         1     3.315     R10C12A.F0 to      R7C12C.CE un1_r_run_state17_1 (to w_clk)
                  --------
                   34.502   (26.8% logic, 73.2% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_65:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     8.811        OSC.OSC to      R9C9B.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_56:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     8.811        OSC.OSC to     R7C12C.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 265.439ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_duty[8]  (from w_clk +)
   Destination:    FF         Data in        r_anode_phase  (to w_clk +)

   Delay:              34.291ns  (27.0% logic, 73.0% route), 10 logic levels.

 Constraint Details:

     34.291ns physical path delay SLICE_60 to SLICE_56 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.570ns CE_SET requirement (totaling 299.730ns) by 265.439ns

 Physical Path Details:

      Data path SLICE_60 to SLICE_56:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R7C10B.CLK to      R7C10B.Q1 SLICE_60 (from w_clk)
ROUTE         2     4.020      R7C10B.Q1 to     R10C11D.A1 r_duty[8]
CTOF_DEL    ---     0.923     R10C11D.A1 to     R10C11D.F1 SLICE_117
ROUTE         1     1.002     R10C11D.F1 to     R10C11D.C0 un1_r_duty_19_10
CTOF_DEL    ---     0.923     R10C11D.C0 to     R10C11D.F0 SLICE_117
ROUTE         1     2.198     R10C11D.F0 to      R9C10D.D0 un1_r_duty_19_14
CTOF_DEL    ---     0.923      R9C10D.D0 to      R9C10D.F0 SLICE_113
ROUTE         1     3.265      R9C10D.F0 to      R9C15C.A0 un1_r_duty_19
CTOF_DEL    ---     0.923      R9C15C.A0 to      R9C15C.F0 SLICE_111
ROUTE         3     4.298      R9C15C.F0 to     R10C12A.A1 N_139_1
CTOF_DEL    ---     0.923     R10C12A.A1 to     R10C12A.F1 SLICE_104
ROUTE         7     1.163     R10C12A.F1 to     R10C12B.C0 N_155_2
CTOF_DEL    ---     0.923     R10C12B.C0 to     R10C12B.F0 SLICE_118
ROUTE         4     2.312     R10C12B.F0 to      R9C12C.A1 un1_r_run_state13_6
CTOF_DEL    ---     0.923      R9C12C.A1 to      R9C12C.F1 SLICE_105
ROUTE         5     1.123      R9C12C.F1 to      R9C12C.C0 un1_r_run_state13_10
CTOF_DEL    ---     0.923      R9C12C.C0 to      R9C12C.F0 SLICE_105
ROUTE         2     2.333      R9C12C.F0 to     R10C12A.A0 r_run_state21
CTOF_DEL    ---     0.923     R10C12A.A0 to     R10C12A.F0 SLICE_104
ROUTE         1     3.315     R10C12A.F0 to      R7C12C.CE un1_r_run_state17_1 (to w_clk)
                  --------
                   34.291   (27.0% logic, 73.0% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_60:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     8.811        OSC.OSC to     R7C10B.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_56:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     8.811        OSC.OSC to     R7C12C.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 265.906ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_duty[17]  (from w_clk +)
   Destination:    FF         Data in        r_duty_cnt[23]  (to w_clk +)

   Delay:              33.962ns  (38.9% logic, 61.1% route), 20 logic levels.

 Constraint Details:

     33.962ns physical path delay SLICE_65 to SLICE_15 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 299.868ns) by 265.906ns

 Physical Path Details:

      Data path SLICE_65 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955      R9C9B.CLK to       R9C9B.Q0 SLICE_65 (from w_clk)
ROUTE         2     4.231       R9C9B.Q0 to     R10C11D.B1 r_duty[17]
CTOF_DEL    ---     0.923     R10C11D.B1 to     R10C11D.F1 SLICE_117
ROUTE         1     1.002     R10C11D.F1 to     R10C11D.C0 un1_r_duty_19_10
CTOF_DEL    ---     0.923     R10C11D.C0 to     R10C11D.F0 SLICE_117
ROUTE         1     2.198     R10C11D.F0 to      R9C10D.D0 un1_r_duty_19_14
CTOF_DEL    ---     0.923      R9C10D.D0 to      R9C10D.F0 SLICE_113
ROUTE         1     3.265      R9C10D.F0 to      R9C15C.A0 un1_r_duty_19
CTOF_DEL    ---     0.923      R9C15C.A0 to      R9C15C.F0 SLICE_111
ROUTE         3     4.298      R9C15C.F0 to     R10C12A.A1 N_139_1
CTOF_DEL    ---     0.923     R10C12A.A1 to     R10C12A.F1 SLICE_104
ROUTE         7     0.926     R10C12A.F1 to     R10C12B.D1 N_155_2
CTOF_DEL    ---     0.923     R10C12B.D1 to     R10C12B.F1 SLICE_118
ROUTE        25     4.817     R10C12B.F1 to      R11C9A.A0 N_155_i
C0TOFCO_DE  ---     2.064      R11C9A.A0 to     R11C9A.FCO SLICE_27
ROUTE         1     0.000     R11C9A.FCO to     R11C9B.FCI r_duty_cnt_cry[0]
FCITOFCO_D  ---     0.317     R11C9B.FCI to     R11C9B.FCO SLICE_26
ROUTE         1     0.000     R11C9B.FCO to     R11C9C.FCI r_duty_cnt_cry[2]
FCITOFCO_D  ---     0.317     R11C9C.FCI to     R11C9C.FCO SLICE_25
ROUTE         1     0.000     R11C9C.FCO to     R11C9D.FCI r_duty_cnt_cry[4]
FCITOFCO_D  ---     0.317     R11C9D.FCI to     R11C9D.FCO SLICE_24
ROUTE         1     0.000     R11C9D.FCO to    R11C10A.FCI r_duty_cnt_cry[6]
FCITOFCO_D  ---     0.317    R11C10A.FCI to    R11C10A.FCO SLICE_23
ROUTE         1     0.000    R11C10A.FCO to    R11C10B.FCI r_duty_cnt_cry[8]
FCITOFCO_D  ---     0.317    R11C10B.FCI to    R11C10B.FCO SLICE_22
ROUTE         1     0.000    R11C10B.FCO to    R11C10C.FCI r_duty_cnt_cry[10]
FCITOFCO_D  ---     0.317    R11C10C.FCI to    R11C10C.FCO SLICE_21
ROUTE         1     0.000    R11C10C.FCO to    R11C10D.FCI r_duty_cnt_cry[12]
FCITOFCO_D  ---     0.317    R11C10D.FCI to    R11C10D.FCO SLICE_20
ROUTE         1     0.000    R11C10D.FCO to    R11C11A.FCI r_duty_cnt_cry[14]
FCITOFCO_D  ---     0.317    R11C11A.FCI to    R11C11A.FCO SLICE_19
ROUTE         1     0.000    R11C11A.FCO to    R11C11B.FCI r_duty_cnt_cry[16]
FCITOFCO_D  ---     0.317    R11C11B.FCI to    R11C11B.FCO SLICE_18
ROUTE         1     0.000    R11C11B.FCO to    R11C11C.FCI r_duty_cnt_cry[18]
FCITOFCO_D  ---     0.317    R11C11C.FCI to    R11C11C.FCO SLICE_17
ROUTE         1     0.000    R11C11C.FCO to    R11C11D.FCI r_duty_cnt_cry[20]
FCITOFCO_D  ---     0.317    R11C11D.FCI to    R11C11D.FCO SLICE_16
ROUTE         1     0.000    R11C11D.FCO to    R11C12A.FCI r_duty_cnt_cry[22]
FCITOF0_DE  ---     1.181    R11C12A.FCI to     R11C12A.F0 SLICE_15
ROUTE         1     0.000     R11C12A.F0 to    R11C12A.DI0 r_duty_cnt_s[23] (to w_clk)
                  --------
                   33.962   (38.9% logic, 61.1% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_65:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     8.811        OSC.OSC to      R9C9B.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     8.811        OSC.OSC to    R11C12A.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 266.106ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_duty[17]  (from w_clk +)
   Destination:    FF         Data in        r_duty_cnt[22]  (to w_clk +)

   Delay:              33.762ns  (38.6% logic, 61.4% route), 19 logic levels.

 Constraint Details:

     33.762ns physical path delay SLICE_65 to SLICE_16 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 299.868ns) by 266.106ns

 Physical Path Details:

      Data path SLICE_65 to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955      R9C9B.CLK to       R9C9B.Q0 SLICE_65 (from w_clk)
ROUTE         2     4.231       R9C9B.Q0 to     R10C11D.B1 r_duty[17]
CTOF_DEL    ---     0.923     R10C11D.B1 to     R10C11D.F1 SLICE_117
ROUTE         1     1.002     R10C11D.F1 to     R10C11D.C0 un1_r_duty_19_10
CTOF_DEL    ---     0.923     R10C11D.C0 to     R10C11D.F0 SLICE_117
ROUTE         1     2.198     R10C11D.F0 to      R9C10D.D0 un1_r_duty_19_14
CTOF_DEL    ---     0.923      R9C10D.D0 to      R9C10D.F0 SLICE_113
ROUTE         1     3.265      R9C10D.F0 to      R9C15C.A0 un1_r_duty_19
CTOF_DEL    ---     0.923      R9C15C.A0 to      R9C15C.F0 SLICE_111
ROUTE         3     4.298      R9C15C.F0 to     R10C12A.A1 N_139_1
CTOF_DEL    ---     0.923     R10C12A.A1 to     R10C12A.F1 SLICE_104
ROUTE         7     0.926     R10C12A.F1 to     R10C12B.D1 N_155_2
CTOF_DEL    ---     0.923     R10C12B.D1 to     R10C12B.F1 SLICE_118
ROUTE        25     4.817     R10C12B.F1 to      R11C9A.A0 N_155_i
C0TOFCO_DE  ---     2.064      R11C9A.A0 to     R11C9A.FCO SLICE_27
ROUTE         1     0.000     R11C9A.FCO to     R11C9B.FCI r_duty_cnt_cry[0]
FCITOFCO_D  ---     0.317     R11C9B.FCI to     R11C9B.FCO SLICE_26
ROUTE         1     0.000     R11C9B.FCO to     R11C9C.FCI r_duty_cnt_cry[2]
FCITOFCO_D  ---     0.317     R11C9C.FCI to     R11C9C.FCO SLICE_25
ROUTE         1     0.000     R11C9C.FCO to     R11C9D.FCI r_duty_cnt_cry[4]
FCITOFCO_D  ---     0.317     R11C9D.FCI to     R11C9D.FCO SLICE_24
ROUTE         1     0.000     R11C9D.FCO to    R11C10A.FCI r_duty_cnt_cry[6]
FCITOFCO_D  ---     0.317    R11C10A.FCI to    R11C10A.FCO SLICE_23
ROUTE         1     0.000    R11C10A.FCO to    R11C10B.FCI r_duty_cnt_cry[8]
FCITOFCO_D  ---     0.317    R11C10B.FCI to    R11C10B.FCO SLICE_22
ROUTE         1     0.000    R11C10B.FCO to    R11C10C.FCI r_duty_cnt_cry[10]
FCITOFCO_D  ---     0.317    R11C10C.FCI to    R11C10C.FCO SLICE_21
ROUTE         1     0.000    R11C10C.FCO to    R11C10D.FCI r_duty_cnt_cry[12]
FCITOFCO_D  ---     0.317    R11C10D.FCI to    R11C10D.FCO SLICE_20
ROUTE         1     0.000    R11C10D.FCO to    R11C11A.FCI r_duty_cnt_cry[14]
FCITOFCO_D  ---     0.317    R11C11A.FCI to    R11C11A.FCO SLICE_19
ROUTE         1     0.000    R11C11A.FCO to    R11C11B.FCI r_duty_cnt_cry[16]
FCITOFCO_D  ---     0.317    R11C11B.FCI to    R11C11B.FCO SLICE_18
ROUTE         1     0.000    R11C11B.FCO to    R11C11C.FCI r_duty_cnt_cry[18]
FCITOFCO_D  ---     0.317    R11C11C.FCI to    R11C11C.FCO SLICE_17
ROUTE         1     0.000    R11C11C.FCO to    R11C11D.FCI r_duty_cnt_cry[20]
FCITOF1_DE  ---     1.298    R11C11D.FCI to     R11C11D.F1 SLICE_16
ROUTE         1     0.000     R11C11D.F1 to    R11C11D.DI1 r_duty_cnt_s[22] (to w_clk)
                  --------
                   33.762   (38.6% logic, 61.4% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_65:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     8.811        OSC.OSC to      R9C9B.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     8.811        OSC.OSC to    R11C11D.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 266.117ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_duty[8]  (from w_clk +)
   Destination:    FF         Data in        r_duty_cnt[23]  (to w_clk +)

   Delay:              33.751ns  (39.2% logic, 60.8% route), 20 logic levels.

 Constraint Details:

     33.751ns physical path delay SLICE_60 to SLICE_15 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 299.868ns) by 266.117ns

 Physical Path Details:

      Data path SLICE_60 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R7C10B.CLK to      R7C10B.Q1 SLICE_60 (from w_clk)
ROUTE         2     4.020      R7C10B.Q1 to     R10C11D.A1 r_duty[8]
CTOF_DEL    ---     0.923     R10C11D.A1 to     R10C11D.F1 SLICE_117
ROUTE         1     1.002     R10C11D.F1 to     R10C11D.C0 un1_r_duty_19_10
CTOF_DEL    ---     0.923     R10C11D.C0 to     R10C11D.F0 SLICE_117
ROUTE         1     2.198     R10C11D.F0 to      R9C10D.D0 un1_r_duty_19_14
CTOF_DEL    ---     0.923      R9C10D.D0 to      R9C10D.F0 SLICE_113
ROUTE         1     3.265      R9C10D.F0 to      R9C15C.A0 un1_r_duty_19
CTOF_DEL    ---     0.923      R9C15C.A0 to      R9C15C.F0 SLICE_111
ROUTE         3     4.298      R9C15C.F0 to     R10C12A.A1 N_139_1
CTOF_DEL    ---     0.923     R10C12A.A1 to     R10C12A.F1 SLICE_104
ROUTE         7     0.926     R10C12A.F1 to     R10C12B.D1 N_155_2
CTOF_DEL    ---     0.923     R10C12B.D1 to     R10C12B.F1 SLICE_118
ROUTE        25     4.817     R10C12B.F1 to      R11C9A.A0 N_155_i
C0TOFCO_DE  ---     2.064      R11C9A.A0 to     R11C9A.FCO SLICE_27
ROUTE         1     0.000     R11C9A.FCO to     R11C9B.FCI r_duty_cnt_cry[0]
FCITOFCO_D  ---     0.317     R11C9B.FCI to     R11C9B.FCO SLICE_26
ROUTE         1     0.000     R11C9B.FCO to     R11C9C.FCI r_duty_cnt_cry[2]
FCITOFCO_D  ---     0.317     R11C9C.FCI to     R11C9C.FCO SLICE_25
ROUTE         1     0.000     R11C9C.FCO to     R11C9D.FCI r_duty_cnt_cry[4]
FCITOFCO_D  ---     0.317     R11C9D.FCI to     R11C9D.FCO SLICE_24
ROUTE         1     0.000     R11C9D.FCO to    R11C10A.FCI r_duty_cnt_cry[6]
FCITOFCO_D  ---     0.317    R11C10A.FCI to    R11C10A.FCO SLICE_23
ROUTE         1     0.000    R11C10A.FCO to    R11C10B.FCI r_duty_cnt_cry[8]
FCITOFCO_D  ---     0.317    R11C10B.FCI to    R11C10B.FCO SLICE_22
ROUTE         1     0.000    R11C10B.FCO to    R11C10C.FCI r_duty_cnt_cry[10]
FCITOFCO_D  ---     0.317    R11C10C.FCI to    R11C10C.FCO SLICE_21
ROUTE         1     0.000    R11C10C.FCO to    R11C10D.FCI r_duty_cnt_cry[12]
FCITOFCO_D  ---     0.317    R11C10D.FCI to    R11C10D.FCO SLICE_20
ROUTE         1     0.000    R11C10D.FCO to    R11C11A.FCI r_duty_cnt_cry[14]
FCITOFCO_D  ---     0.317    R11C11A.FCI to    R11C11A.FCO SLICE_19
ROUTE         1     0.000    R11C11A.FCO to    R11C11B.FCI r_duty_cnt_cry[16]
FCITOFCO_D  ---     0.317    R11C11B.FCI to    R11C11B.FCO SLICE_18
ROUTE         1     0.000    R11C11B.FCO to    R11C11C.FCI r_duty_cnt_cry[18]
FCITOFCO_D  ---     0.317    R11C11C.FCI to    R11C11C.FCO SLICE_17
ROUTE         1     0.000    R11C11C.FCO to    R11C11D.FCI r_duty_cnt_cry[20]
FCITOFCO_D  ---     0.317    R11C11D.FCI to    R11C11D.FCO SLICE_16
ROUTE         1     0.000    R11C11D.FCO to    R11C12A.FCI r_duty_cnt_cry[22]
FCITOF0_DE  ---     1.181    R11C12A.FCI to     R11C12A.F0 SLICE_15
ROUTE         1     0.000     R11C12A.F0 to    R11C12A.DI0 r_duty_cnt_s[23] (to w_clk)
                  --------
                   33.751   (39.2% logic, 60.8% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_60:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     8.811        OSC.OSC to     R7C10B.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     8.811        OSC.OSC to    R11C12A.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 266.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_duty[17]  (from w_clk +)
   Destination:    FF         Data in        r_duty_cnt[23]  (to w_clk +)

   Delay:              33.693ns  (38.5% logic, 61.5% route), 20 logic levels.

 Constraint Details:

     33.693ns physical path delay SLICE_65 to SLICE_15 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 299.868ns) by 266.175ns

 Physical Path Details:

      Data path SLICE_65 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955      R9C9B.CLK to       R9C9B.Q0 SLICE_65 (from w_clk)
ROUTE         2     4.231       R9C9B.Q0 to     R10C11D.B1 r_duty[17]
CTOF_DEL    ---     0.923     R10C11D.B1 to     R10C11D.F1 SLICE_117
ROUTE         1     1.002     R10C11D.F1 to     R10C11D.C0 un1_r_duty_19_10
CTOF_DEL    ---     0.923     R10C11D.C0 to     R10C11D.F0 SLICE_117
ROUTE         1     2.198     R10C11D.F0 to      R9C10D.D0 un1_r_duty_19_14
CTOF_DEL    ---     0.923      R9C10D.D0 to      R9C10D.F0 SLICE_113
ROUTE         1     3.265      R9C10D.F0 to      R9C15C.A0 un1_r_duty_19
CTOF_DEL    ---     0.923      R9C15C.A0 to      R9C15C.F0 SLICE_111
ROUTE         3     4.298      R9C15C.F0 to     R10C12A.A1 N_139_1
CTOF_DEL    ---     0.923     R10C12A.A1 to     R10C12A.F1 SLICE_104
ROUTE         7     0.926     R10C12A.F1 to     R10C12B.D1 N_155_2
CTOF_DEL    ---     0.923     R10C12B.D1 to     R10C12B.F1 SLICE_118
ROUTE        25     4.817     R10C12B.F1 to      R11C9A.A1 N_155_i
C1TOFCO_DE  ---     1.795      R11C9A.A1 to     R11C9A.FCO SLICE_27
ROUTE         1     0.000     R11C9A.FCO to     R11C9B.FCI r_duty_cnt_cry[0]
FCITOFCO_D  ---     0.317     R11C9B.FCI to     R11C9B.FCO SLICE_26
ROUTE         1     0.000     R11C9B.FCO to     R11C9C.FCI r_duty_cnt_cry[2]
FCITOFCO_D  ---     0.317     R11C9C.FCI to     R11C9C.FCO SLICE_25
ROUTE         1     0.000     R11C9C.FCO to     R11C9D.FCI r_duty_cnt_cry[4]
FCITOFCO_D  ---     0.317     R11C9D.FCI to     R11C9D.FCO SLICE_24
ROUTE         1     0.000     R11C9D.FCO to    R11C10A.FCI r_duty_cnt_cry[6]
FCITOFCO_D  ---     0.317    R11C10A.FCI to    R11C10A.FCO SLICE_23
ROUTE         1     0.000    R11C10A.FCO to    R11C10B.FCI r_duty_cnt_cry[8]
FCITOFCO_D  ---     0.317    R11C10B.FCI to    R11C10B.FCO SLICE_22
ROUTE         1     0.000    R11C10B.FCO to    R11C10C.FCI r_duty_cnt_cry[10]
FCITOFCO_D  ---     0.317    R11C10C.FCI to    R11C10C.FCO SLICE_21
ROUTE         1     0.000    R11C10C.FCO to    R11C10D.FCI r_duty_cnt_cry[12]
FCITOFCO_D  ---     0.317    R11C10D.FCI to    R11C10D.FCO SLICE_20
ROUTE         1     0.000    R11C10D.FCO to    R11C11A.FCI r_duty_cnt_cry[14]
FCITOFCO_D  ---     0.317    R11C11A.FCI to    R11C11A.FCO SLICE_19
ROUTE         1     0.000    R11C11A.FCO to    R11C11B.FCI r_duty_cnt_cry[16]
FCITOFCO_D  ---     0.317    R11C11B.FCI to    R11C11B.FCO SLICE_18
ROUTE         1     0.000    R11C11B.FCO to    R11C11C.FCI r_duty_cnt_cry[18]
FCITOFCO_D  ---     0.317    R11C11C.FCI to    R11C11C.FCO SLICE_17
ROUTE         1     0.000    R11C11C.FCO to    R11C11D.FCI r_duty_cnt_cry[20]
FCITOFCO_D  ---     0.317    R11C11D.FCI to    R11C11D.FCO SLICE_16
ROUTE         1     0.000    R11C11D.FCO to    R11C12A.FCI r_duty_cnt_cry[22]
FCITOF0_DE  ---     1.181    R11C12A.FCI to     R11C12A.F0 SLICE_15
ROUTE         1     0.000     R11C12A.F0 to    R11C12A.DI0 r_duty_cnt_s[23] (to w_clk)
                  --------
                   33.693   (38.5% logic, 61.5% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_65:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     8.811        OSC.OSC to      R9C9B.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     8.811        OSC.OSC to    R11C12A.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 266.223ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_duty[17]  (from w_clk +)
   Destination:    FF         Data in        r_duty_cnt[23]  (to w_clk +)

   Delay:              33.645ns  (38.4% logic, 61.6% route), 19 logic levels.

 Constraint Details:

     33.645ns physical path delay SLICE_65 to SLICE_15 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 299.868ns) by 266.223ns

 Physical Path Details:

      Data path SLICE_65 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955      R9C9B.CLK to       R9C9B.Q0 SLICE_65 (from w_clk)
ROUTE         2     4.231       R9C9B.Q0 to     R10C11D.B1 r_duty[17]
CTOF_DEL    ---     0.923     R10C11D.B1 to     R10C11D.F1 SLICE_117
ROUTE         1     1.002     R10C11D.F1 to     R10C11D.C0 un1_r_duty_19_10
CTOF_DEL    ---     0.923     R10C11D.C0 to     R10C11D.F0 SLICE_117
ROUTE         1     2.198     R10C11D.F0 to      R9C10D.D0 un1_r_duty_19_14
CTOF_DEL    ---     0.923      R9C10D.D0 to      R9C10D.F0 SLICE_113
ROUTE         1     3.265      R9C10D.F0 to      R9C15C.A0 un1_r_duty_19
CTOF_DEL    ---     0.923      R9C15C.A0 to      R9C15C.F0 SLICE_111
ROUTE         3     4.298      R9C15C.F0 to     R10C12A.A1 N_139_1
CTOF_DEL    ---     0.923     R10C12A.A1 to     R10C12A.F1 SLICE_104
ROUTE         7     0.926     R10C12A.F1 to     R10C12B.D1 N_155_2
CTOF_DEL    ---     0.923     R10C12B.D1 to     R10C12B.F1 SLICE_118
ROUTE        25     4.817     R10C12B.F1 to      R11C9B.A0 N_155_i
C0TOFCO_DE  ---     2.064      R11C9B.A0 to     R11C9B.FCO SLICE_26
ROUTE         1     0.000     R11C9B.FCO to     R11C9C.FCI r_duty_cnt_cry[2]
FCITOFCO_D  ---     0.317     R11C9C.FCI to     R11C9C.FCO SLICE_25
ROUTE         1     0.000     R11C9C.FCO to     R11C9D.FCI r_duty_cnt_cry[4]
FCITOFCO_D  ---     0.317     R11C9D.FCI to     R11C9D.FCO SLICE_24
ROUTE         1     0.000     R11C9D.FCO to    R11C10A.FCI r_duty_cnt_cry[6]
FCITOFCO_D  ---     0.317    R11C10A.FCI to    R11C10A.FCO SLICE_23
ROUTE         1     0.000    R11C10A.FCO to    R11C10B.FCI r_duty_cnt_cry[8]
FCITOFCO_D  ---     0.317    R11C10B.FCI to    R11C10B.FCO SLICE_22
ROUTE         1     0.000    R11C10B.FCO to    R11C10C.FCI r_duty_cnt_cry[10]
FCITOFCO_D  ---     0.317    R11C10C.FCI to    R11C10C.FCO SLICE_21
ROUTE         1     0.000    R11C10C.FCO to    R11C10D.FCI r_duty_cnt_cry[12]
FCITOFCO_D  ---     0.317    R11C10D.FCI to    R11C10D.FCO SLICE_20
ROUTE         1     0.000    R11C10D.FCO to    R11C11A.FCI r_duty_cnt_cry[14]
FCITOFCO_D  ---     0.317    R11C11A.FCI to    R11C11A.FCO SLICE_19
ROUTE         1     0.000    R11C11A.FCO to    R11C11B.FCI r_duty_cnt_cry[16]
FCITOFCO_D  ---     0.317    R11C11B.FCI to    R11C11B.FCO SLICE_18
ROUTE         1     0.000    R11C11B.FCO to    R11C11C.FCI r_duty_cnt_cry[18]
FCITOFCO_D  ---     0.317    R11C11C.FCI to    R11C11C.FCO SLICE_17
ROUTE         1     0.000    R11C11C.FCO to    R11C11D.FCI r_duty_cnt_cry[20]
FCITOFCO_D  ---     0.317    R11C11D.FCI to    R11C11D.FCO SLICE_16
ROUTE         1     0.000    R11C11D.FCO to    R11C12A.FCI r_duty_cnt_cry[22]
FCITOF0_DE  ---     1.181    R11C12A.FCI to     R11C12A.F0 SLICE_15
ROUTE         1     0.000     R11C12A.F0 to    R11C12A.DI0 r_duty_cnt_s[23] (to w_clk)
                  --------
                   33.645   (38.4% logic, 61.6% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_65:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     8.811        OSC.OSC to      R9C9B.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     8.811        OSC.OSC to    R11C12A.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 266.223ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_duty[17]  (from w_clk +)
   Destination:    FF         Data in        r_duty_cnt[21]  (to w_clk +)

   Delay:              33.645ns  (38.4% logic, 61.6% route), 19 logic levels.

 Constraint Details:

     33.645ns physical path delay SLICE_65 to SLICE_16 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 299.868ns) by 266.223ns

 Physical Path Details:

      Data path SLICE_65 to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955      R9C9B.CLK to       R9C9B.Q0 SLICE_65 (from w_clk)
ROUTE         2     4.231       R9C9B.Q0 to     R10C11D.B1 r_duty[17]
CTOF_DEL    ---     0.923     R10C11D.B1 to     R10C11D.F1 SLICE_117
ROUTE         1     1.002     R10C11D.F1 to     R10C11D.C0 un1_r_duty_19_10
CTOF_DEL    ---     0.923     R10C11D.C0 to     R10C11D.F0 SLICE_117
ROUTE         1     2.198     R10C11D.F0 to      R9C10D.D0 un1_r_duty_19_14
CTOF_DEL    ---     0.923      R9C10D.D0 to      R9C10D.F0 SLICE_113
ROUTE         1     3.265      R9C10D.F0 to      R9C15C.A0 un1_r_duty_19
CTOF_DEL    ---     0.923      R9C15C.A0 to      R9C15C.F0 SLICE_111
ROUTE         3     4.298      R9C15C.F0 to     R10C12A.A1 N_139_1
CTOF_DEL    ---     0.923     R10C12A.A1 to     R10C12A.F1 SLICE_104
ROUTE         7     0.926     R10C12A.F1 to     R10C12B.D1 N_155_2
CTOF_DEL    ---     0.923     R10C12B.D1 to     R10C12B.F1 SLICE_118
ROUTE        25     4.817     R10C12B.F1 to      R11C9A.A0 N_155_i
C0TOFCO_DE  ---     2.064      R11C9A.A0 to     R11C9A.FCO SLICE_27
ROUTE         1     0.000     R11C9A.FCO to     R11C9B.FCI r_duty_cnt_cry[0]
FCITOFCO_D  ---     0.317     R11C9B.FCI to     R11C9B.FCO SLICE_26
ROUTE         1     0.000     R11C9B.FCO to     R11C9C.FCI r_duty_cnt_cry[2]
FCITOFCO_D  ---     0.317     R11C9C.FCI to     R11C9C.FCO SLICE_25
ROUTE         1     0.000     R11C9C.FCO to     R11C9D.FCI r_duty_cnt_cry[4]
FCITOFCO_D  ---     0.317     R11C9D.FCI to     R11C9D.FCO SLICE_24
ROUTE         1     0.000     R11C9D.FCO to    R11C10A.FCI r_duty_cnt_cry[6]
FCITOFCO_D  ---     0.317    R11C10A.FCI to    R11C10A.FCO SLICE_23
ROUTE         1     0.000    R11C10A.FCO to    R11C10B.FCI r_duty_cnt_cry[8]
FCITOFCO_D  ---     0.317    R11C10B.FCI to    R11C10B.FCO SLICE_22
ROUTE         1     0.000    R11C10B.FCO to    R11C10C.FCI r_duty_cnt_cry[10]
FCITOFCO_D  ---     0.317    R11C10C.FCI to    R11C10C.FCO SLICE_21
ROUTE         1     0.000    R11C10C.FCO to    R11C10D.FCI r_duty_cnt_cry[12]
FCITOFCO_D  ---     0.317    R11C10D.FCI to    R11C10D.FCO SLICE_20
ROUTE         1     0.000    R11C10D.FCO to    R11C11A.FCI r_duty_cnt_cry[14]
FCITOFCO_D  ---     0.317    R11C11A.FCI to    R11C11A.FCO SLICE_19
ROUTE         1     0.000    R11C11A.FCO to    R11C11B.FCI r_duty_cnt_cry[16]
FCITOFCO_D  ---     0.317    R11C11B.FCI to    R11C11B.FCO SLICE_18
ROUTE         1     0.000    R11C11B.FCO to    R11C11C.FCI r_duty_cnt_cry[18]
FCITOFCO_D  ---     0.317    R11C11C.FCI to    R11C11C.FCO SLICE_17
ROUTE         1     0.000    R11C11C.FCO to    R11C11D.FCI r_duty_cnt_cry[20]
FCITOF0_DE  ---     1.181    R11C11D.FCI to     R11C11D.F0 SLICE_16
ROUTE         1     0.000     R11C11D.F0 to    R11C11D.DI0 r_duty_cnt_s[21] (to w_clk)
                  --------
                   33.645   (38.4% logic, 61.6% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_65:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     8.811        OSC.OSC to      R9C9B.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     8.811        OSC.OSC to    R11C11D.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 266.317ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_duty[8]  (from w_clk +)
   Destination:    FF         Data in        r_duty_cnt[22]  (to w_clk +)

   Delay:              33.551ns  (38.8% logic, 61.2% route), 19 logic levels.

 Constraint Details:

     33.551ns physical path delay SLICE_60 to SLICE_16 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 299.868ns) by 266.317ns

 Physical Path Details:

      Data path SLICE_60 to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R7C10B.CLK to      R7C10B.Q1 SLICE_60 (from w_clk)
ROUTE         2     4.020      R7C10B.Q1 to     R10C11D.A1 r_duty[8]
CTOF_DEL    ---     0.923     R10C11D.A1 to     R10C11D.F1 SLICE_117
ROUTE         1     1.002     R10C11D.F1 to     R10C11D.C0 un1_r_duty_19_10
CTOF_DEL    ---     0.923     R10C11D.C0 to     R10C11D.F0 SLICE_117
ROUTE         1     2.198     R10C11D.F0 to      R9C10D.D0 un1_r_duty_19_14
CTOF_DEL    ---     0.923      R9C10D.D0 to      R9C10D.F0 SLICE_113
ROUTE         1     3.265      R9C10D.F0 to      R9C15C.A0 un1_r_duty_19
CTOF_DEL    ---     0.923      R9C15C.A0 to      R9C15C.F0 SLICE_111
ROUTE         3     4.298      R9C15C.F0 to     R10C12A.A1 N_139_1
CTOF_DEL    ---     0.923     R10C12A.A1 to     R10C12A.F1 SLICE_104
ROUTE         7     0.926     R10C12A.F1 to     R10C12B.D1 N_155_2
CTOF_DEL    ---     0.923     R10C12B.D1 to     R10C12B.F1 SLICE_118
ROUTE        25     4.817     R10C12B.F1 to      R11C9A.A0 N_155_i
C0TOFCO_DE  ---     2.064      R11C9A.A0 to     R11C9A.FCO SLICE_27
ROUTE         1     0.000     R11C9A.FCO to     R11C9B.FCI r_duty_cnt_cry[0]
FCITOFCO_D  ---     0.317     R11C9B.FCI to     R11C9B.FCO SLICE_26
ROUTE         1     0.000     R11C9B.FCO to     R11C9C.FCI r_duty_cnt_cry[2]
FCITOFCO_D  ---     0.317     R11C9C.FCI to     R11C9C.FCO SLICE_25
ROUTE         1     0.000     R11C9C.FCO to     R11C9D.FCI r_duty_cnt_cry[4]
FCITOFCO_D  ---     0.317     R11C9D.FCI to     R11C9D.FCO SLICE_24
ROUTE         1     0.000     R11C9D.FCO to    R11C10A.FCI r_duty_cnt_cry[6]
FCITOFCO_D  ---     0.317    R11C10A.FCI to    R11C10A.FCO SLICE_23
ROUTE         1     0.000    R11C10A.FCO to    R11C10B.FCI r_duty_cnt_cry[8]
FCITOFCO_D  ---     0.317    R11C10B.FCI to    R11C10B.FCO SLICE_22
ROUTE         1     0.000    R11C10B.FCO to    R11C10C.FCI r_duty_cnt_cry[10]
FCITOFCO_D  ---     0.317    R11C10C.FCI to    R11C10C.FCO SLICE_21
ROUTE         1     0.000    R11C10C.FCO to    R11C10D.FCI r_duty_cnt_cry[12]
FCITOFCO_D  ---     0.317    R11C10D.FCI to    R11C10D.FCO SLICE_20
ROUTE         1     0.000    R11C10D.FCO to    R11C11A.FCI r_duty_cnt_cry[14]
FCITOFCO_D  ---     0.317    R11C11A.FCI to    R11C11A.FCO SLICE_19
ROUTE         1     0.000    R11C11A.FCO to    R11C11B.FCI r_duty_cnt_cry[16]
FCITOFCO_D  ---     0.317    R11C11B.FCI to    R11C11B.FCO SLICE_18
ROUTE         1     0.000    R11C11B.FCO to    R11C11C.FCI r_duty_cnt_cry[18]
FCITOFCO_D  ---     0.317    R11C11C.FCI to    R11C11C.FCO SLICE_17
ROUTE         1     0.000    R11C11C.FCO to    R11C11D.FCI r_duty_cnt_cry[20]
FCITOF1_DE  ---     1.298    R11C11D.FCI to     R11C11D.F1 SLICE_16
ROUTE         1     0.000     R11C11D.F1 to    R11C11D.DI1 r_duty_cnt_s[22] (to w_clk)
                  --------
                   33.551   (38.8% logic, 61.2% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_60:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     8.811        OSC.OSC to     R7C10B.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     8.811        OSC.OSC to    R11C11D.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 266.375ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_duty[17]  (from w_clk +)
   Destination:    FF         Data in        r_duty_cnt[22]  (to w_clk +)

   Delay:              33.493ns  (38.1% logic, 61.9% route), 19 logic levels.

 Constraint Details:

     33.493ns physical path delay SLICE_65 to SLICE_16 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 299.868ns) by 266.375ns

 Physical Path Details:

      Data path SLICE_65 to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955      R9C9B.CLK to       R9C9B.Q0 SLICE_65 (from w_clk)
ROUTE         2     4.231       R9C9B.Q0 to     R10C11D.B1 r_duty[17]
CTOF_DEL    ---     0.923     R10C11D.B1 to     R10C11D.F1 SLICE_117
ROUTE         1     1.002     R10C11D.F1 to     R10C11D.C0 un1_r_duty_19_10
CTOF_DEL    ---     0.923     R10C11D.C0 to     R10C11D.F0 SLICE_117
ROUTE         1     2.198     R10C11D.F0 to      R9C10D.D0 un1_r_duty_19_14
CTOF_DEL    ---     0.923      R9C10D.D0 to      R9C10D.F0 SLICE_113
ROUTE         1     3.265      R9C10D.F0 to      R9C15C.A0 un1_r_duty_19
CTOF_DEL    ---     0.923      R9C15C.A0 to      R9C15C.F0 SLICE_111
ROUTE         3     4.298      R9C15C.F0 to     R10C12A.A1 N_139_1
CTOF_DEL    ---     0.923     R10C12A.A1 to     R10C12A.F1 SLICE_104
ROUTE         7     0.926     R10C12A.F1 to     R10C12B.D1 N_155_2
CTOF_DEL    ---     0.923     R10C12B.D1 to     R10C12B.F1 SLICE_118
ROUTE        25     4.817     R10C12B.F1 to      R11C9A.A1 N_155_i
C1TOFCO_DE  ---     1.795      R11C9A.A1 to     R11C9A.FCO SLICE_27
ROUTE         1     0.000     R11C9A.FCO to     R11C9B.FCI r_duty_cnt_cry[0]
FCITOFCO_D  ---     0.317     R11C9B.FCI to     R11C9B.FCO SLICE_26
ROUTE         1     0.000     R11C9B.FCO to     R11C9C.FCI r_duty_cnt_cry[2]
FCITOFCO_D  ---     0.317     R11C9C.FCI to     R11C9C.FCO SLICE_25
ROUTE         1     0.000     R11C9C.FCO to     R11C9D.FCI r_duty_cnt_cry[4]
FCITOFCO_D  ---     0.317     R11C9D.FCI to     R11C9D.FCO SLICE_24
ROUTE         1     0.000     R11C9D.FCO to    R11C10A.FCI r_duty_cnt_cry[6]
FCITOFCO_D  ---     0.317    R11C10A.FCI to    R11C10A.FCO SLICE_23
ROUTE         1     0.000    R11C10A.FCO to    R11C10B.FCI r_duty_cnt_cry[8]
FCITOFCO_D  ---     0.317    R11C10B.FCI to    R11C10B.FCO SLICE_22
ROUTE         1     0.000    R11C10B.FCO to    R11C10C.FCI r_duty_cnt_cry[10]
FCITOFCO_D  ---     0.317    R11C10C.FCI to    R11C10C.FCO SLICE_21
ROUTE         1     0.000    R11C10C.FCO to    R11C10D.FCI r_duty_cnt_cry[12]
FCITOFCO_D  ---     0.317    R11C10D.FCI to    R11C10D.FCO SLICE_20
ROUTE         1     0.000    R11C10D.FCO to    R11C11A.FCI r_duty_cnt_cry[14]
FCITOFCO_D  ---     0.317    R11C11A.FCI to    R11C11A.FCO SLICE_19
ROUTE         1     0.000    R11C11A.FCO to    R11C11B.FCI r_duty_cnt_cry[16]
FCITOFCO_D  ---     0.317    R11C11B.FCI to    R11C11B.FCO SLICE_18
ROUTE         1     0.000    R11C11B.FCO to    R11C11C.FCI r_duty_cnt_cry[18]
FCITOFCO_D  ---     0.317    R11C11C.FCI to    R11C11C.FCO SLICE_17
ROUTE         1     0.000    R11C11C.FCO to    R11C11D.FCI r_duty_cnt_cry[20]
FCITOF1_DE  ---     1.298    R11C11D.FCI to     R11C11D.F1 SLICE_16
ROUTE         1     0.000     R11C11D.F1 to    R11C11D.DI1 r_duty_cnt_s[22] (to w_clk)
                  --------
                   33.493   (38.1% logic, 61.9% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_65:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     8.811        OSC.OSC to      R9C9B.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     8.811        OSC.OSC to    R11C11D.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

Report:   28.513MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "w_clk" 3.330000 MHz ;    |    3.330 MHz|   28.513 MHz|  10  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: w_clk   Source: internal_osc.OSC   Loads: 90
   Covered under: FREQUENCY NET "w_clk" 3.330000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 33437 paths, 1 nets, and 787 connections (79.74% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.1.454
Fri Aug 12 14:36:10 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 1 -sphld m -o common_impl1.twr -gui -msgset C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/db/work/promote.xml common_impl1.ncd common_impl1.prf 
Design file:     common_impl1.ncd
Preference file: common_impl1.prf
Device,speed:    LCMXO2-2000ZE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "w_clk" 3.330000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_interphase_cnt[23]  (from w_clk +)
   Destination:    FF         Data in        r_interphase_cnt[23]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_28 to SLICE_28 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_28 to SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R6C15A.CLK to      R6C15A.Q0 SLICE_28 (from w_clk)
ROUTE         2     0.369      R6C15A.Q0 to      R6C15A.A0 r_interphase_cnt[23]
CTOF_DEL    ---     0.199      R6C15A.A0 to      R6C15A.F0 SLICE_28
ROUTE         1     0.000      R6C15A.F0 to     R6C15A.DI0 r_interphase_cnt_s[23] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     2.806        OSC.OSC to     R6C15A.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     2.806        OSC.OSC to     R6C15A.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_interphase_cnt[16]  (from w_clk +)
   Destination:    FF         Data in        r_interphase_cnt[16]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_32 to SLICE_32 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_32 to SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R6C14A.CLK to      R6C14A.Q1 SLICE_32 (from w_clk)
ROUTE         2     0.369      R6C14A.Q1 to      R6C14A.A1 r_interphase_cnt[16]
CTOF_DEL    ---     0.199      R6C14A.A1 to      R6C14A.F1 SLICE_32
ROUTE         1     0.000      R6C14A.F1 to     R6C14A.DI1 r_interphase_cnt_s[16] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     2.806        OSC.OSC to     R6C14A.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     2.806        OSC.OSC to     R6C14A.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_interphase_cnt[15]  (from w_clk +)
   Destination:    FF         Data in        r_interphase_cnt[15]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_32 to SLICE_32 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_32 to SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R6C14A.CLK to      R6C14A.Q0 SLICE_32 (from w_clk)
ROUTE         2     0.369      R6C14A.Q0 to      R6C14A.A0 r_interphase_cnt[15]
CTOF_DEL    ---     0.199      R6C14A.A0 to      R6C14A.F0 SLICE_32
ROUTE         1     0.000      R6C14A.F0 to     R6C14A.DI0 r_interphase_cnt_s[15] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     2.806        OSC.OSC to     R6C14A.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     2.806        OSC.OSC to     R6C14A.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_interphase_cnt[13]  (from w_clk +)
   Destination:    FF         Data in        r_interphase_cnt[13]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_33 to SLICE_33 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_33 to SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R6C13D.CLK to      R6C13D.Q0 SLICE_33 (from w_clk)
ROUTE         2     0.369      R6C13D.Q0 to      R6C13D.A0 r_interphase_cnt[13]
CTOF_DEL    ---     0.199      R6C13D.A0 to      R6C13D.F0 SLICE_33
ROUTE         1     0.000      R6C13D.F0 to     R6C13D.DI0 r_interphase_cnt_s[13] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     2.806        OSC.OSC to     R6C13D.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     2.806        OSC.OSC to     R6C13D.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_interphase_cnt[14]  (from w_clk +)
   Destination:    FF         Data in        r_interphase_cnt[14]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_33 to SLICE_33 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_33 to SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R6C13D.CLK to      R6C13D.Q1 SLICE_33 (from w_clk)
ROUTE         2     0.369      R6C13D.Q1 to      R6C13D.A1 r_interphase_cnt[14]
CTOF_DEL    ---     0.199      R6C13D.A1 to      R6C13D.F1 SLICE_33
ROUTE         1     0.000      R6C13D.F1 to     R6C13D.DI1 r_interphase_cnt_s[14] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     2.806        OSC.OSC to     R6C13D.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     2.806        OSC.OSC to     R6C13D.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_interphase_cnt[9]  (from w_clk +)
   Destination:    FF         Data in        r_interphase_cnt[9]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_35 to SLICE_35 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_35 to SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R6C13B.CLK to      R6C13B.Q0 SLICE_35 (from w_clk)
ROUTE         2     0.369      R6C13B.Q0 to      R6C13B.A0 r_interphase_cnt[9]
CTOF_DEL    ---     0.199      R6C13B.A0 to      R6C13B.F0 SLICE_35
ROUTE         1     0.000      R6C13B.F0 to     R6C13B.DI0 r_interphase_cnt_s[9] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     2.806        OSC.OSC to     R6C13B.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     2.806        OSC.OSC to     R6C13B.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_interphase_cnt[10]  (from w_clk +)
   Destination:    FF         Data in        r_interphase_cnt[10]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_35 to SLICE_35 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_35 to SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R6C13B.CLK to      R6C13B.Q1 SLICE_35 (from w_clk)
ROUTE         2     0.369      R6C13B.Q1 to      R6C13B.A1 r_interphase_cnt[10]
CTOF_DEL    ---     0.199      R6C13B.A1 to      R6C13B.F1 SLICE_35
ROUTE         1     0.000      R6C13B.F1 to     R6C13B.DI1 r_interphase_cnt_s[10] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     2.806        OSC.OSC to     R6C13B.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     2.806        OSC.OSC to     R6C13B.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_interphase_cnt[8]  (from w_clk +)
   Destination:    FF         Data in        r_interphase_cnt[8]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_36 to SLICE_36 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_36 to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R6C13A.CLK to      R6C13A.Q1 SLICE_36 (from w_clk)
ROUTE         2     0.369      R6C13A.Q1 to      R6C13A.A1 r_interphase_cnt[8]
CTOF_DEL    ---     0.199      R6C13A.A1 to      R6C13A.F1 SLICE_36
ROUTE         1     0.000      R6C13A.F1 to     R6C13A.DI1 r_interphase_cnt_s[8] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     2.806        OSC.OSC to     R6C13A.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     2.806        OSC.OSC to     R6C13A.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_interphase_cnt[7]  (from w_clk +)
   Destination:    FF         Data in        r_interphase_cnt[7]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_36 to SLICE_36 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_36 to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R6C13A.CLK to      R6C13A.Q0 SLICE_36 (from w_clk)
ROUTE         2     0.369      R6C13A.Q0 to      R6C13A.A0 r_interphase_cnt[7]
CTOF_DEL    ---     0.199      R6C13A.A0 to      R6C13A.F0 SLICE_36
ROUTE         1     0.000      R6C13A.F0 to     R6C13A.DI0 r_interphase_cnt_s[7] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     2.806        OSC.OSC to     R6C13A.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     2.806        OSC.OSC to     R6C13A.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_interphase_cnt[6]  (from w_clk +)
   Destination:    FF         Data in        r_interphase_cnt[6]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_37 to SLICE_37 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_37 to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R6C12D.CLK to      R6C12D.Q1 SLICE_37 (from w_clk)
ROUTE         2     0.369      R6C12D.Q1 to      R6C12D.A1 r_interphase_cnt[6]
CTOF_DEL    ---     0.199      R6C12D.A1 to      R6C12D.F1 SLICE_37
ROUTE         1     0.000      R6C12D.F1 to     R6C12D.DI1 r_interphase_cnt_s[6] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     2.806        OSC.OSC to     R6C12D.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     2.806        OSC.OSC to     R6C12D.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "w_clk" 3.330000 MHz ;    |     0.000 ns|     0.857 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: w_clk   Source: internal_osc.OSC   Loads: 90
   Covered under: FREQUENCY NET "w_clk" 3.330000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 33437 paths, 1 nets, and 787 connections (79.74% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

