{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1618924532295 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618924532295 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 20 10:15:32 2021 " "Processing started: Tue Apr 20 10:15:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618924532295 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618924532295 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ej3 -c ej3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ej3 -c ej3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618924532295 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1618924532560 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1618924532560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ej3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ej3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ej3-a " "Found design unit 1: ej3-a" {  } { { "ej3.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej3/ej3.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618924546901 ""} { "Info" "ISGN_ENTITY_NAME" "1 ej3 " "Found entity 1: ej3" {  } { { "ej3.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej3/ej3.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618924546901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618924546901 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ej3 " "Elaborating entity \"ej3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1618924546975 ""}
{ "Warning" "WSGN_LMF_INVALID_PORT_TOP" "a_74151b 74151b mux1 " "LMF mapping record a_74151b -> 74151b is missing the \"mux1\" port mapping(s) for node \"mux1\"" { { "Warning" "WSGN_LMF_INVALID_PORT" "d\[0\] " "Invalid port name \"d\[0\]\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1618924546979 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "d\[1\] " "Invalid port name \"d\[1\]\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1618924546979 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "d\[2\] " "Invalid port name \"d\[2\]\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1618924546979 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "d\[3\] " "Invalid port name \"d\[3\]\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1618924546979 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "d\[4\] " "Invalid port name \"d\[4\]\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1618924546979 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "d\[5\] " "Invalid port name \"d\[5\]\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1618924546979 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "d\[6\] " "Invalid port name \"d\[6\]\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1618924546979 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "d\[7\] " "Invalid port name \"d\[7\]\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1618924546979 ""}  } { { "ej3.vhd" "mux1" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej3/ej3.vhd" 20 0 0 } }  } 0 12031 "LMF mapping record %1!s! -> %2!s! is missing the \"%3!s!\" port mapping(s) for node \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618924546979 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "mux1 a_74151b " "Node instance \"mux1\" instantiates undefined entity \"a_74151b\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "ej3.vhd" "mux1" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej3/ej3.vhd" 20 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1618924546987 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "417 " "Peak virtual memory: 417 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618924547110 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 20 10:15:47 2021 " "Processing ended: Tue Apr 20 10:15:47 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618924547110 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618924547110 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618924547110 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1618924547110 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 10 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 10 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1618924547257 ""}
