{
  "name": "core_arch::x86::avx512f::_mm_mask_store_ss",
  "safe": false,
  "callees": {},
  "adts": {
    "core_arch::x86::__m128": [
      "Plain"
    ]
  },
  "path": {
    "type": "Local",
    "path": "core::core_arch::x86::avx512f::_mm_mask_store_ss"
  },
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512f.rs:35804:1: 35812:2",
  "src": "pub unsafe fn _mm_mask_store_ss(mem_addr: *mut f32, k: __mmask8, a: __m128) {\n    asm!(\n        vps!(\"vmovss\", \"{{{k}}}, {a}\"),\n        p = in(reg) mem_addr,\n        k = in(kreg) k,\n        a = in(xmm_reg) a,\n        options(nostack, preserves_flags),\n    );\n}",
  "mir": "fn core_arch::x86::avx512f::_mm_mask_store_ss(_1: *mut f32, _2: u8, _3: core_arch::x86::__m128) -> () {\n    let mut _0: ();\n    debug mem_addr => _1;\n    debug k => _2;\n    debug a => _3;\n    bb0: {\n        InlineAsm -> [goto: bb1, unwind unreachable];\n    }\n    bb1: {\n        return;\n    }\n}\n",
  "doc": " Store a single-precision (32-bit) floating-point element from a into memory using writemask k. mem_addr\n must be aligned on a 16-byte boundary or a general-protection exception may be generated.\n\n [Intel's documentation](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_store_ss)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}