Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Oct 27 16:54:08 2020
| Host         : mpq4p217 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file red_pitaya_top_control_sets_placed.rpt
| Design       : red_pitaya_top
| Device       : xc7z010
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    80 |
| Unused register locations in slices containing registers |   204 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             235 |           86 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             297 |           97 |
| Yes          | No                    | No                     |             755 |          221 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             333 |           98 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                  Clock Signal                  |                                                                   Enable Signal                                                                   |                                                       Set/Reset Signal                                                       | Slice Load Count | Bel Load Count |
+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  adc_clk                                       | pg_top/pg_ch_b/controller_out_done                                                                                                                | pg_top/pg_ch_b/controller_out_done_i_1_n_0                                                                                   |                1 |              1 |
|  adc_clk                                       | pg_top/pg_ch_b/error_calc_done                                                                                                                    | pg_top/pg_ch_b/controller_out_done_i_1_n_0                                                                                   |                1 |              1 |
|  pwm_clk                                       |                                                                                                                                                   |                                                                                                                              |                1 |              1 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                               |                                                                                                                              |                1 |              2 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 |                                                                                                                                                   | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                |                3 |              4 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                   | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7] |                2 |              4 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                    | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              4 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/xadc/inst/AXI_XADC_CORE_I/D[6]                                                                                                        | ps/system_i/xadc/inst/SOFT_RESET_I/reset2ip_reset                                                                            |                1 |              4 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 |                                                                                                                                                   | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                |                3 |              4 |
|  adc_clk                                       | ps/axi_slave_gp0/ack_cnt[5]_i_2_n_0                                                                                                               | ps/axi_slave_gp0/ack_cnt[5]_i_1_n_0                                                                                          |                2 |              5 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 |                                                                                                                                                   | ps/system_i/proc_sys_reset/U0/EXT_LPF/lpf_int                                                                                |                3 |              5 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/proc_sys_reset/U0/SEQ/seq_cnt_en                                                                                                      | ps/system_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/clear                                                                          |                1 |              6 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 |                                                                                                                                                   | ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                             |                2 |              7 |
|  adc_clk                                       | rstn                                                                                                                                              | ps/axi_slave_gp0/sys_rdata_reg[25]_0                                                                                         |                1 |              7 |
|  adc_clk                                       | ps/axi_slave_gp0/exp_p_dir_o_reg[7]_0[0]                                                                                                          | i_hk/dna_cnt_reg[0]_0                                                                                                        |                3 |              8 |
|  adc_clk                                       | ps/axi_slave_gp0/exp_p_dat_o_reg[7][0]                                                                                                            | i_hk/dna_cnt_reg[0]_0                                                                                                        |                2 |              8 |
|  adc_clk                                       | ps/axi_slave_gp0/exp_n_dat_o_reg[7][0]                                                                                                            | i_hk/dna_cnt_reg[0]_0                                                                                                        |                2 |              8 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                        | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]               |                3 |              8 |
|  adc_clk                                       | ps/axi_slave_gp0/exp_n_dir_o_reg[7][0]                                                                                                            | i_hk/dna_cnt_reg[0]_0                                                                                                        |                4 |              8 |
|  adc_clk                                       | rstn                                                                                                                                              | ps/axi_slave_gp0/sys_rdata_reg[0]_0                                                                                          |                5 |              8 |
|  adc_clk                                       | i_hk/sel                                                                                                                                          | i_hk/dna_cnt_reg[0]_0                                                                                                        |                4 |              9 |
|  adc_clk                                       | pg_top/pg_ch_b/controller_out_done_i_1_n_0                                                                                                        |                                                                                                                              |                2 |              9 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                   |                                                                                                                              |                3 |             12 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                  |                                                                                                                              |                5 |             12 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0 |                                                                                                                              |                3 |             12 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                  |                                                                                                                              |                4 |             12 |
|  adc_clk                                       |                                                                                                                                                   | pg_top/int_reg_reg[18]                                                                                                       |                5 |             13 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                            |                                                                                                                              |                5 |             13 |
|  adc_clk                                       | pg_top/pg_ch_b/offset_reg__0                                                                                                                      |                                                                                                                              |                4 |             14 |
|  adc_clk                                       | ps/axi_slave_gp0/int_sum[0]                                                                                                                       |                                                                                                                              |                7 |             14 |
|  adc_clk                                       | ps/axi_slave_gp0/offset_a_reg[13][0]                                                                                                              |                                                                                                                              |                4 |             14 |
|  adc_clk                                       | ps/axi_slave_gp0/set_ki_a_reg[13][0]                                                                                                              |                                                                                                                              |                5 |             14 |
|  adc_clk                                       | ps/axi_slave_gp0/wf_delay_a_reg[13][0]                                                                                                            |                                                                                                                              |                6 |             14 |
|  adc_clk                                       | ps/axi_slave_gp0/wf_delay_b_reg[13][0]                                                                                                            |                                                                                                                              |                5 |             14 |
|  adc_clk                                       | ps/axi_slave_gp0/amp_a_reg[13][0]                                                                                                                 |                                                                                                                              |                5 |             14 |
|  adc_clk                                       | ps/axi_slave_gp0/swf_delay_a_reg[13][0]                                                                                                           |                                                                                                                              |                8 |             14 |
|  adc_clk                                       | ps/axi_slave_gp0/swf_delay_b_reg[13][0]                                                                                                           |                                                                                                                              |                4 |             14 |
|  adc_clk                                       | pg_top/pg_ch_b/wf_delay_counter[13]_i_2_n_0                                                                                                       | pg_top/pg_ch_b/wf_delay_counter[13]_i_1_n_0                                                                                  |                2 |             14 |
|  adc_clk                                       | pg_top/pg_ch_b/gen_out[13]_i_1_n_0                                                                                                                |                                                                                                                              |                3 |             14 |
|  adc_clk                                       | pg_top/pg_ch_b/swf_delay_counter[13]_i_2_n_0                                                                                                      | pg_top/pg_ch_b/swf_delay_counter[13]_i_1_n_0                                                                                 |                2 |             14 |
|  adc_clk                                       | ps/axi_slave_gp0/E[0]                                                                                                                             |                                                                                                                              |                5 |             14 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                               |                                                                                                                              |                3 |             14 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                              |                4 |             14 |
|  adc_clk                                       | ps/axi_slave_gp0/offset_b_reg[13][0]                                                                                                              |                                                                                                                              |                3 |             14 |
|  adc_clk                                       | pg_top/pg_ch_b/CEP                                                                                                                                | pg_top/pg_ch_b/int_sum_i_3_n_0                                                                                               |                6 |             14 |
|  adc_clk                                       | pg_top/pg_ch_b/wf_pnt[15]_i_2_n_0                                                                                                                 | pg_top/pg_ch_b/wf_pnt[15]_i_1_n_0                                                                                            |                4 |             15 |
|  adc_clk                                       | pg_top/pg_ch_b/swf_pnt_reg[15]_1                                                                                                                  | pg_top/pg_ch_b/swf_pnt_reg[15]_0                                                                                             |                4 |             15 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 |                                                                                                                                                   | ps/system_i/xadc/inst/SOFT_RESET_I/SR[0]                                                                                     |                5 |             16 |
|  adc_clk                                       | rstn                                                                                                                                              | ps/axi_slave_gp0/sys_rdata_reg[14]_1                                                                                         |                5 |             16 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                |                                                                                                                              |                3 |             16 |
|  adc_clk                                       | rstn                                                                                                                                              | ps/axi_slave_gp0/sys_rdata_reg[8]_0                                                                                          |                5 |             17 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                           | ps/system_i/xadc/inst/SOFT_RESET_I/reset2ip_reset                                                                            |                5 |             17 |
|  adc_clk                                       | pg_top/pg_ch_b/controller_out_done_i_1_n_0                                                                                                        | pg_top/pg_ch_b/offset_reg[19]_i_1_n_0                                                                                        |                3 |             20 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                            | ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                               |                5 |             20 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                   |                                                                                                                              |                8 |             21 |
|  adc_clk                                       |                                                                                                                                                   | i_hk/dna_cnt_reg[0]_0                                                                                                        |                8 |             21 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                    |                                                                                                                              |               10 |             21 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 |                                                                                                                                                   | ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                               |                8 |             24 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                          | ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                 |                9 |             25 |
|  dac_clk_1x                                    |                                                                                                                                                   |                                                                                                                              |               11 |             29 |
|  adc_clk                                       | ps/axi_slave_gp0/step_b_reg[29][0]                                                                                                                |                                                                                                                              |               10 |             30 |
|  adc_clk                                       | ps/axi_slave_gp0/step_a_reg[29][0]                                                                                                                |                                                                                                                              |               11 |             30 |
|  adc_clk                                       | ps/axi_slave_gp0/wr_wdata                                                                                                                         |                                                                                                                              |                5 |             30 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]               |                                                                                                                              |                9 |             32 |
|  pwm_clk                                       |                                                                                                                                                   | pwm[3]/SR[0]                                                                                                                 |               12 |             32 |
|  pwm_clk                                       | pwm_rstn                                                                                                                                          |                                                                                                                              |               11 |             32 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                 |                                                                                                                              |                9 |             32 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                       |                                                                                                                              |                8 |             32 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                       |                                                                                                                              |                7 |             32 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                               |                                                                                                                              |                9 |             34 |
|  adc_clk                                       | ps/axi_slave_gp0/rd_arid[11]_i_1_n_0                                                                                                              |                                                                                                                              |                9 |             35 |
|  adc_clk                                       | ps/axi_slave_gp0/wr_awid[11]_i_1_n_0                                                                                                              |                                                                                                                              |                7 |             35 |
|  adc_clk                                       | rstn                                                                                                                                              |                                                                                                                              |               15 |             46 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                               |                                                                                                                              |                9 |             47 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                              |               10 |             47 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 |                                                                                                                                                   | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                     |               16 |             56 |
|  adc_clk                                       | i_hk/dna_value0                                                                                                                                   | i_hk/dna_cnt_reg[0]_0                                                                                                        |               15 |             57 |
|  adc_clk                                       |                                                                                                                                                   |                                                                                                                              |               42 |             97 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 |                                                                                                                                                   |                                                                                                                              |               33 |            109 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 |                                                                                                                                                   | ps/system_i/xadc/inst/SOFT_RESET_I/reset2ip_reset                                                                            |               32 |            115 |
+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 2      |                     1 |
| 4      |                     5 |
| 5      |                     2 |
| 6      |                     1 |
| 7      |                     2 |
| 8      |                     6 |
| 9      |                     2 |
| 12     |                     4 |
| 13     |                     2 |
| 14     |                    17 |
| 15     |                     2 |
| 16+    |                    33 |
+--------+-----------------------+


