$date
	Thu Mar  3 21:21:05 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$scope module A $end
$var wire 8 ! a [7:0] $end
$var wire 8 " b [7:0] $end
$var wire 8 # c [7:0] $end
$var wire 2 $ op [1:0] $end
$var reg 8 % c_reg [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
bx $
bx #
bx "
bx !
$end
#10
b1010 %
b1010 #
b0 $
b11 "
b111 !
#30
b100 %
b100 #
b1 $
#60
b11 %
b11 #
b10 $
#100
b111 %
b111 #
b11 $
#150
b1010 %
b1010 #
b0 $
#650
