[2021-09-09 10:03:25,264]mapper_test.py:79:[INFO]: run case "cu_comb"
[2021-09-09 10:03:25,264]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:03:25,503]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig; ".

Peak memory: 13897728 bytes

[2021-09-09 10:03:25,504]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:03:25,664]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      44.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      26.0.  Edge =       79.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       80.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      4.76 %
And          =       10     47.62 %
Or           =        0      0.00 %
Other        =       10     47.62 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    3.    27.3 %
Level =    2.  COs =    2.    45.5 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34553856 bytes

[2021-09-09 10:03:25,665]mapper_test.py:156:[INFO]: area: 21 level: 3
[2021-09-09 10:03:25,665]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:03:25,694]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :24
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :24
score:100
	Report mapping result:
		klut_size()     :41
		klut.num_gates():25
		max delay       :3
		max area        :24
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :17
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.v
Peak memory: 6553600 bytes

[2021-09-09 10:03:25,694]mapper_test.py:220:[INFO]: area: 25 level: 3
[2021-09-09 12:03:24,608]mapper_test.py:79:[INFO]: run case "cu_comb"
[2021-09-09 12:03:24,608]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:03:24,914]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig; ".

Peak memory: 13983744 bytes

[2021-09-09 12:03:24,915]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:03:25,050]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      44.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      26.0.  Edge =       79.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       80.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      4.76 %
And          =       10     47.62 %
Or           =        0      0.00 %
Other        =       10     47.62 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    3.    27.3 %
Level =    2.  COs =    2.    45.5 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34263040 bytes

[2021-09-09 12:03:25,051]mapper_test.py:156:[INFO]: area: 21 level: 3
[2021-09-09 12:03:25,051]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:03:26,981]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:8
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :24
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
	Report mapping result:
		klut_size()     :41
		klut.num_gates():25
		max delay       :3
		max area        :24
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :17
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.v
Peak memory: 13647872 bytes

[2021-09-09 12:03:26,982]mapper_test.py:220:[INFO]: area: 25 level: 3
[2021-09-09 13:33:25,359]mapper_test.py:79:[INFO]: run case "cu_comb"
[2021-09-09 13:33:25,359]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:33:25,603]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig; ".

Peak memory: 14090240 bytes

[2021-09-09 13:33:25,603]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:33:25,724]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      44.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      26.0.  Edge =       79.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       80.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      4.76 %
And          =       10     47.62 %
Or           =        0      0.00 %
Other        =       10     47.62 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    3.    27.3 %
Level =    2.  COs =    2.    45.5 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34570240 bytes

[2021-09-09 13:33:25,726]mapper_test.py:156:[INFO]: area: 21 level: 3
[2021-09-09 13:33:25,726]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:33:27,549]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:8
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :24
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
	Report mapping result:
		klut_size()     :41
		klut.num_gates():25
		max delay       :3
		max area        :24
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :17
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.v
Peak memory: 13635584 bytes

[2021-09-09 13:33:27,550]mapper_test.py:220:[INFO]: area: 25 level: 3
[2021-09-09 15:08:08,751]mapper_test.py:79:[INFO]: run case "cu_comb"
[2021-09-09 15:08:08,751]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:08:08,751]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:08:08,883]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      44.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      26.0.  Edge =       79.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       80.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      4.76 %
And          =       10     47.62 %
Or           =        0      0.00 %
Other        =       10     47.62 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    3.    27.3 %
Level =    2.  COs =    2.    45.5 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34557952 bytes

[2021-09-09 15:08:08,884]mapper_test.py:156:[INFO]: area: 21 level: 3
[2021-09-09 15:08:08,884]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:08:10,822]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:8
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :28
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.v
Peak memory: 13631488 bytes

[2021-09-09 15:08:10,823]mapper_test.py:220:[INFO]: area: 27 level: 3
[2021-09-09 15:37:12,985]mapper_test.py:79:[INFO]: run case "cu_comb"
[2021-09-09 15:37:12,985]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:37:12,985]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:37:13,155]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      44.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      26.0.  Edge =       79.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       80.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      4.76 %
And          =       10     47.62 %
Or           =        0      0.00 %
Other        =       10     47.62 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    3.    27.3 %
Level =    2.  COs =    2.    45.5 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34787328 bytes

[2021-09-09 15:37:13,156]mapper_test.py:156:[INFO]: area: 21 level: 3
[2021-09-09 15:37:13,156]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:37:15,108]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:8
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :28
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.v
Peak memory: 13668352 bytes

[2021-09-09 15:37:15,108]mapper_test.py:220:[INFO]: area: 27 level: 3
[2021-09-09 16:15:16,618]mapper_test.py:79:[INFO]: run case "cu_comb"
[2021-09-09 16:15:16,618]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:15:16,619]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:15:16,786]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      44.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      26.0.  Edge =       79.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       80.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      4.76 %
And          =       10     47.62 %
Or           =        0      0.00 %
Other        =       10     47.62 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    3.    27.3 %
Level =    2.  COs =    2.    45.5 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34521088 bytes

[2021-09-09 16:15:16,787]mapper_test.py:156:[INFO]: area: 21 level: 3
[2021-09-09 16:15:16,787]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:15:18,764]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:8
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :28
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.v
Peak memory: 13627392 bytes

[2021-09-09 16:15:18,764]mapper_test.py:220:[INFO]: area: 27 level: 3
[2021-09-09 16:50:00,234]mapper_test.py:79:[INFO]: run case "cu_comb"
[2021-09-09 16:50:00,234]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:50:00,235]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:50:00,401]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      44.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      26.0.  Edge =       79.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       80.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      4.76 %
And          =       10     47.62 %
Or           =        0      0.00 %
Other        =       10     47.62 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    3.    27.3 %
Level =    2.  COs =    2.    45.5 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34689024 bytes

[2021-09-09 16:50:00,403]mapper_test.py:156:[INFO]: area: 21 level: 3
[2021-09-09 16:50:00,403]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:50:02,342]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:8
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :28
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.v
Peak memory: 13561856 bytes

[2021-09-09 16:50:02,343]mapper_test.py:220:[INFO]: area: 27 level: 3
[2021-09-09 17:26:21,087]mapper_test.py:79:[INFO]: run case "cu_comb"
[2021-09-09 17:26:21,087]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:26:21,087]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:26:21,252]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      44.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      26.0.  Edge =       79.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       80.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      4.76 %
And          =       10     47.62 %
Or           =        0      0.00 %
Other        =       10     47.62 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    3.    27.3 %
Level =    2.  COs =    2.    45.5 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34787328 bytes

[2021-09-09 17:26:21,253]mapper_test.py:156:[INFO]: area: 21 level: 3
[2021-09-09 17:26:21,254]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:26:23,210]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:8
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :28
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.v
Peak memory: 13463552 bytes

[2021-09-09 17:26:23,210]mapper_test.py:220:[INFO]: area: 27 level: 3
[2021-09-13 23:31:11,954]mapper_test.py:79:[INFO]: run case "cu_comb"
[2021-09-13 23:31:11,954]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:31:11,954]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:31:12,117]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      44.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      26.0.  Edge =       79.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       80.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      4.76 %
And          =       10     47.62 %
Or           =        0      0.00 %
Other        =       10     47.62 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    3.    27.3 %
Level =    2.  COs =    2.    45.5 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34385920 bytes

[2021-09-13 23:31:12,118]mapper_test.py:156:[INFO]: area: 21 level: 3
[2021-09-13 23:31:12,118]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:31:13,801]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:8
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :28
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.v
Peak memory: 11866112 bytes

[2021-09-13 23:31:13,802]mapper_test.py:220:[INFO]: area: 27 level: 3
[2021-09-13 23:42:33,385]mapper_test.py:79:[INFO]: run case "cu_comb"
[2021-09-13 23:42:33,385]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:42:33,385]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:42:33,558]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      44.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      26.0.  Edge =       79.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       80.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      4.76 %
And          =       10     47.62 %
Or           =        0      0.00 %
Other        =       10     47.62 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    3.    27.3 %
Level =    2.  COs =    2.    45.5 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34574336 bytes

[2021-09-13 23:42:33,559]mapper_test.py:156:[INFO]: area: 21 level: 3
[2021-09-13 23:42:33,559]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:42:33,588]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.v
Peak memory: 6352896 bytes

[2021-09-13 23:42:33,589]mapper_test.py:220:[INFO]: area: 27 level: 3
[2021-09-14 09:01:02,416]mapper_test.py:79:[INFO]: run case "cu_comb"
[2021-09-14 09:01:02,417]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:01:02,417]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:01:02,535]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      44.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      26.0.  Edge =       79.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       80.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      4.76 %
And          =       10     47.62 %
Or           =        0      0.00 %
Other        =       10     47.62 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    3.    27.3 %
Level =    2.  COs =    2.    45.5 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 33984512 bytes

[2021-09-14 09:01:02,537]mapper_test.py:156:[INFO]: area: 21 level: 3
[2021-09-14 09:01:02,537]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:01:04,278]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:8
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :28
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.v
Peak memory: 13660160 bytes

[2021-09-14 09:01:04,279]mapper_test.py:220:[INFO]: area: 27 level: 3
[2021-09-14 09:21:32,065]mapper_test.py:79:[INFO]: run case "cu_comb"
[2021-09-14 09:21:32,066]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:32,066]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:32,194]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      44.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      26.0.  Edge =       79.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       80.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      4.76 %
And          =       10     47.62 %
Or           =        0      0.00 %
Other        =       10     47.62 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    3.    27.3 %
Level =    2.  COs =    2.    45.5 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34013184 bytes

[2021-09-14 09:21:32,195]mapper_test.py:156:[INFO]: area: 21 level: 3
[2021-09-14 09:21:32,196]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:32,216]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.v
Peak memory: 6668288 bytes

[2021-09-14 09:21:32,217]mapper_test.py:220:[INFO]: area: 27 level: 3
[2021-09-15 15:34:21,857]mapper_test.py:79:[INFO]: run case "cu_comb"
[2021-09-15 15:34:21,857]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:34:21,858]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:34:21,968]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      44.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      26.0.  Edge =       79.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       80.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      4.76 %
And          =       10     47.62 %
Or           =        0      0.00 %
Other        =       10     47.62 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    3.    27.3 %
Level =    2.  COs =    2.    45.5 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34299904 bytes

[2021-09-15 15:34:21,969]mapper_test.py:156:[INFO]: area: 21 level: 3
[2021-09-15 15:34:21,969]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:34:23,591]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:8
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :28
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.v
Peak memory: 13680640 bytes

[2021-09-15 15:34:23,592]mapper_test.py:220:[INFO]: area: 27 level: 3
[2021-09-15 15:54:52,639]mapper_test.py:79:[INFO]: run case "cu_comb"
[2021-09-15 15:54:52,639]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:54:52,639]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:54:52,746]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      44.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      26.0.  Edge =       79.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       80.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      4.76 %
And          =       10     47.62 %
Or           =        0      0.00 %
Other        =       10     47.62 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    3.    27.3 %
Level =    2.  COs =    2.    45.5 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34230272 bytes

[2021-09-15 15:54:52,748]mapper_test.py:156:[INFO]: area: 21 level: 3
[2021-09-15 15:54:52,748]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:54:52,768]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.v
Peak memory: 6279168 bytes

[2021-09-15 15:54:52,768]mapper_test.py:220:[INFO]: area: 27 level: 3
[2021-09-18 14:04:51,427]mapper_test.py:79:[INFO]: run case "cu_comb"
[2021-09-18 14:04:51,427]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:04:51,428]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:04:51,543]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      44.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      26.0.  Edge =       79.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       80.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      4.76 %
And          =       10     47.62 %
Or           =        0      0.00 %
Other        =       10     47.62 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    3.    27.3 %
Level =    2.  COs =    2.    45.5 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34213888 bytes

[2021-09-18 14:04:51,544]mapper_test.py:156:[INFO]: area: 21 level: 3
[2021-09-18 14:04:51,544]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:04:53,179]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:8
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :28
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.v
Peak memory: 11755520 bytes

[2021-09-18 14:04:53,179]mapper_test.py:220:[INFO]: area: 27 level: 3
[2021-09-18 16:29:25,979]mapper_test.py:79:[INFO]: run case "cu_comb"
[2021-09-18 16:29:25,979]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:29:25,979]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:29:26,098]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      44.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      26.0.  Edge =       79.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       80.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      4.76 %
And          =       10     47.62 %
Or           =        0      0.00 %
Other        =       10     47.62 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    3.    27.3 %
Level =    2.  COs =    2.    45.5 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34381824 bytes

[2021-09-18 16:29:26,099]mapper_test.py:156:[INFO]: area: 21 level: 3
[2021-09-18 16:29:26,100]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:29:27,683]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:8
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :28
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.v
Peak memory: 12308480 bytes

[2021-09-18 16:29:27,684]mapper_test.py:220:[INFO]: area: 27 level: 3
[2021-09-22 08:59:27,994]mapper_test.py:79:[INFO]: run case "cu_comb"
[2021-09-22 08:59:27,995]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:59:27,995]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:59:28,104]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      44.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      26.0.  Edge =       79.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       80.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      4.76 %
And          =       10     47.62 %
Or           =        0      0.00 %
Other        =       10     47.62 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    3.    27.3 %
Level =    2.  COs =    2.    45.5 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34078720 bytes

[2021-09-22 08:59:28,105]mapper_test.py:156:[INFO]: area: 21 level: 3
[2021-09-22 08:59:28,105]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:59:28,956]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:8
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:7
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :4
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.v
Peak memory: 11325440 bytes

[2021-09-22 08:59:28,956]mapper_test.py:220:[INFO]: area: 27 level: 4
[2021-09-22 11:28:05,790]mapper_test.py:79:[INFO]: run case "cu_comb"
[2021-09-22 11:28:05,790]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:28:05,790]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:28:05,902]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      44.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      26.0.  Edge =       79.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       80.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      4.76 %
And          =       10     47.62 %
Or           =        0      0.00 %
Other        =       10     47.62 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    3.    27.3 %
Level =    2.  COs =    2.    45.5 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34078720 bytes

[2021-09-22 11:28:05,903]mapper_test.py:156:[INFO]: area: 21 level: 3
[2021-09-22 11:28:05,903]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:28:07,522]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:8
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :28
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.v
Peak memory: 12083200 bytes

[2021-09-22 11:28:07,523]mapper_test.py:220:[INFO]: area: 27 level: 3
[2021-09-23 16:47:09,816]mapper_test.py:79:[INFO]: run case "cu_comb"
[2021-09-23 16:47:09,816]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:47:09,817]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:47:09,928]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      44.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      26.0.  Edge =       79.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       80.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      4.76 %
And          =       10     47.62 %
Or           =        0      0.00 %
Other        =       10     47.62 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    3.    27.3 %
Level =    2.  COs =    2.    45.5 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34541568 bytes

[2021-09-23 16:47:09,929]mapper_test.py:156:[INFO]: area: 21 level: 3
[2021-09-23 16:47:09,929]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:47:11,558]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:8
balancing!
	current map manager:
		current min nodes:59
		current min depth:7
rewriting!
	current map manager:
		current min nodes:59
		current min depth:7
balancing!
	current map manager:
		current min nodes:59
		current min depth:7
rewriting!
	current map manager:
		current min nodes:59
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :28
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.v
Peak memory: 11567104 bytes

[2021-09-23 16:47:11,559]mapper_test.py:220:[INFO]: area: 27 level: 3
[2021-09-23 17:10:08,765]mapper_test.py:79:[INFO]: run case "cu_comb"
[2021-09-23 17:10:08,765]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:10:08,766]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:10:08,942]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      44.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      26.0.  Edge =       79.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       80.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      4.76 %
And          =       10     47.62 %
Or           =        0      0.00 %
Other        =       10     47.62 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    3.    27.3 %
Level =    2.  COs =    2.    45.5 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34447360 bytes

[2021-09-23 17:10:08,943]mapper_test.py:156:[INFO]: area: 21 level: 3
[2021-09-23 17:10:08,943]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:10:10,531]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:8
balancing!
	current map manager:
		current min nodes:59
		current min depth:7
rewriting!
	current map manager:
		current min nodes:59
		current min depth:7
balancing!
	current map manager:
		current min nodes:59
		current min depth:7
rewriting!
	current map manager:
		current min nodes:59
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :28
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.v
Peak memory: 12001280 bytes

[2021-09-23 17:10:10,532]mapper_test.py:220:[INFO]: area: 27 level: 3
[2021-09-23 18:11:44,268]mapper_test.py:79:[INFO]: run case "cu_comb"
[2021-09-23 18:11:44,268]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:11:44,268]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:11:44,378]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      44.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      26.0.  Edge =       79.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       80.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      4.76 %
And          =       10     47.62 %
Or           =        0      0.00 %
Other        =       10     47.62 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    3.    27.3 %
Level =    2.  COs =    2.    45.5 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34390016 bytes

[2021-09-23 18:11:44,379]mapper_test.py:156:[INFO]: area: 21 level: 3
[2021-09-23 18:11:44,379]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:11:45,929]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:8
balancing!
	current map manager:
		current min nodes:59
		current min depth:7
rewriting!
	current map manager:
		current min nodes:59
		current min depth:7
balancing!
	current map manager:
		current min nodes:59
		current min depth:7
rewriting!
	current map manager:
		current min nodes:59
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :28
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.v
Peak memory: 11567104 bytes

[2021-09-23 18:11:45,930]mapper_test.py:220:[INFO]: area: 27 level: 3
[2021-09-27 16:38:52,247]mapper_test.py:79:[INFO]: run case "cu_comb"
[2021-09-27 16:38:52,247]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:38:52,248]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:38:52,406]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      44.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      26.0.  Edge =       79.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       80.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      4.76 %
And          =       10     47.62 %
Or           =        0      0.00 %
Other        =       10     47.62 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    3.    27.3 %
Level =    2.  COs =    2.    45.5 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34127872 bytes

[2021-09-27 16:38:52,407]mapper_test.py:156:[INFO]: area: 21 level: 3
[2021-09-27 16:38:52,407]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:38:54,011]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:8
balancing!
	current map manager:
		current min nodes:59
		current min depth:7
rewriting!
	current map manager:
		current min nodes:59
		current min depth:7
balancing!
	current map manager:
		current min nodes:59
		current min depth:7
rewriting!
	current map manager:
		current min nodes:59
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :28
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.v
Peak memory: 12034048 bytes

[2021-09-27 16:38:54,012]mapper_test.py:220:[INFO]: area: 27 level: 3
[2021-09-27 17:45:36,175]mapper_test.py:79:[INFO]: run case "cu_comb"
[2021-09-27 17:45:36,175]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:45:36,176]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:45:36,295]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      44.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      26.0.  Edge =       79.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       80.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      4.76 %
And          =       10     47.62 %
Or           =        0      0.00 %
Other        =       10     47.62 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    3.    27.3 %
Level =    2.  COs =    2.    45.5 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34578432 bytes

[2021-09-27 17:45:36,296]mapper_test.py:156:[INFO]: area: 21 level: 3
[2021-09-27 17:45:36,296]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:45:37,905]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:8
balancing!
	current map manager:
		current min nodes:59
		current min depth:7
rewriting!
	current map manager:
		current min nodes:59
		current min depth:7
balancing!
	current map manager:
		current min nodes:59
		current min depth:7
rewriting!
	current map manager:
		current min nodes:59
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :28
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.v
Peak memory: 12136448 bytes

[2021-09-27 17:45:37,906]mapper_test.py:220:[INFO]: area: 27 level: 3
[2021-09-28 02:11:49,732]mapper_test.py:79:[INFO]: run case "cu_comb"
[2021-09-28 02:11:49,732]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:11:49,732]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:11:49,842]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      44.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      26.0.  Edge =       79.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       80.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      4.76 %
And          =       10     47.62 %
Or           =        0      0.00 %
Other        =       10     47.62 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    3.    27.3 %
Level =    2.  COs =    2.    45.5 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34127872 bytes

[2021-09-28 02:11:49,843]mapper_test.py:156:[INFO]: area: 21 level: 3
[2021-09-28 02:11:49,843]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:11:51,434]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:8
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :28
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.v
Peak memory: 11939840 bytes

[2021-09-28 02:11:51,435]mapper_test.py:220:[INFO]: area: 27 level: 3
[2021-09-28 16:51:13,909]mapper_test.py:79:[INFO]: run case "cu_comb"
[2021-09-28 16:51:13,909]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:51:13,909]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:51:14,022]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      44.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      26.0.  Edge =       79.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       80.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      4.76 %
And          =       10     47.62 %
Or           =        0      0.00 %
Other        =       10     47.62 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    3.    27.3 %
Level =    2.  COs =    2.    45.5 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34496512 bytes

[2021-09-28 16:51:14,023]mapper_test.py:156:[INFO]: area: 21 level: 3
[2021-09-28 16:51:14,024]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:51:15,595]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:8
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :28
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.v
Peak memory: 11952128 bytes

[2021-09-28 16:51:15,596]mapper_test.py:220:[INFO]: area: 27 level: 3
[2021-09-28 17:30:16,474]mapper_test.py:79:[INFO]: run case "cu_comb"
[2021-09-28 17:30:16,475]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:30:16,475]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:30:16,586]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      44.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      26.0.  Edge =       79.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       80.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      4.76 %
And          =       10     47.62 %
Or           =        0      0.00 %
Other        =       10     47.62 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    3.    27.3 %
Level =    2.  COs =    2.    45.5 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34381824 bytes

[2021-09-28 17:30:16,587]mapper_test.py:156:[INFO]: area: 21 level: 3
[2021-09-28 17:30:16,587]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:30:18,188]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:8
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :28
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.v
Peak memory: 12627968 bytes

[2021-09-28 17:30:18,189]mapper_test.py:220:[INFO]: area: 27 level: 3
[2021-10-09 10:42:49,027]mapper_test.py:79:[INFO]: run case "cu_comb"
[2021-10-09 10:42:49,027]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:42:49,027]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:42:49,138]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      44.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      26.0.  Edge =       79.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       80.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      4.76 %
And          =       10     47.62 %
Or           =        0      0.00 %
Other        =       10     47.62 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    3.    27.3 %
Level =    2.  COs =    2.    45.5 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34103296 bytes

[2021-10-09 10:42:49,139]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-10-09 10:42:49,139]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:42:49,184]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:8
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :28
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.v
Peak memory: 6696960 bytes

[2021-10-09 10:42:49,184]mapper_test.py:224:[INFO]: area: 27 level: 3
[2021-10-09 11:25:21,759]mapper_test.py:79:[INFO]: run case "cu_comb"
[2021-10-09 11:25:21,759]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:25:21,760]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:25:21,868]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      44.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      26.0.  Edge =       79.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       80.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      4.76 %
And          =       10     47.62 %
Or           =        0      0.00 %
Other        =       10     47.62 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    3.    27.3 %
Level =    2.  COs =    2.    45.5 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34254848 bytes

[2021-10-09 11:25:21,869]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-10-09 11:25:21,869]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:25:21,901]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:8
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :28
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.v
Peak memory: 6868992 bytes

[2021-10-09 11:25:21,901]mapper_test.py:224:[INFO]: area: 27 level: 3
[2021-10-09 16:33:26,361]mapper_test.py:79:[INFO]: run case "cu_comb"
[2021-10-09 16:33:26,361]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:33:26,361]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:33:26,469]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      44.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      26.0.  Edge =       79.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       80.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      4.76 %
And          =       10     47.62 %
Or           =        0      0.00 %
Other        =       10     47.62 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    3.    27.3 %
Level =    2.  COs =    2.    45.5 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34263040 bytes

[2021-10-09 16:33:26,470]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-10-09 16:33:26,470]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:33:27,275]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:8
	current map manager:
		current min nodes:59
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.v
Peak memory: 11091968 bytes

[2021-10-09 16:33:27,276]mapper_test.py:224:[INFO]: area: 27 level: 3
[2021-10-09 16:50:29,809]mapper_test.py:79:[INFO]: run case "cu_comb"
[2021-10-09 16:50:29,810]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:50:29,810]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:50:29,920]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      44.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      26.0.  Edge =       79.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       80.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      4.76 %
And          =       10     47.62 %
Or           =        0      0.00 %
Other        =       10     47.62 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    3.    27.3 %
Level =    2.  COs =    2.    45.5 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34160640 bytes

[2021-10-09 16:50:29,921]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-10-09 16:50:29,921]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:50:30,787]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:8
	current map manager:
		current min nodes:59
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.v
Peak memory: 11153408 bytes

[2021-10-09 16:50:30,788]mapper_test.py:224:[INFO]: area: 27 level: 3
[2021-10-12 11:01:37,669]mapper_test.py:79:[INFO]: run case "cu_comb"
[2021-10-12 11:01:37,669]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:01:37,669]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:01:37,793]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      44.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      26.0.  Edge =       79.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       80.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      4.76 %
And          =       10     47.62 %
Or           =        0      0.00 %
Other        =       10     47.62 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    3.    27.3 %
Level =    2.  COs =    2.    45.5 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34394112 bytes

[2021-10-12 11:01:37,794]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-10-12 11:01:37,794]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:01:39,506]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:8
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :28
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.v
Peak memory: 11304960 bytes

[2021-10-12 11:01:39,506]mapper_test.py:224:[INFO]: area: 27 level: 3
[2021-10-12 11:19:38,145]mapper_test.py:79:[INFO]: run case "cu_comb"
[2021-10-12 11:19:38,145]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:19:38,145]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:19:38,259]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      44.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      26.0.  Edge =       79.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       80.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      4.76 %
And          =       10     47.62 %
Or           =        0      0.00 %
Other        =       10     47.62 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    3.    27.3 %
Level =    2.  COs =    2.    45.5 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34058240 bytes

[2021-10-12 11:19:38,260]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-10-12 11:19:38,261]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:19:38,297]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:8
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :28
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.v
Peak memory: 6361088 bytes

[2021-10-12 11:19:38,298]mapper_test.py:224:[INFO]: area: 27 level: 3
[2021-10-12 13:37:06,078]mapper_test.py:79:[INFO]: run case "cu_comb"
[2021-10-12 13:37:06,079]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:37:06,079]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:37:06,201]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      44.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      26.0.  Edge =       79.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       80.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      4.76 %
And          =       10     47.62 %
Or           =        0      0.00 %
Other        =       10     47.62 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    3.    27.3 %
Level =    2.  COs =    2.    45.5 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34205696 bytes

[2021-10-12 13:37:06,202]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-10-12 13:37:06,202]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:37:07,959]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:8
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :28
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.v
Peak memory: 11329536 bytes

[2021-10-12 13:37:07,960]mapper_test.py:224:[INFO]: area: 27 level: 3
[2021-10-12 15:07:45,122]mapper_test.py:79:[INFO]: run case "cu_comb"
[2021-10-12 15:07:45,123]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:07:45,123]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:07:45,240]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      44.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      26.0.  Edge =       79.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       80.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      4.76 %
And          =       10     47.62 %
Or           =        0      0.00 %
Other        =       10     47.62 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    3.    27.3 %
Level =    2.  COs =    2.    45.5 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34332672 bytes

[2021-10-12 15:07:45,241]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-10-12 15:07:45,241]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:07:46,931]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:8
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :28
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.v
Peak memory: 11116544 bytes

[2021-10-12 15:07:46,932]mapper_test.py:224:[INFO]: area: 27 level: 3
[2021-10-12 18:52:43,003]mapper_test.py:79:[INFO]: run case "cu_comb"
[2021-10-12 18:52:43,003]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:52:43,004]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:52:43,172]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      44.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      26.0.  Edge =       79.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       80.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      4.76 %
And          =       10     47.62 %
Or           =        0      0.00 %
Other        =       10     47.62 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    3.    27.3 %
Level =    2.  COs =    2.    45.5 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34414592 bytes

[2021-10-12 18:52:43,173]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-10-12 18:52:43,173]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:52:44,890]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:8
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :28
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.v
Peak memory: 11739136 bytes

[2021-10-12 18:52:44,891]mapper_test.py:224:[INFO]: area: 27 level: 3
[2021-10-18 11:46:14,842]mapper_test.py:79:[INFO]: run case "cu_comb"
[2021-10-18 11:46:14,843]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:46:14,843]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:46:14,967]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      44.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      26.0.  Edge =       79.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       80.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      4.76 %
And          =       10     47.62 %
Or           =        0      0.00 %
Other        =       10     47.62 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    3.    27.3 %
Level =    2.  COs =    2.    45.5 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34062336 bytes

[2021-10-18 11:46:14,968]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-10-18 11:46:14,969]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:46:16,666]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:8
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :28
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.v
Peak memory: 11620352 bytes

[2021-10-18 11:46:16,666]mapper_test.py:224:[INFO]: area: 27 level: 3
[2021-10-18 12:04:24,577]mapper_test.py:79:[INFO]: run case "cu_comb"
[2021-10-18 12:04:24,578]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:24,578]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:24,739]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      44.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      26.0.  Edge =       79.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       80.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      4.76 %
And          =       10     47.62 %
Or           =        0      0.00 %
Other        =       10     47.62 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    3.    27.3 %
Level =    2.  COs =    2.    45.5 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34111488 bytes

[2021-10-18 12:04:24,741]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-10-18 12:04:24,741]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:24,769]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.v
Peak memory: 5980160 bytes

[2021-10-18 12:04:24,770]mapper_test.py:224:[INFO]: area: 27 level: 3
[2021-10-19 14:12:20,860]mapper_test.py:79:[INFO]: run case "cu_comb"
[2021-10-19 14:12:20,861]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:20,861]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:20,976]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      44.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      26.0.  Edge =       79.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       80.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      4.76 %
And          =       10     47.62 %
Or           =        0      0.00 %
Other        =       10     47.62 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    3.    27.3 %
Level =    2.  COs =    2.    45.5 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34320384 bytes

[2021-10-19 14:12:20,977]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-10-19 14:12:20,977]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:20,995]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.v
Peak memory: 6029312 bytes

[2021-10-19 14:12:20,996]mapper_test.py:224:[INFO]: area: 27 level: 3
[2021-10-22 13:34:42,135]mapper_test.py:79:[INFO]: run case "cu_comb"
[2021-10-22 13:34:42,135]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:34:42,136]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:34:42,301]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      44.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      26.0.  Edge =       79.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       80.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      4.76 %
And          =       10     47.62 %
Or           =        0      0.00 %
Other        =       10     47.62 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    3.    27.3 %
Level =    2.  COs =    2.    45.5 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34308096 bytes

[2021-10-22 13:34:42,302]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-10-22 13:34:42,302]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:34:42,358]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.v
Peak memory: 8888320 bytes

[2021-10-22 13:34:42,358]mapper_test.py:224:[INFO]: area: 27 level: 3
[2021-10-22 13:55:34,907]mapper_test.py:79:[INFO]: run case "cu_comb"
[2021-10-22 13:55:34,908]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:55:34,908]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:55:35,026]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      44.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      26.0.  Edge =       79.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       80.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      4.76 %
And          =       10     47.62 %
Or           =        0      0.00 %
Other        =       10     47.62 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    3.    27.3 %
Level =    2.  COs =    2.    45.5 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34172928 bytes

[2021-10-22 13:55:35,027]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-10-22 13:55:35,027]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:55:35,103]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.v
Peak memory: 8871936 bytes

[2021-10-22 13:55:35,103]mapper_test.py:224:[INFO]: area: 27 level: 3
[2021-10-22 14:02:41,949]mapper_test.py:79:[INFO]: run case "cu_comb"
[2021-10-22 14:02:41,949]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:41,950]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:42,121]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      44.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      26.0.  Edge =       79.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       80.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      4.76 %
And          =       10     47.62 %
Or           =        0      0.00 %
Other        =       10     47.62 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    3.    27.3 %
Level =    2.  COs =    2.    45.5 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34127872 bytes

[2021-10-22 14:02:42,122]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-10-22 14:02:42,123]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:42,148]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.v
Peak memory: 6094848 bytes

[2021-10-22 14:02:42,149]mapper_test.py:224:[INFO]: area: 27 level: 3
[2021-10-22 14:06:02,865]mapper_test.py:79:[INFO]: run case "cu_comb"
[2021-10-22 14:06:02,866]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:06:02,866]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:06:03,023]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      44.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      26.0.  Edge =       79.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       80.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      4.76 %
And          =       10     47.62 %
Or           =        0      0.00 %
Other        =       10     47.62 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    3.    27.3 %
Level =    2.  COs =    2.    45.5 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34545664 bytes

[2021-10-22 14:06:03,024]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-10-22 14:06:03,024]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:06:03,049]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.v
Peak memory: 5967872 bytes

[2021-10-22 14:06:03,050]mapper_test.py:224:[INFO]: area: 27 level: 3
[2021-10-23 13:35:41,148]mapper_test.py:79:[INFO]: run case "cu_comb"
[2021-10-23 13:35:41,148]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:35:41,148]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:35:41,261]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      44.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      26.0.  Edge =       79.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       80.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      4.76 %
And          =       10     47.62 %
Or           =        0      0.00 %
Other        =       10     47.62 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    3.    27.3 %
Level =    2.  COs =    2.    45.5 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34193408 bytes

[2021-10-23 13:35:41,262]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-10-23 13:35:41,262]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:35:42,883]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:8
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :29
score:100
	Report mapping result:
		klut_size()     :46
		klut.num_gates():30
		max delay       :4
		max area        :29
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.v
Peak memory: 11628544 bytes

[2021-10-23 13:35:42,883]mapper_test.py:224:[INFO]: area: 30 level: 4
[2021-10-24 17:47:21,525]mapper_test.py:79:[INFO]: run case "cu_comb"
[2021-10-24 17:47:21,526]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:47:21,526]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:47:21,683]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      44.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      26.0.  Edge =       79.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       80.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      4.76 %
And          =       10     47.62 %
Or           =        0      0.00 %
Other        =       10     47.62 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    3.    27.3 %
Level =    2.  COs =    2.    45.5 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34340864 bytes

[2021-10-24 17:47:21,684]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-10-24 17:47:21,684]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:47:23,332]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:8
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :29
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.v
Peak memory: 11808768 bytes

[2021-10-24 17:47:23,333]mapper_test.py:224:[INFO]: area: 27 level: 3
[2021-10-24 18:07:46,829]mapper_test.py:79:[INFO]: run case "cu_comb"
[2021-10-24 18:07:46,829]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:07:46,830]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:07:46,985]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      44.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      26.0.  Edge =       79.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       80.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      4.76 %
And          =       10     47.62 %
Or           =        0      0.00 %
Other        =       10     47.62 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    3.    27.3 %
Level =    2.  COs =    2.    45.5 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34304000 bytes

[2021-10-24 18:07:46,986]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-10-24 18:07:46,986]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:07:48,605]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:8
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :28
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.v
Peak memory: 11628544 bytes

[2021-10-24 18:07:48,605]mapper_test.py:224:[INFO]: area: 27 level: 3
[2021-10-26 10:25:55,962]mapper_test.py:79:[INFO]: run case "cu_comb"
[2021-10-26 10:25:55,962]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:25:55,962]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:25:56,120]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      44.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      26.0.  Edge =       79.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       80.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      4.76 %
And          =       10     47.62 %
Or           =        0      0.00 %
Other        =       10     47.62 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    3.    27.3 %
Level =    2.  COs =    2.    45.5 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34168832 bytes

[2021-10-26 10:25:56,121]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-10-26 10:25:56,121]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:25:56,146]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:8
	Report mapping result:
		klut_size()     :40
		klut.num_gates():24
		max delay       :3
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :14
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.v
Peak memory: 5779456 bytes

[2021-10-26 10:25:56,146]mapper_test.py:224:[INFO]: area: 24 level: 3
[2021-10-26 11:05:41,369]mapper_test.py:79:[INFO]: run case "cu_comb"
[2021-10-26 11:05:41,369]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:05:41,370]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:05:41,512]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      44.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      26.0.  Edge =       79.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       80.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      4.76 %
And          =       10     47.62 %
Or           =        0      0.00 %
Other        =       10     47.62 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    3.    27.3 %
Level =    2.  COs =    2.    45.5 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34369536 bytes

[2021-10-26 11:05:41,513]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-10-26 11:05:41,513]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:05:43,207]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig
	Report mapping result:
		klut_size()     :40
		klut.num_gates():24
		max delay       :3
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :14
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.v
Peak memory: 11395072 bytes

[2021-10-26 11:05:43,207]mapper_test.py:224:[INFO]: area: 24 level: 3
[2021-10-26 11:26:20,715]mapper_test.py:79:[INFO]: run case "cu_comb"
[2021-10-26 11:26:20,715]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:26:20,716]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:26:20,881]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      44.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      26.0.  Edge =       79.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       80.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      4.76 %
And          =       10     47.62 %
Or           =        0      0.00 %
Other        =       10     47.62 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    3.    27.3 %
Level =    2.  COs =    2.    45.5 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34172928 bytes

[2021-10-26 11:26:20,882]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-10-26 11:26:20,882]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:26:22,570]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig
	Report mapping result:
		klut_size()     :42
		klut.num_gates():26
		max delay       :4
		max area        :29
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :14
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.v
Peak memory: 11444224 bytes

[2021-10-26 11:26:22,571]mapper_test.py:224:[INFO]: area: 26 level: 4
[2021-10-26 12:24:26,605]mapper_test.py:79:[INFO]: run case "cu_comb"
[2021-10-26 12:24:26,606]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:24:26,606]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:24:26,720]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      44.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      26.0.  Edge =       79.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       80.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      4.76 %
And          =       10     47.62 %
Or           =        0      0.00 %
Other        =       10     47.62 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    3.    27.3 %
Level =    2.  COs =    2.    45.5 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34422784 bytes

[2021-10-26 12:24:26,721]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-10-26 12:24:26,721]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:24:28,396]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :11
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.v
Peak memory: 11460608 bytes

[2021-10-26 12:24:28,397]mapper_test.py:224:[INFO]: area: 27 level: 3
[2021-10-26 14:13:23,876]mapper_test.py:79:[INFO]: run case "cu_comb"
[2021-10-26 14:13:23,876]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:23,877]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:23,992]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      44.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      26.0.  Edge =       79.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       80.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      4.76 %
And          =       10     47.62 %
Or           =        0      0.00 %
Other        =       10     47.62 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    3.    27.3 %
Level =    2.  COs =    2.    45.5 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34328576 bytes

[2021-10-26 14:13:23,993]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-10-26 14:13:23,993]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:24,011]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig
	Report mapping result:
		klut_size()     :40
		klut.num_gates():24
		max delay       :3
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :14
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.v
Peak memory: 5931008 bytes

[2021-10-26 14:13:24,011]mapper_test.py:224:[INFO]: area: 24 level: 3
[2021-10-29 16:10:29,031]mapper_test.py:79:[INFO]: run case "cu_comb"
[2021-10-29 16:10:29,031]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:29,032]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:29,146]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      44.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      26.0.  Edge =       79.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       80.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      4.76 %
And          =       10     47.62 %
Or           =        0      0.00 %
Other        =       10     47.62 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    3.    27.3 %
Level =    2.  COs =    2.    45.5 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34025472 bytes

[2021-10-29 16:10:29,147]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-10-29 16:10:29,147]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:29,176]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig
	Report mapping result:
		klut_size()     :53
		klut.num_gates():37
		max delay       :3
		max area        :36
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :16
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.v
Peak memory: 5922816 bytes

[2021-10-29 16:10:29,177]mapper_test.py:224:[INFO]: area: 37 level: 3
[2021-11-03 09:52:22,826]mapper_test.py:79:[INFO]: run case "cu_comb"
[2021-11-03 09:52:22,826]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:52:22,826]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:52:22,941]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      44.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      26.0.  Edge =       79.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       80.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      4.76 %
And          =       10     47.62 %
Or           =        0      0.00 %
Other        =       10     47.62 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    3.    27.3 %
Level =    2.  COs =    2.    45.5 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34230272 bytes

[2021-11-03 09:52:22,942]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-11-03 09:52:22,943]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:52:22,968]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig
	Report mapping result:
		klut_size()     :53
		klut.num_gates():37
		max delay       :3
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :16
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig_output.v
	Peak memory: 5939200 bytes

[2021-11-03 09:52:22,969]mapper_test.py:226:[INFO]: area: 37 level: 3
[2021-11-03 10:04:33,818]mapper_test.py:79:[INFO]: run case "cu_comb"
[2021-11-03 10:04:33,818]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:04:33,818]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:04:33,939]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      44.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      26.0.  Edge =       79.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       80.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      4.76 %
And          =       10     47.62 %
Or           =        0      0.00 %
Other        =       10     47.62 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    3.    27.3 %
Level =    2.  COs =    2.    45.5 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34287616 bytes

[2021-11-03 10:04:33,940]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-11-03 10:04:33,940]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:04:33,967]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig
	Report mapping result:
		klut_size()     :48
		klut.num_gates():32
		max delay       :3
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :14
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig_output.v
	Peak memory: 5660672 bytes

[2021-11-03 10:04:33,968]mapper_test.py:226:[INFO]: area: 32 level: 3
[2021-11-03 13:44:33,794]mapper_test.py:79:[INFO]: run case "cu_comb"
[2021-11-03 13:44:33,795]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:44:33,795]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:44:33,955]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      44.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      26.0.  Edge =       79.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       80.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      4.76 %
And          =       10     47.62 %
Or           =        0      0.00 %
Other        =       10     47.62 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    3.    27.3 %
Level =    2.  COs =    2.    45.5 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34050048 bytes

[2021-11-03 13:44:33,956]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-11-03 13:44:33,956]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:44:33,983]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig
	Report mapping result:
		klut_size()     :48
		klut.num_gates():32
		max delay       :3
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :14
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig_output.v
	Peak memory: 5836800 bytes

[2021-11-03 13:44:33,984]mapper_test.py:226:[INFO]: area: 32 level: 3
[2021-11-03 13:50:48,912]mapper_test.py:79:[INFO]: run case "cu_comb"
[2021-11-03 13:50:48,912]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:50:48,912]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:50:49,028]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      44.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      26.0.  Edge =       79.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       80.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      4.76 %
And          =       10     47.62 %
Or           =        0      0.00 %
Other        =       10     47.62 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    3.    27.3 %
Level =    2.  COs =    2.    45.5 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34467840 bytes

[2021-11-03 13:50:49,029]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-11-03 13:50:49,030]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:50:49,050]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig
	Report mapping result:
		klut_size()     :48
		klut.num_gates():32
		max delay       :3
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :14
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig_output.v
	Peak memory: 5877760 bytes

[2021-11-03 13:50:49,050]mapper_test.py:226:[INFO]: area: 32 level: 3
[2021-11-04 15:57:46,312]mapper_test.py:79:[INFO]: run case "cu_comb"
[2021-11-04 15:57:46,313]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:57:46,313]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:57:46,434]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      44.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      26.0.  Edge =       79.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       80.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      4.76 %
And          =       10     47.62 %
Or           =        0      0.00 %
Other        =       10     47.62 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    3.    27.3 %
Level =    2.  COs =    2.    45.5 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34394112 bytes

[2021-11-04 15:57:46,435]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-11-04 15:57:46,435]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:57:46,467]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig
	Report mapping result:
		klut_size()     :39
		klut.num_gates():23
		max delay       :3
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :14
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig_output.v
	Peak memory: 5840896 bytes

[2021-11-04 15:57:46,467]mapper_test.py:226:[INFO]: area: 23 level: 3
[2021-11-16 12:28:34,508]mapper_test.py:79:[INFO]: run case "cu_comb"
[2021-11-16 12:28:34,508]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:34,509]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:34,672]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      44.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      26.0.  Edge =       79.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       80.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      4.76 %
And          =       10     47.62 %
Or           =        0      0.00 %
Other        =       10     47.62 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    3.    27.3 %
Level =    2.  COs =    2.    45.5 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34275328 bytes

[2021-11-16 12:28:34,673]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-11-16 12:28:34,673]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:34,693]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig
Mapping time: 0.000711 secs
	Report mapping result:
		klut_size()     :39
		klut.num_gates():23
		max delay       :3
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :14
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.v
	Peak memory: 5955584 bytes

[2021-11-16 12:28:34,693]mapper_test.py:228:[INFO]: area: 23 level: 3
[2021-11-16 14:17:32,347]mapper_test.py:79:[INFO]: run case "cu_comb"
[2021-11-16 14:17:32,348]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:32,348]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:32,532]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      44.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      26.0.  Edge =       79.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       80.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      4.76 %
And          =       10     47.62 %
Or           =        0      0.00 %
Other        =       10     47.62 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    3.    27.3 %
Level =    2.  COs =    2.    45.5 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34013184 bytes

[2021-11-16 14:17:32,533]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-11-16 14:17:32,534]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:32,560]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig
Mapping time: 0.0007 secs
	Report mapping result:
		klut_size()     :39
		klut.num_gates():23
		max delay       :3
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :14
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.v
	Peak memory: 5849088 bytes

[2021-11-16 14:17:32,561]mapper_test.py:228:[INFO]: area: 23 level: 3
[2021-11-16 14:23:53,494]mapper_test.py:79:[INFO]: run case "cu_comb"
[2021-11-16 14:23:53,494]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:23:53,494]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:23:53,616]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      44.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      26.0.  Edge =       79.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       80.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      4.76 %
And          =       10     47.62 %
Or           =        0      0.00 %
Other        =       10     47.62 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    3.    27.3 %
Level =    2.  COs =    2.    45.5 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34328576 bytes

[2021-11-16 14:23:53,617]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-11-16 14:23:53,617]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:23:53,635]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig
Mapping time: 0.000953 secs
	Report mapping result:
		klut_size()     :39
		klut.num_gates():23
		max delay       :3
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :14
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.v
	Peak memory: 5902336 bytes

[2021-11-16 14:23:53,636]mapper_test.py:228:[INFO]: area: 23 level: 3
[2021-11-17 16:36:31,433]mapper_test.py:79:[INFO]: run case "cu_comb"
[2021-11-17 16:36:31,433]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:31,434]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:31,555]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      44.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      26.0.  Edge =       79.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       80.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      4.76 %
And          =       10     47.62 %
Or           =        0      0.00 %
Other        =       10     47.62 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    3.    27.3 %
Level =    2.  COs =    2.    45.5 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34164736 bytes

[2021-11-17 16:36:31,556]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-11-17 16:36:31,556]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:31,574]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig
Mapping time: 0.001589 secs
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :11
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.v
	Peak memory: 6053888 bytes

[2021-11-17 16:36:31,575]mapper_test.py:228:[INFO]: area: 27 level: 3
[2021-11-18 10:19:08,482]mapper_test.py:79:[INFO]: run case "cu_comb"
[2021-11-18 10:19:08,483]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:19:08,483]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:19:08,605]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      44.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      26.0.  Edge =       79.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       80.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      4.76 %
And          =       10     47.62 %
Or           =        0      0.00 %
Other        =       10     47.62 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    3.    27.3 %
Level =    2.  COs =    2.    45.5 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 33972224 bytes

[2021-11-18 10:19:08,606]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-11-18 10:19:08,606]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:19:08,627]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig
Mapping time: 0.002813 secs
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :27
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :11
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.v
	Peak memory: 6053888 bytes

[2021-11-18 10:19:08,627]mapper_test.py:228:[INFO]: area: 27 level: 3
[2021-11-23 16:11:59,092]mapper_test.py:79:[INFO]: run case "cu_comb"
[2021-11-23 16:11:59,093]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:11:59,093]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:11:59,212]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      44.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      26.0.  Edge =       79.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       80.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      4.76 %
And          =       10     47.62 %
Or           =        0      0.00 %
Other        =       10     47.62 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    3.    27.3 %
Level =    2.  COs =    2.    45.5 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34021376 bytes

[2021-11-23 16:11:59,213]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-11-23 16:11:59,213]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:11:59,233]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig
Mapping time: 0.002605 secs
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :27
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :11
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.v
	Peak memory: 6164480 bytes

[2021-11-23 16:11:59,233]mapper_test.py:228:[INFO]: area: 27 level: 3
[2021-11-23 16:42:57,785]mapper_test.py:79:[INFO]: run case "cu_comb"
[2021-11-23 16:42:57,785]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:42:57,785]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:42:57,910]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      44.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      26.0.  Edge =       79.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       80.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      4.76 %
And          =       10     47.62 %
Or           =        0      0.00 %
Other        =       10     47.62 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    3.    27.3 %
Level =    2.  COs =    2.    45.5 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34189312 bytes

[2021-11-23 16:42:57,911]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-11-23 16:42:57,911]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:42:57,942]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig
Mapping time: 0.003128 secs
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :27
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :11
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.v
	Peak memory: 6037504 bytes

[2021-11-23 16:42:57,942]mapper_test.py:228:[INFO]: area: 27 level: 3
[2021-11-24 11:39:10,529]mapper_test.py:79:[INFO]: run case "cu_comb"
[2021-11-24 11:39:10,530]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:39:10,530]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:39:10,652]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      44.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      26.0.  Edge =       79.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       80.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      4.76 %
And          =       10     47.62 %
Or           =        0      0.00 %
Other        =       10     47.62 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    3.    27.3 %
Level =    2.  COs =    2.    45.5 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34177024 bytes

[2021-11-24 11:39:10,653]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-11-24 11:39:10,653]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:39:10,676]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig
Mapping time: 6.1e-05 secs
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :11
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.v
	Peak memory: 5918720 bytes

[2021-11-24 11:39:10,677]mapper_test.py:228:[INFO]: area: 27 level: 3
[2021-11-24 12:02:24,409]mapper_test.py:79:[INFO]: run case "cu_comb"
[2021-11-24 12:02:24,409]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:24,409]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:24,524]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      44.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      26.0.  Edge =       79.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       80.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      4.76 %
And          =       10     47.62 %
Or           =        0      0.00 %
Other        =       10     47.62 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    3.    27.3 %
Level =    2.  COs =    2.    45.5 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34021376 bytes

[2021-11-24 12:02:24,525]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-11-24 12:02:24,526]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:24,541]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig
Mapping time: 9.5e-05 secs
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :11
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.v
	Peak memory: 5804032 bytes

[2021-11-24 12:02:24,541]mapper_test.py:228:[INFO]: area: 27 level: 3
[2021-11-24 12:06:10,765]mapper_test.py:79:[INFO]: run case "cu_comb"
[2021-11-24 12:06:10,765]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:06:10,765]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:06:10,918]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      44.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      26.0.  Edge =       79.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       80.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      4.76 %
And          =       10     47.62 %
Or           =        0      0.00 %
Other        =       10     47.62 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    3.    27.3 %
Level =    2.  COs =    2.    45.5 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34340864 bytes

[2021-11-24 12:06:10,919]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-11-24 12:06:10,920]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:06:10,938]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig
Mapping time: 0.000969 secs
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :11
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.v
	Peak memory: 5816320 bytes

[2021-11-24 12:06:10,938]mapper_test.py:228:[INFO]: area: 27 level: 3
[2021-11-24 12:11:46,698]mapper_test.py:79:[INFO]: run case "cu_comb"
[2021-11-24 12:11:46,698]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:46,698]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:46,814]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      44.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      26.0.  Edge =       79.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       80.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      4.76 %
And          =       10     47.62 %
Or           =        0      0.00 %
Other        =       10     47.62 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    3.    27.3 %
Level =    2.  COs =    2.    45.5 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34246656 bytes

[2021-11-24 12:11:46,815]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-11-24 12:11:46,816]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:46,838]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00027 secs
	Report mapping result:
		klut_size()     :37
		klut.num_gates():21
		max delay       :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :10
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.v
	Peak memory: 5373952 bytes

[2021-11-24 12:11:46,839]mapper_test.py:228:[INFO]: area: 21 level: 4
[2021-11-24 12:58:09,683]mapper_test.py:79:[INFO]: run case "cu_comb"
[2021-11-24 12:58:09,684]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:58:09,684]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:58:09,798]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      44.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      26.0.  Edge =       79.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       80.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      4.76 %
And          =       10     47.62 %
Or           =        0      0.00 %
Other        =       10     47.62 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    3.    27.3 %
Level =    2.  COs =    2.    45.5 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34029568 bytes

[2021-11-24 12:58:09,799]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-11-24 12:58:09,799]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:58:09,825]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig
Mapping time: 0.000735 secs
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :11
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.v
	Peak memory: 5812224 bytes

[2021-11-24 12:58:09,825]mapper_test.py:228:[INFO]: area: 27 level: 3
[2021-11-24 13:12:43,131]mapper_test.py:79:[INFO]: run case "cu_comb"
[2021-11-24 13:12:43,131]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:12:43,132]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:12:43,297]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      44.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      26.0.  Edge =       79.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       80.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      4.76 %
And          =       10     47.62 %
Or           =        0      0.00 %
Other        =       10     47.62 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    3.    27.3 %
Level =    2.  COs =    2.    45.5 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34353152 bytes

[2021-11-24 13:12:43,298]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-11-24 13:12:43,298]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:12:44,956]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig
Mapping time: 0.000736 secs
Mapping time: 0.000802 secs
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :11
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.v
	Peak memory: 11563008 bytes

[2021-11-24 13:12:44,957]mapper_test.py:228:[INFO]: area: 27 level: 3
[2021-11-24 13:35:35,031]mapper_test.py:79:[INFO]: run case "cu_comb"
[2021-11-24 13:35:35,031]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:35:35,032]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:35:35,145]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      44.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      26.0.  Edge =       79.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       80.  Cut =      150.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      150.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      120.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       66.  Cut =      115.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      4.76 %
And          =       10     47.62 %
Or           =        0      0.00 %
Other        =       10     47.62 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    3.    27.3 %
Level =    2.  COs =    2.    45.5 %
Level =    3.  COs =    6.   100.0 %
Peak memory: 34123776 bytes

[2021-11-24 13:35:35,146]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-11-24 13:35:35,147]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:35:36,789]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig
Mapping time: 6.1e-05 secs
Mapping time: 6e-05 secs
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :11
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.v
	Peak memory: 11632640 bytes

[2021-11-24 13:35:36,789]mapper_test.py:228:[INFO]: area: 27 level: 3
