library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_misc.all;

entity decodificador is
   generic (
    ADDR_WIDTH: natural := 8
   );
  port (
	 endereco  : in std_logic_vector(ADDR_WIDTH-1 downto 0);
	 leitura:	 in std_logic;
	 escrita:	 in std_logic;
    habilita :  out std_logic_vector(14 downto 0)
  );
end entity;

architecture comportamento of decodificador is







  begin
 

	

	
end architecture;