$date
	Mon Jun 30 16:18:24 2025
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module cpu_tb $end
$scope module cache_unit $end
$var reg 1 ! \valid_bit[0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cache_unit $end
$var reg 3 " \tag[0] [2:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cache_unit $end
$var reg 32 # \data_array[0] [31:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cache_unit $end
$var reg 1 $ \dirty_bit[0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cache_unit $end
$var reg 1 % \valid_bit[1] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cache_unit $end
$var reg 3 & \tag[1] [2:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cache_unit $end
$var reg 32 ' \data_array[1] [31:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cache_unit $end
$var reg 1 ( \dirty_bit[1] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cache_unit $end
$var reg 1 ) \valid_bit[2] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cache_unit $end
$var reg 3 * \tag[2] [2:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cache_unit $end
$var reg 32 + \data_array[2] [31:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cache_unit $end
$var reg 1 , \dirty_bit[2] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cache_unit $end
$var reg 1 - \valid_bit[3] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cache_unit $end
$var reg 3 . \tag[3] [2:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cache_unit $end
$var reg 32 / \data_array[3] [31:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cache_unit $end
$var reg 1 0 \dirty_bit[3] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cache_unit $end
$var reg 1 1 \valid_bit[4] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cache_unit $end
$var reg 3 2 \tag[4] [2:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cache_unit $end
$var reg 32 3 \data_array[4] [31:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cache_unit $end
$var reg 1 4 \dirty_bit[4] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cache_unit $end
$var reg 1 5 \valid_bit[5] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cache_unit $end
$var reg 3 6 \tag[5] [2:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cache_unit $end
$var reg 32 7 \data_array[5] [31:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cache_unit $end
$var reg 1 8 \dirty_bit[5] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cache_unit $end
$var reg 1 9 \valid_bit[6] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cache_unit $end
$var reg 3 : \tag[6] [2:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cache_unit $end
$var reg 32 ; \data_array[6] [31:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cache_unit $end
$var reg 1 < \dirty_bit[6] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cache_unit $end
$var reg 1 = \valid_bit[7] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cache_unit $end
$var reg 3 > \tag[7] [2:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cache_unit $end
$var reg 32 ? \data_array[7] [31:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cache_unit $end
$var reg 1 @ \dirty_bit[7] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 A \memory_array[0] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 B \memory_array[1] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 C \memory_array[2] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 D \memory_array[3] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 E \memory_array[4] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 F \memory_array[5] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 G \memory_array[6] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 H \memory_array[7] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 I \memory_array[8] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 J \memory_array[9] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 K \memory_array[10] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 L \memory_array[11] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 M \memory_array[12] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 N \memory_array[13] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 O \memory_array[14] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 P \memory_array[15] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 Q \memory_array[16] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 R \memory_array[17] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 S \memory_array[18] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 T \memory_array[19] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 U \memory_array[20] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 V \memory_array[21] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 W \memory_array[22] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 X \memory_array[23] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 Y \memory_array[24] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 Z \memory_array[25] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 [ \memory_array[26] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 \ \memory_array[27] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 ] \memory_array[28] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 ^ \memory_array[29] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 _ \memory_array[30] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 ` \memory_array[31] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 a \memory_array[32] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 b \memory_array[33] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 c \memory_array[34] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 d \memory_array[35] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 e \memory_array[36] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 f \memory_array[37] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 g \memory_array[38] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 h \memory_array[39] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 i \memory_array[40] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 j \memory_array[41] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 k \memory_array[42] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 l \memory_array[43] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 m \memory_array[44] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 n \memory_array[45] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 o \memory_array[46] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 p \memory_array[47] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 q \memory_array[48] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 r \memory_array[49] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 s \memory_array[50] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 t \memory_array[51] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 u \memory_array[52] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 v \memory_array[53] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 w \memory_array[54] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 x \memory_array[55] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 y \memory_array[56] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 z \memory_array[57] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 { \memory_array[58] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 | \memory_array[59] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 } \memory_array[60] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 ~ \memory_array[61] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 !" \memory_array[62] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 "" \memory_array[63] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 #" \memory_array[64] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 $" \memory_array[65] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 %" \memory_array[66] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 &" \memory_array[67] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 '" \memory_array[68] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 (" \memory_array[69] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 )" \memory_array[70] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 *" \memory_array[71] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 +" \memory_array[72] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 ," \memory_array[73] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 -" \memory_array[74] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 ." \memory_array[75] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 /" \memory_array[76] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 0" \memory_array[77] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 1" \memory_array[78] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 2" \memory_array[79] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 3" \memory_array[80] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 4" \memory_array[81] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 5" \memory_array[82] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 6" \memory_array[83] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 7" \memory_array[84] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 8" \memory_array[85] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 9" \memory_array[86] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 :" \memory_array[87] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 ;" \memory_array[88] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 <" \memory_array[89] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 =" \memory_array[90] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 >" \memory_array[91] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 ?" \memory_array[92] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 @" \memory_array[93] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 A" \memory_array[94] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 B" \memory_array[95] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 C" \memory_array[96] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 D" \memory_array[97] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 E" \memory_array[98] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 F" \memory_array[99] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 G" \memory_array[100] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 H" \memory_array[101] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 I" \memory_array[102] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 J" \memory_array[103] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 K" \memory_array[104] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 L" \memory_array[105] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 M" \memory_array[106] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 N" \memory_array[107] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 O" \memory_array[108] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 P" \memory_array[109] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 Q" \memory_array[110] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 R" \memory_array[111] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 S" \memory_array[112] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 T" \memory_array[113] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 U" \memory_array[114] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 V" \memory_array[115] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 W" \memory_array[116] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 X" \memory_array[117] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 Y" \memory_array[118] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 Z" \memory_array[119] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 [" \memory_array[120] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 \" \memory_array[121] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 ]" \memory_array[122] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 ^" \memory_array[123] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 _" \memory_array[124] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 `" \memory_array[125] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 a" \memory_array[126] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 b" \memory_array[127] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 c" \memory_array[128] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 d" \memory_array[129] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 e" \memory_array[130] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 f" \memory_array[131] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 g" \memory_array[132] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 h" \memory_array[133] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 i" \memory_array[134] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 j" \memory_array[135] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 k" \memory_array[136] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 l" \memory_array[137] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 m" \memory_array[138] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 n" \memory_array[139] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 o" \memory_array[140] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 p" \memory_array[141] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 q" \memory_array[142] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 r" \memory_array[143] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 s" \memory_array[144] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 t" \memory_array[145] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 u" \memory_array[146] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 v" \memory_array[147] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 w" \memory_array[148] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 x" \memory_array[149] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 y" \memory_array[150] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 z" \memory_array[151] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 {" \memory_array[152] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 |" \memory_array[153] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 }" \memory_array[154] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 ~" \memory_array[155] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 !# \memory_array[156] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 "# \memory_array[157] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 ## \memory_array[158] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 $# \memory_array[159] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 %# \memory_array[160] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 &# \memory_array[161] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 '# \memory_array[162] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 (# \memory_array[163] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 )# \memory_array[164] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 *# \memory_array[165] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 +# \memory_array[166] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 ,# \memory_array[167] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 -# \memory_array[168] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 .# \memory_array[169] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 /# \memory_array[170] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 0# \memory_array[171] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 1# \memory_array[172] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 2# \memory_array[173] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 3# \memory_array[174] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 4# \memory_array[175] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 5# \memory_array[176] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 6# \memory_array[177] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 7# \memory_array[178] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 8# \memory_array[179] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 9# \memory_array[180] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 :# \memory_array[181] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 ;# \memory_array[182] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 <# \memory_array[183] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 =# \memory_array[184] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 ># \memory_array[185] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 ?# \memory_array[186] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 @# \memory_array[187] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 A# \memory_array[188] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 B# \memory_array[189] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 C# \memory_array[190] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 D# \memory_array[191] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 E# \memory_array[192] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 F# \memory_array[193] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 G# \memory_array[194] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 H# \memory_array[195] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 I# \memory_array[196] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 J# \memory_array[197] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 K# \memory_array[198] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 L# \memory_array[199] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 M# \memory_array[200] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 N# \memory_array[201] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 O# \memory_array[202] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 P# \memory_array[203] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 Q# \memory_array[204] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 R# \memory_array[205] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 S# \memory_array[206] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 T# \memory_array[207] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 U# \memory_array[208] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 V# \memory_array[209] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 W# \memory_array[210] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 X# \memory_array[211] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 Y# \memory_array[212] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 Z# \memory_array[213] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 [# \memory_array[214] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 \# \memory_array[215] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 ]# \memory_array[216] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 ^# \memory_array[217] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 _# \memory_array[218] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 `# \memory_array[219] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 a# \memory_array[220] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 b# \memory_array[221] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 c# \memory_array[222] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 d# \memory_array[223] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 e# \memory_array[224] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 f# \memory_array[225] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 g# \memory_array[226] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 h# \memory_array[227] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 i# \memory_array[228] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 j# \memory_array[229] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 k# \memory_array[230] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 l# \memory_array[231] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 m# \memory_array[232] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 n# \memory_array[233] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 o# \memory_array[234] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 p# \memory_array[235] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 q# \memory_array[236] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 r# \memory_array[237] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 s# \memory_array[238] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 t# \memory_array[239] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 u# \memory_array[240] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 v# \memory_array[241] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 w# \memory_array[242] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 x# \memory_array[243] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 y# \memory_array[244] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 z# \memory_array[245] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 {# \memory_array[246] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 |# \memory_array[247] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 }# \memory_array[248] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 ~# \memory_array[249] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 !$ \memory_array[250] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 "$ \memory_array[251] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 #$ \memory_array[252] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 $$ \memory_array[253] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 %$ \memory_array[254] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 &$ \memory_array[255] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$var wire 8 '$ WRITEDATA [7:0] $end
$var wire 1 ($ WRITE $end
$var wire 8 )$ READDATA [7:0] $end
$var wire 1 *$ READ $end
$var wire 32 +$ PC [31:0] $end
$var wire 32 ,$ MEM_WRITEDATA [31:0] $end
$var wire 1 -$ MEM_WRITE $end
$var wire 32 .$ MEM_READDATA [31:0] $end
$var wire 1 /$ MEM_READ $end
$var wire 1 0$ MEM_BUSYWAIT $end
$var wire 6 1$ MEM_ADDRESS [5:0] $end
$var wire 1 2$ BUSYWAIT $end
$var wire 8 3$ ADDRESS [7:0] $end
$var reg 1 4$ CLK $end
$var reg 32 5$ INSTRUCTION [31:0] $end
$var reg 1 6$ RESET $end
$var reg 1 7$ RESET_MEM $end
$scope module cache_unit $end
$var wire 1 4$ CLOCK $end
$var wire 1 7$ RESET_CACHE $end
$var wire 8 8$ outputdata [7:0] $end
$var wire 8 9$ WRITEDATA [7:0] $end
$var wire 1 ($ WRITE $end
$var wire 3 :$ TARGET_TAG [2:0] $end
$var wire 3 ;$ TARGET_INDEX [2:0] $end
$var wire 2 <$ TARGET_BLOCKOFFSET [1:0] $end
$var wire 1 *$ READ $end
$var wire 32 =$ MEM_READDATA [31:0] $end
$var wire 1 0$ MEM_BUSYWAIT $end
$var wire 8 >$ ADDRESS [7:0] $end
$var parameter 3 ?$ STATE_CACHE_UPDATE $end
$var parameter 3 @$ STATE_IDLE $end
$var parameter 3 A$ STATE_MEM_READ $end
$var parameter 3 B$ STATE_MEM_WRITE $end
$var reg 1 2$ BUSYWAIT $end
$var reg 3 C$ CACHE_TAG [2:0] $end
$var reg 32 D$ DATABLOCK [31:0] $end
$var reg 1 E$ DIRTY $end
$var reg 1 F$ HIT $end
$var reg 6 G$ MEM_ADDRESS [5:0] $end
$var reg 1 /$ MEM_READ $end
$var reg 1 -$ MEM_WRITE $end
$var reg 32 H$ MEM_WRITEDATA [31:0] $end
$var reg 8 I$ READDATA [7:0] $end
$var reg 1 J$ VALID $end
$var reg 3 K$ next_state [2:0] $end
$var reg 3 L$ state [2:0] $end
$var reg 1 M$ tag_comp $end
$var integer 32 N$ i [31:0] $end
$scope module instance2 $end
$var wire 2 O$ select [1:0] $end
$var wire 8 P$ word1 [7:0] $end
$var wire 8 Q$ word2 [7:0] $end
$var wire 8 R$ word3 [7:0] $end
$var wire 8 S$ word4 [7:0] $end
$var reg 8 T$ resultdata [7:0] $end
$upscope $end
$upscope $end
$scope module data_memory_unit $end
$var wire 6 U$ address [5:0] $end
$var wire 1 4$ clock $end
$var wire 1 /$ read $end
$var wire 1 7$ reset $end
$var wire 1 -$ write $end
$var wire 32 V$ writedata [31:0] $end
$var reg 1 0$ busywait $end
$var reg 1 W$ readaccess $end
$var reg 32 X$ readdata [31:0] $end
$var reg 1 Y$ writeaccess $end
$var integer 32 Z$ i [31:0] $end
$upscope $end
$scope module mycpu $end
$var wire 8 [$ ADDRESS [7:0] $end
$var wire 1 2$ BUSYWAIT $end
$var wire 1 4$ CLK $end
$var wire 32 \$ INSTRUCTION [31:0] $end
$var wire 8 ]$ READDATA [7:0] $end
$var wire 1 6$ RESET $end
$var wire 8 ^$ WRITEDATA [7:0] $end
$var wire 8 _$ mux2_out [7:0] $end
$var wire 8 `$ mux1_out [7:0] $end
$var wire 1 a$ ZERO $end
$var wire 1 b$ WRITESRC $end
$var wire 3 c$ WRITEREG [2:0] $end
$var wire 1 d$ WRITEENABLE $end
$var wire 1 ($ WRITE $end
$var wire 8 e$ REGWRITEDATA [7:0] $end
$var wire 8 f$ REGOUT2 [7:0] $end
$var wire 8 g$ REGOUT1 [7:0] $end
$var wire 3 h$ READREG2 [2:0] $end
$var wire 3 i$ READREG1 [2:0] $end
$var wire 1 *$ READ $end
$var wire 32 j$ PC [31:0] $end
$var wire 8 k$ OPCODE [7:0] $end
$var wire 8 l$ OFFSET [7:0] $end
$var wire 1 m$ NEMUX $end
$var wire 8 n$ NEGATIVENUMBER [7:0] $end
$var wire 8 o$ IMMEDIATE [7:0] $end
$var wire 1 p$ HOLD $end
$var wire 2 q$ BRANCH [1:0] $end
$var wire 1 r$ ALUSRC $end
$var wire 8 s$ ALUOUTPUT [7:0] $end
$var wire 3 t$ ALUOP [2:0] $end
$scope module ALU $end
$var wire 1 a$ ZERO $end
$var wire 3 u$ SELECT [2:0] $end
$var wire 8 v$ RESULT [7:0] $end
$var wire 8 w$ I7 [7:0] $end
$var wire 8 x$ I6 [7:0] $end
$var wire 8 y$ I5 [7:0] $end
$var wire 8 z$ I4 [7:0] $end
$var wire 8 {$ I3 [7:0] $end
$var wire 8 |$ I2 [7:0] $end
$var wire 8 }$ I1 [7:0] $end
$var wire 8 ~$ I0 [7:0] $end
$var wire 8 !% DATA2 [7:0] $end
$var wire 8 "% DATA1 [7:0] $end
$upscope $end
$scope module DECODER $end
$var wire 32 #% INSTRUCTION [31:0] $end
$var reg 8 $% IMMEDIATE [7:0] $end
$var reg 8 %% OFFSET [7:0] $end
$var reg 8 &% OPCODE [7:0] $end
$var reg 3 '% READREG1 [2:0] $end
$var reg 3 (% READREG2 [2:0] $end
$var reg 3 )% WRITEREG [2:0] $end
$upscope $end
$scope module MUX1 $end
$var wire 1 m$ select $end
$var wire 8 *% OUTPUT [7:0] $end
$var wire 8 +% DATA2 [7:0] $end
$var wire 8 ,% DATA1 [7:0] $end
$upscope $end
$scope module MUX2 $end
$var wire 8 -% DATA1 [7:0] $end
$var wire 8 .% DATA2 [7:0] $end
$var wire 1 r$ select $end
$var wire 8 /% OUTPUT [7:0] $end
$upscope $end
$scope module PCUNIT $end
$var wire 1 0% Branching $end
$var wire 1 4$ CLK $end
$var wire 8 1% OFFSET [7:0] $end
$var wire 1 6$ RESET $end
$var wire 1 a$ ZERO $end
$var wire 1 2% selector $end
$var wire 32 3% nextpc [31:0] $end
$var wire 32 4% PC_plus_four [31:0] $end
$var wire 32 5% OFFSET_EXTENDED [31:0] $end
$var wire 1 p$ HOLD $end
$var wire 32 6% BRANCH_TARGET [31:0] $end
$var wire 2 7% BRANCH [1:0] $end
$var reg 32 8% PC [31:0] $end
$upscope $end
$scope module REGFILE $end
$var wire 1 4$ CLK $end
$var wire 3 9% INADDRESS [2:0] $end
$var wire 8 :% OUT1 [7:0] $end
$var wire 3 ;% OUT1ADDRESS [2:0] $end
$var wire 8 <% OUT2 [7:0] $end
$var wire 3 =% OUT2ADDRESS [2:0] $end
$var wire 1 6$ RESET $end
$var wire 1 d$ WRITE $end
$var wire 8 >% IN [7:0] $end
$upscope $end
$scope module control $end
$var wire 1 2$ BUSYWAIT $end
$var wire 8 ?% OPCODE [7:0] $end
$var reg 3 @% ALUOP [2:0] $end
$var reg 1 r$ ALUSRC $end
$var reg 2 A% BRANCH [1:0] $end
$var reg 1 p$ HOLD $end
$var reg 1 m$ NEMUX $end
$var reg 1 *$ READ $end
$var reg 1 ($ WRITE $end
$var reg 1 d$ WRITEENABLE $end
$var reg 1 b$ WRITESRC $end
$upscope $end
$scope module twos $end
$var wire 8 B% DATA_IN [7:0] $end
$var reg 8 C% DATA_OUT [7:0] $end
$upscope $end
$scope module writedataSelector $end
$var wire 8 D% DATA1 [7:0] $end
$var wire 8 E% DATA2 [7:0] $end
$var wire 1 b$ select $end
$var wire 8 F% OUTPUT [7:0] $end
$upscope $end
$upscope $end
$scope begin $ivl_for_loop1 $end
$var integer 32 G% i [31:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module mycpu $end
$scope module REGFILE $end
$var reg 8 H% \registers[0] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cache_unit $end
$scope module instance2 $end
$upscope $end
$upscope $end
$scope module data_memory_unit $end
$upscope $end
$scope module mycpu $end
$scope module ALU $end
$upscope $end
$scope module DECODER $end
$upscope $end
$scope module MUX1 $end
$upscope $end
$scope module MUX2 $end
$upscope $end
$scope module PCUNIT $end
$upscope $end
$scope module REGFILE $end
$upscope $end
$scope module control $end
$upscope $end
$scope module twos $end
$upscope $end
$scope module writedataSelector $end
$upscope $end
$upscope $end
$scope begin $ivl_for_loop1 $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module mycpu $end
$scope module REGFILE $end
$var reg 8 I% \registers[1] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cache_unit $end
$scope module instance2 $end
$upscope $end
$upscope $end
$scope module data_memory_unit $end
$upscope $end
$scope module mycpu $end
$scope module ALU $end
$upscope $end
$scope module DECODER $end
$upscope $end
$scope module MUX1 $end
$upscope $end
$scope module MUX2 $end
$upscope $end
$scope module PCUNIT $end
$upscope $end
$scope module REGFILE $end
$upscope $end
$scope module control $end
$upscope $end
$scope module twos $end
$upscope $end
$scope module writedataSelector $end
$upscope $end
$upscope $end
$scope begin $ivl_for_loop1 $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module mycpu $end
$scope module REGFILE $end
$var reg 8 J% \registers[2] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cache_unit $end
$scope module instance2 $end
$upscope $end
$upscope $end
$scope module data_memory_unit $end
$upscope $end
$scope module mycpu $end
$scope module ALU $end
$upscope $end
$scope module DECODER $end
$upscope $end
$scope module MUX1 $end
$upscope $end
$scope module MUX2 $end
$upscope $end
$scope module PCUNIT $end
$upscope $end
$scope module REGFILE $end
$upscope $end
$scope module control $end
$upscope $end
$scope module twos $end
$upscope $end
$scope module writedataSelector $end
$upscope $end
$upscope $end
$scope begin $ivl_for_loop1 $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module mycpu $end
$scope module REGFILE $end
$var reg 8 K% \registers[3] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cache_unit $end
$scope module instance2 $end
$upscope $end
$upscope $end
$scope module data_memory_unit $end
$upscope $end
$scope module mycpu $end
$scope module ALU $end
$upscope $end
$scope module DECODER $end
$upscope $end
$scope module MUX1 $end
$upscope $end
$scope module MUX2 $end
$upscope $end
$scope module PCUNIT $end
$upscope $end
$scope module REGFILE $end
$upscope $end
$scope module control $end
$upscope $end
$scope module twos $end
$upscope $end
$scope module writedataSelector $end
$upscope $end
$upscope $end
$scope begin $ivl_for_loop1 $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module mycpu $end
$scope module REGFILE $end
$var reg 8 L% \registers[4] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cache_unit $end
$scope module instance2 $end
$upscope $end
$upscope $end
$scope module data_memory_unit $end
$upscope $end
$scope module mycpu $end
$scope module ALU $end
$upscope $end
$scope module DECODER $end
$upscope $end
$scope module MUX1 $end
$upscope $end
$scope module MUX2 $end
$upscope $end
$scope module PCUNIT $end
$upscope $end
$scope module REGFILE $end
$upscope $end
$scope module control $end
$upscope $end
$scope module twos $end
$upscope $end
$scope module writedataSelector $end
$upscope $end
$upscope $end
$scope begin $ivl_for_loop1 $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module mycpu $end
$scope module REGFILE $end
$var reg 8 M% \registers[5] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cache_unit $end
$scope module instance2 $end
$upscope $end
$upscope $end
$scope module data_memory_unit $end
$upscope $end
$scope module mycpu $end
$scope module ALU $end
$upscope $end
$scope module DECODER $end
$upscope $end
$scope module MUX1 $end
$upscope $end
$scope module MUX2 $end
$upscope $end
$scope module PCUNIT $end
$upscope $end
$scope module REGFILE $end
$upscope $end
$scope module control $end
$upscope $end
$scope module twos $end
$upscope $end
$scope module writedataSelector $end
$upscope $end
$upscope $end
$scope begin $ivl_for_loop1 $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module mycpu $end
$scope module REGFILE $end
$var reg 8 N% \registers[6] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cache_unit $end
$scope module instance2 $end
$upscope $end
$upscope $end
$scope module data_memory_unit $end
$upscope $end
$scope module mycpu $end
$scope module ALU $end
$upscope $end
$scope module DECODER $end
$upscope $end
$scope module MUX1 $end
$upscope $end
$scope module MUX2 $end
$upscope $end
$scope module PCUNIT $end
$upscope $end
$scope module REGFILE $end
$upscope $end
$scope module control $end
$upscope $end
$scope module twos $end
$upscope $end
$scope module writedataSelector $end
$upscope $end
$upscope $end
$scope begin $ivl_for_loop1 $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module mycpu $end
$scope module REGFILE $end
$var reg 8 O% \registers[7] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 B$
b1 A$
b0 @$
b11 ?$
$end
#0
$dumpvars
bx O%
bx N%
bx M%
bx L%
bx K%
bx J%
bx I%
bx H%
b1000 G%
bx F%
bx E%
bx D%
bx C%
bx B%
bx A%
bx @%
bx ?%
bx >%
bx =%
bx <%
bx ;%
bx :%
bx 9%
bx 8%
bx 7%
bx 6%
bx00 5%
bx 4%
bx 3%
x2%
bx 1%
x0%
bx /%
bx .%
bx -%
bx ,%
bx +%
bx *%
bx )%
bx (%
bx '%
bx &%
bx %%
bx $%
bx #%
bx "%
bx !%
bx ~$
bx }$
bx |$
bx {$
bx z$
bx y$
bx x$
bx w$
bx v$
bx u$
bx t$
bx s$
xr$
bx q$
xp$
bx o$
bx n$
xm$
bx l$
bx k$
bx j$
bx i$
bx h$
bx g$
bx f$
bx e$
xd$
bx c$
xb$
xa$
bx `$
bx _$
bx ^$
bx ]$
bx \$
bx [$
b100000000 Z$
xY$
bx X$
xW$
bx V$
bx U$
bx T$
bx S$
bx R$
bx Q$
bx P$
bx O$
b1000 N$
xM$
bx L$
bx K$
xJ$
bx I$
bx H$
bx G$
xF$
xE$
bx D$
bx C$
bx >$
bx =$
bx <$
bx ;$
bx :$
bx 9$
bx 8$
07$
06$
bx 5$
04$
bx 3$
x2$
bx 1$
x0$
x/$
bx .$
x-$
bx ,$
bx +$
x*$
bx )$
x($
bx '$
bx &$
bx %$
bx $$
bx #$
bx "$
bx !$
bx ~#
bx }#
bx |#
bx {#
bx z#
bx y#
bx x#
bx w#
bx v#
bx u#
bx t#
bx s#
bx r#
bx q#
bx p#
bx o#
bx n#
bx m#
bx l#
bx k#
bx j#
bx i#
bx h#
bx g#
bx f#
bx e#
bx d#
bx c#
bx b#
bx a#
bx `#
bx _#
bx ^#
bx ]#
bx \#
bx [#
bx Z#
bx Y#
bx X#
bx W#
bx V#
bx U#
bx T#
bx S#
bx R#
bx Q#
bx P#
bx O#
bx N#
bx M#
bx L#
bx K#
bx J#
bx I#
bx H#
bx G#
bx F#
bx E#
bx D#
bx C#
bx B#
bx A#
bx @#
bx ?#
bx >#
bx =#
bx <#
bx ;#
bx :#
bx 9#
bx 8#
bx 7#
bx 6#
bx 5#
bx 4#
bx 3#
bx 2#
bx 1#
bx 0#
bx /#
bx .#
bx -#
bx ,#
bx +#
bx *#
bx )#
bx (#
bx '#
bx &#
bx %#
bx $#
bx ##
bx "#
bx !#
bx ~"
bx }"
bx |"
bx {"
bx z"
bx y"
bx x"
bx w"
bx v"
bx u"
bx t"
bx s"
bx r"
bx q"
bx p"
bx o"
bx n"
bx m"
bx l"
bx k"
bx j"
bx i"
bx h"
bx g"
bx f"
bx e"
bx d"
bx c"
bx b"
bx a"
bx `"
bx _"
bx ^"
bx ]"
bx \"
bx ["
bx Z"
bx Y"
bx X"
bx W"
bx V"
bx U"
bx T"
bx S"
bx R"
bx Q"
bx P"
bx O"
bx N"
bx M"
bx L"
bx K"
bx J"
bx I"
bx H"
bx G"
bx F"
bx E"
bx D"
bx C"
bx B"
bx A"
bx @"
bx ?"
bx >"
bx ="
bx <"
bx ;"
bx :"
bx 9"
bx 8"
bx 7"
bx 6"
bx 5"
bx 4"
bx 3"
bx 2"
bx 1"
bx 0"
bx /"
bx ."
bx -"
bx ,"
bx +"
bx *"
bx )"
bx ("
bx '"
bx &"
bx %"
bx $"
bx #"
bx ""
bx !"
bx ~
bx }
bx |
bx {
bx z
bx y
bx x
bx w
bx v
bx u
bx t
bx s
bx r
bx q
bx p
bx o
bx n
bx m
bx l
bx k
bx j
bx i
bx h
bx g
bx f
bx e
bx d
bx c
bx b
bx a
bx `
bx _
bx ^
bx ]
bx \
bx [
bx Z
bx Y
bx X
bx W
bx V
bx U
bx T
bx S
bx R
bx Q
bx P
bx O
bx N
bx M
bx L
bx K
bx J
bx I
bx H
bx G
bx F
bx E
bx D
bx C
bx B
bx A
x@
bx ?
bx >
x=
x<
bx ;
bx :
x9
x8
bx 7
bx 6
x5
x4
bx 3
bx 2
x1
x0
bx /
bx .
x-
x,
bx +
bx *
x)
x(
bx '
bx &
x%
x$
bx #
bx "
x!
$end
#20
0Y$
0W$
00$
b0 &$
b0 %$
b0 $$
b0 #$
b0 "$
b0 !$
b0 ~#
b0 }#
b0 |#
b0 {#
b0 z#
b0 y#
b0 x#
b0 w#
b0 v#
b0 u#
b0 t#
b0 s#
b0 r#
b0 q#
b0 p#
b0 o#
b0 n#
b0 m#
b0 l#
b0 k#
b0 j#
b0 i#
b0 h#
b0 g#
b0 f#
b0 e#
b0 d#
b0 c#
b0 b#
b0 a#
b0 `#
b0 _#
b0 ^#
b0 ]#
b0 \#
b0 [#
b0 Z#
b0 Y#
b0 X#
b0 W#
b0 V#
b0 U#
b0 T#
b0 S#
b0 R#
b0 Q#
b0 P#
b0 O#
b0 N#
b0 M#
b0 L#
b0 K#
b0 J#
b0 I#
b0 H#
b0 G#
b0 F#
b0 E#
b0 D#
b0 C#
b0 B#
b0 A#
b0 @#
b0 ?#
b0 >#
b0 =#
b0 <#
b0 ;#
b0 :#
b0 9#
b0 8#
b0 7#
b0 6#
b0 5#
b0 4#
b0 3#
b0 2#
b0 1#
b0 0#
b0 /#
b0 .#
b0 -#
b0 ,#
b0 +#
b0 *#
b0 )#
b0 (#
b0 '#
b0 &#
b0 %#
b0 $#
b0 ##
b0 "#
b0 !#
b0 ~"
b0 }"
b0 |"
b0 {"
b0 z"
b0 y"
b0 x"
b0 w"
b0 v"
b0 u"
b0 t"
b0 s"
b0 r"
b0 q"
b0 p"
b0 o"
b0 n"
b0 m"
b0 l"
b0 k"
b0 j"
b0 i"
b0 h"
b0 g"
b0 f"
b0 e"
b0 d"
b0 c"
b0 b"
b0 a"
b0 `"
b0 _"
b0 ^"
b0 ]"
b0 \"
b0 ["
b0 Z"
b0 Y"
b0 X"
b0 W"
b0 V"
b0 U"
b0 T"
b0 S"
b0 R"
b0 Q"
b0 P"
b0 O"
b0 N"
b0 M"
b0 L"
b0 K"
b0 J"
b0 I"
b0 H"
b0 G"
b0 F"
b0 E"
b0 D"
b0 C"
b0 B"
b0 A"
b0 @"
b0 ?"
b0 >"
b0 ="
b0 <"
b0 ;"
b0 :"
b0 9"
b0 8"
b0 7"
b0 6"
b0 5"
b0 4"
b0 3"
b0 2"
b0 1"
b0 0"
b0 /"
b0 ."
b0 -"
b0 ,"
b0 +"
b0 *"
b0 )"
b0 ("
b0 '"
b0 &"
b0 %"
b0 $"
b0 #"
b0 ""
b0 !"
b0 ~
b0 }
b0 |
b0 {
b0 z
b0 y
b0 x
b0 w
b0 v
b0 u
b0 t
b0 s
b0 r
b0 q
b0 p
b0 o
b0 n
b0 m
b0 l
b0 k
b0 j
b0 i
b0 h
b0 g
b0 f
b0 e
b0 d
b0 c
b0 b
b0 a
b0 `
b0 _
b0 ^
b0 ]
b0 \
b0 [
b0 Z
b0 Y
b0 X
b0 W
b0 V
b0 U
b0 T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 N
b0 M
b0 L
b0 K
b0 J
b0 I
b0 H
b0 G
b0 F
b0 E
b0 D
b0 C
b0 B
b0 A
b100000000 Z$
17$
16$
#40
0@
0=
0<
09
08
05
04
01
00
0-
0,
0)
0(
0%
0$
0!
0($
0*$
0p$
02$
0-$
0/$
b0 K$
b0 L$
b1000 N$
14$
#50
b0 +$
b0 j$
b0 8%
b0 O%
b0 N%
b0 M%
b0 L%
b0 K%
b0 J%
b0 I%
b0 H%
#60
b100 4%
07$
06$
#70
b0 5%
b0 l$
b0 %%
b0 1%
b1001 o$
b1001 $%
b1001 -%
b0 c$
b0 )%
b0 9%
b1 h$
b1 (%
b1 =%
b0 i$
b0 '%
b0 ;%
b101 k$
b101 &%
b101 ?%
b101000000000000000000001001 5$
b101000000000000000000001001 \$
b101000000000000000000001001 #%
#80
b100 3%
02%
00%
b1001 _$
b1001 !%
b1001 /%
0b$
b0 q$
b0 7%
b0 A%
0m$
0r$
b0 t$
b0 u$
b0 @%
1d$
04$
#90
b1001 e$
b1001 >%
b1001 F%
0a$
b1 <$
b1 O$
b10 ;$
b0 :$
b1001 3$
b1001 >$
b1001 [$
b1001 s$
b1001 v$
b1001 D%
b0 `$
b0 *%
b0 .%
b1001 {$
b0 |$
b1001 ~$
b100 6%
b0 f$
b0 ,%
b0 <%
b0 B%
b0 '$
b0 9$
b0 ^$
b0 g$
b0 "%
b0 :%
#100
0E$
0J$
b0 n$
b0 +%
b0 C%
b0 y$
b1001 }$
#110
b0 w$
b0 x$
b0 z$
#120
14$
#130
b100 +$
b100 j$
b100 8%
b1001 H%
#140
b1000 3%
b1000 4%
#150
b100 5%
b1 _$
b1 !%
b1 /%
b1 l$
b1 %%
b1 1%
b1 o$
b1 $%
b1 -%
b1 c$
b1 )%
b1 9%
b101000000010000000000000001 5$
b101000000010000000000000001 \$
b101000000010000000000000001 #%
b1000 6%
b1001 '$
b1001 9$
b1001 ^$
b1001 g$
b1001 "%
b1001 :%
#160
b1 e$
b1 >%
b1 F%
b0 ;$
b1 3$
b1 >$
b1 [$
b1 s$
b1 v$
b1 D%
b1 ~$
b1 |$
04$
#170
b10010 y$
b100 x$
b10000100 w$
b1100 6%
b1001 z$
b1010 }$
#200
14$
#210
b1 I%
b1000 +$
b1000 j$
b1000 8%
#220
b1100 3%
b1100 4%
#230
b0 5%
b0 l$
b0 %%
b0 1%
b0 c$
b0 )%
b0 9%
b10000 k$
b10000 &%
b10000 ?%
b1 `$
b1 *%
b1 .%
b10000000000000000000000000001 5$
b10000000000000000000000000001 \$
b10000000000000000000000000001 #%
b1 f$
b1 ,%
b1 <%
b1 B%
b10000 6%
#240
1p$
12$
1($
1r$
0d$
b11111111 n$
b11111111 +%
b11111111 C%
04$
#249
b1 K$
0F$
#250
b1100 6%
#280
1W$
10$
b0 1$
b0 G$
b0 U$
1/$
b1 K$
b1 L$
14$
#320
04$
#360
14$
#400
04$
#440
14$
#480
04$
#520
14$
#560
04$
#600
14$
#640
04$
#680
14$
#720
04$
#760
14$
bx00000000 .$
bx00000000 =$
bx00000000 X$
#800
04$
#840
14$
#880
04$
#920
14$
#960
04$
#1000
14$
#1040
04$
#1080
14$
#1120
04$
#1160
14$
bx0000000000000000 .$
bx0000000000000000 =$
bx0000000000000000 X$
#1200
04$
#1240
14$
#1280
04$
#1320
14$
#1360
04$
#1400
14$
#1440
04$
#1480
14$
#1520
04$
#1560
14$
bx000000000000000000000000 .$
bx000000000000000000000000 =$
bx000000000000000000000000 X$
#1600
04$
#1640
14$
#1680
04$
#1720
14$
#1760
04$
#1800
14$
#1840
04$
#1880
14$
#1920
04$
#1960
bx 1$
bx G$
bx U$
0/$
b11 L$
b0 K$
14$
0W$
00$
b0 .$
b0 =$
b0 X$
#1970
0($
0p$
02$
0$
1!
b0 "
b0 #
#1980
b0 P$
b0 Q$
b0 R$
b0 S$
b0 C$
b0 D$
1J$
#1990
b0 8$
b0 T$
#2000
04$
#2040
b0 L$
14$
#2050
b1100 +$
b1100 j$
b1100 8%
#2060
b10000 3%
b10000 4%
#2070
b1000 5%
b10 l$
b10 %%
b10 1%
b10 c$
b10 )%
b10 9%
b1110 k$
b1110 &%
b1110 ?%
b1110000000100000000000000001 5$
b1110000000100000000000000001 \$
b1110000000100000000000000001 #%
b10000 6%
#2080
1p$
bx e$
bx >%
bx F%
b1 K$
12$
1b$
1*$
1d$
04$
#2089
b0 e$
b0 >%
b0 F%
0*$
0p$
b0 K$
b0 )$
b0 I$
b0 ]$
b0 E%
02$
1F$
1M$
#2090
b11000 6%
#2120
14$
#2130
b0 J%
b10000 +$
b10000 j$
b10000 8%
#2140
b10100 3%
b10100 4%
#2150
bx00 5%
bx l$
bx %%
bx 1%
bx o$
bx $%
bx -%
bx c$
bx )%
bx 9%
bx h$
bx (%
bx =%
bx i$
bx '%
bx ;%
bx k$
bx &%
bx ?%
bx 5$
bx \$
bx #%
b11100 6%
#2160
04$
#2170
bx _$
bx !%
bx /%
bx `$
bx *%
bx .%
bx 6%
bx f$
bx ,%
bx <%
bx B%
bx '$
bx 9$
bx ^$
bx g$
bx "%
bx :%
#2180
xa$
bx <$
bx O$
bx ;$
bx :$
bx 3$
bx >$
bx [$
bx s$
bx v$
bx D%
bx ~$
bx n$
bx +%
bx C%
bx {$
bx |$
#2190
bx P$
bx Q$
bx R$
bx S$
bx C$
bx D$
xE$
xJ$
bx x$
bx w$
bx y$
bx z$
bx }$
#2200
14$
#2210
b10100 +$
b10100 j$
b10100 8%
#2220
b11000 3%
b11000 4%
#2240
04$
#2280
14$
#2290
b11000 +$
b11000 j$
b11000 8%
#2300
b11100 3%
b11100 4%
#2320
04$
#2360
14$
#2370
b11100 +$
b11100 j$
b11100 8%
#2380
b100000 3%
b100000 4%
#2400
04$
#2440
14$
#2450
b100000 +$
b100000 j$
b100000 8%
#2460
b100100 3%
b100100 4%
#2480
04$
#2520
14$
#2530
b100100 +$
b100100 j$
b100100 8%
#2540
b101000 3%
b101000 4%
#2560
04$
#2600
14$
#2610
b101000 +$
b101000 j$
b101000 8%
#2620
b101100 3%
b101100 4%
#2640
04$
#2680
14$
#2690
b101100 +$
b101100 j$
b101100 8%
#2700
b110000 3%
b110000 4%
#2720
04$
#2760
14$
#2770
b110000 +$
b110000 j$
b110000 8%
#2780
b110100 3%
b110100 4%
#2800
04$
#2840
14$
#2850
b110100 +$
b110100 j$
b110100 8%
#2860
b111000 3%
b111000 4%
#2880
04$
#2920
14$
#2930
b111000 +$
b111000 j$
b111000 8%
#2940
b111100 3%
b111100 4%
#2960
04$
#3000
14$
#3010
b111100 +$
b111100 j$
b111100 8%
#3020
b1000000 3%
b1000000 4%
#3040
04$
#3080
14$
#3090
b1000000 +$
b1000000 j$
b1000000 8%
#3100
b1000100 3%
b1000100 4%
#3120
04$
#3160
14$
#3170
b1000100 +$
b1000100 j$
b1000100 8%
#3180
b1001000 3%
b1001000 4%
#3200
04$
#3240
14$
#3250
b1001000 +$
b1001000 j$
b1001000 8%
#3260
b1001100 3%
b1001100 4%
#3280
04$
#3320
14$
#3330
b1001100 +$
b1001100 j$
b1001100 8%
#3340
b1010000 3%
b1010000 4%
#3360
04$
#3400
14$
#3410
b1010000 +$
b1010000 j$
b1010000 8%
#3420
b1010100 3%
b1010100 4%
#3440
04$
#3480
14$
#3490
b1010100 +$
b1010100 j$
b1010100 8%
#3500
b1011000 3%
b1011000 4%
#3520
04$
#3560
14$
#3570
b1011000 +$
b1011000 j$
b1011000 8%
#3580
b1011100 3%
b1011100 4%
#3600
04$
#3640
14$
#3650
b1011100 +$
b1011100 j$
b1011100 8%
#3660
b1100000 3%
b1100000 4%
#3680
04$
#3720
14$
#3730
b1100000 +$
b1100000 j$
b1100000 8%
#3740
b1100100 3%
b1100100 4%
#3760
04$
#3800
14$
#3810
b1100100 +$
b1100100 j$
b1100100 8%
#3820
b1101000 3%
b1101000 4%
#3840
04$
#3880
14$
#3890
b1101000 +$
b1101000 j$
b1101000 8%
#3900
b1101100 3%
b1101100 4%
#3920
04$
#3960
14$
#3970
b1101100 +$
b1101100 j$
b1101100 8%
#3980
b1110000 3%
b1110000 4%
#4000
04$
#4040
14$
#4050
b1110000 +$
b1110000 j$
b1110000 8%
#4060
b1110100 3%
b1110100 4%
#4080
04$
#4120
14$
#4130
b1110100 +$
b1110100 j$
b1110100 8%
#4140
b1111000 3%
b1111000 4%
#4160
04$
#4200
14$
#4210
b1111000 +$
b1111000 j$
b1111000 8%
#4220
b1111100 3%
b1111100 4%
#4240
04$
#4280
14$
#4290
b1111100 +$
b1111100 j$
b1111100 8%
#4300
b10000000 3%
b10000000 4%
#4320
04$
#4360
14$
#4370
b10000000 +$
b10000000 j$
b10000000 8%
#4380
b10000100 3%
b10000100 4%
#4400
04$
#4440
14$
#4450
b10000100 +$
b10000100 j$
b10000100 8%
#4460
b10001000 3%
b10001000 4%
#4480
04$
#4520
14$
#4530
b10001000 +$
b10001000 j$
b10001000 8%
#4540
b10001100 3%
b10001100 4%
#4560
04$
#4600
14$
#4610
b10001100 +$
b10001100 j$
b10001100 8%
#4620
b10010000 3%
b10010000 4%
#4640
04$
#4680
14$
#4690
b10010000 +$
b10010000 j$
b10010000 8%
#4700
b10010100 3%
b10010100 4%
#4720
04$
#4760
14$
#4770
b10010100 +$
b10010100 j$
b10010100 8%
#4780
b10011000 3%
b10011000 4%
#4800
04$
#4840
14$
#4850
b10011000 +$
b10011000 j$
b10011000 8%
#4860
b10011100 3%
b10011100 4%
#4880
04$
#4920
14$
#4930
b10011100 +$
b10011100 j$
b10011100 8%
#4940
b10100000 3%
b10100000 4%
#4960
04$
#5000
14$
#5010
b10100000 +$
b10100000 j$
b10100000 8%
#5020
b10100100 3%
b10100100 4%
#5040
04$
#5060
