Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Jan  4 10:39:39 2025
| Host         : DESKTOP-PFRE25G running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_VGA_CAMERA_timing_summary_routed.rpt -pb top_VGA_CAMERA_timing_summary_routed.pb -rpx top_VGA_CAMERA_timing_summary_routed.rpx -warn_on_violation
| Design       : top_VGA_CAMERA
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (740)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1374)
5. checking no_input_delay (22)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (740)
--------------------------
 There are 53 register/latch pins with no clock driven by root clock pin: ov7670_pclk1 (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: ov7670_pclk2 (HIGH)

 There are 634 register/latch pins with no clock driven by root clock pin: U_disparity_generator/FSM_sequential_state_reg_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1374)
---------------------------------------------------
 There are 1374 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (22)
-------------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.510        0.000                      0                 4394        0.057        0.000                      0                 4394        3.000        0.000                       0                  1935  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
U_clk_gene/inst/clk_in1   {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0      {0.000 5.000}      10.000          100.000         
  ov7670_xclk1_clk_wiz_0  {0.000 20.833}     41.667          24.000          
  ov7670_xclk2_clk_wiz_0  {0.000 20.833}     41.667          24.000          
  sccb_L_clk_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  sccb_R_clk_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  vga_clk_clk_wiz_0       {0.000 20.000}     40.000          25.000          
sys_clk_pin               {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
U_clk_gene/inst/clk_in1                                                                                                                                                     3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                        7.845        0.000                       0                     3  
  ov7670_xclk1_clk_wiz_0                                                                                                                                                   39.511        0.000                       0                     2  
  ov7670_xclk2_clk_wiz_0                                                                                                                                                   39.511        0.000                       0                     2  
  sccb_L_clk_clk_wiz_0         32.109        0.000                      0                  325        0.070        0.000                      0                  325       19.500        0.000                       0                   135  
  sccb_R_clk_clk_wiz_0         31.328        0.000                      0                  325        0.149        0.000                      0                  325       19.500        0.000                       0                   135  
  vga_clk_clk_wiz_0            25.755        0.000                      0                  542        0.200        0.000                      0                  542       19.500        0.000                       0                    54  
sys_clk_pin                     2.314        0.000                      0                 1602        0.268        0.000                      0                 1602        4.500        0.000                       0                  1603  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
vga_clk_clk_wiz_0  sys_clk_pin              0.510        0.000                      0                 3202        0.057        0.000                      0                 3202  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  U_clk_gene/inst/clk_in1
  To Clock:  U_clk_gene/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         U_clk_gene/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_gene/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y9    U_clk_gene/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ov7670_xclk1_clk_wiz_0
  To Clock:  ov7670_xclk1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ov7670_xclk1_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y0    U_clk_gene/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ov7670_xclk2_clk_wiz_0
  To Clock:  ov7670_xclk2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ov7670_xclk2_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y1    U_clk_gene/inst/clkout3_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  sccb_L_clk_clk_wiz_0
  To Clock:  sccb_L_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       32.109ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.109ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/config_1/timer_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_L_clk_clk_wiz_0 rise@40.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.342ns  (logic 3.062ns (41.702%)  route 4.280ns (58.298%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.679ns = ( 41.679 - 40.000 ) 
    Source Clock Delay      (SCD):    1.780ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         1.780     1.780    U_SCCB_Config_Left/rom1/sccb_L_clk
    RAMB18_X0Y54         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.234 r  U_SCCB_Config_Left/rom1/dout_reg/DOADO[12]
                         net (fo=2, routed)           1.046     5.280    U_SCCB_Config_Left/rom1/DOADO[12]
    SLICE_X8Y136         LUT4 (Prop_lut4_I1_O)        0.124     5.404 f  U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_4/O
                         net (fo=6, routed)           1.390     6.794    U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_4_n_0
    SLICE_X4Y136         LUT5 (Prop_lut5_I0_O)        0.152     6.946 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4/O
                         net (fo=3, routed)           0.455     7.401    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_1
    SLICE_X6Y135         LUT6 (Prop_lut6_I0_O)        0.332     7.733 r  U_SCCB_Config_Left/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          1.390     9.122    U_SCCB_Config_Left/config_1/timer_reg[1]_0
    SLICE_X5Y138         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         1.679    41.679    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X5Y138         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[29]/C
                         clock pessimism              0.087    41.766    
                         clock uncertainty           -0.106    41.660    
    SLICE_X5Y138         FDRE (Setup_fdre_C_R)       -0.429    41.231    U_SCCB_Config_Left/config_1/timer_reg[29]
  -------------------------------------------------------------------
                         required time                         41.231    
                         arrival time                          -9.122    
  -------------------------------------------------------------------
                         slack                                 32.109    

Slack (MET) :             32.109ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/config_1/timer_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_L_clk_clk_wiz_0 rise@40.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.342ns  (logic 3.062ns (41.702%)  route 4.280ns (58.298%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.679ns = ( 41.679 - 40.000 ) 
    Source Clock Delay      (SCD):    1.780ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         1.780     1.780    U_SCCB_Config_Left/rom1/sccb_L_clk
    RAMB18_X0Y54         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.234 r  U_SCCB_Config_Left/rom1/dout_reg/DOADO[12]
                         net (fo=2, routed)           1.046     5.280    U_SCCB_Config_Left/rom1/DOADO[12]
    SLICE_X8Y136         LUT4 (Prop_lut4_I1_O)        0.124     5.404 f  U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_4/O
                         net (fo=6, routed)           1.390     6.794    U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_4_n_0
    SLICE_X4Y136         LUT5 (Prop_lut5_I0_O)        0.152     6.946 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4/O
                         net (fo=3, routed)           0.455     7.401    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_1
    SLICE_X6Y135         LUT6 (Prop_lut6_I0_O)        0.332     7.733 r  U_SCCB_Config_Left/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          1.390     9.122    U_SCCB_Config_Left/config_1/timer_reg[1]_0
    SLICE_X5Y138         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         1.679    41.679    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X5Y138         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[30]/C
                         clock pessimism              0.087    41.766    
                         clock uncertainty           -0.106    41.660    
    SLICE_X5Y138         FDRE (Setup_fdre_C_R)       -0.429    41.231    U_SCCB_Config_Left/config_1/timer_reg[30]
  -------------------------------------------------------------------
                         required time                         41.231    
                         arrival time                          -9.122    
  -------------------------------------------------------------------
                         slack                                 32.109    

Slack (MET) :             32.109ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/config_1/timer_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_L_clk_clk_wiz_0 rise@40.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.342ns  (logic 3.062ns (41.702%)  route 4.280ns (58.298%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.679ns = ( 41.679 - 40.000 ) 
    Source Clock Delay      (SCD):    1.780ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         1.780     1.780    U_SCCB_Config_Left/rom1/sccb_L_clk
    RAMB18_X0Y54         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.234 r  U_SCCB_Config_Left/rom1/dout_reg/DOADO[12]
                         net (fo=2, routed)           1.046     5.280    U_SCCB_Config_Left/rom1/DOADO[12]
    SLICE_X8Y136         LUT4 (Prop_lut4_I1_O)        0.124     5.404 f  U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_4/O
                         net (fo=6, routed)           1.390     6.794    U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_4_n_0
    SLICE_X4Y136         LUT5 (Prop_lut5_I0_O)        0.152     6.946 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4/O
                         net (fo=3, routed)           0.455     7.401    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_1
    SLICE_X6Y135         LUT6 (Prop_lut6_I0_O)        0.332     7.733 r  U_SCCB_Config_Left/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          1.390     9.122    U_SCCB_Config_Left/config_1/timer_reg[1]_0
    SLICE_X5Y138         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         1.679    41.679    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X5Y138         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[31]/C
                         clock pessimism              0.087    41.766    
                         clock uncertainty           -0.106    41.660    
    SLICE_X5Y138         FDRE (Setup_fdre_C_R)       -0.429    41.231    U_SCCB_Config_Left/config_1/timer_reg[31]
  -------------------------------------------------------------------
                         required time                         41.231    
                         arrival time                          -9.122    
  -------------------------------------------------------------------
                         slack                                 32.109    

Slack (MET) :             32.246ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/config_1/timer_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_L_clk_clk_wiz_0 rise@40.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.204ns  (logic 3.062ns (42.504%)  route 4.142ns (57.496%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.678ns = ( 41.678 - 40.000 ) 
    Source Clock Delay      (SCD):    1.780ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         1.780     1.780    U_SCCB_Config_Left/rom1/sccb_L_clk
    RAMB18_X0Y54         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.234 r  U_SCCB_Config_Left/rom1/dout_reg/DOADO[12]
                         net (fo=2, routed)           1.046     5.280    U_SCCB_Config_Left/rom1/DOADO[12]
    SLICE_X8Y136         LUT4 (Prop_lut4_I1_O)        0.124     5.404 f  U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_4/O
                         net (fo=6, routed)           1.390     6.794    U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_4_n_0
    SLICE_X4Y136         LUT5 (Prop_lut5_I0_O)        0.152     6.946 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4/O
                         net (fo=3, routed)           0.455     7.401    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_1
    SLICE_X6Y135         LUT6 (Prop_lut6_I0_O)        0.332     7.733 r  U_SCCB_Config_Left/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          1.251     8.984    U_SCCB_Config_Left/config_1/timer_reg[1]_0
    SLICE_X5Y137         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         1.678    41.678    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X5Y137         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[25]/C
                         clock pessimism              0.087    41.765    
                         clock uncertainty           -0.106    41.659    
    SLICE_X5Y137         FDRE (Setup_fdre_C_R)       -0.429    41.230    U_SCCB_Config_Left/config_1/timer_reg[25]
  -------------------------------------------------------------------
                         required time                         41.230    
                         arrival time                          -8.984    
  -------------------------------------------------------------------
                         slack                                 32.246    

Slack (MET) :             32.246ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/config_1/timer_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_L_clk_clk_wiz_0 rise@40.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.204ns  (logic 3.062ns (42.504%)  route 4.142ns (57.496%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.678ns = ( 41.678 - 40.000 ) 
    Source Clock Delay      (SCD):    1.780ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         1.780     1.780    U_SCCB_Config_Left/rom1/sccb_L_clk
    RAMB18_X0Y54         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.234 r  U_SCCB_Config_Left/rom1/dout_reg/DOADO[12]
                         net (fo=2, routed)           1.046     5.280    U_SCCB_Config_Left/rom1/DOADO[12]
    SLICE_X8Y136         LUT4 (Prop_lut4_I1_O)        0.124     5.404 f  U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_4/O
                         net (fo=6, routed)           1.390     6.794    U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_4_n_0
    SLICE_X4Y136         LUT5 (Prop_lut5_I0_O)        0.152     6.946 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4/O
                         net (fo=3, routed)           0.455     7.401    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_1
    SLICE_X6Y135         LUT6 (Prop_lut6_I0_O)        0.332     7.733 r  U_SCCB_Config_Left/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          1.251     8.984    U_SCCB_Config_Left/config_1/timer_reg[1]_0
    SLICE_X5Y137         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         1.678    41.678    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X5Y137         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[26]/C
                         clock pessimism              0.087    41.765    
                         clock uncertainty           -0.106    41.659    
    SLICE_X5Y137         FDRE (Setup_fdre_C_R)       -0.429    41.230    U_SCCB_Config_Left/config_1/timer_reg[26]
  -------------------------------------------------------------------
                         required time                         41.230    
                         arrival time                          -8.984    
  -------------------------------------------------------------------
                         slack                                 32.246    

Slack (MET) :             32.246ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/config_1/timer_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_L_clk_clk_wiz_0 rise@40.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.204ns  (logic 3.062ns (42.504%)  route 4.142ns (57.496%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.678ns = ( 41.678 - 40.000 ) 
    Source Clock Delay      (SCD):    1.780ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         1.780     1.780    U_SCCB_Config_Left/rom1/sccb_L_clk
    RAMB18_X0Y54         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.234 r  U_SCCB_Config_Left/rom1/dout_reg/DOADO[12]
                         net (fo=2, routed)           1.046     5.280    U_SCCB_Config_Left/rom1/DOADO[12]
    SLICE_X8Y136         LUT4 (Prop_lut4_I1_O)        0.124     5.404 f  U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_4/O
                         net (fo=6, routed)           1.390     6.794    U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_4_n_0
    SLICE_X4Y136         LUT5 (Prop_lut5_I0_O)        0.152     6.946 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4/O
                         net (fo=3, routed)           0.455     7.401    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_1
    SLICE_X6Y135         LUT6 (Prop_lut6_I0_O)        0.332     7.733 r  U_SCCB_Config_Left/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          1.251     8.984    U_SCCB_Config_Left/config_1/timer_reg[1]_0
    SLICE_X5Y137         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         1.678    41.678    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X5Y137         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[27]/C
                         clock pessimism              0.087    41.765    
                         clock uncertainty           -0.106    41.659    
    SLICE_X5Y137         FDRE (Setup_fdre_C_R)       -0.429    41.230    U_SCCB_Config_Left/config_1/timer_reg[27]
  -------------------------------------------------------------------
                         required time                         41.230    
                         arrival time                          -8.984    
  -------------------------------------------------------------------
                         slack                                 32.246    

Slack (MET) :             32.246ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/config_1/timer_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_L_clk_clk_wiz_0 rise@40.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.204ns  (logic 3.062ns (42.504%)  route 4.142ns (57.496%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.678ns = ( 41.678 - 40.000 ) 
    Source Clock Delay      (SCD):    1.780ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         1.780     1.780    U_SCCB_Config_Left/rom1/sccb_L_clk
    RAMB18_X0Y54         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.234 r  U_SCCB_Config_Left/rom1/dout_reg/DOADO[12]
                         net (fo=2, routed)           1.046     5.280    U_SCCB_Config_Left/rom1/DOADO[12]
    SLICE_X8Y136         LUT4 (Prop_lut4_I1_O)        0.124     5.404 f  U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_4/O
                         net (fo=6, routed)           1.390     6.794    U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_4_n_0
    SLICE_X4Y136         LUT5 (Prop_lut5_I0_O)        0.152     6.946 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4/O
                         net (fo=3, routed)           0.455     7.401    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_1
    SLICE_X6Y135         LUT6 (Prop_lut6_I0_O)        0.332     7.733 r  U_SCCB_Config_Left/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          1.251     8.984    U_SCCB_Config_Left/config_1/timer_reg[1]_0
    SLICE_X5Y137         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         1.678    41.678    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X5Y137         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[28]/C
                         clock pessimism              0.087    41.765    
                         clock uncertainty           -0.106    41.659    
    SLICE_X5Y137         FDRE (Setup_fdre_C_R)       -0.429    41.230    U_SCCB_Config_Left/config_1/timer_reg[28]
  -------------------------------------------------------------------
                         required time                         41.230    
                         arrival time                          -8.984    
  -------------------------------------------------------------------
                         slack                                 32.246    

Slack (MET) :             32.393ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/config_1/timer_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_L_clk_clk_wiz_0 rise@40.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.056ns  (logic 3.062ns (43.397%)  route 3.994ns (56.603%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.677ns = ( 41.677 - 40.000 ) 
    Source Clock Delay      (SCD):    1.780ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         1.780     1.780    U_SCCB_Config_Left/rom1/sccb_L_clk
    RAMB18_X0Y54         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.234 r  U_SCCB_Config_Left/rom1/dout_reg/DOADO[12]
                         net (fo=2, routed)           1.046     5.280    U_SCCB_Config_Left/rom1/DOADO[12]
    SLICE_X8Y136         LUT4 (Prop_lut4_I1_O)        0.124     5.404 f  U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_4/O
                         net (fo=6, routed)           1.390     6.794    U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_4_n_0
    SLICE_X4Y136         LUT5 (Prop_lut5_I0_O)        0.152     6.946 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4/O
                         net (fo=3, routed)           0.455     7.401    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_1
    SLICE_X6Y135         LUT6 (Prop_lut6_I0_O)        0.332     7.733 r  U_SCCB_Config_Left/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          1.103     8.836    U_SCCB_Config_Left/config_1/timer_reg[1]_0
    SLICE_X5Y136         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         1.677    41.677    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X5Y136         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[21]/C
                         clock pessimism              0.087    41.764    
                         clock uncertainty           -0.106    41.658    
    SLICE_X5Y136         FDRE (Setup_fdre_C_R)       -0.429    41.229    U_SCCB_Config_Left/config_1/timer_reg[21]
  -------------------------------------------------------------------
                         required time                         41.229    
                         arrival time                          -8.836    
  -------------------------------------------------------------------
                         slack                                 32.393    

Slack (MET) :             32.393ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/config_1/timer_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_L_clk_clk_wiz_0 rise@40.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.056ns  (logic 3.062ns (43.397%)  route 3.994ns (56.603%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.677ns = ( 41.677 - 40.000 ) 
    Source Clock Delay      (SCD):    1.780ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         1.780     1.780    U_SCCB_Config_Left/rom1/sccb_L_clk
    RAMB18_X0Y54         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.234 r  U_SCCB_Config_Left/rom1/dout_reg/DOADO[12]
                         net (fo=2, routed)           1.046     5.280    U_SCCB_Config_Left/rom1/DOADO[12]
    SLICE_X8Y136         LUT4 (Prop_lut4_I1_O)        0.124     5.404 f  U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_4/O
                         net (fo=6, routed)           1.390     6.794    U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_4_n_0
    SLICE_X4Y136         LUT5 (Prop_lut5_I0_O)        0.152     6.946 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4/O
                         net (fo=3, routed)           0.455     7.401    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_1
    SLICE_X6Y135         LUT6 (Prop_lut6_I0_O)        0.332     7.733 r  U_SCCB_Config_Left/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          1.103     8.836    U_SCCB_Config_Left/config_1/timer_reg[1]_0
    SLICE_X5Y136         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         1.677    41.677    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X5Y136         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[22]/C
                         clock pessimism              0.087    41.764    
                         clock uncertainty           -0.106    41.658    
    SLICE_X5Y136         FDRE (Setup_fdre_C_R)       -0.429    41.229    U_SCCB_Config_Left/config_1/timer_reg[22]
  -------------------------------------------------------------------
                         required time                         41.229    
                         arrival time                          -8.836    
  -------------------------------------------------------------------
                         slack                                 32.393    

Slack (MET) :             32.393ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/config_1/timer_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_L_clk_clk_wiz_0 rise@40.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.056ns  (logic 3.062ns (43.397%)  route 3.994ns (56.603%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.677ns = ( 41.677 - 40.000 ) 
    Source Clock Delay      (SCD):    1.780ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         1.780     1.780    U_SCCB_Config_Left/rom1/sccb_L_clk
    RAMB18_X0Y54         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.234 r  U_SCCB_Config_Left/rom1/dout_reg/DOADO[12]
                         net (fo=2, routed)           1.046     5.280    U_SCCB_Config_Left/rom1/DOADO[12]
    SLICE_X8Y136         LUT4 (Prop_lut4_I1_O)        0.124     5.404 f  U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_4/O
                         net (fo=6, routed)           1.390     6.794    U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_4_n_0
    SLICE_X4Y136         LUT5 (Prop_lut5_I0_O)        0.152     6.946 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4/O
                         net (fo=3, routed)           0.455     7.401    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_1
    SLICE_X6Y135         LUT6 (Prop_lut6_I0_O)        0.332     7.733 r  U_SCCB_Config_Left/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          1.103     8.836    U_SCCB_Config_Left/config_1/timer_reg[1]_0
    SLICE_X5Y136         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         1.677    41.677    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X5Y136         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[23]/C
                         clock pessimism              0.087    41.764    
                         clock uncertainty           -0.106    41.658    
    SLICE_X5Y136         FDRE (Setup_fdre_C_R)       -0.429    41.229    U_SCCB_Config_Left/config_1/timer_reg[23]
  -------------------------------------------------------------------
                         required time                         41.229    
                         arrival time                          -8.836    
  -------------------------------------------------------------------
                         slack                                 32.393    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Left/config_1/rom_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/rom1/dout_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_L_clk_clk_wiz_0 rise@0.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.089%)  route 0.172ns (54.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.962ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         0.643     0.643    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X9Y137         FDRE                                         r  U_SCCB_Config_Left/config_1/rom_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y137         FDRE (Prop_fdre_C_Q)         0.141     0.784 r  U_SCCB_Config_Left/config_1/rom_addr_reg[1]/Q
                         net (fo=7, routed)           0.172     0.956    U_SCCB_Config_Left/rom1/ADDRARDADDR[1]
    RAMB18_X0Y54         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         0.962     0.962    U_SCCB_Config_Left/rom1/sccb_L_clk
    RAMB18_X0Y54         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
                         clock pessimism             -0.259     0.703    
    RAMB18_X0Y54         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.886    U_SCCB_Config_Left/rom1/dout_reg
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Left/config_1/rom_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/rom1/dout_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_L_clk_clk_wiz_0 rise@0.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.710%)  route 0.173ns (51.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.962ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         0.642     0.642    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X8Y136         FDRE                                         r  U_SCCB_Config_Left/config_1/rom_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y136         FDRE (Prop_fdre_C_Q)         0.164     0.806 r  U_SCCB_Config_Left/config_1/rom_addr_reg[5]/Q
                         net (fo=3, routed)           0.173     0.979    U_SCCB_Config_Left/rom1/ADDRARDADDR[5]
    RAMB18_X0Y54         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         0.962     0.962    U_SCCB_Config_Left/rom1/sccb_L_clk
    RAMB18_X0Y54         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
                         clock pessimism             -0.259     0.703    
    RAMB18_X0Y54         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.886    U_SCCB_Config_Left/rom1/dout_reg
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Left/SCCB1/latched_address_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/SCCB1/tx_byte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_L_clk_clk_wiz_0 rise@0.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.946ns
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         0.672     0.672    U_SCCB_Config_Left/SCCB1/sccb_L_clk
    SLICE_X7Y138         FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_address_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y138         FDRE (Prop_fdre_C_Q)         0.141     0.813 r  U_SCCB_Config_Left/SCCB1/latched_address_reg[7]/Q
                         net (fo=1, routed)           0.056     0.869    U_SCCB_Config_Left/SCCB1/latched_address[7]
    SLICE_X6Y138         LUT6 (Prop_lut6_I2_O)        0.045     0.914 r  U_SCCB_Config_Left/SCCB1/tx_byte[7]_i_2/O
                         net (fo=1, routed)           0.000     0.914    U_SCCB_Config_Left/SCCB1/tx_byte[7]_i_2_n_0
    SLICE_X6Y138         FDRE                                         r  U_SCCB_Config_Left/SCCB1/tx_byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         0.946     0.946    U_SCCB_Config_Left/SCCB1/sccb_L_clk
    SLICE_X6Y138         FDRE                                         r  U_SCCB_Config_Left/SCCB1/tx_byte_reg[7]/C
                         clock pessimism             -0.261     0.685    
    SLICE_X6Y138         FDRE (Hold_fdre_C_D)         0.120     0.805    U_SCCB_Config_Left/SCCB1/tx_byte_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.805    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Left/SCCB1/FSM_return_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/SCCB1/FSM_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_L_clk_clk_wiz_0 rise@0.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         0.644     0.644    U_SCCB_Config_Left/SCCB1/sccb_L_clk
    SLICE_X9Y139         FDRE                                         r  U_SCCB_Config_Left/SCCB1/FSM_return_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y139         FDRE (Prop_fdre_C_Q)         0.141     0.785 r  U_SCCB_Config_Left/SCCB1/FSM_return_state_reg[1]/Q
                         net (fo=1, routed)           0.087     0.872    U_SCCB_Config_Left/SCCB1/FSM_return_state_reg_n_0_[1]
    SLICE_X8Y139         LUT6 (Prop_lut6_I0_O)        0.045     0.917 r  U_SCCB_Config_Left/SCCB1/FSM_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.917    U_SCCB_Config_Left/SCCB1/FSM_state_0[1]
    SLICE_X8Y139         FDRE                                         r  U_SCCB_Config_Left/SCCB1/FSM_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         0.919     0.919    U_SCCB_Config_Left/SCCB1/sccb_L_clk
    SLICE_X8Y139         FDRE                                         r  U_SCCB_Config_Left/SCCB1/FSM_state_reg[1]/C
                         clock pessimism             -0.262     0.657    
    SLICE_X8Y139         FDRE (Hold_fdre_C_D)         0.120     0.777    U_SCCB_Config_Left/SCCB1/FSM_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Left/SCCB1/latched_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/SCCB1/tx_byte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_L_clk_clk_wiz_0 rise@0.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.946ns
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         0.672     0.672    U_SCCB_Config_Left/SCCB1/sccb_L_clk
    SLICE_X7Y138         FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y138         FDRE (Prop_fdre_C_Q)         0.141     0.813 r  U_SCCB_Config_Left/SCCB1/latched_address_reg[1]/Q
                         net (fo=1, routed)           0.091     0.904    U_SCCB_Config_Left/SCCB1/latched_address[1]
    SLICE_X6Y138         LUT6 (Prop_lut6_I4_O)        0.045     0.949 r  U_SCCB_Config_Left/SCCB1/tx_byte[1]_i_1/O
                         net (fo=1, routed)           0.000     0.949    U_SCCB_Config_Left/SCCB1/tx_byte[1]_i_1_n_0
    SLICE_X6Y138         FDRE                                         r  U_SCCB_Config_Left/SCCB1/tx_byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         0.946     0.946    U_SCCB_Config_Left/SCCB1/sccb_L_clk
    SLICE_X6Y138         FDRE                                         r  U_SCCB_Config_Left/SCCB1/tx_byte_reg[1]/C
                         clock pessimism             -0.261     0.685    
    SLICE_X6Y138         FDRE (Hold_fdre_C_D)         0.121     0.806    U_SCCB_Config_Left/SCCB1/tx_byte_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.806    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Left/config_1/rom_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/rom1/dout_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_L_clk_clk_wiz_0 rise@0.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.824%)  route 0.253ns (64.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.962ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         0.643     0.643    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X9Y137         FDRE                                         r  U_SCCB_Config_Left/config_1/rom_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y137         FDRE (Prop_fdre_C_Q)         0.141     0.784 r  U_SCCB_Config_Left/config_1/rom_addr_reg[0]/Q
                         net (fo=8, routed)           0.253     1.037    U_SCCB_Config_Left/rom1/ADDRARDADDR[0]
    RAMB18_X0Y54         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         0.962     0.962    U_SCCB_Config_Left/rom1/sccb_L_clk
    RAMB18_X0Y54         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
                         clock pessimism             -0.259     0.703    
    RAMB18_X0Y54         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.886    U_SCCB_Config_Left/rom1/dout_reg
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           1.037    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Left/config_1/SCCB_interface_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/SCCB1/latched_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_L_clk_clk_wiz_0 rise@0.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.946ns
    Source Clock Delay      (SCD):    0.671ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         0.671     0.671    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X7Y137         FDRE                                         r  U_SCCB_Config_Left/config_1/SCCB_interface_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y137         FDRE (Prop_fdre_C_Q)         0.141     0.812 r  U_SCCB_Config_Left/config_1/SCCB_interface_data_reg[7]/Q
                         net (fo=1, routed)           0.112     0.924    U_SCCB_Config_Left/SCCB1/Q[7]
    SLICE_X7Y138         FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         0.946     0.946    U_SCCB_Config_Left/SCCB1/sccb_L_clk
    SLICE_X7Y138         FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_data_reg[7]/C
                         clock pessimism             -0.258     0.688    
    SLICE_X7Y138         FDRE (Hold_fdre_C_D)         0.076     0.764    U_SCCB_Config_Left/SCCB1/latched_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.764    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Left/config_1/rom_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/rom1/dout_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_L_clk_clk_wiz_0 rise@0.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.128ns (36.686%)  route 0.221ns (63.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.962ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         0.643     0.643    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X9Y137         FDRE                                         r  U_SCCB_Config_Left/config_1/rom_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y137         FDRE (Prop_fdre_C_Q)         0.128     0.771 r  U_SCCB_Config_Left/config_1/rom_addr_reg[2]/Q
                         net (fo=6, routed)           0.221     0.992    U_SCCB_Config_Left/rom1/ADDRARDADDR[2]
    RAMB18_X0Y54         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         0.962     0.962    U_SCCB_Config_Left/rom1/sccb_L_clk
    RAMB18_X0Y54         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
                         clock pessimism             -0.259     0.703    
    RAMB18_X0Y54         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.129     0.832    U_SCCB_Config_Left/rom1/dout_reg
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           0.992    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Left/config_1/SCCB_interface_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/SCCB1/latched_address_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_L_clk_clk_wiz_0 rise@0.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.946ns
    Source Clock Delay      (SCD):    0.671ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         0.671     0.671    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X7Y137         FDRE                                         r  U_SCCB_Config_Left/config_1/SCCB_interface_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y137         FDRE (Prop_fdre_C_Q)         0.141     0.812 r  U_SCCB_Config_Left/config_1/SCCB_interface_addr_reg[1]/Q
                         net (fo=1, routed)           0.112     0.924    U_SCCB_Config_Left/SCCB1/latched_address_reg[7]_0[1]
    SLICE_X7Y138         FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_address_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         0.946     0.946    U_SCCB_Config_Left/SCCB1/sccb_L_clk
    SLICE_X7Y138         FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_address_reg[1]/C
                         clock pessimism             -0.258     0.688    
    SLICE_X7Y138         FDRE (Hold_fdre_C_D)         0.070     0.758    U_SCCB_Config_Left/SCCB1/latched_address_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.758    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Left/SCCB1/latched_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/SCCB1/tx_byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_L_clk_clk_wiz_0 rise@0.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.946ns
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         0.672     0.672    U_SCCB_Config_Left/SCCB1/sccb_L_clk
    SLICE_X4Y139         FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y139         FDRE (Prop_fdre_C_Q)         0.141     0.813 r  U_SCCB_Config_Left/SCCB1/latched_address_reg[0]/Q
                         net (fo=1, routed)           0.086     0.899    U_SCCB_Config_Left/SCCB1/latched_address[0]
    SLICE_X5Y139         LUT5 (Prop_lut5_I1_O)        0.045     0.944 r  U_SCCB_Config_Left/SCCB1/tx_byte[0]_i_1/O
                         net (fo=1, routed)           0.000     0.944    U_SCCB_Config_Left/SCCB1/tx_byte[0]_i_1_n_0
    SLICE_X5Y139         FDRE                                         r  U_SCCB_Config_Left/SCCB1/tx_byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         0.946     0.946    U_SCCB_Config_Left/SCCB1/sccb_L_clk
    SLICE_X5Y139         FDRE                                         r  U_SCCB_Config_Left/SCCB1/tx_byte_reg[0]/C
                         clock pessimism             -0.261     0.685    
    SLICE_X5Y139         FDRE (Hold_fdre_C_D)         0.091     0.776    U_SCCB_Config_Left/SCCB1/tx_byte_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.776    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sccb_L_clk_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y54     U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y4    U_clk_gene/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X9Y140     U_SCCB_Config_Left/SCCB1/FSM_return_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X9Y139     U_SCCB_Config_Left/SCCB1/FSM_return_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X9Y139     U_SCCB_Config_Left/SCCB1/FSM_return_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X9Y139     U_SCCB_Config_Left/SCCB1/FSM_return_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y139     U_SCCB_Config_Left/SCCB1/FSM_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y139     U_SCCB_Config_Left/SCCB1/FSM_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y139     U_SCCB_Config_Left/SCCB1/FSM_state_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y139     U_SCCB_Config_Left/SCCB1/latched_address_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y138     U_SCCB_Config_Left/SCCB1/latched_address_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y138     U_SCCB_Config_Left/SCCB1/latched_address_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y138     U_SCCB_Config_Left/SCCB1/latched_address_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y139     U_SCCB_Config_Left/SCCB1/latched_address_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y138     U_SCCB_Config_Left/SCCB1/latched_address_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y138     U_SCCB_Config_Left/SCCB1/latched_address_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y138     U_SCCB_Config_Left/SCCB1/latched_address_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y139     U_SCCB_Config_Left/SCCB1/latched_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y138     U_SCCB_Config_Left/SCCB1/latched_data_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y140     U_SCCB_Config_Left/SCCB1/FSM_return_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y140     U_SCCB_Config_Left/SCCB1/FSM_return_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y139     U_SCCB_Config_Left/SCCB1/FSM_return_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y139     U_SCCB_Config_Left/SCCB1/FSM_return_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y139     U_SCCB_Config_Left/SCCB1/FSM_return_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y139     U_SCCB_Config_Left/SCCB1/FSM_return_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y139     U_SCCB_Config_Left/SCCB1/FSM_return_state_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y139     U_SCCB_Config_Left/SCCB1/FSM_return_state_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y139     U_SCCB_Config_Left/SCCB1/FSM_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y139     U_SCCB_Config_Left/SCCB1/FSM_state_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sccb_R_clk_clk_wiz_0
  To Clock:  sccb_R_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.328ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.328ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/config_1/timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_R_clk_clk_wiz_0 rise@40.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.113ns  (logic 3.054ns (37.643%)  route 5.059ns (62.357%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.667ns = ( 41.667 - 40.000 ) 
    Source Clock Delay      (SCD):    1.778ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         1.778     1.778    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X0Y54         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y54         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[15])
                                                      2.454     4.232 r  U_SCCB_Config_Left/rom1/dout_reg/DOBDO[15]
                         net (fo=2, routed)           1.627     5.859    U_SCCB_Config_Left/rom1/DOBDO[15]
    SLICE_X8Y133         LUT4 (Prop_lut4_I2_O)        0.124     5.983 f  U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_4__0/O
                         net (fo=6, routed)           1.134     7.117    U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_4__0_n_0
    SLICE_X6Y133         LUT5 (Prop_lut5_I0_O)        0.148     7.265 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4__0/O
                         net (fo=3, routed)           0.671     7.936    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_4
    SLICE_X6Y132         LUT6 (Prop_lut6_I0_O)        0.328     8.264 r  U_SCCB_Config_Left/rom1/timer[31]_i_1__0/O
                         net (fo=24, routed)          1.627     9.891    U_SCCB_Config_Right/config_1/timer_reg[31]_0
    SLICE_X4Y126         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         1.667    41.667    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X4Y126         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[1]/C
                         clock pessimism              0.087    41.754    
                         clock uncertainty           -0.106    41.648    
    SLICE_X4Y126         FDRE (Setup_fdre_C_R)       -0.429    41.219    U_SCCB_Config_Right/config_1/timer_reg[1]
  -------------------------------------------------------------------
                         required time                         41.219    
                         arrival time                          -9.891    
  -------------------------------------------------------------------
                         slack                                 31.328    

Slack (MET) :             31.328ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/config_1/timer_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_R_clk_clk_wiz_0 rise@40.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.113ns  (logic 3.054ns (37.643%)  route 5.059ns (62.357%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.667ns = ( 41.667 - 40.000 ) 
    Source Clock Delay      (SCD):    1.778ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         1.778     1.778    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X0Y54         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y54         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[15])
                                                      2.454     4.232 r  U_SCCB_Config_Left/rom1/dout_reg/DOBDO[15]
                         net (fo=2, routed)           1.627     5.859    U_SCCB_Config_Left/rom1/DOBDO[15]
    SLICE_X8Y133         LUT4 (Prop_lut4_I2_O)        0.124     5.983 f  U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_4__0/O
                         net (fo=6, routed)           1.134     7.117    U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_4__0_n_0
    SLICE_X6Y133         LUT5 (Prop_lut5_I0_O)        0.148     7.265 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4__0/O
                         net (fo=3, routed)           0.671     7.936    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_4
    SLICE_X6Y132         LUT6 (Prop_lut6_I0_O)        0.328     8.264 r  U_SCCB_Config_Left/rom1/timer[31]_i_1__0/O
                         net (fo=24, routed)          1.627     9.891    U_SCCB_Config_Right/config_1/timer_reg[31]_0
    SLICE_X4Y126         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         1.667    41.667    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X4Y126         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[2]/C
                         clock pessimism              0.087    41.754    
                         clock uncertainty           -0.106    41.648    
    SLICE_X4Y126         FDRE (Setup_fdre_C_R)       -0.429    41.219    U_SCCB_Config_Right/config_1/timer_reg[2]
  -------------------------------------------------------------------
                         required time                         41.219    
                         arrival time                          -9.891    
  -------------------------------------------------------------------
                         slack                                 31.328    

Slack (MET) :             31.328ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/config_1/timer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_R_clk_clk_wiz_0 rise@40.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.113ns  (logic 3.054ns (37.643%)  route 5.059ns (62.357%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.667ns = ( 41.667 - 40.000 ) 
    Source Clock Delay      (SCD):    1.778ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         1.778     1.778    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X0Y54         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y54         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[15])
                                                      2.454     4.232 r  U_SCCB_Config_Left/rom1/dout_reg/DOBDO[15]
                         net (fo=2, routed)           1.627     5.859    U_SCCB_Config_Left/rom1/DOBDO[15]
    SLICE_X8Y133         LUT4 (Prop_lut4_I2_O)        0.124     5.983 f  U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_4__0/O
                         net (fo=6, routed)           1.134     7.117    U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_4__0_n_0
    SLICE_X6Y133         LUT5 (Prop_lut5_I0_O)        0.148     7.265 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4__0/O
                         net (fo=3, routed)           0.671     7.936    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_4
    SLICE_X6Y132         LUT6 (Prop_lut6_I0_O)        0.328     8.264 r  U_SCCB_Config_Left/rom1/timer[31]_i_1__0/O
                         net (fo=24, routed)          1.627     9.891    U_SCCB_Config_Right/config_1/timer_reg[31]_0
    SLICE_X4Y126         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         1.667    41.667    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X4Y126         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[3]/C
                         clock pessimism              0.087    41.754    
                         clock uncertainty           -0.106    41.648    
    SLICE_X4Y126         FDRE (Setup_fdre_C_R)       -0.429    41.219    U_SCCB_Config_Right/config_1/timer_reg[3]
  -------------------------------------------------------------------
                         required time                         41.219    
                         arrival time                          -9.891    
  -------------------------------------------------------------------
                         slack                                 31.328    

Slack (MET) :             31.609ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/config_1/timer_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_R_clk_clk_wiz_0 rise@40.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.834ns  (logic 3.054ns (38.986%)  route 4.780ns (61.014%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.668ns = ( 41.668 - 40.000 ) 
    Source Clock Delay      (SCD):    1.778ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         1.778     1.778    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X0Y54         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y54         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[15])
                                                      2.454     4.232 r  U_SCCB_Config_Left/rom1/dout_reg/DOBDO[15]
                         net (fo=2, routed)           1.627     5.859    U_SCCB_Config_Left/rom1/DOBDO[15]
    SLICE_X8Y133         LUT4 (Prop_lut4_I2_O)        0.124     5.983 f  U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_4__0/O
                         net (fo=6, routed)           1.134     7.117    U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_4__0_n_0
    SLICE_X6Y133         LUT5 (Prop_lut5_I0_O)        0.148     7.265 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4__0/O
                         net (fo=3, routed)           0.671     7.936    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_4
    SLICE_X6Y132         LUT6 (Prop_lut6_I0_O)        0.328     8.264 r  U_SCCB_Config_Left/rom1/timer[31]_i_1__0/O
                         net (fo=24, routed)          1.348     9.611    U_SCCB_Config_Right/config_1/timer_reg[31]_0
    SLICE_X4Y127         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         1.668    41.668    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X4Y127         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[5]/C
                         clock pessimism              0.087    41.755    
                         clock uncertainty           -0.106    41.649    
    SLICE_X4Y127         FDRE (Setup_fdre_C_R)       -0.429    41.220    U_SCCB_Config_Right/config_1/timer_reg[5]
  -------------------------------------------------------------------
                         required time                         41.220    
                         arrival time                          -9.611    
  -------------------------------------------------------------------
                         slack                                 31.609    

Slack (MET) :             31.609ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/config_1/timer_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_R_clk_clk_wiz_0 rise@40.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.834ns  (logic 3.054ns (38.986%)  route 4.780ns (61.014%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.668ns = ( 41.668 - 40.000 ) 
    Source Clock Delay      (SCD):    1.778ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         1.778     1.778    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X0Y54         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y54         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[15])
                                                      2.454     4.232 r  U_SCCB_Config_Left/rom1/dout_reg/DOBDO[15]
                         net (fo=2, routed)           1.627     5.859    U_SCCB_Config_Left/rom1/DOBDO[15]
    SLICE_X8Y133         LUT4 (Prop_lut4_I2_O)        0.124     5.983 f  U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_4__0/O
                         net (fo=6, routed)           1.134     7.117    U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_4__0_n_0
    SLICE_X6Y133         LUT5 (Prop_lut5_I0_O)        0.148     7.265 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4__0/O
                         net (fo=3, routed)           0.671     7.936    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_4
    SLICE_X6Y132         LUT6 (Prop_lut6_I0_O)        0.328     8.264 r  U_SCCB_Config_Left/rom1/timer[31]_i_1__0/O
                         net (fo=24, routed)          1.348     9.611    U_SCCB_Config_Right/config_1/timer_reg[31]_0
    SLICE_X4Y127         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         1.668    41.668    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X4Y127         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[6]/C
                         clock pessimism              0.087    41.755    
                         clock uncertainty           -0.106    41.649    
    SLICE_X4Y127         FDRE (Setup_fdre_C_R)       -0.429    41.220    U_SCCB_Config_Right/config_1/timer_reg[6]
  -------------------------------------------------------------------
                         required time                         41.220    
                         arrival time                          -9.611    
  -------------------------------------------------------------------
                         slack                                 31.609    

Slack (MET) :             31.609ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/config_1/timer_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_R_clk_clk_wiz_0 rise@40.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.834ns  (logic 3.054ns (38.986%)  route 4.780ns (61.014%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.668ns = ( 41.668 - 40.000 ) 
    Source Clock Delay      (SCD):    1.778ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         1.778     1.778    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X0Y54         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y54         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[15])
                                                      2.454     4.232 r  U_SCCB_Config_Left/rom1/dout_reg/DOBDO[15]
                         net (fo=2, routed)           1.627     5.859    U_SCCB_Config_Left/rom1/DOBDO[15]
    SLICE_X8Y133         LUT4 (Prop_lut4_I2_O)        0.124     5.983 f  U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_4__0/O
                         net (fo=6, routed)           1.134     7.117    U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_4__0_n_0
    SLICE_X6Y133         LUT5 (Prop_lut5_I0_O)        0.148     7.265 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4__0/O
                         net (fo=3, routed)           0.671     7.936    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_4
    SLICE_X6Y132         LUT6 (Prop_lut6_I0_O)        0.328     8.264 r  U_SCCB_Config_Left/rom1/timer[31]_i_1__0/O
                         net (fo=24, routed)          1.348     9.611    U_SCCB_Config_Right/config_1/timer_reg[31]_0
    SLICE_X4Y127         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         1.668    41.668    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X4Y127         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[8]/C
                         clock pessimism              0.087    41.755    
                         clock uncertainty           -0.106    41.649    
    SLICE_X4Y127         FDRE (Setup_fdre_C_R)       -0.429    41.220    U_SCCB_Config_Right/config_1/timer_reg[8]
  -------------------------------------------------------------------
                         required time                         41.220    
                         arrival time                          -9.611    
  -------------------------------------------------------------------
                         slack                                 31.609    

Slack (MET) :             31.763ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/config_1/timer_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_R_clk_clk_wiz_0 rise@40.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.682ns  (logic 3.054ns (39.757%)  route 4.628ns (60.243%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.670ns = ( 41.670 - 40.000 ) 
    Source Clock Delay      (SCD):    1.778ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         1.778     1.778    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X0Y54         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y54         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[15])
                                                      2.454     4.232 r  U_SCCB_Config_Left/rom1/dout_reg/DOBDO[15]
                         net (fo=2, routed)           1.627     5.859    U_SCCB_Config_Left/rom1/DOBDO[15]
    SLICE_X8Y133         LUT4 (Prop_lut4_I2_O)        0.124     5.983 f  U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_4__0/O
                         net (fo=6, routed)           1.134     7.117    U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_4__0_n_0
    SLICE_X6Y133         LUT5 (Prop_lut5_I0_O)        0.148     7.265 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4__0/O
                         net (fo=3, routed)           0.671     7.936    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_4
    SLICE_X6Y132         LUT6 (Prop_lut6_I0_O)        0.328     8.264 r  U_SCCB_Config_Left/rom1/timer[31]_i_1__0/O
                         net (fo=24, routed)          1.196     9.460    U_SCCB_Config_Right/config_1/timer_reg[31]_0
    SLICE_X4Y128         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         1.670    41.670    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X4Y128         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[10]/C
                         clock pessimism              0.087    41.757    
                         clock uncertainty           -0.106    41.651    
    SLICE_X4Y128         FDRE (Setup_fdre_C_R)       -0.429    41.222    U_SCCB_Config_Right/config_1/timer_reg[10]
  -------------------------------------------------------------------
                         required time                         41.222    
                         arrival time                          -9.460    
  -------------------------------------------------------------------
                         slack                                 31.763    

Slack (MET) :             31.763ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/config_1/timer_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_R_clk_clk_wiz_0 rise@40.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.682ns  (logic 3.054ns (39.757%)  route 4.628ns (60.243%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.670ns = ( 41.670 - 40.000 ) 
    Source Clock Delay      (SCD):    1.778ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         1.778     1.778    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X0Y54         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y54         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[15])
                                                      2.454     4.232 r  U_SCCB_Config_Left/rom1/dout_reg/DOBDO[15]
                         net (fo=2, routed)           1.627     5.859    U_SCCB_Config_Left/rom1/DOBDO[15]
    SLICE_X8Y133         LUT4 (Prop_lut4_I2_O)        0.124     5.983 f  U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_4__0/O
                         net (fo=6, routed)           1.134     7.117    U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_4__0_n_0
    SLICE_X6Y133         LUT5 (Prop_lut5_I0_O)        0.148     7.265 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4__0/O
                         net (fo=3, routed)           0.671     7.936    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_4
    SLICE_X6Y132         LUT6 (Prop_lut6_I0_O)        0.328     8.264 r  U_SCCB_Config_Left/rom1/timer[31]_i_1__0/O
                         net (fo=24, routed)          1.196     9.460    U_SCCB_Config_Right/config_1/timer_reg[31]_0
    SLICE_X4Y128         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         1.670    41.670    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X4Y128         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[11]/C
                         clock pessimism              0.087    41.757    
                         clock uncertainty           -0.106    41.651    
    SLICE_X4Y128         FDRE (Setup_fdre_C_R)       -0.429    41.222    U_SCCB_Config_Right/config_1/timer_reg[11]
  -------------------------------------------------------------------
                         required time                         41.222    
                         arrival time                          -9.460    
  -------------------------------------------------------------------
                         slack                                 31.763    

Slack (MET) :             31.763ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/config_1/timer_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_R_clk_clk_wiz_0 rise@40.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.682ns  (logic 3.054ns (39.757%)  route 4.628ns (60.243%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.670ns = ( 41.670 - 40.000 ) 
    Source Clock Delay      (SCD):    1.778ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         1.778     1.778    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X0Y54         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y54         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[15])
                                                      2.454     4.232 r  U_SCCB_Config_Left/rom1/dout_reg/DOBDO[15]
                         net (fo=2, routed)           1.627     5.859    U_SCCB_Config_Left/rom1/DOBDO[15]
    SLICE_X8Y133         LUT4 (Prop_lut4_I2_O)        0.124     5.983 f  U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_4__0/O
                         net (fo=6, routed)           1.134     7.117    U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_4__0_n_0
    SLICE_X6Y133         LUT5 (Prop_lut5_I0_O)        0.148     7.265 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4__0/O
                         net (fo=3, routed)           0.671     7.936    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_4
    SLICE_X6Y132         LUT6 (Prop_lut6_I0_O)        0.328     8.264 r  U_SCCB_Config_Left/rom1/timer[31]_i_1__0/O
                         net (fo=24, routed)          1.196     9.460    U_SCCB_Config_Right/config_1/timer_reg[31]_0
    SLICE_X4Y128         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         1.670    41.670    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X4Y128         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[9]/C
                         clock pessimism              0.087    41.757    
                         clock uncertainty           -0.106    41.651    
    SLICE_X4Y128         FDRE (Setup_fdre_C_R)       -0.429    41.222    U_SCCB_Config_Right/config_1/timer_reg[9]
  -------------------------------------------------------------------
                         required time                         41.222    
                         arrival time                          -9.460    
  -------------------------------------------------------------------
                         slack                                 31.763    

Slack (MET) :             31.914ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/config_1/timer_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_R_clk_clk_wiz_0 rise@40.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.531ns  (logic 3.054ns (40.553%)  route 4.477ns (59.447%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.671ns = ( 41.671 - 40.000 ) 
    Source Clock Delay      (SCD):    1.778ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         1.778     1.778    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X0Y54         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y54         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[15])
                                                      2.454     4.232 r  U_SCCB_Config_Left/rom1/dout_reg/DOBDO[15]
                         net (fo=2, routed)           1.627     5.859    U_SCCB_Config_Left/rom1/DOBDO[15]
    SLICE_X8Y133         LUT4 (Prop_lut4_I2_O)        0.124     5.983 f  U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_4__0/O
                         net (fo=6, routed)           1.134     7.117    U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_4__0_n_0
    SLICE_X6Y133         LUT5 (Prop_lut5_I0_O)        0.148     7.265 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4__0/O
                         net (fo=3, routed)           0.671     7.936    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_4
    SLICE_X6Y132         LUT6 (Prop_lut6_I0_O)        0.328     8.264 r  U_SCCB_Config_Left/rom1/timer[31]_i_1__0/O
                         net (fo=24, routed)          1.045     9.309    U_SCCB_Config_Right/config_1/timer_reg[31]_0
    SLICE_X4Y129         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         1.671    41.671    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X4Y129         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[13]/C
                         clock pessimism              0.087    41.758    
                         clock uncertainty           -0.106    41.652    
    SLICE_X4Y129         FDRE (Setup_fdre_C_R)       -0.429    41.223    U_SCCB_Config_Right/config_1/timer_reg[13]
  -------------------------------------------------------------------
                         required time                         41.223    
                         arrival time                          -9.309    
  -------------------------------------------------------------------
                         slack                                 31.914    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Right/config_1/rom_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/rom1/dout_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_R_clk_clk_wiz_0 rise@0.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.200%)  route 0.225ns (57.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         0.643     0.643    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X8Y137         FDRE                                         r  U_SCCB_Config_Right/config_1/rom_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y137         FDRE (Prop_fdre_C_Q)         0.164     0.807 r  U_SCCB_Config_Right/config_1/rom_addr_reg[1]/Q
                         net (fo=7, routed)           0.225     1.032    U_SCCB_Config_Left/rom1/ADDRBWRADDR[1]
    RAMB18_X0Y54         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         0.959     0.959    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X0Y54         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                         clock pessimism             -0.259     0.700    
    RAMB18_X0Y54         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     0.883    U_SCCB_Config_Left/rom1/dout_reg
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Right/config_1/rom_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/rom1/dout_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_R_clk_clk_wiz_0 rise@0.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.626%)  route 0.230ns (58.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         0.642     0.642    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X8Y135         FDRE                                         r  U_SCCB_Config_Right/config_1/rom_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y135         FDRE (Prop_fdre_C_Q)         0.164     0.806 r  U_SCCB_Config_Right/config_1/rom_addr_reg[5]/Q
                         net (fo=3, routed)           0.230     1.036    U_SCCB_Config_Left/rom1/ADDRBWRADDR[5]
    RAMB18_X0Y54         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         0.959     0.959    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X0Y54         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                         clock pessimism             -0.259     0.700    
    RAMB18_X0Y54         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     0.883    U_SCCB_Config_Left/rom1/dout_reg
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           1.036    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Right/config_1/SCCB_interface_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/SCCB1/latched_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_R_clk_clk_wiz_0 rise@0.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.389%)  route 0.118ns (45.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.669ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         0.669     0.669    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X7Y133         FDRE                                         r  U_SCCB_Config_Right/config_1/SCCB_interface_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y133         FDRE (Prop_fdre_C_Q)         0.141     0.810 r  U_SCCB_Config_Right/config_1/SCCB_interface_data_reg[6]/Q
                         net (fo=1, routed)           0.118     0.928    U_SCCB_Config_Right/SCCB1/Q[6]
    SLICE_X2Y133         FDRE                                         r  U_SCCB_Config_Right/SCCB1/latched_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         0.943     0.943    U_SCCB_Config_Right/SCCB1/sccb_R_clk
    SLICE_X2Y133         FDRE                                         r  U_SCCB_Config_Right/SCCB1/latched_data_reg[6]/C
                         clock pessimism             -0.238     0.705    
    SLICE_X2Y133         FDRE (Hold_fdre_C_D)         0.063     0.768    U_SCCB_Config_Right/SCCB1/latched_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.768    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Right/config_1/SCCB_interface_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/SCCB1/latched_address_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_R_clk_clk_wiz_0 rise@0.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.389%)  route 0.118ns (45.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.669ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         0.669     0.669    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X7Y133         FDRE                                         r  U_SCCB_Config_Right/config_1/SCCB_interface_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y133         FDRE (Prop_fdre_C_Q)         0.141     0.810 r  U_SCCB_Config_Right/config_1/SCCB_interface_addr_reg[7]/Q
                         net (fo=1, routed)           0.118     0.928    U_SCCB_Config_Right/SCCB1/latched_address_reg[7]_0[7]
    SLICE_X2Y133         FDRE                                         r  U_SCCB_Config_Right/SCCB1/latched_address_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         0.943     0.943    U_SCCB_Config_Right/SCCB1/sccb_R_clk
    SLICE_X2Y133         FDRE                                         r  U_SCCB_Config_Right/SCCB1/latched_address_reg[7]/C
                         clock pessimism             -0.238     0.705    
    SLICE_X2Y133         FDRE (Hold_fdre_C_D)         0.059     0.764    U_SCCB_Config_Right/SCCB1/latched_address_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.764    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Right/config_1/rom_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/rom1/dout_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_R_clk_clk_wiz_0 rise@0.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.164ns (38.092%)  route 0.267ns (61.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         0.642     0.642    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X8Y135         FDRE                                         r  U_SCCB_Config_Right/config_1/rom_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y135         FDRE (Prop_fdre_C_Q)         0.164     0.806 r  U_SCCB_Config_Right/config_1/rom_addr_reg[6]/Q
                         net (fo=3, routed)           0.267     1.073    U_SCCB_Config_Left/rom1/ADDRBWRADDR[6]
    RAMB18_X0Y54         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         0.959     0.959    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X0Y54         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                         clock pessimism             -0.259     0.700    
    RAMB18_X0Y54         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.883    U_SCCB_Config_Left/rom1/dout_reg
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           1.073    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Right/config_1/rom_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/rom1/dout_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_R_clk_clk_wiz_0 rise@0.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.148ns (39.237%)  route 0.229ns (60.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         0.642     0.642    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X8Y135         FDRE                                         r  U_SCCB_Config_Right/config_1/rom_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y135         FDRE (Prop_fdre_C_Q)         0.148     0.790 r  U_SCCB_Config_Right/config_1/rom_addr_reg[7]/Q
                         net (fo=2, routed)           0.229     1.019    U_SCCB_Config_Left/rom1/ADDRBWRADDR[7]
    RAMB18_X0Y54         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         0.959     0.959    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X0Y54         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                         clock pessimism             -0.259     0.700    
    RAMB18_X0Y54         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.129     0.829    U_SCCB_Config_Left/rom1/dout_reg
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Right/config_1/SCCB_interface_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/SCCB1/latched_address_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_R_clk_clk_wiz_0 rise@0.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         0.642     0.642    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X8Y134         FDRE                                         r  U_SCCB_Config_Right/config_1/SCCB_interface_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y134         FDRE (Prop_fdre_C_Q)         0.164     0.806 r  U_SCCB_Config_Right/config_1/SCCB_interface_addr_reg[0]/Q
                         net (fo=1, routed)           0.112     0.918    U_SCCB_Config_Right/SCCB1/latched_address_reg[7]_0[0]
    SLICE_X9Y135         FDRE                                         r  U_SCCB_Config_Right/SCCB1/latched_address_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         0.916     0.916    U_SCCB_Config_Right/SCCB1/sccb_R_clk
    SLICE_X9Y135         FDRE                                         r  U_SCCB_Config_Right/SCCB1/latched_address_reg[0]/C
                         clock pessimism             -0.259     0.657    
    SLICE_X9Y135         FDRE (Hold_fdre_C_D)         0.070     0.727    U_SCCB_Config_Right/SCCB1/latched_address_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Right/SCCB1/latched_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/SCCB1/tx_byte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_R_clk_clk_wiz_0 rise@0.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.209ns (65.578%)  route 0.110ns (34.422%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         0.642     0.642    U_SCCB_Config_Right/SCCB1/sccb_R_clk
    SLICE_X10Y134        FDRE                                         r  U_SCCB_Config_Right/SCCB1/latched_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y134        FDRE (Prop_fdre_C_Q)         0.164     0.806 r  U_SCCB_Config_Right/SCCB1/latched_data_reg[3]/Q
                         net (fo=1, routed)           0.110     0.916    U_SCCB_Config_Right/SCCB1/latched_data_reg_n_0_[3]
    SLICE_X9Y134         LUT6 (Prop_lut6_I3_O)        0.045     0.961 r  U_SCCB_Config_Right/SCCB1/tx_byte[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.961    U_SCCB_Config_Right/SCCB1/tx_byte[3]_i_1__0_n_0
    SLICE_X9Y134         FDRE                                         r  U_SCCB_Config_Right/SCCB1/tx_byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         0.915     0.915    U_SCCB_Config_Right/SCCB1/sccb_R_clk
    SLICE_X9Y134         FDRE                                         r  U_SCCB_Config_Right/SCCB1/tx_byte_reg[3]/C
                         clock pessimism             -0.238     0.677    
    SLICE_X9Y134         FDRE (Hold_fdre_C_D)         0.092     0.769    U_SCCB_Config_Right/SCCB1/tx_byte_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.769    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Right/SCCB1/latched_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/SCCB1/tx_byte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_R_clk_clk_wiz_0 rise@0.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.209ns (65.171%)  route 0.112ns (34.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         0.642     0.642    U_SCCB_Config_Right/SCCB1/sccb_R_clk
    SLICE_X10Y134        FDRE                                         r  U_SCCB_Config_Right/SCCB1/latched_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y134        FDRE (Prop_fdre_C_Q)         0.164     0.806 r  U_SCCB_Config_Right/SCCB1/latched_address_reg[2]/Q
                         net (fo=1, routed)           0.112     0.918    U_SCCB_Config_Right/SCCB1/latched_address_reg_n_0_[2]
    SLICE_X9Y134         LUT6 (Prop_lut6_I2_O)        0.045     0.963 r  U_SCCB_Config_Right/SCCB1/tx_byte[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.963    U_SCCB_Config_Right/SCCB1/tx_byte[2]_i_1__0_n_0
    SLICE_X9Y134         FDRE                                         r  U_SCCB_Config_Right/SCCB1/tx_byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         0.915     0.915    U_SCCB_Config_Right/SCCB1/sccb_R_clk
    SLICE_X9Y134         FDRE                                         r  U_SCCB_Config_Right/SCCB1/tx_byte_reg[2]/C
                         clock pessimism             -0.238     0.677    
    SLICE_X9Y134         FDRE (Hold_fdre_C_D)         0.091     0.768    U_SCCB_Config_Right/SCCB1/tx_byte_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.768    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Right/config_1/SCCB_interface_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/SCCB1/latched_address_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_R_clk_clk_wiz_0 rise@0.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         0.642     0.642    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X8Y134         FDRE                                         r  U_SCCB_Config_Right/config_1/SCCB_interface_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y134         FDRE (Prop_fdre_C_Q)         0.164     0.806 r  U_SCCB_Config_Right/config_1/SCCB_interface_addr_reg[1]/Q
                         net (fo=1, routed)           0.112     0.918    U_SCCB_Config_Right/SCCB1/latched_address_reg[7]_0[1]
    SLICE_X9Y135         FDRE                                         r  U_SCCB_Config_Right/SCCB1/latched_address_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         0.916     0.916    U_SCCB_Config_Right/SCCB1/sccb_R_clk
    SLICE_X9Y135         FDRE                                         r  U_SCCB_Config_Right/SCCB1/latched_address_reg[1]/C
                         clock pessimism             -0.259     0.657    
    SLICE_X9Y135         FDRE (Hold_fdre_C_D)         0.066     0.723    U_SCCB_Config_Right/SCCB1/latched_address_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.723    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sccb_R_clk_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y54     U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y5    U_clk_gene/inst/clkout5_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT4  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y137     U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y137     U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y136     U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y137     U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y136     U_SCCB_Config_Right/SCCB1/FSM_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y135     U_SCCB_Config_Right/SCCB1/FSM_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y135     U_SCCB_Config_Right/SCCB1/FSM_state_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y137     U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y137     U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y137     U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y137     U_SCCB_Config_Right/SCCB1/SIOC_oe_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y137     U_SCCB_Config_Right/SCCB1/SIOD_oe_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y134     U_SCCB_Config_Right/SCCB1/byte_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y137     U_SCCB_Config_Right/SCCB1/byte_index_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y137     U_SCCB_Config_Right/SCCB1/byte_index_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y137     U_SCCB_Config_Right/SCCB1/byte_index_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y137     U_SCCB_Config_Right/SCCB1/byte_index_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y134     U_SCCB_Config_Right/SCCB1/tx_byte_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y134     U_SCCB_Config_Right/SCCB1/tx_byte_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y134     U_SCCB_Config_Right/SCCB1/tx_byte_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y134     U_SCCB_Config_Right/SCCB1/tx_byte_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y134     U_SCCB_Config_Right/config_1/SCCB_interface_addr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y134     U_SCCB_Config_Right/config_1/SCCB_interface_addr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y134     U_SCCB_Config_Right/config_1/SCCB_interface_addr_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y134     U_SCCB_Config_Right/config_1/SCCB_interface_addr_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y134     U_SCCB_Config_Right/config_1/SCCB_interface_data_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y126     U_SCCB_Config_Right/config_1/timer_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0
  To Clock:  vga_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       25.755ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.755ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_6/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.243ns  (logic 6.120ns (46.213%)  route 7.123ns (53.787%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.467ns = ( 41.467 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.566     1.566    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X50Y36         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y36         FDCE (Prop_fdce_C_Q)         0.518     2.084 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/Q
                         net (fo=23, routed)          1.198     3.282    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[8]
    SLICE_X54Y36         LUT5 (Prop_lut5_I0_O)        0.152     3.434 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_1/O
                         net (fo=1, routed)           0.674     4.108    U_qvga_addr_decoder/D[7]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_D[7]_P[9])
                                                      5.294     9.402 r  U_qvga_addr_decoder/qvga_addr10/P[9]
                         net (fo=2, routed)           1.159    10.561    U_vga_controller/U_Pixel_Counter/P[9]
    SLICE_X54Y38         LUT4 (Prop_lut4_I2_O)        0.156    10.717 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_5_i_7/O
                         net (fo=12, routed)          4.092    14.809    U_FrameBufferRight/mem_reg_0_10_5[9]
    RAMB36_X0Y15         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_6/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.467    41.467    U_FrameBufferRight/vga_clk
    RAMB36_X0Y15         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_6/CLKBWRCLK
                         clock pessimism              0.000    41.467    
                         clock uncertainty           -0.106    41.361    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.797    40.564    U_FrameBufferRight/mem_reg_0_6
  -------------------------------------------------------------------
                         required time                         40.564    
                         arrival time                         -14.809    
  -------------------------------------------------------------------
                         slack                                 25.755    

Slack (MET) :             25.905ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_6/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.100ns  (logic 6.116ns (46.688%)  route 6.984ns (53.312%))
  Logic Levels:           3  (DSP48E1=1 LUT5=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.467ns = ( 41.467 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.566     1.566    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X50Y36         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y36         FDCE (Prop_fdce_C_Q)         0.518     2.084 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/Q
                         net (fo=23, routed)          1.198     3.282    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[8]
    SLICE_X54Y36         LUT5 (Prop_lut5_I0_O)        0.152     3.434 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_1/O
                         net (fo=1, routed)           0.674     4.108    U_qvga_addr_decoder/D[7]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_D[7]_P[1])
                                                      5.294     9.402 r  U_qvga_addr_decoder/qvga_addr10/P[1]
                         net (fo=2, routed)           1.216    10.618    U_vga_controller/U_Pixel_Counter/P[1]
    SLICE_X50Y39         LUT5 (Prop_lut5_I3_O)        0.152    10.770 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_5_i_15/O
                         net (fo=12, routed)          3.897    14.666    U_FrameBufferRight/mem_reg_0_10_5[1]
    RAMB36_X0Y15         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_6/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.467    41.467    U_FrameBufferRight/vga_clk
    RAMB36_X0Y15         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_6/CLKBWRCLK
                         clock pessimism              0.000    41.467    
                         clock uncertainty           -0.106    41.361    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.790    40.571    U_FrameBufferRight/mem_reg_0_6
  -------------------------------------------------------------------
                         required time                         40.571    
                         arrival time                         -14.666    
  -------------------------------------------------------------------
                         slack                                 25.905    

Slack (MET) :             25.942ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_6/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.080ns  (logic 6.117ns (46.767%)  route 6.963ns (53.233%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.467ns = ( 41.467 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.566     1.566    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X50Y36         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y36         FDCE (Prop_fdce_C_Q)         0.518     2.084 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/Q
                         net (fo=23, routed)          1.198     3.282    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[8]
    SLICE_X54Y36         LUT5 (Prop_lut5_I0_O)        0.152     3.434 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_1/O
                         net (fo=1, routed)           0.674     4.108    U_qvga_addr_decoder/D[7]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_D[7]_P[8])
                                                      5.294     9.402 r  U_qvga_addr_decoder/qvga_addr10/P[8]
                         net (fo=2, routed)           0.776    10.178    U_vga_controller/U_Pixel_Counter/P[8]
    SLICE_X54Y37         LUT4 (Prop_lut4_I2_O)        0.153    10.331 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_5_i_8/O
                         net (fo=12, routed)          4.315    14.646    U_FrameBufferRight/mem_reg_0_10_5[8]
    RAMB36_X0Y15         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_6/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.467    41.467    U_FrameBufferRight/vga_clk
    RAMB36_X0Y15         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_6/CLKBWRCLK
                         clock pessimism              0.000    41.467    
                         clock uncertainty           -0.106    41.361    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.773    40.588    U_FrameBufferRight/mem_reg_0_6
  -------------------------------------------------------------------
                         required time                         40.588    
                         arrival time                         -14.646    
  -------------------------------------------------------------------
                         slack                                 25.942    

Slack (MET) :             25.999ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_6/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.006ns  (logic 6.114ns (47.009%)  route 6.892ns (52.991%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.467ns = ( 41.467 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.566     1.566    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X50Y36         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y36         FDCE (Prop_fdce_C_Q)         0.518     2.084 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/Q
                         net (fo=23, routed)          1.198     3.282    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[8]
    SLICE_X54Y36         LUT5 (Prop_lut5_I0_O)        0.152     3.434 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_1/O
                         net (fo=1, routed)           0.674     4.108    U_qvga_addr_decoder/D[7]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_D[7]_P[7])
                                                      5.294     9.402 r  U_qvga_addr_decoder/qvga_addr10/P[7]
                         net (fo=2, routed)           0.858    10.259    U_vga_controller/U_Pixel_Counter/P[7]
    SLICE_X54Y37         LUT4 (Prop_lut4_I2_O)        0.150    10.409 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_5_i_9/O
                         net (fo=12, routed)          4.163    14.572    U_FrameBufferRight/mem_reg_0_10_5[7]
    RAMB36_X0Y15         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_6/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.467    41.467    U_FrameBufferRight/vga_clk
    RAMB36_X0Y15         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_6/CLKBWRCLK
                         clock pessimism              0.000    41.467    
                         clock uncertainty           -0.106    41.361    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.790    40.571    U_FrameBufferRight/mem_reg_0_6
  -------------------------------------------------------------------
                         required time                         40.571    
                         arrival time                         -14.572    
  -------------------------------------------------------------------
                         slack                                 25.999    

Slack (MET) :             26.063ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_6/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.961ns  (logic 6.114ns (47.172%)  route 6.847ns (52.828%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.467ns = ( 41.467 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.566     1.566    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X50Y36         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y36         FDCE (Prop_fdce_C_Q)         0.518     2.084 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/Q
                         net (fo=23, routed)          1.198     3.282    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[8]
    SLICE_X54Y36         LUT5 (Prop_lut5_I0_O)        0.152     3.434 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_1/O
                         net (fo=1, routed)           0.674     4.108    U_qvga_addr_decoder/D[7]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_D[7]_P[6])
                                                      5.294     9.402 r  U_qvga_addr_decoder/qvga_addr10/P[6]
                         net (fo=2, routed)           0.922    10.324    U_vga_controller/U_Pixel_Counter/P[6]
    SLICE_X54Y37         LUT4 (Prop_lut4_I2_O)        0.150    10.474 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_5_i_10/O
                         net (fo=12, routed)          4.053    14.527    U_FrameBufferRight/mem_reg_0_10_5[6]
    RAMB36_X0Y15         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_6/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.467    41.467    U_FrameBufferRight/vga_clk
    RAMB36_X0Y15         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_6/CLKBWRCLK
                         clock pessimism              0.000    41.467    
                         clock uncertainty           -0.106    41.361    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.770    40.591    U_FrameBufferRight/mem_reg_0_6
  -------------------------------------------------------------------
                         required time                         40.591    
                         arrival time                         -14.527    
  -------------------------------------------------------------------
                         slack                                 26.063    

Slack (MET) :             26.096ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_9/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.905ns  (logic 6.120ns (47.424%)  route 6.785ns (52.576%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 41.470 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.566     1.566    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X50Y36         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y36         FDCE (Prop_fdce_C_Q)         0.518     2.084 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/Q
                         net (fo=23, routed)          1.198     3.282    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[8]
    SLICE_X54Y36         LUT5 (Prop_lut5_I0_O)        0.152     3.434 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_1/O
                         net (fo=1, routed)           0.674     4.108    U_qvga_addr_decoder/D[7]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_D[7]_P[9])
                                                      5.294     9.402 r  U_qvga_addr_decoder/qvga_addr10/P[9]
                         net (fo=2, routed)           1.159    10.561    U_vga_controller/U_Pixel_Counter/P[9]
    SLICE_X54Y38         LUT4 (Prop_lut4_I2_O)        0.156    10.717 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_5_i_7/O
                         net (fo=12, routed)          3.754    14.471    U_FrameBufferRight/mem_reg_0_10_5[9]
    RAMB36_X0Y14         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_9/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.470    41.470    U_FrameBufferRight/vga_clk
    RAMB36_X0Y14         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_9/CLKBWRCLK
                         clock pessimism              0.000    41.470    
                         clock uncertainty           -0.106    41.364    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.797    40.567    U_FrameBufferRight/mem_reg_0_9
  -------------------------------------------------------------------
                         required time                         40.567    
                         arrival time                         -14.471    
  -------------------------------------------------------------------
                         slack                                 26.096    

Slack (MET) :             26.124ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_6/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.897ns  (logic 6.116ns (47.423%)  route 6.781ns (52.577%))
  Logic Levels:           3  (DSP48E1=1 LUT5=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.467ns = ( 41.467 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.566     1.566    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X50Y36         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y36         FDCE (Prop_fdce_C_Q)         0.518     2.084 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/Q
                         net (fo=23, routed)          1.198     3.282    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[8]
    SLICE_X54Y36         LUT5 (Prop_lut5_I0_O)        0.152     3.434 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_1/O
                         net (fo=1, routed)           0.674     4.108    U_qvga_addr_decoder/D[7]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_D[7]_P[0])
                                                      5.294     9.402 r  U_qvga_addr_decoder/qvga_addr10/P[0]
                         net (fo=2, routed)           1.329    10.731    U_vga_controller/U_Pixel_Counter/P[0]
    SLICE_X51Y39         LUT5 (Prop_lut5_I3_O)        0.152    10.883 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_5_i_16/O
                         net (fo=12, routed)          3.581    14.463    U_FrameBufferRight/mem_reg_0_10_5[0]
    RAMB36_X0Y15         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_6/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.467    41.467    U_FrameBufferRight/vga_clk
    RAMB36_X0Y15         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_6/CLKBWRCLK
                         clock pessimism              0.000    41.467    
                         clock uncertainty           -0.106    41.361    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.774    40.587    U_FrameBufferRight/mem_reg_0_6
  -------------------------------------------------------------------
                         required time                         40.587    
                         arrival time                         -14.463    
  -------------------------------------------------------------------
                         slack                                 26.124    

Slack (MET) :             26.135ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_6/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.887ns  (logic 6.117ns (47.468%)  route 6.770ns (52.532%))
  Logic Levels:           3  (DSP48E1=1 LUT5=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.467ns = ( 41.467 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.566     1.566    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X50Y36         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y36         FDCE (Prop_fdce_C_Q)         0.518     2.084 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/Q
                         net (fo=23, routed)          1.198     3.282    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[8]
    SLICE_X54Y36         LUT5 (Prop_lut5_I0_O)        0.152     3.434 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_1/O
                         net (fo=1, routed)           0.674     4.108    U_qvga_addr_decoder/D[7]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_D[7]_P[3])
                                                      5.294     9.402 r  U_qvga_addr_decoder/qvga_addr10/P[3]
                         net (fo=2, routed)           1.202    10.604    U_vga_controller/U_Pixel_Counter/P[3]
    SLICE_X50Y39         LUT5 (Prop_lut5_I3_O)        0.153    10.757 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_5_i_13/O
                         net (fo=12, routed)          3.697    14.453    U_FrameBufferRight/mem_reg_0_10_5[3]
    RAMB36_X0Y15         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_6/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.467    41.467    U_FrameBufferRight/vga_clk
    RAMB36_X0Y15         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_6/CLKBWRCLK
                         clock pessimism              0.000    41.467    
                         clock uncertainty           -0.106    41.361    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.773    40.588    U_FrameBufferRight/mem_reg_0_6
  -------------------------------------------------------------------
                         required time                         40.588    
                         arrival time                         -14.453    
  -------------------------------------------------------------------
                         slack                                 26.135    

Slack (MET) :             26.246ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_9/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.762ns  (logic 6.116ns (47.924%)  route 6.646ns (52.076%))
  Logic Levels:           3  (DSP48E1=1 LUT5=2)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 41.470 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.566     1.566    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X50Y36         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y36         FDCE (Prop_fdce_C_Q)         0.518     2.084 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/Q
                         net (fo=23, routed)          1.198     3.282    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[8]
    SLICE_X54Y36         LUT5 (Prop_lut5_I0_O)        0.152     3.434 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_1/O
                         net (fo=1, routed)           0.674     4.108    U_qvga_addr_decoder/D[7]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_D[7]_P[1])
                                                      5.294     9.402 r  U_qvga_addr_decoder/qvga_addr10/P[1]
                         net (fo=2, routed)           1.216    10.618    U_vga_controller/U_Pixel_Counter/P[1]
    SLICE_X50Y39         LUT5 (Prop_lut5_I3_O)        0.152    10.770 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_5_i_15/O
                         net (fo=12, routed)          3.559    14.328    U_FrameBufferRight/mem_reg_0_10_5[1]
    RAMB36_X0Y14         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_9/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.470    41.470    U_FrameBufferRight/vga_clk
    RAMB36_X0Y14         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_9/CLKBWRCLK
                         clock pessimism              0.000    41.470    
                         clock uncertainty           -0.106    41.364    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.790    40.574    U_FrameBufferRight/mem_reg_0_9
  -------------------------------------------------------------------
                         required time                         40.574    
                         arrival time                         -14.328    
  -------------------------------------------------------------------
                         slack                                 26.246    

Slack (MET) :             26.283ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_9/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.742ns  (logic 6.117ns (48.008%)  route 6.625ns (51.992%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 41.470 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.566     1.566    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X50Y36         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y36         FDCE (Prop_fdce_C_Q)         0.518     2.084 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/Q
                         net (fo=23, routed)          1.198     3.282    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[8]
    SLICE_X54Y36         LUT5 (Prop_lut5_I0_O)        0.152     3.434 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_1/O
                         net (fo=1, routed)           0.674     4.108    U_qvga_addr_decoder/D[7]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_D[7]_P[8])
                                                      5.294     9.402 r  U_qvga_addr_decoder/qvga_addr10/P[8]
                         net (fo=2, routed)           0.776    10.178    U_vga_controller/U_Pixel_Counter/P[8]
    SLICE_X54Y37         LUT4 (Prop_lut4_I2_O)        0.153    10.331 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_5_i_8/O
                         net (fo=12, routed)          3.977    14.308    U_FrameBufferRight/mem_reg_0_10_5[8]
    RAMB36_X0Y14         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_9/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.470    41.470    U_FrameBufferRight/vga_clk
    RAMB36_X0Y14         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_9/CLKBWRCLK
                         clock pessimism              0.000    41.470    
                         clock uncertainty           -0.106    41.364    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.773    40.591    U_FrameBufferRight/mem_reg_0_9
  -------------------------------------------------------------------
                         required time                         40.591    
                         arrival time                         -14.308    
  -------------------------------------------------------------------
                         slack                                 26.283    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.303%)  route 0.150ns (44.697%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.562     0.562    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X51Y36         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=10, routed)          0.150     0.853    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[1]
    SLICE_X52Y36         LUT6 (Prop_lut6_I2_O)        0.045     0.898 r  U_vga_controller/U_Pixel_Counter/v_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.898    U_vga_controller/U_Pixel_Counter/v_counter[4]_i_1_n_0
    SLICE_X52Y36         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.832     0.832    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X52Y36         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/C
                         clock pessimism             -0.255     0.577    
    SLICE_X52Y36         FDCE (Hold_fdce_C_D)         0.121     0.698    U_vga_controller/U_Pixel_Counter/v_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.898    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.912%)  route 0.087ns (26.088%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.565     0.565    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X50Y41         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y41         FDCE (Prop_fdce_C_Q)         0.148     0.713 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/Q
                         net (fo=9, routed)           0.087     0.799    U_vga_controller/U_Pixel_Counter/h_counter[3]
    SLICE_X50Y41         LUT6 (Prop_lut6_I5_O)        0.098     0.897 r  U_vga_controller/U_Pixel_Counter/h_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.897    U_vga_controller/U_Pixel_Counter/h_counter_0[4]
    SLICE_X50Y41         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.836     0.836    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X50Y41         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/C
                         clock pessimism             -0.271     0.565    
    SLICE_X50Y41         FDCE (Hold_fdce_C_D)         0.121     0.686    U_vga_controller/U_Pixel_Counter/h_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.949%)  route 0.098ns (30.051%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.565     0.565    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X51Y40         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y40         FDCE (Prop_fdce_C_Q)         0.128     0.693 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/Q
                         net (fo=24, routed)          0.098     0.790    U_vga_controller/U_Pixel_Counter/Q[2]
    SLICE_X51Y40         LUT6 (Prop_lut6_I5_O)        0.099     0.889 r  U_vga_controller/U_Pixel_Counter/h_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     0.889    U_vga_controller/U_Pixel_Counter/h_counter_0[9]
    SLICE_X51Y40         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.836     0.836    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X51Y40         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/C
                         clock pessimism             -0.271     0.565    
    SLICE_X51Y40         FDCE (Hold_fdce_C_D)         0.092     0.657    U_vga_controller/U_Pixel_Counter/h_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.562     0.562    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X51Y36         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=10, routed)          0.179     0.882    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[1]
    SLICE_X51Y36         LUT5 (Prop_lut5_I4_O)        0.042     0.924 r  U_vga_controller/U_Pixel_Counter/v_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.924    U_vga_controller/U_Pixel_Counter/v_counter[3]_i_1_n_0
    SLICE_X51Y36         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.832     0.832    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X51Y36         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/C
                         clock pessimism             -0.270     0.562    
    SLICE_X51Y36         FDCE (Hold_fdce_C_D)         0.107     0.669    U_vga_controller/U_Pixel_Counter/v_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.212ns (52.319%)  route 0.193ns (47.681%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.564     0.564    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X50Y39         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y39         FDCE (Prop_fdce_C_Q)         0.164     0.728 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=10, routed)          0.193     0.921    U_vga_controller/U_Pixel_Counter/h_counter[1]
    SLICE_X50Y41         LUT5 (Prop_lut5_I2_O)        0.048     0.969 r  U_vga_controller/U_Pixel_Counter/h_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.969    U_vga_controller/U_Pixel_Counter/h_counter_0[3]
    SLICE_X50Y41         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.836     0.836    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X50Y41         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/C
                         clock pessimism             -0.255     0.581    
    SLICE_X50Y41         FDCE (Hold_fdce_C_D)         0.131     0.712    U_vga_controller/U_Pixel_Counter/h_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.712    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.209ns (51.964%)  route 0.193ns (48.036%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.564     0.564    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X50Y39         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y39         FDCE (Prop_fdce_C_Q)         0.164     0.728 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=10, routed)          0.193     0.921    U_vga_controller/U_Pixel_Counter/h_counter[1]
    SLICE_X50Y41         LUT4 (Prop_lut4_I3_O)        0.045     0.966 r  U_vga_controller/U_Pixel_Counter/h_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.966    U_vga_controller/U_Pixel_Counter/h_counter_0[2]
    SLICE_X50Y41         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.836     0.836    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X50Y41         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
                         clock pessimism             -0.255     0.581    
    SLICE_X50Y41         FDCE (Hold_fdce_C_D)         0.120     0.701    U_vga_controller/U_Pixel_Counter/h_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.562     0.562    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X51Y36         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=10, routed)          0.179     0.882    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[1]
    SLICE_X51Y36         LUT4 (Prop_lut4_I1_O)        0.045     0.927 r  U_vga_controller/U_Pixel_Counter/v_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.927    U_vga_controller/U_Pixel_Counter/v_counter[2]_i_1_n_0
    SLICE_X51Y36         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.832     0.832    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X51Y36         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                         clock pessimism             -0.270     0.562    
    SLICE_X51Y36         FDCE (Hold_fdce_C_D)         0.091     0.653    U_vga_controller/U_Pixel_Counter/v_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.653    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.565     0.565    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X49Y40         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDCE (Prop_fdce_C_Q)         0.141     0.706 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/Q
                         net (fo=8, routed)           0.180     0.886    U_vga_controller/U_Pixel_Counter/h_counter[5]
    SLICE_X49Y40         LUT6 (Prop_lut6_I1_O)        0.045     0.931 r  U_vga_controller/U_Pixel_Counter/h_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.931    U_vga_controller/U_Pixel_Counter/h_counter_0[5]
    SLICE_X49Y40         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.835     0.835    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X49Y40         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/C
                         clock pessimism             -0.270     0.565    
    SLICE_X49Y40         FDCE (Hold_fdce_C_D)         0.091     0.656    U_vga_controller/U_Pixel_Counter/h_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.656    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.209ns (49.403%)  route 0.214ns (50.597%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.562     0.562    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X52Y36         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y36         FDCE (Prop_fdce_C_Q)         0.164     0.726 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/Q
                         net (fo=25, routed)          0.214     0.940    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[5]
    SLICE_X50Y36         LUT6 (Prop_lut6_I3_O)        0.045     0.985 r  U_vga_controller/U_Pixel_Counter/v_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     0.985    U_vga_controller/U_Pixel_Counter/v_counter[8]_i_1_n_0
    SLICE_X50Y36         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.832     0.832    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X50Y36         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
                         clock pessimism             -0.255     0.577    
    SLICE_X50Y36         FDCE (Hold_fdce_C_D)         0.121     0.698    U_vga_controller/U_Pixel_Counter/v_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.985    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.565     0.565    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X50Y40         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y40         FDCE (Prop_fdce_C_Q)         0.164     0.729 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/Q
                         net (fo=7, routed)           0.198     0.927    U_vga_controller/U_Pixel_Counter/h_counter[0]
    SLICE_X50Y40         LUT2 (Prop_lut2_I1_O)        0.045     0.972 r  U_vga_controller/U_Pixel_Counter/h_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.972    U_vga_controller/U_Pixel_Counter/h_counter_0[0]
    SLICE_X50Y40         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.836     0.836    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X50Y40         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
                         clock pessimism             -0.271     0.565    
    SLICE_X50Y40         FDCE (Hold_fdce_C_D)         0.120     0.685    U_vga_controller/U_Pixel_Counter/h_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.287    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y7      U_FrameBufferLeft/mem_reg_0_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y9      U_FrameBufferRight/mem_reg_0_12/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y12     U_FrameBufferRight/mem_reg_0_8/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y8      U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y14     U_FrameBufferLeft/mem_reg_0_5/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y9      U_FrameBufferRight/mem_reg_0_13/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y14     U_FrameBufferRight/mem_reg_0_9/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y8      U_FrameBufferLeft/mem_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y13     U_FrameBufferLeft/mem_reg_0_6/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y10     U_FrameBufferRight/mem_reg_0_14/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y40     U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y39     U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y39     U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y40     U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X51Y40     U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X51Y40     U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X51Y40     U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X52Y36     U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X52Y36     U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X51Y36     U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y40     U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y40     U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y39     U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y39     U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y41     U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y41     U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y41     U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y41     U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y41     U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y41     U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.314ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.268ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.314ns  (required time - arrival time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/mem_R_reg[120][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.319ns  (logic 0.580ns (7.924%)  route 6.739ns (92.076%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.567     5.088    U_disparity_generator/clk
    SLICE_X44Y45         FDPE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDPE (Prop_fdpe_C_Q)         0.456     5.544 r  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=84, routed)          4.784    10.329    U_vga_controller/U_Pixel_Counter/read_en_reg
    SLICE_X33Y94         LUT6 (Prop_lut6_I5_O)        0.124    10.453 r  U_vga_controller/U_Pixel_Counter/mem_L[120][5]_i_1/O
                         net (fo=10, routed)          1.955    12.408    U_disparity_generator/mem_R_reg[120][1]_0[0]
    SLICE_X48Y99         FDRE                                         r  U_disparity_generator/mem_R_reg[120][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.442    14.783    U_disparity_generator/clk
    SLICE_X48Y99         FDRE                                         r  U_disparity_generator/mem_R_reg[120][2]/C
                         clock pessimism              0.180    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X48Y99         FDRE (Setup_fdre_C_CE)      -0.205    14.722    U_disparity_generator/mem_R_reg[120][2]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                         -12.408    
  -------------------------------------------------------------------
                         slack                                  2.314    

Slack (MET) :             2.314ns  (required time - arrival time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/mem_R_reg[120][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.319ns  (logic 0.580ns (7.924%)  route 6.739ns (92.076%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.567     5.088    U_disparity_generator/clk
    SLICE_X44Y45         FDPE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDPE (Prop_fdpe_C_Q)         0.456     5.544 r  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=84, routed)          4.784    10.329    U_vga_controller/U_Pixel_Counter/read_en_reg
    SLICE_X33Y94         LUT6 (Prop_lut6_I5_O)        0.124    10.453 r  U_vga_controller/U_Pixel_Counter/mem_L[120][5]_i_1/O
                         net (fo=10, routed)          1.955    12.408    U_disparity_generator/mem_R_reg[120][1]_0[0]
    SLICE_X48Y99         FDRE                                         r  U_disparity_generator/mem_R_reg[120][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.442    14.783    U_disparity_generator/clk
    SLICE_X48Y99         FDRE                                         r  U_disparity_generator/mem_R_reg[120][3]/C
                         clock pessimism              0.180    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X48Y99         FDRE (Setup_fdre_C_CE)      -0.205    14.722    U_disparity_generator/mem_R_reg[120][3]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                         -12.408    
  -------------------------------------------------------------------
                         slack                                  2.314    

Slack (MET) :             2.314ns  (required time - arrival time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/mem_R_reg[120][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.319ns  (logic 0.580ns (7.924%)  route 6.739ns (92.076%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.567     5.088    U_disparity_generator/clk
    SLICE_X44Y45         FDPE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDPE (Prop_fdpe_C_Q)         0.456     5.544 r  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=84, routed)          4.784    10.329    U_vga_controller/U_Pixel_Counter/read_en_reg
    SLICE_X33Y94         LUT6 (Prop_lut6_I5_O)        0.124    10.453 r  U_vga_controller/U_Pixel_Counter/mem_L[120][5]_i_1/O
                         net (fo=10, routed)          1.955    12.408    U_disparity_generator/mem_R_reg[120][1]_0[0]
    SLICE_X48Y99         FDRE                                         r  U_disparity_generator/mem_R_reg[120][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.442    14.783    U_disparity_generator/clk
    SLICE_X48Y99         FDRE                                         r  U_disparity_generator/mem_R_reg[120][5]/C
                         clock pessimism              0.180    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X48Y99         FDRE (Setup_fdre_C_CE)      -0.205    14.722    U_disparity_generator/mem_R_reg[120][5]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                         -12.408    
  -------------------------------------------------------------------
                         slack                                  2.314    

Slack (MET) :             2.320ns  (required time - arrival time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/mem_R_reg[120][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.351ns  (logic 0.580ns (7.891%)  route 6.771ns (92.109%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.567     5.088    U_disparity_generator/clk
    SLICE_X44Y45         FDPE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDPE (Prop_fdpe_C_Q)         0.456     5.544 r  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=84, routed)          4.784    10.329    U_vga_controller/U_Pixel_Counter/read_en_reg
    SLICE_X33Y94         LUT6 (Prop_lut6_I5_O)        0.124    10.453 r  U_vga_controller/U_Pixel_Counter/mem_L[120][5]_i_1/O
                         net (fo=10, routed)          1.986    12.439    U_disparity_generator/mem_R_reg[120][1]_0[0]
    SLICE_X52Y99         FDRE                                         r  U_disparity_generator/mem_R_reg[120][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.443    14.784    U_disparity_generator/clk
    SLICE_X52Y99         FDRE                                         r  U_disparity_generator/mem_R_reg[120][1]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X52Y99         FDRE (Setup_fdre_C_CE)      -0.169    14.759    U_disparity_generator/mem_R_reg[120][1]
  -------------------------------------------------------------------
                         required time                         14.759    
                         arrival time                         -12.439    
  -------------------------------------------------------------------
                         slack                                  2.320    

Slack (MET) :             2.415ns  (required time - arrival time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/mem_L_reg[88][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.185ns  (logic 0.733ns (10.202%)  route 6.452ns (89.798%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.567     5.088    U_disparity_generator/clk
    SLICE_X44Y45         FDPE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDPE (Prop_fdpe_C_Q)         0.456     5.544 r  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=84, routed)          3.861     9.405    U_vga_controller/U_Pixel_Counter/read_en_reg
    SLICE_X31Y95         LUT6 (Prop_lut6_I1_O)        0.124     9.529 r  U_vga_controller/U_Pixel_Counter/mem_R[80][5]_i_2/O
                         net (fo=9, routed)           0.949    10.478    U_vga_controller/U_Pixel_Counter/mem_R[80][5]_i_2_n_0
    SLICE_X32Y98         LUT5 (Prop_lut5_I4_O)        0.153    10.631 r  U_vga_controller/U_Pixel_Counter/mem_R[88][5]_i_1/O
                         net (fo=10, routed)          1.642    12.273    U_disparity_generator/mem_R_reg[88][1]_0[0]
    SLICE_X24Y110        FDRE                                         r  U_disparity_generator/mem_L_reg[88][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.610    14.951    U_disparity_generator/clk
    SLICE_X24Y110        FDRE                                         r  U_disparity_generator/mem_L_reg[88][1]/C
                         clock pessimism              0.180    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X24Y110        FDRE (Setup_fdre_C_CE)      -0.408    14.688    U_disparity_generator/mem_L_reg[88][1]
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                         -12.273    
  -------------------------------------------------------------------
                         slack                                  2.415    

Slack (MET) :             2.415ns  (required time - arrival time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/mem_L_reg[88][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.185ns  (logic 0.733ns (10.202%)  route 6.452ns (89.798%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.567     5.088    U_disparity_generator/clk
    SLICE_X44Y45         FDPE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDPE (Prop_fdpe_C_Q)         0.456     5.544 r  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=84, routed)          3.861     9.405    U_vga_controller/U_Pixel_Counter/read_en_reg
    SLICE_X31Y95         LUT6 (Prop_lut6_I1_O)        0.124     9.529 r  U_vga_controller/U_Pixel_Counter/mem_R[80][5]_i_2/O
                         net (fo=9, routed)           0.949    10.478    U_vga_controller/U_Pixel_Counter/mem_R[80][5]_i_2_n_0
    SLICE_X32Y98         LUT5 (Prop_lut5_I4_O)        0.153    10.631 r  U_vga_controller/U_Pixel_Counter/mem_R[88][5]_i_1/O
                         net (fo=10, routed)          1.642    12.273    U_disparity_generator/mem_R_reg[88][1]_0[0]
    SLICE_X24Y110        FDRE                                         r  U_disparity_generator/mem_L_reg[88][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.610    14.951    U_disparity_generator/clk
    SLICE_X24Y110        FDRE                                         r  U_disparity_generator/mem_L_reg[88][2]/C
                         clock pessimism              0.180    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X24Y110        FDRE (Setup_fdre_C_CE)      -0.408    14.688    U_disparity_generator/mem_L_reg[88][2]
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                         -12.273    
  -------------------------------------------------------------------
                         slack                                  2.415    

Slack (MET) :             2.415ns  (required time - arrival time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/mem_L_reg[88][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.185ns  (logic 0.733ns (10.202%)  route 6.452ns (89.798%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.567     5.088    U_disparity_generator/clk
    SLICE_X44Y45         FDPE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDPE (Prop_fdpe_C_Q)         0.456     5.544 r  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=84, routed)          3.861     9.405    U_vga_controller/U_Pixel_Counter/read_en_reg
    SLICE_X31Y95         LUT6 (Prop_lut6_I1_O)        0.124     9.529 r  U_vga_controller/U_Pixel_Counter/mem_R[80][5]_i_2/O
                         net (fo=9, routed)           0.949    10.478    U_vga_controller/U_Pixel_Counter/mem_R[80][5]_i_2_n_0
    SLICE_X32Y98         LUT5 (Prop_lut5_I4_O)        0.153    10.631 r  U_vga_controller/U_Pixel_Counter/mem_R[88][5]_i_1/O
                         net (fo=10, routed)          1.642    12.273    U_disparity_generator/mem_R_reg[88][1]_0[0]
    SLICE_X24Y110        FDRE                                         r  U_disparity_generator/mem_L_reg[88][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.610    14.951    U_disparity_generator/clk
    SLICE_X24Y110        FDRE                                         r  U_disparity_generator/mem_L_reg[88][3]/C
                         clock pessimism              0.180    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X24Y110        FDRE (Setup_fdre_C_CE)      -0.408    14.688    U_disparity_generator/mem_L_reg[88][3]
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                         -12.273    
  -------------------------------------------------------------------
                         slack                                  2.415    

Slack (MET) :             2.415ns  (required time - arrival time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/mem_L_reg[88][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.185ns  (logic 0.733ns (10.202%)  route 6.452ns (89.798%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.567     5.088    U_disparity_generator/clk
    SLICE_X44Y45         FDPE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDPE (Prop_fdpe_C_Q)         0.456     5.544 r  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=84, routed)          3.861     9.405    U_vga_controller/U_Pixel_Counter/read_en_reg
    SLICE_X31Y95         LUT6 (Prop_lut6_I1_O)        0.124     9.529 r  U_vga_controller/U_Pixel_Counter/mem_R[80][5]_i_2/O
                         net (fo=9, routed)           0.949    10.478    U_vga_controller/U_Pixel_Counter/mem_R[80][5]_i_2_n_0
    SLICE_X32Y98         LUT5 (Prop_lut5_I4_O)        0.153    10.631 r  U_vga_controller/U_Pixel_Counter/mem_R[88][5]_i_1/O
                         net (fo=10, routed)          1.642    12.273    U_disparity_generator/mem_R_reg[88][1]_0[0]
    SLICE_X24Y110        FDRE                                         r  U_disparity_generator/mem_L_reg[88][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.610    14.951    U_disparity_generator/clk
    SLICE_X24Y110        FDRE                                         r  U_disparity_generator/mem_L_reg[88][4]/C
                         clock pessimism              0.180    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X24Y110        FDRE (Setup_fdre_C_CE)      -0.408    14.688    U_disparity_generator/mem_L_reg[88][4]
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                         -12.273    
  -------------------------------------------------------------------
                         slack                                  2.415    

Slack (MET) :             2.461ns  (required time - arrival time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/mem_L_reg[88][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.138ns  (logic 0.733ns (10.269%)  route 6.405ns (89.731%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.567     5.088    U_disparity_generator/clk
    SLICE_X44Y45         FDPE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDPE (Prop_fdpe_C_Q)         0.456     5.544 r  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=84, routed)          3.861     9.405    U_vga_controller/U_Pixel_Counter/read_en_reg
    SLICE_X31Y95         LUT6 (Prop_lut6_I1_O)        0.124     9.529 r  U_vga_controller/U_Pixel_Counter/mem_R[80][5]_i_2/O
                         net (fo=9, routed)           0.949    10.478    U_vga_controller/U_Pixel_Counter/mem_R[80][5]_i_2_n_0
    SLICE_X32Y98         LUT5 (Prop_lut5_I4_O)        0.153    10.631 r  U_vga_controller/U_Pixel_Counter/mem_R[88][5]_i_1/O
                         net (fo=10, routed)          1.596    12.226    U_disparity_generator/mem_R_reg[88][1]_0[0]
    SLICE_X25Y110        FDRE                                         r  U_disparity_generator/mem_L_reg[88][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.610    14.951    U_disparity_generator/clk
    SLICE_X25Y110        FDRE                                         r  U_disparity_generator/mem_L_reg[88][5]/C
                         clock pessimism              0.180    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X25Y110        FDRE (Setup_fdre_C_CE)      -0.408    14.688    U_disparity_generator/mem_L_reg[88][5]
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                         -12.226    
  -------------------------------------------------------------------
                         slack                                  2.461    

Slack (MET) :             2.491ns  (required time - arrival time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/mem_L_reg[120][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.314ns  (logic 0.580ns (7.930%)  route 6.734ns (92.070%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.567     5.088    U_disparity_generator/clk
    SLICE_X44Y45         FDPE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDPE (Prop_fdpe_C_Q)         0.456     5.544 r  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=84, routed)          4.784    10.329    U_vga_controller/U_Pixel_Counter/read_en_reg
    SLICE_X33Y94         LUT6 (Prop_lut6_I5_O)        0.124    10.453 r  U_vga_controller/U_Pixel_Counter/mem_L[120][5]_i_1/O
                         net (fo=10, routed)          1.950    12.403    U_disparity_generator/mem_R_reg[120][1]_0[0]
    SLICE_X53Y100        FDRE                                         r  U_disparity_generator/mem_L_reg[120][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.613    14.954    U_disparity_generator/clk
    SLICE_X53Y100        FDRE                                         r  U_disparity_generator/mem_L_reg[120][1]/C
                         clock pessimism              0.180    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X53Y100        FDRE (Setup_fdre_C_CE)      -0.205    14.894    U_disparity_generator/mem_L_reg[120][1]
  -------------------------------------------------------------------
                         required time                         14.894    
                         arrival time                         -12.403    
  -------------------------------------------------------------------
                         slack                                  2.491    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 U_disparity_generator/FSM_sequential_state_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/read_en_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.647%)  route 0.189ns (50.353%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.564     1.447    U_disparity_generator/clk
    SLICE_X44Y44         FDCE                                         r  U_disparity_generator/FSM_sequential_state_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y44         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  U_disparity_generator/FSM_sequential_state_reg_reg/Q
                         net (fo=4, routed)           0.189     1.777    U_disparity_generator/FSM_sequential_state_reg_reg_0
    SLICE_X44Y45         LUT3 (Prop_lut3_I0_O)        0.045     1.822 r  U_disparity_generator/read_en_reg_i_1/O
                         net (fo=1, routed)           0.000     1.822    U_disparity_generator/read_en_reg_i_1_n_0
    SLICE_X44Y45         FDPE                                         r  U_disparity_generator/read_en_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.834     1.961    U_disparity_generator/clk
    SLICE_X44Y45         FDPE                                         r  U_disparity_generator/read_en_reg_reg/C
                         clock pessimism             -0.498     1.463    
    SLICE_X44Y45         FDPE (Hold_fdpe_C_D)         0.091     1.554    U_disparity_generator/read_en_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 U_disparity_generator/FSM_sequential_state_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/FSM_sequential_state_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.712%)  route 0.196ns (51.288%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.564     1.447    U_disparity_generator/clk
    SLICE_X44Y44         FDCE                                         r  U_disparity_generator/FSM_sequential_state_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y44         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  U_disparity_generator/FSM_sequential_state_reg_reg/Q
                         net (fo=4, routed)           0.196     1.784    U_vga_controller/U_Pixel_Counter/FSM_sequential_state_reg_reg_1
    SLICE_X44Y44         LUT2 (Prop_lut2_I1_O)        0.045     1.829 r  U_vga_controller/U_Pixel_Counter/FSM_sequential_state_reg_i_1/O
                         net (fo=1, routed)           0.000     1.829    U_disparity_generator/FSM_sequential_state_reg_reg_1
    SLICE_X44Y44         FDCE                                         r  U_disparity_generator/FSM_sequential_state_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.834     1.961    U_disparity_generator/clk
    SLICE_X44Y44         FDCE                                         r  U_disparity_generator/FSM_sequential_state_reg_reg/C
                         clock pessimism             -0.514     1.447    
    SLICE_X44Y44         FDCE (Hold_fdce_C_D)         0.091     1.538    U_disparity_generator/FSM_sequential_state_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             1.383ns  (arrival time - required time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/mem_R_reg[133][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.610ns  (logic 0.186ns (11.554%)  route 1.424ns (88.446%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.564     1.447    U_disparity_generator/clk
    SLICE_X44Y45         FDPE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDPE (Prop_fdpe_C_Q)         0.141     1.588 r  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=84, routed)          1.116     2.704    U_vga_controller/U_Pixel_Counter/read_en_reg
    SLICE_X40Y91         LUT6 (Prop_lut6_I5_O)        0.045     2.749 r  U_vga_controller/U_Pixel_Counter/mem_L[133][5]_i_1/O
                         net (fo=10, routed)          0.308     3.057    U_disparity_generator/mem_R_reg[133][1]_0[0]
    SLICE_X40Y90         FDRE                                         r  U_disparity_generator/mem_R_reg[133][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.830     1.957    U_disparity_generator/clk
    SLICE_X40Y90         FDRE                                         r  U_disparity_generator/mem_R_reg[133][1]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X40Y90         FDRE (Hold_fdre_C_CE)       -0.039     1.674    U_disparity_generator/mem_R_reg[133][1]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           3.057    
  -------------------------------------------------------------------
                         slack                                  1.383    

Slack (MET) :             1.383ns  (arrival time - required time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/mem_R_reg[133][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.610ns  (logic 0.186ns (11.554%)  route 1.424ns (88.446%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.564     1.447    U_disparity_generator/clk
    SLICE_X44Y45         FDPE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDPE (Prop_fdpe_C_Q)         0.141     1.588 r  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=84, routed)          1.116     2.704    U_vga_controller/U_Pixel_Counter/read_en_reg
    SLICE_X40Y91         LUT6 (Prop_lut6_I5_O)        0.045     2.749 r  U_vga_controller/U_Pixel_Counter/mem_L[133][5]_i_1/O
                         net (fo=10, routed)          0.308     3.057    U_disparity_generator/mem_R_reg[133][1]_0[0]
    SLICE_X40Y90         FDRE                                         r  U_disparity_generator/mem_R_reg[133][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.830     1.957    U_disparity_generator/clk
    SLICE_X40Y90         FDRE                                         r  U_disparity_generator/mem_R_reg[133][2]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X40Y90         FDRE (Hold_fdre_C_CE)       -0.039     1.674    U_disparity_generator/mem_R_reg[133][2]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           3.057    
  -------------------------------------------------------------------
                         slack                                  1.383    

Slack (MET) :             1.383ns  (arrival time - required time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/mem_R_reg[133][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.610ns  (logic 0.186ns (11.554%)  route 1.424ns (88.446%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.564     1.447    U_disparity_generator/clk
    SLICE_X44Y45         FDPE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDPE (Prop_fdpe_C_Q)         0.141     1.588 r  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=84, routed)          1.116     2.704    U_vga_controller/U_Pixel_Counter/read_en_reg
    SLICE_X40Y91         LUT6 (Prop_lut6_I5_O)        0.045     2.749 r  U_vga_controller/U_Pixel_Counter/mem_L[133][5]_i_1/O
                         net (fo=10, routed)          0.308     3.057    U_disparity_generator/mem_R_reg[133][1]_0[0]
    SLICE_X40Y90         FDRE                                         r  U_disparity_generator/mem_R_reg[133][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.830     1.957    U_disparity_generator/clk
    SLICE_X40Y90         FDRE                                         r  U_disparity_generator/mem_R_reg[133][3]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X40Y90         FDRE (Hold_fdre_C_CE)       -0.039     1.674    U_disparity_generator/mem_R_reg[133][3]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           3.057    
  -------------------------------------------------------------------
                         slack                                  1.383    

Slack (MET) :             1.383ns  (arrival time - required time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/mem_R_reg[133][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.610ns  (logic 0.186ns (11.554%)  route 1.424ns (88.446%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.564     1.447    U_disparity_generator/clk
    SLICE_X44Y45         FDPE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDPE (Prop_fdpe_C_Q)         0.141     1.588 r  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=84, routed)          1.116     2.704    U_vga_controller/U_Pixel_Counter/read_en_reg
    SLICE_X40Y91         LUT6 (Prop_lut6_I5_O)        0.045     2.749 r  U_vga_controller/U_Pixel_Counter/mem_L[133][5]_i_1/O
                         net (fo=10, routed)          0.308     3.057    U_disparity_generator/mem_R_reg[133][1]_0[0]
    SLICE_X40Y90         FDRE                                         r  U_disparity_generator/mem_R_reg[133][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.830     1.957    U_disparity_generator/clk
    SLICE_X40Y90         FDRE                                         r  U_disparity_generator/mem_R_reg[133][5]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X40Y90         FDRE (Hold_fdre_C_CE)       -0.039     1.674    U_disparity_generator/mem_R_reg[133][5]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           3.057    
  -------------------------------------------------------------------
                         slack                                  1.383    

Slack (MET) :             1.391ns  (arrival time - required time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/mem_R_reg[26][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.563ns  (logic 0.234ns (14.975%)  route 1.329ns (85.025%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.564     1.447    U_disparity_generator/clk
    SLICE_X44Y45         FDPE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDPE (Prop_fdpe_C_Q)         0.141     1.588 r  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=84, routed)          0.585     2.173    U_vga_controller/U_Pixel_Counter/read_en_reg
    SLICE_X42Y71         LUT6 (Prop_lut6_I4_O)        0.045     2.218 r  U_vga_controller/U_Pixel_Counter/mem_L[31][5]_i_2/O
                         net (fo=16, routed)          0.412     2.630    U_vga_controller/U_Pixel_Counter/mem_L[31][5]_i_2_n_0
    SLICE_X42Y71         LUT5 (Prop_lut5_I2_O)        0.048     2.678 r  U_vga_controller/U_Pixel_Counter/mem_L[26][5]_i_1/O
                         net (fo=10, routed)          0.332     3.010    U_disparity_generator/mem_L_reg[26][1]_0[0]
    SLICE_X42Y72         FDRE                                         r  U_disparity_generator/mem_R_reg[26][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.817     1.945    U_disparity_generator/clk
    SLICE_X42Y72         FDRE                                         r  U_disparity_generator/mem_R_reg[26][4]/C
                         clock pessimism             -0.244     1.701    
    SLICE_X42Y72         FDRE (Hold_fdre_C_CE)       -0.082     1.619    U_disparity_generator/mem_R_reg[26][4]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           3.010    
  -------------------------------------------------------------------
                         slack                                  1.391    

Slack (MET) :             1.391ns  (arrival time - required time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/mem_R_reg[26][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.563ns  (logic 0.234ns (14.975%)  route 1.329ns (85.025%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.564     1.447    U_disparity_generator/clk
    SLICE_X44Y45         FDPE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDPE (Prop_fdpe_C_Q)         0.141     1.588 r  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=84, routed)          0.585     2.173    U_vga_controller/U_Pixel_Counter/read_en_reg
    SLICE_X42Y71         LUT6 (Prop_lut6_I4_O)        0.045     2.218 r  U_vga_controller/U_Pixel_Counter/mem_L[31][5]_i_2/O
                         net (fo=16, routed)          0.412     2.630    U_vga_controller/U_Pixel_Counter/mem_L[31][5]_i_2_n_0
    SLICE_X42Y71         LUT5 (Prop_lut5_I2_O)        0.048     2.678 r  U_vga_controller/U_Pixel_Counter/mem_L[26][5]_i_1/O
                         net (fo=10, routed)          0.332     3.010    U_disparity_generator/mem_L_reg[26][1]_0[0]
    SLICE_X42Y72         FDRE                                         r  U_disparity_generator/mem_R_reg[26][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.817     1.945    U_disparity_generator/clk
    SLICE_X42Y72         FDRE                                         r  U_disparity_generator/mem_R_reg[26][5]/C
                         clock pessimism             -0.244     1.701    
    SLICE_X42Y72         FDRE (Hold_fdre_C_CE)       -0.082     1.619    U_disparity_generator/mem_R_reg[26][5]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           3.010    
  -------------------------------------------------------------------
                         slack                                  1.391    

Slack (MET) :             1.493ns  (arrival time - required time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/mem_R_reg[133][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.718ns  (logic 0.186ns (10.829%)  route 1.532ns (89.171%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.564     1.447    U_disparity_generator/clk
    SLICE_X44Y45         FDPE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDPE (Prop_fdpe_C_Q)         0.141     1.588 r  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=84, routed)          1.116     2.704    U_vga_controller/U_Pixel_Counter/read_en_reg
    SLICE_X40Y91         LUT6 (Prop_lut6_I5_O)        0.045     2.749 r  U_vga_controller/U_Pixel_Counter/mem_L[133][5]_i_1/O
                         net (fo=10, routed)          0.415     3.165    U_disparity_generator/mem_R_reg[133][1]_0[0]
    SLICE_X37Y88         FDRE                                         r  U_disparity_generator/mem_R_reg[133][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.827     1.955    U_disparity_generator/clk
    SLICE_X37Y88         FDRE                                         r  U_disparity_generator/mem_R_reg[133][4]/C
                         clock pessimism             -0.244     1.711    
    SLICE_X37Y88         FDRE (Hold_fdre_C_CE)       -0.039     1.672    U_disparity_generator/mem_R_reg[133][4]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           3.165    
  -------------------------------------------------------------------
                         slack                                  1.493    

Slack (MET) :             1.494ns  (arrival time - required time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/mem_L_reg[133][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.718ns  (logic 0.186ns (10.824%)  route 1.532ns (89.176%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.564     1.447    U_disparity_generator/clk
    SLICE_X44Y45         FDPE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDPE (Prop_fdpe_C_Q)         0.141     1.588 r  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=84, routed)          1.116     2.704    U_vga_controller/U_Pixel_Counter/read_en_reg
    SLICE_X40Y91         LUT6 (Prop_lut6_I5_O)        0.045     2.749 r  U_vga_controller/U_Pixel_Counter/mem_L[133][5]_i_1/O
                         net (fo=10, routed)          0.416     3.166    U_disparity_generator/mem_R_reg[133][1]_0[0]
    SLICE_X36Y88         FDRE                                         r  U_disparity_generator/mem_L_reg[133][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.827     1.955    U_disparity_generator/clk
    SLICE_X36Y88         FDRE                                         r  U_disparity_generator/mem_L_reg[133][1]/C
                         clock pessimism             -0.244     1.711    
    SLICE_X36Y88         FDRE (Hold_fdre_C_CE)       -0.039     1.672    U_disparity_generator/mem_L_reg[133][1]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           3.166    
  -------------------------------------------------------------------
                         slack                                  1.494    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y44   U_disparity_generator/FSM_sequential_state_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y67   U_disparity_generator/mem_L_reg[0][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y67   U_disparity_generator/mem_L_reg[0][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y67   U_disparity_generator/mem_L_reg[0][3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y68   U_disparity_generator/mem_L_reg[0][4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y68   U_disparity_generator/mem_L_reg[0][5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y112  U_disparity_generator/mem_L_reg[100][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y112  U_disparity_generator/mem_L_reg[100][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y112  U_disparity_generator/mem_L_reg[100][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y111  U_disparity_generator/mem_L_reg[96][4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y111  U_disparity_generator/mem_R_reg[97][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y112  U_disparity_generator/mem_L_reg[100][4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y112  U_disparity_generator/mem_L_reg[101][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y112  U_disparity_generator/mem_L_reg[101][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y112  U_disparity_generator/mem_L_reg[101][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y112  U_disparity_generator/mem_L_reg[101][4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y112  U_disparity_generator/mem_L_reg[101][5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y101  U_disparity_generator/mem_L_reg[103][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y112  U_disparity_generator/mem_L_reg[107][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y67   U_disparity_generator/mem_L_reg[0][1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y67   U_disparity_generator/mem_L_reg[0][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y67   U_disparity_generator/mem_L_reg[0][2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y67   U_disparity_generator/mem_L_reg[0][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y67   U_disparity_generator/mem_L_reg[0][3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y67   U_disparity_generator/mem_L_reg[0][3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y109  U_disparity_generator/mem_L_reg[102][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y109  U_disparity_generator/mem_L_reg[102][4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y109  U_disparity_generator/mem_L_reg[102][5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y113  U_disparity_generator/mem_L_reg[103][1]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.510ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.510ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_R_reg[97][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.344ns  (logic 5.505ns (44.596%)  route 6.839ns (55.404%))
  Logic Levels:           9  (CARRY4=6 LUT2=2 LUT4=1)
  Clock Path Skew:        3.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.600     1.600    U_FrameBufferRight/vga_clk
    RAMB36_X2Y4          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.054 r  U_FrameBufferRight/mem_reg_0_1/DOBDO[0]
                         net (fo=13, routed)          2.093     6.147    U_FrameBufferRight/rData[1]
    SLICE_X32Y44         LUT4 (Prop_lut4_I3_O)        0.124     6.271 r  U_FrameBufferRight/gray0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     6.271    U_rgb2gray_R/mem_R_reg[106][3]_i_18_1[1]
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.821 r  U_rgb2gray_R/gray0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.821    U_rgb2gray_R/gray0__0_carry_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.043 r  U_rgb2gray_R/gray0__0_carry__0/O[0]
                         net (fo=2, routed)           0.768     7.811    U_rgb2gray_R/mem_reg_0_3[1]
    SLICE_X36Y45         LUT2 (Prop_lut2_I0_O)        0.299     8.110 r  U_rgb2gray_R/mem_R[106][3]_i_21/O
                         net (fo=1, routed)           0.000     8.110    U_FrameBufferRight/mem_R[106][3]_i_10_1[1]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.660 r  U_FrameBufferRight/mem_R_reg[106][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.660    U_FrameBufferRight/mem_R_reg[106][3]_i_13_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.882 r  U_FrameBufferRight/mem_R_reg[106][3]_i_12/O[0]
                         net (fo=1, routed)           1.699    10.581    U_rgb2gray_R/mem_R_reg[90][3]_1[4]
    SLICE_X36Y75         LUT2 (Prop_lut2_I1_O)        0.299    10.880 r  U_rgb2gray_R/mem_R[106][3]_i_5/O
                         net (fo=1, routed)           0.000    10.880    U_rgb2gray_R/mem_R[106][3]_i_5_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.430 r  U_rgb2gray_R/mem_R_reg[106][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.430    U_rgb2gray_R/mem_R_reg[106][3]_i_1_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    11.665 r  U_rgb2gray_R/mem_R_reg[106][5]_i_2/O[0]
                         net (fo=160, routed)         2.279    13.944    U_disparity_generator/D[3]
    SLICE_X32Y110        FDRE                                         r  U_disparity_generator/mem_R_reg[97][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.607    14.948    U_disparity_generator/clk
    SLICE_X32Y110        FDRE                                         r  U_disparity_generator/mem_R_reg[97][4]/C
                         clock pessimism              0.000    14.948    
                         clock uncertainty           -0.238    14.710    
    SLICE_X32Y110        FDRE (Setup_fdre_C_D)       -0.256    14.454    U_disparity_generator/mem_R_reg[97][4]
  -------------------------------------------------------------------
                         required time                         14.454    
                         arrival time                         -13.944    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.516ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_R_reg[80][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.348ns  (logic 5.505ns (44.583%)  route 6.843ns (55.417%))
  Logic Levels:           9  (CARRY4=6 LUT2=2 LUT4=1)
  Clock Path Skew:        3.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.600     1.600    U_FrameBufferRight/vga_clk
    RAMB36_X2Y4          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.054 r  U_FrameBufferRight/mem_reg_0_1/DOBDO[0]
                         net (fo=13, routed)          2.093     6.147    U_FrameBufferRight/rData[1]
    SLICE_X32Y44         LUT4 (Prop_lut4_I3_O)        0.124     6.271 r  U_FrameBufferRight/gray0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     6.271    U_rgb2gray_R/mem_R_reg[106][3]_i_18_1[1]
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.821 r  U_rgb2gray_R/gray0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.821    U_rgb2gray_R/gray0__0_carry_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.043 r  U_rgb2gray_R/gray0__0_carry__0/O[0]
                         net (fo=2, routed)           0.768     7.811    U_rgb2gray_R/mem_reg_0_3[1]
    SLICE_X36Y45         LUT2 (Prop_lut2_I0_O)        0.299     8.110 r  U_rgb2gray_R/mem_R[106][3]_i_21/O
                         net (fo=1, routed)           0.000     8.110    U_FrameBufferRight/mem_R[106][3]_i_10_1[1]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.660 r  U_FrameBufferRight/mem_R_reg[106][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.660    U_FrameBufferRight/mem_R_reg[106][3]_i_13_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.882 r  U_FrameBufferRight/mem_R_reg[106][3]_i_12/O[0]
                         net (fo=1, routed)           1.699    10.581    U_rgb2gray_R/mem_R_reg[90][3]_1[4]
    SLICE_X36Y75         LUT2 (Prop_lut2_I1_O)        0.299    10.880 r  U_rgb2gray_R/mem_R[106][3]_i_5/O
                         net (fo=1, routed)           0.000    10.880    U_rgb2gray_R/mem_R[106][3]_i_5_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.430 r  U_rgb2gray_R/mem_R_reg[106][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.430    U_rgb2gray_R/mem_R_reg[106][3]_i_1_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    11.665 r  U_rgb2gray_R/mem_R_reg[106][5]_i_2/O[0]
                         net (fo=160, routed)         2.282    13.948    U_disparity_generator/D[3]
    SLICE_X37Y105        FDRE                                         r  U_disparity_generator/mem_R_reg[80][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.608    14.949    U_disparity_generator/clk
    SLICE_X37Y105        FDRE                                         r  U_disparity_generator/mem_R_reg[80][4]/C
                         clock pessimism              0.000    14.949    
                         clock uncertainty           -0.238    14.711    
    SLICE_X37Y105        FDRE (Setup_fdre_C_D)       -0.247    14.464    U_disparity_generator/mem_R_reg[80][4]
  -------------------------------------------------------------------
                         required time                         14.464    
                         arrival time                         -13.948    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.559ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[123][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.094ns  (logic 5.188ns (42.899%)  route 6.906ns (57.101%))
  Logic Levels:           8  (CARRY4=5 LUT2=2 LUT4=1)
  Clock Path Skew:        3.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.609     1.609    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y7          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.063 r  U_FrameBufferLeft/mem_reg_0_3/DOBDO[0]
                         net (fo=11, routed)          1.890     5.953    U_FrameBufferLeft/rData[3]
    SLICE_X47Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.077 r  U_FrameBufferLeft/gray0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     6.077    U_rgb2gray_L/mem_L_reg[102][3]_i_18_1[1]
    SLICE_X47Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.657 r  U_rgb2gray_L/gray0__0_carry/O[2]
                         net (fo=2, routed)           0.738     7.395    U_rgb2gray_L/gray0__0_carry_n_5
    SLICE_X48Y45         LUT2 (Prop_lut2_I0_O)        0.302     7.697 r  U_rgb2gray_L/mem_L[102][3]_i_23/O
                         net (fo=1, routed)           0.000     7.697    U_rgb2gray_L/mem_L[102][3]_i_23_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.098 r  U_rgb2gray_L/mem_L_reg[102][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.098    U_FrameBufferLeft/mem_L[102][3]_i_10[0]
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.320 r  U_FrameBufferLeft/mem_L_reg[102][3]_i_13/O[0]
                         net (fo=1, routed)           1.455     9.775    U_rgb2gray_L/mem_L_reg[90][3]_1[0]
    SLICE_X41Y66         LUT2 (Prop_lut2_I1_O)        0.299    10.074 r  U_rgb2gray_L/mem_L[102][3]_i_10/O
                         net (fo=1, routed)           0.000    10.074    U_rgb2gray_L/mem_L[102][3]_i_10_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.624 r  U_rgb2gray_L/mem_L_reg[102][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.624    U_rgb2gray_L/mem_L_reg[102][3]_i_2_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.880 r  U_rgb2gray_L/mem_L_reg[102][3]_i_1/O[2]
                         net (fo=160, routed)         2.823    13.702    U_disparity_generator/mem_L_reg[90][5]_0[1]
    SLICE_X55Y96         FDRE                                         r  U_disparity_generator/mem_L_reg[123][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.442    14.783    U_disparity_generator/clk
    SLICE_X55Y96         FDRE                                         r  U_disparity_generator/mem_L_reg[123][2]/C
                         clock pessimism              0.000    14.783    
                         clock uncertainty           -0.238    14.544    
    SLICE_X55Y96         FDRE (Setup_fdre_C_D)       -0.283    14.261    U_disparity_generator/mem_L_reg[123][2]
  -------------------------------------------------------------------
                         required time                         14.261    
                         arrival time                         -13.702    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.572ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_R_reg[98][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.324ns  (logic 5.360ns (43.494%)  route 6.964ns (56.506%))
  Logic Levels:           8  (CARRY4=5 LUT2=2 LUT4=1)
  Clock Path Skew:        3.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.600     1.600    U_FrameBufferRight/vga_clk
    RAMB36_X2Y4          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.054 r  U_FrameBufferRight/mem_reg_0_1/DOBDO[0]
                         net (fo=13, routed)          2.093     6.147    U_FrameBufferRight/rData[1]
    SLICE_X32Y44         LUT4 (Prop_lut4_I3_O)        0.124     6.271 r  U_FrameBufferRight/gray0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     6.271    U_rgb2gray_R/mem_R_reg[106][3]_i_18_1[1]
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.821 r  U_rgb2gray_R/gray0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.821    U_rgb2gray_R/gray0__0_carry_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.043 r  U_rgb2gray_R/gray0__0_carry__0/O[0]
                         net (fo=2, routed)           0.768     7.811    U_rgb2gray_R/mem_reg_0_3[1]
    SLICE_X36Y45         LUT2 (Prop_lut2_I0_O)        0.299     8.110 r  U_rgb2gray_R/mem_R[106][3]_i_21/O
                         net (fo=1, routed)           0.000     8.110    U_FrameBufferRight/mem_R[106][3]_i_10_1[1]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.660 r  U_FrameBufferRight/mem_R_reg[106][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.660    U_FrameBufferRight/mem_R_reg[106][3]_i_13_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.882 r  U_FrameBufferRight/mem_R_reg[106][3]_i_12/O[0]
                         net (fo=1, routed)           1.699    10.581    U_rgb2gray_R/mem_R_reg[90][3]_1[4]
    SLICE_X36Y75         LUT2 (Prop_lut2_I1_O)        0.299    10.880 r  U_rgb2gray_R/mem_R[106][3]_i_5/O
                         net (fo=1, routed)           0.000    10.880    U_rgb2gray_R/mem_R[106][3]_i_5_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.520 r  U_rgb2gray_R/mem_R_reg[106][3]_i_1/O[3]
                         net (fo=160, routed)         2.403    13.923    U_disparity_generator/D[2]
    SLICE_X38Y110        FDRE                                         r  U_disparity_generator/mem_R_reg[98][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.606    14.947    U_disparity_generator/clk
    SLICE_X38Y110        FDRE                                         r  U_disparity_generator/mem_R_reg[98][3]/C
                         clock pessimism              0.000    14.947    
                         clock uncertainty           -0.238    14.709    
    SLICE_X38Y110        FDRE (Setup_fdre_C_D)       -0.213    14.496    U_disparity_generator/mem_R_reg[98][3]
  -------------------------------------------------------------------
                         required time                         14.496    
                         arrival time                         -13.923    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.584ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_R_reg[115][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.289ns  (logic 5.505ns (44.795%)  route 6.784ns (55.205%))
  Logic Levels:           9  (CARRY4=6 LUT2=2 LUT4=1)
  Clock Path Skew:        3.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 14.953 - 10.000 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.600     1.600    U_FrameBufferRight/vga_clk
    RAMB36_X2Y4          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.054 r  U_FrameBufferRight/mem_reg_0_1/DOBDO[0]
                         net (fo=13, routed)          2.093     6.147    U_FrameBufferRight/rData[1]
    SLICE_X32Y44         LUT4 (Prop_lut4_I3_O)        0.124     6.271 r  U_FrameBufferRight/gray0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     6.271    U_rgb2gray_R/mem_R_reg[106][3]_i_18_1[1]
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.821 r  U_rgb2gray_R/gray0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.821    U_rgb2gray_R/gray0__0_carry_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.043 r  U_rgb2gray_R/gray0__0_carry__0/O[0]
                         net (fo=2, routed)           0.768     7.811    U_rgb2gray_R/mem_reg_0_3[1]
    SLICE_X36Y45         LUT2 (Prop_lut2_I0_O)        0.299     8.110 r  U_rgb2gray_R/mem_R[106][3]_i_21/O
                         net (fo=1, routed)           0.000     8.110    U_FrameBufferRight/mem_R[106][3]_i_10_1[1]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.660 r  U_FrameBufferRight/mem_R_reg[106][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.660    U_FrameBufferRight/mem_R_reg[106][3]_i_13_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.882 r  U_FrameBufferRight/mem_R_reg[106][3]_i_12/O[0]
                         net (fo=1, routed)           1.699    10.581    U_rgb2gray_R/mem_R_reg[90][3]_1[4]
    SLICE_X36Y75         LUT2 (Prop_lut2_I1_O)        0.299    10.880 r  U_rgb2gray_R/mem_R[106][3]_i_5/O
                         net (fo=1, routed)           0.000    10.880    U_rgb2gray_R/mem_R[106][3]_i_5_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.430 r  U_rgb2gray_R/mem_R_reg[106][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.430    U_rgb2gray_R/mem_R_reg[106][3]_i_1_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    11.665 r  U_rgb2gray_R/mem_R_reg[106][5]_i_2/O[0]
                         net (fo=160, routed)         2.224    13.889    U_disparity_generator/D[3]
    SLICE_X48Y105        FDRE                                         r  U_disparity_generator/mem_R_reg[115][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.612    14.953    U_disparity_generator/clk
    SLICE_X48Y105        FDRE                                         r  U_disparity_generator/mem_R_reg[115][4]/C
                         clock pessimism              0.000    14.953    
                         clock uncertainty           -0.238    14.715    
    SLICE_X48Y105        FDRE (Setup_fdre_C_D)       -0.242    14.473    U_disparity_generator/mem_R_reg[115][4]
  -------------------------------------------------------------------
                         required time                         14.473    
                         arrival time                         -13.889    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.587ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_R_reg[66][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.242ns  (logic 5.360ns (43.784%)  route 6.882ns (56.216%))
  Logic Levels:           8  (CARRY4=5 LUT2=2 LUT4=1)
  Clock Path Skew:        3.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.600     1.600    U_FrameBufferRight/vga_clk
    RAMB36_X2Y4          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.054 r  U_FrameBufferRight/mem_reg_0_1/DOBDO[0]
                         net (fo=13, routed)          2.093     6.147    U_FrameBufferRight/rData[1]
    SLICE_X32Y44         LUT4 (Prop_lut4_I3_O)        0.124     6.271 r  U_FrameBufferRight/gray0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     6.271    U_rgb2gray_R/mem_R_reg[106][3]_i_18_1[1]
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.821 r  U_rgb2gray_R/gray0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.821    U_rgb2gray_R/gray0__0_carry_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.043 r  U_rgb2gray_R/gray0__0_carry__0/O[0]
                         net (fo=2, routed)           0.768     7.811    U_rgb2gray_R/mem_reg_0_3[1]
    SLICE_X36Y45         LUT2 (Prop_lut2_I0_O)        0.299     8.110 r  U_rgb2gray_R/mem_R[106][3]_i_21/O
                         net (fo=1, routed)           0.000     8.110    U_FrameBufferRight/mem_R[106][3]_i_10_1[1]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.660 r  U_FrameBufferRight/mem_R_reg[106][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.660    U_FrameBufferRight/mem_R_reg[106][3]_i_13_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.882 r  U_FrameBufferRight/mem_R_reg[106][3]_i_12/O[0]
                         net (fo=1, routed)           1.699    10.581    U_rgb2gray_R/mem_R_reg[90][3]_1[4]
    SLICE_X36Y75         LUT2 (Prop_lut2_I1_O)        0.299    10.880 r  U_rgb2gray_R/mem_R[106][3]_i_5/O
                         net (fo=1, routed)           0.000    10.880    U_rgb2gray_R/mem_R[106][3]_i_5_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.520 r  U_rgb2gray_R/mem_R_reg[106][3]_i_1/O[3]
                         net (fo=160, routed)         2.322    13.842    U_disparity_generator/D[2]
    SLICE_X27Y102        FDRE                                         r  U_disparity_generator/mem_R_reg[66][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.613    14.954    U_disparity_generator/clk
    SLICE_X27Y102        FDRE                                         r  U_disparity_generator/mem_R_reg[66][3]/C
                         clock pessimism              0.000    14.954    
                         clock uncertainty           -0.238    14.716    
    SLICE_X27Y102        FDRE (Setup_fdre_C_D)       -0.287    14.429    U_disparity_generator/mem_R_reg[66][3]
  -------------------------------------------------------------------
                         required time                         14.429    
                         arrival time                         -13.842    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.633ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[81][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.227ns  (logic 5.280ns (43.185%)  route 6.947ns (56.815%))
  Logic Levels:           8  (CARRY4=5 LUT2=2 LUT4=1)
  Clock Path Skew:        3.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 14.953 - 10.000 ) 
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.609     1.609    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y7          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.063 r  U_FrameBufferLeft/mem_reg_0_3/DOBDO[0]
                         net (fo=11, routed)          1.890     5.953    U_FrameBufferLeft/rData[3]
    SLICE_X47Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.077 r  U_FrameBufferLeft/gray0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     6.077    U_rgb2gray_L/mem_L_reg[102][3]_i_18_1[1]
    SLICE_X47Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.657 r  U_rgb2gray_L/gray0__0_carry/O[2]
                         net (fo=2, routed)           0.738     7.395    U_rgb2gray_L/gray0__0_carry_n_5
    SLICE_X48Y45         LUT2 (Prop_lut2_I0_O)        0.302     7.697 r  U_rgb2gray_L/mem_L[102][3]_i_23/O
                         net (fo=1, routed)           0.000     7.697    U_rgb2gray_L/mem_L[102][3]_i_23_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.098 r  U_rgb2gray_L/mem_L_reg[102][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.098    U_FrameBufferLeft/mem_L[102][3]_i_10[0]
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.320 r  U_FrameBufferLeft/mem_L_reg[102][3]_i_13/O[0]
                         net (fo=1, routed)           1.455     9.775    U_rgb2gray_L/mem_L_reg[90][3]_1[0]
    SLICE_X41Y66         LUT2 (Prop_lut2_I1_O)        0.299    10.074 r  U_rgb2gray_L/mem_L[102][3]_i_10/O
                         net (fo=1, routed)           0.000    10.074    U_rgb2gray_L/mem_L[102][3]_i_10_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.624 r  U_rgb2gray_L/mem_L_reg[102][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.624    U_rgb2gray_L/mem_L_reg[102][3]_i_2_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    10.972 r  U_rgb2gray_L/mem_L_reg[102][3]_i_1/O[1]
                         net (fo=160, routed)         2.864    13.835    U_disparity_generator/mem_L_reg[90][5]_0[0]
    SLICE_X18Y110        FDRE                                         r  U_disparity_generator/mem_L_reg[81][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.612    14.953    U_disparity_generator/clk
    SLICE_X18Y110        FDRE                                         r  U_disparity_generator/mem_L_reg[81][1]/C
                         clock pessimism              0.000    14.953    
                         clock uncertainty           -0.238    14.715    
    SLICE_X18Y110        FDRE (Setup_fdre_C_D)       -0.246    14.469    U_disparity_generator/mem_L_reg[81][1]
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                         -13.835    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.641ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_R_reg[72][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.207ns  (logic 5.360ns (43.910%)  route 6.847ns (56.090%))
  Logic Levels:           8  (CARRY4=5 LUT2=2 LUT4=1)
  Clock Path Skew:        3.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.600     1.600    U_FrameBufferRight/vga_clk
    RAMB36_X2Y4          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.054 r  U_FrameBufferRight/mem_reg_0_1/DOBDO[0]
                         net (fo=13, routed)          2.093     6.147    U_FrameBufferRight/rData[1]
    SLICE_X32Y44         LUT4 (Prop_lut4_I3_O)        0.124     6.271 r  U_FrameBufferRight/gray0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     6.271    U_rgb2gray_R/mem_R_reg[106][3]_i_18_1[1]
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.821 r  U_rgb2gray_R/gray0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.821    U_rgb2gray_R/gray0__0_carry_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.043 r  U_rgb2gray_R/gray0__0_carry__0/O[0]
                         net (fo=2, routed)           0.768     7.811    U_rgb2gray_R/mem_reg_0_3[1]
    SLICE_X36Y45         LUT2 (Prop_lut2_I0_O)        0.299     8.110 r  U_rgb2gray_R/mem_R[106][3]_i_21/O
                         net (fo=1, routed)           0.000     8.110    U_FrameBufferRight/mem_R[106][3]_i_10_1[1]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.660 r  U_FrameBufferRight/mem_R_reg[106][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.660    U_FrameBufferRight/mem_R_reg[106][3]_i_13_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.882 r  U_FrameBufferRight/mem_R_reg[106][3]_i_12/O[0]
                         net (fo=1, routed)           1.699    10.581    U_rgb2gray_R/mem_R_reg[90][3]_1[4]
    SLICE_X36Y75         LUT2 (Prop_lut2_I1_O)        0.299    10.880 r  U_rgb2gray_R/mem_R[106][3]_i_5/O
                         net (fo=1, routed)           0.000    10.880    U_rgb2gray_R/mem_R[106][3]_i_5_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.520 r  U_rgb2gray_R/mem_R_reg[106][3]_i_1/O[3]
                         net (fo=160, routed)         2.286    13.807    U_disparity_generator/D[2]
    SLICE_X35Y103        FDRE                                         r  U_disparity_generator/mem_R_reg[72][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.608    14.949    U_disparity_generator/clk
    SLICE_X35Y103        FDRE                                         r  U_disparity_generator/mem_R_reg[72][3]/C
                         clock pessimism              0.000    14.949    
                         clock uncertainty           -0.238    14.711    
    SLICE_X35Y103        FDRE (Setup_fdre_C_D)       -0.263    14.448    U_disparity_generator/mem_R_reg[72][3]
  -------------------------------------------------------------------
                         required time                         14.448    
                         arrival time                         -13.807    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.649ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_R_reg[75][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.223ns  (logic 5.360ns (43.853%)  route 6.863ns (56.147%))
  Logic Levels:           8  (CARRY4=5 LUT2=2 LUT4=1)
  Clock Path Skew:        3.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.600     1.600    U_FrameBufferRight/vga_clk
    RAMB36_X2Y4          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.054 r  U_FrameBufferRight/mem_reg_0_1/DOBDO[0]
                         net (fo=13, routed)          2.093     6.147    U_FrameBufferRight/rData[1]
    SLICE_X32Y44         LUT4 (Prop_lut4_I3_O)        0.124     6.271 r  U_FrameBufferRight/gray0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     6.271    U_rgb2gray_R/mem_R_reg[106][3]_i_18_1[1]
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.821 r  U_rgb2gray_R/gray0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.821    U_rgb2gray_R/gray0__0_carry_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.043 r  U_rgb2gray_R/gray0__0_carry__0/O[0]
                         net (fo=2, routed)           0.768     7.811    U_rgb2gray_R/mem_reg_0_3[1]
    SLICE_X36Y45         LUT2 (Prop_lut2_I0_O)        0.299     8.110 r  U_rgb2gray_R/mem_R[106][3]_i_21/O
                         net (fo=1, routed)           0.000     8.110    U_FrameBufferRight/mem_R[106][3]_i_10_1[1]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.660 r  U_FrameBufferRight/mem_R_reg[106][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.660    U_FrameBufferRight/mem_R_reg[106][3]_i_13_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.882 r  U_FrameBufferRight/mem_R_reg[106][3]_i_12/O[0]
                         net (fo=1, routed)           1.699    10.581    U_rgb2gray_R/mem_R_reg[90][3]_1[4]
    SLICE_X36Y75         LUT2 (Prop_lut2_I1_O)        0.299    10.880 r  U_rgb2gray_R/mem_R[106][3]_i_5/O
                         net (fo=1, routed)           0.000    10.880    U_rgb2gray_R/mem_R[106][3]_i_5_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.520 r  U_rgb2gray_R/mem_R_reg[106][3]_i_1/O[3]
                         net (fo=160, routed)         2.302    13.823    U_disparity_generator/D[2]
    SLICE_X32Y106        FDRE                                         r  U_disparity_generator/mem_R_reg[75][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.609    14.950    U_disparity_generator/clk
    SLICE_X32Y106        FDRE                                         r  U_disparity_generator/mem_R_reg[75][3]/C
                         clock pessimism              0.000    14.950    
                         clock uncertainty           -0.238    14.712    
    SLICE_X32Y106        FDRE (Setup_fdre_C_D)       -0.240    14.472    U_disparity_generator/mem_R_reg[75][3]
  -------------------------------------------------------------------
                         required time                         14.472    
                         arrival time                         -13.823    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.650ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[75][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.173ns  (logic 5.188ns (42.619%)  route 6.985ns (57.381%))
  Logic Levels:           8  (CARRY4=5 LUT2=2 LUT4=1)
  Clock Path Skew:        3.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.609     1.609    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y7          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.063 r  U_FrameBufferLeft/mem_reg_0_3/DOBDO[0]
                         net (fo=11, routed)          1.890     5.953    U_FrameBufferLeft/rData[3]
    SLICE_X47Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.077 r  U_FrameBufferLeft/gray0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     6.077    U_rgb2gray_L/mem_L_reg[102][3]_i_18_1[1]
    SLICE_X47Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.657 r  U_rgb2gray_L/gray0__0_carry/O[2]
                         net (fo=2, routed)           0.738     7.395    U_rgb2gray_L/gray0__0_carry_n_5
    SLICE_X48Y45         LUT2 (Prop_lut2_I0_O)        0.302     7.697 r  U_rgb2gray_L/mem_L[102][3]_i_23/O
                         net (fo=1, routed)           0.000     7.697    U_rgb2gray_L/mem_L[102][3]_i_23_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.098 r  U_rgb2gray_L/mem_L_reg[102][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.098    U_FrameBufferLeft/mem_L[102][3]_i_10[0]
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.320 r  U_FrameBufferLeft/mem_L_reg[102][3]_i_13/O[0]
                         net (fo=1, routed)           1.455     9.775    U_rgb2gray_L/mem_L_reg[90][3]_1[0]
    SLICE_X41Y66         LUT2 (Prop_lut2_I1_O)        0.299    10.074 r  U_rgb2gray_L/mem_L[102][3]_i_10/O
                         net (fo=1, routed)           0.000    10.074    U_rgb2gray_L/mem_L[102][3]_i_10_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.624 r  U_rgb2gray_L/mem_L_reg[102][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.624    U_rgb2gray_L/mem_L_reg[102][3]_i_2_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.880 r  U_rgb2gray_L/mem_L_reg[102][3]_i_1/O[2]
                         net (fo=160, routed)         2.902    13.782    U_disparity_generator/mem_L_reg[90][5]_0[1]
    SLICE_X27Y109        FDRE                                         r  U_disparity_generator/mem_L_reg[75][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.610    14.951    U_disparity_generator/clk
    SLICE_X27Y109        FDRE                                         r  U_disparity_generator/mem_L_reg[75][2]/C
                         clock pessimism              0.000    14.951    
                         clock uncertainty           -0.238    14.713    
    SLICE_X27Y109        FDRE (Setup_fdre_C_D)       -0.281    14.432    U_disparity_generator/mem_L_reg[75][2]
  -------------------------------------------------------------------
                         required time                         14.432    
                         arrival time                         -13.782    
  -------------------------------------------------------------------
                         slack                                  0.650    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 U_FrameBufferLeft/mem_reg_0_9/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.163ns  (logic 2.060ns (49.481%)  route 2.103ns (50.519%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        3.581ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.066ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.485     1.485    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y11         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_9/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353     2.838 r  U_FrameBufferLeft/mem_reg_0_9/DOBDO[0]
                         net (fo=11, routed)          1.469     4.307    U_FrameBufferLeft/rData[9]
    SLICE_X44Y71         LUT3 (Prop_lut3_I0_O)        0.100     4.407 r  U_FrameBufferLeft/i___21_carry__1_i_4/O
                         net (fo=1, routed)           0.000     4.407    U_rgb2gray_L/mem_L_reg[90][5]_0[1]
    SLICE_X44Y71         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.174     4.581 r  U_rgb2gray_L/gray1_inferred__0/i___21_carry__1/O[1]
                         net (fo=2, routed)           0.634     5.215    U_rgb2gray_L/gray1_inferred__0/i___21_carry__1_n_6
    SLICE_X41Y67         LUT2 (Prop_lut2_I0_O)        0.244     5.459 r  U_rgb2gray_L/mem_L[102][3]_i_3/O
                         net (fo=1, routed)           0.000     5.459    U_rgb2gray_L/mem_L[102][3]_i_3_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.189     5.648 r  U_rgb2gray_L/mem_L_reg[102][3]_i_1/O[3]
                         net (fo=160, routed)         0.000     5.648    U_disparity_generator/mem_L_reg[90][5]_0[2]
    SLICE_X41Y67         FDRE                                         r  U_disparity_generator/mem_L_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.545     5.066    U_disparity_generator/clk
    SLICE_X41Y67         FDRE                                         r  U_disparity_generator/mem_L_reg[0][3]/C
                         clock pessimism              0.000     5.066    
                         clock uncertainty            0.238     5.304    
    SLICE_X41Y67         FDRE (Hold_fdre_C_D)         0.287     5.591    U_disparity_generator/mem_L_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -5.591    
                         arrival time                           5.648    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 U_FrameBufferLeft/mem_reg_0_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.205ns  (logic 2.113ns (50.252%)  route 2.092ns (49.748%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        3.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.066ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.476     1.476    U_FrameBufferLeft/vga_clk
    RAMB36_X1Y13         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353     2.829 r  U_FrameBufferLeft/mem_reg_0_6/DOBDO[0]
                         net (fo=8, routed)           1.400     4.229    U_FrameBufferLeft/rData[6]
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.100     4.329 r  U_FrameBufferLeft/i___21_carry__0_i_5/O
                         net (fo=1, routed)           0.000     4.329    U_rgb2gray_L/mem_L_reg[90][3]_0[2]
    SLICE_X44Y70         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.189     4.518 r  U_rgb2gray_L/gray1_inferred__0/i___21_carry__0/O[2]
                         net (fo=2, routed)           0.692     5.210    U_rgb2gray_L/gray1_inferred__0/i___21_carry__0_n_5
    SLICE_X41Y67         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.471     5.681 r  U_rgb2gray_L/mem_L_reg[102][3]_i_1/O[1]
                         net (fo=160, routed)         0.000     5.681    U_disparity_generator/mem_L_reg[90][5]_0[0]
    SLICE_X41Y67         FDRE                                         r  U_disparity_generator/mem_L_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.545     5.066    U_disparity_generator/clk
    SLICE_X41Y67         FDRE                                         r  U_disparity_generator/mem_L_reg[0][1]/C
                         clock pessimism              0.000     5.066    
                         clock uncertainty            0.238     5.304    
    SLICE_X41Y67         FDRE (Hold_fdre_C_D)         0.287     5.591    U_disparity_generator/mem_L_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -5.591    
                         arrival time                           5.681    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 U_FrameBufferLeft/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.211ns  (logic 2.156ns (51.202%)  route 2.055ns (48.798%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        3.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.066ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.495     1.495    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y8          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353     2.848 r  U_FrameBufferLeft/mem_reg_0_1/DOBDO[0]
                         net (fo=13, routed)          2.055     4.903    U_rgb2gray_L/buffer1[1]
    SLICE_X41Y65         LUT4 (Prop_lut4_I2_O)        0.100     5.003 r  U_rgb2gray_L/mem_L[102][3]_i_16/O
                         net (fo=1, routed)           0.000     5.003    U_rgb2gray_L/mem_L[102][3]_i_16_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.419     5.422 r  U_rgb2gray_L/mem_L_reg[102][3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.422    U_rgb2gray_L/mem_L_reg[102][3]_i_7_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.514 r  U_rgb2gray_L/mem_L_reg[102][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.514    U_rgb2gray_L/mem_L_reg[102][3]_i_2_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.192     5.706 r  U_rgb2gray_L/mem_L_reg[102][3]_i_1/O[2]
                         net (fo=160, routed)         0.000     5.706    U_disparity_generator/mem_L_reg[90][5]_0[1]
    SLICE_X41Y67         FDRE                                         r  U_disparity_generator/mem_L_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.545     5.066    U_disparity_generator/clk
    SLICE_X41Y67         FDRE                                         r  U_disparity_generator/mem_L_reg[0][2]/C
                         clock pessimism              0.000     5.066    
                         clock uncertainty            0.238     5.304    
    SLICE_X41Y67         FDRE (Hold_fdre_C_D)         0.287     5.591    U_disparity_generator/mem_L_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -5.591    
                         arrival time                           5.706    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 U_FrameBufferLeft/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 2.206ns (51.774%)  route 2.055ns (48.226%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        3.569ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.064ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.495     1.495    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y8          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353     2.848 r  U_FrameBufferLeft/mem_reg_0_1/DOBDO[0]
                         net (fo=13, routed)          2.055     4.903    U_rgb2gray_L/buffer1[1]
    SLICE_X41Y65         LUT4 (Prop_lut4_I2_O)        0.100     5.003 r  U_rgb2gray_L/mem_L[102][3]_i_16/O
                         net (fo=1, routed)           0.000     5.003    U_rgb2gray_L/mem_L[102][3]_i_16_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.419     5.422 r  U_rgb2gray_L/mem_L_reg[102][3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.422    U_rgb2gray_L/mem_L_reg[102][3]_i_7_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.514 r  U_rgb2gray_L/mem_L_reg[102][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.514    U_rgb2gray_L/mem_L_reg[102][3]_i_2_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.606 r  U_rgb2gray_L/mem_L_reg[102][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.606    U_rgb2gray_L/mem_L_reg[102][3]_i_1_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.150     5.756 r  U_rgb2gray_L/mem_L_reg[102][5]_i_2/O[0]
                         net (fo=160, routed)         0.000     5.756    U_disparity_generator/mem_L_reg[90][5]_0[3]
    SLICE_X41Y68         FDRE                                         r  U_disparity_generator/mem_L_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.543     5.064    U_disparity_generator/clk
    SLICE_X41Y68         FDRE                                         r  U_disparity_generator/mem_L_reg[0][4]/C
                         clock pessimism              0.000     5.064    
                         clock uncertainty            0.238     5.302    
    SLICE_X41Y68         FDRE (Hold_fdre_C_D)         0.287     5.589    U_disparity_generator/mem_L_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -5.589    
                         arrival time                           5.756    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 U_FrameBufferLeft/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.236ns  (logic 2.181ns (51.490%)  route 2.055ns (48.510%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        3.569ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.064ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.495     1.495    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y8          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353     2.848 r  U_FrameBufferLeft/mem_reg_0_1/DOBDO[0]
                         net (fo=13, routed)          2.055     4.903    U_rgb2gray_L/buffer1[1]
    SLICE_X41Y65         LUT4 (Prop_lut4_I2_O)        0.100     5.003 r  U_rgb2gray_L/mem_L[102][3]_i_16/O
                         net (fo=1, routed)           0.000     5.003    U_rgb2gray_L/mem_L[102][3]_i_16_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.419     5.422 r  U_rgb2gray_L/mem_L_reg[102][3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.422    U_rgb2gray_L/mem_L_reg[102][3]_i_7_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.514 r  U_rgb2gray_L/mem_L_reg[102][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.514    U_rgb2gray_L/mem_L_reg[102][3]_i_2_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.606 r  U_rgb2gray_L/mem_L_reg[102][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.606    U_rgb2gray_L/mem_L_reg[102][3]_i_1_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.125     5.731 r  U_rgb2gray_L/mem_L_reg[102][5]_i_2/CO[1]
                         net (fo=160, routed)         0.000     5.731    U_disparity_generator/mem_L_reg[90][5]_0[4]
    SLICE_X41Y68         FDRE                                         r  U_disparity_generator/mem_L_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.543     5.064    U_disparity_generator/clk
    SLICE_X41Y68         FDRE                                         r  U_disparity_generator/mem_L_reg[0][5]/C
                         clock pessimism              0.000     5.064    
                         clock uncertainty            0.238     5.302    
    SLICE_X41Y68         FDRE (Hold_fdre_C_D)         0.259     5.561    U_disparity_generator/mem_L_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -5.561    
                         arrival time                           5.731    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 U_FrameBufferRight/mem_reg_0_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_R_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.021ns  (logic 0.969ns (47.952%)  route 1.052ns (52.047%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        1.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.604     0.604    U_FrameBufferRight/vga_clk
    RAMB36_X0Y12         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     1.189 r  U_FrameBufferRight/mem_reg_0_8/DOBDO[0]
                         net (fo=10, routed)          0.807     1.997    U_FrameBufferRight/rData[8]
    SLICE_X37Y75         LUT5 (Prop_lut5_I4_O)        0.045     2.042 r  U_FrameBufferRight/i___21_carry__0_i_6__0/O
                         net (fo=1, routed)           0.000     2.042    U_rgb2gray_R/mem_R_reg[90][3]_0[1]
    SLICE_X37Y75         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.152     2.194 r  U_rgb2gray_R/gray1_inferred__0/i___21_carry__0/O[2]
                         net (fo=2, routed)           0.244     2.438    U_rgb2gray_R/gray1_inferred__0/i___21_carry__0_n_5
    SLICE_X36Y75         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.187     2.625 r  U_rgb2gray_R/mem_R_reg[106][3]_i_1/O[1]
                         net (fo=160, routed)         0.000     2.625    U_disparity_generator/D[0]
    SLICE_X36Y75         FDRE                                         r  U_disparity_generator/mem_R_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.813     1.941    U_disparity_generator/clk
    SLICE_X36Y75         FDRE                                         r  U_disparity_generator/mem_R_reg[0][1]/C
                         clock pessimism              0.000     1.941    
                         clock uncertainty            0.238     2.180    
    SLICE_X36Y75         FDRE (Hold_fdre_C_D)         0.102     2.282    U_disparity_generator/mem_R_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -2.282    
                         arrival time                           2.625    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 U_FrameBufferRight/mem_reg_0_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_R_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.022ns  (logic 0.935ns (46.233%)  route 1.087ns (53.767%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        1.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.604     0.604    U_FrameBufferRight/vga_clk
    RAMB36_X0Y12         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     1.189 r  U_FrameBufferRight/mem_reg_0_8/DOBDO[0]
                         net (fo=10, routed)          0.807     1.997    U_FrameBufferRight/rData[8]
    SLICE_X37Y75         LUT5 (Prop_lut5_I4_O)        0.045     2.042 r  U_FrameBufferRight/i___21_carry__0_i_6__0/O
                         net (fo=1, routed)           0.000     2.042    U_rgb2gray_R/mem_R_reg[90][3]_0[1]
    SLICE_X37Y75         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.107 r  U_rgb2gray_R/gray1_inferred__0/i___21_carry__0/O[1]
                         net (fo=2, routed)           0.271     2.378    U_rgb2gray_R/gray1_inferred__0/i___21_carry__0_n_6
    SLICE_X36Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.175     2.553 r  U_rgb2gray_R/mem_R_reg[106][3]_i_2/CO[3]
                         net (fo=1, routed)           0.009     2.562    U_rgb2gray_R/mem_R_reg[106][3]_i_2_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.627 r  U_rgb2gray_R/mem_R_reg[106][3]_i_1/O[2]
                         net (fo=160, routed)         0.000     2.627    U_disparity_generator/D[1]
    SLICE_X36Y75         FDRE                                         r  U_disparity_generator/mem_R_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.813     1.941    U_disparity_generator/clk
    SLICE_X36Y75         FDRE                                         r  U_disparity_generator/mem_R_reg[0][2]/C
                         clock pessimism              0.000     1.941    
                         clock uncertainty            0.238     2.180    
    SLICE_X36Y75         FDRE (Hold_fdre_C_D)         0.102     2.282    U_disparity_generator/mem_R_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -2.282    
                         arrival time                           2.627    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/read_en_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.508ns  (logic 0.857ns (19.011%)  route 3.651ns (80.989%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        3.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.088ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.450     1.450    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X51Y40         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y40         FDCE (Prop_fdce_C_Q)         0.367     1.817 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/Q
                         net (fo=25, routed)          0.883     2.701    U_vga_controller/U_Pixel_Counter/Q[1]
    SLICE_X50Y41         LUT4 (Prop_lut4_I2_O)        0.123     2.824 r  U_vga_controller/U_Pixel_Counter/mem_R[106][5]_i_5/O
                         net (fo=150, routed)         1.916     4.740    U_vga_controller/U_Pixel_Counter/mem_R[106][5]_i_5_n_0
    SLICE_X44Y44         LUT6 (Prop_lut6_I2_O)        0.267     5.007 r  U_vga_controller/U_Pixel_Counter/read_en_reg_i_2/O
                         net (fo=2, routed)           0.852     5.858    U_disparity_generator/read_en_reg_reg_0
    SLICE_X44Y45         LUT3 (Prop_lut3_I1_O)        0.100     5.958 r  U_disparity_generator/read_en_reg_i_1/O
                         net (fo=1, routed)           0.000     5.958    U_disparity_generator/read_en_reg_i_1_n_0
    SLICE_X44Y45         FDPE                                         r  U_disparity_generator/read_en_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        1.567     5.088    U_disparity_generator/clk
    SLICE_X44Y45         FDPE                                         r  U_disparity_generator/read_en_reg_reg/C
                         clock pessimism              0.000     5.088    
                         clock uncertainty            0.238     5.327    
    SLICE_X44Y45         FDPE (Hold_fdpe_C_D)         0.269     5.596    U_disparity_generator/read_en_reg_reg
  -------------------------------------------------------------------
                         required time                         -5.596    
                         arrival time                           5.958    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 U_FrameBufferRight/mem_reg_0_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_R_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.960ns (46.889%)  route 1.087ns (53.111%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        1.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.604     0.604    U_FrameBufferRight/vga_clk
    RAMB36_X0Y12         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     1.189 r  U_FrameBufferRight/mem_reg_0_8/DOBDO[0]
                         net (fo=10, routed)          0.807     1.997    U_FrameBufferRight/rData[8]
    SLICE_X37Y75         LUT5 (Prop_lut5_I4_O)        0.045     2.042 r  U_FrameBufferRight/i___21_carry__0_i_6__0/O
                         net (fo=1, routed)           0.000     2.042    U_rgb2gray_R/mem_R_reg[90][3]_0[1]
    SLICE_X37Y75         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.107 r  U_rgb2gray_R/gray1_inferred__0/i___21_carry__0/O[1]
                         net (fo=2, routed)           0.271     2.378    U_rgb2gray_R/gray1_inferred__0/i___21_carry__0_n_6
    SLICE_X36Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.175     2.553 r  U_rgb2gray_R/mem_R_reg[106][3]_i_2/CO[3]
                         net (fo=1, routed)           0.009     2.562    U_rgb2gray_R/mem_R_reg[106][3]_i_2_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.652 r  U_rgb2gray_R/mem_R_reg[106][3]_i_1/O[3]
                         net (fo=160, routed)         0.000     2.652    U_disparity_generator/D[2]
    SLICE_X36Y75         FDRE                                         r  U_disparity_generator/mem_R_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.813     1.941    U_disparity_generator/clk
    SLICE_X36Y75         FDRE                                         r  U_disparity_generator/mem_R_reg[0][3]/C
                         clock pessimism              0.000     1.941    
                         clock uncertainty            0.238     2.180    
    SLICE_X36Y75         FDRE (Hold_fdre_C_D)         0.102     2.282    U_disparity_generator/mem_R_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -2.282    
                         arrival time                           2.652    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 U_FrameBufferRight/mem_reg_0_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_R_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.050ns  (logic 0.963ns (46.967%)  route 1.087ns (53.033%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        1.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.604     0.604    U_FrameBufferRight/vga_clk
    RAMB36_X0Y12         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     1.189 r  U_FrameBufferRight/mem_reg_0_8/DOBDO[0]
                         net (fo=10, routed)          0.807     1.997    U_FrameBufferRight/rData[8]
    SLICE_X37Y75         LUT5 (Prop_lut5_I4_O)        0.045     2.042 r  U_FrameBufferRight/i___21_carry__0_i_6__0/O
                         net (fo=1, routed)           0.000     2.042    U_rgb2gray_R/mem_R_reg[90][3]_0[1]
    SLICE_X37Y75         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.107 r  U_rgb2gray_R/gray1_inferred__0/i___21_carry__0/O[1]
                         net (fo=2, routed)           0.271     2.378    U_rgb2gray_R/gray1_inferred__0/i___21_carry__0_n_6
    SLICE_X36Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.175     2.553 r  U_rgb2gray_R/mem_R_reg[106][3]_i_2/CO[3]
                         net (fo=1, routed)           0.009     2.562    U_rgb2gray_R/mem_R_reg[106][3]_i_2_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.601 r  U_rgb2gray_R/mem_R_reg[106][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.601    U_rgb2gray_R/mem_R_reg[106][3]_i_1_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.655 r  U_rgb2gray_R/mem_R_reg[106][5]_i_2/O[0]
                         net (fo=160, routed)         0.000     2.655    U_disparity_generator/D[3]
    SLICE_X36Y76         FDRE                                         r  U_disparity_generator/mem_R_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1603, routed)        0.814     1.942    U_disparity_generator/clk
    SLICE_X36Y76         FDRE                                         r  U_disparity_generator/mem_R_reg[0][4]/C
                         clock pessimism              0.000     1.942    
                         clock uncertainty            0.238     2.181    
    SLICE_X36Y76         FDRE (Hold_fdre_C_D)         0.102     2.283    U_disparity_generator/mem_R_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -2.283    
                         arrival time                           2.655    
  -------------------------------------------------------------------
                         slack                                  0.372    





