############################################################
## This file is generated automatically by Vitis HLS.
## Please DO NOT edit it.
## Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_top -name DFF_REG "DFF_REG"
set_directive_interface -mode ap_none "DFF_REG" d
set_directive_interface -mode ap_none "DFF_REG" q
