{
  "name": "core::core_arch::aarch64::neon::generated::vtbx3_p8",
  "span": "$library/core/src/../../stdarch/crates/core_arch/src/aarch64/neon/generated.rs:27391:1: 27391:73",
  "mir": "fn core::core_arch::aarch64::neon::generated::vtbx3_p8(_1: core_arch::arm_shared::neon::poly8x8_t, _2: core_arch::arm_shared::neon::poly8x8x3_t, _3: core_arch::arm_shared::neon::uint8x8_t) -> core_arch::arm_shared::neon::poly8x8_t {\n    let mut _0: core_arch::arm_shared::neon::poly8x8_t;\n    let  _4: core_arch::arm_shared::neon::poly8x16x2_t;\n    let mut _5: core_arch::arm_shared::neon::poly8x16_t;\n    let mut _6: core_arch::arm_shared::neon::poly8x8_t;\n    let mut _7: core_arch::arm_shared::neon::poly8x8_t;\n    let mut _8: core_arch::arm_shared::neon::poly8x16_t;\n    let mut _9: core_arch::arm_shared::neon::poly8x8_t;\n    let mut _10: core_arch::arm_shared::neon::poly8x8_t;\n    let mut _11: core_arch::arm_shared::neon::int8x8_t;\n    let mut _12: core_arch::arm_shared::neon::poly8x8_t;\n    let mut _13: core_arch::arm_shared::neon::poly8x8_t;\n    let mut _14: core_arch::simd::u8x8;\n    let mut _15: core_arch::arm_shared::neon::poly8x8_t;\n    let mut _16: core_arch::arm_shared::neon::int8x8_t;\n    let mut _17: core_arch::arm_shared::neon::int8x8_t;\n    let mut _18: core_arch::arm_shared::neon::int8x16_t;\n    let mut _19: core_arch::arm_shared::neon::poly8x16_t;\n    let mut _20: core_arch::arm_shared::neon::int8x16_t;\n    let mut _21: core_arch::arm_shared::neon::poly8x16_t;\n    debug a => _1;\n    debug b => _2;\n    debug c => _3;\n    debug x => _4;\n    bb0: {\n        StorageLive(_4);\n        StorageLive(_5);\n        StorageLive(_6);\n        _6 = (_2.0: core_arch::arm_shared::neon::poly8x8_t);\n        StorageLive(_7);\n        _7 = (_2.1: core_arch::arm_shared::neon::poly8x8_t);\n        _5 = core_arch::arm_shared::neon::generated::vcombine_p8(move _6, move _7) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageDead(_7);\n        StorageDead(_6);\n        StorageLive(_8);\n        StorageLive(_9);\n        _9 = (_2.2: core_arch::arm_shared::neon::poly8x8_t);\n        StorageLive(_10);\n        _10 = mem::zeroed::<core_arch::arm_shared::neon::poly8x8_t>() -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        _8 = core_arch::arm_shared::neon::generated::vcombine_p8(move _9, move _10) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_10);\n        StorageDead(_9);\n        _4 = poly8x16x2_t(move _5, move _8);\n        StorageDead(_8);\n        StorageDead(_5);\n        StorageLive(_11);\n        StorageLive(_12);\n        _12 = _3 as core_arch::arm_shared::neon::poly8x8_t;\n        StorageLive(_13);\n        StorageLive(_14);\n        _14 = core_arch::simd::u8x8::splat(24_u8) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        _13 = move _14 as core_arch::arm_shared::neon::poly8x8_t;\n        StorageDead(_14);\n        _11 = intrinsics::simd::simd_lt::<core_arch::arm_shared::neon::poly8x8_t, core_arch::arm_shared::neon::int8x8_t>(move _12, move _13) -> [return: bb5, unwind unreachable];\n    }\n    bb5: {\n        StorageDead(_13);\n        StorageDead(_12);\n        StorageLive(_15);\n        StorageLive(_16);\n        StorageLive(_17);\n        _17 = _1 as core_arch::arm_shared::neon::int8x8_t;\n        StorageLive(_18);\n        StorageLive(_19);\n        _19 = (_4.0: core_arch::arm_shared::neon::poly8x16_t);\n        _18 = move _19 as core_arch::arm_shared::neon::int8x16_t;\n        StorageDead(_19);\n        StorageLive(_20);\n        StorageLive(_21);\n        _21 = (_4.1: core_arch::arm_shared::neon::poly8x16_t);\n        _20 = move _21 as core_arch::arm_shared::neon::int8x16_t;\n        StorageDead(_21);\n        _16 = core_arch::aarch64::neon::generated::vqtbx2(move _17, move _18, move _20, _3) -> [return: bb6, unwind unreachable];\n    }\n    bb6: {\n        StorageDead(_20);\n        StorageDead(_18);\n        StorageDead(_17);\n        _15 = move _16 as core_arch::arm_shared::neon::poly8x8_t;\n        StorageDead(_16);\n        _0 = intrinsics::simd::simd_select::<core_arch::arm_shared::neon::int8x8_t, core_arch::arm_shared::neon::poly8x8_t>(move _11, move _15, _1) -> [return: bb7, unwind unreachable];\n    }\n    bb7: {\n        StorageDead(_15);\n        StorageDead(_11);\n        StorageDead(_4);\n        return;\n    }\n}\n"
}