module bitwise_ops(
  input logic [3:0] a, b;
  output logic [3:0] y1, y2, y3, y4, y5, y6, y7);
  
  always_comb begin
    y1 = ~a;
    y2 = a & b;
    y3 = a | b;
    y4 = a ^ b;
    y5 = a ~& b;
    y6 = a ~| b;
    y7 = a ~^ b;
  end
  
endmodule