(pcb "/home/arthur/Desktop/ufesMint/ufes2017-2Mint/exp/trab exp/kicad/tone-selector/tone-selector.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "4.0.2+dfsg1-stable")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  226060 -94615  158750 -94615  158750 -155575  227965 -155575
            227965 -94615  226060 -94615  226060 -94615)
    )
    (via "Via[0-1]_600:400_um")
    (rule
      (width 500)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Connector_PinSocket_2.54mm:PinSocket_1x02_P2.54mm_Vertical
      (place BT1 165735 -120015 front 180 (PN Battery))
    )
    (component Capacitor_THT:CP_Radial_D4.0mm_P1.50mm
      (place C1 219710 -99060 front 180 (PN 1u))
    )
    (component Capacitor_THT:C_Disc_D7.0mm_W2.5mm_P5.00mm
      (place C2 173990 -117475 front 0 (PN 1n))
    )
    (component Capacitor_THT:CP_Radial_D5.0mm_P2.00mm
      (place C3 199390 -149225 front 180 (PN 10u))
    )
    (component Resistors_ThroughHole:Resistor_Horizontal_RM7mm
      (place R1 181610 -111760 front 90 (PN 100k))
      (place R2 193040 -111760 front 180 (PN 12k))
      (place R3 219710 -104775 front 270 (PN 100k))
      (place R4 203835 -107315 front 90 (PN 12k))
      (place R5 193675 -133350 front 180 (PN 220k))
      (place R6 193675 -123190 front 180 (PN 290k))
      (place R7 193675 -117475 front 180 (PN 180k))
      (place R8 193675 -127635 front 180 (PN 120k))
      (place R9 193675 -138430 front 180 (PN 150k))
    )
    (component Potentiometers:Potentiometer_WirePads
      (place RV1 174625 -123190 front 0 (PN POT))
    )
    (component Pin_Headers:Pin_Header_Straight_1x02
      (place SPK1 166370 -128270 front 0 (PN speaker))
    )
    (component switch:switch5pos
      (place SW51 205740 -125730 front 0 (PN switch5pos))
    )
    (component "Power_Integrations:PDIP-8"
      (place U1 194310 -101600 front 270 (PN LM555N))
      (place U2 215900 -146050 front 0 (PN LM555N))
    )
  )
  (library
    (image Connector_PinSocket_2.54mm:PinSocket_1x02_P2.54mm_Vertical
      (outline (path signal 100  -1270 1270  635 1270))
      (outline (path signal 100  635 1270  1270 635))
      (outline (path signal 100  1270 635  1270 -3810))
      (outline (path signal 100  1270 -3810  -1270 -3810))
      (outline (path signal 100  -1270 -3810  -1270 1270))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 -1270  -1330 -3870))
      (outline (path signal 120  -1330 -3870  1330 -3870))
      (outline (path signal 120  1330 -1270  1330 -3870))
      (outline (path signal 120  1330 1330  1330 0))
      (outline (path signal 120  0 1330  1330 1330))
      (outline (path signal 50  -1800 1800  1750 1800))
      (outline (path signal 50  1750 1800  1750 -4300))
      (outline (path signal 50  1750 -4300  -1800 -4300))
      (outline (path signal 50  -1800 -4300  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
    )
    (image Capacitor_THT:CP_Radial_D4.0mm_P1.50mm
      (outline (path signal 100  2750 0  2652.11 -618.034  2368.03 -1175.57  1925.57 -1618.03
            1368.03 -1902.11  750 -2000  131.966 -1902.11  -425.571 -1618.03
            -868.034 -1175.57  -1152.11 -618.034  -1250 0  -1152.11 618.034
            -868.034 1175.57  -425.571 1618.03  131.966 1902.11  750 2000
            1368.03 1902.11  1925.57 1618.03  2368.03 1175.57  2652.11 618.034))
      (outline (path signal 100  -1700 0  -800 0))
      (outline (path signal 100  -1250 450  -1250 -450))
      (outline (path signal 120  750 -780  750 -2050))
      (outline (path signal 120  750 2050  750 780))
      (outline (path signal 120  790 2050  790 780))
      (outline (path signal 120  790 -780  790 -2050))
      (outline (path signal 120  830 2049  830 780))
      (outline (path signal 120  830 -780  830 -2049))
      (outline (path signal 120  870 2047  870 780))
      (outline (path signal 120  870 -780  870 -2047))
      (outline (path signal 120  910 2044  910 780))
      (outline (path signal 120  910 -780  910 -2044))
      (outline (path signal 120  950 2041  950 780))
      (outline (path signal 120  950 -780  950 -2041))
      (outline (path signal 120  990 2037  990 780))
      (outline (path signal 120  990 -780  990 -2037))
      (outline (path signal 120  1030 2032  1030 780))
      (outline (path signal 120  1030 -780  1030 -2032))
      (outline (path signal 120  1070 2026  1070 780))
      (outline (path signal 120  1070 -780  1070 -2026))
      (outline (path signal 120  1110 2019  1110 780))
      (outline (path signal 120  1110 -780  1110 -2019))
      (outline (path signal 120  1150 2012  1150 780))
      (outline (path signal 120  1150 -780  1150 -2012))
      (outline (path signal 120  1190 2004  1190 780))
      (outline (path signal 120  1190 -780  1190 -2004))
      (outline (path signal 120  1230 1995  1230 780))
      (outline (path signal 120  1230 -780  1230 -1995))
      (outline (path signal 120  1270 1985  1270 780))
      (outline (path signal 120  1270 -780  1270 -1985))
      (outline (path signal 120  1310 1974  1310 780))
      (outline (path signal 120  1310 -780  1310 -1974))
      (outline (path signal 120  1350 1963  1350 780))
      (outline (path signal 120  1350 -780  1350 -1963))
      (outline (path signal 120  1390 1950  1390 780))
      (outline (path signal 120  1390 -780  1390 -1950))
      (outline (path signal 120  1430 1937  1430 780))
      (outline (path signal 120  1430 -780  1430 -1937))
      (outline (path signal 120  1471 1923  1471 780))
      (outline (path signal 120  1471 -780  1471 -1923))
      (outline (path signal 120  1511 1907  1511 780))
      (outline (path signal 120  1511 -780  1511 -1907))
      (outline (path signal 120  1551 1891  1551 780))
      (outline (path signal 120  1551 -780  1551 -1891))
      (outline (path signal 120  1591 1874  1591 780))
      (outline (path signal 120  1591 -780  1591 -1874))
      (outline (path signal 120  1631 1856  1631 780))
      (outline (path signal 120  1631 -780  1631 -1856))
      (outline (path signal 120  1671 1837  1671 780))
      (outline (path signal 120  1671 -780  1671 -1837))
      (outline (path signal 120  1711 1817  1711 780))
      (outline (path signal 120  1711 -780  1711 -1817))
      (outline (path signal 120  1751 1796  1751 780))
      (outline (path signal 120  1751 -780  1751 -1796))
      (outline (path signal 120  1791 1773  1791 780))
      (outline (path signal 120  1791 -780  1791 -1773))
      (outline (path signal 120  1831 1750  1831 780))
      (outline (path signal 120  1831 -780  1831 -1750))
      (outline (path signal 120  1871 1725  1871 780))
      (outline (path signal 120  1871 -780  1871 -1725))
      (outline (path signal 120  1911 1699  1911 780))
      (outline (path signal 120  1911 -780  1911 -1699))
      (outline (path signal 120  1951 1672  1951 780))
      (outline (path signal 120  1951 -780  1951 -1672))
      (outline (path signal 120  1991 1643  1991 780))
      (outline (path signal 120  1991 -780  1991 -1643))
      (outline (path signal 120  2031 1613  2031 780))
      (outline (path signal 120  2031 -780  2031 -1613))
      (outline (path signal 120  2071 1581  2071 780))
      (outline (path signal 120  2071 -780  2071 -1581))
      (outline (path signal 120  2111 1547  2111 780))
      (outline (path signal 120  2111 -780  2111 -1547))
      (outline (path signal 120  2151 1512  2151 780))
      (outline (path signal 120  2151 -780  2151 -1512))
      (outline (path signal 120  2191 1475  2191 780))
      (outline (path signal 120  2191 -780  2191 -1475))
      (outline (path signal 120  2231 1436  2231 780))
      (outline (path signal 120  2231 -780  2231 -1436))
      (outline (path signal 120  2271 1395  2271 780))
      (outline (path signal 120  2271 -780  2271 -1395))
      (outline (path signal 120  2311 1351  2311 -1351))
      (outline (path signal 120  2351 1305  2351 -1305))
      (outline (path signal 120  2391 1256  2391 -1256))
      (outline (path signal 120  2431 1204  2431 -1204))
      (outline (path signal 120  2471 1148  2471 -1148))
      (outline (path signal 120  2511 1088  2511 -1088))
      (outline (path signal 120  2551 1023  2551 -1023))
      (outline (path signal 120  2591 952  2591 -952))
      (outline (path signal 120  2631 874  2631 -874))
      (outline (path signal 120  2671 786  2671 -786))
      (outline (path signal 120  2711 686  2711 -686))
      (outline (path signal 120  2751 567  2751 -567))
      (outline (path signal 120  2791 415  2791 -415))
      (outline (path signal 120  2831 165  2831 -165))
      (outline (path signal 120  -1700 0  -800 0))
      (outline (path signal 120  -1250 450  -1250 -450))
      (outline (path signal 50  -1600 2350  -1600 -2350))
      (outline (path signal 50  -1600 -2350  3100 -2350))
      (outline (path signal 50  3100 -2350  3100 2350))
      (outline (path signal 50  3100 2350  -1600 2350))
      (pin Rect[A]Pad_1200x1200_um 1 0 0)
      (pin Round[A]Pad_1200_um 2 1500 0)
    )
    (image Capacitor_THT:C_Disc_D7.0mm_W2.5mm_P5.00mm
      (outline (path signal 100  -1000 1250  -1000 -1250))
      (outline (path signal 100  -1000 -1250  6000 -1250))
      (outline (path signal 100  6000 -1250  6000 1250))
      (outline (path signal 100  6000 1250  -1000 1250))
      (outline (path signal 120  -1060 1310  6060 1310))
      (outline (path signal 120  -1060 -1310  6060 -1310))
      (outline (path signal 120  -1060 1310  -1060 -1310))
      (outline (path signal 120  6060 1310  6060 -1310))
      (outline (path signal 50  -1350 1600  -1350 -1600))
      (outline (path signal 50  -1350 -1600  6350 -1600))
      (outline (path signal 50  6350 -1600  6350 1600))
      (outline (path signal 50  6350 1600  -1350 1600))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image Capacitor_THT:CP_Radial_D5.0mm_P2.00mm
      (outline (path signal 100  3500 0  3377.64 -772.542  3022.54 -1469.46  2469.46 -2022.54
            1772.54 -2377.64  1000 -2500  227.458 -2377.64  -469.463 -2022.54
            -1022.54 -1469.46  -1377.64 -772.542  -1500 0  -1377.64 772.542
            -1022.54 1469.46  -469.463 2022.54  227.458 2377.64  1000 2500
            1772.54 2377.64  2469.46 2022.54  3022.54 1469.46  3377.64 772.542))
      (outline (path signal 100  -2200 0  -1000 0))
      (outline (path signal 100  -1600 650  -1600 -650))
      (outline (path signal 120  1000 2550  1000 -2550))
      (outline (path signal 120  1040 2550  1040 980))
      (outline (path signal 120  1040 -980  1040 -2550))
      (outline (path signal 120  1080 2549  1080 980))
      (outline (path signal 120  1080 -980  1080 -2549))
      (outline (path signal 120  1120 2548  1120 980))
      (outline (path signal 120  1120 -980  1120 -2548))
      (outline (path signal 120  1160 2546  1160 980))
      (outline (path signal 120  1160 -980  1160 -2546))
      (outline (path signal 120  1200 2543  1200 980))
      (outline (path signal 120  1200 -980  1200 -2543))
      (outline (path signal 120  1240 2539  1240 980))
      (outline (path signal 120  1240 -980  1240 -2539))
      (outline (path signal 120  1280 2535  1280 980))
      (outline (path signal 120  1280 -980  1280 -2535))
      (outline (path signal 120  1320 2531  1320 980))
      (outline (path signal 120  1320 -980  1320 -2531))
      (outline (path signal 120  1360 2525  1360 980))
      (outline (path signal 120  1360 -980  1360 -2525))
      (outline (path signal 120  1400 2519  1400 980))
      (outline (path signal 120  1400 -980  1400 -2519))
      (outline (path signal 120  1440 2513  1440 980))
      (outline (path signal 120  1440 -980  1440 -2513))
      (outline (path signal 120  1480 2506  1480 980))
      (outline (path signal 120  1480 -980  1480 -2506))
      (outline (path signal 120  1520 2498  1520 980))
      (outline (path signal 120  1520 -980  1520 -2498))
      (outline (path signal 120  1560 2489  1560 980))
      (outline (path signal 120  1560 -980  1560 -2489))
      (outline (path signal 120  1600 2480  1600 980))
      (outline (path signal 120  1600 -980  1600 -2480))
      (outline (path signal 120  1640 2470  1640 980))
      (outline (path signal 120  1640 -980  1640 -2470))
      (outline (path signal 120  1680 2460  1680 980))
      (outline (path signal 120  1680 -980  1680 -2460))
      (outline (path signal 120  1721 2448  1721 980))
      (outline (path signal 120  1721 -980  1721 -2448))
      (outline (path signal 120  1761 2436  1761 980))
      (outline (path signal 120  1761 -980  1761 -2436))
      (outline (path signal 120  1801 2424  1801 980))
      (outline (path signal 120  1801 -980  1801 -2424))
      (outline (path signal 120  1841 2410  1841 980))
      (outline (path signal 120  1841 -980  1841 -2410))
      (outline (path signal 120  1881 2396  1881 980))
      (outline (path signal 120  1881 -980  1881 -2396))
      (outline (path signal 120  1921 2382  1921 980))
      (outline (path signal 120  1921 -980  1921 -2382))
      (outline (path signal 120  1961 2366  1961 980))
      (outline (path signal 120  1961 -980  1961 -2366))
      (outline (path signal 120  2001 2350  2001 980))
      (outline (path signal 120  2001 -980  2001 -2350))
      (outline (path signal 120  2041 2333  2041 980))
      (outline (path signal 120  2041 -980  2041 -2333))
      (outline (path signal 120  2081 2315  2081 980))
      (outline (path signal 120  2081 -980  2081 -2315))
      (outline (path signal 120  2121 2296  2121 980))
      (outline (path signal 120  2121 -980  2121 -2296))
      (outline (path signal 120  2161 2276  2161 980))
      (outline (path signal 120  2161 -980  2161 -2276))
      (outline (path signal 120  2201 2256  2201 980))
      (outline (path signal 120  2201 -980  2201 -2256))
      (outline (path signal 120  2241 2234  2241 980))
      (outline (path signal 120  2241 -980  2241 -2234))
      (outline (path signal 120  2281 2212  2281 980))
      (outline (path signal 120  2281 -980  2281 -2212))
      (outline (path signal 120  2321 2189  2321 980))
      (outline (path signal 120  2321 -980  2321 -2189))
      (outline (path signal 120  2361 2165  2361 980))
      (outline (path signal 120  2361 -980  2361 -2165))
      (outline (path signal 120  2401 2140  2401 980))
      (outline (path signal 120  2401 -980  2401 -2140))
      (outline (path signal 120  2441 2113  2441 980))
      (outline (path signal 120  2441 -980  2441 -2113))
      (outline (path signal 120  2481 2086  2481 980))
      (outline (path signal 120  2481 -980  2481 -2086))
      (outline (path signal 120  2521 2058  2521 980))
      (outline (path signal 120  2521 -980  2521 -2058))
      (outline (path signal 120  2561 2028  2561 980))
      (outline (path signal 120  2561 -980  2561 -2028))
      (outline (path signal 120  2601 1997  2601 980))
      (outline (path signal 120  2601 -980  2601 -1997))
      (outline (path signal 120  2641 1965  2641 980))
      (outline (path signal 120  2641 -980  2641 -1965))
      (outline (path signal 120  2681 1932  2681 980))
      (outline (path signal 120  2681 -980  2681 -1932))
      (outline (path signal 120  2721 1897  2721 980))
      (outline (path signal 120  2721 -980  2721 -1897))
      (outline (path signal 120  2761 1861  2761 980))
      (outline (path signal 120  2761 -980  2761 -1861))
      (outline (path signal 120  2801 1823  2801 980))
      (outline (path signal 120  2801 -980  2801 -1823))
      (outline (path signal 120  2841 1783  2841 980))
      (outline (path signal 120  2841 -980  2841 -1783))
      (outline (path signal 120  2881 1742  2881 980))
      (outline (path signal 120  2881 -980  2881 -1742))
      (outline (path signal 120  2921 1699  2921 980))
      (outline (path signal 120  2921 -980  2921 -1699))
      (outline (path signal 120  2961 1654  2961 980))
      (outline (path signal 120  2961 -980  2961 -1654))
      (outline (path signal 120  3001 1606  3001 -1606))
      (outline (path signal 120  3041 1556  3041 -1556))
      (outline (path signal 120  3081 1504  3081 -1504))
      (outline (path signal 120  3121 1448  3121 -1448))
      (outline (path signal 120  3161 1390  3161 -1390))
      (outline (path signal 120  3201 1327  3201 -1327))
      (outline (path signal 120  3241 1261  3241 -1261))
      (outline (path signal 120  3281 1189  3281 -1189))
      (outline (path signal 120  3321 1112  3321 -1112))
      (outline (path signal 120  3361 1028  3361 -1028))
      (outline (path signal 120  3401 934  3401 -934))
      (outline (path signal 120  3441 829  3441 -829))
      (outline (path signal 120  3481 707  3481 -707))
      (outline (path signal 120  3521 559  3521 -559))
      (outline (path signal 120  3561 354  3561 -354))
      (outline (path signal 120  -2200 0  -1000 0))
      (outline (path signal 120  -1600 650  -1600 -650))
      (outline (path signal 50  -1850 2850  -1850 -2850))
      (outline (path signal 50  -1850 -2850  3850 -2850))
      (outline (path signal 50  3850 -2850  3850 2850))
      (outline (path signal 50  3850 2850  -1850 2850))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 2000 0)
    )
    (image Resistors_ThroughHole:Resistor_Horizontal_RM7mm
      (outline (path signal 50  -1250 1500  8850 1500))
      (outline (path signal 50  -1250 -1500  -1250 1500))
      (outline (path signal 50  8850 1500  8850 -1500))
      (outline (path signal 50  -1250 -1500  8850 -1500))
      (outline (path signal 150  1270 1270  6350 1270))
      (outline (path signal 150  6350 1270  6350 -1270))
      (outline (path signal 150  6350 -1270  1270 -1270))
      (outline (path signal 150  1270 -1270  1270 1270))
      (pin Round[A]Pad_1998.98_um 1 0 0)
      (pin Round[A]Pad_1998.98_um 2 7620 0)
    )
    (image Potentiometers:Potentiometer_WirePads
      (outline (path signal 150  5499.1 -10050.8  1950.72 -10050.8))
      (outline (path signal 150  5499.1 -8300.72  5499.1 -10050.8))
      (outline (path signal 150  5499.1 -1701.8  5499.1 48.26))
      (outline (path signal 150  5499.1 48.26  1899.92 48.26))
      (outline (path signal 150  4099.56 -5001.26  1849.12 -5052.06))
      (outline (path signal 150  4099.56 -5001.26  3098.8 -5951.22))
      (outline (path signal 150  4099.56 -5052.06  3149.6 -4051.3))
      (outline (path signal 150  4099.56 -1701.8  6799.58 -1701.8))
      (outline (path signal 150  6799.58 -1701.8  6799.58 -8300.72))
      (outline (path signal 150  6799.58 -8300.72  4099.56 -8300.72))
      (outline (path signal 150  4099.56 -8300.72  4099.56 -1701.8))
      (pin Round[A]Pad_2499.36_um 2 0 -5001.26)
      (pin Round[A]Pad_2499.36_um 3 0 -10002.5)
      (pin Round[A]Pad_2499.36_um 1 0 0)
    )
    (image Pin_Headers:Pin_Header_Straight_1x02
      (outline (path signal 150  1270 -1270  1270 -3810))
      (outline (path signal 150  1550 1550  1550 0))
      (outline (path signal 50  -1750 1750  -1750 -4300))
      (outline (path signal 50  1750 1750  1750 -4300))
      (outline (path signal 50  -1750 1750  1750 1750))
      (outline (path signal 50  -1750 -4300  1750 -4300))
      (outline (path signal 150  1270 -1270  -1270 -1270))
      (outline (path signal 150  -1550 0  -1550 1550))
      (outline (path signal 150  -1550 1550  1550 1550))
      (outline (path signal 150  -1270 -1270  -1270 -3810))
      (outline (path signal 150  -1270 -3810  1270 -3810))
      (pin Rect[A]Pad_2032x2032_um 1 0 0)
      (pin Oval[A]Pad_2032x2032_um 2 0 -2540)
    )
    (image switch:switch5pos
      (outline (path signal 150  8800 -10200  8741.27 -10570.8  8570.82 -10905.3  8305.34 -11170.8
            7970.82 -11341.3  7600 -11400  7229.18 -11341.3  6894.66 -11170.8
            6629.18 -10905.3  6458.73 -10570.8  6400 -10200  6458.73 -9829.18
            6629.18 -9494.66  6894.66 -9229.18  7229.18 -9058.73  7600 -9000
            7970.82 -9058.73  8305.34 -9229.18  8570.82 -9494.66  8741.27 -9829.18))
      (outline (path signal 150  -2540 10160  -2540 -12700))
      (outline (path signal 150  -2540 -12700  15240 -12700))
      (outline (path signal 150  15240 -12700  15240 10160))
      (outline (path signal 150  15240 10160  -2540 10160))
      (pin Round[A]Pad_1524_um 1 0 -5080)
      (pin Round[A]Pad_1524_um 2 0 2540)
      (pin Round[A]Pad_1524_um 3 5080 7620)
      (pin Round[A]Pad_1524_um 4 10160 2540)
      (pin Round[A]Pad_1524_um 5 10160 -5080)
      (pin Round[A]Pad_1524_um 6 5080 -10160)
    )
    (image "Power_Integrations:PDIP-8"
      (outline (path signal 150  -5080 -889  -5080 -3302))
      (outline (path signal 150  -5080 889  -5080 3302))
      (outline (path signal 150  -3937 -2159  -3949.43 -2237.49  -3985.51 -2308.3  -4041.7 -2364.49
            -4112.51 -2400.57  -4191 -2413  -4269.49 -2400.57  -4340.3 -2364.49
            -4396.49 -2308.3  -4432.57 -2237.49  -4445 -2159  -4432.57 -2080.51
            -4396.49 -2009.7  -4340.3 -1953.51  -4269.49 -1917.43  -4191 -1905
            -4112.51 -1917.43  -4041.7 -1953.51  -3985.51 -2009.7  -3949.43 -2080.51))
      (outline (path signal 150  5080 -3302  4953 -3302))
      (outline (path signal 150  2413 -3302  2667 -3302))
      (outline (path signal 150  -127 -3302  127 -3302))
      (outline (path signal 150  -2667 -3302  -2413 -3302))
      (outline (path signal 150  -5080 -3302  -4953 -3302))
      (outline (path signal 150  -5080 3302  -4953 3302))
      (outline (path signal 150  5080 3302  4953 3302))
      (outline (path signal 150  2413 3302  2667 3302))
      (outline (path signal 150  -127 3302  127 3302))
      (outline (path signal 150  -2667 3302  -2413 3302))
      (outline (path signal 150  5080 -3302  5080 3302))
      (pin Round[A]Pad_1905_um 1 -3810 -3810)
      (pin Round[A]Pad_1905_um 2 -1270 -3810)
      (pin Round[A]Pad_1905_um 3 1270 -3810)
      (pin Round[A]Pad_1905_um 4 3810 -3810)
      (pin Round[A]Pad_1905_um 5 3810 3810)
      (pin Round[A]Pad_1905_um 6 1270 3810)
      (pin Round[A]Pad_1905_um 7 -1270 3810)
      (pin Round[A]Pad_1905_um 8 -3810 3810)
    )
    (padstack Round[A]Pad_1200_um
      (shape (circle F.Cu 1200))
      (shape (circle B.Cu 1200))
      (attach off)
    )
    (padstack Round[A]Pad_1524_um
      (shape (circle F.Cu 1524))
      (shape (circle B.Cu 1524))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_1905_um
      (shape (circle F.Cu 1905))
      (shape (circle B.Cu 1905))
      (attach off)
    )
    (padstack Round[A]Pad_1998.98_um
      (shape (circle F.Cu 1998.98))
      (shape (circle B.Cu 1998.98))
      (attach off)
    )
    (padstack Round[A]Pad_2499.36_um
      (shape (circle F.Cu 2499.36))
      (shape (circle B.Cu 2499.36))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2032x2032_um
      (shape (path F.Cu 2032  0 0  0 0))
      (shape (path B.Cu 2032  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_2032x2032_um
      (shape (rect F.Cu -1016 -1016 1016 1016))
      (shape (rect B.Cu -1016 -1016 1016 1016))
      (attach off)
    )
    (padstack Rect[A]Pad_1200x1200_um
      (shape (rect F.Cu -600 -600 600 600))
      (shape (rect B.Cu -600 -600 600 600))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack "Via[0-1]_600:400_um"
      (shape (circle F.Cu 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
  )
  (network
    (net VCC
      (pins BT1-1 R2-1 R4-2 SPK1-1 U1-4 U1-8 U2-4 U2-8)
    )
    (net GND
      (pins BT1-2 C1-2 C2-1 U1-1 U2-1)
    )
    (net "Net-(C1-Pad1)"
      (pins C1-1 R3-1 U1-2 U1-6)
    )
    (net "Net-(C2-Pad2)"
      (pins C2-2 R5-2 R6-2 R7-2 R8-2 R9-2 U2-2 U2-6)
    )
    (net "Net-(C3-Pad1)"
      (pins C3-1 U2-3)
    )
    (net "Net-(C3-Pad2)"
      (pins C3-2 RV1-2 RV1-1)
    )
    (net "Net-(R1-Pad1)"
      (pins R1-1 R2-2)
    )
    (net "Net-(R1-Pad2)"
      (pins R1-2 U1-3)
    )
    (net "Net-(R3-Pad2)"
      (pins R3-2 R4-1 U1-7)
    )
    (net "Net-(R5-Pad1)"
      (pins R5-1 SW51-1)
    )
    (net "Net-(R6-Pad1)"
      (pins R6-1 SW51-2)
    )
    (net "Net-(R7-Pad1)"
      (pins R7-1 SW51-3)
    )
    (net "Net-(R8-Pad1)"
      (pins R8-1 SW51-4)
    )
    (net "Net-(R9-Pad1)"
      (pins R9-1 SW51-5)
    )
    (net "Net-(RV1-Pad3)"
      (pins RV1-3 SPK1-2)
    )
    (net "Net-(SW51-Pad6)"
      (pins SW51-6 U2-7)
    )
    (net "Net-(U1-Pad5)"
      (pins U1-5)
    )
    (net "Net-(U2-Pad5)"
      (pins U2-5)
    )
    (class kicad_default "" GND "Net-(C1-Pad1)" "Net-(C2-Pad2)" "Net-(C3-Pad1)"
      "Net-(C3-Pad2)" "Net-(R1-Pad1)" "Net-(R1-Pad2)" "Net-(R3-Pad2)" "Net-(R5-Pad1)"
      "Net-(R6-Pad1)" "Net-(R7-Pad1)" "Net-(R8-Pad1)" "Net-(R9-Pad1)" "Net-(RV1-Pad3)"
      "Net-(SW51-Pad6)" "Net-(U1-Pad5)" "Net-(U2-Pad5)" VCC
      (circuit
        (use_via Via[0-1]_600:400_um)
      )
      (rule
        (width 500)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
