* ******************************************************************************

* iCEcube Router

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 17:03:11

* File Generated:     Mar 30 2020 12:32:20

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : fifo_inst.tx_fifo_inst.rRamRdAddrZ0Z_5
T_18_11_wire_logic_cluster/lc_0/out
T_17_10_lc_trk_g2_0
T_17_10_input_2_4
T_17_10_wire_logic_cluster/lc_4/in_2

T_18_11_wire_logic_cluster/lc_0/out
T_17_11_sp4_h_l_8
T_16_11_lc_trk_g1_0
T_16_11_wire_logic_cluster/lc_7/in_0

T_18_11_wire_logic_cluster/lc_0/out
T_17_11_sp4_h_l_8
T_20_7_sp4_v_t_39
T_19_9_lc_trk_g0_2
T_19_9_input0_2
T_19_9_wire_bram/ram/RADDR_5

End 

Net : fifo_inst.tx_fifo_inst.un17_rRamRdAddr_1_cry_5
T_17_10_wire_logic_cluster/lc_4/cout
T_17_10_wire_logic_cluster/lc_5/in_3

Net : fifo_inst.tx_fifo_inst.un17_rRamRdAddr_1_cry_5_c_RNI9OZ0Z42
T_17_10_wire_logic_cluster/lc_5/out
T_17_9_lc_trk_g1_5
T_17_9_wire_logic_cluster/lc_5/in_3

T_17_10_wire_logic_cluster/lc_5/out
T_17_9_lc_trk_g1_5
T_17_9_wire_logic_cluster/lc_4/in_0

End 

Net : fifo_inst.tx_fifo_inst.rRamRdAddrZ0Z_6
T_17_9_wire_logic_cluster/lc_5/out
T_17_10_lc_trk_g0_5
T_17_10_input_2_5
T_17_10_wire_logic_cluster/lc_5/in_2

T_17_9_wire_logic_cluster/lc_5/out
T_17_8_sp4_v_t_42
T_17_11_lc_trk_g1_2
T_17_11_wire_logic_cluster/lc_4/in_1

T_17_9_wire_logic_cluster/lc_5/out
T_18_9_sp4_h_l_10
T_19_9_lc_trk_g3_2
T_19_9_input0_1
T_19_9_wire_bram/ram/RADDR_6

End 

Net : fifo_inst.tx_fifo_inst.un17_rRamRdAddr_1_cry_6_c_RNIAQZ0Z52
T_17_10_wire_logic_cluster/lc_6/out
T_17_9_lc_trk_g1_6
T_17_9_wire_logic_cluster/lc_0/in_3

T_17_10_wire_logic_cluster/lc_6/out
T_17_9_lc_trk_g1_6
T_17_9_wire_logic_cluster/lc_1/in_0

End 

Net : fifo_inst.tx_fifo_inst.un17_rRamRdAddr_1_cry_6
T_17_10_wire_logic_cluster/lc_5/cout
T_17_10_wire_logic_cluster/lc_6/in_3

Net : fifo_inst.tx_fifo_inst.un15_rRamRdAddr
T_17_11_wire_logic_cluster/lc_4/out
T_18_11_lc_trk_g1_4
T_18_11_wire_logic_cluster/lc_4/in_3

T_17_11_wire_logic_cluster/lc_4/out
T_17_7_sp4_v_t_45
T_17_9_lc_trk_g2_0
T_17_9_wire_logic_cluster/lc_7/in_3

T_17_11_wire_logic_cluster/lc_4/out
T_18_10_lc_trk_g2_4
T_18_10_input_2_6
T_18_10_wire_logic_cluster/lc_6/in_2

End 

Net : fifo_inst.tx_fifo_inst.un17_rRamRdAddr_1_cry_2_c_RNI6IZ0Z12
T_17_10_wire_logic_cluster/lc_2/out
T_18_10_lc_trk_g1_2
T_18_10_wire_logic_cluster/lc_6/in_3

T_17_10_wire_logic_cluster/lc_2/out
T_18_11_lc_trk_g2_2
T_18_11_wire_logic_cluster/lc_3/in_3

End 

Net : fifo_inst.tx_fifo_inst.rRamRdAddrZ0Z_3
T_18_11_wire_logic_cluster/lc_4/out
T_17_10_lc_trk_g2_4
T_17_10_input_2_2
T_17_10_wire_logic_cluster/lc_2/in_2

T_18_11_wire_logic_cluster/lc_4/out
T_19_7_sp4_v_t_44
T_19_9_lc_trk_g3_1
T_19_9_input0_4
T_19_9_wire_bram/ram/RADDR_3

End 

Net : fifo_inst.tx_fifo_inst.rRamRdAddr_0_5
T_18_10_wire_logic_cluster/lc_0/out
T_18_11_lc_trk_g1_0
T_18_11_wire_logic_cluster/lc_0/in_3

End 

Net : fifo_inst.tx_fifo_inst.rRamRdAddrZ0Z_2
T_16_10_wire_logic_cluster/lc_0/out
T_17_10_lc_trk_g1_0
T_17_10_input_2_1
T_17_10_wire_logic_cluster/lc_1/in_2

T_16_10_wire_logic_cluster/lc_0/out
T_16_11_lc_trk_g0_0
T_16_11_wire_logic_cluster/lc_7/in_1

T_16_10_wire_logic_cluster/lc_0/out
T_16_10_sp4_h_l_5
T_19_6_sp4_v_t_46
T_19_9_lc_trk_g1_6
T_19_9_input0_5
T_19_9_wire_bram/ram/RADDR_2

End 

Net : fifo_inst.tx_fifo_inst.un17_rRamRdAddr_1_cry_7
T_17_10_wire_logic_cluster/lc_6/cout
T_17_10_wire_logic_cluster/lc_7/in_3

End 

Net : fifo_inst.tx_fifo_inst.rRamRdAddrZ0Z_7
T_17_9_wire_logic_cluster/lc_0/out
T_17_10_lc_trk_g0_0
T_17_10_input_2_6
T_17_10_wire_logic_cluster/lc_6/in_2

T_17_9_wire_logic_cluster/lc_0/out
T_18_7_sp4_v_t_44
T_15_11_sp4_h_l_2
T_17_11_lc_trk_g3_7
T_17_11_wire_logic_cluster/lc_4/in_0

T_17_9_wire_logic_cluster/lc_0/out
T_17_9_sp4_h_l_5
T_19_9_lc_trk_g2_0
T_19_9_input0_0
T_19_9_wire_bram/ram/RADDR_7

End 

Net : fifo_inst.tx_fifo_inst.un17_rRamRdAddr_1_cry_3_c_RNI7KZ0Z22
T_17_10_wire_logic_cluster/lc_3/out
T_17_9_lc_trk_g1_3
T_17_9_wire_logic_cluster/lc_3/in_3

T_17_10_wire_logic_cluster/lc_3/out
T_17_9_lc_trk_g1_3
T_17_9_wire_logic_cluster/lc_2/in_0

End 

Net : fifo_inst.tx_fifo_inst.un15_rRamRdAddr_5
T_16_11_wire_logic_cluster/lc_7/out
T_17_11_lc_trk_g0_7
T_17_11_wire_logic_cluster/lc_4/in_3

End 

Net : fifo_inst.tx_fifo_inst.rRamRdAddrZ0Z_4
T_17_9_wire_logic_cluster/lc_3/out
T_17_8_sp4_v_t_38
T_16_11_lc_trk_g2_6
T_16_11_wire_logic_cluster/lc_7/in_3

T_17_9_wire_logic_cluster/lc_3/out
T_17_10_lc_trk_g1_3
T_17_10_wire_logic_cluster/lc_3/in_1

T_17_9_wire_logic_cluster/lc_3/out
T_17_9_sp4_h_l_11
T_19_9_lc_trk_g3_6
T_19_9_input0_3
T_19_9_wire_bram/ram/RADDR_4

End 

Net : fifo_inst.tx_fifo_inst.un17_rRamRdAddr_1_cry_1_c_RNI5GZ0Z02
T_17_10_wire_logic_cluster/lc_1/out
T_16_10_lc_trk_g2_1
T_16_10_wire_logic_cluster/lc_0/in_3

T_17_10_wire_logic_cluster/lc_1/out
T_16_10_lc_trk_g2_1
T_16_10_wire_logic_cluster/lc_1/in_0

End 

Net : fifo_inst.tx_fifo_inst.rRamRdAddrZ0Z_8
T_18_9_wire_logic_cluster/lc_1/out
T_18_7_sp4_v_t_47
T_18_11_lc_trk_g0_2
T_18_11_wire_logic_cluster/lc_5/in_3

T_18_9_wire_logic_cluster/lc_1/out
T_19_9_lc_trk_g0_1
T_19_9_input2_7
T_19_9_wire_bram/ram/RADDR_8

T_18_9_wire_logic_cluster/lc_1/out
T_17_10_lc_trk_g0_1
T_17_10_wire_logic_cluster/lc_7/in_0

End 

Net : fifo_inst.tx_fifo_inst.rRamRdAddr_rst_7
T_17_10_wire_logic_cluster/lc_7/out
T_18_9_lc_trk_g3_7
T_18_9_wire_logic_cluster/lc_1/in_3

T_17_10_wire_logic_cluster/lc_7/out
T_18_10_lc_trk_g1_7
T_18_10_wire_logic_cluster/lc_1/in_3

End 

Net : fifo_inst.tx_fifo_inst.un15_rRamRdAddr_4
T_18_11_wire_logic_cluster/lc_5/out
T_17_11_lc_trk_g3_5
T_17_11_input_2_4
T_17_11_wire_logic_cluster/lc_4/in_2

End 

Net : fifo_inst.tx_fifo_inst.un17_rRamRdAddr_1_cry_3
T_17_10_wire_logic_cluster/lc_2/cout
T_17_10_wire_logic_cluster/lc_3/in_3

Net : fifo_inst.tx_fifo_inst.rRamRdAddr_RNIA4VU_1_1
T_16_11_wire_logic_cluster/lc_4/out
T_17_10_lc_trk_g3_4
T_17_10_wire_logic_cluster/lc_0/in_1

End 

Net : fifo_inst.tx_fifo_inst.un17_rRamRdAddr_1_cry_1
T_17_10_wire_logic_cluster/lc_0/cout
T_17_10_wire_logic_cluster/lc_1/in_3

Net : fifo_inst.tx_fifo_inst.un15_rRamRdAddr_cascade_
T_17_11_wire_logic_cluster/lc_4/ltout
T_17_11_wire_logic_cluster/lc_5/in_2

End 

Net : fifo_inst.tx_fifo_inst.rRamRdAddr_RNIZ0Z_1
T_16_11_wire_logic_cluster/lc_5/out
T_16_11_lc_trk_g2_5
T_16_11_wire_logic_cluster/lc_4/in_3

T_16_11_wire_logic_cluster/lc_5/out
T_16_10_lc_trk_g0_5
T_16_10_wire_logic_cluster/lc_2/in_3

End 

Net : fifo_inst.tx_fifo_inst.rRamRdAddrZ0Z_0
T_17_11_wire_logic_cluster/lc_6/out
T_16_11_lc_trk_g3_6
T_16_11_wire_logic_cluster/lc_5/in_0

T_17_11_wire_logic_cluster/lc_6/out
T_17_9_sp4_v_t_41
T_17_10_lc_trk_g3_1
T_17_10_input_2_0
T_17_10_wire_logic_cluster/lc_0/in_2

T_17_11_wire_logic_cluster/lc_6/out
T_17_8_sp4_v_t_36
T_17_9_lc_trk_g2_4
T_17_9_wire_logic_cluster/lc_7/in_1

T_17_11_wire_logic_cluster/lc_6/out
T_17_9_sp4_v_t_41
T_18_9_sp4_h_l_9
T_19_9_lc_trk_g2_1
T_19_9_input0_7
T_19_9_wire_bram/ram/RADDR_0

T_17_11_wire_logic_cluster/lc_6/out
T_17_11_lc_trk_g2_6
T_17_11_wire_logic_cluster/lc_5/in_3

T_17_11_wire_logic_cluster/lc_6/out
T_18_11_lc_trk_g1_6
T_18_11_wire_logic_cluster/lc_5/in_0

End 

Net : fifo_inst.tx_fifo_inst.rRamRdAddr_rst_cascade_
T_17_11_wire_logic_cluster/lc_5/ltout
T_17_11_wire_logic_cluster/lc_6/in_2

End 

Net : fifo_inst.wTxRdEn
T_18_11_wire_logic_cluster/lc_6/out
T_18_11_lc_trk_g2_6
T_18_11_input_2_0
T_18_11_wire_logic_cluster/lc_0/in_2

T_18_11_wire_logic_cluster/lc_6/out
T_18_9_sp4_v_t_41
T_15_9_sp4_h_l_4
T_17_9_lc_trk_g2_1
T_17_9_wire_logic_cluster/lc_0/in_1

T_18_11_wire_logic_cluster/lc_6/out
T_18_8_sp4_v_t_36
T_18_9_lc_trk_g2_4
T_18_9_wire_logic_cluster/lc_1/in_1

T_18_11_wire_logic_cluster/lc_6/out
T_17_11_lc_trk_g3_6
T_17_11_wire_logic_cluster/lc_6/in_3

T_18_11_wire_logic_cluster/lc_6/out
T_17_11_lc_trk_g3_6
T_17_11_wire_logic_cluster/lc_3/in_0

T_18_11_wire_logic_cluster/lc_6/out
T_17_11_lc_trk_g3_6
T_17_11_wire_logic_cluster/lc_0/in_3

T_18_11_wire_logic_cluster/lc_6/out
T_18_8_sp4_v_t_36
T_18_12_sp4_v_t_36
T_15_16_sp4_h_l_6
T_15_16_lc_trk_g0_3
T_15_16_input_2_5
T_15_16_wire_logic_cluster/lc_5/in_2

T_18_11_wire_logic_cluster/lc_6/out
T_18_8_sp4_v_t_36
T_18_12_sp4_v_t_36
T_15_16_sp4_h_l_6
T_15_16_lc_trk_g0_3
T_15_16_input_2_1
T_15_16_wire_logic_cluster/lc_1/in_2

T_18_11_wire_logic_cluster/lc_6/out
T_18_11_sp4_h_l_1
T_21_11_sp4_v_t_43
T_20_15_lc_trk_g1_6
T_20_15_input_2_7
T_20_15_wire_logic_cluster/lc_7/in_2

T_18_11_wire_logic_cluster/lc_6/out
T_18_11_sp4_h_l_1
T_21_11_sp4_v_t_43
T_20_13_lc_trk_g1_6
T_20_13_wire_logic_cluster/lc_6/in_3

T_18_11_wire_logic_cluster/lc_6/out
T_17_11_lc_trk_g3_6
T_17_11_wire_logic_cluster/lc_7/in_0

T_18_11_wire_logic_cluster/lc_6/out
T_18_11_lc_trk_g2_6
T_18_11_input_2_6
T_18_11_wire_logic_cluster/lc_6/in_2

T_18_11_wire_logic_cluster/lc_6/out
T_19_8_sp4_v_t_37
T_19_9_lc_trk_g3_5
T_19_9_wire_bram/ram/RE

End 

Net : fifo_inst.rTxRdEn_fast
T_17_11_wire_logic_cluster/lc_7/out
T_18_8_sp4_v_t_39
T_17_9_lc_trk_g2_7
T_17_9_wire_logic_cluster/lc_5/in_0

T_17_11_wire_logic_cluster/lc_7/out
T_16_11_lc_trk_g2_7
T_16_11_wire_logic_cluster/lc_4/in_1

T_17_11_wire_logic_cluster/lc_7/out
T_16_10_lc_trk_g2_7
T_16_10_wire_logic_cluster/lc_0/in_1

T_17_11_wire_logic_cluster/lc_7/out
T_18_8_sp4_v_t_39
T_17_9_lc_trk_g2_7
T_17_9_wire_logic_cluster/lc_3/in_0

T_17_11_wire_logic_cluster/lc_7/out
T_16_11_lc_trk_g2_7
T_16_11_wire_logic_cluster/lc_6/in_3

T_17_11_wire_logic_cluster/lc_7/out
T_18_11_lc_trk_g0_7
T_18_11_wire_logic_cluster/lc_4/in_1

End 

Net : fifo_inst.tx_fifo_inst.rRamRdAddr_0_6
T_17_9_wire_logic_cluster/lc_4/out
T_17_9_lc_trk_g0_4
T_17_9_wire_logic_cluster/lc_5/in_1

End 

Net : fifo_inst.tx_fifo_inst.rRamRdAddr_rst_4
T_17_10_wire_logic_cluster/lc_4/out
T_18_10_lc_trk_g1_4
T_18_10_wire_logic_cluster/lc_0/in_3

T_17_10_wire_logic_cluster/lc_4/out
T_18_11_lc_trk_g2_4
T_18_11_wire_logic_cluster/lc_0/in_0

End 

Net : fifo_inst.tx_fifo_inst.un17_rRamRdAddr_1_cry_4
T_17_10_wire_logic_cluster/lc_3/cout
T_17_10_wire_logic_cluster/lc_4/in_3

Net : fifo_inst.tx_fifo_inst.rRamRdAddr_0_7
T_17_9_wire_logic_cluster/lc_1/out
T_17_9_lc_trk_g3_1
T_17_9_wire_logic_cluster/lc_0/in_0

End 

Net : fifo_inst.tx_fifo_inst.rRamRdAddr_RNIA4VU_1_1_cascade_
T_16_11_wire_logic_cluster/lc_4/ltout
T_16_11_wire_logic_cluster/lc_5/in_2

End 

Net : fifo_inst.tx_fifo_inst.rRamRdAddr_RNIZ0Z_1_cascade_
T_16_11_wire_logic_cluster/lc_5/ltout
T_16_11_wire_logic_cluster/lc_6/in_2

End 

Net : fifo_inst.tx_fifo_inst.rRamRdAddrZ0Z_1_cascade_
T_16_11_wire_logic_cluster/lc_6/ltout
T_16_11_wire_logic_cluster/lc_7/in_2

End 

Net : fifo_inst.tx_fifo_inst.un17_rRamRdAddr_1_cry_2
T_17_10_wire_logic_cluster/lc_1/cout
T_17_10_wire_logic_cluster/lc_2/in_3

Net : fifo_inst.tx_fifo_inst.rRamRdAddr_0_8
T_18_10_wire_logic_cluster/lc_1/out
T_18_9_lc_trk_g0_1
T_18_9_wire_logic_cluster/lc_1/in_0

End 

Net : fifo_inst.tx_fifo_inst.rRamRdAddrZ0Z_1
T_16_11_wire_logic_cluster/lc_6/out
T_16_9_sp4_v_t_41
T_17_9_sp4_h_l_9
T_19_9_lc_trk_g2_4
T_19_9_input0_6
T_19_9_wire_bram/ram/RADDR_1

End 

Net : fifo_inst.tx_fifo_inst.rRamRdAddr_0_0
T_17_9_wire_logic_cluster/lc_7/out
T_17_8_sp4_v_t_46
T_17_11_lc_trk_g1_6
T_17_11_wire_logic_cluster/lc_6/in_1

End 

Net : fifo_inst.tx_fifo_inst.rRamRdAddr_0_1
T_16_10_wire_logic_cluster/lc_2/out
T_16_11_lc_trk_g0_2
T_16_11_wire_logic_cluster/lc_4/in_0

T_16_10_wire_logic_cluster/lc_2/out
T_16_11_lc_trk_g0_2
T_16_11_wire_logic_cluster/lc_6/in_0

End 

Net : DUT.uart_inst0.tx_countdown_3_cry_0_c_RNOZ0
T_13_15_wire_logic_cluster/lc_6/out
T_14_14_lc_trk_g3_6
T_14_14_wire_logic_cluster/lc_0/in_1

End 

Net : DUT.uart_inst0.tx_countdown_3_2
T_14_14_wire_logic_cluster/lc_2/out
T_14_14_sp4_h_l_9
T_15_14_lc_trk_g3_1
T_15_14_wire_logic_cluster/lc_2/in_0

T_14_14_wire_logic_cluster/lc_2/out
T_14_11_sp4_v_t_44
T_14_12_lc_trk_g3_4
T_14_12_wire_logic_cluster/lc_6/in_1

T_14_14_wire_logic_cluster/lc_2/out
T_15_11_sp4_v_t_45
T_15_12_lc_trk_g3_5
T_15_12_wire_logic_cluster/lc_3/in_1

T_14_14_wire_logic_cluster/lc_2/out
T_15_13_lc_trk_g2_2
T_15_13_input_2_6
T_15_13_wire_logic_cluster/lc_6/in_2

T_14_14_wire_logic_cluster/lc_2/out
T_14_11_sp4_v_t_44
T_14_12_lc_trk_g3_4
T_14_12_wire_logic_cluster/lc_2/in_3

T_14_14_wire_logic_cluster/lc_2/out
T_14_13_lc_trk_g0_2
T_14_13_wire_logic_cluster/lc_5/in_3

End 

Net : DUT.uart_inst0.un1_tx_clk_divider_9
T_13_14_wire_logic_cluster/lc_5/out
T_13_15_lc_trk_g1_5
T_13_15_wire_logic_cluster/lc_6/in_0

T_13_14_wire_logic_cluster/lc_5/out
T_14_14_lc_trk_g1_5
T_14_14_wire_logic_cluster/lc_6/in_0

T_13_14_wire_logic_cluster/lc_5/out
T_13_15_lc_trk_g1_5
T_13_15_wire_logic_cluster/lc_3/in_3

T_13_14_wire_logic_cluster/lc_5/out
T_14_14_lc_trk_g1_5
T_14_14_wire_logic_cluster/lc_7/in_3

T_13_14_wire_logic_cluster/lc_5/out
T_13_14_lc_trk_g0_5
T_13_14_wire_logic_cluster/lc_2/in_1

T_13_14_wire_logic_cluster/lc_5/out
T_13_15_lc_trk_g1_5
T_13_15_wire_logic_cluster/lc_7/in_3

T_13_14_wire_logic_cluster/lc_5/out
T_13_15_lc_trk_g1_5
T_13_15_wire_logic_cluster/lc_5/in_3

End 

Net : DUT.uart_inst0.un1_tx_clk_divider_8
T_13_14_wire_logic_cluster/lc_1/out
T_13_15_lc_trk_g0_1
T_13_15_wire_logic_cluster/lc_6/in_1

T_13_14_wire_logic_cluster/lc_1/out
T_14_14_lc_trk_g0_1
T_14_14_wire_logic_cluster/lc_6/in_1

T_13_14_wire_logic_cluster/lc_1/out
T_13_15_lc_trk_g0_1
T_13_15_wire_logic_cluster/lc_3/in_0

T_13_14_wire_logic_cluster/lc_1/out
T_14_14_lc_trk_g0_1
T_14_14_input_2_7
T_14_14_wire_logic_cluster/lc_7/in_2

T_13_14_wire_logic_cluster/lc_1/out
T_13_15_lc_trk_g0_1
T_13_15_input_2_7
T_13_15_wire_logic_cluster/lc_7/in_2

T_13_14_wire_logic_cluster/lc_1/out
T_13_14_lc_trk_g0_1
T_13_14_wire_logic_cluster/lc_6/in_1

T_13_14_wire_logic_cluster/lc_1/out
T_13_11_sp12_v_t_22
T_13_15_lc_trk_g3_1
T_13_15_wire_logic_cluster/lc_5/in_1

End 

Net : DUT.uart_inst0.tx_countdown_3_cry_2_c_RNIMJ5ECZ0
T_15_14_wire_logic_cluster/lc_2/out
T_15_14_lc_trk_g0_2
T_15_14_wire_logic_cluster/lc_5/in_3

End 

Net : DUT.uart_inst0.tx_countdown_3_cry_1
T_14_14_wire_logic_cluster/lc_1/cout
T_14_14_wire_logic_cluster/lc_2/in_3

Net : DUT.uart_inst0.N_99
T_15_14_wire_logic_cluster/lc_5/out
T_15_15_lc_trk_g1_5
T_15_15_wire_logic_cluster/lc_1/in_3

T_15_14_wire_logic_cluster/lc_5/out
T_15_15_lc_trk_g1_5
T_15_15_wire_logic_cluster/lc_5/in_3

T_15_14_wire_logic_cluster/lc_5/out
T_15_15_lc_trk_g1_5
T_15_15_wire_logic_cluster/lc_7/in_3

T_15_14_wire_logic_cluster/lc_5/out
T_15_10_sp4_v_t_47
T_15_12_lc_trk_g3_2
T_15_12_wire_logic_cluster/lc_0/in_3

T_15_14_wire_logic_cluster/lc_5/out
T_15_10_sp4_v_t_47
T_15_11_lc_trk_g3_7
T_15_11_wire_logic_cluster/lc_1/in_3

T_15_14_wire_logic_cluster/lc_5/out
T_15_13_lc_trk_g0_5
T_15_13_wire_logic_cluster/lc_4/in_3

End 

Net : DUT.uart_inst0.tx_clk_dividerZ0Z_13
T_12_15_wire_logic_cluster/lc_5/out
T_13_13_sp4_v_t_38
T_13_14_lc_trk_g3_6
T_13_14_input_2_1
T_13_14_wire_logic_cluster/lc_1/in_2

T_12_15_wire_logic_cluster/lc_5/out
T_12_15_lc_trk_g1_5
T_12_15_wire_logic_cluster/lc_5/in_1

End 

Net : DUT.uart_inst0.tx_clk_dividerZ0Z_5
T_12_14_wire_logic_cluster/lc_5/out
T_11_14_sp4_h_l_2
T_13_14_lc_trk_g2_7
T_13_14_input_2_5
T_13_14_wire_logic_cluster/lc_5/in_2

T_12_14_wire_logic_cluster/lc_5/out
T_12_14_lc_trk_g1_5
T_12_14_wire_logic_cluster/lc_5/in_1

End 

Net : DUT.uart_inst0.tx_bits_remaining_RNIAIE4LZ0Z_1
T_15_15_wire_logic_cluster/lc_1/out
T_14_15_lc_trk_g3_1
T_14_15_wire_logic_cluster/lc_1/in_1

End 

Net : DUT.uart_inst0.un1_tx_bits_remaining_cry_2
T_14_15_wire_logic_cluster/lc_2/cout
T_14_15_wire_logic_cluster/lc_3/in_3

End 

Net : DUT.uart_inst0.tx_bits_remaining_RNO_0Z0Z_3
T_14_15_wire_logic_cluster/lc_3/out
T_15_15_lc_trk_g0_3
T_15_15_wire_logic_cluster/lc_0/in_3

End 

Net : DUT.uart_inst0.un1_tx_clk_divider_10
T_13_15_wire_logic_cluster/lc_2/out
T_13_15_lc_trk_g3_2
T_13_15_wire_logic_cluster/lc_6/in_3

T_13_15_wire_logic_cluster/lc_2/out
T_14_14_lc_trk_g3_2
T_14_14_wire_logic_cluster/lc_6/in_3

T_13_15_wire_logic_cluster/lc_2/out
T_14_14_lc_trk_g3_2
T_14_14_wire_logic_cluster/lc_7/in_0

T_13_15_wire_logic_cluster/lc_2/out
T_13_14_lc_trk_g1_2
T_13_14_wire_logic_cluster/lc_2/in_3

T_13_15_wire_logic_cluster/lc_2/out
T_13_15_lc_trk_g3_2
T_13_15_wire_logic_cluster/lc_7/in_0

T_13_15_wire_logic_cluster/lc_2/out
T_13_14_lc_trk_g1_2
T_13_14_wire_logic_cluster/lc_6/in_3

T_13_15_wire_logic_cluster/lc_2/out
T_13_15_lc_trk_g3_2
T_13_15_wire_logic_cluster/lc_5/in_0

End 

Net : DUT.uart_inst0.un1_tx_clk_divider_7_cascade_
T_13_15_wire_logic_cluster/lc_1/ltout
T_13_15_wire_logic_cluster/lc_2/in_2

End 

Net : DUT.uart_inst0.tx_clk_dividerZ0Z_9
T_12_15_wire_logic_cluster/lc_1/out
T_13_15_lc_trk_g1_1
T_13_15_wire_logic_cluster/lc_1/in_3

T_12_15_wire_logic_cluster/lc_1/out
T_12_15_lc_trk_g2_1
T_12_15_input_2_1
T_12_15_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.uart_inst0.tx_clk_dividerZ0Z_11
T_12_15_wire_logic_cluster/lc_3/out
T_13_15_lc_trk_g0_3
T_13_15_wire_logic_cluster/lc_1/in_0

T_12_15_wire_logic_cluster/lc_3/out
T_12_15_lc_trk_g0_3
T_12_15_input_2_3
T_12_15_wire_logic_cluster/lc_3/in_2

End 

Net : DUT.uart_inst0.tx_clk_dividerZ0Z_10
T_12_15_wire_logic_cluster/lc_2/out
T_13_15_lc_trk_g0_2
T_13_15_wire_logic_cluster/lc_1/in_1

T_12_15_wire_logic_cluster/lc_2/out
T_12_15_lc_trk_g1_2
T_12_15_wire_logic_cluster/lc_2/in_1

End 

Net : DUT.uart_inst0.tx_countdown_3_4
T_14_14_wire_logic_cluster/lc_4/out
T_15_14_lc_trk_g1_4
T_15_14_wire_logic_cluster/lc_2/in_1

T_14_14_wire_logic_cluster/lc_4/out
T_15_10_sp4_v_t_44
T_14_12_lc_trk_g2_1
T_14_12_input_2_3
T_14_12_wire_logic_cluster/lc_3/in_2

T_14_14_wire_logic_cluster/lc_4/out
T_15_10_sp4_v_t_44
T_14_12_lc_trk_g2_1
T_14_12_wire_logic_cluster/lc_0/in_1

T_14_14_wire_logic_cluster/lc_4/out
T_15_10_sp4_v_t_44
T_15_12_lc_trk_g2_1
T_15_12_wire_logic_cluster/lc_4/in_3

T_14_14_wire_logic_cluster/lc_4/out
T_15_13_lc_trk_g2_4
T_15_13_wire_logic_cluster/lc_7/in_3

T_14_14_wire_logic_cluster/lc_4/out
T_14_13_lc_trk_g1_4
T_14_13_wire_logic_cluster/lc_2/in_3

End 

Net : DUT.uart_inst0.tx_countdown_3_cry_3
T_14_14_wire_logic_cluster/lc_3/cout
T_14_14_wire_logic_cluster/lc_4/in_3

Net : DUT.uart_inst0.tx_countdown_RNI4K692Z0Z_1
T_14_14_wire_logic_cluster/lc_6/out
T_14_14_lc_trk_g2_6
T_14_14_wire_logic_cluster/lc_1/in_1

End 

Net : DUT.uart_inst0.tx_bits_remaining_RNIBJE4LZ0Z_2
T_15_15_wire_logic_cluster/lc_5/out
T_14_15_lc_trk_g2_5
T_14_15_wire_logic_cluster/lc_2/in_1

End 

Net : DUT.uart_inst0.tx_clk_dividerZ0Z_12
T_12_15_wire_logic_cluster/lc_4/out
T_13_14_lc_trk_g3_4
T_13_14_wire_logic_cluster/lc_1/in_0

T_12_15_wire_logic_cluster/lc_4/out
T_12_15_lc_trk_g3_4
T_12_15_wire_logic_cluster/lc_4/in_1

End 

Net : DUT.uart_inst0.tx_clk_dividerZ0Z_4
T_12_14_wire_logic_cluster/lc_4/out
T_13_14_lc_trk_g1_4
T_13_14_wire_logic_cluster/lc_5/in_0

T_12_14_wire_logic_cluster/lc_4/out
T_12_14_lc_trk_g2_4
T_12_14_input_2_4
T_12_14_wire_logic_cluster/lc_4/in_2

End 

Net : DUT.uart_inst0.tx_clk_dividerZ0Z_7
T_12_14_wire_logic_cluster/lc_7/out
T_13_14_lc_trk_g1_7
T_13_14_wire_logic_cluster/lc_1/in_1

T_12_14_wire_logic_cluster/lc_7/out
T_12_14_lc_trk_g3_7
T_12_14_wire_logic_cluster/lc_7/in_1

End 

Net : DUT.uart_inst0.tx_clk_dividerZ0Z_3
T_12_14_wire_logic_cluster/lc_3/out
T_13_14_lc_trk_g1_3
T_13_14_wire_logic_cluster/lc_5/in_1

T_12_14_wire_logic_cluster/lc_3/out
T_12_14_lc_trk_g1_3
T_12_14_wire_logic_cluster/lc_3/in_1

End 

Net : DUT.uart_inst0.tx_countdown_RNI5L692Z0Z_2
T_13_15_wire_logic_cluster/lc_3/out
T_14_14_lc_trk_g2_3
T_14_14_wire_logic_cluster/lc_2/in_1

End 

Net : DUT.uart_inst0.tx_countdown_3_3
T_14_14_wire_logic_cluster/lc_3/out
T_15_14_lc_trk_g0_3
T_15_14_wire_logic_cluster/lc_2/in_3

T_14_14_wire_logic_cluster/lc_3/out
T_14_11_sp4_v_t_46
T_14_12_lc_trk_g3_6
T_14_12_wire_logic_cluster/lc_6/in_3

T_14_14_wire_logic_cluster/lc_3/out
T_14_11_sp4_v_t_46
T_14_12_lc_trk_g3_6
T_14_12_wire_logic_cluster/lc_3/in_0

T_14_14_wire_logic_cluster/lc_3/out
T_15_11_sp4_v_t_47
T_15_12_lc_trk_g2_7
T_15_12_wire_logic_cluster/lc_3/in_0

T_14_14_wire_logic_cluster/lc_3/out
T_14_13_lc_trk_g1_3
T_14_13_wire_logic_cluster/lc_3/in_3

End 

Net : DUT.uart_inst0.tx_countdown_3_cry_2
T_14_14_wire_logic_cluster/lc_2/cout
T_14_14_wire_logic_cluster/lc_3/in_3

Net : DUT.uart_inst0.tx_clk_dividerZ0Z_8
T_12_15_wire_logic_cluster/lc_0/out
T_13_15_lc_trk_g0_0
T_13_15_wire_logic_cluster/lc_2/in_0

T_12_15_wire_logic_cluster/lc_0/out
T_12_15_lc_trk_g3_0
T_12_15_wire_logic_cluster/lc_0/in_1

End 

Net : DUT.uart_inst0.tx_clk_dividerZ0Z_2
T_12_14_wire_logic_cluster/lc_2/out
T_13_14_lc_trk_g0_2
T_13_14_wire_logic_cluster/lc_5/in_3

T_12_14_wire_logic_cluster/lc_2/out
T_12_14_lc_trk_g0_2
T_12_14_input_2_2
T_12_14_wire_logic_cluster/lc_2/in_2

End 

Net : DUT.uart_inst0.tx_clk_dividerZ0Z_6
T_12_14_wire_logic_cluster/lc_6/out
T_13_14_lc_trk_g0_6
T_13_14_wire_logic_cluster/lc_1/in_3

T_12_14_wire_logic_cluster/lc_6/out
T_12_14_lc_trk_g2_6
T_12_14_input_2_6
T_12_14_wire_logic_cluster/lc_6/in_2

End 

Net : DUT.uart_inst0.tx_clk_dividerZ0Z_1
T_12_14_wire_logic_cluster/lc_1/out
T_13_15_lc_trk_g2_1
T_13_15_wire_logic_cluster/lc_2/in_1

T_12_14_wire_logic_cluster/lc_1/out
T_12_14_lc_trk_g3_1
T_12_14_wire_logic_cluster/lc_1/in_1

End 

Net : DUT.uart_inst0.tx_countdown_RNI6M692Z0Z_3
T_14_14_wire_logic_cluster/lc_7/out
T_14_14_lc_trk_g3_7
T_14_14_wire_logic_cluster/lc_3/in_1

End 

Net : DUT.uart_inst0.tx_countdown_3_1
T_14_14_wire_logic_cluster/lc_1/out
T_15_14_lc_trk_g1_1
T_15_14_input_2_2
T_15_14_wire_logic_cluster/lc_2/in_2

T_14_14_wire_logic_cluster/lc_1/out
T_15_11_sp4_v_t_43
T_14_12_lc_trk_g3_3
T_14_12_wire_logic_cluster/lc_6/in_0

T_14_14_wire_logic_cluster/lc_1/out
T_15_11_sp4_v_t_43
T_14_12_lc_trk_g3_3
T_14_12_wire_logic_cluster/lc_3/in_3

T_14_14_wire_logic_cluster/lc_1/out
T_15_11_sp4_v_t_43
T_15_12_lc_trk_g3_3
T_15_12_wire_logic_cluster/lc_3/in_3

T_14_14_wire_logic_cluster/lc_1/out
T_15_13_lc_trk_g2_1
T_15_13_wire_logic_cluster/lc_6/in_1

T_14_14_wire_logic_cluster/lc_1/out
T_14_13_lc_trk_g1_1
T_14_13_wire_logic_cluster/lc_1/in_3

End 

Net : DUT.uart_inst0.tx_countdown_3_cry_0
T_14_14_wire_logic_cluster/lc_0/cout
T_14_14_wire_logic_cluster/lc_1/in_3

Net : DUT.uart_inst0.tx_clk_dividerZ0Z_0
T_12_15_wire_logic_cluster/lc_6/out
T_13_15_lc_trk_g1_6
T_13_15_wire_logic_cluster/lc_2/in_3

T_12_15_wire_logic_cluster/lc_6/out
T_12_14_lc_trk_g0_6
T_12_14_input_2_0
T_12_14_wire_logic_cluster/lc_0/in_2

T_12_15_wire_logic_cluster/lc_6/out
T_12_15_lc_trk_g3_6
T_12_15_wire_logic_cluster/lc_6/in_3

End 

Net : DUT.uart_inst0.un1_tx_bits_remaining_axb_3
T_15_15_wire_logic_cluster/lc_7/out
T_14_15_lc_trk_g3_7
T_14_15_wire_logic_cluster/lc_3/in_1

End 

Net : DUT.uart_inst0.N_99_cascade_
T_15_14_wire_logic_cluster/lc_5/ltout
T_15_14_wire_logic_cluster/lc_6/in_2

End 

Net : DUT.uart_inst0.un1_tx_bits_remaining_cry_0_c_RNOZ0
T_15_14_wire_logic_cluster/lc_6/out
T_14_15_lc_trk_g1_6
T_14_15_wire_logic_cluster/lc_0/in_1

End 

Net : DUT.uart_inst0.N_71_i
T_15_12_wire_logic_cluster/lc_0/out
T_12_12_sp12_h_l_0
T_17_12_sp4_h_l_7
T_16_12_sp4_v_t_42
T_16_13_lc_trk_g2_2
T_16_13_wire_logic_cluster/lc_1/cen

T_15_12_wire_logic_cluster/lc_0/out
T_12_12_sp12_h_l_0
T_17_12_sp4_h_l_7
T_16_12_sp4_v_t_42
T_16_13_lc_trk_g2_2
T_16_13_wire_logic_cluster/lc_1/cen

T_15_12_wire_logic_cluster/lc_0/out
T_12_12_sp12_h_l_0
T_17_12_sp4_h_l_7
T_16_12_sp4_v_t_42
T_16_13_lc_trk_g2_2
T_16_13_wire_logic_cluster/lc_1/cen

T_15_12_wire_logic_cluster/lc_0/out
T_12_12_sp12_h_l_0
T_17_12_sp4_h_l_7
T_16_12_sp4_v_t_42
T_16_13_lc_trk_g2_2
T_16_13_wire_logic_cluster/lc_1/cen

T_15_12_wire_logic_cluster/lc_0/out
T_12_12_sp12_h_l_0
T_16_12_lc_trk_g1_3
T_16_12_wire_logic_cluster/lc_0/cen

T_15_12_wire_logic_cluster/lc_0/out
T_12_12_sp12_h_l_0
T_16_12_lc_trk_g1_3
T_16_12_wire_logic_cluster/lc_0/cen

T_15_12_wire_logic_cluster/lc_0/out
T_12_12_sp12_h_l_0
T_16_12_lc_trk_g1_3
T_16_12_wire_logic_cluster/lc_0/cen

T_15_12_wire_logic_cluster/lc_0/out
T_12_12_sp12_h_l_0
T_16_12_lc_trk_g1_3
T_16_12_wire_logic_cluster/lc_0/cen

End 

Net : DUT.uart_inst0.tx_countdown_3_cry_4
T_14_14_wire_logic_cluster/lc_4/cout
T_14_14_wire_logic_cluster/lc_5/in_3

End 

Net : DUT.uart_inst0.tx_state_RNI9DTT5Z0Z_0_cascade_
T_15_14_wire_logic_cluster/lc_4/ltout
T_15_14_wire_logic_cluster/lc_5/in_2

End 

Net : DUT.uart_inst0.tx_countdown_3_5
T_14_14_wire_logic_cluster/lc_5/out
T_15_14_lc_trk_g0_5
T_15_14_wire_logic_cluster/lc_4/in_3

T_14_14_wire_logic_cluster/lc_5/out
T_14_10_sp4_v_t_47
T_14_12_lc_trk_g2_2
T_14_12_wire_logic_cluster/lc_3/in_1

T_14_14_wire_logic_cluster/lc_5/out
T_14_10_sp4_v_t_47
T_14_12_lc_trk_g2_2
T_14_12_input_2_0
T_14_12_wire_logic_cluster/lc_0/in_2

T_14_14_wire_logic_cluster/lc_5/out
T_15_10_sp4_v_t_46
T_15_12_lc_trk_g2_3
T_15_12_wire_logic_cluster/lc_4/in_1

T_14_14_wire_logic_cluster/lc_5/out
T_15_13_lc_trk_g3_5
T_15_13_wire_logic_cluster/lc_7/in_1

T_14_14_wire_logic_cluster/lc_5/out
T_13_14_lc_trk_g2_5
T_13_14_wire_logic_cluster/lc_0/in_1

End 

Net : DUT.uart_inst0.tx_countdown_RNI7N692Z0Z_4
T_13_14_wire_logic_cluster/lc_2/out
T_14_14_lc_trk_g1_2
T_14_14_wire_logic_cluster/lc_4/in_1

End 

Net : DUT.uart_inst0.un2_rx_clk_divider_a_14
T_10_11_wire_logic_cluster/lc_3/out
T_10_11_sp4_h_l_11
T_14_11_sp4_h_l_2
T_13_11_lc_trk_g1_2
T_13_11_wire_logic_cluster/lc_2/in_3

T_10_11_wire_logic_cluster/lc_3/out
T_10_11_sp4_h_l_11
T_13_11_sp4_v_t_41
T_13_13_lc_trk_g3_4
T_13_13_wire_logic_cluster/lc_0/in_3

T_10_11_wire_logic_cluster/lc_3/out
T_10_11_sp4_h_l_11
T_12_11_lc_trk_g3_6
T_12_11_wire_logic_cluster/lc_4/in_3

T_10_11_wire_logic_cluster/lc_3/out
T_10_11_sp4_h_l_11
T_12_11_lc_trk_g3_6
T_12_11_wire_logic_cluster/lc_7/in_0

T_10_11_wire_logic_cluster/lc_3/out
T_10_11_sp4_h_l_11
T_13_11_sp4_v_t_41
T_13_12_lc_trk_g2_1
T_13_12_wire_logic_cluster/lc_6/in_3

T_10_11_wire_logic_cluster/lc_3/out
T_10_11_sp4_h_l_11
T_13_11_sp4_v_t_41
T_13_12_lc_trk_g2_1
T_13_12_wire_logic_cluster/lc_5/in_0

T_10_11_wire_logic_cluster/lc_3/out
T_10_11_sp4_h_l_11
T_13_11_sp4_v_t_41
T_12_13_lc_trk_g1_4
T_12_13_wire_logic_cluster/lc_4/in_3

T_10_11_wire_logic_cluster/lc_3/out
T_10_11_sp4_h_l_11
T_13_11_sp4_v_t_41
T_12_13_lc_trk_g1_4
T_12_13_wire_logic_cluster/lc_2/in_3

T_10_11_wire_logic_cluster/lc_3/out
T_10_11_sp4_h_l_11
T_14_11_sp4_h_l_2
T_13_11_lc_trk_g1_2
T_13_11_wire_logic_cluster/lc_1/in_0

T_10_11_wire_logic_cluster/lc_3/out
T_10_11_sp4_h_l_11
T_14_11_sp4_h_l_2
T_13_11_lc_trk_g1_2
T_13_11_wire_logic_cluster/lc_0/in_3

T_10_11_wire_logic_cluster/lc_3/out
T_11_10_lc_trk_g3_3
T_11_10_wire_logic_cluster/lc_3/in_3

End 

Net : DUT.uart_inst0.un2_rx_clk_divider_a_11
T_10_11_wire_logic_cluster/lc_5/out
T_10_11_lc_trk_g1_5
T_10_11_wire_logic_cluster/lc_3/in_3

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_9
T_10_12_wire_logic_cluster/lc_5/out
T_10_11_lc_trk_g0_5
T_10_11_wire_logic_cluster/lc_5/in_0

T_10_12_wire_logic_cluster/lc_5/out
T_11_12_lc_trk_g1_5
T_11_12_wire_logic_cluster/lc_1/in_1

T_10_12_wire_logic_cluster/lc_5/out
T_10_12_lc_trk_g1_5
T_10_12_wire_logic_cluster/lc_5/in_3

End 

Net : DUT.uart_inst0.rx_countdown_3_cry_4
T_13_12_wire_logic_cluster/lc_4/cout
T_13_12_wire_logic_cluster/lc_5/in_3

End 

Net : DUT.uart_inst0.rx_countdown_RNIEUMA4Z0Z_3
T_13_11_wire_logic_cluster/lc_2/out
T_13_8_sp4_v_t_44
T_13_12_lc_trk_g0_1
T_13_12_input_2_3
T_13_12_wire_logic_cluster/lc_3/in_2

End 

Net : DUT.uart_inst0.rx_countdown_8_i_o2_2_2
T_12_13_wire_logic_cluster/lc_5/out
T_13_13_lc_trk_g0_5
T_13_13_wire_logic_cluster/lc_6/in_3

T_12_13_wire_logic_cluster/lc_5/out
T_12_13_lc_trk_g1_5
T_12_13_wire_logic_cluster/lc_1/in_3

End 

Net : DUT.uart_inst0.rx_bits_remaining_2_sqmuxa
T_13_13_wire_logic_cluster/lc_6/out
T_13_12_sp4_v_t_44
T_13_16_sp4_v_t_40
T_14_20_sp4_h_l_11
T_10_20_sp4_h_l_7
T_12_20_lc_trk_g2_2
T_12_20_wire_logic_cluster/lc_0/cen

T_13_13_wire_logic_cluster/lc_6/out
T_13_12_sp4_v_t_44
T_13_16_sp4_v_t_40
T_14_20_sp4_h_l_11
T_13_20_lc_trk_g1_3
T_13_20_wire_logic_cluster/lc_2/cen

T_13_13_wire_logic_cluster/lc_6/out
T_13_12_sp4_v_t_44
T_13_16_sp4_v_t_40
T_14_20_sp4_h_l_11
T_13_20_lc_trk_g1_3
T_13_20_wire_logic_cluster/lc_2/cen

T_13_13_wire_logic_cluster/lc_6/out
T_13_12_sp4_v_t_44
T_13_16_sp4_v_t_40
T_14_20_sp4_h_l_11
T_13_20_lc_trk_g1_3
T_13_20_wire_logic_cluster/lc_2/cen

T_13_13_wire_logic_cluster/lc_6/out
T_13_12_sp4_v_t_44
T_13_16_sp4_v_t_40
T_14_20_sp4_h_l_11
T_13_20_lc_trk_g1_3
T_13_20_wire_logic_cluster/lc_2/cen

T_13_13_wire_logic_cluster/lc_6/out
T_13_12_sp4_v_t_44
T_13_16_sp4_v_t_40
T_14_20_sp4_h_l_11
T_13_20_lc_trk_g1_3
T_13_20_wire_logic_cluster/lc_2/cen

T_13_13_wire_logic_cluster/lc_6/out
T_14_11_sp4_v_t_40
T_14_15_sp4_v_t_40
T_11_19_sp4_h_l_10
T_12_19_lc_trk_g2_2
T_12_19_wire_logic_cluster/lc_3/cen

T_13_13_wire_logic_cluster/lc_6/out
T_14_11_sp4_v_t_40
T_14_15_sp4_v_t_40
T_11_19_sp4_h_l_10
T_12_19_lc_trk_g2_2
T_12_19_wire_logic_cluster/lc_3/cen

End 

Net : DUT.uart_inst0.rx_countdown_3_5
T_13_12_wire_logic_cluster/lc_5/out
T_12_13_lc_trk_g0_5
T_12_13_wire_logic_cluster/lc_5/in_0

T_13_12_wire_logic_cluster/lc_5/out
T_13_11_sp4_v_t_42
T_12_12_lc_trk_g3_2
T_12_12_input_2_1
T_12_12_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_11
T_10_12_wire_logic_cluster/lc_7/out
T_10_11_lc_trk_g1_7
T_10_11_wire_logic_cluster/lc_5/in_1

T_10_12_wire_logic_cluster/lc_7/out
T_11_12_lc_trk_g1_7
T_11_12_wire_logic_cluster/lc_3/in_1

T_10_12_wire_logic_cluster/lc_7/out
T_10_12_lc_trk_g1_7
T_10_12_wire_logic_cluster/lc_7/in_3

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_12
T_10_12_wire_logic_cluster/lc_2/out
T_10_11_lc_trk_g1_2
T_10_11_input_2_5
T_10_11_wire_logic_cluster/lc_5/in_2

T_10_12_wire_logic_cluster/lc_2/out
T_11_12_lc_trk_g0_2
T_11_12_input_2_4
T_11_12_wire_logic_cluster/lc_4/in_2

T_10_12_wire_logic_cluster/lc_2/out
T_10_12_lc_trk_g3_2
T_10_12_wire_logic_cluster/lc_2/in_3

End 

Net : DUT.uart_inst0.rx_countdown_RNIDTMA4Z0Z_2
T_13_13_wire_logic_cluster/lc_0/out
T_13_12_lc_trk_g1_0
T_13_12_wire_logic_cluster/lc_2/in_1

End 

Net : DUT.uart_inst0.rx_countdown_3_cry_0_c_RNOZ0
T_12_11_wire_logic_cluster/lc_4/out
T_13_12_lc_trk_g2_4
T_13_12_input_2_0
T_13_12_wire_logic_cluster/lc_0/in_2

End 

Net : DUT.uart_inst0.un1_tx_clk_divider_10_cascade_
T_13_15_wire_logic_cluster/lc_2/ltout
T_13_15_wire_logic_cluster/lc_3/in_2

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_10
T_10_12_wire_logic_cluster/lc_6/out
T_10_11_lc_trk_g0_6
T_10_11_wire_logic_cluster/lc_5/in_3

T_10_12_wire_logic_cluster/lc_6/out
T_11_12_lc_trk_g0_6
T_11_12_input_2_2
T_11_12_wire_logic_cluster/lc_2/in_2

T_10_12_wire_logic_cluster/lc_6/out
T_10_12_lc_trk_g3_6
T_10_12_wire_logic_cluster/lc_6/in_3

End 

Net : fifo_inst.tx_fifo_inst.rRamRdAddr_0_2
T_16_10_wire_logic_cluster/lc_1/out
T_16_10_lc_trk_g3_1
T_16_10_wire_logic_cluster/lc_0/in_0

End 

Net : DUT.uart_inst0.rx_countdown_RNICSMA4Z0Z_1
T_12_11_wire_logic_cluster/lc_7/out
T_13_12_lc_trk_g2_7
T_13_12_input_2_1
T_13_12_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_17
T_11_13_wire_logic_cluster/lc_1/out
T_12_10_sp4_v_t_43
T_12_11_lc_trk_g3_3
T_12_11_wire_logic_cluster/lc_5/in_3

T_11_13_wire_logic_cluster/lc_1/out
T_11_13_lc_trk_g0_1
T_11_13_input_2_1
T_11_13_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.uart_inst0.un2_rx_clk_divider_a_15
T_12_11_wire_logic_cluster/lc_3/out
T_13_10_sp4_v_t_39
T_13_13_lc_trk_g0_7
T_13_13_wire_logic_cluster/lc_0/in_1

T_12_11_wire_logic_cluster/lc_3/out
T_13_11_lc_trk_g0_3
T_13_11_wire_logic_cluster/lc_2/in_1

T_12_11_wire_logic_cluster/lc_3/out
T_12_11_lc_trk_g0_3
T_12_11_input_2_7
T_12_11_wire_logic_cluster/lc_7/in_2

T_12_11_wire_logic_cluster/lc_3/out
T_13_12_lc_trk_g2_3
T_13_12_wire_logic_cluster/lc_6/in_1

T_12_11_wire_logic_cluster/lc_3/out
T_13_12_lc_trk_g2_3
T_13_12_input_2_5
T_13_12_wire_logic_cluster/lc_5/in_2

T_12_11_wire_logic_cluster/lc_3/out
T_12_10_sp4_v_t_38
T_12_13_lc_trk_g0_6
T_12_13_wire_logic_cluster/lc_4/in_0

T_12_11_wire_logic_cluster/lc_3/out
T_12_10_sp4_v_t_38
T_12_13_lc_trk_g0_6
T_12_13_wire_logic_cluster/lc_2/in_0

T_12_11_wire_logic_cluster/lc_3/out
T_11_10_lc_trk_g2_3
T_11_10_wire_logic_cluster/lc_3/in_0

T_12_11_wire_logic_cluster/lc_3/out
T_13_11_lc_trk_g0_3
T_13_11_wire_logic_cluster/lc_0/in_1

T_12_11_wire_logic_cluster/lc_3/out
T_13_11_lc_trk_g0_3
T_13_11_input_2_1
T_13_11_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.uart_inst0.un2_rx_clk_divider_a_12
T_12_11_wire_logic_cluster/lc_5/out
T_12_11_lc_trk_g1_5
T_12_11_wire_logic_cluster/lc_3/in_3

End 

Net : DUT.uart_inst0.rx_countdown_3_cry_0
T_13_12_wire_logic_cluster/lc_0/cout
T_13_12_wire_logic_cluster/lc_1/in_3

Net : DUT.uart_inst0.rx_countdown_3_1
T_13_12_wire_logic_cluster/lc_1/out
T_12_13_lc_trk_g0_1
T_12_13_wire_logic_cluster/lc_4/in_1

T_13_12_wire_logic_cluster/lc_1/out
T_12_12_lc_trk_g2_1
T_12_12_wire_logic_cluster/lc_0/in_3

End 

Net : DUT.uart_inst0.rx_countdown_RNI8KQG9Z0Z_0_cascade_
T_12_13_wire_logic_cluster/lc_4/ltout
T_12_13_wire_logic_cluster/lc_5/in_2

End 

Net : DUT.uart_inst0.un1_tx_bits_remaining_cry_1
T_14_15_wire_logic_cluster/lc_1/cout
T_14_15_wire_logic_cluster/lc_2/in_3

Net : DUT.uart_inst0.rx_countdown_RNIFVMA4Z0Z_4
T_13_12_wire_logic_cluster/lc_6/out
T_13_12_lc_trk_g1_6
T_13_12_wire_logic_cluster/lc_4/in_1

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_14
T_12_12_wire_logic_cluster/lc_5/out
T_12_11_lc_trk_g0_5
T_12_11_wire_logic_cluster/lc_5/in_0

T_12_12_wire_logic_cluster/lc_5/out
T_11_12_lc_trk_g3_5
T_11_12_input_2_6
T_11_12_wire_logic_cluster/lc_6/in_2

T_12_12_wire_logic_cluster/lc_5/out
T_12_12_lc_trk_g2_5
T_12_12_wire_logic_cluster/lc_5/in_0

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_15
T_12_12_wire_logic_cluster/lc_6/out
T_12_11_lc_trk_g0_6
T_12_11_wire_logic_cluster/lc_5/in_1

T_12_12_wire_logic_cluster/lc_6/out
T_11_12_lc_trk_g2_6
T_11_12_wire_logic_cluster/lc_7/in_1

T_12_12_wire_logic_cluster/lc_6/out
T_12_12_lc_trk_g3_6
T_12_12_wire_logic_cluster/lc_6/in_3

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_13
T_12_12_wire_logic_cluster/lc_4/out
T_12_11_lc_trk_g1_4
T_12_11_input_2_5
T_12_11_wire_logic_cluster/lc_5/in_2

T_12_12_wire_logic_cluster/lc_4/out
T_11_12_lc_trk_g2_4
T_11_12_wire_logic_cluster/lc_5/in_1

T_12_12_wire_logic_cluster/lc_4/out
T_12_12_lc_trk_g1_4
T_12_12_wire_logic_cluster/lc_4/in_3

End 

Net : DUT.uart_inst0.N_68
T_12_13_wire_logic_cluster/lc_1/out
T_13_13_lc_trk_g0_1
T_13_13_wire_logic_cluster/lc_4/in_1

End 

Net : DUT.uart_inst0.tx_countdown_3_axb_5
T_13_15_wire_logic_cluster/lc_7/out
T_14_14_lc_trk_g2_7
T_14_14_wire_logic_cluster/lc_5/in_0

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_6
T_13_11_wire_logic_cluster/lc_1/out
T_13_11_sp4_h_l_7
T_9_11_sp4_h_l_10
T_10_11_lc_trk_g3_2
T_10_11_wire_logic_cluster/lc_3/in_0

T_13_11_wire_logic_cluster/lc_1/out
T_13_11_sp4_h_l_7
T_9_11_sp4_h_l_10
T_11_11_lc_trk_g3_7
T_11_11_input_2_6
T_11_11_wire_logic_cluster/lc_6/in_2

End 

Net : DUT.uart_inst0.un2_rx_clk_divider_a_9_cascade_
T_12_11_wire_logic_cluster/lc_2/ltout
T_12_11_wire_logic_cluster/lc_3/in_2

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_4
T_15_11_wire_logic_cluster/lc_0/out
T_12_11_sp12_h_l_0
T_12_11_lc_trk_g1_3
T_12_11_input_2_2
T_12_11_wire_logic_cluster/lc_2/in_2

T_15_11_wire_logic_cluster/lc_0/out
T_12_11_sp12_h_l_0
T_11_11_lc_trk_g0_0
T_11_11_input_2_4
T_11_11_wire_logic_cluster/lc_4/in_2

T_15_11_wire_logic_cluster/lc_0/out
T_15_11_lc_trk_g1_0
T_15_11_wire_logic_cluster/lc_0/in_3

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_5
T_13_11_wire_logic_cluster/lc_0/out
T_10_11_sp12_h_l_0
T_10_11_lc_trk_g1_3
T_10_11_wire_logic_cluster/lc_3/in_1

T_13_11_wire_logic_cluster/lc_0/out
T_10_11_sp12_h_l_0
T_11_11_lc_trk_g0_4
T_11_11_wire_logic_cluster/lc_5/in_1

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_7
T_10_12_wire_logic_cluster/lc_3/out
T_10_11_lc_trk_g0_3
T_10_11_wire_logic_cluster/lc_2/in_3

T_10_12_wire_logic_cluster/lc_3/out
T_11_11_lc_trk_g3_3
T_11_11_wire_logic_cluster/lc_7/in_1

T_10_12_wire_logic_cluster/lc_3/out
T_10_12_lc_trk_g1_3
T_10_12_wire_logic_cluster/lc_3/in_3

End 

Net : DUT.uart_inst0.un2_rx_clk_divider_a_3_cascade_
T_10_11_wire_logic_cluster/lc_2/ltout
T_10_11_wire_logic_cluster/lc_3/in_2

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_8
T_10_12_wire_logic_cluster/lc_1/out
T_10_11_lc_trk_g0_1
T_10_11_wire_logic_cluster/lc_2/in_1

T_10_12_wire_logic_cluster/lc_1/out
T_11_12_lc_trk_g1_1
T_11_12_input_2_0
T_11_12_wire_logic_cluster/lc_0/in_2

T_10_12_wire_logic_cluster/lc_1/out
T_10_12_lc_trk_g3_1
T_10_12_wire_logic_cluster/lc_1/in_3

End 

Net : DUT.uart_inst0.un1_tx_clk_divider_8_cascade_
T_13_14_wire_logic_cluster/lc_1/ltout
T_13_14_wire_logic_cluster/lc_2/in_2

End 

Net : DUT.uart_inst0.rx_countdown_3_4
T_13_12_wire_logic_cluster/lc_4/out
T_13_13_lc_trk_g0_4
T_13_13_wire_logic_cluster/lc_5/in_3

T_13_12_wire_logic_cluster/lc_4/out
T_12_13_lc_trk_g0_4
T_12_13_wire_logic_cluster/lc_6/in_0

T_13_12_wire_logic_cluster/lc_4/out
T_12_13_lc_trk_g0_4
T_12_13_wire_logic_cluster/lc_1/in_1

T_13_12_wire_logic_cluster/lc_4/out
T_13_11_lc_trk_g0_4
T_13_11_wire_logic_cluster/lc_7/in_3

End 

Net : DUT.uart_inst0.rx_countdown_3_cry_3
T_13_12_wire_logic_cluster/lc_3/cout
T_13_12_wire_logic_cluster/lc_4/in_3

Net : DUT.uart_inst0.rx_bits_remaining_2_sqmuxa_0_a2_0_a2_1_cascade_
T_13_13_wire_logic_cluster/lc_5/ltout
T_13_13_wire_logic_cluster/lc_6/in_2

End 

Net : DUT.uart_inst0.N_42
T_12_13_wire_logic_cluster/lc_6/out
T_12_10_sp4_v_t_36
T_9_14_sp4_h_l_1
T_10_14_lc_trk_g3_1
T_10_14_wire_logic_cluster/lc_7/in_3

T_12_13_wire_logic_cluster/lc_6/out
T_12_12_sp4_v_t_44
T_12_16_lc_trk_g0_1
T_12_16_wire_logic_cluster/lc_7/in_0

T_12_13_wire_logic_cluster/lc_6/out
T_12_12_sp4_v_t_44
T_12_16_lc_trk_g0_1
T_12_16_wire_logic_cluster/lc_3/in_0

T_12_13_wire_logic_cluster/lc_6/out
T_12_12_sp4_v_t_44
T_12_16_lc_trk_g0_1
T_12_16_wire_logic_cluster/lc_4/in_1

T_12_13_wire_logic_cluster/lc_6/out
T_12_12_sp4_v_t_44
T_11_15_lc_trk_g3_4
T_11_15_wire_logic_cluster/lc_4/in_3

T_12_13_wire_logic_cluster/lc_6/out
T_12_12_sp4_v_t_44
T_11_15_lc_trk_g3_4
T_11_15_wire_logic_cluster/lc_6/in_3

T_12_13_wire_logic_cluster/lc_6/out
T_13_12_sp4_v_t_45
T_13_16_lc_trk_g1_0
T_13_16_wire_logic_cluster/lc_4/in_3

T_12_13_wire_logic_cluster/lc_6/out
T_13_12_sp4_v_t_45
T_13_16_lc_trk_g1_0
T_13_16_wire_logic_cluster/lc_2/in_3

T_12_13_wire_logic_cluster/lc_6/out
T_11_14_lc_trk_g0_6
T_11_14_wire_logic_cluster/lc_5/in_3

T_12_13_wire_logic_cluster/lc_6/out
T_11_14_lc_trk_g0_6
T_11_14_wire_logic_cluster/lc_1/in_3

End 

Net : DUT.uart_inst0.rx_countdown_8_i_o2_2_2_cascade_
T_12_13_wire_logic_cluster/lc_5/ltout
T_12_13_wire_logic_cluster/lc_6/in_2

End 

Net : DUT.uart_inst0.un1_tx_bits_remaining_cry_0
T_14_15_wire_logic_cluster/lc_0/cout
T_14_15_wire_logic_cluster/lc_1/in_3

Net : DUT.uart_inst0.rx_countdown_3_cry_2
T_13_12_wire_logic_cluster/lc_2/cout
T_13_12_wire_logic_cluster/lc_3/in_3

Net : DUT.uart_inst0.rx_countdown_3_3
T_13_12_wire_logic_cluster/lc_3/out
T_13_13_lc_trk_g1_3
T_13_13_wire_logic_cluster/lc_5/in_1

T_13_12_wire_logic_cluster/lc_3/out
T_12_13_lc_trk_g0_3
T_12_13_wire_logic_cluster/lc_6/in_3

T_13_12_wire_logic_cluster/lc_3/out
T_12_13_lc_trk_g0_3
T_12_13_wire_logic_cluster/lc_1/in_0

T_13_12_wire_logic_cluster/lc_3/out
T_13_3_sp12_v_t_22
T_13_11_lc_trk_g3_1
T_13_11_input_2_6
T_13_11_wire_logic_cluster/lc_6/in_2

End 

Net : DUT.uart_inst0.rx_clk_dividerZ1Z_1
T_11_10_wire_logic_cluster/lc_6/out
T_12_11_lc_trk_g2_6
T_12_11_wire_logic_cluster/lc_2/in_0

T_11_10_wire_logic_cluster/lc_6/out
T_11_11_lc_trk_g0_6
T_11_11_wire_logic_cluster/lc_1/in_1

T_11_10_wire_logic_cluster/lc_6/out
T_11_10_lc_trk_g3_6
T_11_10_wire_logic_cluster/lc_6/in_3

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_3
T_11_10_wire_logic_cluster/lc_3/out
T_12_11_lc_trk_g2_3
T_12_11_wire_logic_cluster/lc_2/in_1

T_11_10_wire_logic_cluster/lc_3/out
T_11_11_lc_trk_g1_3
T_11_11_wire_logic_cluster/lc_3/in_1

End 

Net : DUT.uart_inst0.un2_rx_clk_divider_a_15_cascade_
T_12_11_wire_logic_cluster/lc_3/ltout
T_12_11_wire_logic_cluster/lc_4/in_2

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_2
T_11_10_wire_logic_cluster/lc_7/out
T_12_11_lc_trk_g2_7
T_12_11_wire_logic_cluster/lc_2/in_3

T_11_10_wire_logic_cluster/lc_7/out
T_12_9_sp4_v_t_47
T_11_11_lc_trk_g2_2
T_11_11_input_2_2
T_11_11_wire_logic_cluster/lc_2/in_2

T_11_10_wire_logic_cluster/lc_7/out
T_11_10_lc_trk_g2_7
T_11_10_wire_logic_cluster/lc_7/in_0

End 

Net : DUT.uart_inst0.rx_countdown_3_cry_1
T_13_12_wire_logic_cluster/lc_1/cout
T_13_12_wire_logic_cluster/lc_2/in_3

Net : DUT.uart_inst0.rx_countdown_3_2
T_13_12_wire_logic_cluster/lc_2/out
T_13_13_lc_trk_g1_2
T_13_13_wire_logic_cluster/lc_5/in_0

T_13_12_wire_logic_cluster/lc_2/out
T_12_13_lc_trk_g1_2
T_12_13_wire_logic_cluster/lc_6/in_1

T_13_12_wire_logic_cluster/lc_2/out
T_13_13_lc_trk_g1_2
T_13_13_wire_logic_cluster/lc_4/in_3

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_16
T_12_12_wire_logic_cluster/lc_7/out
T_12_11_lc_trk_g0_7
T_12_11_wire_logic_cluster/lc_3/in_0

T_12_12_wire_logic_cluster/lc_7/out
T_11_13_lc_trk_g1_7
T_11_13_input_2_0
T_11_13_wire_logic_cluster/lc_0/in_2

T_12_12_wire_logic_cluster/lc_7/out
T_12_12_lc_trk_g2_7
T_12_12_wire_logic_cluster/lc_7/in_0

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_1
T_12_10_wire_logic_cluster/lc_7/out
T_12_11_lc_trk_g1_7
T_12_11_wire_logic_cluster/lc_3/in_1

T_12_10_wire_logic_cluster/lc_7/out
T_11_11_lc_trk_g1_7
T_11_11_input_2_0
T_11_11_wire_logic_cluster/lc_0/in_2

T_12_10_wire_logic_cluster/lc_7/out
T_12_10_lc_trk_g1_7
T_12_10_wire_logic_cluster/lc_7/in_3

End 

Net : DUT.uart_inst0.tx_countdown_3_0
T_13_14_wire_logic_cluster/lc_6/out
T_13_14_sp4_h_l_1
T_15_14_lc_trk_g3_4
T_15_14_wire_logic_cluster/lc_4/in_1

T_13_14_wire_logic_cluster/lc_6/out
T_13_14_sp4_h_l_1
T_16_10_sp4_v_t_42
T_15_12_lc_trk_g1_7
T_15_12_wire_logic_cluster/lc_4/in_0

T_13_14_wire_logic_cluster/lc_6/out
T_14_13_sp4_v_t_45
T_15_13_sp4_h_l_1
T_15_13_lc_trk_g1_4
T_15_13_wire_logic_cluster/lc_7/in_0

T_13_14_wire_logic_cluster/lc_6/out
T_14_11_sp4_v_t_37
T_14_12_lc_trk_g2_5
T_14_12_wire_logic_cluster/lc_0/in_3

T_13_14_wire_logic_cluster/lc_6/out
T_14_11_sp4_v_t_37
T_14_12_lc_trk_g2_5
T_14_12_wire_logic_cluster/lc_4/in_3

End 

Net : DUT.uart_inst0.tx_countdownZ0Z_1
T_14_13_wire_logic_cluster/lc_1/out
T_14_11_sp4_v_t_47
T_14_14_lc_trk_g0_7
T_14_14_input_2_1
T_14_14_wire_logic_cluster/lc_1/in_2

T_14_13_wire_logic_cluster/lc_1/out
T_14_14_lc_trk_g1_1
T_14_14_input_2_6
T_14_14_wire_logic_cluster/lc_6/in_2

End 

Net : DUT.uart_inst0.tx_countdownZ0Z_5
T_13_14_wire_logic_cluster/lc_0/out
T_13_10_sp12_v_t_23
T_13_15_lc_trk_g3_7
T_13_15_wire_logic_cluster/lc_7/in_1

End 

Net : DUT.uart_inst0.tx_state_ns_i_i_a3_1_0
T_14_12_wire_logic_cluster/lc_6/out
T_14_12_lc_trk_g2_6
T_14_12_wire_logic_cluster/lc_1/in_3

End 

Net : DUT.uart_inst0.tx_countdownZ0Z_3
T_13_14_wire_logic_cluster/lc_7/out
T_14_14_lc_trk_g1_7
T_14_14_input_2_0
T_14_14_wire_logic_cluster/lc_0/in_2

T_13_14_wire_logic_cluster/lc_7/out
T_13_14_lc_trk_g3_7
T_13_14_wire_logic_cluster/lc_6/in_0

T_13_14_wire_logic_cluster/lc_7/out
T_13_15_lc_trk_g1_7
T_13_15_input_2_6
T_13_15_wire_logic_cluster/lc_6/in_2

End 

Net : DUT.uart_inst0.N_109
T_14_12_wire_logic_cluster/lc_1/out
T_14_12_lc_trk_g3_1
T_14_12_wire_logic_cluster/lc_5/in_3

End 

Net : DUT.uart_inst0.tx_countdownZ0Z_2
T_14_13_wire_logic_cluster/lc_5/out
T_15_12_sp4_v_t_43
T_14_14_lc_trk_g0_6
T_14_14_input_2_2
T_14_14_wire_logic_cluster/lc_2/in_2

T_14_13_wire_logic_cluster/lc_5/out
T_14_13_sp12_h_l_1
T_13_13_sp12_v_t_22
T_13_15_lc_trk_g3_5
T_13_15_wire_logic_cluster/lc_3/in_1

End 

Net : DUT.uart_inst0.tx_countdownZ1Z_3
T_14_13_wire_logic_cluster/lc_3/out
T_14_14_lc_trk_g0_3
T_14_14_input_2_3
T_14_14_wire_logic_cluster/lc_3/in_2

T_14_13_wire_logic_cluster/lc_3/out
T_14_14_lc_trk_g1_3
T_14_14_wire_logic_cluster/lc_7/in_1

End 

Net : DUT.uart_inst0.tx_countdown_3_cry_2_c_RNIKK41CZ0_cascade_
T_14_12_wire_logic_cluster/lc_3/ltout
T_14_12_wire_logic_cluster/lc_4/in_2

End 

Net : DUT.uart_inst0.N_42_cascade_
T_12_13_wire_logic_cluster/lc_6/ltout
T_12_13_wire_logic_cluster/lc_7/in_2

End 

Net : DUT.uart_inst0.N_82
T_14_12_wire_logic_cluster/lc_4/out
T_14_12_lc_trk_g1_4
T_14_12_wire_logic_cluster/lc_2/in_1

T_14_12_wire_logic_cluster/lc_4/out
T_14_13_lc_trk_g0_4
T_14_13_wire_logic_cluster/lc_5/in_1

End 

Net : DUT.uart_inst0.tx_bits_remaining_RNI5UON8Z0Z_3_cascade_
T_14_12_wire_logic_cluster/lc_0/ltout
T_14_12_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.uart_inst0.tx_out_6_iv_0_a3_1_sx_cascade_
T_15_12_wire_logic_cluster/lc_3/ltout
T_15_12_wire_logic_cluster/lc_4/in_2

End 

Net : DUT.uart_inst0.N_113
T_15_12_wire_logic_cluster/lc_4/out
T_15_11_lc_trk_g0_4
T_15_11_wire_logic_cluster/lc_1/in_1

End 

Net : DUT.uart_inst0.un1_tx_clk_divider_9_cascade_
T_13_14_wire_logic_cluster/lc_5/ltout
T_13_14_wire_logic_cluster/lc_6/in_2

End 

Net : DUT.uart_inst0.tx_countdownZ0Z_4
T_14_13_wire_logic_cluster/lc_2/out
T_14_14_lc_trk_g0_2
T_14_14_input_2_4
T_14_14_wire_logic_cluster/lc_4/in_2

T_14_13_wire_logic_cluster/lc_2/out
T_14_12_sp4_v_t_36
T_13_14_lc_trk_g1_1
T_13_14_wire_logic_cluster/lc_2/in_0

End 

Net : DUT.uart_inst0.N_109_cascade_
T_14_12_wire_logic_cluster/lc_1/ltout
T_14_12_wire_logic_cluster/lc_2/in_2

End 

Net : DUT.uart_inst0.N_116
T_15_13_wire_logic_cluster/lc_7/out
T_14_13_lc_trk_g3_7
T_14_13_wire_logic_cluster/lc_3/in_1

End 

Net : DUT.uart_inst0.tx_countdown_7_i_a3_0_sx_3_cascade_
T_15_13_wire_logic_cluster/lc_6/ltout
T_15_13_wire_logic_cluster/lc_7/in_2

End 

Net : fifo_inst.tx_fifo_inst.rRamRdAddr_0_4
T_17_9_wire_logic_cluster/lc_2/out
T_17_9_lc_trk_g2_2
T_17_9_wire_logic_cluster/lc_3/in_1

End 

Net : DUT.rTransmitZ0
T_14_11_wire_logic_cluster/lc_5/out
T_15_10_sp4_v_t_43
T_15_14_lc_trk_g0_6
T_15_14_wire_logic_cluster/lc_3/in_3

T_14_11_wire_logic_cluster/lc_5/out
T_15_10_sp4_v_t_43
T_15_14_lc_trk_g1_6
T_15_14_input_2_7
T_15_14_wire_logic_cluster/lc_7/in_2

T_14_11_wire_logic_cluster/lc_5/out
T_15_10_sp4_v_t_43
T_16_14_sp4_h_l_6
T_19_14_sp4_v_t_43
T_18_17_lc_trk_g3_3
T_18_17_wire_logic_cluster/lc_1/in_3

T_14_11_wire_logic_cluster/lc_5/out
T_15_10_sp4_v_t_43
T_16_14_sp4_h_l_6
T_19_14_sp4_v_t_43
T_18_17_lc_trk_g3_3
T_18_17_wire_logic_cluster/lc_7/in_3

T_14_11_wire_logic_cluster/lc_5/out
T_15_10_sp4_v_t_43
T_16_14_sp4_h_l_6
T_19_14_sp4_v_t_43
T_18_17_lc_trk_g3_3
T_18_17_wire_logic_cluster/lc_6/in_0

T_14_11_wire_logic_cluster/lc_5/out
T_15_10_sp4_v_t_43
T_16_14_sp4_h_l_6
T_19_10_sp4_v_t_43
T_18_13_lc_trk_g3_3
T_18_13_wire_logic_cluster/lc_1/in_3

T_14_11_wire_logic_cluster/lc_5/out
T_15_10_sp4_v_t_43
T_16_14_sp4_h_l_6
T_19_10_sp4_v_t_43
T_18_13_lc_trk_g3_3
T_18_13_wire_logic_cluster/lc_3/in_3

T_14_11_wire_logic_cluster/lc_5/out
T_15_10_sp4_v_t_43
T_14_12_lc_trk_g1_6
T_14_12_input_2_5
T_14_12_wire_logic_cluster/lc_5/in_2

End 

Net : DUT.uart_inst0.N_77
T_15_14_wire_logic_cluster/lc_3/out
T_13_14_sp4_h_l_3
T_15_14_lc_trk_g3_6
T_15_14_wire_logic_cluster/lc_5/in_0

T_15_14_wire_logic_cluster/lc_3/out
T_15_11_sp4_v_t_46
T_12_15_sp4_h_l_11
T_13_15_lc_trk_g2_3
T_13_15_wire_logic_cluster/lc_4/in_3

T_15_14_wire_logic_cluster/lc_3/out
T_13_14_sp4_h_l_3
T_15_14_lc_trk_g3_6
T_15_14_wire_logic_cluster/lc_0/in_3

T_15_14_wire_logic_cluster/lc_3/out
T_13_14_sp4_h_l_3
T_13_14_lc_trk_g1_6
T_13_14_wire_logic_cluster/lc_7/in_0

T_15_14_wire_logic_cluster/lc_3/out
T_13_14_sp4_h_l_3
T_13_14_lc_trk_g1_6
T_13_14_wire_logic_cluster/lc_0/in_3

T_15_14_wire_logic_cluster/lc_3/out
T_15_15_lc_trk_g1_3
T_15_15_wire_logic_cluster/lc_0/in_0

T_15_14_wire_logic_cluster/lc_3/out
T_14_13_lc_trk_g2_3
T_14_13_wire_logic_cluster/lc_3/in_0

T_15_14_wire_logic_cluster/lc_3/out
T_14_13_lc_trk_g3_3
T_14_13_wire_logic_cluster/lc_1/in_1

T_15_14_wire_logic_cluster/lc_3/out
T_14_13_lc_trk_g2_3
T_14_13_wire_logic_cluster/lc_2/in_1

End 

Net : DUT.uart_inst0.N_96
T_15_14_wire_logic_cluster/lc_7/out
T_15_15_lc_trk_g1_7
T_15_15_wire_logic_cluster/lc_1/in_1

T_15_14_wire_logic_cluster/lc_7/out
T_15_14_lc_trk_g2_7
T_15_14_wire_logic_cluster/lc_6/in_3

T_15_14_wire_logic_cluster/lc_7/out
T_15_15_lc_trk_g1_7
T_15_15_wire_logic_cluster/lc_5/in_1

T_15_14_wire_logic_cluster/lc_7/out
T_15_15_lc_trk_g1_7
T_15_15_wire_logic_cluster/lc_7/in_1

T_15_14_wire_logic_cluster/lc_7/out
T_15_11_sp4_v_t_38
T_15_12_lc_trk_g3_6
T_15_12_wire_logic_cluster/lc_0/in_1

T_15_14_wire_logic_cluster/lc_7/out
T_15_13_lc_trk_g1_7
T_15_13_wire_logic_cluster/lc_4/in_0

T_15_14_wire_logic_cluster/lc_7/out
T_14_13_lc_trk_g2_7
T_14_13_wire_logic_cluster/lc_5/in_0

End 

Net : DUT.tx_state_1
T_14_12_wire_logic_cluster/lc_2/out
T_15_11_sp4_v_t_37
T_15_14_lc_trk_g1_5
T_15_14_wire_logic_cluster/lc_3/in_1

T_14_12_wire_logic_cluster/lc_2/out
T_15_11_sp4_v_t_37
T_15_14_lc_trk_g1_5
T_15_14_wire_logic_cluster/lc_7/in_1

T_14_12_wire_logic_cluster/lc_2/out
T_15_12_lc_trk_g1_2
T_15_12_wire_logic_cluster/lc_2/in_3

T_14_12_wire_logic_cluster/lc_2/out
T_15_12_lc_trk_g1_2
T_15_12_wire_logic_cluster/lc_1/in_0

T_14_12_wire_logic_cluster/lc_2/out
T_14_12_lc_trk_g0_2
T_14_12_wire_logic_cluster/lc_2/in_0

T_14_12_wire_logic_cluster/lc_2/out
T_14_12_lc_trk_g0_2
T_14_12_wire_logic_cluster/lc_5/in_1

T_14_12_wire_logic_cluster/lc_2/out
T_14_11_lc_trk_g0_2
T_14_11_wire_logic_cluster/lc_5/in_3

End 

Net : DUT.uart_inst0.N_124
T_15_15_wire_logic_cluster/lc_3/out
T_15_12_sp4_v_t_46
T_15_14_lc_trk_g2_3
T_15_14_wire_logic_cluster/lc_7/in_0

T_15_15_wire_logic_cluster/lc_3/out
T_15_6_sp12_v_t_22
T_15_12_lc_trk_g2_5
T_15_12_wire_logic_cluster/lc_2/in_1

T_15_15_wire_logic_cluster/lc_3/out
T_15_12_sp4_v_t_46
T_12_12_sp4_h_l_5
T_14_12_lc_trk_g2_0
T_14_12_wire_logic_cluster/lc_0/in_0

T_15_15_wire_logic_cluster/lc_3/out
T_15_12_sp4_v_t_46
T_15_13_lc_trk_g2_6
T_15_13_wire_logic_cluster/lc_6/in_0

T_15_15_wire_logic_cluster/lc_3/out
T_15_6_sp12_v_t_22
T_15_12_lc_trk_g2_5
T_15_12_input_2_1
T_15_12_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.uart_inst0.tx_bits_remainingZ0Z_0
T_15_13_wire_logic_cluster/lc_4/out
T_16_12_sp4_v_t_41
T_15_15_lc_trk_g3_1
T_15_15_wire_logic_cluster/lc_3/in_3

T_15_13_wire_logic_cluster/lc_4/out
T_16_11_sp4_v_t_36
T_13_15_sp4_h_l_6
T_14_15_lc_trk_g2_6
T_14_15_input_2_0
T_14_15_wire_logic_cluster/lc_0/in_2

T_15_13_wire_logic_cluster/lc_4/out
T_15_13_lc_trk_g3_4
T_15_13_wire_logic_cluster/lc_4/in_1

T_15_13_wire_logic_cluster/lc_4/out
T_15_14_lc_trk_g0_4
T_15_14_wire_logic_cluster/lc_6/in_0

End 

Net : DUT.uart_inst0.tx_bits_remainingZ0Z_2
T_14_15_wire_logic_cluster/lc_2/out
T_15_15_lc_trk_g1_2
T_15_15_wire_logic_cluster/lc_3/in_0

T_14_15_wire_logic_cluster/lc_2/out
T_14_15_lc_trk_g0_2
T_14_15_input_2_2
T_14_15_wire_logic_cluster/lc_2/in_2

T_14_15_wire_logic_cluster/lc_2/out
T_15_15_lc_trk_g1_2
T_15_15_wire_logic_cluster/lc_5/in_0

End 

Net : DUT.uart_inst0.tx_bits_remainingZ0Z_1
T_14_15_wire_logic_cluster/lc_1/out
T_15_15_lc_trk_g1_1
T_15_15_wire_logic_cluster/lc_3/in_1

T_14_15_wire_logic_cluster/lc_1/out
T_14_15_lc_trk_g2_1
T_14_15_input_2_1
T_14_15_wire_logic_cluster/lc_1/in_2

T_14_15_wire_logic_cluster/lc_1/out
T_15_15_lc_trk_g0_1
T_15_15_wire_logic_cluster/lc_1/in_0

End 

Net : DUT.uart_inst0.tx_bits_remainingZ0Z_3
T_15_15_wire_logic_cluster/lc_0/out
T_15_15_lc_trk_g1_0
T_15_15_input_2_3
T_15_15_wire_logic_cluster/lc_3/in_2

T_15_15_wire_logic_cluster/lc_0/out
T_15_15_lc_trk_g1_0
T_15_15_wire_logic_cluster/lc_7/in_0

End 

Net : DUT.uart_inst0.rx_countdownZ0Z_3
T_12_12_wire_logic_cluster/lc_2/out
T_13_12_lc_trk_g1_2
T_13_12_wire_logic_cluster/lc_0/in_1

T_12_12_wire_logic_cluster/lc_2/out
T_12_13_lc_trk_g0_2
T_12_13_input_2_4
T_12_13_wire_logic_cluster/lc_4/in_2

T_12_12_wire_logic_cluster/lc_2/out
T_12_13_lc_trk_g0_2
T_12_13_input_2_2
T_12_13_wire_logic_cluster/lc_2/in_2

T_12_12_wire_logic_cluster/lc_2/out
T_12_11_lc_trk_g0_2
T_12_11_wire_logic_cluster/lc_4/in_0

End 

Net : DUT.uart_inst0.N_77_cascade_
T_15_14_wire_logic_cluster/lc_3/ltout
T_15_14_wire_logic_cluster/lc_4/in_2

End 

Net : DUT.uart_inst0.rx_countdownZ0Z_1
T_12_12_wire_logic_cluster/lc_0/out
T_13_12_lc_trk_g0_0
T_13_12_wire_logic_cluster/lc_1/in_1

T_12_12_wire_logic_cluster/lc_0/out
T_12_11_lc_trk_g0_0
T_12_11_wire_logic_cluster/lc_7/in_1

End 

Net : DUT.uart_inst0.rx_countdownZ0Z_2
T_13_13_wire_logic_cluster/lc_4/out
T_13_12_lc_trk_g0_4
T_13_12_input_2_2
T_13_12_wire_logic_cluster/lc_2/in_2

T_13_13_wire_logic_cluster/lc_4/out
T_13_13_lc_trk_g2_4
T_13_13_wire_logic_cluster/lc_0/in_0

End 

Net : DUT.uart_inst0.rx_countdownZ1Z_3
T_13_11_wire_logic_cluster/lc_6/out
T_13_12_lc_trk_g0_6
T_13_12_wire_logic_cluster/lc_3/in_1

T_13_11_wire_logic_cluster/lc_6/out
T_13_11_lc_trk_g2_6
T_13_11_wire_logic_cluster/lc_2/in_0

End 

Net : DUT.tx_state_0
T_14_12_wire_logic_cluster/lc_5/out
T_15_10_sp4_v_t_38
T_15_14_lc_trk_g1_3
T_15_14_wire_logic_cluster/lc_4/in_0

T_14_12_wire_logic_cluster/lc_5/out
T_15_10_sp4_v_t_38
T_15_14_lc_trk_g1_3
T_15_14_wire_logic_cluster/lc_5/in_1

T_14_12_wire_logic_cluster/lc_5/out
T_15_10_sp4_v_t_38
T_15_14_lc_trk_g1_3
T_15_14_wire_logic_cluster/lc_7/in_3

T_14_12_wire_logic_cluster/lc_5/out
T_14_12_lc_trk_g1_5
T_14_12_input_2_6
T_14_12_wire_logic_cluster/lc_6/in_2

T_14_12_wire_logic_cluster/lc_5/out
T_15_12_lc_trk_g1_5
T_15_12_wire_logic_cluster/lc_2/in_0

T_14_12_wire_logic_cluster/lc_5/out
T_14_11_sp4_v_t_42
T_11_15_sp4_h_l_0
T_13_15_lc_trk_g2_5
T_13_15_wire_logic_cluster/lc_4/in_1

T_14_12_wire_logic_cluster/lc_5/out
T_15_10_sp4_v_t_38
T_15_14_lc_trk_g1_3
T_15_14_wire_logic_cluster/lc_0/in_0

T_14_12_wire_logic_cluster/lc_5/out
T_15_13_lc_trk_g2_5
T_15_13_wire_logic_cluster/lc_6/in_3

T_14_12_wire_logic_cluster/lc_5/out
T_15_10_sp4_v_t_38
T_12_14_sp4_h_l_3
T_13_14_lc_trk_g3_3
T_13_14_wire_logic_cluster/lc_0/in_0

T_14_12_wire_logic_cluster/lc_5/out
T_14_11_sp4_v_t_42
T_15_15_sp4_h_l_1
T_15_15_lc_trk_g1_4
T_15_15_wire_logic_cluster/lc_0/in_1

T_14_12_wire_logic_cluster/lc_5/out
T_13_12_sp4_h_l_2
T_16_12_sp4_v_t_39
T_16_13_lc_trk_g3_7
T_16_13_input_2_4
T_16_13_wire_logic_cluster/lc_4/in_2

T_14_12_wire_logic_cluster/lc_5/out
T_13_12_sp4_h_l_2
T_16_12_sp4_v_t_39
T_16_13_lc_trk_g3_7
T_16_13_wire_logic_cluster/lc_3/in_3

T_14_12_wire_logic_cluster/lc_5/out
T_13_12_sp4_h_l_2
T_16_12_sp4_v_t_39
T_16_13_lc_trk_g3_7
T_16_13_wire_logic_cluster/lc_5/in_3

T_14_12_wire_logic_cluster/lc_5/out
T_13_12_sp4_h_l_2
T_16_12_sp4_v_t_39
T_16_13_lc_trk_g2_7
T_16_13_wire_logic_cluster/lc_2/in_3

T_14_12_wire_logic_cluster/lc_5/out
T_15_10_sp4_v_t_38
T_12_14_sp4_h_l_3
T_13_14_lc_trk_g3_3
T_13_14_wire_logic_cluster/lc_7/in_3

T_14_12_wire_logic_cluster/lc_5/out
T_15_12_sp4_h_l_10
T_16_12_lc_trk_g3_2
T_16_12_wire_logic_cluster/lc_2/in_1

T_14_12_wire_logic_cluster/lc_5/out
T_15_12_sp4_h_l_10
T_16_12_lc_trk_g3_2
T_16_12_input_2_3
T_16_12_wire_logic_cluster/lc_3/in_2

T_14_12_wire_logic_cluster/lc_5/out
T_15_12_sp4_h_l_10
T_16_12_lc_trk_g3_2
T_16_12_input_2_1
T_16_12_wire_logic_cluster/lc_1/in_2

T_14_12_wire_logic_cluster/lc_5/out
T_15_12_sp4_h_l_10
T_16_12_lc_trk_g3_2
T_16_12_wire_logic_cluster/lc_0/in_3

T_14_12_wire_logic_cluster/lc_5/out
T_14_12_lc_trk_g0_5
T_14_12_wire_logic_cluster/lc_5/in_0

T_14_12_wire_logic_cluster/lc_5/out
T_14_13_lc_trk_g0_5
T_14_13_wire_logic_cluster/lc_1/in_0

T_14_12_wire_logic_cluster/lc_5/out
T_14_13_lc_trk_g1_5
T_14_13_wire_logic_cluster/lc_2/in_0

T_14_12_wire_logic_cluster/lc_5/out
T_14_11_lc_trk_g1_5
T_14_11_wire_logic_cluster/lc_5/in_1

T_14_12_wire_logic_cluster/lc_5/out
T_14_13_lc_trk_g0_5
T_14_13_input_2_5
T_14_13_wire_logic_cluster/lc_5/in_2

T_14_12_wire_logic_cluster/lc_5/out
T_14_13_lc_trk_g0_5
T_14_13_input_2_3
T_14_13_wire_logic_cluster/lc_3/in_2

End 

Net : DUT.uart_inst0.rx_countdownZ0Z_4
T_13_11_wire_logic_cluster/lc_7/out
T_13_12_lc_trk_g1_7
T_13_12_input_2_4
T_13_12_wire_logic_cluster/lc_4/in_2

T_13_11_wire_logic_cluster/lc_7/out
T_13_12_lc_trk_g1_7
T_13_12_wire_logic_cluster/lc_6/in_0

End 

Net : DUT.fifo_rx_inst.rFifoCount_RNIHH0D1Z0Z_0
T_11_16_wire_logic_cluster/lc_5/out
T_12_16_sp4_h_l_10
T_15_16_sp4_v_t_47
T_14_17_lc_trk_g3_7
T_14_17_wire_logic_cluster/lc_1/in_3

T_11_16_wire_logic_cluster/lc_5/out
T_12_16_sp4_h_l_10
T_15_16_sp4_v_t_47
T_14_17_lc_trk_g3_7
T_14_17_wire_logic_cluster/lc_3/in_3

T_11_16_wire_logic_cluster/lc_5/out
T_12_16_sp4_h_l_10
T_14_16_lc_trk_g3_7
T_14_16_wire_logic_cluster/lc_1/in_3

End 

Net : DUT.fifo_rx_inst.rFifoCountZ0Z_2
T_10_16_wire_logic_cluster/lc_2/out
T_11_16_lc_trk_g1_2
T_11_16_wire_logic_cluster/lc_5/in_0

T_10_16_wire_logic_cluster/lc_2/out
T_11_17_lc_trk_g2_2
T_11_17_wire_logic_cluster/lc_5/in_3

T_10_16_wire_logic_cluster/lc_2/out
T_11_16_lc_trk_g1_2
T_11_16_wire_logic_cluster/lc_0/in_3

T_10_16_wire_logic_cluster/lc_2/out
T_10_17_lc_trk_g0_2
T_10_17_wire_logic_cluster/lc_1/in_3

T_10_16_wire_logic_cluster/lc_2/out
T_11_16_lc_trk_g1_2
T_11_16_wire_logic_cluster/lc_7/in_0

T_10_16_wire_logic_cluster/lc_2/out
T_10_16_lc_trk_g0_2
T_10_16_input_2_2
T_10_16_wire_logic_cluster/lc_2/in_2

T_10_16_wire_logic_cluster/lc_2/out
T_11_17_lc_trk_g2_2
T_11_17_wire_logic_cluster/lc_3/in_3

End 

Net : N_100_i
T_14_17_wire_logic_cluster/lc_1/out
T_14_17_lc_trk_g2_1
T_14_17_wire_logic_cluster/lc_0/in_3

End 

Net : DUT.fifo_rx_inst.rFifoCountZ0Z_0
T_11_17_wire_logic_cluster/lc_3/out
T_11_16_lc_trk_g1_3
T_11_16_wire_logic_cluster/lc_5/in_3

T_11_17_wire_logic_cluster/lc_3/out
T_11_16_lc_trk_g1_3
T_11_16_wire_logic_cluster/lc_0/in_0

T_11_17_wire_logic_cluster/lc_3/out
T_10_16_lc_trk_g2_3
T_10_16_wire_logic_cluster/lc_0/in_1

T_11_17_wire_logic_cluster/lc_3/out
T_11_17_lc_trk_g0_3
T_11_17_input_2_3
T_11_17_wire_logic_cluster/lc_3/in_2

T_11_17_wire_logic_cluster/lc_3/out
T_11_16_lc_trk_g1_3
T_11_16_wire_logic_cluster/lc_7/in_3

End 

Net : N_100_i_0
T_14_17_wire_logic_cluster/lc_0/out
T_14_15_sp4_v_t_45
T_15_19_sp4_h_l_2
T_14_19_lc_trk_g0_2
T_14_19_wire_logic_cluster/lc_1/cen

T_14_17_wire_logic_cluster/lc_0/out
T_14_15_sp4_v_t_45
T_15_19_sp4_h_l_2
T_14_19_lc_trk_g0_2
T_14_19_wire_logic_cluster/lc_1/cen

T_14_17_wire_logic_cluster/lc_0/out
T_14_15_sp4_v_t_45
T_15_19_sp4_h_l_2
T_14_19_lc_trk_g0_2
T_14_19_wire_logic_cluster/lc_1/cen

T_14_17_wire_logic_cluster/lc_0/out
T_14_15_sp4_v_t_45
T_15_19_sp4_h_l_2
T_14_19_lc_trk_g0_2
T_14_19_wire_logic_cluster/lc_1/cen

T_14_17_wire_logic_cluster/lc_0/out
T_11_17_sp12_h_l_0
T_15_17_lc_trk_g1_3
T_15_17_wire_logic_cluster/lc_0/cen

T_14_17_wire_logic_cluster/lc_0/out
T_11_17_sp12_h_l_0
T_15_17_lc_trk_g1_3
T_15_17_wire_logic_cluster/lc_0/cen

T_14_17_wire_logic_cluster/lc_0/out
T_11_17_sp12_h_l_0
T_15_17_lc_trk_g1_3
T_15_17_wire_logic_cluster/lc_0/cen

T_14_17_wire_logic_cluster/lc_0/out
T_11_17_sp12_h_l_0
T_15_17_lc_trk_g1_3
T_15_17_wire_logic_cluster/lc_0/cen

End 

Net : DUT.fifo_rx_inst.rFifoCountZ0Z_1
T_10_16_wire_logic_cluster/lc_1/out
T_11_16_lc_trk_g1_1
T_11_16_wire_logic_cluster/lc_5/in_1

T_10_16_wire_logic_cluster/lc_1/out
T_11_16_lc_trk_g1_1
T_11_16_input_2_0
T_11_16_wire_logic_cluster/lc_0/in_2

T_10_16_wire_logic_cluster/lc_1/out
T_10_16_lc_trk_g3_1
T_10_16_wire_logic_cluster/lc_1/in_1

T_10_16_wire_logic_cluster/lc_1/out
T_11_16_lc_trk_g1_1
T_11_16_wire_logic_cluster/lc_1/in_3

End 

Net : rFifoDatarff_0_RNIHJV05
T_14_17_wire_logic_cluster/lc_3/out
T_14_17_lc_trk_g0_3
T_14_17_wire_logic_cluster/lc_0/in_1

T_14_17_wire_logic_cluster/lc_3/out
T_15_14_sp4_v_t_47
T_15_18_sp4_v_t_36
T_14_19_lc_trk_g2_4
T_14_19_wire_logic_cluster/lc_5/s_r

T_14_17_wire_logic_cluster/lc_3/out
T_15_14_sp4_v_t_47
T_15_18_sp4_v_t_36
T_14_19_lc_trk_g2_4
T_14_19_wire_logic_cluster/lc_5/s_r

T_14_17_wire_logic_cluster/lc_3/out
T_15_14_sp4_v_t_47
T_15_18_sp4_v_t_36
T_14_19_lc_trk_g2_4
T_14_19_wire_logic_cluster/lc_5/s_r

T_14_17_wire_logic_cluster/lc_3/out
T_15_14_sp4_v_t_47
T_15_18_sp4_v_t_36
T_14_19_lc_trk_g2_4
T_14_19_wire_logic_cluster/lc_5/s_r

T_14_17_wire_logic_cluster/lc_3/out
T_14_13_sp4_v_t_43
T_15_17_sp4_h_l_0
T_15_17_lc_trk_g1_5
T_15_17_wire_logic_cluster/lc_5/s_r

T_14_17_wire_logic_cluster/lc_3/out
T_14_13_sp4_v_t_43
T_15_17_sp4_h_l_0
T_15_17_lc_trk_g1_5
T_15_17_wire_logic_cluster/lc_5/s_r

T_14_17_wire_logic_cluster/lc_3/out
T_14_13_sp4_v_t_43
T_15_17_sp4_h_l_0
T_15_17_lc_trk_g1_5
T_15_17_wire_logic_cluster/lc_5/s_r

T_14_17_wire_logic_cluster/lc_3/out
T_14_13_sp4_v_t_43
T_15_17_sp4_h_l_0
T_15_17_lc_trk_g1_5
T_15_17_wire_logic_cluster/lc_5/s_r

End 

Net : DUT.uart_inst0.rx_countdownZ0Z_5
T_12_12_wire_logic_cluster/lc_1/out
T_13_12_lc_trk_g1_1
T_13_12_wire_logic_cluster/lc_5/in_1

End 

Net : DUT.uart_inst0.rx_countdown_3_0
T_12_13_wire_logic_cluster/lc_2/out
T_12_12_lc_trk_g1_2
T_12_12_wire_logic_cluster/lc_2/in_3

End 

Net : bfn_11_13_0_
T_11_13_wire_logic_cluster/carry_in_mux/cout
T_11_13_wire_logic_cluster/lc_0/in_3

Net : DUT.uart_inst0.rx_clk_divider_1_cry_15_THRU_CO
T_11_13_wire_logic_cluster/lc_0/out
T_12_12_lc_trk_g3_0
T_12_12_input_2_7
T_12_12_wire_logic_cluster/lc_7/in_2

End 

Net : DUT.fifo_rx_inst.rTxByte_52_1
T_13_17_wire_logic_cluster/lc_0/out
T_14_17_lc_trk_g0_0
T_14_17_wire_logic_cluster/lc_3/in_1

End 

Net : DUT.fifo_rx_inst.rReadPtrZ0Z_0
T_12_17_wire_logic_cluster/lc_3/out
T_13_17_lc_trk_g1_3
T_13_17_wire_logic_cluster/lc_0/in_0

T_12_17_wire_logic_cluster/lc_3/out
T_12_17_sp4_h_l_11
T_14_17_lc_trk_g3_6
T_14_17_wire_logic_cluster/lc_2/in_3

T_12_17_wire_logic_cluster/lc_3/out
T_13_18_lc_trk_g2_3
T_13_18_wire_logic_cluster/lc_3/in_0

T_12_17_wire_logic_cluster/lc_3/out
T_12_17_sp4_h_l_11
T_14_17_lc_trk_g3_6
T_14_17_wire_logic_cluster/lc_7/in_0

T_12_17_wire_logic_cluster/lc_3/out
T_12_17_sp4_h_l_11
T_15_17_sp4_v_t_41
T_14_19_lc_trk_g0_4
T_14_19_wire_logic_cluster/lc_3/in_3

T_12_17_wire_logic_cluster/lc_3/out
T_13_18_lc_trk_g2_3
T_13_18_wire_logic_cluster/lc_2/in_3

T_12_17_wire_logic_cluster/lc_3/out
T_12_17_lc_trk_g0_3
T_12_17_wire_logic_cluster/lc_2/in_3

T_12_17_wire_logic_cluster/lc_3/out
T_13_18_lc_trk_g2_3
T_13_18_wire_logic_cluster/lc_4/in_3

T_12_17_wire_logic_cluster/lc_3/out
T_12_17_sp4_h_l_11
T_15_17_sp4_v_t_41
T_14_19_lc_trk_g0_4
T_14_19_wire_logic_cluster/lc_4/in_0

T_12_17_wire_logic_cluster/lc_3/out
T_12_17_sp4_h_l_11
T_15_17_sp4_v_t_41
T_14_19_lc_trk_g0_4
T_14_19_wire_logic_cluster/lc_1/in_1

T_12_17_wire_logic_cluster/lc_3/out
T_12_17_sp4_h_l_11
T_16_17_sp4_h_l_2
T_15_17_lc_trk_g1_2
T_15_17_wire_logic_cluster/lc_0/in_3

T_12_17_wire_logic_cluster/lc_3/out
T_12_17_lc_trk_g0_3
T_12_17_wire_logic_cluster/lc_3/in_0

T_12_17_wire_logic_cluster/lc_3/out
T_12_17_lc_trk_g0_3
T_12_17_wire_logic_cluster/lc_0/in_3

End 

Net : DUT.fifo_rx_inst.rFifoDataro_1
T_13_17_wire_logic_cluster/lc_2/out
T_13_17_lc_trk_g3_2
T_13_17_wire_logic_cluster/lc_0/in_1

T_13_17_wire_logic_cluster/lc_2/out
T_13_17_lc_trk_g3_2
T_13_17_wire_logic_cluster/lc_2/in_3

End 

Net : DUT.fifo_rx_inst.rReadPtrZ0Z_1
T_12_17_wire_logic_cluster/lc_0/out
T_13_17_lc_trk_g0_0
T_13_17_input_2_0
T_13_17_wire_logic_cluster/lc_0/in_2

T_12_17_wire_logic_cluster/lc_0/out
T_12_17_sp4_h_l_5
T_14_17_lc_trk_g2_0
T_14_17_input_2_2
T_14_17_wire_logic_cluster/lc_2/in_2

T_12_17_wire_logic_cluster/lc_0/out
T_12_17_sp4_h_l_5
T_15_17_sp4_v_t_47
T_14_19_lc_trk_g2_2
T_14_19_wire_logic_cluster/lc_3/in_1

T_12_17_wire_logic_cluster/lc_0/out
T_13_18_lc_trk_g3_0
T_13_18_wire_logic_cluster/lc_2/in_1

T_12_17_wire_logic_cluster/lc_0/out
T_13_18_lc_trk_g2_0
T_13_18_wire_logic_cluster/lc_3/in_3

T_12_17_wire_logic_cluster/lc_0/out
T_12_17_sp4_h_l_5
T_14_17_lc_trk_g2_0
T_14_17_wire_logic_cluster/lc_7/in_3

T_12_17_wire_logic_cluster/lc_0/out
T_12_17_lc_trk_g3_0
T_12_17_wire_logic_cluster/lc_2/in_1

T_12_17_wire_logic_cluster/lc_0/out
T_13_18_lc_trk_g3_0
T_13_18_wire_logic_cluster/lc_4/in_1

T_12_17_wire_logic_cluster/lc_0/out
T_12_17_sp4_h_l_5
T_15_17_sp4_v_t_47
T_14_19_lc_trk_g0_1
T_14_19_wire_logic_cluster/lc_4/in_1

T_12_17_wire_logic_cluster/lc_0/out
T_12_17_sp4_h_l_5
T_15_17_sp4_v_t_47
T_14_19_lc_trk_g0_1
T_14_19_input_2_1
T_14_19_wire_logic_cluster/lc_1/in_2

T_12_17_wire_logic_cluster/lc_0/out
T_12_17_sp4_h_l_5
T_16_17_sp4_h_l_1
T_15_17_lc_trk_g0_1
T_15_17_wire_logic_cluster/lc_0/in_1

T_12_17_wire_logic_cluster/lc_0/out
T_12_17_sp4_h_l_5
T_16_17_sp4_h_l_1
T_15_17_lc_trk_g0_1
T_15_17_wire_logic_cluster/lc_1/in_0

T_12_17_wire_logic_cluster/lc_0/out
T_12_17_sp4_h_l_5
T_15_17_sp4_v_t_47
T_14_19_lc_trk_g0_1
T_14_19_wire_logic_cluster/lc_2/in_1

T_12_17_wire_logic_cluster/lc_0/out
T_12_17_sp4_h_l_5
T_15_17_sp4_v_t_47
T_14_19_lc_trk_g2_2
T_14_19_input_2_0
T_14_19_wire_logic_cluster/lc_0/in_2

T_12_17_wire_logic_cluster/lc_0/out
T_12_17_sp4_h_l_5
T_15_17_sp4_v_t_47
T_14_19_lc_trk_g2_2
T_14_19_input_2_6
T_14_19_wire_logic_cluster/lc_6/in_2

T_12_17_wire_logic_cluster/lc_0/out
T_12_17_sp4_h_l_5
T_16_17_sp4_h_l_1
T_15_17_lc_trk_g0_1
T_15_17_wire_logic_cluster/lc_4/in_1

T_12_17_wire_logic_cluster/lc_0/out
T_12_17_sp4_h_l_5
T_16_17_sp4_h_l_1
T_15_17_lc_trk_g0_1
T_15_17_wire_logic_cluster/lc_6/in_1

T_12_17_wire_logic_cluster/lc_0/out
T_12_17_sp4_h_l_5
T_16_17_sp4_h_l_1
T_15_17_lc_trk_g0_1
T_15_17_wire_logic_cluster/lc_2/in_1

T_12_17_wire_logic_cluster/lc_0/out
T_12_17_sp4_h_l_5
T_15_17_sp4_v_t_47
T_14_19_lc_trk_g2_2
T_14_19_wire_logic_cluster/lc_5/in_3

T_12_17_wire_logic_cluster/lc_0/out
T_12_17_lc_trk_g3_0
T_12_17_wire_logic_cluster/lc_0/in_1

End 

Net : DUT.uart_inst0.tx_out_6_iv_0_a3_1_1_cascade_
T_15_12_wire_logic_cluster/lc_2/ltout
T_15_12_wire_logic_cluster/lc_3/in_2

End 

Net : DUT.fifo_rx_inst.rFifoDataro_0
T_13_17_wire_logic_cluster/lc_1/out
T_13_17_lc_trk_g2_1
T_13_17_wire_logic_cluster/lc_0/in_3

T_13_17_wire_logic_cluster/lc_1/out
T_13_17_lc_trk_g2_1
T_13_17_wire_logic_cluster/lc_1/in_0

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_14
T_11_12_wire_logic_cluster/lc_6/cout
T_11_12_wire_logic_cluster/lc_7/in_3

Net : DUT.uart_inst0.rx_clk_divider_1_cry_14_THRU_CO
T_11_12_wire_logic_cluster/lc_7/out
T_12_12_lc_trk_g0_7
T_12_12_wire_logic_cluster/lc_6/in_1

End 

Net : DUT.fifo_tx_inst.un1_i11_2_i
T_18_13_wire_logic_cluster/lc_2/out
T_18_13_lc_trk_g0_2
T_18_13_wire_logic_cluster/lc_7/in_3

End 

Net : DUT.fifo_tx_inst.N_101_cascade_
T_18_13_wire_logic_cluster/lc_1/ltout
T_18_13_wire_logic_cluster/lc_2/in_2

End 

Net : DUT.fifo_tx_inst.rFifoCountZ0Z_2
T_20_17_wire_logic_cluster/lc_2/out
T_18_17_sp4_h_l_1
T_18_17_lc_trk_g0_4
T_18_17_wire_logic_cluster/lc_0/in_0

T_20_17_wire_logic_cluster/lc_2/out
T_18_17_sp4_h_l_1
T_18_17_lc_trk_g0_4
T_18_17_wire_logic_cluster/lc_4/in_0

T_20_17_wire_logic_cluster/lc_2/out
T_18_17_sp4_h_l_1
T_18_17_lc_trk_g0_4
T_18_17_wire_logic_cluster/lc_2/in_0

T_20_17_wire_logic_cluster/lc_2/out
T_18_17_sp4_h_l_1
T_18_17_lc_trk_g0_4
T_18_17_input_2_6
T_18_17_wire_logic_cluster/lc_6/in_2

T_20_17_wire_logic_cluster/lc_2/out
T_18_17_sp4_h_l_1
T_17_17_lc_trk_g1_1
T_17_17_wire_logic_cluster/lc_1/in_3

T_20_17_wire_logic_cluster/lc_2/out
T_20_14_sp4_v_t_44
T_17_18_sp4_h_l_2
T_18_18_lc_trk_g2_2
T_18_18_wire_logic_cluster/lc_5/in_1

End 

Net : DUT.N_93
T_18_17_wire_logic_cluster/lc_0/out
T_18_5_sp12_v_t_23
T_18_13_lc_trk_g2_0
T_18_13_wire_logic_cluster/lc_1/in_1

T_18_17_wire_logic_cluster/lc_0/out
T_18_17_lc_trk_g0_0
T_18_17_wire_logic_cluster/lc_7/in_1

T_18_17_wire_logic_cluster/lc_0/out
T_18_17_lc_trk_g1_0
T_18_17_wire_logic_cluster/lc_6/in_3

T_18_17_wire_logic_cluster/lc_0/out
T_15_17_sp12_h_l_0
T_14_5_sp12_v_t_23
T_14_11_lc_trk_g3_4
T_14_11_wire_logic_cluster/lc_5/in_0

T_18_17_wire_logic_cluster/lc_0/out
T_18_5_sp12_v_t_23
T_18_13_lc_trk_g2_0
T_18_13_wire_logic_cluster/lc_3/in_1

End 

Net : DUT.fifo_tx_inst.rFifoCountZ0Z_1
T_20_17_wire_logic_cluster/lc_1/out
T_19_17_sp4_h_l_10
T_18_17_lc_trk_g1_2
T_18_17_wire_logic_cluster/lc_0/in_1

T_20_17_wire_logic_cluster/lc_1/out
T_20_17_lc_trk_g3_1
T_20_17_wire_logic_cluster/lc_1/in_1

T_20_17_wire_logic_cluster/lc_1/out
T_19_17_sp4_h_l_10
T_18_17_lc_trk_g1_2
T_18_17_input_2_7
T_18_17_wire_logic_cluster/lc_7/in_2

End 

Net : DUT.fifo_tx_inst.un1_rFifoCount_1_cry_1
T_20_17_wire_logic_cluster/lc_1/cout
T_20_17_wire_logic_cluster/lc_2/in_3

End 

Net : DUT.fifo_tx_inst.rFifoCount_RNIBPFMZ0Z_1
T_18_17_wire_logic_cluster/lc_7/out
T_18_17_sp4_h_l_3
T_20_17_lc_trk_g3_6
T_20_17_input_2_1
T_20_17_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_13
T_11_12_wire_logic_cluster/lc_5/cout
T_11_12_wire_logic_cluster/lc_6/in_3

Net : DUT.uart_inst0.rx_clk_divider_1_cry_13_THRU_CO
T_11_12_wire_logic_cluster/lc_6/out
T_12_12_lc_trk_g1_6
T_12_12_input_2_5
T_12_12_wire_logic_cluster/lc_5/in_2

End 

Net : DUT.uart_inst0.tx_clk_divider_1_sqmuxa_1_i
T_13_15_wire_logic_cluster/lc_5/out
T_12_15_lc_trk_g3_5
T_12_15_wire_logic_cluster/lc_5/s_r

T_13_15_wire_logic_cluster/lc_5/out
T_12_15_lc_trk_g3_5
T_12_15_wire_logic_cluster/lc_5/s_r

T_13_15_wire_logic_cluster/lc_5/out
T_12_15_lc_trk_g3_5
T_12_15_wire_logic_cluster/lc_5/s_r

T_13_15_wire_logic_cluster/lc_5/out
T_12_15_lc_trk_g3_5
T_12_15_wire_logic_cluster/lc_5/s_r

T_13_15_wire_logic_cluster/lc_5/out
T_12_15_lc_trk_g3_5
T_12_15_wire_logic_cluster/lc_5/s_r

T_13_15_wire_logic_cluster/lc_5/out
T_12_15_lc_trk_g3_5
T_12_15_wire_logic_cluster/lc_5/s_r

T_13_15_wire_logic_cluster/lc_5/out
T_12_15_lc_trk_g3_5
T_12_15_wire_logic_cluster/lc_5/s_r

T_13_15_wire_logic_cluster/lc_5/out
T_12_14_lc_trk_g3_5
T_12_14_wire_logic_cluster/lc_5/s_r

T_13_15_wire_logic_cluster/lc_5/out
T_12_14_lc_trk_g3_5
T_12_14_wire_logic_cluster/lc_5/s_r

T_13_15_wire_logic_cluster/lc_5/out
T_12_14_lc_trk_g3_5
T_12_14_wire_logic_cluster/lc_5/s_r

T_13_15_wire_logic_cluster/lc_5/out
T_12_14_lc_trk_g3_5
T_12_14_wire_logic_cluster/lc_5/s_r

T_13_15_wire_logic_cluster/lc_5/out
T_12_14_lc_trk_g3_5
T_12_14_wire_logic_cluster/lc_5/s_r

T_13_15_wire_logic_cluster/lc_5/out
T_12_14_lc_trk_g3_5
T_12_14_wire_logic_cluster/lc_5/s_r

T_13_15_wire_logic_cluster/lc_5/out
T_12_14_lc_trk_g3_5
T_12_14_wire_logic_cluster/lc_5/s_r

End 

Net : DUT.uart_inst0.tx_clk_divider_1_sqmuxa_1_0_cascade_
T_13_15_wire_logic_cluster/lc_4/ltout
T_13_15_wire_logic_cluster/lc_5/in_2

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_12
T_11_12_wire_logic_cluster/lc_4/cout
T_11_12_wire_logic_cluster/lc_5/in_3

Net : DUT.uart_inst0.rx_clk_divider_1_cry_12_THRU_CO
T_11_12_wire_logic_cluster/lc_5/out
T_12_12_lc_trk_g0_5
T_12_12_wire_logic_cluster/lc_4/in_1

End 

Net : fifo_inst.rTxRdEn_RNIS0VN
T_17_11_wire_logic_cluster/lc_0/out
T_18_8_sp4_v_t_41
T_15_12_sp4_h_l_4
T_18_8_sp4_v_t_47
T_18_10_lc_trk_g2_2
T_18_10_wire_logic_cluster/lc_3/cen

T_17_11_wire_logic_cluster/lc_0/out
T_18_8_sp4_v_t_41
T_15_12_sp4_h_l_4
T_18_8_sp4_v_t_47
T_18_10_lc_trk_g2_2
T_18_10_wire_logic_cluster/lc_3/cen

T_17_11_wire_logic_cluster/lc_0/out
T_18_8_sp4_v_t_41
T_15_12_sp4_h_l_4
T_18_8_sp4_v_t_47
T_18_10_lc_trk_g2_2
T_18_10_wire_logic_cluster/lc_3/cen

T_17_11_wire_logic_cluster/lc_0/out
T_17_7_sp12_v_t_23
T_17_5_sp4_v_t_47
T_17_9_lc_trk_g0_2
T_17_9_wire_logic_cluster/lc_1/cen

T_17_11_wire_logic_cluster/lc_0/out
T_17_7_sp12_v_t_23
T_17_5_sp4_v_t_47
T_17_9_lc_trk_g0_2
T_17_9_wire_logic_cluster/lc_1/cen

T_17_11_wire_logic_cluster/lc_0/out
T_17_7_sp12_v_t_23
T_17_5_sp4_v_t_47
T_17_9_lc_trk_g0_2
T_17_9_wire_logic_cluster/lc_1/cen

T_17_11_wire_logic_cluster/lc_0/out
T_17_7_sp12_v_t_23
T_17_5_sp4_v_t_47
T_17_9_lc_trk_g0_2
T_17_9_wire_logic_cluster/lc_1/cen

T_17_11_wire_logic_cluster/lc_0/out
T_17_7_sp12_v_t_23
T_17_9_sp4_v_t_43
T_16_10_lc_trk_g3_3
T_16_10_wire_logic_cluster/lc_1/cen

T_17_11_wire_logic_cluster/lc_0/out
T_17_7_sp12_v_t_23
T_17_9_sp4_v_t_43
T_16_10_lc_trk_g3_3
T_16_10_wire_logic_cluster/lc_1/cen

End 

Net : fifo_inst.ft2232h_inst.rFifoStateZ0Z_4
T_20_13_wire_logic_cluster/lc_6/out
T_20_11_sp4_v_t_41
T_17_11_sp4_h_l_4
T_17_11_lc_trk_g1_1
T_17_11_wire_logic_cluster/lc_3/in_3

T_20_13_wire_logic_cluster/lc_6/out
T_20_11_sp4_v_t_41
T_17_15_sp4_h_l_4
T_16_15_sp4_v_t_41
T_15_16_lc_trk_g3_1
T_15_16_wire_logic_cluster/lc_5/in_1

T_20_13_wire_logic_cluster/lc_6/out
T_20_11_sp4_v_t_41
T_17_15_sp4_h_l_4
T_16_15_sp4_v_t_41
T_15_16_lc_trk_g3_1
T_15_16_wire_logic_cluster/lc_1/in_1

T_20_13_wire_logic_cluster/lc_6/out
T_20_11_sp4_v_t_41
T_17_11_sp4_h_l_4
T_18_11_lc_trk_g3_4
T_18_11_wire_logic_cluster/lc_6/in_1

T_20_13_wire_logic_cluster/lc_6/out
T_20_11_sp4_v_t_41
T_17_11_sp4_h_l_4
T_17_11_lc_trk_g1_1
T_17_11_wire_logic_cluster/lc_7/in_3

T_20_13_wire_logic_cluster/lc_6/out
T_20_11_sp4_v_t_41
T_20_15_lc_trk_g0_4
T_20_15_wire_logic_cluster/lc_7/in_1

T_20_13_wire_logic_cluster/lc_6/out
T_20_13_lc_trk_g3_6
T_20_13_wire_logic_cluster/lc_6/in_1

End 

Net : fifo_inst.ft2232h_inst.rFifoState_RNIG8PKZ0Z_4
T_17_11_wire_logic_cluster/lc_3/out
T_17_11_lc_trk_g0_3
T_17_11_wire_logic_cluster/lc_0/in_1

End 

Net : DUT.fifo_tx_inst.N_101
T_18_13_wire_logic_cluster/lc_1/out
T_18_13_lc_trk_g3_1
T_18_13_wire_logic_cluster/lc_7/in_1

End 

Net : rRxReadZ0
T_14_16_wire_logic_cluster/lc_1/out
T_15_13_sp4_v_t_43
T_16_17_sp4_h_l_0
T_18_17_lc_trk_g2_5
T_18_17_wire_logic_cluster/lc_4/in_3

T_14_16_wire_logic_cluster/lc_1/out
T_10_16_sp12_h_l_1
T_11_16_lc_trk_g0_5
T_11_16_wire_logic_cluster/lc_0/in_1

T_14_16_wire_logic_cluster/lc_1/out
T_15_13_sp4_v_t_43
T_16_17_sp4_h_l_0
T_18_17_lc_trk_g3_5
T_18_17_wire_logic_cluster/lc_1/in_1

T_14_16_wire_logic_cluster/lc_1/out
T_10_16_sp12_h_l_1
T_11_16_lc_trk_g0_5
T_11_16_wire_logic_cluster/lc_6/in_3

T_14_16_wire_logic_cluster/lc_1/out
T_15_13_sp4_v_t_43
T_16_17_sp4_h_l_0
T_18_17_lc_trk_g2_5
T_18_17_wire_logic_cluster/lc_2/in_1

T_14_16_wire_logic_cluster/lc_1/out
T_15_13_sp4_v_t_43
T_16_17_sp4_h_l_0
T_18_17_lc_trk_g2_5
T_18_17_wire_logic_cluster/lc_7/in_0

T_14_16_wire_logic_cluster/lc_1/out
T_15_13_sp4_v_t_43
T_16_17_sp4_h_l_0
T_17_17_lc_trk_g2_0
T_17_17_wire_logic_cluster/lc_1/in_1

T_14_16_wire_logic_cluster/lc_1/out
T_15_13_sp4_v_t_43
T_16_17_sp4_h_l_0
T_18_17_lc_trk_g2_5
T_18_17_wire_logic_cluster/lc_6/in_1

T_14_16_wire_logic_cluster/lc_1/out
T_15_13_sp4_v_t_43
T_16_17_sp4_h_l_0
T_19_17_sp4_v_t_40
T_18_18_lc_trk_g3_0
T_18_18_wire_logic_cluster/lc_5/in_0

End 

Net : DUT.fifo_tx_inst.N_86
T_18_17_wire_logic_cluster/lc_4/out
T_17_16_lc_trk_g3_4
T_17_16_wire_logic_cluster/lc_4/in_3

T_18_17_wire_logic_cluster/lc_4/out
T_17_17_lc_trk_g2_4
T_17_17_wire_logic_cluster/lc_7/in_3

T_18_17_wire_logic_cluster/lc_4/out
T_17_16_lc_trk_g3_4
T_17_16_wire_logic_cluster/lc_5/in_0

T_18_17_wire_logic_cluster/lc_4/out
T_17_17_lc_trk_g2_4
T_17_17_wire_logic_cluster/lc_0/in_0

T_18_17_wire_logic_cluster/lc_4/out
T_17_17_lc_trk_g2_4
T_17_17_wire_logic_cluster/lc_3/in_3

End 

Net : DUT.fifo_tx_inst.N_105
T_17_16_wire_logic_cluster/lc_4/out
T_18_15_sp4_v_t_41
T_15_15_sp4_h_l_10
T_19_15_sp4_h_l_10
T_18_15_lc_trk_g0_2
T_18_15_wire_logic_cluster/lc_2/cen

T_17_16_wire_logic_cluster/lc_4/out
T_18_15_sp4_v_t_41
T_15_15_sp4_h_l_10
T_19_15_sp4_h_l_10
T_18_15_lc_trk_g0_2
T_18_15_wire_logic_cluster/lc_2/cen

T_17_16_wire_logic_cluster/lc_4/out
T_15_16_sp4_h_l_5
T_14_16_lc_trk_g0_5
T_14_16_wire_logic_cluster/lc_4/in_3

T_17_16_wire_logic_cluster/lc_4/out
T_18_15_sp4_v_t_41
T_15_15_sp4_h_l_10
T_16_15_lc_trk_g2_2
T_16_15_wire_logic_cluster/lc_0/cen

T_17_16_wire_logic_cluster/lc_4/out
T_18_15_sp4_v_t_41
T_15_15_sp4_h_l_10
T_16_15_lc_trk_g2_2
T_16_15_wire_logic_cluster/lc_0/cen

T_17_16_wire_logic_cluster/lc_4/out
T_18_16_sp12_h_l_0
T_18_16_lc_trk_g1_3
T_18_16_wire_logic_cluster/lc_5/cen

T_17_16_wire_logic_cluster/lc_4/out
T_18_16_sp12_h_l_0
T_18_16_lc_trk_g1_3
T_18_16_wire_logic_cluster/lc_5/cen

T_17_16_wire_logic_cluster/lc_4/out
T_18_16_sp12_h_l_0
T_18_16_lc_trk_g1_3
T_18_16_wire_logic_cluster/lc_5/cen

T_17_16_wire_logic_cluster/lc_4/out
T_18_16_sp12_h_l_0
T_18_16_lc_trk_g1_3
T_18_16_wire_logic_cluster/lc_5/cen

End 

Net : DUT.fifo_rx_inst.N_85
T_11_17_wire_logic_cluster/lc_5/out
T_12_17_lc_trk_g1_5
T_12_17_wire_logic_cluster/lc_5/in_3

T_11_17_wire_logic_cluster/lc_5/out
T_12_17_lc_trk_g1_5
T_12_17_wire_logic_cluster/lc_4/in_0

T_11_17_wire_logic_cluster/lc_5/out
T_12_17_lc_trk_g1_5
T_12_17_wire_logic_cluster/lc_1/in_3

T_11_17_wire_logic_cluster/lc_5/out
T_10_17_lc_trk_g3_5
T_10_17_wire_logic_cluster/lc_6/in_0

T_11_17_wire_logic_cluster/lc_5/out
T_10_17_lc_trk_g3_5
T_10_17_wire_logic_cluster/lc_3/in_3

End 

Net : DUT.fifo_rx_inst.rFifoData_awe2
T_12_17_wire_logic_cluster/lc_5/out
T_12_16_sp4_v_t_42
T_13_16_sp4_h_l_0
T_15_16_lc_trk_g2_5
T_15_16_wire_logic_cluster/lc_6/in_1

T_12_17_wire_logic_cluster/lc_5/out
T_13_15_sp4_v_t_38
T_14_19_sp4_h_l_3
T_15_19_lc_trk_g3_3
T_15_19_wire_logic_cluster/lc_7/cen

T_12_17_wire_logic_cluster/lc_5/out
T_13_15_sp4_v_t_38
T_14_19_sp4_h_l_3
T_15_19_lc_trk_g3_3
T_15_19_wire_logic_cluster/lc_7/cen

T_12_17_wire_logic_cluster/lc_5/out
T_13_15_sp4_v_t_38
T_14_19_sp4_h_l_3
T_15_19_lc_trk_g3_3
T_15_19_wire_logic_cluster/lc_7/cen

T_12_17_wire_logic_cluster/lc_5/out
T_13_15_sp4_v_t_38
T_14_19_sp4_h_l_3
T_15_19_lc_trk_g3_3
T_15_19_wire_logic_cluster/lc_7/cen

T_12_17_wire_logic_cluster/lc_5/out
T_13_15_sp4_v_t_38
T_14_19_sp4_h_l_3
T_15_19_lc_trk_g3_3
T_15_19_wire_logic_cluster/lc_7/cen

T_12_17_wire_logic_cluster/lc_5/out
T_13_15_sp4_v_t_38
T_14_19_sp4_h_l_3
T_15_19_lc_trk_g3_3
T_15_19_wire_logic_cluster/lc_7/cen

T_12_17_wire_logic_cluster/lc_5/out
T_13_15_sp4_v_t_38
T_14_19_sp4_h_l_3
T_15_19_lc_trk_g3_3
T_15_19_wire_logic_cluster/lc_7/cen

T_12_17_wire_logic_cluster/lc_5/out
T_13_15_sp4_v_t_38
T_14_19_sp4_h_l_3
T_15_19_lc_trk_g3_3
T_15_19_wire_logic_cluster/lc_7/cen

End 

Net : DUT.wRcvd
T_11_15_wire_logic_cluster/lc_4/out
T_11_14_sp4_v_t_40
T_11_17_lc_trk_g0_0
T_11_17_wire_logic_cluster/lc_5/in_1

T_11_15_wire_logic_cluster/lc_4/out
T_11_14_sp4_v_t_40
T_10_17_lc_trk_g3_0
T_10_17_wire_logic_cluster/lc_1/in_0

T_11_15_wire_logic_cluster/lc_4/out
T_11_16_lc_trk_g1_4
T_11_16_wire_logic_cluster/lc_6/in_1

T_11_15_wire_logic_cluster/lc_4/out
T_11_16_lc_trk_g0_4
T_11_16_wire_logic_cluster/lc_7/in_1

T_11_15_wire_logic_cluster/lc_4/out
T_11_16_lc_trk_g0_4
T_11_16_wire_logic_cluster/lc_1/in_1

T_11_15_wire_logic_cluster/lc_4/out
T_11_14_lc_trk_g0_4
T_11_14_wire_logic_cluster/lc_4/in_0

T_11_15_wire_logic_cluster/lc_4/out
T_11_14_sp4_v_t_40
T_11_17_lc_trk_g0_0
T_11_17_wire_logic_cluster/lc_3/in_1

T_11_15_wire_logic_cluster/lc_4/out
T_10_16_lc_trk_g0_4
T_10_16_wire_logic_cluster/lc_2/in_0

End 

Net : DUT.fifo_tx_inst.rFifoCountZ0Z_0
T_18_18_wire_logic_cluster/lc_5/out
T_18_17_lc_trk_g0_5
T_18_17_wire_logic_cluster/lc_0/in_3

T_18_18_wire_logic_cluster/lc_5/out
T_18_17_sp4_v_t_42
T_19_17_sp4_h_l_7
T_20_17_lc_trk_g2_7
T_20_17_wire_logic_cluster/lc_0/in_1

T_18_18_wire_logic_cluster/lc_5/out
T_18_18_lc_trk_g2_5
T_18_18_input_2_5
T_18_18_wire_logic_cluster/lc_5/in_2

T_18_18_wire_logic_cluster/lc_5/out
T_18_17_lc_trk_g0_5
T_18_17_wire_logic_cluster/lc_2/in_3

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_11
T_11_12_wire_logic_cluster/lc_3/cout
T_11_12_wire_logic_cluster/lc_4/in_3

Net : DUT.uart_inst0.rx_clk_divider_1_cry_11_THRU_CO
T_11_12_wire_logic_cluster/lc_4/out
T_10_12_lc_trk_g2_4
T_10_12_input_2_2
T_10_12_wire_logic_cluster/lc_2/in_2

End 

Net : DUT.uart_inst0.N_112
T_15_12_wire_logic_cluster/lc_1/out
T_15_11_lc_trk_g0_1
T_15_11_wire_logic_cluster/lc_1/in_0

End 

Net : DUT.fifo_tx_inst.un1_rFifoCount_1_cry_0_c_RNOZ0
T_18_17_wire_logic_cluster/lc_2/out
T_18_17_sp4_h_l_9
T_20_17_lc_trk_g2_4
T_20_17_input_2_0
T_20_17_wire_logic_cluster/lc_0/in_2

End 

Net : DUT.fifo_tx_inst.N_98_cascade_
T_18_17_wire_logic_cluster/lc_1/ltout
T_18_17_wire_logic_cluster/lc_2/in_2

End 

Net : DUT.fifo_rx_inst.rTxByte_52_0_cascade_
T_14_17_wire_logic_cluster/lc_2/ltout
T_14_17_wire_logic_cluster/lc_3/in_2

End 

Net : DUT.fifo_tx_inst.un1_rFifoCount_1_axb_2
T_18_17_wire_logic_cluster/lc_6/out
T_17_17_sp12_h_l_0
T_20_17_lc_trk_g1_0
T_20_17_wire_logic_cluster/lc_2/in_1

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_10
T_11_12_wire_logic_cluster/lc_2/cout
T_11_12_wire_logic_cluster/lc_3/in_3

Net : DUT.uart_inst0.rx_clk_divider_1_cry_10_THRU_CO
T_11_12_wire_logic_cluster/lc_3/out
T_10_12_lc_trk_g3_3
T_10_12_wire_logic_cluster/lc_7/in_1

End 

Net : DUT.uart_inst0.N_76_i
T_15_14_wire_logic_cluster/lc_0/out
T_16_11_sp4_v_t_41
T_15_13_lc_trk_g0_4
T_15_13_wire_logic_cluster/lc_5/s_r

T_15_14_wire_logic_cluster/lc_0/out
T_15_12_sp4_v_t_45
T_14_15_lc_trk_g3_5
T_14_15_wire_logic_cluster/lc_5/s_r

T_15_14_wire_logic_cluster/lc_0/out
T_15_12_sp4_v_t_45
T_14_15_lc_trk_g3_5
T_14_15_wire_logic_cluster/lc_5/s_r

End 

Net : DUT.fifo_rx_inst.rFifoData_awe0
T_12_17_wire_logic_cluster/lc_4/out
T_12_16_sp4_v_t_40
T_13_16_sp4_h_l_10
T_12_16_sp4_v_t_47
T_12_18_lc_trk_g2_2
T_12_18_wire_logic_cluster/lc_4/cen

T_12_17_wire_logic_cluster/lc_4/out
T_12_16_sp4_v_t_40
T_13_16_sp4_h_l_10
T_12_16_sp4_v_t_47
T_12_18_lc_trk_g2_2
T_12_18_wire_logic_cluster/lc_4/cen

T_12_17_wire_logic_cluster/lc_4/out
T_12_16_sp4_v_t_40
T_13_16_sp4_h_l_10
T_12_16_sp4_v_t_47
T_12_18_lc_trk_g2_2
T_12_18_wire_logic_cluster/lc_4/cen

T_12_17_wire_logic_cluster/lc_4/out
T_12_16_sp4_v_t_40
T_13_16_sp4_h_l_10
T_16_16_sp4_v_t_38
T_15_20_lc_trk_g1_3
T_15_20_wire_logic_cluster/lc_1/cen

T_12_17_wire_logic_cluster/lc_4/out
T_12_15_sp4_v_t_37
T_13_19_sp4_h_l_6
T_13_19_lc_trk_g1_3
T_13_19_wire_logic_cluster/lc_0/cen

T_12_17_wire_logic_cluster/lc_4/out
T_12_15_sp4_v_t_37
T_13_19_sp4_h_l_6
T_13_19_lc_trk_g1_3
T_13_19_wire_logic_cluster/lc_0/cen

T_12_17_wire_logic_cluster/lc_4/out
T_12_15_sp4_v_t_37
T_13_19_sp4_h_l_6
T_13_19_lc_trk_g1_3
T_13_19_wire_logic_cluster/lc_0/cen

T_12_17_wire_logic_cluster/lc_4/out
T_12_15_sp4_v_t_37
T_13_19_sp4_h_l_6
T_13_19_lc_trk_g1_3
T_13_19_wire_logic_cluster/lc_0/cen

T_12_17_wire_logic_cluster/lc_4/out
T_13_17_lc_trk_g0_4
T_13_17_wire_logic_cluster/lc_1/in_3

End 

Net : DUT.fifo_rx_inst.N_88
T_11_16_wire_logic_cluster/lc_0/out
T_12_17_lc_trk_g2_0
T_12_17_wire_logic_cluster/lc_2/in_0

T_11_16_wire_logic_cluster/lc_0/out
T_10_16_lc_trk_g3_0
T_10_16_wire_logic_cluster/lc_2/in_1

T_11_16_wire_logic_cluster/lc_0/out
T_12_17_lc_trk_g2_0
T_12_17_input_2_0
T_12_17_wire_logic_cluster/lc_0/in_2

T_11_16_wire_logic_cluster/lc_0/out
T_12_17_lc_trk_g2_0
T_12_17_wire_logic_cluster/lc_3/in_3

End 

Net : DUT.fifo_rx_inst.un1_i11_2_i
T_12_17_wire_logic_cluster/lc_2/out
T_12_17_lc_trk_g2_2
T_12_17_wire_logic_cluster/lc_0/in_0

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_9
T_11_12_wire_logic_cluster/lc_1/cout
T_11_12_wire_logic_cluster/lc_2/in_3

Net : DUT.uart_inst0.rx_clk_divider_1_cry_9_THRU_CO
T_11_12_wire_logic_cluster/lc_2/out
T_10_12_lc_trk_g2_2
T_10_12_wire_logic_cluster/lc_6/in_0

End 

Net : DUT.fifo_tx_inst.un1_rFifoCount_1_cry_0
T_20_17_wire_logic_cluster/lc_0/cout
T_20_17_wire_logic_cluster/lc_1/in_3

Net : DUT.fifo_tx_inst.rFifoData_awe1
T_17_17_wire_logic_cluster/lc_7/out
T_18_14_sp4_v_t_39
T_19_14_sp4_h_l_2
T_18_14_lc_trk_g0_2
T_18_14_wire_logic_cluster/lc_3/cen

T_17_17_wire_logic_cluster/lc_7/out
T_18_14_sp4_v_t_39
T_19_14_sp4_h_l_2
T_18_14_lc_trk_g0_2
T_18_14_wire_logic_cluster/lc_3/cen

T_17_17_wire_logic_cluster/lc_7/out
T_18_14_sp4_v_t_39
T_19_14_sp4_h_l_2
T_18_14_lc_trk_g0_2
T_18_14_wire_logic_cluster/lc_3/cen

T_17_17_wire_logic_cluster/lc_7/out
T_18_14_sp4_v_t_39
T_19_14_sp4_h_l_2
T_18_14_lc_trk_g0_2
T_18_14_wire_logic_cluster/lc_3/cen

T_17_17_wire_logic_cluster/lc_7/out
T_18_14_sp4_v_t_39
T_19_14_sp4_h_l_2
T_18_14_lc_trk_g0_2
T_18_14_wire_logic_cluster/lc_3/cen

T_17_17_wire_logic_cluster/lc_7/out
T_18_14_sp4_v_t_39
T_19_14_sp4_h_l_2
T_20_14_lc_trk_g2_2
T_20_14_wire_logic_cluster/lc_1/cen

T_17_17_wire_logic_cluster/lc_7/out
T_17_16_lc_trk_g1_7
T_17_16_wire_logic_cluster/lc_3/in_3

T_17_17_wire_logic_cluster/lc_7/out
T_17_17_sp4_h_l_3
T_16_17_lc_trk_g1_3
T_16_17_wire_logic_cluster/lc_1/cen

T_17_17_wire_logic_cluster/lc_7/out
T_17_17_sp4_h_l_3
T_16_17_lc_trk_g1_3
T_16_17_wire_logic_cluster/lc_1/cen

End 

Net : DUT.N_93_cascade_
T_18_17_wire_logic_cluster/lc_0/ltout
T_18_17_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.fifo_tx_inst.rReadPtrZ0Z_0
T_18_13_wire_logic_cluster/lc_3/out
T_18_12_sp4_v_t_38
T_18_15_lc_trk_g0_6
T_18_15_wire_logic_cluster/lc_0/in_0

T_18_13_wire_logic_cluster/lc_3/out
T_18_13_sp4_h_l_11
T_17_13_sp4_v_t_40
T_16_15_lc_trk_g0_5
T_16_15_wire_logic_cluster/lc_6/in_3

T_18_13_wire_logic_cluster/lc_3/out
T_18_13_sp4_h_l_11
T_17_13_sp4_v_t_40
T_16_15_lc_trk_g0_5
T_16_15_wire_logic_cluster/lc_0/in_3

T_18_13_wire_logic_cluster/lc_3/out
T_18_13_lc_trk_g1_3
T_18_13_wire_logic_cluster/lc_0/in_0

T_18_13_wire_logic_cluster/lc_3/out
T_18_12_sp4_v_t_38
T_18_15_lc_trk_g1_6
T_18_15_wire_logic_cluster/lc_6/in_1

T_18_13_wire_logic_cluster/lc_3/out
T_17_14_lc_trk_g1_3
T_17_14_wire_logic_cluster/lc_5/in_3

T_18_13_wire_logic_cluster/lc_3/out
T_18_13_sp4_h_l_11
T_17_13_lc_trk_g0_3
T_17_13_wire_logic_cluster/lc_2/in_3

T_18_13_wire_logic_cluster/lc_3/out
T_18_13_sp4_h_l_11
T_18_13_lc_trk_g1_6
T_18_13_wire_logic_cluster/lc_1/in_0

T_18_13_wire_logic_cluster/lc_3/out
T_17_14_lc_trk_g1_3
T_17_14_wire_logic_cluster/lc_3/in_3

T_18_13_wire_logic_cluster/lc_3/out
T_17_14_lc_trk_g1_3
T_17_14_wire_logic_cluster/lc_0/in_0

T_18_13_wire_logic_cluster/lc_3/out
T_18_13_sp4_h_l_11
T_18_13_lc_trk_g1_6
T_18_13_wire_logic_cluster/lc_3/in_0

End 

Net : DUT.fifo_tx_inst.rFifoData_ramout_3_ns_1_0
T_18_15_wire_logic_cluster/lc_0/out
T_17_14_lc_trk_g2_0
T_17_14_wire_logic_cluster/lc_7/in_3

End 

Net : DUT.rFifoDatarxZ0Z_0
T_17_14_wire_logic_cluster/lc_7/out
T_17_11_sp4_v_t_38
T_16_12_lc_trk_g2_6
T_16_12_wire_logic_cluster/lc_0/in_0

End 

Net : DUT.fifo_tx_inst.rReadPtrZ0Z_1
T_18_13_wire_logic_cluster/lc_7/out
T_19_12_sp4_v_t_47
T_18_15_lc_trk_g3_7
T_18_15_input_2_0
T_18_15_wire_logic_cluster/lc_0/in_2

T_18_13_wire_logic_cluster/lc_7/out
T_18_11_sp4_v_t_43
T_15_15_sp4_h_l_11
T_16_15_lc_trk_g3_3
T_16_15_input_2_6
T_16_15_wire_logic_cluster/lc_6/in_2

T_18_13_wire_logic_cluster/lc_7/out
T_18_11_sp4_v_t_43
T_15_15_sp4_h_l_11
T_16_15_lc_trk_g3_3
T_16_15_input_2_0
T_16_15_wire_logic_cluster/lc_0/in_2

T_18_13_wire_logic_cluster/lc_7/out
T_18_13_lc_trk_g1_7
T_18_13_input_2_0
T_18_13_wire_logic_cluster/lc_0/in_2

T_18_13_wire_logic_cluster/lc_7/out
T_19_12_sp4_v_t_47
T_18_15_lc_trk_g3_7
T_18_15_wire_logic_cluster/lc_6/in_0

T_18_13_wire_logic_cluster/lc_7/out
T_18_11_sp4_v_t_43
T_15_15_sp4_h_l_11
T_16_15_lc_trk_g3_3
T_16_15_wire_logic_cluster/lc_7/in_3

T_18_13_wire_logic_cluster/lc_7/out
T_18_11_sp4_v_t_43
T_15_15_sp4_h_l_11
T_16_15_lc_trk_g3_3
T_16_15_wire_logic_cluster/lc_1/in_3

T_18_13_wire_logic_cluster/lc_7/out
T_17_14_lc_trk_g0_7
T_17_14_input_2_5
T_17_14_wire_logic_cluster/lc_5/in_2

T_18_13_wire_logic_cluster/lc_7/out
T_19_12_sp4_v_t_47
T_18_15_lc_trk_g3_7
T_18_15_wire_logic_cluster/lc_7/in_3

T_18_13_wire_logic_cluster/lc_7/out
T_17_14_lc_trk_g0_7
T_17_14_input_2_3
T_17_14_wire_logic_cluster/lc_3/in_2

T_18_13_wire_logic_cluster/lc_7/out
T_17_13_lc_trk_g2_7
T_17_13_wire_logic_cluster/lc_2/in_1

T_18_13_wire_logic_cluster/lc_7/out
T_17_14_lc_trk_g0_7
T_17_14_wire_logic_cluster/lc_7/in_0

T_18_13_wire_logic_cluster/lc_7/out
T_17_14_lc_trk_g1_7
T_17_14_input_2_0
T_17_14_wire_logic_cluster/lc_0/in_2

T_18_13_wire_logic_cluster/lc_7/out
T_17_14_lc_trk_g0_7
T_17_14_wire_logic_cluster/lc_6/in_3

T_18_13_wire_logic_cluster/lc_7/out
T_17_14_lc_trk_g0_7
T_17_14_wire_logic_cluster/lc_4/in_3

T_18_13_wire_logic_cluster/lc_7/out
T_17_13_lc_trk_g2_7
T_17_13_wire_logic_cluster/lc_3/in_0

T_18_13_wire_logic_cluster/lc_7/out
T_17_13_lc_trk_g2_7
T_17_13_wire_logic_cluster/lc_6/in_1

T_18_13_wire_logic_cluster/lc_7/out
T_17_14_lc_trk_g0_7
T_17_14_wire_logic_cluster/lc_1/in_0

T_18_13_wire_logic_cluster/lc_7/out
T_18_13_lc_trk_g1_7
T_18_13_wire_logic_cluster/lc_2/in_0

T_18_13_wire_logic_cluster/lc_7/out
T_18_13_lc_trk_g2_7
T_18_13_wire_logic_cluster/lc_7/in_0

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_8_THRU_CO
T_11_12_wire_logic_cluster/lc_1/out
T_10_12_lc_trk_g2_1
T_10_12_wire_logic_cluster/lc_5/in_0

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_8
T_11_12_wire_logic_cluster/lc_0/cout
T_11_12_wire_logic_cluster/lc_1/in_3

Net : DUT.fifo_rx_inst.rFifoDataro_3
T_15_16_wire_logic_cluster/lc_2/out
T_14_17_lc_trk_g0_2
T_14_17_wire_logic_cluster/lc_2/in_0

T_15_16_wire_logic_cluster/lc_2/out
T_15_16_lc_trk_g3_2
T_15_16_wire_logic_cluster/lc_2/in_3

End 

Net : DUT.fifo_rx_inst.rFifoDataro_2
T_15_16_wire_logic_cluster/lc_6/out
T_14_17_lc_trk_g1_6
T_14_17_wire_logic_cluster/lc_2/in_1

T_15_16_wire_logic_cluster/lc_6/out
T_15_16_lc_trk_g3_6
T_15_16_wire_logic_cluster/lc_6/in_3

End 

Net : DUT.fifo_tx_inst.rFifoData_awe2
T_17_16_wire_logic_cluster/lc_5/out
T_17_14_sp4_v_t_39
T_16_16_lc_trk_g0_2
T_16_16_wire_logic_cluster/lc_2/cen

T_17_16_wire_logic_cluster/lc_5/out
T_17_14_sp4_v_t_39
T_16_16_lc_trk_g0_2
T_16_16_wire_logic_cluster/lc_2/cen

T_17_16_wire_logic_cluster/lc_5/out
T_17_14_sp4_v_t_39
T_16_16_lc_trk_g0_2
T_16_16_wire_logic_cluster/lc_2/cen

T_17_16_wire_logic_cluster/lc_5/out
T_17_12_sp4_v_t_47
T_16_14_lc_trk_g2_2
T_16_14_wire_logic_cluster/lc_3/cen

T_17_16_wire_logic_cluster/lc_5/out
T_17_12_sp4_v_t_47
T_16_14_lc_trk_g2_2
T_16_14_wire_logic_cluster/lc_3/cen

T_17_16_wire_logic_cluster/lc_5/out
T_17_12_sp4_v_t_47
T_16_14_lc_trk_g2_2
T_16_14_wire_logic_cluster/lc_3/cen

T_17_16_wire_logic_cluster/lc_5/out
T_17_12_sp4_v_t_47
T_16_14_lc_trk_g2_2
T_16_14_wire_logic_cluster/lc_3/cen

T_17_16_wire_logic_cluster/lc_5/out
T_17_12_sp4_v_t_47
T_16_14_lc_trk_g2_2
T_16_14_wire_logic_cluster/lc_3/cen

End 

Net : DUT.fifo_rx_inst.rFifoData_awe1
T_12_17_wire_logic_cluster/lc_1/out
T_13_14_sp4_v_t_43
T_14_18_sp4_h_l_6
T_14_18_lc_trk_g1_3
T_14_18_wire_logic_cluster/lc_0/cen

T_12_17_wire_logic_cluster/lc_1/out
T_13_14_sp4_v_t_43
T_14_18_sp4_h_l_6
T_14_18_lc_trk_g1_3
T_14_18_wire_logic_cluster/lc_0/cen

T_12_17_wire_logic_cluster/lc_1/out
T_13_14_sp4_v_t_43
T_14_18_sp4_h_l_6
T_14_18_lc_trk_g1_3
T_14_18_wire_logic_cluster/lc_0/cen

T_12_17_wire_logic_cluster/lc_1/out
T_13_14_sp4_v_t_43
T_14_18_sp4_h_l_6
T_14_18_lc_trk_g1_3
T_14_18_wire_logic_cluster/lc_0/cen

T_12_17_wire_logic_cluster/lc_1/out
T_13_14_sp4_v_t_43
T_14_18_sp4_h_l_6
T_14_18_lc_trk_g1_3
T_14_18_wire_logic_cluster/lc_0/cen

T_12_17_wire_logic_cluster/lc_1/out
T_13_14_sp4_v_t_43
T_14_18_sp4_h_l_6
T_14_18_lc_trk_g1_3
T_14_18_wire_logic_cluster/lc_0/cen

T_12_17_wire_logic_cluster/lc_1/out
T_13_14_sp4_v_t_43
T_14_18_sp4_h_l_6
T_14_18_lc_trk_g1_3
T_14_18_wire_logic_cluster/lc_0/cen

T_12_17_wire_logic_cluster/lc_1/out
T_13_14_sp4_v_t_43
T_14_18_sp4_h_l_6
T_14_18_lc_trk_g1_3
T_14_18_wire_logic_cluster/lc_0/cen

T_12_17_wire_logic_cluster/lc_1/out
T_13_17_lc_trk_g0_1
T_13_17_wire_logic_cluster/lc_2/in_1

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_16
T_11_13_wire_logic_cluster/lc_0/cout
T_11_13_wire_logic_cluster/lc_1/in_3

End 

Net : bfn_11_12_0_
T_11_12_wire_logic_cluster/carry_in_mux/cout
T_11_12_wire_logic_cluster/lc_0/in_3

Net : DUT.uart_inst0.rx_clk_divider_1_cry_7_THRU_CO
T_11_12_wire_logic_cluster/lc_0/out
T_10_12_lc_trk_g2_0
T_10_12_wire_logic_cluster/lc_1/in_1

End 

Net : DUT.fifo_tx_inst.rFifoData_ram1_0
T_18_14_wire_logic_cluster/lc_0/out
T_18_15_lc_trk_g1_0
T_18_15_wire_logic_cluster/lc_0/in_1

End 

Net : DUT.fifo_tx_inst.un1_i11_2_i_cascade_
T_18_13_wire_logic_cluster/lc_2/ltout
T_18_13_wire_logic_cluster/lc_3/in_2

End 

Net : DUT.rFifoDatarx_6
T_16_15_wire_logic_cluster/lc_7/out
T_16_10_sp12_v_t_22
T_16_13_lc_trk_g3_2
T_16_13_wire_logic_cluster/lc_4/in_1

End 

Net : DUT.fifo_tx_inst.rFifoData_ramout_3_ns_1_6_cascade_
T_16_15_wire_logic_cluster/lc_6/ltout
T_16_15_wire_logic_cluster/lc_7/in_2

End 

Net : DUT.fifo_tx_inst.rFifoData_ram0_6
T_18_16_wire_logic_cluster/lc_1/out
T_18_16_sp4_h_l_7
T_17_12_sp4_v_t_37
T_16_15_lc_trk_g2_5
T_16_15_wire_logic_cluster/lc_6/in_1

End 

Net : DUT.fifo_rx_inst.un1_rFifoCount_1_cry_1
T_10_16_wire_logic_cluster/lc_1/cout
T_10_16_wire_logic_cluster/lc_2/in_3

End 

Net : DUT.fifo_rx_inst.N_97_cascade_
T_11_16_wire_logic_cluster/lc_6/ltout
T_11_16_wire_logic_cluster/lc_7/in_2

End 

Net : DUT.fifo_tx_inst.rFifoData_ram0_0
T_18_15_wire_logic_cluster/lc_2/out
T_18_15_lc_trk_g3_2
T_18_15_wire_logic_cluster/lc_0/in_3

End 

Net : DUT.fifo_rx_inst.un1_rFifoCount_1_cry_0_c_RNO_0
T_11_16_wire_logic_cluster/lc_7/out
T_10_16_lc_trk_g3_7
T_10_16_input_2_0
T_10_16_wire_logic_cluster/lc_0/in_2

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_5
T_11_11_wire_logic_cluster/lc_5/cout
T_11_11_wire_logic_cluster/lc_6/in_3

Net : DUT.uart_inst0.rx_clk_divider_1_6
T_11_11_wire_logic_cluster/lc_6/out
T_11_11_sp4_h_l_1
T_13_11_lc_trk_g2_4
T_13_11_wire_logic_cluster/lc_1/in_1

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_3
T_11_11_wire_logic_cluster/lc_3/cout
T_11_11_wire_logic_cluster/lc_4/in_3

Net : DUT.uart_inst0.rx_clk_divider_1_cry_3_THRU_CO
T_11_11_wire_logic_cluster/lc_4/out
T_12_11_sp4_h_l_8
T_16_11_sp4_h_l_11
T_15_11_lc_trk_g0_3
T_15_11_wire_logic_cluster/lc_0/in_1

End 

Net : DUT.rFifoDatarx_4
T_16_15_wire_logic_cluster/lc_1/out
T_16_13_sp4_v_t_47
T_17_13_sp4_h_l_3
T_16_13_lc_trk_g0_3
T_16_13_input_2_3
T_16_13_wire_logic_cluster/lc_3/in_2

End 

Net : DUT.fifo_tx_inst.rFifoData_ramout_3_ns_1_4_cascade_
T_16_15_wire_logic_cluster/lc_0/ltout
T_16_15_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.fifo_rx_inst.rFifoCount_RNIK3G92Z0Z_1
T_11_16_wire_logic_cluster/lc_1/out
T_10_16_lc_trk_g2_1
T_10_16_input_2_1
T_10_16_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.fifo_rx_inst.rFifoCount_RNIHH0D1Z0Z_0_cascade_
T_11_16_wire_logic_cluster/lc_5/ltout
T_11_16_wire_logic_cluster/lc_6/in_2

End 

Net : DUT.fifo_rx_inst.N_88_cascade_
T_11_16_wire_logic_cluster/lc_0/ltout
T_11_16_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.fifo_tx_inst.rFifoData_ramout_3_ns_1_7
T_18_13_wire_logic_cluster/lc_0/out
T_17_13_lc_trk_g3_0
T_17_13_wire_logic_cluster/lc_6/in_3

End 

Net : DUT.fifo_tx_inst.rFifoData_ram0_7
T_18_16_wire_logic_cluster/lc_2/out
T_18_12_sp4_v_t_41
T_18_13_lc_trk_g2_1
T_18_13_wire_logic_cluster/lc_0/in_3

End 

Net : DUT.rFifoDatarx_7
T_17_13_wire_logic_cluster/lc_6/out
T_16_13_lc_trk_g3_6
T_16_13_wire_logic_cluster/lc_2/in_1

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_4
T_11_11_wire_logic_cluster/lc_4/cout
T_11_11_wire_logic_cluster/lc_5/in_3

Net : DUT.uart_inst0.rx_clk_divider_1_5
T_11_11_wire_logic_cluster/lc_5/out
T_12_11_sp4_h_l_10
T_13_11_lc_trk_g2_2
T_13_11_wire_logic_cluster/lc_0/in_0

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_6
T_11_11_wire_logic_cluster/lc_6/cout
T_11_11_wire_logic_cluster/lc_7/in_3

Net : DUT.uart_inst0.rx_clk_divider_1_cry_6_THRU_CO
T_11_11_wire_logic_cluster/lc_7/out
T_10_12_lc_trk_g0_7
T_10_12_wire_logic_cluster/lc_3/in_0

End 

Net : DUT.fifo_rx_inst.un1_rFifoCount_1_cry_0
T_10_16_wire_logic_cluster/lc_0/cout
T_10_16_wire_logic_cluster/lc_1/in_3

Net : DUT.fifo_tx_inst.rFifoDataro_3
T_21_15_wire_logic_cluster/lc_5/out
T_21_14_sp4_v_t_42
T_18_14_sp4_h_l_1
T_17_14_lc_trk_g0_1
T_17_14_wire_logic_cluster/lc_5/in_0

T_21_15_wire_logic_cluster/lc_5/out
T_21_15_lc_trk_g1_5
T_21_15_wire_logic_cluster/lc_5/in_3

End 

Net : DUT.rFifoDataror_0
T_17_14_wire_logic_cluster/lc_6/out
T_17_11_sp4_v_t_36
T_16_12_lc_trk_g2_4
T_16_12_wire_logic_cluster/lc_2/in_0

T_17_14_wire_logic_cluster/lc_6/out
T_17_11_sp4_v_t_36
T_16_12_lc_trk_g2_4
T_16_12_input_2_0
T_16_12_wire_logic_cluster/lc_0/in_2

T_17_14_wire_logic_cluster/lc_6/out
T_17_11_sp4_v_t_36
T_16_12_lc_trk_g2_4
T_16_12_wire_logic_cluster/lc_3/in_3

T_17_14_wire_logic_cluster/lc_6/out
T_17_11_sp4_v_t_36
T_16_12_lc_trk_g2_4
T_16_12_wire_logic_cluster/lc_1/in_3

T_17_14_wire_logic_cluster/lc_6/out
T_16_13_lc_trk_g2_6
T_16_13_wire_logic_cluster/lc_4/in_0

T_17_14_wire_logic_cluster/lc_6/out
T_16_13_lc_trk_g2_6
T_16_13_wire_logic_cluster/lc_2/in_0

T_17_14_wire_logic_cluster/lc_6/out
T_16_13_lc_trk_g2_6
T_16_13_wire_logic_cluster/lc_3/in_1

T_17_14_wire_logic_cluster/lc_6/out
T_16_13_lc_trk_g2_6
T_16_13_wire_logic_cluster/lc_5/in_1

End 

Net : DUT.fifo_tx_inst.rFifoDataror_1_0_cascade_
T_17_14_wire_logic_cluster/lc_5/ltout
T_17_14_wire_logic_cluster/lc_6/in_2

End 

Net : fifo_inst.tx_fifo_inst.rRamRdAddr_0_3
T_18_10_wire_logic_cluster/lc_6/out
T_18_11_lc_trk_g0_6
T_18_11_wire_logic_cluster/lc_4/in_0

End 

Net : DUT.fifo_tx_inst.rFifoData_ram1_7
T_18_14_wire_logic_cluster/lc_4/out
T_18_13_lc_trk_g1_4
T_18_13_wire_logic_cluster/lc_0/in_1

End 

Net : DUT.rFifoDatarx_2
T_18_15_wire_logic_cluster/lc_7/out
T_19_12_sp4_v_t_39
T_16_12_sp4_h_l_2
T_16_12_lc_trk_g1_7
T_16_12_wire_logic_cluster/lc_3/in_1

End 

Net : DUT.fifo_tx_inst.rFifoData_ramout_3_ns_1_2_cascade_
T_18_15_wire_logic_cluster/lc_6/ltout
T_18_15_wire_logic_cluster/lc_7/in_2

End 

Net : DUT.fifo_tx_inst.rFifoData_ram1_6
T_16_17_wire_logic_cluster/lc_6/out
T_16_14_sp4_v_t_36
T_16_15_lc_trk_g2_4
T_16_15_wire_logic_cluster/lc_6/in_0

End 

Net : DUT.fifo_tx_inst.rFifoData_ram1_4
T_16_17_wire_logic_cluster/lc_7/out
T_16_14_sp4_v_t_38
T_16_15_lc_trk_g2_6
T_16_15_wire_logic_cluster/lc_0/in_0

End 

Net : DUT.uart_inst0.recv_stateZ0Z_2
T_13_16_wire_logic_cluster/lc_4/out
T_13_14_sp4_v_t_37
T_13_10_sp4_v_t_37
T_13_13_lc_trk_g1_5
T_13_13_wire_logic_cluster/lc_6/in_0

T_13_16_wire_logic_cluster/lc_4/out
T_13_14_sp4_v_t_37
T_13_10_sp4_v_t_37
T_12_13_lc_trk_g2_5
T_12_13_wire_logic_cluster/lc_0/in_3

T_13_16_wire_logic_cluster/lc_4/out
T_12_17_lc_trk_g0_4
T_12_17_wire_logic_cluster/lc_6/in_0

T_13_16_wire_logic_cluster/lc_4/out
T_13_16_lc_trk_g1_4
T_13_16_wire_logic_cluster/lc_6/in_3

T_13_16_wire_logic_cluster/lc_4/out
T_12_17_lc_trk_g0_4
T_12_17_wire_logic_cluster/lc_7/in_3

T_13_16_wire_logic_cluster/lc_4/out
T_13_15_sp4_v_t_40
T_10_15_sp4_h_l_5
T_11_15_lc_trk_g3_5
T_11_15_wire_logic_cluster/lc_5/in_1

T_13_16_wire_logic_cluster/lc_4/out
T_12_16_lc_trk_g2_4
T_12_16_wire_logic_cluster/lc_1/in_1

T_13_16_wire_logic_cluster/lc_4/out
T_12_16_lc_trk_g2_4
T_12_16_wire_logic_cluster/lc_5/in_1

T_13_16_wire_logic_cluster/lc_4/out
T_13_16_lc_trk_g1_4
T_13_16_wire_logic_cluster/lc_1/in_0

T_13_16_wire_logic_cluster/lc_4/out
T_12_16_lc_trk_g2_4
T_12_16_wire_logic_cluster/lc_6/in_0

T_13_16_wire_logic_cluster/lc_4/out
T_13_16_lc_trk_g1_4
T_13_16_wire_logic_cluster/lc_3/in_0

T_13_16_wire_logic_cluster/lc_4/out
T_13_16_lc_trk_g1_4
T_13_16_wire_logic_cluster/lc_4/in_1

End 

Net : DUT.fifo_rx_inst.rFifoData_awe3
T_10_17_wire_logic_cluster/lc_1/out
T_11_15_sp4_v_t_46
T_12_15_sp4_h_l_4
T_15_15_sp4_v_t_44
T_15_16_lc_trk_g3_4
T_15_16_wire_logic_cluster/lc_2/in_1

T_10_17_wire_logic_cluster/lc_1/out
T_10_6_sp12_v_t_22
T_11_18_sp12_h_l_1
T_15_18_lc_trk_g0_2
T_15_18_wire_logic_cluster/lc_1/cen

T_10_17_wire_logic_cluster/lc_1/out
T_10_6_sp12_v_t_22
T_11_18_sp12_h_l_1
T_15_18_lc_trk_g0_2
T_15_18_wire_logic_cluster/lc_1/cen

T_10_17_wire_logic_cluster/lc_1/out
T_10_6_sp12_v_t_22
T_11_18_sp12_h_l_1
T_15_18_lc_trk_g0_2
T_15_18_wire_logic_cluster/lc_1/cen

T_10_17_wire_logic_cluster/lc_1/out
T_10_6_sp12_v_t_22
T_11_18_sp12_h_l_1
T_15_18_lc_trk_g0_2
T_15_18_wire_logic_cluster/lc_1/cen

T_10_17_wire_logic_cluster/lc_1/out
T_11_17_sp4_h_l_2
T_14_17_sp4_v_t_42
T_14_20_lc_trk_g0_2
T_14_20_wire_logic_cluster/lc_2/cen

T_10_17_wire_logic_cluster/lc_1/out
T_11_17_sp4_h_l_2
T_14_17_sp4_v_t_42
T_14_20_lc_trk_g0_2
T_14_20_wire_logic_cluster/lc_2/cen

T_10_17_wire_logic_cluster/lc_1/out
T_11_17_sp4_h_l_2
T_14_17_sp4_v_t_42
T_14_20_lc_trk_g0_2
T_14_20_wire_logic_cluster/lc_2/cen

T_10_17_wire_logic_cluster/lc_1/out
T_11_17_sp4_h_l_2
T_14_17_sp4_v_t_42
T_14_20_lc_trk_g0_2
T_14_20_wire_logic_cluster/lc_2/cen

End 

Net : DUT.fifo_tx_inst.rFifoDataro_2
T_17_16_wire_logic_cluster/lc_6/out
T_17_13_sp4_v_t_36
T_17_14_lc_trk_g2_4
T_17_14_wire_logic_cluster/lc_5/in_1

T_17_16_wire_logic_cluster/lc_6/out
T_17_16_lc_trk_g3_6
T_17_16_wire_logic_cluster/lc_6/in_3

End 

Net : DUT.fifo_tx_inst.rFifoData_awe3
T_17_17_wire_logic_cluster/lc_1/out
T_18_15_sp4_v_t_46
T_19_15_sp4_h_l_11
T_21_15_lc_trk_g2_6
T_21_15_wire_logic_cluster/lc_5/in_1

T_17_17_wire_logic_cluster/lc_1/out
T_17_14_sp4_v_t_42
T_17_15_lc_trk_g2_2
T_17_15_wire_logic_cluster/lc_0/cen

T_17_17_wire_logic_cluster/lc_1/out
T_17_14_sp4_v_t_42
T_17_15_lc_trk_g2_2
T_17_15_wire_logic_cluster/lc_0/cen

T_17_17_wire_logic_cluster/lc_1/out
T_17_14_sp4_v_t_42
T_17_15_lc_trk_g2_2
T_17_15_wire_logic_cluster/lc_0/cen

T_17_17_wire_logic_cluster/lc_1/out
T_17_14_sp4_v_t_42
T_17_15_lc_trk_g2_2
T_17_15_wire_logic_cluster/lc_0/cen

T_17_17_wire_logic_cluster/lc_1/out
T_17_14_sp4_v_t_42
T_17_15_lc_trk_g2_2
T_17_15_wire_logic_cluster/lc_0/cen

T_17_17_wire_logic_cluster/lc_1/out
T_17_14_sp4_v_t_42
T_17_15_lc_trk_g2_2
T_17_15_wire_logic_cluster/lc_0/cen

T_17_17_wire_logic_cluster/lc_1/out
T_17_14_sp4_v_t_42
T_17_15_lc_trk_g2_2
T_17_15_wire_logic_cluster/lc_0/cen

T_17_17_wire_logic_cluster/lc_1/out
T_17_14_sp4_v_t_42
T_17_15_lc_trk_g2_2
T_17_15_wire_logic_cluster/lc_0/cen

End 

Net : DUT.fifo_tx_inst.rFifoData_ram2_2
T_16_16_wire_logic_cluster/lc_2/out
T_16_15_sp4_v_t_36
T_17_15_sp4_h_l_1
T_18_15_lc_trk_g3_1
T_18_15_wire_logic_cluster/lc_7/in_1

End 

Net : DUT.uart_inst0.N_46_cascade_
T_12_13_wire_logic_cluster/lc_0/ltout
T_12_13_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.fifo_tx_inst.un1_i11_i
T_17_17_wire_logic_cluster/lc_2/out
T_17_17_lc_trk_g0_2
T_17_17_input_2_0
T_17_17_wire_logic_cluster/lc_0/in_2

End 

Net : DUT.fifo_tx_inst.rFifoData_awe3_cascade_
T_17_17_wire_logic_cluster/lc_1/ltout
T_17_17_wire_logic_cluster/lc_2/in_2

End 

Net : DUT.uart_inst0.recv_stateZ0Z_0
T_11_14_wire_logic_cluster/lc_5/out
T_11_14_lc_trk_g2_5
T_11_14_wire_logic_cluster/lc_0/in_3

T_11_14_wire_logic_cluster/lc_5/out
T_11_10_sp4_v_t_47
T_12_10_sp4_h_l_3
T_15_10_sp4_v_t_45
T_15_11_lc_trk_g3_5
T_15_11_input_2_0
T_15_11_wire_logic_cluster/lc_0/in_2

T_11_14_wire_logic_cluster/lc_5/out
T_10_14_sp4_h_l_2
T_13_10_sp4_v_t_45
T_13_11_lc_trk_g2_5
T_13_11_wire_logic_cluster/lc_7/in_0

T_11_14_wire_logic_cluster/lc_5/out
T_11_10_sp4_v_t_47
T_12_10_sp4_h_l_3
T_12_10_lc_trk_g0_6
T_12_10_wire_logic_cluster/lc_7/in_1

T_11_14_wire_logic_cluster/lc_5/out
T_10_14_sp4_h_l_2
T_13_10_sp4_v_t_45
T_12_12_lc_trk_g2_0
T_12_12_input_2_4
T_12_12_wire_logic_cluster/lc_4/in_2

T_11_14_wire_logic_cluster/lc_5/out
T_10_14_sp4_h_l_2
T_13_10_sp4_v_t_45
T_12_12_lc_trk_g2_0
T_12_12_input_2_6
T_12_12_wire_logic_cluster/lc_6/in_2

T_11_14_wire_logic_cluster/lc_5/out
T_10_14_sp4_h_l_2
T_13_10_sp4_v_t_45
T_12_12_lc_trk_g2_0
T_12_12_input_2_2
T_12_12_wire_logic_cluster/lc_2/in_2

T_11_14_wire_logic_cluster/lc_5/out
T_10_14_sp4_h_l_2
T_13_10_sp4_v_t_45
T_12_12_lc_trk_g2_0
T_12_12_input_2_0
T_12_12_wire_logic_cluster/lc_0/in_2

T_11_14_wire_logic_cluster/lc_5/out
T_11_7_sp12_v_t_22
T_11_10_lc_trk_g2_2
T_11_10_input_2_6
T_11_10_wire_logic_cluster/lc_6/in_2

T_11_14_wire_logic_cluster/lc_5/out
T_10_14_sp4_h_l_2
T_13_10_sp4_v_t_45
T_13_11_lc_trk_g2_5
T_13_11_wire_logic_cluster/lc_6/in_3

T_11_14_wire_logic_cluster/lc_5/out
T_10_14_sp4_h_l_2
T_13_10_sp4_v_t_45
T_12_12_lc_trk_g2_0
T_12_12_wire_logic_cluster/lc_1/in_3

T_11_14_wire_logic_cluster/lc_5/out
T_10_14_sp4_h_l_2
T_13_10_sp4_v_t_45
T_12_12_lc_trk_g2_0
T_12_12_wire_logic_cluster/lc_5/in_3

T_11_14_wire_logic_cluster/lc_5/out
T_10_14_sp4_h_l_2
T_13_10_sp4_v_t_45
T_12_12_lc_trk_g2_0
T_12_12_wire_logic_cluster/lc_7/in_3

T_11_14_wire_logic_cluster/lc_5/out
T_11_7_sp12_v_t_22
T_11_10_lc_trk_g2_2
T_11_10_wire_logic_cluster/lc_7/in_3

T_11_14_wire_logic_cluster/lc_5/out
T_11_14_lc_trk_g2_5
T_11_14_wire_logic_cluster/lc_4/in_1

T_11_14_wire_logic_cluster/lc_5/out
T_11_10_sp4_v_t_47
T_10_12_lc_trk_g0_1
T_10_12_wire_logic_cluster/lc_6/in_1

T_11_14_wire_logic_cluster/lc_5/out
T_11_10_sp4_v_t_47
T_10_12_lc_trk_g0_1
T_10_12_wire_logic_cluster/lc_2/in_1

T_11_14_wire_logic_cluster/lc_5/out
T_11_10_sp4_v_t_47
T_10_12_lc_trk_g0_1
T_10_12_input_2_7
T_10_12_wire_logic_cluster/lc_7/in_2

T_11_14_wire_logic_cluster/lc_5/out
T_11_10_sp4_v_t_47
T_10_12_lc_trk_g0_1
T_10_12_input_2_1
T_10_12_wire_logic_cluster/lc_1/in_2

T_11_14_wire_logic_cluster/lc_5/out
T_11_10_sp4_v_t_47
T_10_12_lc_trk_g0_1
T_10_12_input_2_3
T_10_12_wire_logic_cluster/lc_3/in_2

T_11_14_wire_logic_cluster/lc_5/out
T_11_10_sp4_v_t_47
T_10_12_lc_trk_g0_1
T_10_12_input_2_5
T_10_12_wire_logic_cluster/lc_5/in_2

T_11_14_wire_logic_cluster/lc_5/out
T_11_13_lc_trk_g1_5
T_11_13_wire_logic_cluster/lc_1/in_1

End 

Net : DUT.uart_inst0.N_47
T_11_14_wire_logic_cluster/lc_0/out
T_11_14_sp4_h_l_5
T_15_14_sp4_h_l_1
T_14_10_sp4_v_t_43
T_13_13_lc_trk_g3_3
T_13_13_wire_logic_cluster/lc_4/in_0

T_11_14_wire_logic_cluster/lc_0/out
T_11_14_sp4_h_l_5
T_15_14_sp4_h_l_1
T_14_10_sp4_v_t_43
T_13_11_lc_trk_g3_3
T_13_11_input_2_0
T_13_11_wire_logic_cluster/lc_0/in_2

T_11_14_wire_logic_cluster/lc_0/out
T_11_14_sp4_h_l_5
T_15_14_sp4_h_l_1
T_14_10_sp4_v_t_43
T_13_11_lc_trk_g3_3
T_13_11_wire_logic_cluster/lc_1/in_3

T_11_14_wire_logic_cluster/lc_0/out
T_11_2_sp12_v_t_23
T_11_10_lc_trk_g3_0
T_11_10_input_2_3
T_11_10_wire_logic_cluster/lc_3/in_2

T_11_14_wire_logic_cluster/lc_0/out
T_12_13_lc_trk_g2_0
T_12_13_wire_logic_cluster/lc_7/in_3

End 

Net : DUT.fifo_tx_inst.rFifoData_ram0_4
T_16_15_wire_logic_cluster/lc_2/out
T_16_15_lc_trk_g3_2
T_16_15_wire_logic_cluster/lc_0/in_1

End 

Net : DUT.fifo_tx_inst.rFifoData_ram0_2
T_18_16_wire_logic_cluster/lc_0/out
T_18_15_lc_trk_g0_0
T_18_15_input_2_6
T_18_15_wire_logic_cluster/lc_6/in_2

End 

Net : DUT.uart_inst0.tx_clk_divider_cry_12
T_12_15_wire_logic_cluster/lc_4/cout
T_12_15_wire_logic_cluster/lc_5/in_3

End 

Net : DUT.fifo_tx_inst.rFifoData_awe2_cascade_
T_17_16_wire_logic_cluster/lc_5/ltout
T_17_16_wire_logic_cluster/lc_6/in_2

End 

Net : DUT.fifo_tx_inst.rFifoDataro_0
T_14_16_wire_logic_cluster/lc_4/out
T_14_14_sp4_v_t_37
T_15_14_sp4_h_l_5
T_17_14_lc_trk_g3_0
T_17_14_wire_logic_cluster/lc_6/in_1

T_14_16_wire_logic_cluster/lc_4/out
T_14_16_lc_trk_g1_4
T_14_16_wire_logic_cluster/lc_4/in_1

End 

Net : DUT.fifo_rx_inst.un1_i11_2_i_cascade_
T_12_17_wire_logic_cluster/lc_2/ltout
T_12_17_wire_logic_cluster/lc_3/in_2

End 

Net : DUT.fifo_rx_inst.rWritePtrZ0Z_0
T_10_17_wire_logic_cluster/lc_3/out
T_10_17_sp4_h_l_11
T_12_17_lc_trk_g3_6
T_12_17_wire_logic_cluster/lc_5/in_0

T_10_17_wire_logic_cluster/lc_3/out
T_10_17_lc_trk_g0_3
T_10_17_input_2_1
T_10_17_wire_logic_cluster/lc_1/in_2

T_10_17_wire_logic_cluster/lc_3/out
T_10_17_sp4_h_l_11
T_12_17_lc_trk_g3_6
T_12_17_wire_logic_cluster/lc_4/in_1

T_10_17_wire_logic_cluster/lc_3/out
T_10_17_sp4_h_l_11
T_12_17_lc_trk_g3_6
T_12_17_wire_logic_cluster/lc_1/in_0

T_10_17_wire_logic_cluster/lc_3/out
T_10_17_lc_trk_g0_3
T_10_17_wire_logic_cluster/lc_3/in_0

T_10_17_wire_logic_cluster/lc_3/out
T_10_17_lc_trk_g0_3
T_10_17_wire_logic_cluster/lc_6/in_1

End 

Net : DUT.fifo_tx_inst.rFifoData_ram1_2
T_18_14_wire_logic_cluster/lc_5/out
T_18_15_lc_trk_g0_5
T_18_15_wire_logic_cluster/lc_6/in_3

End 

Net : DUT.fifo_rx_inst.rWritePtrZ0Z_1
T_10_17_wire_logic_cluster/lc_6/out
T_10_17_lc_trk_g2_6
T_10_17_wire_logic_cluster/lc_1/in_1

T_10_17_wire_logic_cluster/lc_6/out
T_10_17_sp4_h_l_1
T_12_17_lc_trk_g2_4
T_12_17_wire_logic_cluster/lc_5/in_1

T_10_17_wire_logic_cluster/lc_6/out
T_10_17_sp4_h_l_1
T_12_17_lc_trk_g3_4
T_12_17_wire_logic_cluster/lc_4/in_3

T_10_17_wire_logic_cluster/lc_6/out
T_10_17_sp4_h_l_1
T_12_17_lc_trk_g2_4
T_12_17_wire_logic_cluster/lc_1/in_1

T_10_17_wire_logic_cluster/lc_6/out
T_10_17_lc_trk_g2_6
T_10_17_input_2_6
T_10_17_wire_logic_cluster/lc_6/in_2

End 

Net : DUT.uart_inst0.tx_clk_divider_cry_11
T_12_15_wire_logic_cluster/lc_3/cout
T_12_15_wire_logic_cluster/lc_4/in_3

Net : DUT.uart_inst0.N_6_0
T_12_17_wire_logic_cluster/lc_7/out
T_13_14_sp4_v_t_39
T_12_16_lc_trk_g0_2
T_12_16_input_2_4
T_12_16_wire_logic_cluster/lc_4/in_2

End 

Net : DUT.uart_inst0.recv_stateZ0Z_1
T_12_13_wire_logic_cluster/lc_7/out
T_12_8_sp12_v_t_22
T_12_17_lc_trk_g2_6
T_12_17_wire_logic_cluster/lc_7/in_1

T_12_13_wire_logic_cluster/lc_7/out
T_12_13_lc_trk_g2_7
T_12_13_wire_logic_cluster/lc_0/in_1

T_12_13_wire_logic_cluster/lc_7/out
T_12_12_sp4_v_t_46
T_11_15_lc_trk_g3_6
T_11_15_wire_logic_cluster/lc_2/in_3

T_12_13_wire_logic_cluster/lc_7/out
T_12_12_sp4_v_t_46
T_13_16_sp4_h_l_11
T_13_16_lc_trk_g0_6
T_13_16_wire_logic_cluster/lc_1/in_1

T_12_13_wire_logic_cluster/lc_7/out
T_12_12_sp4_v_t_46
T_13_16_sp4_h_l_11
T_13_16_lc_trk_g0_6
T_13_16_wire_logic_cluster/lc_3/in_3

T_12_13_wire_logic_cluster/lc_7/out
T_12_12_sp4_v_t_46
T_12_16_lc_trk_g0_3
T_12_16_wire_logic_cluster/lc_2/in_1

T_12_13_wire_logic_cluster/lc_7/out
T_12_12_sp4_v_t_46
T_12_16_lc_trk_g0_3
T_12_16_wire_logic_cluster/lc_6/in_3

T_12_13_wire_logic_cluster/lc_7/out
T_12_13_lc_trk_g2_7
T_12_13_wire_logic_cluster/lc_7/in_0

End 

Net : DUT.uart_inst0.tx_dataZ0Z_0
T_16_12_wire_logic_cluster/lc_0/out
T_15_12_lc_trk_g2_0
T_15_12_input_2_2
T_15_12_wire_logic_cluster/lc_2/in_2

T_16_12_wire_logic_cluster/lc_0/out
T_15_12_lc_trk_g2_0
T_15_12_wire_logic_cluster/lc_1/in_3

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_2
T_11_11_wire_logic_cluster/lc_2/cout
T_11_11_wire_logic_cluster/lc_3/in_3

Net : DUT.uart_inst0.rx_clk_divider_1_3
T_11_11_wire_logic_cluster/lc_3/out
T_11_10_lc_trk_g1_3
T_11_10_wire_logic_cluster/lc_3/in_1

End 

Net : DUT.fifo_tx_inst.rFifoData_ramout_3_ns_1_3_cascade_
T_17_13_wire_logic_cluster/lc_2/ltout
T_17_13_wire_logic_cluster/lc_3/in_2

End 

Net : DUT.rFifoDatarx_3
T_17_13_wire_logic_cluster/lc_3/out
T_16_12_lc_trk_g3_3
T_16_12_wire_logic_cluster/lc_1/in_1

End 

Net : DUT.fifo_tx_inst.rFifoData_ram0_3
T_18_16_wire_logic_cluster/lc_4/out
T_18_12_sp4_v_t_45
T_17_13_lc_trk_g3_5
T_17_13_wire_logic_cluster/lc_2/in_0

End 

Net : DUT.fifo_tx_inst.N_98
T_18_17_wire_logic_cluster/lc_1/out
T_18_18_lc_trk_g1_1
T_18_18_wire_logic_cluster/lc_5/in_3

End 

Net : DUT.fifo_tx_inst.rFifoDataro_1
T_17_16_wire_logic_cluster/lc_3/out
T_17_13_sp4_v_t_46
T_17_14_lc_trk_g2_6
T_17_14_wire_logic_cluster/lc_6/in_0

T_17_16_wire_logic_cluster/lc_3/out
T_17_16_lc_trk_g3_3
T_17_16_wire_logic_cluster/lc_3/in_1

End 

Net : DUT.rFifoDatarx_1
T_17_14_wire_logic_cluster/lc_4/out
T_17_10_sp4_v_t_45
T_16_12_lc_trk_g2_0
T_16_12_input_2_2
T_16_12_wire_logic_cluster/lc_2/in_2

End 

Net : DUT.fifo_tx_inst.rFifoData_ramout_3_ns_1_1_cascade_
T_17_14_wire_logic_cluster/lc_3/ltout
T_17_14_wire_logic_cluster/lc_4/in_2

End 

Net : DUT.fifo_tx_inst.rFifoData_ram1_1
T_18_14_wire_logic_cluster/lc_1/out
T_17_14_lc_trk_g2_1
T_17_14_wire_logic_cluster/lc_3/in_0

End 

Net : DUT.uart_inst0.m5_1_cascade_
T_12_17_wire_logic_cluster/lc_6/ltout
T_12_17_wire_logic_cluster/lc_7/in_2

End 

Net : DUT.rFifoDatarx_5
T_17_14_wire_logic_cluster/lc_1/out
T_16_13_lc_trk_g2_1
T_16_13_input_2_5
T_16_13_wire_logic_cluster/lc_5/in_2

End 

Net : DUT.uart_inst0.tx_countdown_3_0_cascade_
T_13_14_wire_logic_cluster/lc_6/ltout
T_13_14_wire_logic_cluster/lc_7/in_2

End 

Net : DUT.fifo_tx_inst.rFifoData_ram0_1
T_18_15_wire_logic_cluster/lc_5/out
T_17_14_lc_trk_g3_5
T_17_14_wire_logic_cluster/lc_3/in_1

End 

Net : DUT.uart_inst0.rx_bits_remainingZ0Z_0
T_13_16_wire_logic_cluster/lc_2/out
T_12_17_lc_trk_g1_2
T_12_17_wire_logic_cluster/lc_6/in_3

T_13_16_wire_logic_cluster/lc_2/out
T_12_16_lc_trk_g3_2
T_12_16_wire_logic_cluster/lc_0/in_3

T_13_16_wire_logic_cluster/lc_2/out
T_12_16_lc_trk_g3_2
T_12_16_wire_logic_cluster/lc_1/in_0

T_13_16_wire_logic_cluster/lc_2/out
T_12_16_lc_trk_g3_2
T_12_16_wire_logic_cluster/lc_5/in_0

T_13_16_wire_logic_cluster/lc_2/out
T_13_16_lc_trk_g2_2
T_13_16_wire_logic_cluster/lc_1/in_3

T_13_16_wire_logic_cluster/lc_2/out
T_13_16_lc_trk_g3_2
T_13_16_wire_logic_cluster/lc_2/in_1

End 

Net : DUT.uart_inst0.rx_bits_remainingZ0Z_1
T_12_16_wire_logic_cluster/lc_4/out
T_12_17_lc_trk_g1_4
T_12_17_wire_logic_cluster/lc_6/in_1

T_12_16_wire_logic_cluster/lc_4/out
T_12_16_lc_trk_g1_4
T_12_16_wire_logic_cluster/lc_0/in_1

T_12_16_wire_logic_cluster/lc_4/out
T_12_16_lc_trk_g1_4
T_12_16_input_2_1
T_12_16_wire_logic_cluster/lc_1/in_2

T_12_16_wire_logic_cluster/lc_4/out
T_12_16_lc_trk_g1_4
T_12_16_input_2_5
T_12_16_wire_logic_cluster/lc_5/in_2

T_12_16_wire_logic_cluster/lc_4/out
T_12_16_lc_trk_g1_4
T_12_16_wire_logic_cluster/lc_4/in_3

End 

Net : DUT.fifo_tx_inst.rFifoData_ramout_3_ns_1_5_cascade_
T_17_14_wire_logic_cluster/lc_0/ltout
T_17_14_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.fifo_tx_inst.rFifoData_ram1_5
T_20_14_wire_logic_cluster/lc_7/out
T_18_14_sp4_h_l_11
T_17_14_lc_trk_g0_3
T_17_14_wire_logic_cluster/lc_0/in_1

End 

Net : DUT.fifo_tx_inst.rFifoData_ram2_0
T_16_14_wire_logic_cluster/lc_3/out
T_16_14_sp4_h_l_11
T_17_14_lc_trk_g3_3
T_17_14_wire_logic_cluster/lc_7/in_1

End 

Net : DUT.uart_inst0.tx_clk_divider_cry_10
T_12_15_wire_logic_cluster/lc_2/cout
T_12_15_wire_logic_cluster/lc_3/in_3

Net : fifo_inst.ft2232h_inst.rFifoStateZ0Z_0
T_15_16_wire_logic_cluster/lc_5/out
T_15_15_lc_trk_g0_5
T_15_15_wire_logic_cluster/lc_4/in_3

T_15_16_wire_logic_cluster/lc_5/out
T_15_15_lc_trk_g0_5
T_15_15_wire_logic_cluster/lc_6/in_3

T_15_16_wire_logic_cluster/lc_5/out
T_15_16_lc_trk_g0_5
T_15_16_wire_logic_cluster/lc_7/in_0

T_15_16_wire_logic_cluster/lc_5/out
T_14_16_lc_trk_g3_5
T_14_16_input_2_0
T_14_16_wire_logic_cluster/lc_0/in_2

T_15_16_wire_logic_cluster/lc_5/out
T_15_16_lc_trk_g0_5
T_15_16_wire_logic_cluster/lc_0/in_3

End 

Net : fifo_inst.ft2232h_inst.rFifoStatec_0
T_15_15_wire_logic_cluster/lc_4/out
T_16_15_sp12_h_l_0
T_20_15_lc_trk_g0_3
T_20_15_wire_logic_cluster/lc_7/in_0

End 

Net : DUT.fifo_rx_inst.N_97
T_11_16_wire_logic_cluster/lc_6/out
T_11_17_lc_trk_g1_6
T_11_17_wire_logic_cluster/lc_3/in_0

End 

Net : DUT.fifo_rx_inst.rFifoData_awe3_cascade_
T_10_17_wire_logic_cluster/lc_1/ltout
T_10_17_wire_logic_cluster/lc_2/in_2

End 

Net : DUT.fifo_rx_inst.un1_i11_i
T_10_17_wire_logic_cluster/lc_2/out
T_10_17_lc_trk_g3_2
T_10_17_wire_logic_cluster/lc_6/in_3

End 

Net : DUT.fifo_tx_inst.rWritePtrZ0Z_1
T_17_17_wire_logic_cluster/lc_0/out
T_17_17_lc_trk_g3_0
T_17_17_wire_logic_cluster/lc_1/in_0

T_17_17_wire_logic_cluster/lc_0/out
T_17_16_lc_trk_g1_0
T_17_16_wire_logic_cluster/lc_4/in_1

T_17_17_wire_logic_cluster/lc_0/out
T_17_17_lc_trk_g3_0
T_17_17_wire_logic_cluster/lc_7/in_0

T_17_17_wire_logic_cluster/lc_0/out
T_17_16_lc_trk_g0_0
T_17_16_wire_logic_cluster/lc_5/in_1

T_17_17_wire_logic_cluster/lc_0/out
T_17_17_lc_trk_g3_0
T_17_17_wire_logic_cluster/lc_0/in_3

End 

Net : DUT.fifo_tx_inst.rFifoData_ram3_2
T_17_15_wire_logic_cluster/lc_2/out
T_18_15_lc_trk_g1_2
T_18_15_wire_logic_cluster/lc_7/in_0

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_1
T_11_11_wire_logic_cluster/lc_1/cout
T_11_11_wire_logic_cluster/lc_2/in_3

Net : DUT.uart_inst0.rx_clk_divider_1_cry_1_THRU_CO
T_11_11_wire_logic_cluster/lc_2/out
T_11_10_lc_trk_g1_2
T_11_10_input_2_7
T_11_10_wire_logic_cluster/lc_7/in_2

End 

Net : DUT.fifo_tx_inst.rFifoData_ram3_6
T_17_15_wire_logic_cluster/lc_6/out
T_16_15_lc_trk_g3_6
T_16_15_wire_logic_cluster/lc_7/in_0

End 

Net : DUT.fifo_tx_inst.rWritePtrZ0Z_0
T_17_17_wire_logic_cluster/lc_3/out
T_17_17_lc_trk_g0_3
T_17_17_input_2_1
T_17_17_wire_logic_cluster/lc_1/in_2

T_17_17_wire_logic_cluster/lc_3/out
T_17_16_lc_trk_g1_3
T_17_16_wire_logic_cluster/lc_4/in_0

T_17_17_wire_logic_cluster/lc_3/out
T_17_17_lc_trk_g0_3
T_17_17_input_2_7
T_17_17_wire_logic_cluster/lc_7/in_2

T_17_17_wire_logic_cluster/lc_3/out
T_17_16_lc_trk_g1_3
T_17_16_wire_logic_cluster/lc_5/in_3

T_17_17_wire_logic_cluster/lc_3/out
T_17_17_lc_trk_g0_3
T_17_17_wire_logic_cluster/lc_3/in_0

T_17_17_wire_logic_cluster/lc_3/out
T_17_17_lc_trk_g0_3
T_17_17_wire_logic_cluster/lc_0/in_1

End 

Net : DUT.fifo_rx_inst.rFifoData_ramout_3_ns_1_7
T_13_18_wire_logic_cluster/lc_3/out
T_13_17_sp4_v_t_38
T_14_17_sp4_h_l_3
T_15_17_lc_trk_g3_3
T_15_17_input_2_2
T_15_17_wire_logic_cluster/lc_2/in_2

End 

Net : DUT.fifo_tx_inst.rFifoData_ram3_4
T_17_15_wire_logic_cluster/lc_4/out
T_16_15_lc_trk_g3_4
T_16_15_wire_logic_cluster/lc_1/in_0

End 

Net : DUT.fifo_tx_inst.rFifoData_ram2_6
T_16_16_wire_logic_cluster/lc_6/out
T_16_15_lc_trk_g0_6
T_16_15_wire_logic_cluster/lc_7/in_1

End 

Net : DUT.uart_inst0.tx_clk_divider_cry_9
T_12_15_wire_logic_cluster/lc_1/cout
T_12_15_wire_logic_cluster/lc_2/in_3

Net : DUT.fifo_rx_inst.rFifoData_ram1_7
T_14_18_wire_logic_cluster/lc_7/out
T_13_18_lc_trk_g2_7
T_13_18_input_2_3
T_13_18_wire_logic_cluster/lc_3/in_2

End 

Net : DUT.fifo_rx_inst.rFifoData_ram0_7
T_12_18_wire_logic_cluster/lc_7/out
T_13_18_lc_trk_g1_7
T_13_18_wire_logic_cluster/lc_3/in_1

End 

Net : DUT.fifo_tx_inst.rFifoData_ram2_4
T_16_16_wire_logic_cluster/lc_3/out
T_16_15_lc_trk_g1_3
T_16_15_wire_logic_cluster/lc_1/in_1

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_0
T_11_11_wire_logic_cluster/lc_0/cout
T_11_11_wire_logic_cluster/lc_1/in_3

Net : DUT.uart_inst0.rx_clk_divider_1_cry_0_THRU_CO
T_11_11_wire_logic_cluster/lc_1/out
T_11_10_lc_trk_g0_1
T_11_10_wire_logic_cluster/lc_6/in_1

End 

Net : DUT.fifo_rx_inst.rFifoData_ramout_3_ns_1_5
T_14_19_wire_logic_cluster/lc_3/out
T_14_19_lc_trk_g2_3
T_14_19_wire_logic_cluster/lc_0/in_3

End 

Net : DUT.fifo_rx_inst.rFifoData_ram0_1
T_12_18_wire_logic_cluster/lc_4/out
T_13_18_lc_trk_g0_4
T_13_18_wire_logic_cluster/lc_2/in_0

End 

Net : DUT.fifo_rx_inst.rFifoData_ramout_3_ns_1_1
T_13_18_wire_logic_cluster/lc_2/out
T_13_17_sp4_v_t_36
T_14_17_sp4_h_l_6
T_15_17_lc_trk_g3_6
T_15_17_wire_logic_cluster/lc_4/in_3

End 

Net : DUT.fifo_tx_inst.rFifoData_ram1_3
T_18_14_wire_logic_cluster/lc_3/out
T_17_13_lc_trk_g3_3
T_17_13_input_2_2
T_17_13_wire_logic_cluster/lc_2/in_2

End 

Net : DUT.uart_inst0.tx_clk_divider_cry_8
T_12_15_wire_logic_cluster/lc_0/cout
T_12_15_wire_logic_cluster/lc_1/in_3

Net : DUT.fifo_rx_inst.rFifoData_ram1_1
T_14_18_wire_logic_cluster/lc_1/out
T_13_18_lc_trk_g3_1
T_13_18_input_2_2
T_13_18_wire_logic_cluster/lc_2/in_2

End 

Net : DUT.fifo_tx_inst.rFifoData_ram3_0
T_17_15_wire_logic_cluster/lc_0/out
T_17_14_lc_trk_g1_0
T_17_14_input_2_7
T_17_14_wire_logic_cluster/lc_7/in_2

End 

Net : DUT.uart_inst0.recv_state_srsts_1_3_cascade_
T_11_15_wire_logic_cluster/lc_5/ltout
T_11_15_wire_logic_cluster/lc_6/in_2

End 

Net : DUT.uart_inst0.recv_state_srsts_1_2_cascade_
T_13_16_wire_logic_cluster/lc_3/ltout
T_13_16_wire_logic_cluster/lc_4/in_2

End 

Net : DUT.uart_inst0.N_62_4
T_12_16_wire_logic_cluster/lc_0/out
T_11_15_lc_trk_g2_0
T_11_15_wire_logic_cluster/lc_5/in_3

T_12_16_wire_logic_cluster/lc_0/out
T_13_16_lc_trk_g0_0
T_13_16_wire_logic_cluster/lc_3/in_1

End 

Net : DUT.uart_inst0.rx_bits_remainingZ0Z_2
T_12_16_wire_logic_cluster/lc_7/out
T_12_16_lc_trk_g1_7
T_12_16_wire_logic_cluster/lc_0/in_0

T_12_16_wire_logic_cluster/lc_7/out
T_12_16_lc_trk_g1_7
T_12_16_wire_logic_cluster/lc_1/in_3

T_12_16_wire_logic_cluster/lc_7/out
T_12_16_lc_trk_g1_7
T_12_16_wire_logic_cluster/lc_5/in_3

T_12_16_wire_logic_cluster/lc_7/out
T_12_16_lc_trk_g1_7
T_12_16_wire_logic_cluster/lc_7/in_3

End 

Net : DUT.uart_inst0.rx_bits_remainingZ0Z_3
T_12_16_wire_logic_cluster/lc_3/out
T_12_16_lc_trk_g1_3
T_12_16_input_2_0
T_12_16_wire_logic_cluster/lc_0/in_2

T_12_16_wire_logic_cluster/lc_3/out
T_12_16_lc_trk_g1_3
T_12_16_wire_logic_cluster/lc_2/in_0

T_12_16_wire_logic_cluster/lc_3/out
T_12_16_lc_trk_g1_3
T_12_16_wire_logic_cluster/lc_3/in_3

End 

Net : DUT.uart_inst0.N_50
T_11_15_wire_logic_cluster/lc_2/out
T_10_14_lc_trk_g2_2
T_10_14_wire_logic_cluster/lc_7/in_1

End 

Net : DUT.fifo_tx_inst.rFifoData_ram3_7
T_17_15_wire_logic_cluster/lc_7/out
T_17_12_sp4_v_t_38
T_17_13_lc_trk_g2_6
T_17_13_input_2_6
T_17_13_wire_logic_cluster/lc_6/in_2

End 

Net : DUT.fifo_tx_inst.rFifoData_ram3_3
T_17_15_wire_logic_cluster/lc_3/out
T_18_11_sp4_v_t_42
T_17_13_lc_trk_g1_7
T_17_13_wire_logic_cluster/lc_3/in_1

End 

Net : DUT.fifo_rx_inst.rFifoData_ramout_3_ns_1_2
T_14_17_wire_logic_cluster/lc_7/out
T_15_17_lc_trk_g1_7
T_15_17_input_2_6
T_15_17_wire_logic_cluster/lc_6/in_2

End 

Net : DUT.fifo_tx_inst.rFifoData_ram2_1
T_16_14_wire_logic_cluster/lc_1/out
T_17_14_lc_trk_g1_1
T_17_14_wire_logic_cluster/lc_4/in_0

End 

Net : DUT.uart_inst0.N_7_0_cascade_
T_12_16_wire_logic_cluster/lc_2/ltout
T_12_16_wire_logic_cluster/lc_3/in_2

End 

Net : DUT.uart_inst0.m5_0_0
T_13_16_wire_logic_cluster/lc_6/out
T_12_16_lc_trk_g3_6
T_12_16_wire_logic_cluster/lc_2/in_3

End 

Net : DUT.fifo_tx_inst.rFifoData_ram0_5
T_16_15_wire_logic_cluster/lc_5/out
T_17_14_lc_trk_g2_5
T_17_14_wire_logic_cluster/lc_0/in_3

End 

Net : DUT.fifo_tx_inst.rFifoData_ram3_5
T_17_15_wire_logic_cluster/lc_1/out
T_17_13_sp4_v_t_47
T_17_14_lc_trk_g3_7
T_17_14_wire_logic_cluster/lc_1/in_1

End 

Net : DUT.fifo_rx_inst.rFifoData_ram1_2
T_14_18_wire_logic_cluster/lc_2/out
T_14_15_sp4_v_t_44
T_14_17_lc_trk_g3_1
T_14_17_wire_logic_cluster/lc_7/in_1

End 

Net : DUT.fifo_tx_inst.rFifoData_ram3_1
T_17_15_wire_logic_cluster/lc_5/out
T_17_14_lc_trk_g0_5
T_17_14_wire_logic_cluster/lc_4/in_1

End 

Net : DUT.fifo_rx_inst.rFifoData_ram0_2
T_13_19_wire_logic_cluster/lc_7/out
T_14_16_sp4_v_t_39
T_14_17_lc_trk_g2_7
T_14_17_input_2_7
T_14_17_wire_logic_cluster/lc_7/in_2

End 

Net : bfn_12_15_0_
T_12_15_wire_logic_cluster/carry_in_mux/cout
T_12_15_wire_logic_cluster/lc_0/in_3

Net : fifo_inst.ft2232h_inst.N_103
T_15_15_wire_logic_cluster/lc_6/out
T_15_16_lc_trk_g1_6
T_15_16_wire_logic_cluster/lc_5/in_0

End 

Net : P1A7_c
T_15_11_wire_logic_cluster/lc_1/out
T_15_12_lc_trk_g1_1
T_15_12_wire_logic_cluster/lc_1/in_1

T_15_11_wire_logic_cluster/lc_1/out
T_15_11_lc_trk_g2_1
T_15_11_input_2_1
T_15_11_wire_logic_cluster/lc_1/in_2

T_15_11_wire_logic_cluster/lc_1/out
T_14_11_sp4_h_l_10
T_10_11_sp4_h_l_10
T_9_7_sp4_v_t_47
T_9_3_sp4_v_t_47
T_9_0_span4_vert_25
T_9_0_lc_trk_g0_1
T_9_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : DUT.fifo_tx_inst.rFifoData_ram2_7
T_16_14_wire_logic_cluster/lc_7/out
T_17_13_lc_trk_g3_7
T_17_13_wire_logic_cluster/lc_6/in_0

End 

Net : DUT.uart_inst0.recv_stateZ0Z_3
T_11_15_wire_logic_cluster/lc_6/out
T_11_15_lc_trk_g1_6
T_11_15_wire_logic_cluster/lc_2/in_1

T_11_15_wire_logic_cluster/lc_6/out
T_11_15_lc_trk_g1_6
T_11_15_wire_logic_cluster/lc_6/in_1

T_11_15_wire_logic_cluster/lc_6/out
T_11_15_lc_trk_g1_6
T_11_15_wire_logic_cluster/lc_4/in_1

End 

Net : DUT.fifo_tx_inst.un1_i11_i_cascade_
T_17_17_wire_logic_cluster/lc_2/ltout
T_17_17_wire_logic_cluster/lc_3/in_2

End 

Net : DUT.fifo_rx_inst.rFifoData_ram0_5
T_13_19_wire_logic_cluster/lc_3/out
T_14_19_lc_trk_g0_3
T_14_19_wire_logic_cluster/lc_3/in_0

End 

Net : DUT.fifo_rx_inst.rFifoData_ram0_6
T_12_18_wire_logic_cluster/lc_3/out
T_13_18_lc_trk_g1_3
T_13_18_wire_logic_cluster/lc_4/in_0

End 

Net : DUT.fifo_rx_inst.rFifoData_ramout_3_ns_1_6
T_13_18_wire_logic_cluster/lc_4/out
T_14_19_lc_trk_g3_4
T_14_19_wire_logic_cluster/lc_6/in_3

End 

Net : DUT.fifo_tx_inst.rFifoData_ram2_3
T_16_14_wire_logic_cluster/lc_2/out
T_17_13_lc_trk_g2_2
T_17_13_wire_logic_cluster/lc_3/in_3

End 

Net : DUT.fifo_rx_inst.rFifoData_ram1_5
T_14_18_wire_logic_cluster/lc_5/out
T_14_19_lc_trk_g0_5
T_14_19_input_2_3
T_14_19_wire_logic_cluster/lc_3/in_2

End 

Net : DUT.fifo_rx_inst.rFifoData_ram1_6
T_14_18_wire_logic_cluster/lc_6/out
T_13_18_lc_trk_g2_6
T_13_18_input_2_4
T_13_18_wire_logic_cluster/lc_4/in_2

End 

Net : DUT.uart_inst0.tx_clk_divider_cry_6
T_12_14_wire_logic_cluster/lc_6/cout
T_12_14_wire_logic_cluster/lc_7/in_3

Net : DUT.fifo_tx_inst.rFifoData_ram2_5
T_16_14_wire_logic_cluster/lc_5/out
T_17_14_lc_trk_g1_5
T_17_14_wire_logic_cluster/lc_1/in_3

End 

Net : rTxByteZ0Z_3
T_14_19_wire_logic_cluster/lc_5/out
T_14_18_sp4_v_t_42
T_14_14_sp4_v_t_42
T_15_14_sp4_h_l_0
T_18_14_sp4_v_t_40
T_17_15_lc_trk_g3_0
T_17_15_wire_logic_cluster/lc_3/in_0

T_14_19_wire_logic_cluster/lc_5/out
T_14_18_sp4_v_t_42
T_14_14_sp4_v_t_42
T_15_14_sp4_h_l_0
T_18_10_sp4_v_t_43
T_18_14_lc_trk_g0_6
T_18_14_wire_logic_cluster/lc_3/in_3

T_14_19_wire_logic_cluster/lc_5/out
T_14_18_sp4_v_t_42
T_14_14_sp4_v_t_42
T_15_14_sp4_h_l_0
T_16_14_lc_trk_g3_0
T_16_14_wire_logic_cluster/lc_2/in_3

T_14_19_wire_logic_cluster/lc_5/out
T_15_19_sp4_h_l_10
T_18_15_sp4_v_t_47
T_18_16_lc_trk_g2_7
T_18_16_wire_logic_cluster/lc_4/in_3

End 

Net : DUT.uart_inst0.tx_clk_divider_cry_5
T_12_14_wire_logic_cluster/lc_5/cout
T_12_14_wire_logic_cluster/lc_6/in_3

Net : DUT.fifo_rx_inst.un1_i11_i_cascade_
T_10_17_wire_logic_cluster/lc_2/ltout
T_10_17_wire_logic_cluster/lc_3/in_2

End 

Net : DUT.uart_inst0.tx_clk_divider_cry_4
T_12_14_wire_logic_cluster/lc_4/cout
T_12_14_wire_logic_cluster/lc_5/in_3

Net : rTxByteZ0Z_5
T_14_19_wire_logic_cluster/lc_0/out
T_13_19_sp4_h_l_8
T_16_15_sp4_v_t_45
T_17_15_sp4_h_l_8
T_20_11_sp4_v_t_45
T_20_14_lc_trk_g1_5
T_20_14_wire_logic_cluster/lc_7/in_3

T_14_19_wire_logic_cluster/lc_0/out
T_13_19_sp4_h_l_8
T_16_15_sp4_v_t_45
T_16_11_sp4_v_t_45
T_16_14_lc_trk_g1_5
T_16_14_wire_logic_cluster/lc_5/in_3

T_14_19_wire_logic_cluster/lc_0/out
T_14_15_sp4_v_t_37
T_15_15_sp4_h_l_0
T_16_15_lc_trk_g2_0
T_16_15_wire_logic_cluster/lc_5/in_3

T_14_19_wire_logic_cluster/lc_0/out
T_14_15_sp4_v_t_37
T_15_15_sp4_h_l_0
T_17_15_lc_trk_g3_5
T_17_15_wire_logic_cluster/lc_1/in_3

End 

Net : DUT.fifo_rx_inst.rFifoData_ramout_3_ns_1_3_cascade_
T_14_19_wire_logic_cluster/lc_4/ltout
T_14_19_wire_logic_cluster/lc_5/in_2

End 

Net : DUT.fifo_rx_inst.rFifoData_ramout_3_ns_1_4_cascade_
T_14_19_wire_logic_cluster/lc_1/ltout
T_14_19_wire_logic_cluster/lc_2/in_2

End 

Net : rTxByteZ0Z_4
T_14_19_wire_logic_cluster/lc_2/out
T_14_17_sp12_v_t_23
T_14_17_sp4_v_t_45
T_15_17_sp4_h_l_8
T_16_17_lc_trk_g2_0
T_16_17_wire_logic_cluster/lc_7/in_3

T_14_19_wire_logic_cluster/lc_2/out
T_14_15_sp4_v_t_41
T_15_15_sp4_h_l_9
T_17_15_lc_trk_g3_4
T_17_15_wire_logic_cluster/lc_4/in_3

T_14_19_wire_logic_cluster/lc_2/out
T_14_15_sp4_v_t_41
T_15_15_sp4_h_l_9
T_16_15_lc_trk_g2_1
T_16_15_wire_logic_cluster/lc_2/in_3

T_14_19_wire_logic_cluster/lc_2/out
T_15_16_sp4_v_t_45
T_16_16_sp4_h_l_1
T_16_16_lc_trk_g0_4
T_16_16_wire_logic_cluster/lc_3/in_3

End 

Net : DUT.fifo_rx_inst.rFifoData_ramout_3_ns_1_0_cascade_
T_15_17_wire_logic_cluster/lc_0/ltout
T_15_17_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.uart_inst0.g0_0_1_cascade_
T_13_16_wire_logic_cluster/lc_1/ltout
T_13_16_wire_logic_cluster/lc_2/in_2

End 

Net : fifo_inst.ft2232h_inst.rFifoStateZ0Z_3
T_15_16_wire_logic_cluster/lc_7/out
T_15_13_sp4_v_t_38
T_16_13_sp4_h_l_3
T_20_13_sp4_h_l_6
T_20_13_lc_trk_g1_3
T_20_13_wire_logic_cluster/lc_6/in_0

T_15_16_wire_logic_cluster/lc_7/out
T_15_16_lc_trk_g1_7
T_15_16_wire_logic_cluster/lc_1/in_3

End 

Net : DUT.uart_inst0.tx_clk_divider_cry_3
T_12_14_wire_logic_cluster/lc_3/cout
T_12_14_wire_logic_cluster/lc_4/in_3

Net : DUT.uart_inst0.recv_stateZ0Z_5
T_10_14_wire_logic_cluster/lc_7/out
T_10_12_sp4_v_t_43
T_11_12_sp4_h_l_11
T_14_8_sp4_v_t_46
T_13_11_lc_trk_g3_6
T_13_11_wire_logic_cluster/lc_6/in_1

T_10_14_wire_logic_cluster/lc_7/out
T_10_12_sp4_v_t_43
T_11_12_sp4_h_l_11
T_14_8_sp4_v_t_46
T_13_11_lc_trk_g3_6
T_13_11_input_2_7
T_13_11_wire_logic_cluster/lc_7/in_2

T_10_14_wire_logic_cluster/lc_7/out
T_10_12_sp4_v_t_43
T_11_12_sp4_h_l_11
T_14_12_sp4_v_t_41
T_13_13_lc_trk_g3_1
T_13_13_input_2_4
T_13_13_wire_logic_cluster/lc_4/in_2

T_10_14_wire_logic_cluster/lc_7/out
T_10_12_sp4_v_t_43
T_11_12_sp4_h_l_11
T_12_12_lc_trk_g2_3
T_12_12_wire_logic_cluster/lc_1/in_0

T_10_14_wire_logic_cluster/lc_7/out
T_10_12_sp4_v_t_43
T_11_12_sp4_h_l_11
T_12_12_lc_trk_g2_3
T_12_12_wire_logic_cluster/lc_2/in_1

T_10_14_wire_logic_cluster/lc_7/out
T_10_12_sp4_v_t_43
T_11_12_sp4_h_l_11
T_12_12_lc_trk_g2_3
T_12_12_wire_logic_cluster/lc_0/in_1

T_10_14_wire_logic_cluster/lc_7/out
T_11_14_lc_trk_g0_7
T_11_14_input_2_1
T_11_14_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.uart_inst0.m5_0_1_cascade_
T_12_16_wire_logic_cluster/lc_5/ltout
T_12_16_wire_logic_cluster/lc_6/in_2

End 

Net : DUT.uart_inst0.N_6_cascade_
T_12_16_wire_logic_cluster/lc_6/ltout
T_12_16_wire_logic_cluster/lc_7/in_2

End 

Net : DUT.uart_inst0.N_12_cascade_
T_12_16_wire_logic_cluster/lc_1/ltout
T_12_16_wire_logic_cluster/lc_2/in_2

End 

Net : DUT.uart_inst0.tx_clk_divider_cry_2
T_12_14_wire_logic_cluster/lc_2/cout
T_12_14_wire_logic_cluster/lc_3/in_3

Net : DUT.wRxByte_0
T_12_20_wire_logic_cluster/lc_6/out
T_12_18_sp4_v_t_41
T_13_18_sp4_h_l_4
T_16_18_sp4_v_t_44
T_15_19_lc_trk_g3_4
T_15_19_wire_logic_cluster/lc_0/in_3

T_12_20_wire_logic_cluster/lc_6/out
T_12_18_sp4_v_t_41
T_13_18_sp4_h_l_4
T_14_18_lc_trk_g3_4
T_14_18_wire_logic_cluster/lc_0/in_3

T_12_20_wire_logic_cluster/lc_6/out
T_12_18_sp4_v_t_41
T_13_18_sp4_h_l_4
T_15_18_lc_trk_g2_1
T_15_18_wire_logic_cluster/lc_4/in_3

T_12_20_wire_logic_cluster/lc_6/out
T_11_20_sp12_h_l_0
T_15_20_lc_trk_g0_3
T_15_20_wire_logic_cluster/lc_2/in_3

End 

Net : rTxByteZ0Z_0
T_15_17_wire_logic_cluster/lc_1/out
T_15_15_sp4_v_t_47
T_16_15_sp4_h_l_3
T_19_11_sp4_v_t_44
T_18_14_lc_trk_g3_4
T_18_14_wire_logic_cluster/lc_0/in_3

T_15_17_wire_logic_cluster/lc_1/out
T_15_15_sp4_v_t_47
T_16_15_sp4_h_l_3
T_17_15_lc_trk_g2_3
T_17_15_wire_logic_cluster/lc_0/in_3

T_15_17_wire_logic_cluster/lc_1/out
T_15_15_sp4_v_t_47
T_16_15_sp4_h_l_3
T_18_15_lc_trk_g3_6
T_18_15_wire_logic_cluster/lc_2/in_3

T_15_17_wire_logic_cluster/lc_1/out
T_16_13_sp4_v_t_38
T_16_14_lc_trk_g2_6
T_16_14_wire_logic_cluster/lc_3/in_3

End 

Net : rTxByteZ0Z_1
T_15_17_wire_logic_cluster/lc_4/out
T_15_15_sp4_v_t_37
T_16_15_sp4_h_l_0
T_19_11_sp4_v_t_43
T_18_14_lc_trk_g3_3
T_18_14_wire_logic_cluster/lc_1/in_3

T_15_17_wire_logic_cluster/lc_4/out
T_15_15_sp4_v_t_37
T_16_15_sp4_h_l_0
T_17_15_lc_trk_g2_0
T_17_15_wire_logic_cluster/lc_5/in_3

T_15_17_wire_logic_cluster/lc_4/out
T_15_15_sp4_v_t_37
T_16_15_sp4_h_l_0
T_18_15_lc_trk_g3_5
T_18_15_wire_logic_cluster/lc_5/in_3

T_15_17_wire_logic_cluster/lc_4/out
T_16_13_sp4_v_t_44
T_16_14_lc_trk_g2_4
T_16_14_wire_logic_cluster/lc_1/in_3

End 

Net : rTxByteZ0Z_2
T_15_17_wire_logic_cluster/lc_6/out
T_15_16_sp4_v_t_44
T_16_16_sp4_h_l_9
T_19_12_sp4_v_t_38
T_18_14_lc_trk_g1_3
T_18_14_wire_logic_cluster/lc_5/in_3

T_15_17_wire_logic_cluster/lc_6/out
T_15_16_sp4_v_t_44
T_16_16_sp4_h_l_9
T_18_16_lc_trk_g3_4
T_18_16_wire_logic_cluster/lc_0/in_3

T_15_17_wire_logic_cluster/lc_6/out
T_15_15_sp4_v_t_41
T_16_15_sp4_h_l_9
T_17_15_lc_trk_g2_1
T_17_15_wire_logic_cluster/lc_2/in_3

T_15_17_wire_logic_cluster/lc_6/out
T_16_16_lc_trk_g3_6
T_16_16_wire_logic_cluster/lc_2/in_3

End 

Net : rTxByteZ0Z_6
T_14_19_wire_logic_cluster/lc_6/out
T_14_19_sp4_h_l_1
T_17_15_sp4_v_t_42
T_18_15_sp4_h_l_7
T_17_15_lc_trk_g0_7
T_17_15_wire_logic_cluster/lc_6/in_3

T_14_19_wire_logic_cluster/lc_6/out
T_15_17_sp4_v_t_40
T_16_17_sp4_h_l_5
T_16_17_lc_trk_g1_0
T_16_17_wire_logic_cluster/lc_6/in_3

T_14_19_wire_logic_cluster/lc_6/out
T_15_16_sp4_v_t_37
T_16_16_sp4_h_l_5
T_16_16_lc_trk_g1_0
T_16_16_wire_logic_cluster/lc_6/in_3

T_14_19_wire_logic_cluster/lc_6/out
T_15_16_sp4_v_t_37
T_16_16_sp4_h_l_5
T_18_16_lc_trk_g2_0
T_18_16_wire_logic_cluster/lc_1/in_3

End 

Net : DUT.fifo_rx_inst.rFifoData_ram0_0
T_15_20_wire_logic_cluster/lc_2/out
T_15_16_sp4_v_t_41
T_15_17_lc_trk_g3_1
T_15_17_wire_logic_cluster/lc_0/in_0

End 

Net : DUT.fifo_rx_inst.rFifoData_ram1_4
T_14_18_wire_logic_cluster/lc_4/out
T_14_17_sp4_v_t_40
T_14_19_lc_trk_g2_5
T_14_19_wire_logic_cluster/lc_1/in_0

End 

Net : DUT.wRxByte_3
T_13_20_wire_logic_cluster/lc_3/out
T_13_19_sp4_v_t_38
T_14_19_sp4_h_l_8
T_15_19_lc_trk_g3_0
T_15_19_wire_logic_cluster/lc_3/in_0

T_13_20_wire_logic_cluster/lc_3/out
T_14_17_sp4_v_t_47
T_14_18_lc_trk_g2_7
T_14_18_wire_logic_cluster/lc_3/in_0

T_13_20_wire_logic_cluster/lc_3/out
T_13_20_lc_trk_g0_3
T_13_20_wire_logic_cluster/lc_0/in_3

T_13_20_wire_logic_cluster/lc_3/out
T_13_19_lc_trk_g0_3
T_13_19_wire_logic_cluster/lc_4/in_3

T_13_20_wire_logic_cluster/lc_3/out
T_14_20_lc_trk_g1_3
T_14_20_wire_logic_cluster/lc_3/in_3

End 

Net : DUT.fifo_rx_inst.rFifoData_ram3_3
T_14_20_wire_logic_cluster/lc_3/out
T_14_11_sp12_v_t_22
T_14_19_lc_trk_g2_1
T_14_19_wire_logic_cluster/lc_5/in_0

End 

Net : DUT.uart_inst0.tx_clk_divider_cry_1
T_12_14_wire_logic_cluster/lc_1/cout
T_12_14_wire_logic_cluster/lc_2/in_3

Net : DUT.wRxByte_2
T_13_20_wire_logic_cluster/lc_0/out
T_13_20_sp4_h_l_5
T_16_16_sp4_v_t_46
T_15_18_lc_trk_g0_0
T_15_18_wire_logic_cluster/lc_5/in_1

T_13_20_wire_logic_cluster/lc_0/out
T_13_20_sp4_h_l_5
T_16_16_sp4_v_t_46
T_15_19_lc_trk_g3_6
T_15_19_wire_logic_cluster/lc_2/in_3

T_13_20_wire_logic_cluster/lc_0/out
T_14_17_sp4_v_t_41
T_14_18_lc_trk_g2_1
T_14_18_wire_logic_cluster/lc_2/in_3

T_13_20_wire_logic_cluster/lc_0/out
T_13_19_lc_trk_g0_0
T_13_19_wire_logic_cluster/lc_7/in_1

T_13_20_wire_logic_cluster/lc_0/out
T_13_20_lc_trk_g1_0
T_13_20_wire_logic_cluster/lc_4/in_3

End 

Net : DUT.uart_inst0.tx_clk_divider_cry_0
T_12_14_wire_logic_cluster/lc_0/cout
T_12_14_wire_logic_cluster/lc_1/in_3

Net : rTxByteZ0Z_7
T_15_17_wire_logic_cluster/lc_2/out
T_15_17_sp4_h_l_9
T_18_13_sp4_v_t_38
T_17_15_lc_trk_g1_3
T_17_15_wire_logic_cluster/lc_7/in_3

T_15_17_wire_logic_cluster/lc_2/out
T_15_17_sp4_h_l_9
T_18_13_sp4_v_t_38
T_18_14_lc_trk_g3_6
T_18_14_wire_logic_cluster/lc_4/in_3

T_15_17_wire_logic_cluster/lc_2/out
T_15_16_sp4_v_t_36
T_16_16_sp4_h_l_6
T_18_16_lc_trk_g2_3
T_18_16_wire_logic_cluster/lc_2/in_3

T_15_17_wire_logic_cluster/lc_2/out
T_16_13_sp4_v_t_40
T_16_14_lc_trk_g2_0
T_16_14_wire_logic_cluster/lc_7/in_3

End 

Net : DUT.wRxByte_7
T_12_19_wire_logic_cluster/lc_5/out
T_11_19_sp4_h_l_2
T_14_19_sp4_v_t_39
T_14_20_lc_trk_g3_7
T_14_20_wire_logic_cluster/lc_1/in_3

T_12_19_wire_logic_cluster/lc_5/out
T_12_18_sp4_v_t_42
T_13_18_sp4_h_l_7
T_14_18_lc_trk_g3_7
T_14_18_wire_logic_cluster/lc_7/in_3

T_12_19_wire_logic_cluster/lc_5/out
T_13_19_sp4_h_l_10
T_15_19_lc_trk_g3_7
T_15_19_wire_logic_cluster/lc_7/in_3

T_12_19_wire_logic_cluster/lc_5/out
T_12_18_lc_trk_g1_5
T_12_18_wire_logic_cluster/lc_7/in_3

T_12_19_wire_logic_cluster/lc_5/out
T_13_20_lc_trk_g2_5
T_13_20_wire_logic_cluster/lc_6/in_3

End 

Net : DUT.wRxByte_6
T_13_20_wire_logic_cluster/lc_6/out
T_13_18_sp4_v_t_41
T_10_18_sp4_h_l_10
T_12_18_lc_trk_g3_7
T_12_18_wire_logic_cluster/lc_3/in_3

T_13_20_wire_logic_cluster/lc_6/out
T_13_19_sp4_v_t_44
T_14_19_sp4_h_l_9
T_15_19_lc_trk_g2_1
T_15_19_wire_logic_cluster/lc_6/in_3

T_13_20_wire_logic_cluster/lc_6/out
T_14_17_sp4_v_t_37
T_14_18_lc_trk_g2_5
T_14_18_wire_logic_cluster/lc_6/in_3

T_13_20_wire_logic_cluster/lc_6/out
T_13_20_lc_trk_g2_6
T_13_20_wire_logic_cluster/lc_5/in_3

T_13_20_wire_logic_cluster/lc_6/out
T_14_20_lc_trk_g1_6
T_14_20_wire_logic_cluster/lc_2/in_3

End 

Net : DUT.fifo_rx_inst.rFifoData_ram3_7
T_14_20_wire_logic_cluster/lc_1/out
T_15_17_sp4_v_t_43
T_16_17_sp4_h_l_11
T_15_17_lc_trk_g0_3
T_15_17_wire_logic_cluster/lc_2/in_3

End 

Net : DUT.wRxByte_1
T_13_20_wire_logic_cluster/lc_4/out
T_13_19_sp4_v_t_40
T_14_19_sp4_h_l_5
T_15_19_lc_trk_g3_5
T_15_19_wire_logic_cluster/lc_1/in_3

T_13_20_wire_logic_cluster/lc_4/out
T_13_18_sp4_v_t_37
T_14_18_sp4_h_l_5
T_15_18_lc_trk_g2_5
T_15_18_wire_logic_cluster/lc_0/in_3

T_13_20_wire_logic_cluster/lc_4/out
T_13_16_sp4_v_t_45
T_12_18_lc_trk_g0_3
T_12_18_wire_logic_cluster/lc_4/in_3

T_13_20_wire_logic_cluster/lc_4/out
T_14_16_sp4_v_t_44
T_14_18_lc_trk_g3_1
T_14_18_wire_logic_cluster/lc_1/in_3

T_13_20_wire_logic_cluster/lc_4/out
T_12_20_lc_trk_g3_4
T_12_20_wire_logic_cluster/lc_6/in_3

End 

Net : DUT.wRxByte_4
T_12_19_wire_logic_cluster/lc_2/out
T_12_18_sp4_v_t_36
T_13_18_sp4_h_l_6
T_14_18_lc_trk_g3_6
T_14_18_wire_logic_cluster/lc_4/in_3

T_12_19_wire_logic_cluster/lc_2/out
T_12_18_sp4_v_t_36
T_13_18_sp4_h_l_6
T_15_18_lc_trk_g2_3
T_15_18_wire_logic_cluster/lc_6/in_3

T_12_19_wire_logic_cluster/lc_2/out
T_13_19_sp4_h_l_4
T_15_19_lc_trk_g3_1
T_15_19_wire_logic_cluster/lc_4/in_0

T_12_19_wire_logic_cluster/lc_2/out
T_13_19_lc_trk_g0_2
T_13_19_wire_logic_cluster/lc_5/in_3

T_12_19_wire_logic_cluster/lc_2/out
T_13_20_lc_trk_g2_2
T_13_20_wire_logic_cluster/lc_3/in_3

End 

Net : DUT.wRxByte_5
T_13_20_wire_logic_cluster/lc_5/out
T_13_19_sp4_v_t_42
T_14_19_sp4_h_l_0
T_15_19_lc_trk_g2_0
T_15_19_wire_logic_cluster/lc_5/in_3

T_13_20_wire_logic_cluster/lc_5/out
T_14_16_sp4_v_t_46
T_14_18_lc_trk_g3_3
T_14_18_wire_logic_cluster/lc_5/in_3

T_13_20_wire_logic_cluster/lc_5/out
T_13_19_lc_trk_g1_5
T_13_19_wire_logic_cluster/lc_3/in_3

T_13_20_wire_logic_cluster/lc_5/out
T_14_20_lc_trk_g1_5
T_14_20_wire_logic_cluster/lc_5/in_3

T_13_20_wire_logic_cluster/lc_5/out
T_12_19_lc_trk_g2_5
T_12_19_wire_logic_cluster/lc_2/in_3

End 

Net : DUT.uart_inst0.recv_state_ns_0_0_0_cascade_
T_11_14_wire_logic_cluster/lc_4/ltout
T_11_14_wire_logic_cluster/lc_5/in_2

End 

Net : DUT.fifo_rx_inst.rFifoData_ram2_7
T_15_19_wire_logic_cluster/lc_7/out
T_15_16_sp4_v_t_38
T_15_17_lc_trk_g2_6
T_15_17_wire_logic_cluster/lc_2/in_0

End 

Net : DUT.fifo_rx_inst.rFifoData_ram2_2
T_15_19_wire_logic_cluster/lc_2/out
T_16_16_sp4_v_t_45
T_15_17_lc_trk_g3_5
T_15_17_wire_logic_cluster/lc_6/in_0

End 

Net : DUT.uart_inst0.tx_dataZ0Z_4
T_16_13_wire_logic_cluster/lc_3/out
T_17_10_sp4_v_t_47
T_16_12_lc_trk_g0_1
T_16_12_wire_logic_cluster/lc_1/in_0

End 

Net : DUT.fifo_rx_inst.rFifoData_ram2_0
T_15_19_wire_logic_cluster/lc_0/out
T_15_15_sp12_v_t_23
T_15_17_lc_trk_g2_4
T_15_17_wire_logic_cluster/lc_1/in_3

End 

Net : DUT.fifo_rx_inst.rFifoData_ram1_0
T_14_18_wire_logic_cluster/lc_0/out
T_15_17_lc_trk_g2_0
T_15_17_input_2_0
T_15_17_wire_logic_cluster/lc_0/in_2

End 

Net : DUT.fifo_rx_inst.rFifoData_ram1_3
T_14_18_wire_logic_cluster/lc_3/out
T_14_19_lc_trk_g1_3
T_14_19_input_2_4
T_14_19_wire_logic_cluster/lc_4/in_2

End 

Net : DUT.fifo_rx_inst.rFifoData_ram3_5
T_14_20_wire_logic_cluster/lc_5/out
T_14_18_sp4_v_t_39
T_14_19_lc_trk_g2_7
T_14_19_wire_logic_cluster/lc_0/in_1

End 

Net : DUT.fifo_rx_inst.rFifoData_ram2_1
T_15_19_wire_logic_cluster/lc_1/out
T_15_16_sp4_v_t_42
T_15_17_lc_trk_g2_2
T_15_17_input_2_4
T_15_17_wire_logic_cluster/lc_4/in_2

End 

Net : DUT.fifo_rx_inst.rFifoData_ram0_3
T_13_19_wire_logic_cluster/lc_4/out
T_14_19_lc_trk_g1_4
T_14_19_wire_logic_cluster/lc_4/in_3

End 

Net : DUT.fifo_rx_inst.rFifoData_ram0_4
T_13_19_wire_logic_cluster/lc_5/out
T_14_19_lc_trk_g1_5
T_14_19_wire_logic_cluster/lc_1/in_3

End 

Net : DUT.fifo_rx_inst.rFifoData_ram2_4
T_15_19_wire_logic_cluster/lc_4/out
T_15_18_sp4_v_t_40
T_14_19_lc_trk_g3_0
T_14_19_wire_logic_cluster/lc_2/in_3

End 

Net : DUT.uart_inst0.tx_dataZ0Z_6
T_16_13_wire_logic_cluster/lc_4/out
T_16_13_lc_trk_g3_4
T_16_13_wire_logic_cluster/lc_5/in_0

End 

Net : DUT.uart_inst0.tx_dataZ0Z_5
T_16_13_wire_logic_cluster/lc_5/out
T_16_13_lc_trk_g2_5
T_16_13_wire_logic_cluster/lc_3/in_0

End 

Net : DUT.uart_inst0.tx_dataZ0Z_3
T_16_12_wire_logic_cluster/lc_1/out
T_16_12_lc_trk_g2_1
T_16_12_wire_logic_cluster/lc_3/in_0

End 

Net : P1A4_c
T_15_16_wire_logic_cluster/lc_1/out
T_15_16_lc_trk_g0_1
T_15_16_wire_logic_cluster/lc_1/in_0

T_15_16_wire_logic_cluster/lc_1/out
T_14_16_sp4_h_l_10
T_13_16_sp4_v_t_47
T_13_20_sp4_v_t_43
T_13_24_sp4_v_t_44
T_13_28_sp4_v_t_40
T_13_31_lc_trk_g0_0
T_13_31_wire_io_cluster/io_0/D_OUT_0

T_15_16_wire_logic_cluster/lc_1/out
T_15_13_sp12_v_t_22
T_15_1_sp12_v_t_22
T_4_1_sp12_h_l_1
T_8_1_sp4_h_l_4
T_7_0_span4_vert_4
T_7_0_lc_trk_g1_4
T_7_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : DUT.fifo_rx_inst.rFifoData_ram2_5
T_15_19_wire_logic_cluster/lc_5/out
T_14_19_lc_trk_g3_5
T_14_19_wire_logic_cluster/lc_0/in_0

End 

Net : DUT.fifo_rx_inst.rFifoData_ram2_6
T_15_19_wire_logic_cluster/lc_6/out
T_14_19_lc_trk_g2_6
T_14_19_wire_logic_cluster/lc_6/in_0

End 

Net : DUT.fifo_rx_inst.rFifoData_ram3_1
T_15_18_wire_logic_cluster/lc_0/out
T_15_17_lc_trk_g0_0
T_15_17_wire_logic_cluster/lc_4/in_0

End 

Net : fifo_inst.ft2232h_inst.rFifoStateZ0Z_2
T_15_16_wire_logic_cluster/lc_4/out
T_14_16_lc_trk_g2_4
T_14_16_wire_logic_cluster/lc_0/in_0

T_15_16_wire_logic_cluster/lc_4/out
T_15_16_lc_trk_g2_4
T_15_16_wire_logic_cluster/lc_5/in_3

End 

Net : DUT.fifo_rx_inst.rFifoData_ram3_4
T_15_18_wire_logic_cluster/lc_6/out
T_14_19_lc_trk_g0_6
T_14_19_wire_logic_cluster/lc_2/in_0

End 

Net : DUT.fifo_rx_inst.rFifoData_ram3_0
T_15_18_wire_logic_cluster/lc_4/out
T_15_17_lc_trk_g0_4
T_15_17_wire_logic_cluster/lc_1/in_1

End 

Net : DUT.fifo_rx_inst.rFifoData_ram2_3
T_15_19_wire_logic_cluster/lc_3/out
T_14_19_lc_trk_g3_3
T_14_19_wire_logic_cluster/lc_5/in_1

End 

Net : P1A3_c
T_14_16_wire_logic_cluster/lc_0/out
T_14_16_lc_trk_g1_0
T_14_16_wire_logic_cluster/lc_0/in_1

T_14_16_wire_logic_cluster/lc_0/out
T_14_4_sp12_v_t_23
T_15_4_sp12_h_l_0
T_14_4_sp4_h_l_1
T_17_0_span4_vert_36
T_17_0_lc_trk_g0_4
T_17_0_wire_io_cluster/io_0/D_OUT_0

T_14_16_wire_logic_cluster/lc_0/out
T_14_4_sp12_v_t_23
T_15_4_sp12_h_l_0
T_14_4_sp4_h_l_1
T_10_4_sp4_h_l_1
T_9_0_span4_vert_43
T_5_0_span4_horz_r_3
T_6_0_lc_trk_g1_7
T_6_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : DUT.uart_inst0.recv_stateZ0Z_4
T_11_14_wire_logic_cluster/lc_1/out
T_11_14_lc_trk_g3_1
T_11_14_wire_logic_cluster/lc_5/in_1

T_11_14_wire_logic_cluster/lc_1/out
T_11_14_lc_trk_g3_1
T_11_14_wire_logic_cluster/lc_1/in_1

End 

Net : DUT.uart_inst0.tx_dataZ0Z_1
T_16_12_wire_logic_cluster/lc_2/out
T_16_12_lc_trk_g1_2
T_16_12_wire_logic_cluster/lc_0/in_1

End 

Net : DUT.fifo_rx_inst.rFifoData_ram3_6
T_14_20_wire_logic_cluster/lc_2/out
T_14_19_lc_trk_g1_2
T_14_19_wire_logic_cluster/lc_6/in_1

End 

Net : rTxBusReady
T_20_15_wire_logic_cluster/lc_7/out
T_20_15_lc_trk_g1_7
T_20_15_wire_logic_cluster/lc_7/in_3

T_20_15_wire_logic_cluster/lc_7/out
T_20_15_sp4_h_l_3
T_19_11_sp4_v_t_38
T_19_7_sp4_v_t_38
T_19_3_sp4_v_t_46
T_19_0_span4_vert_26
T_19_0_lc_trk_g0_2
T_19_0_wire_io_cluster/io_1/OUT_ENB

T_20_15_wire_logic_cluster/lc_7/out
T_10_15_sp12_h_l_1
T_21_3_sp12_v_t_22
T_21_0_span12_vert_5
T_21_0_lc_trk_g1_5
T_21_0_wire_io_cluster/io_1/OUT_ENB

T_20_15_wire_logic_cluster/lc_7/out
T_20_15_sp4_h_l_3
T_19_11_sp4_v_t_38
T_19_7_sp4_v_t_38
T_19_3_sp4_v_t_46
T_19_0_span4_vert_31
T_15_0_span4_horz_r_1
T_18_0_lc_trk_g1_5
T_18_0_wire_io_cluster/io_1/OUT_ENB

T_20_15_wire_logic_cluster/lc_7/out
T_20_15_sp4_h_l_3
T_19_15_sp4_v_t_44
T_19_19_sp4_v_t_40
T_19_23_sp4_v_t_36
T_19_27_sp4_v_t_41
T_19_31_lc_trk_g1_4
T_19_31_wire_io_cluster/io_0/OUT_ENB

T_20_15_wire_logic_cluster/lc_7/out
T_20_15_sp4_h_l_3
T_19_15_sp4_v_t_44
T_19_19_sp4_v_t_40
T_19_23_sp4_v_t_36
T_19_27_sp4_v_t_41
T_19_31_lc_trk_g0_4
T_19_31_wire_io_cluster/io_1/OUT_ENB

T_20_15_wire_logic_cluster/lc_7/out
T_20_15_sp4_h_l_3
T_19_11_sp4_v_t_38
T_19_7_sp4_v_t_38
T_19_3_sp4_v_t_46
T_19_0_span4_vert_31
T_19_0_span4_horz_r_1
T_22_0_lc_trk_g1_5
T_22_0_wire_io_cluster/io_1/OUT_ENB

T_20_15_wire_logic_cluster/lc_7/out
T_20_15_sp4_h_l_3
T_19_11_sp4_v_t_38
T_19_7_sp4_v_t_38
T_19_3_sp4_v_t_46
T_19_0_span4_vert_31
T_15_0_span4_horz_r_1
T_15_0_lc_trk_g0_1
T_15_0_wire_io_cluster/io_0/OUT_ENB

T_20_15_wire_logic_cluster/lc_7/out
T_20_15_sp4_h_l_3
T_19_11_sp4_v_t_38
T_19_7_sp4_v_t_38
T_19_3_sp4_v_t_46
T_19_0_span4_vert_31
T_15_0_span4_horz_r_1
T_11_0_span4_horz_r_1
T_13_0_lc_trk_g1_1
T_13_0_wire_io_cluster/io_1/OUT_ENB

End 

Net : DUT.fifo_rx_inst.rFifoData_ram3_2
T_15_18_wire_logic_cluster/lc_5/out
T_15_17_lc_trk_g0_5
T_15_17_wire_logic_cluster/lc_6/in_3

End 

Net : fifo_inst.ft2232h_inst.rFifoStateZ0Z_1
T_15_16_wire_logic_cluster/lc_0/out
T_15_16_lc_trk_g1_0
T_15_16_wire_logic_cluster/lc_4/in_3

End 

Net : DUT.uart_inst0.tx_dataZ0Z_2
T_16_12_wire_logic_cluster/lc_3/out
T_16_12_lc_trk_g2_3
T_16_12_wire_logic_cluster/lc_2/in_3

End 

Net : DUT.uart_inst0.tx_dataZ0Z_7
T_16_13_wire_logic_cluster/lc_2/out
T_16_13_lc_trk_g1_2
T_16_13_wire_logic_cluster/lc_4/in_3

End 

Net : fifo_inst.tx_fifo_inst.rRamWrAddrZ0Z_1
T_18_12_wire_logic_cluster/lc_6/out
T_18_12_lc_trk_g2_6
T_18_12_wire_logic_cluster/lc_3/in_3

T_18_12_wire_logic_cluster/lc_6/out
T_19_9_sp4_v_t_37
T_19_10_lc_trk_g3_5
T_19_10_input0_6
T_19_10_wire_bram/ram/WADDR_1

End 

Net : fifo_inst.tx_fifo_inst.rRamWrAddrZ0Z_2
T_18_11_wire_logic_cluster/lc_7/out
T_18_12_lc_trk_g1_7
T_18_12_wire_logic_cluster/lc_3/in_1

T_18_11_wire_logic_cluster/lc_7/out
T_19_10_lc_trk_g2_7
T_19_10_input0_5
T_19_10_wire_bram/ram/WADDR_2

End 

Net : fifo_inst.tx_fifo_inst.rRamWrAddrZ0Z_3
T_15_11_wire_logic_cluster/lc_2/out
T_16_11_sp4_h_l_4
T_19_7_sp4_v_t_47
T_19_10_lc_trk_g1_7
T_19_10_input0_4
T_19_10_wire_bram/ram/WADDR_3

End 

Net : fifo_inst.tx_fifo_inst.rRamWrAddrZ0Z_3_cascade_
T_15_11_wire_logic_cluster/lc_2/ltout
T_15_11_wire_logic_cluster/lc_3/in_2

End 

Net : fifo_inst.tx_fifo_inst.rRamWrAddrZ0Z_4
T_18_12_wire_logic_cluster/lc_2/out
T_19_9_sp4_v_t_45
T_19_10_lc_trk_g2_5
T_19_10_input0_3
T_19_10_wire_bram/ram/WADDR_4

End 

Net : fifo_inst.tx_fifo_inst.rRamWrAddrZ0Z_4_cascade_
T_18_12_wire_logic_cluster/lc_2/ltout
T_18_12_wire_logic_cluster/lc_3/in_2

End 

Net : fifo_inst.tx_fifo_inst.rRamWrAddrZ0Z_5
T_17_12_wire_logic_cluster/lc_4/out
T_17_12_lc_trk_g2_4
T_17_12_input_2_4
T_17_12_wire_logic_cluster/lc_4/in_2

T_17_12_wire_logic_cluster/lc_4/out
T_18_12_lc_trk_g1_4
T_18_12_wire_logic_cluster/lc_3/in_0

T_17_12_wire_logic_cluster/lc_4/out
T_16_12_sp4_h_l_0
T_19_8_sp4_v_t_43
T_19_10_lc_trk_g2_6
T_19_10_input0_2
T_19_10_wire_bram/ram/WADDR_5

End 

Net : fifo_inst.tx_fifo_inst.rRamWrAddrZ0Z_6
T_18_12_wire_logic_cluster/lc_0/out
T_18_10_sp4_v_t_45
T_18_11_lc_trk_g2_5
T_18_11_input_2_1
T_18_11_wire_logic_cluster/lc_1/in_2

T_18_12_wire_logic_cluster/lc_0/out
T_19_9_sp4_v_t_41
T_19_10_lc_trk_g2_1
T_19_10_input0_1
T_19_10_wire_bram/ram/WADDR_6

End 

Net : fifo_inst.tx_fifo_inst.rRamWrAddrZ0Z_7
T_18_12_wire_logic_cluster/lc_1/out
T_18_11_lc_trk_g0_1
T_18_11_wire_logic_cluster/lc_1/in_0

T_18_12_wire_logic_cluster/lc_1/out
T_19_9_sp4_v_t_43
T_19_10_lc_trk_g3_3
T_19_10_input0_0
T_19_10_wire_bram/ram/WADDR_7

End 

Net : fifo_inst.tx_fifo_inst.rRamWrAddrZ0Z_8
T_17_12_wire_logic_cluster/lc_7/out
T_17_12_lc_trk_g2_7
T_17_12_wire_logic_cluster/lc_7/in_0

T_17_12_wire_logic_cluster/lc_7/out
T_17_12_sp4_h_l_3
T_16_8_sp4_v_t_38
T_15_11_lc_trk_g2_6
T_15_11_wire_logic_cluster/lc_3/in_3

T_17_12_wire_logic_cluster/lc_7/out
T_17_12_sp4_h_l_3
T_20_8_sp4_v_t_38
T_19_10_lc_trk_g0_3
T_19_10_input2_7
T_19_10_wire_bram/ram/WADDR_8

End 

Net : clk_48mhz_0
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_20_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_20_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_20_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_20_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_21_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_20_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_19_10_wire_bram/ram/WCLK

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_19_9_wire_bram/ram/RCLK

End 

Net : fifo_inst.tx_fifo_inst.un17_rRamRdAddr_1_cry_2_c_RNI20CZ0Z4_cascade_
T_18_11_wire_logic_cluster/lc_3/ltout
T_18_11_wire_logic_cluster/lc_4/in_2

End 

Net : CONSTANT_ONE_NET
T_15_9_wire_logic_cluster/lc_6/out
T_14_9_sp12_h_l_0
T_19_9_lc_trk_g0_4
T_19_9_wire_bram/ram/WDATA_12

T_15_9_wire_logic_cluster/lc_6/out
T_15_9_sp4_h_l_1
T_14_9_sp4_v_t_42
T_14_12_lc_trk_g1_2
T_14_12_wire_logic_cluster/lc_4/in_1

T_15_9_wire_logic_cluster/lc_6/out
T_13_9_sp4_h_l_9
T_12_9_sp4_v_t_38
T_11_11_lc_trk_g0_3
T_11_11_input_2_1
T_11_11_wire_logic_cluster/lc_1/in_2

T_15_9_wire_logic_cluster/lc_6/out
T_13_9_sp4_h_l_9
T_12_9_sp4_v_t_38
T_11_11_lc_trk_g0_3
T_11_11_wire_logic_cluster/lc_2/in_1

T_15_9_wire_logic_cluster/lc_6/out
T_13_9_sp4_h_l_9
T_12_9_sp4_v_t_38
T_11_11_lc_trk_g0_3
T_11_11_wire_logic_cluster/lc_4/in_1

T_15_9_wire_logic_cluster/lc_6/out
T_13_9_sp4_h_l_9
T_12_9_sp4_v_t_38
T_11_11_lc_trk_g0_3
T_11_11_input_2_7
T_11_11_wire_logic_cluster/lc_7/in_2

T_15_9_wire_logic_cluster/lc_6/out
T_13_9_sp4_h_l_9
T_12_9_sp4_v_t_38
T_11_11_lc_trk_g0_3
T_11_11_input_2_3
T_11_11_wire_logic_cluster/lc_3/in_2

T_15_9_wire_logic_cluster/lc_6/out
T_13_9_sp4_h_l_9
T_12_9_sp4_v_t_38
T_11_11_lc_trk_g0_3
T_11_11_input_2_5
T_11_11_wire_logic_cluster/lc_5/in_2

T_15_9_wire_logic_cluster/lc_6/out
T_13_9_sp4_h_l_9
T_12_9_sp4_v_t_38
T_11_11_lc_trk_g0_3
T_11_11_wire_logic_cluster/lc_6/in_1

T_15_9_wire_logic_cluster/lc_6/out
T_13_9_sp4_h_l_9
T_12_9_sp4_v_t_44
T_11_12_lc_trk_g3_4
T_11_12_input_2_3
T_11_12_wire_logic_cluster/lc_3/in_2

T_15_9_wire_logic_cluster/lc_6/out
T_13_9_sp4_h_l_9
T_12_9_sp4_v_t_44
T_11_12_lc_trk_g3_4
T_11_12_wire_logic_cluster/lc_4/in_1

T_15_9_wire_logic_cluster/lc_6/out
T_13_9_sp4_h_l_9
T_12_9_sp4_v_t_44
T_11_12_lc_trk_g3_4
T_11_12_input_2_5
T_11_12_wire_logic_cluster/lc_5/in_2

T_15_9_wire_logic_cluster/lc_6/out
T_13_9_sp4_h_l_9
T_12_9_sp4_v_t_44
T_11_12_lc_trk_g3_4
T_11_12_wire_logic_cluster/lc_6/in_1

T_15_9_wire_logic_cluster/lc_6/out
T_13_9_sp4_h_l_9
T_12_9_sp4_v_t_44
T_11_12_lc_trk_g3_4
T_11_12_input_2_7
T_11_12_wire_logic_cluster/lc_7/in_2

T_15_9_wire_logic_cluster/lc_6/out
T_13_9_sp4_h_l_9
T_12_9_sp4_v_t_44
T_11_12_lc_trk_g3_4
T_11_12_wire_logic_cluster/lc_0/in_1

T_15_9_wire_logic_cluster/lc_6/out
T_13_9_sp4_h_l_9
T_12_9_sp4_v_t_44
T_11_12_lc_trk_g3_4
T_11_12_input_2_1
T_11_12_wire_logic_cluster/lc_1/in_2

T_15_9_wire_logic_cluster/lc_6/out
T_13_9_sp4_h_l_9
T_12_9_sp4_v_t_44
T_11_12_lc_trk_g3_4
T_11_12_wire_logic_cluster/lc_2/in_1

T_15_9_wire_logic_cluster/lc_6/out
T_13_9_sp4_h_l_9
T_12_9_sp4_v_t_38
T_12_13_lc_trk_g1_3
T_12_13_wire_logic_cluster/lc_5/in_3

T_15_9_wire_logic_cluster/lc_6/out
T_13_9_sp4_h_l_9
T_12_9_sp4_v_t_44
T_11_13_lc_trk_g2_1
T_11_13_wire_logic_cluster/lc_0/in_1

T_15_9_wire_logic_cluster/lc_6/out
T_13_9_sp4_h_l_9
T_12_9_sp4_v_t_44
T_12_13_sp4_v_t_44
T_12_14_lc_trk_g3_4
T_12_14_input_2_1
T_12_14_wire_logic_cluster/lc_1/in_2

T_15_9_wire_logic_cluster/lc_6/out
T_13_9_sp4_h_l_9
T_12_9_sp4_v_t_44
T_12_13_sp4_v_t_44
T_12_14_lc_trk_g3_4
T_12_14_wire_logic_cluster/lc_2/in_1

T_15_9_wire_logic_cluster/lc_6/out
T_13_9_sp4_h_l_9
T_12_9_sp4_v_t_44
T_12_13_sp4_v_t_44
T_12_14_lc_trk_g3_4
T_12_14_input_2_3
T_12_14_wire_logic_cluster/lc_3/in_2

T_15_9_wire_logic_cluster/lc_6/out
T_13_9_sp4_h_l_9
T_12_9_sp4_v_t_44
T_12_13_sp4_v_t_44
T_12_14_lc_trk_g3_4
T_12_14_wire_logic_cluster/lc_4/in_1

T_15_9_wire_logic_cluster/lc_6/out
T_13_9_sp4_h_l_9
T_12_9_sp4_v_t_44
T_12_13_sp4_v_t_44
T_12_14_lc_trk_g3_4
T_12_14_input_2_5
T_12_14_wire_logic_cluster/lc_5/in_2

T_15_9_wire_logic_cluster/lc_6/out
T_13_9_sp4_h_l_9
T_12_9_sp4_v_t_44
T_12_13_sp4_v_t_44
T_12_14_lc_trk_g3_4
T_12_14_wire_logic_cluster/lc_6/in_1

T_15_9_wire_logic_cluster/lc_6/out
T_13_9_sp4_h_l_9
T_12_9_sp4_v_t_44
T_12_13_sp4_v_t_44
T_12_14_lc_trk_g3_4
T_12_14_input_2_7
T_12_14_wire_logic_cluster/lc_7/in_2

T_15_9_wire_logic_cluster/lc_6/out
T_13_9_sp4_h_l_9
T_12_9_sp4_v_t_44
T_12_13_sp4_v_t_44
T_12_15_lc_trk_g3_1
T_12_15_wire_logic_cluster/lc_6/in_0

T_15_9_wire_logic_cluster/lc_6/out
T_13_9_sp4_h_l_9
T_12_9_sp4_v_t_44
T_12_13_sp4_v_t_44
T_12_15_lc_trk_g3_1
T_12_15_input_2_2
T_12_15_wire_logic_cluster/lc_2/in_2

T_15_9_wire_logic_cluster/lc_6/out
T_13_9_sp4_h_l_9
T_12_9_sp4_v_t_44
T_12_13_sp4_v_t_44
T_12_15_lc_trk_g3_1
T_12_15_wire_logic_cluster/lc_3/in_1

T_15_9_wire_logic_cluster/lc_6/out
T_13_9_sp4_h_l_9
T_12_9_sp4_v_t_44
T_12_13_sp4_v_t_44
T_12_15_lc_trk_g3_1
T_12_15_input_2_4
T_12_15_wire_logic_cluster/lc_4/in_2

T_15_9_wire_logic_cluster/lc_6/out
T_13_9_sp4_h_l_9
T_12_9_sp4_v_t_44
T_12_13_sp4_v_t_44
T_12_15_lc_trk_g3_1
T_12_15_input_2_0
T_12_15_wire_logic_cluster/lc_0/in_2

T_15_9_wire_logic_cluster/lc_6/out
T_13_9_sp4_h_l_9
T_12_9_sp4_v_t_44
T_12_13_sp4_v_t_44
T_12_15_lc_trk_g3_1
T_12_15_wire_logic_cluster/lc_1/in_1

End 

Net : PLL_BUFFER_top_pll_inst.top_pll_inst_LOCK_THRU_CO
T_12_31_wire_pll/LOCK
T_1_30_lc_trk_g2_1
T_1_30_wire_logic_cluster/lc_0/in_3

End 

Net : fifo_inst.tx_fifo_inst.un18_rRamWrAddr
T_18_11_wire_logic_cluster/lc_1/out
T_17_11_lc_trk_g2_1
T_17_11_wire_logic_cluster/lc_2/in_1

T_18_11_wire_logic_cluster/lc_1/out
T_17_11_sp4_h_l_10
T_16_11_lc_trk_g1_2
T_16_11_wire_logic_cluster/lc_2/in_3

T_18_11_wire_logic_cluster/lc_1/out
T_14_11_sp12_h_l_1
T_15_11_lc_trk_g1_5
T_15_11_wire_logic_cluster/lc_2/in_0

End 

Net : fifo_inst.tx_fifo_inst.un18_rRamWrAddr_4
T_15_11_wire_logic_cluster/lc_3/out
T_16_11_sp4_h_l_6
T_18_11_lc_trk_g3_3
T_18_11_wire_logic_cluster/lc_1/in_3

End 

Net : fifo_inst.tx_fifo_inst.un18_rRamWrAddr_5
T_18_12_wire_logic_cluster/lc_3/out
T_18_11_lc_trk_g1_3
T_18_11_wire_logic_cluster/lc_1/in_1

End 

Net : fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_axb_1
T_18_12_wire_logic_cluster/lc_4/out
T_16_12_sp4_h_l_5
T_17_12_lc_trk_g3_5
T_17_12_input_2_0
T_17_12_wire_logic_cluster/lc_0/in_2

End 

Net : fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_axb_1_cascade_
T_18_12_wire_logic_cluster/lc_4/ltout
T_18_12_wire_logic_cluster/lc_5/in_2

End 

Net : fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_axb_2
T_18_11_wire_logic_cluster/lc_2/out
T_17_12_lc_trk_g0_2
T_17_12_wire_logic_cluster/lc_1/in_1

End 

Net : fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_axb_3
T_16_11_wire_logic_cluster/lc_2/out
T_17_12_lc_trk_g3_2
T_17_12_wire_logic_cluster/lc_2/in_1

End 

Net : fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_axb_4
T_17_13_wire_logic_cluster/lc_5/out
T_17_12_lc_trk_g1_5
T_17_12_wire_logic_cluster/lc_3/in_1

End 

Net : fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_axb_6
T_18_13_wire_logic_cluster/lc_6/out
T_17_12_lc_trk_g2_6
T_17_12_wire_logic_cluster/lc_5/in_1

End 

Net : fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_axb_7
T_14_13_wire_logic_cluster/lc_6/out
T_14_13_sp4_h_l_1
T_17_9_sp4_v_t_36
T_17_12_lc_trk_g1_4
T_17_12_wire_logic_cluster/lc_6/in_1

End 

Net : fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_1
Net : fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_1_c_RNII2LZ0Z4
T_17_12_wire_logic_cluster/lc_1/out
T_18_11_lc_trk_g2_1
T_18_11_wire_logic_cluster/lc_2/in_3

T_17_12_wire_logic_cluster/lc_1/out
T_18_11_lc_trk_g2_1
T_18_11_wire_logic_cluster/lc_7/in_0

End 

Net : fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_1_c_RNIZ0
T_18_12_wire_logic_cluster/lc_5/out
T_18_12_lc_trk_g1_5
T_18_12_wire_logic_cluster/lc_4/in_0

End 

Net : fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_1_c_RNIZ0_cascade_
T_18_12_wire_logic_cluster/lc_5/ltout
T_18_12_wire_logic_cluster/lc_6/in_2

End 

Net : fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_2
Net : fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_2_c_RNIJ4MZ0Z4
T_17_12_wire_logic_cluster/lc_2/out
T_16_11_lc_trk_g2_2
T_16_11_wire_logic_cluster/lc_2/in_0

T_17_12_wire_logic_cluster/lc_2/out
T_17_12_sp4_h_l_9
T_16_8_sp4_v_t_44
T_15_11_lc_trk_g3_4
T_15_11_wire_logic_cluster/lc_2/in_3

End 

Net : fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_3
Net : fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_3_c_RNIK6NZ0Z4
T_17_12_wire_logic_cluster/lc_3/out
T_17_13_lc_trk_g1_3
T_17_13_wire_logic_cluster/lc_5/in_3

T_17_12_wire_logic_cluster/lc_3/out
T_18_12_lc_trk_g1_3
T_18_12_wire_logic_cluster/lc_2/in_0

End 

Net : fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_4
Net : fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_5
Net : fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_5_c_RNIIOZ0Z37
T_17_12_wire_logic_cluster/lc_5/out
T_18_12_lc_trk_g0_5
T_18_12_wire_logic_cluster/lc_0/in_3

T_17_12_wire_logic_cluster/lc_5/out
T_18_13_lc_trk_g2_5
T_18_13_wire_logic_cluster/lc_6/in_3

End 

Net : fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_6
Net : fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_6_c_RNIJQZ0Z47
T_17_12_wire_logic_cluster/lc_6/out
T_18_12_lc_trk_g0_6
T_18_12_wire_logic_cluster/lc_1/in_3

T_17_12_wire_logic_cluster/lc_6/out
T_16_12_sp4_h_l_4
T_15_12_sp4_v_t_41
T_14_13_lc_trk_g3_1
T_14_13_wire_logic_cluster/lc_6/in_0

End 

Net : fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_7
T_17_12_wire_logic_cluster/lc_6/cout
T_17_12_wire_logic_cluster/lc_7/in_3

End 

Net : BTN_N_c
T_16_0_wire_io_cluster/io_0/D_IN_0
T_16_0_span12_vert_16
T_16_9_sp12_v_t_23
T_16_21_sp12_v_t_23
T_16_31_lc_trk_g1_4
T_12_31_wire_pll/RESET

End 

Net : iRxF_n_c
T_18_31_wire_io_cluster/io_0/D_IN_0
T_18_19_sp12_v_t_23
T_7_19_sp12_h_l_0
T_16_19_sp4_h_l_11
T_15_15_sp4_v_t_46
T_15_16_lc_trk_g2_6
T_15_16_wire_logic_cluster/lc_0/in_0

T_18_31_wire_io_cluster/io_0/D_IN_0
T_18_19_sp12_v_t_23
T_7_19_sp12_h_l_0
T_16_19_sp4_h_l_11
T_15_15_sp4_v_t_46
T_15_16_lc_trk_g2_6
T_15_16_wire_logic_cluster/lc_7/in_3

T_18_31_wire_io_cluster/io_0/D_IN_0
T_18_19_sp12_v_t_23
T_7_19_sp12_h_l_0
T_16_19_sp4_h_l_11
T_15_15_sp4_v_t_46
T_16_15_sp4_h_l_4
T_15_15_lc_trk_g0_4
T_15_15_wire_logic_cluster/lc_4/in_0

T_18_31_wire_io_cluster/io_0/D_IN_0
T_18_19_sp12_v_t_23
T_7_19_sp12_h_l_0
T_16_19_sp4_h_l_11
T_15_15_sp4_v_t_46
T_16_15_sp4_h_l_4
T_15_15_lc_trk_g0_4
T_15_15_wire_logic_cluster/lc_6/in_0

T_18_31_wire_io_cluster/io_0/D_IN_0
T_18_19_sp12_v_t_23
T_7_19_sp12_h_l_0
T_16_19_sp4_h_l_11
T_15_15_sp4_v_t_46
T_14_16_lc_trk_g3_6
T_14_16_wire_logic_cluster/lc_0/in_3

End 

Net : iTxE_n_c
T_18_31_wire_io_cluster/io_1/D_IN_0
T_18_28_sp4_v_t_44
T_18_24_sp4_v_t_40
T_18_20_sp4_v_t_40
T_18_16_sp4_v_t_40
T_15_16_sp4_h_l_11
T_15_16_lc_trk_g0_6
T_15_16_wire_logic_cluster/lc_7/in_1

T_18_31_wire_io_cluster/io_1/D_IN_0
T_18_25_sp12_v_t_23
T_18_13_sp12_v_t_23
T_18_11_sp4_v_t_47
T_15_15_sp4_h_l_3
T_15_15_lc_trk_g1_6
T_15_15_wire_logic_cluster/lc_4/in_1

T_18_31_wire_io_cluster/io_1/D_IN_0
T_18_25_sp12_v_t_23
T_18_13_sp12_v_t_23
T_18_11_sp4_v_t_47
T_15_15_sp4_h_l_3
T_15_15_lc_trk_g1_6
T_15_15_wire_logic_cluster/lc_6/in_1

End 

Net : P1A1_c
T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_16
T_10_9_sp12_h_l_0
T_9_9_sp4_h_l_1
T_12_9_sp4_v_t_36
T_11_10_lc_trk_g2_4
T_11_10_wire_logic_cluster/lc_6/in_0

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_16
T_10_9_sp12_h_l_0
T_9_9_sp4_h_l_1
T_12_9_sp4_v_t_36
T_11_10_lc_trk_g2_4
T_11_10_wire_logic_cluster/lc_7/in_1

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_16
T_10_9_sp12_h_l_0
T_9_9_sp4_h_l_1
T_12_9_sp4_v_t_36
T_12_10_lc_trk_g3_4
T_12_10_wire_logic_cluster/lc_7/in_0

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_16
T_10_9_sp12_h_l_0
T_11_9_sp4_h_l_3
T_10_9_sp4_v_t_44
T_10_12_lc_trk_g0_4
T_10_12_input_2_6
T_10_12_wire_logic_cluster/lc_6/in_2

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_16
T_10_9_sp12_h_l_0
T_11_9_sp4_h_l_3
T_10_9_sp4_v_t_44
T_10_12_lc_trk_g1_4
T_10_12_wire_logic_cluster/lc_7/in_0

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_16
T_10_9_sp12_h_l_0
T_11_9_sp4_h_l_3
T_10_9_sp4_v_t_44
T_10_12_lc_trk_g0_4
T_10_12_wire_logic_cluster/lc_2/in_0

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_16
T_10_9_sp12_h_l_0
T_11_9_sp4_h_l_3
T_10_9_sp4_v_t_44
T_10_12_lc_trk_g0_4
T_10_12_wire_logic_cluster/lc_3/in_1

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_16
T_10_9_sp12_h_l_0
T_11_9_sp4_h_l_3
T_10_9_sp4_v_t_44
T_10_12_lc_trk_g1_4
T_10_12_wire_logic_cluster/lc_1/in_0

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_16
T_10_9_sp12_h_l_0
T_11_9_sp4_h_l_3
T_10_9_sp4_v_t_44
T_10_12_lc_trk_g0_4
T_10_12_wire_logic_cluster/lc_5/in_1

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_16
T_10_9_sp12_h_l_0
T_9_9_sp4_h_l_1
T_12_9_sp4_v_t_36
T_12_12_lc_trk_g0_4
T_12_12_wire_logic_cluster/lc_4/in_0

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_16
T_10_9_sp12_h_l_0
T_9_9_sp4_h_l_1
T_12_9_sp4_v_t_36
T_12_12_lc_trk_g0_4
T_12_12_wire_logic_cluster/lc_5/in_1

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_16
T_10_9_sp12_h_l_0
T_9_9_sp4_h_l_1
T_12_9_sp4_v_t_36
T_12_12_lc_trk_g0_4
T_12_12_wire_logic_cluster/lc_6/in_0

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_16
T_10_9_sp12_h_l_0
T_9_9_sp4_h_l_1
T_12_9_sp4_v_t_36
T_12_12_lc_trk_g0_4
T_12_12_wire_logic_cluster/lc_7/in_1

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_16
T_10_9_sp12_h_l_0
T_9_9_sp4_h_l_1
T_12_9_sp4_v_t_43
T_11_13_lc_trk_g1_6
T_11_13_wire_logic_cluster/lc_1/in_0

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_16
T_10_9_sp12_h_l_0
T_9_9_sp4_h_l_1
T_12_9_sp4_v_t_36
T_12_12_lc_trk_g0_4
T_12_12_wire_logic_cluster/lc_2/in_0

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_16
T_10_9_sp12_h_l_0
T_9_9_sp4_h_l_1
T_12_9_sp4_v_t_36
T_12_12_lc_trk_g0_4
T_12_12_wire_logic_cluster/lc_0/in_0

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_16
T_10_9_sp12_h_l_0
T_11_9_sp4_h_l_3
T_14_9_sp4_v_t_38
T_13_11_lc_trk_g1_3
T_13_11_wire_logic_cluster/lc_6/in_0

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_16
T_10_9_sp12_h_l_0
T_11_9_sp4_h_l_3
T_14_9_sp4_v_t_38
T_13_11_lc_trk_g1_3
T_13_11_wire_logic_cluster/lc_7/in_1

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_16
T_10_9_sp12_h_l_0
T_9_9_sp4_h_l_1
T_12_9_sp4_v_t_36
T_12_12_lc_trk_g0_4
T_12_12_wire_logic_cluster/lc_1/in_1

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_16
T_10_9_sp12_h_l_0
T_9_9_sp4_h_l_1
T_12_9_sp4_v_t_36
T_12_13_sp4_v_t_36
T_11_14_lc_trk_g2_4
T_11_14_wire_logic_cluster/lc_0/in_0

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_16
T_10_9_sp12_h_l_0
T_9_9_sp4_h_l_1
T_12_9_sp4_v_t_36
T_12_13_sp4_v_t_36
T_11_14_lc_trk_g2_4
T_11_14_input_2_4
T_11_14_wire_logic_cluster/lc_4/in_2

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_16
T_10_9_sp12_h_l_0
T_9_9_sp4_h_l_1
T_12_9_sp4_v_t_36
T_12_13_lc_trk_g1_1
T_12_13_wire_logic_cluster/lc_0/in_0

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_16
T_10_9_sp12_h_l_0
T_9_9_sp4_h_l_1
T_12_9_sp4_v_t_36
T_12_13_sp4_v_t_36
T_11_15_lc_trk_g1_1
T_11_15_wire_logic_cluster/lc_4/in_0

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_16
T_10_9_sp12_h_l_0
T_9_9_sp4_h_l_1
T_12_9_sp4_v_t_36
T_12_13_sp4_v_t_36
T_11_15_lc_trk_g1_1
T_11_15_wire_logic_cluster/lc_2/in_0

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_16
T_10_9_sp12_h_l_0
T_9_9_sp4_h_l_1
T_13_9_sp4_h_l_4
T_16_9_sp4_v_t_44
T_15_11_lc_trk_g0_2
T_15_11_wire_logic_cluster/lc_0/in_0

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_16
T_10_9_sp12_h_l_0
T_9_9_sp4_h_l_1
T_12_9_sp4_v_t_43
T_12_13_sp4_v_t_39
T_12_16_lc_trk_g0_7
T_12_16_wire_logic_cluster/lc_6/in_1

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_16
T_10_9_sp12_h_l_0
T_11_9_sp4_h_l_3
T_14_9_sp4_v_t_38
T_14_13_sp4_v_t_46
T_13_16_lc_trk_g3_6
T_13_16_input_2_3
T_13_16_wire_logic_cluster/lc_3/in_2

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_16
T_10_9_sp12_h_l_0
T_11_9_sp4_h_l_3
T_14_9_sp4_v_t_38
T_14_13_sp4_v_t_46
T_13_16_lc_trk_g3_6
T_13_16_input_2_1
T_13_16_wire_logic_cluster/lc_1/in_2

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_16
T_10_9_sp12_h_l_0
T_9_9_sp4_h_l_1
T_12_9_sp4_v_t_36
T_12_13_sp4_v_t_36
T_12_17_lc_trk_g0_1
T_12_17_wire_logic_cluster/lc_7/in_0

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_16
T_10_9_sp12_h_l_0
T_11_9_sp4_h_l_3
T_14_9_sp4_v_t_38
T_14_13_sp4_v_t_46
T_13_16_lc_trk_g3_6
T_13_16_wire_logic_cluster/lc_6/in_1

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_16
T_10_9_sp12_h_l_0
T_9_9_sp4_h_l_1
T_12_9_sp4_v_t_43
T_12_13_sp4_v_t_39
T_12_17_sp4_v_t_47
T_12_19_lc_trk_g3_2
T_12_19_wire_logic_cluster/lc_5/in_0

End 

Net : fifo_inst.tx_fifo_inst.rRamRdAddrZ0Z_3_cascade_
T_18_11_wire_logic_cluster/lc_4/ltout
T_18_11_wire_logic_cluster/lc_5/in_2

End 

Net : fifo_inst.tx_fifo_inst.rRamWrAddrZ0Z_0
T_17_11_wire_logic_cluster/lc_2/out
T_17_11_lc_trk_g3_2
T_17_11_wire_logic_cluster/lc_2/in_3

T_17_11_wire_logic_cluster/lc_2/out
T_17_12_lc_trk_g1_2
T_17_12_wire_logic_cluster/lc_0/in_1

T_17_11_wire_logic_cluster/lc_2/out
T_15_11_sp4_h_l_1
T_15_11_lc_trk_g1_4
T_15_11_wire_logic_cluster/lc_3/in_0

T_17_11_wire_logic_cluster/lc_2/out
T_18_12_lc_trk_g2_2
T_18_12_wire_logic_cluster/lc_5/in_3

T_17_11_wire_logic_cluster/lc_2/out
T_17_11_sp4_h_l_9
T_20_7_sp4_v_t_44
T_19_10_lc_trk_g3_4
T_19_10_input0_7
T_19_10_wire_bram/ram/WADDR_0

End 

Net : wPllLocked
T_1_30_wire_logic_cluster/lc_0/out
T_1_18_sp12_v_t_23
T_2_18_sp12_h_l_0
T_9_18_sp4_h_l_9
T_12_14_sp4_v_t_38
T_11_15_lc_trk_g2_6
T_11_15_wire_logic_cluster/lc_6/in_0

T_1_30_wire_logic_cluster/lc_0/out
T_1_26_sp12_v_t_23
T_1_14_sp12_v_t_23
T_2_14_sp12_h_l_0
T_10_14_lc_trk_g0_3
T_10_14_wire_logic_cluster/lc_7/in_0

T_1_30_wire_logic_cluster/lc_0/out
T_1_18_sp12_v_t_23
T_2_18_sp12_h_l_0
T_9_18_sp4_h_l_9
T_12_14_sp4_v_t_38
T_11_15_lc_trk_g2_6
T_11_15_input_2_4
T_11_15_wire_logic_cluster/lc_4/in_2

T_1_30_wire_logic_cluster/lc_0/out
T_1_18_sp12_v_t_23
T_2_18_sp12_h_l_0
T_9_18_sp4_h_l_9
T_12_14_sp4_v_t_38
T_12_16_lc_trk_g3_3
T_12_16_wire_logic_cluster/lc_4/in_0

T_1_30_wire_logic_cluster/lc_0/out
T_1_18_sp12_v_t_23
T_2_18_sp12_h_l_0
T_9_18_sp4_h_l_9
T_12_14_sp4_v_t_38
T_12_16_lc_trk_g3_3
T_12_16_wire_logic_cluster/lc_7/in_1

T_1_30_wire_logic_cluster/lc_0/out
T_1_18_sp12_v_t_23
T_2_18_sp12_h_l_0
T_9_18_sp4_h_l_9
T_12_14_sp4_v_t_38
T_12_16_lc_trk_g3_3
T_12_16_wire_logic_cluster/lc_3/in_1

T_1_30_wire_logic_cluster/lc_0/out
T_1_26_sp12_v_t_23
T_1_14_sp12_v_t_23
T_2_14_sp12_h_l_0
T_11_14_lc_trk_g1_4
T_11_14_wire_logic_cluster/lc_5/in_0

T_1_30_wire_logic_cluster/lc_0/out
T_1_26_sp12_v_t_23
T_2_26_sp12_h_l_0
T_13_14_sp12_v_t_23
T_13_16_lc_trk_g2_4
T_13_16_wire_logic_cluster/lc_4/in_0

T_1_30_wire_logic_cluster/lc_0/out
T_1_26_sp12_v_t_23
T_1_14_sp12_v_t_23
T_2_14_sp12_h_l_0
T_11_14_lc_trk_g1_4
T_11_14_wire_logic_cluster/lc_1/in_0

T_1_30_wire_logic_cluster/lc_0/out
T_1_26_sp12_v_t_23
T_2_26_sp12_h_l_0
T_13_14_sp12_v_t_23
T_13_16_lc_trk_g2_4
T_13_16_wire_logic_cluster/lc_2/in_0

T_1_30_wire_logic_cluster/lc_0/out
T_1_26_sp12_v_t_23
T_2_26_sp12_h_l_0
T_13_14_sp12_v_t_23
T_13_12_sp4_v_t_47
T_12_13_lc_trk_g3_7
T_12_13_wire_logic_cluster/lc_7/in_1

T_1_30_wire_logic_cluster/lc_0/out
T_1_26_sp12_v_t_23
T_2_26_sp12_h_l_0
T_13_14_sp12_v_t_23
T_13_12_sp4_v_t_47
T_13_13_lc_trk_g2_7
T_13_13_wire_logic_cluster/lc_6/in_1

T_1_30_wire_logic_cluster/lc_0/out
T_1_18_sp12_v_t_23
T_2_18_sp12_h_l_0
T_9_18_sp4_h_l_9
T_13_18_sp4_h_l_0
T_16_14_sp4_v_t_43
T_15_15_lc_trk_g3_3
T_15_15_input_2_0
T_15_15_wire_logic_cluster/lc_0/in_2

T_1_30_wire_logic_cluster/lc_0/out
T_1_18_sp12_v_t_23
T_2_18_sp12_h_l_0
T_9_18_sp4_h_l_9
T_13_18_sp4_h_l_0
T_16_14_sp4_v_t_37
T_15_15_lc_trk_g2_5
T_15_15_input_2_1
T_15_15_wire_logic_cluster/lc_1/in_2

T_1_30_wire_logic_cluster/lc_0/out
T_1_18_sp12_v_t_23
T_2_18_sp12_h_l_0
T_9_18_sp4_h_l_9
T_13_18_sp4_h_l_0
T_16_14_sp4_v_t_37
T_15_15_lc_trk_g2_5
T_15_15_input_2_5
T_15_15_wire_logic_cluster/lc_5/in_2

T_1_30_wire_logic_cluster/lc_0/out
T_1_18_sp12_v_t_23
T_2_18_sp12_h_l_0
T_9_18_sp4_h_l_9
T_13_18_sp4_h_l_0
T_16_14_sp4_v_t_37
T_15_15_lc_trk_g2_5
T_15_15_input_2_7
T_15_15_wire_logic_cluster/lc_7/in_2

T_1_30_wire_logic_cluster/lc_0/out
T_1_26_sp12_v_t_23
T_1_14_sp12_v_t_23
T_2_14_sp12_h_l_0
T_9_14_sp4_h_l_9
T_13_14_sp4_h_l_0
T_15_14_lc_trk_g2_5
T_15_14_wire_logic_cluster/lc_6/in_1

T_1_30_wire_logic_cluster/lc_0/out
T_1_26_sp12_v_t_23
T_1_14_sp12_v_t_23
T_2_14_sp12_h_l_0
T_9_14_sp4_h_l_9
T_13_14_sp4_h_l_0
T_16_10_sp4_v_t_43
T_15_13_lc_trk_g3_3
T_15_13_input_2_4
T_15_13_wire_logic_cluster/lc_4/in_2

T_1_30_wire_logic_cluster/lc_0/out
T_1_26_sp12_v_t_23
T_1_14_sp12_v_t_23
T_2_14_sp12_h_l_0
T_9_14_sp4_h_l_9
T_13_14_sp4_h_l_0
T_16_10_sp4_v_t_43
T_15_12_lc_trk_g0_6
T_15_12_wire_logic_cluster/lc_0/in_0

T_1_30_wire_logic_cluster/lc_0/out
T_1_26_sp12_v_t_23
T_1_14_sp12_v_t_23
T_2_14_sp12_h_l_0
T_11_14_sp4_h_l_11
T_15_14_sp4_h_l_7
T_18_10_sp4_v_t_42
T_18_13_lc_trk_g1_2
T_18_13_wire_logic_cluster/lc_2/in_3

T_1_30_wire_logic_cluster/lc_0/out
T_1_26_sp12_v_t_23
T_1_14_sp12_v_t_23
T_2_14_sp12_h_l_0
T_9_14_sp4_h_l_9
T_13_14_sp4_h_l_0
T_16_10_sp4_v_t_43
T_16_11_lc_trk_g3_3
T_16_11_input_2_4
T_16_11_wire_logic_cluster/lc_4/in_2

T_1_30_wire_logic_cluster/lc_0/out
T_1_26_sp12_v_t_23
T_1_14_sp12_v_t_23
T_2_14_sp12_h_l_0
T_9_14_sp4_h_l_9
T_13_14_sp4_h_l_0
T_16_10_sp4_v_t_43
T_16_11_lc_trk_g2_3
T_16_11_wire_logic_cluster/lc_6/in_1

T_1_30_wire_logic_cluster/lc_0/out
T_1_26_sp12_v_t_23
T_1_14_sp12_v_t_23
T_2_14_sp12_h_l_0
T_9_14_sp4_h_l_9
T_13_14_sp4_h_l_0
T_16_10_sp4_v_t_43
T_17_10_sp4_h_l_11
T_16_10_lc_trk_g1_3
T_16_10_input_2_0
T_16_10_wire_logic_cluster/lc_0/in_2

T_1_30_wire_logic_cluster/lc_0/out
T_1_26_sp12_v_t_23
T_1_14_sp12_v_t_23
T_2_14_sp12_h_l_0
T_11_14_sp4_h_l_11
T_15_14_sp4_h_l_7
T_18_10_sp4_v_t_36
T_17_11_lc_trk_g2_4
T_17_11_wire_logic_cluster/lc_5/in_1

T_1_30_wire_logic_cluster/lc_0/out
T_1_26_sp12_v_t_23
T_1_14_sp12_v_t_23
T_2_14_sp12_h_l_0
T_11_14_sp4_h_l_11
T_15_14_sp4_h_l_7
T_18_10_sp4_v_t_42
T_18_11_lc_trk_g3_2
T_18_11_wire_logic_cluster/lc_3/in_0

T_1_30_wire_logic_cluster/lc_0/out
T_1_26_sp12_v_t_23
T_1_14_sp12_v_t_23
T_2_14_sp12_h_l_0
T_11_14_sp4_h_l_11
T_15_14_sp4_h_l_7
T_18_10_sp4_v_t_42
T_18_6_sp4_v_t_42
T_17_9_lc_trk_g3_2
T_17_9_wire_logic_cluster/lc_7/in_0

T_1_30_wire_logic_cluster/lc_0/out
T_1_26_sp12_v_t_23
T_1_14_sp12_v_t_23
T_2_14_sp12_h_l_0
T_9_14_sp4_h_l_9
T_13_14_sp4_h_l_0
T_16_10_sp4_v_t_43
T_17_10_sp4_h_l_11
T_18_10_lc_trk_g3_3
T_18_10_wire_logic_cluster/lc_6/in_0

T_1_30_wire_logic_cluster/lc_0/out
T_1_26_sp12_v_t_23
T_1_14_sp12_v_t_23
T_2_14_sp12_h_l_0
T_11_14_sp4_h_l_11
T_15_14_sp4_h_l_7
T_18_10_sp4_v_t_42
T_18_6_sp4_v_t_42
T_17_9_lc_trk_g3_2
T_17_9_wire_logic_cluster/lc_2/in_3

T_1_30_wire_logic_cluster/lc_0/out
T_1_26_sp12_v_t_23
T_1_14_sp12_v_t_23
T_2_14_sp12_h_l_0
T_11_14_sp4_h_l_11
T_15_14_sp4_h_l_7
T_18_10_sp4_v_t_42
T_18_6_sp4_v_t_42
T_17_9_lc_trk_g3_2
T_17_9_wire_logic_cluster/lc_4/in_3

T_1_30_wire_logic_cluster/lc_0/out
T_1_26_sp12_v_t_23
T_1_14_sp12_v_t_23
T_2_14_sp12_h_l_0
T_11_14_sp4_h_l_11
T_15_14_sp4_h_l_7
T_18_10_sp4_v_t_42
T_18_6_sp4_v_t_42
T_17_9_lc_trk_g3_2
T_17_9_input_2_1
T_17_9_wire_logic_cluster/lc_1/in_2

T_1_30_wire_logic_cluster/lc_0/out
T_1_26_sp12_v_t_23
T_1_14_sp12_v_t_23
T_2_14_sp12_h_l_0
T_11_14_sp4_h_l_11
T_15_14_sp4_h_l_7
T_18_10_sp4_v_t_42
T_18_6_sp4_v_t_38
T_17_9_lc_trk_g2_6
T_17_9_input_2_0
T_17_9_wire_logic_cluster/lc_0/in_2

T_1_30_wire_logic_cluster/lc_0/out
T_1_26_sp12_v_t_23
T_1_14_sp12_v_t_23
T_2_14_sp12_h_l_0
T_11_14_sp4_h_l_11
T_15_14_sp4_h_l_7
T_18_10_sp4_v_t_42
T_18_6_sp4_v_t_42
T_17_9_lc_trk_g3_2
T_17_9_input_2_3
T_17_9_wire_logic_cluster/lc_3/in_2

T_1_30_wire_logic_cluster/lc_0/out
T_1_26_sp12_v_t_23
T_1_14_sp12_v_t_23
T_2_14_sp12_h_l_0
T_11_14_sp4_h_l_11
T_15_14_sp4_h_l_7
T_18_10_sp4_v_t_42
T_18_6_sp4_v_t_42
T_17_9_lc_trk_g3_2
T_17_9_input_2_5
T_17_9_wire_logic_cluster/lc_5/in_2

T_1_30_wire_logic_cluster/lc_0/out
T_1_26_sp12_v_t_23
T_1_14_sp12_v_t_23
T_1_2_sp12_v_t_23
T_2_2_sp12_h_l_0
T_9_2_sp4_h_l_9
T_12_0_span4_vert_14
T_12_0_lc_trk_g1_6
T_12_0_wire_gbuf/in

End 

Net : wPllLocked_g
T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_12_10_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_11_10_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_11_10_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_11_10_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_12_12_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_12_12_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_12_12_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_12_12_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_12_12_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_12_12_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_12_12_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_13_11_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_13_11_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_13_11_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_13_11_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_10_12_wire_logic_cluster/lc_2/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_10_12_wire_logic_cluster/lc_2/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_10_12_wire_logic_cluster/lc_2/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_10_12_wire_logic_cluster/lc_2/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_10_12_wire_logic_cluster/lc_2/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_10_12_wire_logic_cluster/lc_2/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_11_13_wire_logic_cluster/lc_3/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_13_13_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_11_wire_logic_cluster/lc_2/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_11_wire_logic_cluster/lc_2/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_10_glb2local_0
T_16_10_lc_trk_g0_4
T_16_10_wire_logic_cluster/lc_2/in_0

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_10_glb2local_0
T_16_10_lc_trk_g0_4
T_16_10_wire_logic_cluster/lc_1/in_3

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_11_glb2local_3
T_15_11_lc_trk_g0_7
T_15_11_wire_logic_cluster/lc_2/in_1

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_13_14_wire_logic_cluster/lc_4/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_13_14_wire_logic_cluster/lc_4/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_13_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_13_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_13_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_13_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_10_glb2local_2
T_17_10_lc_trk_g0_6
T_17_10_wire_logic_cluster/lc_4/in_0

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_10_glb2local_2
T_17_10_lc_trk_g0_6
T_17_10_wire_logic_cluster/lc_7/in_1

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_11_glb2local_3
T_16_11_lc_trk_g0_7
T_16_11_wire_logic_cluster/lc_2/in_1

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_13_glb2local_3
T_14_13_lc_trk_g0_7
T_14_13_wire_logic_cluster/lc_6/in_3

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_13_15_glb2local_0
T_13_15_lc_trk_g0_4
T_13_15_wire_logic_cluster/lc_4/in_0

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_19_10_glb2local_2
T_19_10_lc_trk_g0_6
T_19_10_wire_bram/ram/WDATA_0

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_19_10_glb2local_0
T_19_10_lc_trk_g0_4
T_19_10_wire_bram/ram/WE

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_11_glb2local_0
T_17_11_lc_trk_g0_4
T_17_11_wire_logic_cluster/lc_3/in_1

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_11_glb2local_0
T_17_11_lc_trk_g0_4
T_17_11_wire_logic_cluster/lc_7/in_1

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_11_glb2local_0
T_17_11_lc_trk_g0_4
T_17_11_wire_logic_cluster/lc_2/in_0

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_12_17_glb2local_2
T_12_17_lc_trk_g0_6
T_12_17_input_2_2
T_12_17_wire_logic_cluster/lc_2/in_2

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_14_glb2local_3
T_15_14_lc_trk_g0_7
T_15_14_wire_logic_cluster/lc_0/in_1

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_11_glb2local_0
T_18_11_lc_trk_g0_4
T_18_11_wire_logic_cluster/lc_6/in_0

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_11_glb2local_0
T_18_11_lc_trk_g0_4
T_18_11_wire_logic_cluster/lc_2/in_0

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_11_glb2local_0
T_18_11_lc_trk_g0_4
T_18_11_wire_logic_cluster/lc_7/in_3

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_12_glb2local_2
T_17_12_lc_trk_g0_6
T_17_12_wire_logic_cluster/lc_4/in_0

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_12_glb2local_2
T_17_12_lc_trk_g0_6
T_17_12_wire_logic_cluster/lc_7/in_1

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_12_glb2local_3
T_18_12_lc_trk_g0_7
T_18_12_wire_logic_cluster/lc_6/in_3

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_12_glb2local_3
T_18_12_lc_trk_g0_7
T_18_12_wire_logic_cluster/lc_4/in_3

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_13_glb2local_0
T_17_13_lc_trk_g0_4
T_17_13_wire_logic_cluster/lc_5/in_1

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_12_glb2local_3
T_18_12_lc_trk_g0_7
T_18_12_wire_logic_cluster/lc_2/in_3

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_12_glb2local_3
T_18_12_lc_trk_g0_7
T_18_12_wire_logic_cluster/lc_0/in_1

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_12_glb2local_3
T_18_12_lc_trk_g0_7
T_18_12_wire_logic_cluster/lc_1/in_0

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_17_glb2local_3
T_14_17_lc_trk_g0_7
T_14_17_wire_logic_cluster/lc_3/in_0

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_10_17_glb2local_2
T_10_17_lc_trk_g0_6
T_10_17_wire_logic_cluster/lc_2/in_0

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_13_glb2local_1
T_18_13_lc_trk_g0_5
T_18_13_wire_logic_cluster/lc_6/in_1

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_17_glb2local_0
T_17_17_lc_trk_g0_4
T_17_17_wire_logic_cluster/lc_2/in_0

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_12_30_glb2local_2
T_12_30_lc_trk_g0_6
T_12_30_wire_logic_cluster/lc_4/in_0

End 

Net : wPllLocked_i
T_12_30_wire_logic_cluster/lc_4/out
T_12_31_lc_trk_g1_4
T_12_31_wire_gbuf/in

End 

Net : wPllLocked_i_g
T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_17_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_17_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_17_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_16_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_16_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_16_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_16_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_16_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_16_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_16_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_16_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_16_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_16_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_16_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_16_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_18_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_16_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_16_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_12_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_12_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_11_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_17_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_17_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_15_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_10_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_10_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_15_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_13_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_9_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_9_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_9_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_9_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_10_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_10_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_10_wire_logic_cluster/lc_5/s_r

End 

Net : wTxRdData_0
T_19_10_wire_bram/ram/RDATA_0
T_18_10_sp4_h_l_6
T_14_10_sp4_h_l_6
T_13_6_sp4_v_t_43
T_13_2_sp4_v_t_44
T_13_0_span4_vert_16
T_13_0_lc_trk_g1_0
T_13_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : wTxRdData_1
T_19_10_wire_bram/ram/RDATA_2
T_19_8_sp4_v_t_39
T_16_8_sp4_h_l_8
T_15_4_sp4_v_t_36
T_15_0_span4_vert_44
T_15_0_lc_trk_g0_4
T_15_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : wTxRdData_2
T_19_10_wire_bram/ram/RDATA_4
T_19_10_sp4_h_l_11
T_22_6_sp4_v_t_40
T_22_2_sp4_v_t_45
T_22_0_span4_vert_17
T_22_0_lc_trk_g0_1
T_22_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : wTxRdData_3
T_19_10_wire_bram/ram/RDATA_6
T_18_10_sp4_h_l_10
T_21_6_sp4_v_t_41
T_21_2_sp4_v_t_41
T_21_0_span4_vert_17
T_21_0_lc_trk_g0_1
T_21_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : wTxRdData_4
T_19_9_wire_bram/ram/RDATA_8
T_19_4_sp12_v_t_22
T_19_0_span12_vert_6
T_19_0_lc_trk_g1_6
T_19_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : wTxRdData_5
T_19_9_wire_bram/ram/RDATA_10
T_19_9_sp12_h_l_1
T_18_0_span12_vert_17
T_18_0_lc_trk_g0_1
T_18_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : wTxRdData_6
T_19_9_wire_bram/ram/RDATA_12
T_19_8_sp12_v_t_22
T_19_20_sp12_v_t_22
T_19_31_lc_trk_g0_2
T_19_31_wire_io_cluster/io_0/D_OUT_0

End 

Net : wTxRdData_7
T_19_9_wire_bram/ram/RDATA_14
T_19_6_sp12_v_t_22
T_19_18_sp12_v_t_22
T_19_27_sp4_v_t_36
T_19_31_lc_trk_g0_1
T_19_31_wire_io_cluster/io_1/D_OUT_0

End 

