Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6932ce8aa85943ab89f5174bb7762b73 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux4to1_tst_behav xil_defaultlib.mux4to1_tst xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'a0' [E:/vivado/lab_1/lab_1.srcs/sim_1/new/mux4to1_tst.v:27]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux4to1_1
Compiling module xil_defaultlib.mux4to1_tst
Compiling module xil_defaultlib.glbl
Built simulation snapshot mux4to1_tst_behav
