$date
	Sun Apr  4 11:47:53 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module gcd $end
$var wire 5 ! zr [4:0] $end
$var wire 5 " yr [4:0] $end
$var wire 5 # xr [4:0] $end
$var wire 1 $ flag $end
$var wire 5 % controlarr [4:0] $end
$var wire 1 & b $end
$var wire 1 ' a $end
$var reg 1 ( clk $end
$var reg 1 ) reset $end
$var reg 5 * x [4:0] $end
$var reg 5 + y [4:0] $end
$scope module dummy $end
$var wire 1 ( clk $end
$var wire 1 , endflag $end
$var wire 1 ) reset $end
$var wire 1 - swapflag $end
$var reg 1 ' a $end
$var reg 1 & b $end
$var reg 5 . controlarr [4:0] $end
$var reg 1 $ flag $end
$var reg 1 / temp $end
$upscope $end
$scope module temp $end
$var wire 1 ' a $end
$var wire 1 & b $end
$var wire 1 ( clk $end
$var wire 5 0 controlarr [4:0] $end
$var wire 1 $ flag $end
$var wire 1 ) reset $end
$var wire 5 1 x [4:0] $end
$var wire 5 2 y [4:0] $end
$var reg 5 3 tempr [4:0] $end
$var reg 5 4 xr [4:0] $end
$var reg 5 5 yr [4:0] $end
$var reg 5 6 zr [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10000 6
b10000 5
b11000 4
bx 3
b10000 2
b11000 1
b11100 0
x/
b11100 .
1-
1,
b10000 +
b11000 *
x)
0(
0'
0&
b11100 %
1$
b11000 #
b10000 "
b10000 !
$end
#5000
0-
b1000 #
b1000 4
0$
b1001 %
b1001 .
b1001 0
1'
0/
1(
#10000
0(
#15000
b1000 !
b1000 6
b10000 #
b10000 4
1-
b1000 "
b1000 5
b10000 3
1$
b11010 %
b11010 .
b11010 0
0'
1&
1(
#20000
0(
#25000
b1000 #
b1000 4
0$
b1001 %
b1001 .
b1001 0
1'
0&
1/
1(
#30000
0(
#35000
0-
0,
b0 #
b0 4
1$
0/
1(
#40000
0(
#45000
0$
b0 %
b0 .
b0 0
1&
1(
