<शैली गुरु>
/* SPDX-License-Identअगरier: GPL-2.0+
 *
 * Copyright (C) 2015 Renesas Electronics Corp.
 */

#अगर_अघोषित __DT_BINDINGS_CLOCK_R8A7790_CPG_MSSR_H__
#घोषणा __DT_BINDINGS_CLOCK_R8A7790_CPG_MSSR_H__

#समावेश <dt-bindings/घड़ी/renesas-cpg-mssr.h>

/* r8a7790 CPG Core Clocks */
#घोषणा R8A7790_CLK_Z			0
#घोषणा R8A7790_CLK_Z2			1
#घोषणा R8A7790_CLK_ZG			2
#घोषणा R8A7790_CLK_ZTR			3
#घोषणा R8A7790_CLK_ZTRD2		4
#घोषणा R8A7790_CLK_ZT			5
#घोषणा R8A7790_CLK_ZX			6
#घोषणा R8A7790_CLK_ZS			7
#घोषणा R8A7790_CLK_HP			8
#घोषणा R8A7790_CLK_I			9
#घोषणा R8A7790_CLK_B			10
#घोषणा R8A7790_CLK_LB			11
#घोषणा R8A7790_CLK_P			12
#घोषणा R8A7790_CLK_CL			13
#घोषणा R8A7790_CLK_M2			14
#घोषणा R8A7790_CLK_ADSP		15
#घोषणा R8A7790_CLK_IMP			16
#घोषणा R8A7790_CLK_ZB3			17
#घोषणा R8A7790_CLK_ZB3D2		18
#घोषणा R8A7790_CLK_DDR			19
#घोषणा R8A7790_CLK_SDH			20
#घोषणा R8A7790_CLK_SD0			21
#घोषणा R8A7790_CLK_SD1			22
#घोषणा R8A7790_CLK_SD2			23
#घोषणा R8A7790_CLK_SD3			24
#घोषणा R8A7790_CLK_MMC0		25
#घोषणा R8A7790_CLK_MMC1		26
#घोषणा R8A7790_CLK_MP			27
#घोषणा R8A7790_CLK_SSP			28
#घोषणा R8A7790_CLK_SSPRS		29
#घोषणा R8A7790_CLK_QSPI		30
#घोषणा R8A7790_CLK_CP			31
#घोषणा R8A7790_CLK_RCAN		32
#घोषणा R8A7790_CLK_R			33
#घोषणा R8A7790_CLK_OSC			34

#पूर्ण_अगर /* __DT_BINDINGS_CLOCK_R8A7790_CPG_MSSR_H__ */
