/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [5:0] celloutsig_0_4z;
  reg [2:0] celloutsig_0_5z;
  reg [2:0] celloutsig_0_6z;
  wire [10:0] celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [6:0] celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire [10:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = ~(in_data[124] | in_data[133]);
  assign celloutsig_1_3z = ~((celloutsig_1_2z | in_data[161]) & celloutsig_1_2z);
  assign celloutsig_0_1z = ~((in_data[64] | celloutsig_0_0z) & celloutsig_0_0z);
  assign celloutsig_0_0z = in_data[91] | ~(in_data[76]);
  assign celloutsig_1_2z = ~(celloutsig_1_0z ^ in_data[169]);
  assign celloutsig_1_8z = ~(celloutsig_1_0z ^ celloutsig_1_6z);
  assign celloutsig_1_9z = ~(celloutsig_1_4z[4] ^ celloutsig_1_7z);
  assign celloutsig_1_15z = ~(celloutsig_1_8z ^ celloutsig_1_12z[1]);
  assign celloutsig_1_4z = { in_data[128:127], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z } + { in_data[110:107], celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_19z = celloutsig_1_12z[6:3] + celloutsig_1_18z[5:2];
  assign celloutsig_0_3z = { in_data[74:61], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z } > { in_data[95:80], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_6z = { celloutsig_1_4z[3], celloutsig_1_4z } > { in_data[189:187], celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_0_2z = { in_data[51:40], celloutsig_0_1z } > { in_data[51:40], celloutsig_0_0z };
  assign celloutsig_1_7z = { in_data[136:122], celloutsig_1_3z, celloutsig_1_2z } < in_data[138:122];
  assign celloutsig_1_10z = in_data[174:155] < { in_data[149:148], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_6z };
  assign celloutsig_1_18z = { in_data[136:130], celloutsig_1_5z, celloutsig_1_15z } * { in_data[116:111], celloutsig_1_15z, celloutsig_1_5z, celloutsig_1_10z };
  assign celloutsig_0_4z = in_data[90:85] << { in_data[28:26], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_7z = { celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_3z } << { celloutsig_0_4z[4:2], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_5z = { celloutsig_1_4z[2], celloutsig_1_0z, celloutsig_1_3z } << { celloutsig_1_1z[2:1], celloutsig_1_3z };
  assign celloutsig_1_12z = { celloutsig_1_6z, celloutsig_1_4z } << celloutsig_1_1z[7:1];
  assign celloutsig_1_1z = in_data[175:167] ^ in_data[163:155];
  always_latch
    if (clkin_data[0]) celloutsig_0_5z = 3'h0;
    else if (celloutsig_1_18z[0]) celloutsig_0_5z = in_data[86:84];
  always_latch
    if (!clkin_data[0]) celloutsig_0_6z = 3'h0;
    else if (celloutsig_1_18z[0]) celloutsig_0_6z = { celloutsig_0_4z[5:4], celloutsig_0_0z };
  assign { out_data[138:128], out_data[99:96], out_data[34:32], out_data[10:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_6z, celloutsig_0_7z };
endmodule
