{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1498060071486 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Full Version " "Version 14.1.0 Build 186 12/03/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1498060071494 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 21 17:47:44 2017 " "Processing started: Wed Jun 21 17:47:44 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1498060071494 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1498060071494 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Teamarbeit_Vorlage -c Teamarbeit_Vorlage " "Command: quartus_map --read_settings_files=on --write_settings_files=off Teamarbeit_Vorlage -c Teamarbeit_Vorlage" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1498060071494 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1498060072110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f_s_fehler.bdf 1 1 " "Found 1 design units, including 1 entities, in source file f_s_fehler.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 f_S_Fehler " "Found entity 1: f_S_Fehler" {  } { { "f_S_Fehler.bdf" "" { Schematic "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/f_S_Fehler.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498060081927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498060081927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teamarbeit_vorlage.bdf 1 1 " "Found 1 design units, including 1 entities, in source file teamarbeit_vorlage.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Teamarbeit_Vorlage " "Found entity 1: Teamarbeit_Vorlage" {  } { { "Teamarbeit_Vorlage.bdf" "" { Schematic "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/Teamarbeit_Vorlage.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498060081967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498060081967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_1-SYN " "Found design unit 1: pll_1-SYN" {  } { { "PLL_1.vhd" "" { Text "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/PLL_1.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498060082435 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL_1 " "Found entity 1: PLL_1" {  } { { "PLL_1.vhd" "" { Text "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/PLL_1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498060082435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498060082435 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../TA_ECM_mitRegelung/test1.bdf " "Can't analyze file -- file ../TA_ECM_mitRegelung/test1.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1498060082441 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "test1.bdf " "Can't analyze file -- file test1.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1498060082447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f_s_ueberwachung.tdf 1 1 " "Found 1 design units, including 1 entities, in source file f_s_ueberwachung.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 f_S_Ueberwachung " "Found entity 1: f_S_Ueberwachung" {  } { { "f_S_Ueberwachung.tdf" "" { Text "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/f_S_Ueberwachung.tdf" 6 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498060082461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498060082461 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Teamarbeit_Nano_mit_Regelung.bdf " "Can't analyze file -- file Teamarbeit_Nano_mit_Regelung.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1498060082469 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Zähler.tdf " "Can't analyze file -- file Zähler.tdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1498060082475 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/Users/fn101421/Desktop/Teamarbeit_Vorlage.bdf " "Can't analyze file -- file C:/Users/fn101421/Desktop/Teamarbeit_Vorlage.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1498060082475 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/Users/fn101421/Desktop/Ahdl1.tdf " "Can't analyze file -- file C:/Users/fn101421/Desktop/Ahdl1.tdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1498060082475 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Ahdl2.tdf " "Can't analyze file -- file Ahdl2.tdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1498060082481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-arch_clock_divider " "Found design unit 1: clock_divider-arch_clock_divider" {  } { { "clock_divider.vhd" "" { Text "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/clock_divider.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498060082492 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.vhd" "" { Text "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/clock_divider.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498060082492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498060082492 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"i\";  expecting \"begin\", or a declaration statement zaehler.vhd(22) " "VHDL syntax error at zaehler.vhd(22) near text \"i\";  expecting \"begin\", or a declaration statement" {  } { { "zaehler.vhd" "" { Text "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/zaehler.vhd" 22 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1498060082504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zaehler.vhd 0 0 " "Found 0 design units, including 0 entities, in source file zaehler.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498060082505 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "680 " "Peak virtual memory: 680 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1498060082861 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 21 17:48:02 2017 " "Processing ended: Wed Jun 21 17:48:02 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1498060082861 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1498060082861 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1498060082861 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1498060082861 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 7 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 7 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1498060083745 ""}
