<!doctype html><html lang=en><head><meta charset=utf-8><meta http-equiv=x-ua-compatible content="IE=edge,chrome=1"><title>Cache Design - COMP3211 Musings</title><meta name=renderer content="webkit"><meta name=viewport content="width=device-width,initial-scale=1,maximum-scale=1"><meta http-equiv=cache-control content="no-transform"><meta http-equiv=cache-control content="no-siteapp"><meta name=theme-color content="#f8f5ec"><meta name=msapplication-navbutton-color content="#f8f5ec"><meta name=apple-mobile-web-app-capable content="yes"><meta name=apple-mobile-web-app-status-bar-style content="#f8f5ec"><meta name=author content="z5206677"><meta name=description content="Cache A hardware component in the processor that is small, but fast!"><meta name=keywords content="featherbear,COMP3211,UNSW"><meta name=generator content="Hugo 0.68.3 with theme even"><link rel=canonical href=../../lectures/cache-design/><link rel=apple-touch-icon sizes=180x180 href=../../apple-touch-icon.png><link rel=icon type=image/png sizes=32x32 href=../../favicon-32x32.png><link rel=icon type=image/png sizes=16x16 href=../../favicon-16x16.png><link rel=manifest href=../../manifest.json><link rel=mask-icon href=../../safari-pinned-tab.svg color=#5bbad5><link href=../../sass/main.min.46877d277c22ebe08dcb937692b8b1d6e40ef958752120243d0f48fdfabcb35a.css rel=stylesheet><link rel=stylesheet href=https://cdn.jsdelivr.net/npm/@fancyapps/fancybox@3.1.20/dist/jquery.fancybox.min.css integrity="sha256-7TyXnr2YU040zfSP+rEcz29ggW4j56/ujTPwjMzyqFY=" crossorigin=anonymous><link rel=stylesheet href=../../css/typedjs.shortcode.css><link rel=stylesheet href=../../css/fixDetails.css><link rel=stylesheet href=../../css/fancyBox.css><meta property="og:title" content="Cache Design"><meta property="og:description" content="Cache A hardware component in the processor that is small, but fast!"><meta property="og:type" content="article"><meta property="og:url" content="/lectures/cache-design/"><meta property="article:published_time" content="2021-03-19T06:42:12+00:00"><meta property="article:modified_time" content="2021-11-02T12:26:48+11:00"><meta itemprop=name content="Cache Design"><meta itemprop=description content="Cache A hardware component in the processor that is small, but fast!"><meta itemprop=datePublished content="2021-03-19T06:42:12+00:00"><meta itemprop=dateModified content="2021-11-02T12:26:48+11:00"><meta itemprop=wordCount content="800"><meta itemprop=keywords content><meta name=twitter:card content="summary"><meta name=twitter:title content="Cache Design"><meta name=twitter:description content="Cache A hardware component in the processor that is small, but fast!"><!--[if lte IE 9]><script src=https://cdnjs.cloudflare.com/ajax/libs/classlist/1.1.20170427/classList.min.js></script><![endif]--><!--[if lt IE 9]><script src=https://cdn.jsdelivr.net/npm/html5shiv@3.7.3/dist/html5shiv.min.js></script><script src=https://cdn.jsdelivr.net/npm/respond.js@1.4.2/dest/respond.min.js></script><![endif]--></head><body><div id=mobile-navbar class=mobile-navbar><div class=mobile-header-logo><a href=../../ class=logo>COMP3211 Musings</a></div><div class=mobile-navbar-icon><span></span><span></span><span></span></div></div><nav id=mobile-menu class="mobile-menu slideout-menu"><ul class=mobile-menu-list><a href=../../><li class=mobile-menu-item>Home</li></a><a href=https://github.com/featherbear/UNSW-COMP3211><li class=mobile-menu-item>GitHub</li></a><a href=../../categories/><li class=mobile-menu-item>Categories</li></a></ul></nav><div class=container id=mobile-panel><header id=header class=header><div class=logo-wrapper><a href=../../ class=logo>COMP3211 Musings</a></div><nav class=site-navbar><ul id=menu class=menu><li class=menu-item><a class=menu-item-link href=../../>Home</a></li><li class=menu-item><a class=menu-item-link href=https://github.com/featherbear/UNSW-COMP3211>GitHub</a></li><li class=menu-item><a class=menu-item-link href=../../categories/>Categories</a></li></ul></nav></header><main id=main class=main><div class=content-wrapper><div id=content class=content><article class=post><header class=post-header><h1 class=post-title>Cache Design</h1><div class=post-meta><span class=post-time>2021-03-19</span><div class=post-category><a href=../../categories/lectures/>Lectures</a></div></div></header><div class=post-toc id=post-toc><h2 class=post-toc-title>Contents</h2><div class="post-toc-content always-active"><nav id=TableOfContents><ul><li><a href=#cache>Cache</a><ul><li><a href=#blocks>Blocks</a></li><li><a href=#cache-structures>Cache Structures</a></li><li><a href=#cache-concerns>Cache Concerns</a></li><li><a href=#cold-start-miss>Cold Start Miss</a></li><li><a href=#conflict-miss-collision-miss>Conflict Miss (Collision Miss)</a></li><li><a href=#capacity-miss>Capacity Miss</a></li></ul></li><li><a href=#write-buffer>Write Buffer</a><ul><li><a href=#buffer-overflow>Buffer Overflow</a></li></ul></li><li><a href=#cache-design>Cache Design</a></li></ul></nav></div></div><div class=post-content><h1 id=cache>Cache</h1><p>A hardware component in the processor that is small, but fast!</p><p>To achieve a high cache hit rate, data blocks need to be dynamically transferred between the cache and main memory (i.e. <em>principle of locality</em>)</p><p><img src=../../uploads/snipaste_2021-03-19_17-55-52.png alt></p><h2 id=blocks>Blocks</h2><p><img src=../../uploads/snipaste_2021-03-19_18-01-46.png alt><br>--> The tag is often the rest of the bits that weren't used to select the cache index</p><p><img src=../../uploads/snipaste_2021-03-19_18-12-41.png alt></p><h3 id=cache-too-small>Cache Too Small?</h3><p><strong>If the cache is too small / block size is too big</strong> - we may run into a 'thrashing' issue- where the contents in the cache may start to constantly change -> negative impact as there will be a ~100% conflict miss.</p><p>i.e. if there are 4 cache blocks, but 5 items that need to be accessed. After the first four cache items populate, the fifth block will replace the first item; but then the first block will need to be read from the cache</p><ul><li>Solution 1 - Increase the cache size</li><li>Solution 2 - Multiple entries for a memory block (a memory block can map to multiple cache blocks) -> refer to associative cache</li></ul><h2 id=cache-structures>Cache Structures</h2><h3 id=direct-mapped-cache>Direct Mapped Cache</h3><blockquote><p>A memory block can map to only one cache location</p></blockquote><p>For a cache of 2^m blocks, a memory block with address X maps to the cache location <code>X mod 2^m</code> --> The least significant <code>m</code> bits of the memory block address</p><p><img src=../../uploads/snipaste_2021-03-19_17-49-48.png alt></p><p>Multiple addresses will map to the same cache block (and compete for use)</p><p><img src=../../uploads/snipaste_2021-03-19_18-00-06.png alt><br><img src=../../uploads/snipaste_2021-03-19_18-04-04.png alt></p><h3 id=set-associative-cache>Set Associative Cache</h3><blockquote><p>n-way set associative cache</p></blockquote><p>The cache is divided into sets, each that contains <code>n</code> blocks. A memory block is mapped to a set, and can be stored in any location in the set.</p><ul><li><code>n</code> comparators are required to search a block in a set</li></ul><p><img src=../../uploads/snipaste_2021-03-19_19-44-30.png alt></p><blockquote><p>Given an 8-block cache, how is the memory block 12 placed in the cache using a 2-way set associative cache?</p></blockquote><p>There are 4 sets of 2-block caches, so 12 % 4 = 0 -> Set 0 will be used</p><p><img src=../../uploads/snipaste_2021-03-19_19-53-26.png alt></p><ul><li><code>2</code> -> Block size is 4 byte = 2^2</li><li><code>3</code> -> 64 byte cache / (2 * 4 byte blocks) = 8 sets of 2 blocks; 8 = 2^3</li></ul><p><img src=../../uploads/snipaste_2021-04-06_00-21-52.png alt></p><h3 id=fully-associative-cache>Fully Associative Cache</h3><p>A memory block can be mapped to any location in the cache; however this increases the cache search time, as the full cache needs to be searched for a memory block</p><p><img src=../../uploads/snipaste_2021-03-19_19-13-19.png alt></p><hr><h2 id=cache-concerns>Cache Concerns</h2><h3 id=where-to-put-a-memory-block-in-cache>Where to put a memory block in cache?</h3><p>Block Placement Strategy</p><ul><li>Direct mapped - only one location</li><li>Fully associative - Anywhere</li><li>Set associative - Any location in a set</li></ul><h3 id=how-to-find-a-memory-block-in-cache>How to find a memory block in cache?</h3><p>Block Identification</p><p><img src=../../uploads/snipaste_2021-04-06_00-22-27.png alt></p><p><img src=../../uploads/snipaste_2021-04-06_00-27-08.png alt><br>( 2^(n-2) )</p><h3 id=if-there-are-no-free-spaces-which-block-will-be-replaced>If there are no free spaces, which block will be replaced?</h3><p>Block Replacement</p><ul><li>For a direct mapped cache - as only one location can be used, the contents at that location must be replaced</li><li>For set associative / fully associative<ul><li>Random - random location [of the set] chosen</li><li>Least Recently Used</li><li>"optimal"</li></ul></li></ul><p><img src=../../uploads/snipaste_2021-04-06_00-31-03.png alt></p><ul><li>The larger the cache size, the lower the cache miss rate (more data can be cached)</li><li>The higher the associativity (2 way -> 4 way -> 8 way -> etc) the lower the cache miss rate</li><li>The cache miss rate for LRU is less than the miss rate for random replacement</li></ul><h3 id=when-memory-data-is-updated-how-is-the-cache-involved>When memory data is updated, how is the cache involved?</h3><p>Write Strategy</p><ul><li>Cache hit -> Write through<ul><li>Written to both cache and memory</li><li>(+) Read misses don't result in writes</li><li>(-) Potentially high memory traffic</li></ul></li><li>Cache hit -> Write back<ul><li>Written <strong>only</strong> to cache</li><li>The modified cache block is written to memory only when it is replaced</li><li>Dirty bit is required to facilitate this functionality</li><li>(+) memory accesses</li><li>(-) cache coherence issue</li></ul></li><li>Cache miss -> Write allocate<ul><li>Fetch-on-write<ul><li>Fetch data from memory</li><li>Write to the cache</li></ul></li><li>Not-fetch-on-write<ul><li>Do not write to the memory</li><li>Write to cache</li><li>The cache block is invalid, except for the data word that is written</li></ul></li></ul></li><li>Cache miss -> Write not allocate<ul><li>Skip the cache</li></ul></li></ul><hr><h2 id=cold-start-miss>Cold Start Miss</h2><p>Compulsory miss that occurs when a block is first accessed (hence has never been cached)</p><h2 id=conflict-miss-collision-miss>Conflict Miss (Collision Miss)</h2><p>For associative caches, occurs when blocks must evict another block in a set</p><h2 id=capacity-miss>Capacity Miss</h2><p>Fully associative cache is filled completely</p><p><img src=../../uploads/snipaste_2021-04-06_01-16-21.png alt></p><h1 id=write-buffer>Write Buffer</h1><p>To reduce the impact of slow memory access, a write buffer (FIFO) can be used.</p><ul><li>Processor writes data to the write buffer</li><li>Memory controller writes contents of the buffer to the memory</li><li>Typically has 4 entries</li><li>Works if <code>write frequency &lt;&lt; 1 / DRAM write cycle</code></li></ul><h2 id=buffer-overflow>Buffer Overflow</h2><p>If <code>write frequency > 1 / DRAM write cycle</code> then a buffer overflow may occur (the write buffer is filled up and more data comes in)</p><p>A solution is to implement a second cache (L2)</p><hr><h1 id=cache-design>Cache Design</h1><p><img src=../../uploads/snipaste_2021-04-06_01-17-02.png alt><br><img src=../../uploads/snipaste_2021-04-06_01-18-28.png alt><br><img src=../../uploads/snipaste_2021-04-06_01-19-22.png alt></p><p>Note: The Compare Tag stage might take time - could split it into smaller stages, so that the clock cycle time can be reduced</p><p><img src=../../uploads/snipaste_2021-04-06_01-24-20.png alt></p></div><footer class=post-footer><nav class=post-nav><a class=prev href=../../lectures/introduction-to-memory/><i class="iconfont icon-left"></i><span class="prev-text nav-default">Introduction to Memory</span>
<span class="prev-text nav-mobile">Prev</span></a>
<a class=next href=../../lectures/virtual-memory/><span class="next-text nav-default">Virtual Memory</span>
<span class="next-text nav-mobile">Next</span>
<i class="iconfont icon-right"></i></a></nav></footer></article><script>(function(f,a,t,h,o,m){a[h]=a[h]||function(){(a[h].q=a[h].q||[]).push(arguments)};o=f.createElement('script'),m=f.getElementsByTagName('script')[0];o.async=1;o.src=t;o.id='fathom-script';m.parentNode.insertBefore(o,m)})(document,window,'//ss.featherbear.cc/tracker.js','fathom');fathom('set','siteId','NEQTU');fathom('trackPageview');</script></div></div></main><footer id=footer class=footer><div class=social-links><a href=mailto:z5206677@student.unsw.edu.au class="iconfont icon-email" title=email></a><a href=https://www.linkedin.com/in/andrewjinmengwong/ class="iconfont icon-linkedin" title=linkedin></a><a href=https://github.com/featherbear class="iconfont icon-github" title=github></a><a href=https://www.instagram.com/_andrewjwong/ class="iconfont icon-instagram" title=instagram></a><a href=../../index.xml type=application/rss+xml class="iconfont icon-rss" title=rss></a></div><div class=copyright><span class=power-by>Powered by <a class=hexo-link href=https://gohugo.io>Hugo</a></span>
<span class=division>|</span>
<span class=theme-info>Theme -
<a class=theme-link href=https://github.com/olOwOlo/hugo-theme-even>Even</a></span>
<span class=copyright-year>&copy;
2021
<span class=heart><i class="iconfont icon-heart"></i></span><span class=author>Andrew Wong (z5206677)</span></span></div></footer><div class=back-to-top id=back-to-top><i class="iconfont icon-up"></i></div></div><script src=https://cdn.jsdelivr.net/npm/jquery@3.2.1/dist/jquery.min.js integrity="sha256-hwg4gsxgFZhOsEEamdOYGBf13FyQuiTwlAQgxVSNgt4=" crossorigin=anonymous></script><script src=https://cdn.jsdelivr.net/npm/slideout@1.0.1/dist/slideout.min.js integrity="sha256-t+zJ/g8/KXIJMjSVQdnibt4dlaDxc9zXr/9oNPeWqdg=" crossorigin=anonymous></script><script src=https://cdn.jsdelivr.net/npm/@fancyapps/fancybox@3.1.20/dist/jquery.fancybox.min.js integrity="sha256-XVLffZaxoWfGUEbdzuLi7pwaUJv1cecsQJQqGLe7axY=" crossorigin=anonymous></script><script type=text/javascript src=../../js/main.min.d7b7ada643c9c1a983026e177f141f7363b4640d619caf01d8831a6718cd44ea.js></script><script type=application/javascript>var doNotTrack=false;if(!doNotTrack){window.ga=window.ga||function(){(ga.q=ga.q||[]).push(arguments)};ga.l=+new Date;ga('create','UA-107434487-2','auto');ga('send','pageview');}</script><script async src=https://www.google-analytics.com/analytics.js></script><script src=../../js/typed.js@2.0.9></script><script src=../../js/typedjs.shortcode.js></script></body></html>