// Seed: 3687965441
module module_0 (
    input id_0,
    input logic id_1,
    output id_2,
    output id_3,
    output id_4,
    output logic id_5,
    input id_6,
    input logic id_7,
    output logic id_8,
    input logic id_9
);
  assign id_3[1] = 1'b0 == 1;
  always @(posedge id_1) begin
    if (1) {id_6, 1, 1, id_0.id_9} = 1;
    else id_2[1'h0 : 1] <= 1;
  end
endmodule
`default_nettype wire
