module partsel_00777(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input signed [31:0] x0;
  input signed [31:0] x1;
  input [31:0] x2;
  input signed [31:0] x3;
  wire [7:28] x4;
  wire [6:24] x5;
  wire signed [0:30] x6;
  wire signed [29:4] x7;
  wire [1:26] x8;
  wire [29:2] x9;
  wire signed [29:5] x10;
  wire signed [0:31] x11;
  wire [24:1] x12;
  wire signed [4:25] x13;
  wire signed [4:31] x14;
  wire signed [6:31] x15;
  output [127:0] y;
  wire [31:0] y0;
  wire [31:0] y1;
  wire signed [31:0] y2;
  wire signed [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam signed [24:1] p0 = 644569591;
  localparam signed [7:27] p1 = 230479374;
  localparam signed [4:27] p2 = 791693166;
  localparam signed [28:5] p3 = 907487155;
  assign x4 = p1[24 + s3 +: 7];
  assign x5 = p0[11 + s0 -: 6];
  assign x6 = p3[22 + s1 +: 4];
  assign x7 = (x2[6 + s2] - (!ctrl[2] || ctrl[2] || ctrl[0] ? ({2{{p2[19], p2[17 + s0]}}} & {((p3[19] + ((p0[23] & x0[18]) | x6[5 + s1])) | p2[17]), (ctrl[1] && ctrl[0] || ctrl[2] ? x1[14 + s3 +: 5] : x5[22 -: 4])}) : (x2[12 +: 3] + (!ctrl[3] && !ctrl[3] && !ctrl[0] ? x4[5 + s3 +: 2] : x2))));
  assign x8 = x4;
  assign x9 = p0[8 +: 2];
  assign x10 = x2[18 + s2 -: 8];
  assign x11 = {2{{x0[21 + s0 +: 7], {(!ctrl[0] && !ctrl[2] || ctrl[0] ? x2[15 + s0] : {x6[12], x8[24 + s2 -: 7]}), {2{x5}}}}}};
  assign x12 = p0[14 -: 4];
  assign x13 = ({2{p2[27 + s1 +: 8]}} & p2[2 + s1 +: 5]);
  assign x14 = (x5[20 + s0 +: 8] - ({((x2[15 -: 4] ^ x8[8 +: 3]) | p2), (!ctrl[2] || ctrl[3] && !ctrl[1] ? x3[12 -: 4] : {2{p0[23]}})} | x3[1 + s1 +: 5]));
  assign x15 = p2[19 + s2];
  assign y0 = p3[8 +: 4];
  assign y1 = {2{((((ctrl[1] && !ctrl[2] || !ctrl[1] ? p1[10 + s3] : (p3[11 +: 3] ^ p1)) ^ {p1[13 -: 1], p0[20 + s3 +: 4]}) | {2{p1[11 +: 1]}}) | x11)}};
  assign y2 = {({2{(p0[15 -: 4] - x5)}} & x2), ((p0[15 + s0] + p3[15 + s2]) - p1[19 +: 4])};
  assign y3 = x2[17];
endmodule
