// Seed: 4045592973
module module_0 (
    input tri1 id_0,
    input tri id_1,
    output uwire id_2,
    input wand id_3,
    output supply1 id_4,
    id_9,
    output tri0 id_5,
    input tri1 id_6,
    input wor id_7
);
  wire id_10;
  wire id_11;
  wire id_12;
  module_2 modCall_1 (
      id_10,
      id_10,
      id_9,
      id_11,
      id_12,
      id_11,
      id_11,
      id_9,
      id_11,
      id_11,
      id_9,
      id_10
  );
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input tri  id_0,
    input tri0 id_1
);
  always id_3 <= -1;
  always id_4 = id_0;
  module_0 modCall_1 (
      id_4,
      id_0,
      id_4,
      id_4,
      id_4,
      id_4,
      id_1,
      id_1
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_13, id_14;
  wire id_15;
  wire id_16;
endmodule
