19:50:21 INFO  : Registering command handlers for SDK TCF services
19:50:21 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\chris\Documents\FPGA\lab2\lab2.sdk\temp_xsdb_launch_script.tcl
19:50:23 INFO  : XSCT server has started successfully.
19:50:23 INFO  : Successfully done setting XSCT server connection channel  
19:50:24 INFO  : Successfully done setting SDK workspace  
19:50:24 INFO  : Processing command line option -hwspec C:/Users/chris/Documents/FPGA/lab2/lab2.sdk/system_wrapper.hdf.
19:54:51 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
19:55:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:56:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:56:28 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
19:56:33 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
19:56:59 INFO  : Connected through redirection to target on host 'lseserver.ddns.net' and port '3121'.
19:57:01 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
19:57:26 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
19:57:26 INFO  : 'jtag frequency' command is executed.
19:57:26 INFO  : Sourcing of 'C:/Users/chris/Documents/FPGA/lab2/lab2.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:57:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1' command is executed.
19:57:46 INFO  : FPGA configured successfully with bitstream "C:/Users/chris/Documents/FPGA/lab2/lab2.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:57:50 ERROR : no targets found with "name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"". available targets:
  1  DAP (AHB AP transaction error, DAP status 0x30000021)
  2  xc7z010
     3  Legacy Debug Hub
  4  DAP (APB AP transaction error, DAP status 0x30000021)
  5* xc7z010
     6  Legacy Debug Hub
19:57:50 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:lseserver.ddns.net:3121]
source C:/Users/chris/Documents/FPGA/lab2/lab2.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1
fpga -file C:/Users/chris/Documents/FPGA/lab2/lab2.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
----------------End of Script----------------

19:59:01 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
19:59:07 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
19:59:24 INFO  : Connected through redirection to target on host 'lseserver.ddns.net' and port '3121'.
19:59:24 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
19:59:29 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C81CA' is selected.
19:59:29 INFO  : 'jtag frequency' command is executed.
19:59:29 INFO  : Sourcing of 'C:/Users/chris/Documents/FPGA/lab2/lab2.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:59:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C81CA" && level==0} -index 1' command is executed.
19:59:48 INFO  : FPGA configured successfully with bitstream "C:/Users/chris/Documents/FPGA/lab2/lab2.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:59:52 ERROR : no targets found with "name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C81CA"". available targets:
  1  DAP (AHB AP transaction error, DAP status 0x30000021)
  2* xc7z010
     3  Legacy Debug Hub
  4  DAP (APB AP transaction error, DAP status 0x30000021)
  5  xc7z010
     6  Legacy Debug Hub
19:59:52 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:lseserver.ddns.net:3121]
source C:/Users/chris/Documents/FPGA/lab2/lab2.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C81CA" && level==0} -index 1
fpga -file C:/Users/chris/Documents/FPGA/lab2/lab2.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C81CA"} -index 0
----------------End of Script----------------

18:28:55 INFO  : Registering command handlers for SDK TCF services
18:28:56 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\chris\Documents\FPGA\lab2\lab2.sdk\temp_xsdb_launch_script.tcl
18:29:00 INFO  : XSCT server has started successfully.
18:29:00 INFO  : Successfully done setting XSCT server connection channel  
18:29:04 INFO  : Successfully done setting SDK workspace  
18:29:04 INFO  : Processing command line option -hwspec C:/Users/chris/Documents/FPGA/lab2/lab2.sdk/system_wrapper.hdf.
18:29:04 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
18:29:35 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
18:29:47 INFO  : Connected through redirection to target on host 'lseserver.ddns.net' and port '3121'.
18:29:48 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
18:29:50 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C81CA' is selected.
18:29:50 INFO  : 'jtag frequency' command is executed.
18:29:50 INFO  : Sourcing of 'C:/Users/chris/Documents/FPGA/lab2/lab2.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:29:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C81CA" && level==0} -index 1' command is executed.
18:30:10 INFO  : FPGA configured successfully with bitstream "C:/Users/chris/Documents/FPGA/lab2/lab2.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:30:14 ERROR : no targets found with "name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C81CA"". available targets:
  1  DAP (AHB AP transaction error, DAP status 0x30000021)
  2* xc7z010
     3  Legacy Debug Hub
  4  DAP (APB AP transaction error, DAP status 0x30000021)
  5  xc7z010
     6  Legacy Debug Hub
18:30:14 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:lseserver.ddns.net:3121]
source C:/Users/chris/Documents/FPGA/lab2/lab2.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C81CA" && level==0} -index 1
fpga -file C:/Users/chris/Documents/FPGA/lab2/lab2.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C81CA"} -index 0
----------------End of Script----------------

21:10:16 INFO  : Registering command handlers for SDK TCF services
21:10:16 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\chris\Documents\FPGA\lab2\lab2.sdk\temp_xsdb_launch_script.tcl
21:10:19 INFO  : XSCT server has started successfully.
21:10:19 INFO  : Successfully done setting XSCT server connection channel  
21:10:19 INFO  : Successfully done setting SDK workspace  
21:10:19 INFO  : Processing command line option -hwspec C:/Users/chris/Documents/FPGA/lab2/lab2.sdk/system_wrapper.hdf.
21:10:19 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
21:11:16 INFO  : Connected through redirection to target on host 'lseserver.ddns.net' and port '3121'.
21:11:17 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
21:11:37 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C81CA' is selected.
21:11:37 INFO  : 'jtag frequency' command is executed.
21:11:37 INFO  : Sourcing of 'C:/Users/chris/Documents/FPGA/lab2/lab2.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:11:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C81CA" && level==0} -index 1' command is executed.
21:11:59 INFO  : FPGA configured successfully with bitstream "C:/Users/chris/Documents/FPGA/lab2/lab2.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
21:11:59 INFO  : Context for 'APU' is selected.
21:12:00 INFO  : Hardware design information is loaded from 'C:/Users/chris/Documents/FPGA/lab2/lab2.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:12:00 INFO  : 'configparams force-mem-access 1' command is executed.
21:12:01 INFO  : Context for 'APU' is selected.
21:12:04 INFO  : 'stop' command is executed.
21:12:09 ERROR : Invalid context
21:12:09 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:lseserver.ddns.net:3121]
source C:/Users/chris/Documents/FPGA/lab2/lab2.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C81CA" && level==0} -index 1
fpga -file C:/Users/chris/Documents/FPGA/lab2/lab2.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C81CA"} -index 0
loadhw -hw C:/Users/chris/Documents/FPGA/lab2/lab2.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C81CA"} -index 0
stop
ps7_init
----------------End of Script----------------

21:13:02 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
17:11:44 INFO  : Registering command handlers for SDK TCF services
17:11:45 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\chris\Documents\FPGA\lab2\lab2.sdk\temp_xsdb_launch_script.tcl
17:11:47 INFO  : XSCT server has started successfully.
17:11:47 INFO  : Successfully done setting XSCT server connection channel  
17:11:47 INFO  : Successfully done setting SDK workspace  
17:11:47 INFO  : Processing command line option -hwspec C:/Users/chris/Documents/FPGA/lab2/lab2.sdk/system_wrapper.hdf.
17:11:47 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
17:12:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C81CA" && level==0} -index 1' command is executed.
17:12:05 INFO  : 'fpga -state' command is executed.
17:12:13 INFO  : Memory regions updated for context APU
17:13:01 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
17:13:05 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
17:13:40 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
17:13:54 INFO  : Connected through redirection to target on host 'lseserver.ddns.net' and port '3121'.
17:13:55 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
17:14:02 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C81CA' is selected.
17:14:02 INFO  : 'jtag frequency' command is executed.
17:14:02 INFO  : Sourcing of 'C:/Users/chris/Documents/FPGA/lab2/lab2.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:14:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C81CA" && level==0} -index 1' command is executed.
17:14:23 INFO  : FPGA configured successfully with bitstream "C:/Users/chris/Documents/FPGA/lab2/lab2.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:14:23 INFO  : Context for 'APU' is selected.
17:14:24 INFO  : Hardware design information is loaded from 'C:/Users/chris/Documents/FPGA/lab2/lab2.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:14:25 INFO  : 'configparams force-mem-access 1' command is executed.
17:14:25 INFO  : Context for 'APU' is selected.
17:14:28 INFO  : 'stop' command is executed.
17:15:14 INFO  : 'ps7_init' command is executed.
17:15:15 INFO  : 'ps7_post_config' command is executed.
17:15:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:15:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:15:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:15:18 INFO  : The application 'C:/Users/chris/Documents/FPGA/lab2/lab2.sdk/TestApp/Debug/TestApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:15:19 INFO  : 'configparams force-mem-access 0' command is executed.
17:15:19 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:lseserver.ddns.net:3121]
source C:/Users/chris/Documents/FPGA/lab2/lab2.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C81CA" && level==0} -index 1
fpga -file C:/Users/chris/Documents/FPGA/lab2/lab2.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C81CA"} -index 0
loadhw -hw C:/Users/chris/Documents/FPGA/lab2/lab2.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C81CA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C81CA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C81CA"} -index 0
dow C:/Users/chris/Documents/FPGA/lab2/lab2.sdk/TestApp/Debug/TestApp.elf
configparams force-mem-access 0
----------------End of Script----------------

17:15:20 INFO  : Memory regions updated for context APU
17:15:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:15:21 INFO  : 'con' command is executed.
17:15:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C81CA"} -index 0
con
----------------End of Script----------------

17:15:21 INFO  : Launch script is exported to file 'C:\Users\chris\Documents\FPGA\lab2\lab2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_lse_server.tcl'
17:18:17 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
17:18:22 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
17:18:28 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
17:18:58 INFO  : Disconnected from the channel tcfchan#2.
17:18:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C81CA" && level==0} -index 1' command is executed.
17:18:59 INFO  : 'fpga -state' command is executed.
17:19:00 INFO  : Connected through redirection to target on host 'lseserver.ddns.net' and port '3121'.
17:19:01 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
17:19:04 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C81CA' is selected.
17:19:05 INFO  : 'jtag frequency' command is executed.
17:19:05 INFO  : Sourcing of 'C:/Users/chris/Documents/FPGA/lab2/lab2.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:19:06 INFO  : Context for 'APU' is selected.
17:19:09 INFO  : Hardware design information is loaded from 'C:/Users/chris/Documents/FPGA/lab2/lab2.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:19:09 INFO  : 'configparams force-mem-access 1' command is executed.
17:19:09 INFO  : Context for 'APU' is selected.
17:19:11 INFO  : 'stop' command is executed.
17:20:13 INFO  : 'ps7_init' command is executed.
17:20:15 INFO  : 'ps7_post_config' command is executed.
17:20:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:20:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:19 INFO  : The application 'C:/Users/chris/Documents/FPGA/lab2/lab2.sdk/TestApp/Debug/TestApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:20:19 INFO  : 'configparams force-mem-access 0' command is executed.
17:20:19 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:lseserver.ddns.net:3121]
source C:/Users/chris/Documents/FPGA/lab2/lab2.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
loadhw -hw C:/Users/chris/Documents/FPGA/lab2/lab2.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
dow C:/Users/chris/Documents/FPGA/lab2/lab2.sdk/TestApp/Debug/TestApp.elf
configparams force-mem-access 0
----------------End of Script----------------

17:20:21 INFO  : Memory regions updated for context APU
17:20:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:22 INFO  : 'con' command is executed.
17:20:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
con
----------------End of Script----------------

17:20:22 INFO  : Launch script is exported to file 'C:\Users\chris\Documents\FPGA\lab2\lab2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_lse_server.tcl'
17:52:58 INFO  : Disconnected from the channel tcfchan#3.
19:38:06 INFO  : Registering command handlers for SDK TCF services
19:38:07 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\chris\Documents\FPGA\lab4\lab4.sdk\temp_xsdb_launch_script.tcl
19:38:11 INFO  : XSCT server has started successfully.
19:38:11 INFO  : Successfully done setting XSCT server connection channel  
19:38:15 INFO  : Successfully done setting SDK workspace  
19:38:15 INFO  : Processing command line option -hwspec C:/Users/chris/Documents/FPGA/lab4/lab4.sdk/system_wrapper.hdf.
