srcscan starts
=============== Using vdb files for VHDL std libs ===========
INFO: VHDL library search path for library "std" is now "C:/Xilinx/Vivado/2023.2/data/precomp_hsv/vhdl/std" (VHDL-1505)
INFO: VHDL library search path for library "synopsys" is now "C:/Xilinx/Vivado/2023.2/data/precomp_hsv/vhdl/synopsys" (VHDL-1505)
INFO: VHDL library search path for library "ieee" is now "C:/Xilinx/Vivado/2023.2/data/precomp_hsv/vhdl/ieee" (VHDL-1505)
INFO: VHDL library search path for library "unimacro" is now "C:/Xilinx/Vivado/2023.2/data/precomp_hsv/vhdl/unimacro" (VHDL-1505)
INFO: VHDL library search path for library "unisim" is now "C:/Xilinx/Vivado/2023.2/data/precomp_hsv/vhdl/unisim" (VHDL-1505)
INFO: VHDL library search path for library "vl" is now "C:/Xilinx/Vivado/2023.2/data/precomp_hsv/vhdl/vl" (VHDL-1505)
INFO: VHDL library search path for library "xpm" is now "C:/Xilinx/Vivado/2023.2/data/precomp_hsv/vhdl/xpm" (VHDL-1505)
-- Analyzing VHDL file "Z:/EDA234/display/project_1/project_1.srcs/sources_1/imports/RTC/TWICtl.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'TWIUtils'

INFO: analyzing package body 'TWIUtils'

INFO: analyzing entity 'TWICtl' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'twictl' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/liuv/AppData/Local/Temp/VivadoEditorAssist1893038795919408805.tmp" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'DS1307Ctl' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'ds1307ctl' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/liuv/AppData/Local/Temp/VivadoEditorAssist6975191813446711459.tmp" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'lcd_controller' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'lcd_controller' (VHDL-9006)
-- Analyzing VHDL file "Z:/EDA234/display/project_1/project_1.srcs/sources_1/imports/RTC/clock_7seg_mux.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'clock_7seg_mux' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'clock_7seg_mux' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/liuv/AppData/Local/Temp/VivadoEditorAssist8374830929251563264.tmp" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'lcd_text_ram' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'lcd_text_ram' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/liuv/AppData/Local/Temp/VivadoEditorAssist15490738166732092349.tmp" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'top' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'top' (VHDL-9006)
srcscan exits with return value 0
