##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for UART_Logs_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_Logs_IntClock:R)
		5.2::Critical Path Report for (UART_Logs_IntClock:R vs. UART_Logs_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 6
Clock: CyBUS_CLK           | Frequency: 58.56 MHz  | Target: 24.00 MHz  | 
Clock: CyILO               | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO               | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK        | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT           | N/A                   | Target: 24.00 MHz  | 
Clock: UART_Logs_IntClock  | Frequency: 55.03 MHz  | Target: 0.46 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock        Capture Clock       Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------  ------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK           UART_Logs_IntClock  41666.7          24589       N/A              N/A         N/A              N/A         N/A              N/A         
UART_Logs_IntClock  UART_Logs_IntClock  2.16667e+006     2148496     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name            Clock to Out  Clock Name:Phase      
-------------------  ------------  --------------------  
UART_Logs_Tx(0)_PAD  31112         UART_Logs_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 58.56 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_Logs_Rx(0)/fb
Path End       : \UART_Logs:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Logs:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24589p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_Logs_IntClock:R#2)   41667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13607
-------------------------------------   ----- 
End-of-path arrival time (ps)           13607
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_Logs_Rx(0)/in_clock                                    iocell1             0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
UART_Logs_Rx(0)/fb                           iocell1         2009   2009  24589  RISE       1
\UART_Logs:BUART:rx_postpoll\/main_1         macrocell6      5939   7948  24589  RISE       1
\UART_Logs:BUART:rx_postpoll\/q              macrocell6      3350  11298  24589  RISE       1
\UART_Logs:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2309  13607  24589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for UART_Logs_IntClock
************************************************
Clock: UART_Logs_IntClock
Frequency: 55.03 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:tx_state_2\/q
Path End       : \UART_Logs:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_Logs:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2148496p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -6190
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11981
-------------------------------------   ----- 
End-of-path arrival time (ps)           11981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_state_2\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Logs:BUART:tx_state_2\/q                      macrocell12     1250   1250  2148496  RISE       1
\UART_Logs:BUART:counter_load_not\/main_3           macrocell2      5138   6388  2148496  RISE       1
\UART_Logs:BUART:counter_load_not\/q                macrocell2      3350   9738  2148496  RISE       1
\UART_Logs:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2243  11981  2148496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_Logs_IntClock:R)
********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_Logs_Rx(0)/fb
Path End       : \UART_Logs:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Logs:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24589p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_Logs_IntClock:R#2)   41667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13607
-------------------------------------   ----- 
End-of-path arrival time (ps)           13607
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_Logs_Rx(0)/in_clock                                    iocell1             0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
UART_Logs_Rx(0)/fb                           iocell1         2009   2009  24589  RISE       1
\UART_Logs:BUART:rx_postpoll\/main_1         macrocell6      5939   7948  24589  RISE       1
\UART_Logs:BUART:rx_postpoll\/q              macrocell6      3350  11298  24589  RISE       1
\UART_Logs:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2309  13607  24589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (UART_Logs_IntClock:R vs. UART_Logs_IntClock:R)
*****************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:tx_state_2\/q
Path End       : \UART_Logs:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_Logs:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2148496p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -6190
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11981
-------------------------------------   ----- 
End-of-path arrival time (ps)           11981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_state_2\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Logs:BUART:tx_state_2\/q                      macrocell12     1250   1250  2148496  RISE       1
\UART_Logs:BUART:counter_load_not\/main_3           macrocell2      5138   6388  2148496  RISE       1
\UART_Logs:BUART:counter_load_not\/q                macrocell2      3350   9738  2148496  RISE       1
\UART_Logs:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2243  11981  2148496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_Logs_Rx(0)/fb
Path End       : \UART_Logs:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Logs:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24589p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_Logs_IntClock:R#2)   41667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13607
-------------------------------------   ----- 
End-of-path arrival time (ps)           13607
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_Logs_Rx(0)/in_clock                                    iocell1             0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
UART_Logs_Rx(0)/fb                           iocell1         2009   2009  24589  RISE       1
\UART_Logs:BUART:rx_postpoll\/main_1         macrocell6      5939   7948  24589  RISE       1
\UART_Logs:BUART:rx_postpoll\/q              macrocell6      3350  11298  24589  RISE       1
\UART_Logs:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2309  13607  24589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_Logs_Rx(0)/fb
Path End       : \UART_Logs:BUART:rx_state_2\/main_8
Capture Clock  : \UART_Logs:BUART:rx_state_2\/clock_0
Path slack     : 30190p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_Logs_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7966
-------------------------------------   ---- 
End-of-path arrival time (ps)           7966
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_Logs_Rx(0)/in_clock                                    iocell1             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
UART_Logs_Rx(0)/fb                   iocell1       2009   2009  24589  RISE       1
\UART_Logs:BUART:rx_state_2\/main_8  macrocell18   5957   7966  30190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_Logs_Rx(0)/fb
Path End       : \UART_Logs:BUART:rx_status_3\/main_6
Capture Clock  : \UART_Logs:BUART:rx_status_3\/clock_0
Path slack     : 30190p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_Logs_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7966
-------------------------------------   ---- 
End-of-path arrival time (ps)           7966
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_Logs_Rx(0)/in_clock                                    iocell1             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
UART_Logs_Rx(0)/fb                    iocell1       2009   2009  24589  RISE       1
\UART_Logs:BUART:rx_status_3\/main_6  macrocell23   5957   7966  30190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_status_3\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_Logs_Rx(0)/fb
Path End       : \UART_Logs:BUART:rx_state_0\/main_9
Capture Clock  : \UART_Logs:BUART:rx_state_0\/clock_0
Path slack     : 30208p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_Logs_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7948
-------------------------------------   ---- 
End-of-path arrival time (ps)           7948
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_Logs_Rx(0)/in_clock                                    iocell1             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
UART_Logs_Rx(0)/fb                   iocell1       2009   2009  24589  RISE       1
\UART_Logs:BUART:rx_state_0\/main_9  macrocell15   5939   7948  30208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_Logs_Rx(0)/fb
Path End       : \UART_Logs:BUART:pollcount_1\/main_3
Capture Clock  : \UART_Logs:BUART:pollcount_1\/clock_0
Path slack     : 31197p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_Logs_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6959
-------------------------------------   ---- 
End-of-path arrival time (ps)           6959
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_Logs_Rx(0)/in_clock                                    iocell1             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
UART_Logs_Rx(0)/fb                    iocell1       2009   2009  24589  RISE       1
\UART_Logs:BUART:pollcount_1\/main_3  macrocell21   4950   6959  31197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:pollcount_1\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_Logs_Rx(0)/fb
Path End       : \UART_Logs:BUART:pollcount_0\/main_2
Capture Clock  : \UART_Logs:BUART:pollcount_0\/clock_0
Path slack     : 31207p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_Logs_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6950
-------------------------------------   ---- 
End-of-path arrival time (ps)           6950
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_Logs_Rx(0)/in_clock                                    iocell1             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
UART_Logs_Rx(0)/fb                    iocell1       2009   2009  24589  RISE       1
\UART_Logs:BUART:pollcount_0\/main_2  macrocell22   4941   6950  31207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:pollcount_0\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_Logs_Rx(0)/fb
Path End       : \UART_Logs:BUART:rx_last\/main_0
Capture Clock  : \UART_Logs:BUART:rx_last\/clock_0
Path slack     : 31207p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_Logs_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6950
-------------------------------------   ---- 
End-of-path arrival time (ps)           6950
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_Logs_Rx(0)/in_clock                                    iocell1             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
UART_Logs_Rx(0)/fb                iocell1       2009   2009  24589  RISE       1
\UART_Logs:BUART:rx_last\/main_0  macrocell24   4941   6950  31207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_last\/clock_0                          macrocell24         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:tx_state_2\/q
Path End       : \UART_Logs:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_Logs:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2148496p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -6190
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11981
-------------------------------------   ----- 
End-of-path arrival time (ps)           11981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_state_2\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Logs:BUART:tx_state_2\/q                      macrocell12     1250   1250  2148496  RISE       1
\UART_Logs:BUART:counter_load_not\/main_3           macrocell2      5138   6388  2148496  RISE       1
\UART_Logs:BUART:counter_load_not\/q                macrocell2      3350   9738  2148496  RISE       1
\UART_Logs:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2243  11981  2148496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Logs:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_Logs:BUART:sRX:RxBitCounter\/clock
Path slack     : 2149296p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -5360
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12011
-------------------------------------   ----- 
End-of-path arrival time (ps)           12011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_ctrl_mark_last\/clock_0                macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:tx_ctrl_mark_last\/q     macrocell14   1250   1250  2149296  RISE       1
\UART_Logs:BUART:rx_counter_load\/main_0  macrocell5    5099   6349  2149296  RISE       1
\UART_Logs:BUART:rx_counter_load\/q       macrocell5    3350   9699  2149296  RISE       1
\UART_Logs:BUART:sRX:RxBitCounter\/load   count7cell    2312  12011  2149296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:tx_state_2\/q
Path End       : \UART_Logs:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_Logs:BUART:sTX:TxSts\/clock
Path slack     : 2151456p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                            -500
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14711
-------------------------------------   ----- 
End-of-path arrival time (ps)           14711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_state_2\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_Logs:BUART:tx_state_2\/q        macrocell12    1250   1250  2148496  RISE       1
\UART_Logs:BUART:tx_status_0\/main_4  macrocell3     7859   9109  2151456  RISE       1
\UART_Logs:BUART:tx_status_0\/q       macrocell3     3350  12459  2151456  RISE       1
\UART_Logs:BUART:sTX:TxSts\/status_0  statusicell1   2252  14711  2151456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sTX:TxSts\/clock                          statusicell1        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:tx_state_2\/q
Path End       : \UART_Logs:BUART:txn\/main_4
Capture Clock  : \UART_Logs:BUART:txn\/clock_0
Path slack     : 2153511p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9646
-------------------------------------   ---- 
End-of-path arrival time (ps)           9646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_state_2\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:tx_state_2\/q  macrocell12   1250   1250  2148496  RISE       1
\UART_Logs:BUART:txn\/main_4    macrocell9    8396   9646  2153511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:txn\/clock_0                              macrocell9          0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:tx_state_2\/q
Path End       : \UART_Logs:BUART:tx_state_1\/main_3
Capture Clock  : \UART_Logs:BUART:tx_state_1\/clock_0
Path slack     : 2153511p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9646
-------------------------------------   ---- 
End-of-path arrival time (ps)           9646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_state_2\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:tx_state_2\/q       macrocell12   1250   1250  2148496  RISE       1
\UART_Logs:BUART:tx_state_1\/main_3  macrocell10   8396   9646  2153511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_state_1\/clock_0                       macrocell10         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Logs:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_Logs:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2153737p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -6010
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6920
-------------------------------------   ---- 
End-of-path arrival time (ps)           6920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_ctrl_mark_last\/clock_0                macrocell14         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Logs:BUART:tx_ctrl_mark_last\/q         macrocell14     1250   1250  2149296  RISE       1
\UART_Logs:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   5670   6920  2153737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:tx_state_2\/q
Path End       : \UART_Logs:BUART:tx_state_0\/main_4
Capture Clock  : \UART_Logs:BUART:tx_state_0\/clock_0
Path slack     : 2154048p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9109
-------------------------------------   ---- 
End-of-path arrival time (ps)           9109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_state_2\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:tx_state_2\/q       macrocell12   1250   1250  2148496  RISE       1
\UART_Logs:BUART:tx_state_0\/main_4  macrocell11   7859   9109  2154048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_state_0\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:tx_state_1\/q
Path End       : \UART_Logs:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_Logs:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2154262p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -6010
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6394
-------------------------------------   ---- 
End-of-path arrival time (ps)           6394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_state_1\/clock_0                       macrocell10         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Logs:BUART:tx_state_1\/q                macrocell10     1250   1250  2149289  RISE       1
\UART_Logs:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   5144   6394  2154262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sTX:TxShifter:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Logs:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_Logs:BUART:sRX:RxSts\/clock
Path slack     : 2154585p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                            -500
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11581
-------------------------------------   ----- 
End-of-path arrival time (ps)           11581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Logs:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  2154585  RISE       1
\UART_Logs:BUART:rx_status_4\/main_1                 macrocell7      2320   5900  2154585  RISE       1
\UART_Logs:BUART:rx_status_4\/q                      macrocell7      3350   9250  2154585  RISE       1
\UART_Logs:BUART:sRX:RxSts\/status_4                 statusicell2    2331  11581  2154585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sRX:RxSts\/clock                          statusicell2        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:tx_state_0\/q
Path End       : \UART_Logs:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_Logs:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2154636p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -6010
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6021
-------------------------------------   ---- 
End-of-path arrival time (ps)           6021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_state_0\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Logs:BUART:tx_state_0\/q                macrocell11     1250   1250  2149389  RISE       1
\UART_Logs:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   4771   6021  2154636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sTX:TxShifter:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:rx_state_0\/q
Path End       : \UART_Logs:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_Logs:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155473p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -6010
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5184
-------------------------------------   ---- 
End-of-path arrival time (ps)           5184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Logs:BUART:rx_state_0\/q                macrocell15     1250   1250  2149528  RISE       1
\UART_Logs:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   3934   5184  2155473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:rx_state_0\/q
Path End       : \UART_Logs:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_Logs:BUART:rx_load_fifo\/clock_0
Path slack     : 2155505p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7652
-------------------------------------   ---- 
End-of-path arrival time (ps)           7652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:rx_state_0\/q         macrocell15   1250   1250  2149528  RISE       1
\UART_Logs:BUART:rx_load_fifo\/main_1  macrocell16   6402   7652  2155505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_load_fifo\/clock_0                     macrocell16         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:rx_state_0\/q
Path End       : \UART_Logs:BUART:rx_state_2\/main_1
Capture Clock  : \UART_Logs:BUART:rx_state_2\/clock_0
Path slack     : 2155505p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7652
-------------------------------------   ---- 
End-of-path arrival time (ps)           7652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:rx_state_0\/q       macrocell15   1250   1250  2149528  RISE       1
\UART_Logs:BUART:rx_state_2\/main_1  macrocell18   6402   7652  2155505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:rx_state_0\/q
Path End       : \UART_Logs:BUART:rx_status_3\/main_1
Capture Clock  : \UART_Logs:BUART:rx_status_3\/clock_0
Path slack     : 2155505p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7652
-------------------------------------   ---- 
End-of-path arrival time (ps)           7652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:rx_state_0\/q        macrocell15   1250   1250  2149528  RISE       1
\UART_Logs:BUART:rx_status_3\/main_1  macrocell23   6402   7652  2155505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_status_3\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Logs:BUART:tx_state_0\/main_3
Capture Clock  : \UART_Logs:BUART:tx_state_0\/clock_0
Path slack     : 2155925p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7231
-------------------------------------   ---- 
End-of-path arrival time (ps)           7231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sTX:TxShifter:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Logs:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  2153333  RISE       1
\UART_Logs:BUART:tx_state_0\/main_3                  macrocell11     3651   7231  2155925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_state_0\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:rx_state_0\/q
Path End       : \UART_Logs:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_Logs:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2156160p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6997
-------------------------------------   ---- 
End-of-path arrival time (ps)           6997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:rx_state_0\/q               macrocell15   1250   1250  2149528  RISE       1
\UART_Logs:BUART:rx_state_stop1_reg\/main_1  macrocell20   5747   6997  2156160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_stop1_reg\/clock_0               macrocell20         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Logs:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_Logs:BUART:rx_load_fifo\/clock_0
Path slack     : 2156246p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6910
-------------------------------------   ---- 
End-of-path arrival time (ps)           6910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_ctrl_mark_last\/clock_0                macrocell14         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  2149296  RISE       1
\UART_Logs:BUART:rx_load_fifo\/main_0  macrocell16   5660   6910  2156246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_load_fifo\/clock_0                     macrocell16         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Logs:BUART:rx_state_2\/main_0
Capture Clock  : \UART_Logs:BUART:rx_state_2\/clock_0
Path slack     : 2156246p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6910
-------------------------------------   ---- 
End-of-path arrival time (ps)           6910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_ctrl_mark_last\/clock_0                macrocell14         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  2149296  RISE       1
\UART_Logs:BUART:rx_state_2\/main_0    macrocell18   5660   6910  2156246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Logs:BUART:rx_status_3\/main_0
Capture Clock  : \UART_Logs:BUART:rx_status_3\/clock_0
Path slack     : 2156246p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6910
-------------------------------------   ---- 
End-of-path arrival time (ps)           6910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_ctrl_mark_last\/clock_0                macrocell14         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  2149296  RISE       1
\UART_Logs:BUART:rx_status_3\/main_0   macrocell23   5660   6910  2156246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_status_3\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:rx_bitclk_enable\/q
Path End       : \UART_Logs:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_Logs:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2156476p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -6010
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4181
-------------------------------------   ---- 
End-of-path arrival time (ps)           4181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_bitclk_enable\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Logs:BUART:rx_bitclk_enable\/q          macrocell19     1250   1250  2156476  RISE       1
\UART_Logs:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   2931   4181  2156476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_Logs:BUART:txn\/main_3
Capture Clock  : \UART_Logs:BUART:txn\/clock_0
Path slack     : 2156537p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6619
-------------------------------------   ---- 
End-of-path arrival time (ps)           6619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sTX:TxShifter:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Logs:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  2156537  RISE       1
\UART_Logs:BUART:txn\/main_3                macrocell9      2249   6619  2156537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:txn\/clock_0                              macrocell9          0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:tx_state_1\/q
Path End       : \UART_Logs:BUART:tx_state_0\/main_0
Capture Clock  : \UART_Logs:BUART:tx_state_0\/clock_0
Path slack     : 2156761p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6396
-------------------------------------   ---- 
End-of-path arrival time (ps)           6396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_state_1\/clock_0                       macrocell10         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:tx_state_1\/q       macrocell10   1250   1250  2149289  RISE       1
\UART_Logs:BUART:tx_state_0\/main_0  macrocell11   5146   6396  2156761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_state_0\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:tx_state_1\/q
Path End       : \UART_Logs:BUART:txn\/main_1
Capture Clock  : \UART_Logs:BUART:txn\/clock_0
Path slack     : 2156766p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6390
-------------------------------------   ---- 
End-of-path arrival time (ps)           6390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_state_1\/clock_0                       macrocell10         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:tx_state_1\/q  macrocell10   1250   1250  2149289  RISE       1
\UART_Logs:BUART:txn\/main_1    macrocell9    5140   6390  2156766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:txn\/clock_0                              macrocell9          0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:tx_state_1\/q
Path End       : \UART_Logs:BUART:tx_state_1\/main_0
Capture Clock  : \UART_Logs:BUART:tx_state_1\/clock_0
Path slack     : 2156766p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6390
-------------------------------------   ---- 
End-of-path arrival time (ps)           6390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_state_1\/clock_0                       macrocell10         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:tx_state_1\/q       macrocell10   1250   1250  2149289  RISE       1
\UART_Logs:BUART:tx_state_1\/main_0  macrocell10   5140   6390  2156766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_state_1\/clock_0                       macrocell10         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:tx_state_2\/q
Path End       : \UART_Logs:BUART:tx_state_2\/main_3
Capture Clock  : \UART_Logs:BUART:tx_state_2\/clock_0
Path slack     : 2156769p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6388
-------------------------------------   ---- 
End-of-path arrival time (ps)           6388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_state_2\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:tx_state_2\/q       macrocell12   1250   1250  2148496  RISE       1
\UART_Logs:BUART:tx_state_2\/main_3  macrocell12   5138   6388  2156769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_state_2\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:tx_state_2\/q
Path End       : \UART_Logs:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_Logs:BUART:tx_bitclk\/clock_0
Path slack     : 2156769p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6388
-------------------------------------   ---- 
End-of-path arrival time (ps)           6388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_state_2\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:tx_state_2\/q      macrocell12   1250   1250  2148496  RISE       1
\UART_Logs:BUART:tx_bitclk\/main_3  macrocell13   5138   6388  2156769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_bitclk\/clock_0                        macrocell13         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Logs:BUART:rx_state_0\/main_0
Capture Clock  : \UART_Logs:BUART:rx_state_0\/clock_0
Path slack     : 2156807p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6349
-------------------------------------   ---- 
End-of-path arrival time (ps)           6349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_ctrl_mark_last\/clock_0                macrocell14         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  2149296  RISE       1
\UART_Logs:BUART:rx_state_0\/main_0    macrocell15   5099   6349  2156807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Logs:BUART:rx_state_3\/main_0
Capture Clock  : \UART_Logs:BUART:rx_state_3\/clock_0
Path slack     : 2156807p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6349
-------------------------------------   ---- 
End-of-path arrival time (ps)           6349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_ctrl_mark_last\/clock_0                macrocell14         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  2149296  RISE       1
\UART_Logs:BUART:rx_state_3\/main_0    macrocell17   5099   6349  2156807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_3\/clock_0                       macrocell17         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Logs:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_Logs:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2156816p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -6010
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Logs:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2150516  RISE       1
\UART_Logs:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   3651   3841  2156816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sTX:TxShifter:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:rx_state_0\/q
Path End       : \UART_Logs:BUART:rx_state_0\/main_1
Capture Clock  : \UART_Logs:BUART:rx_state_0\/clock_0
Path slack     : 2157040p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6117
-------------------------------------   ---- 
End-of-path arrival time (ps)           6117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:rx_state_0\/q       macrocell15   1250   1250  2149528  RISE       1
\UART_Logs:BUART:rx_state_0\/main_1  macrocell15   4867   6117  2157040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:rx_state_0\/q
Path End       : \UART_Logs:BUART:rx_state_3\/main_1
Capture Clock  : \UART_Logs:BUART:rx_state_3\/clock_0
Path slack     : 2157040p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6117
-------------------------------------   ---- 
End-of-path arrival time (ps)           6117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:rx_state_0\/q       macrocell15   1250   1250  2149528  RISE       1
\UART_Logs:BUART:rx_state_3\/main_1  macrocell17   4867   6117  2157040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_3\/clock_0                       macrocell17         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:tx_bitclk\/q
Path End       : \UART_Logs:BUART:tx_state_2\/main_5
Capture Clock  : \UART_Logs:BUART:tx_state_2\/clock_0
Path slack     : 2157469p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5688
-------------------------------------   ---- 
End-of-path arrival time (ps)           5688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_bitclk\/clock_0                        macrocell13         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:tx_bitclk\/q        macrocell13   1250   1250  2157469  RISE       1
\UART_Logs:BUART:tx_state_2\/main_5  macrocell12   4438   5688  2157469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_state_2\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:tx_state_1\/q
Path End       : \UART_Logs:BUART:tx_state_2\/main_0
Capture Clock  : \UART_Logs:BUART:tx_state_2\/clock_0
Path slack     : 2157562p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5595
-------------------------------------   ---- 
End-of-path arrival time (ps)           5595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_state_1\/clock_0                       macrocell10         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:tx_state_1\/q       macrocell10   1250   1250  2149289  RISE       1
\UART_Logs:BUART:tx_state_2\/main_0  macrocell12   4345   5595  2157562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_state_2\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:tx_state_1\/q
Path End       : \UART_Logs:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_Logs:BUART:tx_bitclk\/clock_0
Path slack     : 2157562p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5595
-------------------------------------   ---- 
End-of-path arrival time (ps)           5595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_state_1\/clock_0                       macrocell10         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:tx_state_1\/q      macrocell10   1250   1250  2149289  RISE       1
\UART_Logs:BUART:tx_bitclk\/main_0  macrocell13   4345   5595  2157562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_bitclk\/clock_0                        macrocell13         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_Logs:BUART:pollcount_1\/main_0
Capture Clock  : \UART_Logs:BUART:pollcount_1\/clock_0
Path slack     : 2157654p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5503
-------------------------------------   ---- 
End-of-path arrival time (ps)           5503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2157654  RISE       1
\UART_Logs:BUART:pollcount_1\/main_0        macrocell21   3563   5503  2157654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:pollcount_1\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:tx_state_0\/q
Path End       : \UART_Logs:BUART:tx_state_2\/main_1
Capture Clock  : \UART_Logs:BUART:tx_state_2\/clock_0
Path slack     : 2157662p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5495
-------------------------------------   ---- 
End-of-path arrival time (ps)           5495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_state_0\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:tx_state_0\/q       macrocell11   1250   1250  2149389  RISE       1
\UART_Logs:BUART:tx_state_2\/main_1  macrocell12   4245   5495  2157662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_state_2\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:tx_state_0\/q
Path End       : \UART_Logs:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_Logs:BUART:tx_bitclk\/clock_0
Path slack     : 2157662p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5495
-------------------------------------   ---- 
End-of-path arrival time (ps)           5495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_state_0\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:tx_state_0\/q      macrocell11   1250   1250  2149389  RISE       1
\UART_Logs:BUART:tx_bitclk\/main_1  macrocell13   4245   5495  2157662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_bitclk\/clock_0                        macrocell13         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_Logs:BUART:pollcount_0\/main_0
Capture Clock  : \UART_Logs:BUART:pollcount_0\/clock_0
Path slack     : 2157666p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5491
-------------------------------------   ---- 
End-of-path arrival time (ps)           5491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2157654  RISE       1
\UART_Logs:BUART:pollcount_0\/main_0        macrocell22   3551   5491  2157666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:pollcount_0\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_Logs:BUART:pollcount_1\/main_1
Capture Clock  : \UART_Logs:BUART:pollcount_1\/clock_0
Path slack     : 2157826p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5330
-------------------------------------   ---- 
End-of-path arrival time (ps)           5330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2157826  RISE       1
\UART_Logs:BUART:pollcount_1\/main_1        macrocell21   3390   5330  2157826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:pollcount_1\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_Logs:BUART:pollcount_0\/main_1
Capture Clock  : \UART_Logs:BUART:pollcount_0\/clock_0
Path slack     : 2157836p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5321
-------------------------------------   ---- 
End-of-path arrival time (ps)           5321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2157826  RISE       1
\UART_Logs:BUART:pollcount_0\/main_1        macrocell22   3381   5321  2157836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:pollcount_0\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:tx_bitclk\/q
Path End       : \UART_Logs:BUART:tx_state_0\/main_5
Capture Clock  : \UART_Logs:BUART:tx_state_0\/clock_0
Path slack     : 2157997p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5159
-------------------------------------   ---- 
End-of-path arrival time (ps)           5159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_bitclk\/clock_0                        macrocell13         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:tx_bitclk\/q        macrocell13   1250   1250  2157469  RISE       1
\UART_Logs:BUART:tx_state_0\/main_5  macrocell11   3909   5159  2157997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_state_0\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:tx_state_0\/q
Path End       : \UART_Logs:BUART:tx_state_0\/main_1
Capture Clock  : \UART_Logs:BUART:tx_state_0\/clock_0
Path slack     : 2158062p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5095
-------------------------------------   ---- 
End-of-path arrival time (ps)           5095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_state_0\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:tx_state_0\/q       macrocell11   1250   1250  2149389  RISE       1
\UART_Logs:BUART:tx_state_0\/main_1  macrocell11   3845   5095  2158062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_state_0\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Logs:BUART:tx_state_0\/main_2
Capture Clock  : \UART_Logs:BUART:tx_state_0\/clock_0
Path slack     : 2158109p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5048
-------------------------------------   ---- 
End-of-path arrival time (ps)           5048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Logs:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2150516  RISE       1
\UART_Logs:BUART:tx_state_0\/main_2               macrocell11     4858   5048  2158109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_state_0\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Logs:BUART:tx_state_1\/main_2
Capture Clock  : \UART_Logs:BUART:tx_state_1\/clock_0
Path slack     : 2158111p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5046
-------------------------------------   ---- 
End-of-path arrival time (ps)           5046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Logs:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2150516  RISE       1
\UART_Logs:BUART:tx_state_1\/main_2               macrocell10     4856   5046  2158111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_state_1\/clock_0                       macrocell10         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:rx_state_3\/q
Path End       : \UART_Logs:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_Logs:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158258p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4898
-------------------------------------   ---- 
End-of-path arrival time (ps)           4898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_3\/clock_0                       macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:rx_state_3\/q               macrocell17   1250   1250  2151599  RISE       1
\UART_Logs:BUART:rx_state_stop1_reg\/main_2  macrocell20   3648   4898  2158258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_stop1_reg\/clock_0               macrocell20         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:pollcount_0\/q
Path End       : \UART_Logs:BUART:rx_status_3\/main_7
Capture Clock  : \UART_Logs:BUART:rx_status_3\/clock_0
Path slack     : 2158298p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4859
-------------------------------------   ---- 
End-of-path arrival time (ps)           4859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:pollcount_0\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:pollcount_0\/q       macrocell22   1250   1250  2152694  RISE       1
\UART_Logs:BUART:rx_status_3\/main_7  macrocell23   3609   4859  2158298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_status_3\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:pollcount_0\/q
Path End       : \UART_Logs:BUART:rx_state_0\/main_10
Capture Clock  : \UART_Logs:BUART:rx_state_0\/clock_0
Path slack     : 2158313p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4844
-------------------------------------   ---- 
End-of-path arrival time (ps)           4844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:pollcount_0\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:pollcount_0\/q       macrocell22   1250   1250  2152694  RISE       1
\UART_Logs:BUART:rx_state_0\/main_10  macrocell15   3594   4844  2158313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Logs:BUART:rx_state_0\/main_7
Capture Clock  : \UART_Logs:BUART:rx_state_0\/clock_0
Path slack     : 2158397p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4760
-------------------------------------   ---- 
End-of-path arrival time (ps)           4760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158397  RISE       1
\UART_Logs:BUART:rx_state_0\/main_7         macrocell15   2820   4760  2158397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Logs:BUART:rx_state_3\/main_7
Capture Clock  : \UART_Logs:BUART:rx_state_3\/clock_0
Path slack     : 2158397p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4760
-------------------------------------   ---- 
End-of-path arrival time (ps)           4760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158397  RISE       1
\UART_Logs:BUART:rx_state_3\/main_7         macrocell17   2820   4760  2158397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_3\/clock_0                       macrocell17         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Logs:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_Logs:BUART:rx_load_fifo\/clock_0
Path slack     : 2158414p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158397  RISE       1
\UART_Logs:BUART:rx_load_fifo\/main_7       macrocell16   2803   4743  2158414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_load_fifo\/clock_0                     macrocell16         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Logs:BUART:rx_state_2\/main_7
Capture Clock  : \UART_Logs:BUART:rx_state_2\/clock_0
Path slack     : 2158414p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158397  RISE       1
\UART_Logs:BUART:rx_state_2\/main_7         macrocell18   2803   4743  2158414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Logs:BUART:rx_state_0\/main_6
Capture Clock  : \UART_Logs:BUART:rx_state_0\/clock_0
Path slack     : 2158420p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158420  RISE       1
\UART_Logs:BUART:rx_state_0\/main_6         macrocell15   2797   4737  2158420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Logs:BUART:rx_state_3\/main_6
Capture Clock  : \UART_Logs:BUART:rx_state_3\/clock_0
Path slack     : 2158420p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158420  RISE       1
\UART_Logs:BUART:rx_state_3\/main_6         macrocell17   2797   4737  2158420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_3\/clock_0                       macrocell17         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Logs:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_Logs:BUART:rx_load_fifo\/clock_0
Path slack     : 2158423p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4734
-------------------------------------   ---- 
End-of-path arrival time (ps)           4734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158420  RISE       1
\UART_Logs:BUART:rx_load_fifo\/main_6       macrocell16   2794   4734  2158423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_load_fifo\/clock_0                     macrocell16         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Logs:BUART:rx_state_2\/main_6
Capture Clock  : \UART_Logs:BUART:rx_state_2\/clock_0
Path slack     : 2158423p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4734
-------------------------------------   ---- 
End-of-path arrival time (ps)           4734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158420  RISE       1
\UART_Logs:BUART:rx_state_2\/main_6         macrocell18   2794   4734  2158423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Logs:BUART:rx_state_0\/main_5
Capture Clock  : \UART_Logs:BUART:rx_state_0\/clock_0
Path slack     : 2158423p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158423  RISE       1
\UART_Logs:BUART:rx_state_0\/main_5         macrocell15   2793   4733  2158423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Logs:BUART:rx_state_3\/main_5
Capture Clock  : \UART_Logs:BUART:rx_state_3\/clock_0
Path slack     : 2158423p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158423  RISE       1
\UART_Logs:BUART:rx_state_3\/main_5         macrocell17   2793   4733  2158423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_3\/clock_0                       macrocell17         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Logs:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_Logs:BUART:rx_load_fifo\/clock_0
Path slack     : 2158425p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158423  RISE       1
\UART_Logs:BUART:rx_load_fifo\/main_5       macrocell16   2792   4732  2158425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_load_fifo\/clock_0                     macrocell16         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Logs:BUART:rx_state_2\/main_5
Capture Clock  : \UART_Logs:BUART:rx_state_2\/clock_0
Path slack     : 2158425p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158423  RISE       1
\UART_Logs:BUART:rx_state_2\/main_5         macrocell18   2792   4732  2158425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:rx_state_2\/q
Path End       : \UART_Logs:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_Logs:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158434p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4723
-------------------------------------   ---- 
End-of-path arrival time (ps)           4723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:rx_state_2\/q               macrocell18   1250   1250  2151802  RISE       1
\UART_Logs:BUART:rx_state_stop1_reg\/main_3  macrocell20   3473   4723  2158434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_stop1_reg\/clock_0               macrocell20         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_Logs:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_Logs:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158554p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4603
-------------------------------------   ---- 
End-of-path arrival time (ps)           4603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2157654  RISE       1
\UART_Logs:BUART:rx_bitclk_enable\/main_0   macrocell19   2663   4603  2158554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_bitclk_enable\/clock_0                 macrocell19         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:tx_state_0\/q
Path End       : \UART_Logs:BUART:txn\/main_2
Capture Clock  : \UART_Logs:BUART:txn\/clock_0
Path slack     : 2158571p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4586
-------------------------------------   ---- 
End-of-path arrival time (ps)           4586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_state_0\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:tx_state_0\/q  macrocell11   1250   1250  2149389  RISE       1
\UART_Logs:BUART:txn\/main_2    macrocell9    3336   4586  2158571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:txn\/clock_0                              macrocell9          0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:tx_state_0\/q
Path End       : \UART_Logs:BUART:tx_state_1\/main_1
Capture Clock  : \UART_Logs:BUART:tx_state_1\/clock_0
Path slack     : 2158571p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4586
-------------------------------------   ---- 
End-of-path arrival time (ps)           4586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_state_0\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:tx_state_0\/q       macrocell11   1250   1250  2149389  RISE       1
\UART_Logs:BUART:tx_state_1\/main_1  macrocell10   3336   4586  2158571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_state_1\/clock_0                       macrocell10         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:pollcount_1\/q
Path End       : \UART_Logs:BUART:rx_status_3\/main_5
Capture Clock  : \UART_Logs:BUART:rx_status_3\/clock_0
Path slack     : 2158590p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4567
-------------------------------------   ---- 
End-of-path arrival time (ps)           4567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:pollcount_1\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:pollcount_1\/q       macrocell21   1250   1250  2152984  RISE       1
\UART_Logs:BUART:rx_status_3\/main_5  macrocell23   3317   4567  2158590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_status_3\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:pollcount_1\/q
Path End       : \UART_Logs:BUART:rx_state_0\/main_8
Capture Clock  : \UART_Logs:BUART:rx_state_0\/clock_0
Path slack     : 2158603p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4554
-------------------------------------   ---- 
End-of-path arrival time (ps)           4554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:pollcount_1\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:pollcount_1\/q      macrocell21   1250   1250  2152984  RISE       1
\UART_Logs:BUART:rx_state_0\/main_8  macrocell15   3304   4554  2158603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:tx_bitclk\/q
Path End       : \UART_Logs:BUART:txn\/main_6
Capture Clock  : \UART_Logs:BUART:txn\/clock_0
Path slack     : 2158774p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4383
-------------------------------------   ---- 
End-of-path arrival time (ps)           4383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_bitclk\/clock_0                        macrocell13         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:tx_bitclk\/q  macrocell13   1250   1250  2157469  RISE       1
\UART_Logs:BUART:txn\/main_6   macrocell9    3133   4383  2158774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:txn\/clock_0                              macrocell9          0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:tx_bitclk\/q
Path End       : \UART_Logs:BUART:tx_state_1\/main_5
Capture Clock  : \UART_Logs:BUART:tx_state_1\/clock_0
Path slack     : 2158774p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4383
-------------------------------------   ---- 
End-of-path arrival time (ps)           4383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_bitclk\/clock_0                        macrocell13         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:tx_bitclk\/q        macrocell13   1250   1250  2157469  RISE       1
\UART_Logs:BUART:tx_state_1\/main_5  macrocell10   3133   4383  2158774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_state_1\/clock_0                       macrocell10         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Logs:BUART:tx_state_2\/main_2
Capture Clock  : \UART_Logs:BUART:tx_state_2\/clock_0
Path slack     : 2158789p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4368
-------------------------------------   ---- 
End-of-path arrival time (ps)           4368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Logs:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2150516  RISE       1
\UART_Logs:BUART:tx_state_2\/main_2               macrocell12     4178   4368  2158789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_state_2\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Logs:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_Logs:BUART:tx_bitclk\/clock_0
Path slack     : 2158789p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4368
-------------------------------------   ---- 
End-of-path arrival time (ps)           4368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Logs:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2150516  RISE       1
\UART_Logs:BUART:tx_bitclk\/main_2                macrocell13     4178   4368  2158789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_bitclk\/clock_0                        macrocell13         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_Logs:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_Logs:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158880p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4276
-------------------------------------   ---- 
End-of-path arrival time (ps)           4276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  2158880  RISE       1
\UART_Logs:BUART:rx_bitclk_enable\/main_2   macrocell19   2336   4276  2158880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_bitclk_enable\/clock_0                 macrocell19         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_Logs:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_Logs:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158888p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4269
-------------------------------------   ---- 
End-of-path arrival time (ps)           4269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2157826  RISE       1
\UART_Logs:BUART:rx_bitclk_enable\/main_1   macrocell19   2329   4269  2158888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_bitclk_enable\/clock_0                 macrocell19         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:rx_bitclk_enable\/q
Path End       : \UART_Logs:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_Logs:BUART:rx_load_fifo\/clock_0
Path slack     : 2158981p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4176
-------------------------------------   ---- 
End-of-path arrival time (ps)           4176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_bitclk_enable\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:rx_bitclk_enable\/q   macrocell19   1250   1250  2156476  RISE       1
\UART_Logs:BUART:rx_load_fifo\/main_2  macrocell16   2926   4176  2158981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_load_fifo\/clock_0                     macrocell16         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:rx_bitclk_enable\/q
Path End       : \UART_Logs:BUART:rx_state_2\/main_2
Capture Clock  : \UART_Logs:BUART:rx_state_2\/clock_0
Path slack     : 2158981p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4176
-------------------------------------   ---- 
End-of-path arrival time (ps)           4176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_bitclk_enable\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  2156476  RISE       1
\UART_Logs:BUART:rx_state_2\/main_2   macrocell18   2926   4176  2158981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:rx_bitclk_enable\/q
Path End       : \UART_Logs:BUART:rx_status_3\/main_2
Capture Clock  : \UART_Logs:BUART:rx_status_3\/clock_0
Path slack     : 2158981p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4176
-------------------------------------   ---- 
End-of-path arrival time (ps)           4176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_bitclk_enable\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  2156476  RISE       1
\UART_Logs:BUART:rx_status_3\/main_2  macrocell23   2926   4176  2158981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_status_3\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:rx_bitclk_enable\/q
Path End       : \UART_Logs:BUART:rx_state_0\/main_2
Capture Clock  : \UART_Logs:BUART:rx_state_0\/clock_0
Path slack     : 2158991p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4166
-------------------------------------   ---- 
End-of-path arrival time (ps)           4166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_bitclk_enable\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  2156476  RISE       1
\UART_Logs:BUART:rx_state_0\/main_2   macrocell15   2916   4166  2158991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:rx_bitclk_enable\/q
Path End       : \UART_Logs:BUART:rx_state_3\/main_2
Capture Clock  : \UART_Logs:BUART:rx_state_3\/clock_0
Path slack     : 2158991p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4166
-------------------------------------   ---- 
End-of-path arrival time (ps)           4166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_bitclk_enable\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  2156476  RISE       1
\UART_Logs:BUART:rx_state_3\/main_2   macrocell17   2916   4166  2158991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_3\/clock_0                       macrocell17         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:rx_last\/q
Path End       : \UART_Logs:BUART:rx_state_2\/main_9
Capture Clock  : \UART_Logs:BUART:rx_state_2\/clock_0
Path slack     : 2159052p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4105
-------------------------------------   ---- 
End-of-path arrival time (ps)           4105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_last\/clock_0                          macrocell24         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:rx_last\/q          macrocell24   1250   1250  2159052  RISE       1
\UART_Logs:BUART:rx_state_2\/main_9  macrocell18   2855   4105  2159052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:rx_state_3\/q
Path End       : \UART_Logs:BUART:rx_state_0\/main_3
Capture Clock  : \UART_Logs:BUART:rx_state_0\/clock_0
Path slack     : 2159111p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4046
-------------------------------------   ---- 
End-of-path arrival time (ps)           4046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_3\/clock_0                       macrocell17         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:rx_state_3\/q       macrocell17   1250   1250  2151599  RISE       1
\UART_Logs:BUART:rx_state_0\/main_3  macrocell15   2796   4046  2159111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:rx_state_3\/q
Path End       : \UART_Logs:BUART:rx_state_3\/main_3
Capture Clock  : \UART_Logs:BUART:rx_state_3\/clock_0
Path slack     : 2159111p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4046
-------------------------------------   ---- 
End-of-path arrival time (ps)           4046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_3\/clock_0                       macrocell17         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:rx_state_3\/q       macrocell17   1250   1250  2151599  RISE       1
\UART_Logs:BUART:rx_state_3\/main_3  macrocell17   2796   4046  2159111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_3\/clock_0                       macrocell17         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:rx_state_3\/q
Path End       : \UART_Logs:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_Logs:BUART:rx_load_fifo\/clock_0
Path slack     : 2159136p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_3\/clock_0                       macrocell17         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:rx_state_3\/q         macrocell17   1250   1250  2151599  RISE       1
\UART_Logs:BUART:rx_load_fifo\/main_3  macrocell16   2771   4021  2159136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_load_fifo\/clock_0                     macrocell16         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:rx_state_3\/q
Path End       : \UART_Logs:BUART:rx_state_2\/main_3
Capture Clock  : \UART_Logs:BUART:rx_state_2\/clock_0
Path slack     : 2159136p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_3\/clock_0                       macrocell17         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:rx_state_3\/q       macrocell17   1250   1250  2151599  RISE       1
\UART_Logs:BUART:rx_state_2\/main_3  macrocell18   2771   4021  2159136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:rx_state_3\/q
Path End       : \UART_Logs:BUART:rx_status_3\/main_3
Capture Clock  : \UART_Logs:BUART:rx_status_3\/clock_0
Path slack     : 2159136p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_3\/clock_0                       macrocell17         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:rx_state_3\/q        macrocell17   1250   1250  2151599  RISE       1
\UART_Logs:BUART:rx_status_3\/main_3  macrocell23   2771   4021  2159136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_status_3\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:rx_state_2\/q
Path End       : \UART_Logs:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_Logs:BUART:rx_load_fifo\/clock_0
Path slack     : 2159314p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:rx_state_2\/q         macrocell18   1250   1250  2151802  RISE       1
\UART_Logs:BUART:rx_load_fifo\/main_4  macrocell16   2592   3842  2159314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_load_fifo\/clock_0                     macrocell16         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:rx_state_2\/q
Path End       : \UART_Logs:BUART:rx_state_2\/main_4
Capture Clock  : \UART_Logs:BUART:rx_state_2\/clock_0
Path slack     : 2159314p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:rx_state_2\/q       macrocell18   1250   1250  2151802  RISE       1
\UART_Logs:BUART:rx_state_2\/main_4  macrocell18   2592   3842  2159314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:rx_state_2\/q
Path End       : \UART_Logs:BUART:rx_status_3\/main_4
Capture Clock  : \UART_Logs:BUART:rx_status_3\/clock_0
Path slack     : 2159314p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:rx_state_2\/q        macrocell18   1250   1250  2151802  RISE       1
\UART_Logs:BUART:rx_status_3\/main_4  macrocell23   2592   3842  2159314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_status_3\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:rx_state_2\/q
Path End       : \UART_Logs:BUART:rx_state_0\/main_4
Capture Clock  : \UART_Logs:BUART:rx_state_0\/clock_0
Path slack     : 2159314p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:rx_state_2\/q       macrocell18   1250   1250  2151802  RISE       1
\UART_Logs:BUART:rx_state_0\/main_4  macrocell15   2592   3842  2159314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:rx_state_2\/q
Path End       : \UART_Logs:BUART:rx_state_3\/main_4
Capture Clock  : \UART_Logs:BUART:rx_state_3\/clock_0
Path slack     : 2159314p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:rx_state_2\/q       macrocell18   1250   1250  2151802  RISE       1
\UART_Logs:BUART:rx_state_3\/main_4  macrocell17   2592   3842  2159314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_3\/clock_0                       macrocell17         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Logs:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_Logs:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159365p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3792
-------------------------------------   ---- 
End-of-path arrival time (ps)           3792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_ctrl_mark_last\/clock_0                macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:tx_ctrl_mark_last\/q        macrocell14   1250   1250  2149296  RISE       1
\UART_Logs:BUART:rx_state_stop1_reg\/main_0  macrocell20   2542   3792  2159365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_stop1_reg\/clock_0               macrocell20         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:pollcount_0\/q
Path End       : \UART_Logs:BUART:pollcount_0\/main_3
Capture Clock  : \UART_Logs:BUART:pollcount_0\/clock_0
Path slack     : 2159377p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3780
-------------------------------------   ---- 
End-of-path arrival time (ps)           3780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:pollcount_0\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:pollcount_0\/q       macrocell22   1250   1250  2152694  RISE       1
\UART_Logs:BUART:pollcount_0\/main_3  macrocell22   2530   3780  2159377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:pollcount_0\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:pollcount_0\/q
Path End       : \UART_Logs:BUART:pollcount_1\/main_4
Capture Clock  : \UART_Logs:BUART:pollcount_1\/clock_0
Path slack     : 2159380p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3777
-------------------------------------   ---- 
End-of-path arrival time (ps)           3777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:pollcount_0\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:pollcount_0\/q       macrocell22   1250   1250  2152694  RISE       1
\UART_Logs:BUART:pollcount_1\/main_4  macrocell21   2527   3777  2159380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:pollcount_1\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:txn\/q
Path End       : \UART_Logs:BUART:txn\/main_0
Capture Clock  : \UART_Logs:BUART:txn\/clock_0
Path slack     : 2159654p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3503
-------------------------------------   ---- 
End-of-path arrival time (ps)           3503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:txn\/clock_0                              macrocell9          0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:txn\/q       macrocell9    1250   1250  2159654  RISE       1
\UART_Logs:BUART:txn\/main_0  macrocell9    2253   3503  2159654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:txn\/clock_0                              macrocell9          0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:pollcount_1\/q
Path End       : \UART_Logs:BUART:pollcount_1\/main_2
Capture Clock  : \UART_Logs:BUART:pollcount_1\/clock_0
Path slack     : 2159667p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3489
-------------------------------------   ---- 
End-of-path arrival time (ps)           3489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:pollcount_1\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:pollcount_1\/q       macrocell21   1250   1250  2152984  RISE       1
\UART_Logs:BUART:pollcount_1\/main_2  macrocell21   2239   3489  2159667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:pollcount_1\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:rx_load_fifo\/q
Path End       : \UART_Logs:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_Logs:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2159675p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3130
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3862
-------------------------------------   ---- 
End-of-path arrival time (ps)           3862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_load_fifo\/clock_0                     macrocell16         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Logs:BUART:rx_load_fifo\/q            macrocell16     1250   1250  2156630  RISE       1
\UART_Logs:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   2612   3862  2159675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_Logs:BUART:txn\/main_5
Capture Clock  : \UART_Logs:BUART:txn\/clock_0
Path slack     : 2160423p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2733
-------------------------------------   ---- 
End-of-path arrival time (ps)           2733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Logs:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2160423  RISE       1
\UART_Logs:BUART:txn\/main_5                      macrocell9      2543   2733  2160423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:txn\/clock_0                              macrocell9          0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_Logs:BUART:tx_state_1\/main_4
Capture Clock  : \UART_Logs:BUART:tx_state_1\/clock_0
Path slack     : 2160423p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2733
-------------------------------------   ---- 
End-of-path arrival time (ps)           2733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Logs:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2160423  RISE       1
\UART_Logs:BUART:tx_state_1\/main_4               macrocell10     2543   2733  2160423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_state_1\/clock_0                       macrocell10         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_Logs:BUART:tx_state_2\/main_4
Capture Clock  : \UART_Logs:BUART:tx_state_2\/clock_0
Path slack     : 2160431p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2726
-------------------------------------   ---- 
End-of-path arrival time (ps)           2726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Logs:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2160423  RISE       1
\UART_Logs:BUART:tx_state_2\/main_4               macrocell12     2536   2726  2160431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_state_2\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:rx_status_3\/q
Path End       : \UART_Logs:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_Logs:BUART:sRX:RxSts\/clock
Path slack     : 2162608p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   2166667
- Setup time                                                            -500
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_status_3\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_Logs:BUART:rx_status_3\/q       macrocell23    1250   1250  2162608  RISE       1
\UART_Logs:BUART:sRX:RxSts\/status_3  statusicell2   2309   3559  2162608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sRX:RxSts\/clock                          statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

