# Lab 

## Getting Started
- [FPGA 開發環境](https://xiao.ghost.io/zai-ubuntu-an-zhuang-ise-bing-shi-yong-basys2-an-zhuang-ubuntu/)

### Better Text Editor for Ｖerilog
- [VS Code 環境設定](https://www.dcard.tw/f/nctu/p/235935287) (Foramtter 不用安裝)
- [Verilog Snippet](https://marketplace.visualstudio.com/items?itemName=czh.czh-verilog-snippet) 提供更多的提示字。 
- [Tab out](https://marketplace.visualstudio.com/items?itemName=albert.TabOut) 使用 Tab 跳出括弧。


## Outline

### Session 1 Basic

#### Materials

#### Lab
- [Homework 2-1 Adder](https://github.com/frankxaio/Seminar/tree/9a021d93b0ea4b8a36e7381e541990cf96382d3e/Sophomore%20Seminar/Session%201/Homework%202-1)
- [Homework 2-2 Ripple-carry adder](https://github.com/frankxaio/Seminar/tree/main/Sophomore%20Seminar/Homework%202-2) 
- [Homework 3-1 Mux](https://github.com/frankxaio/Seminar/tree/main/Sophomore%20Seminar/Homework%203-1)
- [Homework 3-2 ALU](https://github.com/frankxaio/Seminar/tree/main/Sophomore%20Seminar/Homework%203-2) 
- [Homework 4 Counter](https://github.com/frankxaio/Seminar/tree/main/Sophomore%20Seminar/Homework%204)
- [Homework 5 Seven segment display](https://github.com/frankxaio/Seminar/tree/main/Sophomore%20Seminar/Homework%205) 
- [Homework 6-1 Advanced counter](https://github.com/frankxaio/Seminar/tree/main/Sophomore%20Seminar/Homework%206-1)
- [Homework 6-2 Button control counter](https://github.com/frankxaio/Seminar/tree/main/Sophomore%20Seminar/Homework%206-2) 
- [Homework 7 Stopwatch](https://github.com/frankxaio/Seminar/tree/main/Sophomore%20Seminar/Homework%207) 
- [Homework 8 Stopwatch with switch](https://github.com/frankxaio/Seminar/tree/main/Sophomore%20Seminar/Homework%208) 
- [Homework 9 Image processing](https://github.com/frankxaio/Seminar/tree/main/Sophomore%20Seminar/Homework%209) 


### Session 2 NYCU Digital Circuit Lab 

#### Materials

#### Lab


### Session 3 NYCU Digital Circuit and System

#### Materials
- Lecture Note

#### Lab

### Session 4 NYCU Computer Organization Lab

#### Materials
- Spec and Report

#### Lab


