{"index": 634, "svad": "This property verifies that when the active-high reset signal TxReset is asserted, the BlockTxDone signal must be low (0) on the next rising edge of the MTxClk clock.\n\nSpecifically:\n- The check is triggered when TxReset becomes 1 (asserted) at a rising edge of MTxClk.\n- One clock cycle later (on the next rising edge of MTxClk), BlockTxDone is expected to be 0.\n- The property is disabled and not checked when TxReset is 0 (deasserted).", "reference_sva": "property p_BlockTxDone_TxReset;\n    @(posedge MTxClk) disable iff (TxReset == 0)\n        (TxReset == 1) |-> ##1 (BlockTxDone == 0);\nendproperty\nassert_p_BlockTxDone_TxReset: assert property (p_BlockTxDone_TxReset) else $error(\"Assertion failed: BlockTxDone signal is not 0 one cycle after TxReset is asserted.\");", "generated_sva": "property p_block_tx_done_reset;\n  @(posedge MTxClk) disable iff (!TxReset)\n  TxReset |=> (BlockTxDone == 1'b0);\nendproperty\n\nassert property (p_block_tx_done_reset);", "relationship": "equivalent", "cot": "# SVA Generation Chain-of-Thought\n\n**Property:** p_BlockTxDone_TxReset\n**Type:** Assertion\n\n## Step 1: Interface & Clock Domain Analysis\n\n* **Signals:**\n    * Design Signals: `BlockTxDone`\n\n* **Clocks & Resets:**\n    * Primary Clock: `MTxClk` (posedge)\n    * Reset Signal: `TxReset` (Active High)\n\n* **Cross-Domain Check:** \n    * Single clock domain - no CDC concerns\n\n## Step 2: Semantic Mapping (Primitives & Built-ins)\n\n* **Boolean Conditions:**\n    * Trigger condition: `(TxReset == 1)`\n    * Response condition: `##1 (BlockTxDone == 0)`\n\n## Step 3: Sequence Construction (Bottom-Up)\n\n* **Sequence A (Trigger/Antecedent):**\n    * Description: The triggering condition that initiates property evaluation\n    * Logic: `(TxReset == 1)`\n\n* **Sequence B (Response/Consequent):**\n    * Description: The expected behavior when trigger occurs\n    * Logic: `##1 (BlockTxDone == 0)`\n    * Timing: 1 cycle(s)\n\n* **Temporal Operators Used:**\n    * `##`: Cycle delay operator\n\n## Step 4: Property Assembly\n\n* **Implication Type:**\n    * Overlapping (`|->`) - consequent evaluation starts in the same cycle as antecedent match\n\n* **Disable Condition:**\n    * `disable iff (TxReset == 0)`\n    * Property is disabled when reset `TxReset` is active high\n\n* **Assertion Structure:**\n    * `@(posedge MTxClk) (TxReset == 1) |-> ##1 (BlockTxDone == 0)`\n\n## Step 5: Final SVA Code\n\n```systemverilog\nproperty p_BlockTxDone_TxReset;\n    @(posedge MTxClk) disable iff (TxReset == 0)\n        (TxReset == 1) |-> ##1 (BlockTxDone == 0);\nendproperty\nassert_p_BlockTxDone_TxReset: assert property (p_BlockTxDone_TxReset) else $error(\"Assertion failed: BlockTxDone signal is not 0 one cycle after TxReset is asserted.\");\n```\n\n**Summary:**\nProperty `p_BlockTxDone_TxReset` uses overlapping implication synchronized to `MTxClk`.", "error_message": null, "generation_time": 34.249462604522705, "verification_time": 0.014528751373291016, "from_cache": false}