/** \addtogroup STM8TL5X
 *  @{
 */

/*-------------------------------------------------------------------------
  STM8TL5x.h - Register Declarations for STM8TL52x and STM8TL53x families

  Copyright (C) 2019, Georg Icking-Konert

  This library is free software: you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation, either version 3 of the License, or
  (at your option) any later version.

  This library is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License
  along with this program. If not, see <https://www.gnu.org/licenses/>.

  As a special exception, if you link this library with other files
  to produce an executable, this library does not by itself cause the
  resulting executable to be covered by the GNU General Public License.
  This exception does not however invalidate any other reasons why the
  executable file might be covered by the GNU General Public License.
-------------------------------------------------------------------------*/

/*-----------------------------------------------------------------------------
    MODULE DEFINITION FOR MULTIPLE INCLUSION
-----------------------------------------------------------------------------*/
#ifndef STM8TL5X_H
#define STM8TL5X_H

/* Check the used compiler */
#if defined(__CSMC__)
  #define _COSMIC_
#elif defined(__RCST7__)
  #define _RAISONANCE_
#elif defined(__ICCSTM8__)
  #define _IAR_
#elif defined(__SDCC)
  #define _SDCC_
  #define SDCC_VERSION (__SDCC_VERSION_MAJOR * 10000 \
                      + __SDCC_VERSION_MINOR * 100 \
                      + __SDCC_VERSION_PATCH)
#else
  #error in 'STM8TL5x.h': compiler not supported
#endif


/*-----------------------------------------------------------------------------
    MEMORY WIDTH
-----------------------------------------------------------------------------*/

// if memory sizes [B] are not given, assume smallest available in family
#if !defined(STM8_PFLASH_SIZE)
  #warning undefined STM8_PFLASH_SIZE, assume minimum
  #define STM8_PFLASH_SIZE      2048          ///< size of program flash [B]
#endif
#if !defined(STM8_RAM_SIZE)
  #warning undefined STM8_RAM_SIZE, assume minimum
  #define STM8_RAM_SIZE         1536          ///< size of RAM [B]
#endif
#if !defined(STM8_EEPROM_SIZE)
  #warning undefined STM8_EEPROM_SIZE, assume minimum
  #define STM8_EEPROM_SIZE      0             ///< size of data EEPROM [B]
#endif

// memory start / end addresses
#define STM8_PFLASH_START       0x8000                                      ///< first address in program flash
#define STM8_PFLASH_END         (STM8_PFLASH_START + STM8_PFLASH_SIZE - 1)  ///< last address in program flash
#define STM8_RAM_START          0x0000                                      ///< first address in RAM
#define STM8_RAM_END            (STM8_RAM_START + STM8_RAM_SIZE - 1)        ///< last address in RAM
#define STM8_EEPROM_END         0xBFFF                                      ///< last address in EEPROM
#define STM8_EEPROM_START       (STM8_EEPROM_END - STM8_EEPROM_SIZE + 1)    ///< first address in EEPROM (part of P-flash, configure via option byte)

// address space width (>32kB flash exceeds 16bit, as flash starts at 0x8000)
#if (STM8_PFLASH_END <= 0xFFFF)
  #define STM8_ADDR_WIDTH       16            ///< width of address space
  #define STM8_MEM_POINTER_T    uint16_t      ///< address variable type
#else
  #define STM8_ADDR_WIDTH       32            ///< width of address space
  #define STM8_MEM_POINTER_T    uint32_t      ///< address variable type
#endif


/*-----------------------------------------------------------------------------
    COMPILER SPECIFIC SETTINGS
-----------------------------------------------------------------------------*/

// Cosmic compiler
#if defined(_COSMIC_)

  // macros to unify ISR declaration and implementation
  #define ISR_HANDLER(func,irq)  @far @interrupt void func(void)      ///< handler for interrupt service routine
  #define ISR_HANDLER_TRAP(func) void @far @interrupt func(void)      ///< handler for trap service routine

  // common assembler instructions
  #define NOP()                  _asm("nop")                          ///< perform a nop() operation (=minimum delay)
  #define DISABLE_INTERRUPTS()   _asm("sim")                          ///< disable interrupt handling
  #define ENABLE_INTERRUPTS()    _asm("rim")                          ///< enable interrupt handling
  #define TRIGGER_TRAP           _asm("trap")                         ///< trigger a trap (=soft interrupt) e.g. for EMC robustness (see AN1015)
  #define WAIT_FOR_INTERRUPT()   _asm("wfi")                          ///< stop code execution and wait for interrupt
  #define ENTER_HALT()           _asm("halt")                         ///< put controller to HALT mode
  #define SW_RESET()             (_WWDG_CR = _WWDG_CR_WDGA)           ///< reset controller via WWDG module

  // data type in bit fields
  #define _BITS                  unsigned int                         ///< data type in bit structs (follow C90 standard)

// Raisonance Compiler
#elif defined(_RAISONANCE_)

  // include intrinsic functions
  #include <intrins.h>

  // macros to unify ISR declaration and implementation
  #define ISR_HANDLER(func,irq)  void func(void) interrupt irq        ///< handler for interrupt service routine
  #define ISR_HANDLER_TRAP(func) void func(void) trap                 ///< handler for trap service routine

  // common assembler instructions
  #define NOP()                  _nop_()                              ///< perform a nop() operation (=minimum delay)
  #define DISABLE_INTERRUPTS()   _sim_()                              ///< disable interrupt handling
  #define ENABLE_INTERRUPTS()    _rim_()                              ///< enable interrupt handling
  #define TRIGGER_TRAP           _trap_()                             ///< trigger a trap (=soft interrupt) e.g. for EMC robustness (see AN1015)
  #define WAIT_FOR_INTERRUPT()   _wfi_()                              ///< stop code execution and wait for interrupt
  #define ENTER_HALT()           _halt_()                             ///< put controller to HALT mode
  #define SW_RESET()             (_WWDG_CR = _WWDG_CR_WDGA)           ///< reset controller via WWDG module

  // data type in bit fields
  #define _BITS                  unsigned int                         ///< data type in bit structs (follow C90 standard)

// IAR Compiler
#elif defined(_IAR_)

  // include intrinsic functions
  #include <intrinsics.h>

  // macros to unify ISR declaration and implementation
  #define ISR_HANDLER(func,irq)  __interrupt void func(void)          ///< handler for interrupt service routine
  //#define ISR_HANDLER_TRAP(func) void func(void) trap                 ///< handler for trap service routine

  // common assembler instructions
  #define NOP()                  __no_operation()                     ///< perform a nop() operation (=minimum delay)
  #define DISABLE_INTERRUPTS()   __disable_interrupt()                ///< disable interrupt handling
  #define ENABLE_INTERRUPTS()    __enable_interrupt()                 ///< enable interrupt handling
  #define TRIGGER_TRAP           __trap()                             ///< trigger a trap (=soft interrupt) e.g. for EMC robustness (see AN1015)
  #define WAIT_FOR_INTERRUPT()   __wait_for_interrupt()               ///< stop code execution and wait for interrupt
  #define ENTER_HALT()           __halt()                             ///< put controller to HALT mode
  #define SW_RESET()             (_WWDG_CR = _WWDG_CR_WDGA)           ///< reset controller via WWDG module

  // data type in bit fields
  #define _BITS                  unsigned char                        ///< data type in bit structs (deviating from C90 standard)

// SDCC compiler
#elif defined(_SDCC_)

  // macros to unify ISR declaration and implementation
  #define ISR_HANDLER(func,irq)   void func(void) __interrupt(irq)    ///< handler for interrupt service routine
  #if SDCC_VERSION >= 30403  // traps require >=v3.4.3
    #define ISR_HANDLER_TRAP(func)  void func() __trap                ///< handler for trap service routine
  #else
    #error traps require SDCC >=3.4.3. Please update!
  #endif

  // common assembler instructions
  #define NOP()                  __asm__("nop")                       ///< perform a nop() operation (=minimum delay)
  #define DISABLE_INTERRUPTS()   __asm__("sim")                       ///< disable interrupt handling
  #define ENABLE_INTERRUPTS()    __asm__("rim")                       ///< enable interrupt handling
  #define TRIGGER_TRAP           __asm__("trap")                      ///< trigger a trap (=soft interrupt) e.g. for EMC robustness (see AN1015)
  #define WAIT_FOR_INTERRUPT()   __asm__("wfi")                       ///< stop code execution and wait for interrupt
  #define ENTER_HALT()           __asm__("halt")                      ///< put controller to HALT mode
  #define SW_RESET()             (_WWDG_CR = _WWDG_CR_WDGA)           ///< reset controller via WWDG module

  // data type in bit fields
  #define _BITS                  unsigned int                         ///< data type in bit structs (follow C90 standard)

#endif


/*-----------------------------------------------------------------------------
    DEFINITION OF GLOBAL MACROS/#DEFINES
-----------------------------------------------------------------------------*/

// general macros
#define _SFR(type, addr)       (*((volatile type*) (addr)))           ///< peripheral register
#if defined(_DOXYGEN) || defined(UID_AddressBase)
  #define _UID(N)              _SFR(uint8_t,  UID_AddressBase+N)      ///< read unique identifier byte N
#endif
#if defined(_DOXYGEN) || defined(DEVID_AddressBase)
  #define _DEVID(N)            _SFR(uint8_t,  DEVID_AddressBase+N)    ///< read device identifier byte N
#endif


/*-----------------------------------------------------------------------------
    STANDARD DATA TYPES
-----------------------------------------------------------------------------*/
#if defined(_COSMIC_) || defined(_RAISONANCE_) || defined(_IAR_)

  // skip if already defined
  #ifndef INT8_MAX

    // compiler specific --> If possible, use <stdint.h> from compiler
    typedef signed long     int32_t;
    typedef signed short    int16_t;
    typedef signed char     int8_t;

    typedef unsigned long   uint32_t;
    typedef unsigned short  uint16_t;
    typedef unsigned char   uint8_t;


    // define min/max values
    #define   INT8_MAX      0x7f
    #define   INT8_MIN      (-INT8_MAX - 1)

    #define   UINT8_MAX     0xFF
    #define   UINT8_MIN     0

    #define   INT16_MAX     0x7fff
    #define   INT16_MIN     (-INT16_MAX - 1)

    #define   UINT16_MAX    0xFFFF
    #define   UINT16_MIN    0

    #define   INT32_MAX     0x7fffffffL
    #define   INT32_MIN     (-INT32_MAX - 1L)

    #define   UINT32_MAX    0xFFFFFFFF
    #define   UINT32_MIN    0

  #endif // INT8_MAX

#elif defined(_SDCC_)

  // use compiler header
  #include <stdint.h>

#endif


/*-----------------------------------------------------------------------------
    ISR Vector Table (SDCC, Raisonance, IAR)
    Note: IAR has an IRQ offset of +2 compared to STM8 datasheet (see below)
-----------------------------------------------------------------------------*/

// reserved                       0
#define __FLASH_VECTOR__          1       ///< irq1 - flash interrupt
#define __PXS_VECTOR__            2       ///< irq2 - proximity sense interrupt
// reserved                       3
#define __AWU_VECTOR__            4       ///< irq4 - Auto Wake Up from Halt interrupt (AWU)
// reserved                       5
#define __PORTB_VECTOR__          6       ///< irq6 - External interrupt port B
#define __PORTD_VECTOR__          7       ///< irq7 - External interrupt port D
#define __EXTI0_VECTOR__          8       ///< irq8 - External interrupt 0
#define __EXTI1_VECTOR__          9       ///< irq9 - External interrupt 1
#define __EXTI2_VECTOR__          10      ///< irq10 - External interrupt 2
#define __EXTI3_VECTOR__          11      ///< irq11 - External interrupt 3
#define __EXTI4_VECTOR__          12      ///< irq12 - External interrupt 4
#define __EXTI5_VECTOR__          13      ///< irq13 - External interrupt 5
#define __EXTI6_VECTOR__          14      ///< irq14 - External interrupt 6
#define __EXTI7_VECTOR__          15      ///< irq15 - External interrupt 7
// reserved                       16
// reserved                       17
// reserved                       18
#define __TIM2_UPD_OVF_VECTOR__   19      ///< irq19 - TIM2 Update/overflow/trigger/break interrupt
#define __TIM2_CAPCOM_VECTOR__    20      ///< irq20 - TIM2 Capture/Compare interrupt
#define __TIM3_UPD_OVF_VECTOR__   21      ///< irq21 - TIM3 Update/overflow/break interrupt
#define __TIM3_CAPCOM_VECTOR__    22      ///< irq22 - TIM3 Capture/Compare interrupt
// reserved                       23
// reserved                       24
#define __TIM4_UPD_VECTOR__       25      ///< irq25 - TIM4 Update/trigger interrupt
#define __SPI_VECTOR__            26      ///< irq26 - SPI End of transfer interrupt
#define __USART_TXE_VECTOR__      27      ///< irq27 - USART send (TX empty) interrupt
#define __USART_RXF_VECTOR__      28      ///< irq28 - USART receive (RX full) interrupt
#define __I2C_VECTOR__            29      ///< irq29 - I2C interrupt



/*-----------------------------------------------------------------------------
    DEFINITION OF STM8 PERIPHERAL REGISTERS
-----------------------------------------------------------------------------*/

//------------------------
// General purpose input/output pins (_PORTx)
//------------------------
#if defined(_DOXYGEN) || defined(PORTA_AddressBase) || defined(PORTB_AddressBase) || defined(PORTD_AddressBase)

  /** @brief structure for controlling pins in PORT mode (_PORTx) */
  typedef struct {

    /** @brief Port x output data register (_PORTx_ODR) */
    struct {
      _BITS   PIN0    : 1;    ///< pin 0 output control
      _BITS   PIN1    : 1;    ///< pin 1 output control
      _BITS   PIN2    : 1;    ///< pin 2 output control
      _BITS   PIN3    : 1;    ///< pin 3 output control
      _BITS   PIN4    : 1;    ///< pin 4 output control
      _BITS   PIN5    : 1;    ///< pin 5 output control
      _BITS   PIN6    : 1;    ///< pin 6 output control
      _BITS   PIN7    : 1;    ///< pin 7 output control
    } ODR;

    /** @brief Port x input data register (_PORTx_IDR) */
    struct {
      _BITS   PIN0    : 1;    ///< pin 0 input control
      _BITS   PIN1    : 1;    ///< pin 1 input control
      _BITS   PIN2    : 1;    ///< pin 2 input control
      _BITS   PIN3    : 1;    ///< pin 3 input control
      _BITS   PIN4    : 1;    ///< pin 4 input control
      _BITS   PIN5    : 1;    ///< pin 5 input control
      _BITS   PIN6    : 1;    ///< pin 6 input control
      _BITS   PIN7    : 1;    ///< pin 7 input control
    } IDR;

    /** @brief Port x data direction data register (_PORTx_DDR) */
    struct {
      _BITS   PIN0    : 1;    ///< pin 0 direction control
      _BITS   PIN1    : 1;    ///< pin 1 direction control
      _BITS   PIN2    : 1;    ///< pin 2 direction control
      _BITS   PIN3    : 1;    ///< pin 3 direction control
      _BITS   PIN4    : 1;    ///< pin 4 direction control
      _BITS   PIN5    : 1;    ///< pin 5 direction control
      _BITS   PIN6    : 1;    ///< pin 6 direction control
      _BITS   PIN7    : 1;    ///< pin 7 direction control
    } DDR;

    /** @brief Port x control register 1 (_PORTx_CR1) */
    struct {
      _BITS   PIN0    : 1;    ///< pin 0 control register 1
      _BITS   PIN1    : 1;    ///< pin 1 control register 1
      _BITS   PIN2    : 1;    ///< pin 2 control register 1
      _BITS   PIN3    : 1;    ///< pin 3 control register 1
      _BITS   PIN4    : 1;    ///< pin 4 control register 1
      _BITS   PIN5    : 1;    ///< pin 5 control register 1
      _BITS   PIN6    : 1;    ///< pin 6 control register 1
      _BITS   PIN7    : 1;    ///< pin 7 control register 1
    } CR1;

    /** @brief Port x control register 1 (_PORTx_CR2) */
    struct {
      _BITS   PIN0    : 1;    ///< pin 0 control register 2
      _BITS   PIN1    : 1;    ///< pin 1 control register 2
      _BITS   PIN2    : 1;    ///< pin 2 control register 2
      _BITS   PIN3    : 1;    ///< pin 3 control register 2
      _BITS   PIN4    : 1;    ///< pin 4 control register 2
      _BITS   PIN5    : 1;    ///< pin 5 control register 2
      _BITS   PIN6    : 1;    ///< pin 6 control register 2
      _BITS   PIN7    : 1;    ///< pin 7 control register 2
    } CR2;

  } _PORT_t;

  /* Pointer to port A registers */
  #if defined(PORTA_AddressBase)
    #define _PORTA      _SFR(_PORT_t,  PORTA_AddressBase)        ///< port A struct/bit access
    #define _PORTA_ODR  _SFR(uint8_t,  PORTA_AddressBase+0x00)   ///< port A output register
    #define _PORTA_IDR  _SFR(uint8_t,  PORTA_AddressBase+0x01)   ///< port A input register
    #define _PORTA_DDR  _SFR(uint8_t,  PORTA_AddressBase+0x02)   ///< port A direction register
    #define _PORTA_CR1  _SFR(uint8_t,  PORTA_AddressBase+0x03)   ///< port A control register 1
    #define _PORTA_CR2  _SFR(uint8_t,  PORTA_AddressBase+0x04)   ///< port A control register 2
  #endif

  /* Pointer to port B registers */
  #if defined(PORTB_AddressBase)
    #define _PORTB      _SFR(_PORT_t,  PORTB_AddressBase)        ///< port B struct/bit access
    #define _PORTB_ODR  _SFR(uint8_t,  PORTB_AddressBase+0x00)   ///< port B output register
    #define _PORTB_IDR  _SFR(uint8_t,  PORTB_AddressBase+0x01)   ///< port B input register
    #define _PORTB_DDR  _SFR(uint8_t,  PORTB_AddressBase+0x02)   ///< port B direction register
    #define _PORTB_CR1  _SFR(uint8_t,  PORTB_AddressBase+0x03)   ///< port B control register 1
    #define _PORTB_CR2  _SFR(uint8_t,  PORTB_AddressBase+0x04)   ///< port B control register 2
  #endif

  /* Pointer to port D registers */
  #if defined(PORTD_AddressBase)
    #define _PORTD      _SFR(_PORT_t,  PORTD_AddressBase)        ///< port D struct/bit access
    #define _PORTD_ODR  _SFR(uint8_t,  PORTD_AddressBase+0x00)   ///< port D output register
    #define _PORTD_IDR  _SFR(uint8_t,  PORTD_AddressBase+0x01)   ///< port D input register
    #define _PORTD_DDR  _SFR(uint8_t,  PORTD_AddressBase+0x02)   ///< port D direction register
    #define _PORTD_CR1  _SFR(uint8_t,  PORTD_AddressBase+0x03)   ///< port D control register 1
    #define _PORTD_CR2  _SFR(uint8_t,  PORTD_AddressBase+0x04)   ///< port D control register 2
  #endif


  /* PORT Module Reset Values (all ports) */
  #define _PORT_ODR_RESET_VALUE        ((uint8_t) 0x00)          ///< port output register reset value
  #define _PORT_DDR_RESET_VALUE        ((uint8_t) 0x00)          ///< port direction register reset value
  #define _PORT_CR1_RESET_VALUE        ((uint8_t) 0x00)          ///< port control register 1 reset value
  #define _PORT_CR2_RESET_VALUE        ((uint8_t) 0x00)          ///< port control register 2 reset value


  /* access pins in registers (all ports) */
  #define _PORT_PIN0                   ((uint8_t) (0x01 << 0))   ///< port bit mask for pin 0 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2)
  #define _PORT_PIN1                   ((uint8_t) (0x01 << 1))   ///< port bit mask for pin 1 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2)
  #define _PORT_PIN2                   ((uint8_t) (0x01 << 2))   ///< port bit mask for pin 2 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2)
  #define _PORT_PIN3                   ((uint8_t) (0x01 << 3))   ///< port bit mask for pin 3 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2)
  #define _PORT_PIN4                   ((uint8_t) (0x01 << 4))   ///< port bit mask for pin 4 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2)
  #define _PORT_PIN5                   ((uint8_t) (0x01 << 5))   ///< port bit mask for pin 5 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2)
  #define _PORT_PIN6                   ((uint8_t) (0x01 << 6))   ///< port bit mask for pin 6 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2)
  #define _PORT_PIN7                   ((uint8_t) (0x01 << 7))   ///< port bit mask for pin 7 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2)

#endif // PORTx_AddressBase



//------------------------
// Non-volative memory (_FLASH)
//------------------------
#if defined(_DOXYGEN) || defined(FLASH_AddressBase)

  /** @brief struct to control write/erase of flash memory (_FLASH) */
  typedef struct {

    /** @brief Flash control register 1 (_FLASH_CR1) */
    struct {
      _BITS   FIX   : 1;    ///< Fixed Byte programming time
      _BITS   IE    : 1;    ///< Flash Interrupt enable
      _BITS         : 6;    //   Reserved
    } CR1;


    /** @brief Flash control register 2 (_FLASH_CR2) */
    struct {
      _BITS   PRG   : 1;    ///< Standard block programming
      _BITS         : 3;    //   Reserved
      _BITS   FPRG  : 1;    ///< Fast block programming
      _BITS   ERASE : 1;    ///< Block erasingprox
      _BITS   WPRG  : 1;    ///< Word programming
      _BITS   OPT   : 1;    ///< Write option bytes
    } CR2;


    /** @brief Flash program memory unprotecting key register (_FLASH_PUKR) */
    struct {
      _BITS   PUK    : 8;   ///< Program memory write unlock key
    } PUKR;


    /** @brief Data EEPROM unprotection key register (_FLASH_DUKR) */
    struct {
      _BITS   DUK    : 8;   ///< Data EEPROM write unlock key
    } DUKR;


    /** @brief Flash status register (_FLASH_IAPSR) */
    struct {
      _BITS   WR_PG_DIS : 1;  ///< Write attempted to protected page flag
      _BITS   PUL       : 1;  ///< Flash Program memory unlocked flag
      _BITS   EOP       : 1;  ///< End of programming (write or erase operation) flag
      _BITS   DUL       : 1;  ///< Data EEPROM area unlocked flag
      _BITS             : 4;  //   Reserved, forced by hardware to 0
    } IAPSR;

  } _FLASH_t;

  /* Pointer to flash registers */
  #define _FLASH        _SFR(_FLASH_t, FLASH_AddressBase)        ///< Flash struct/bit access
  #define _FLASH_CR1    _SFR(uint8_t,  FLASH_AddressBase+0x00)   ///< Flash control register 1
  #define _FLASH_CR2    _SFR(uint8_t,  FLASH_AddressBase+0x01)   ///< Flash control register 2
  #define _FLASH_PUKR   _SFR(uint8_t,  FLASH_AddressBase+0x02)   ///< Flash program memory unprotecting key register
  #define _FLASH_DUKR   _SFR(uint8_t,  FLASH_AddressBase+0x03)   ///< Data EEPROM unprotection key register
  #define _FLASH_IAPSR  _SFR(uint8_t,  FLASH_AddressBase+0x04)   ///< Flash status register


  /* FLASH Module Reset Values */
  #define _FLASH_CR1_RESET_VALUE       ((uint8_t) 0x00)          ///< Flash control register 1 reset value
  #define _FLASH_CR2_RESET_VALUE       ((uint8_t) 0x00)          ///< Flash control register 2 reset value
  #define _FLASH_PUKR_RESET_VALUE      ((uint8_t) 0x00)          ///< Flash program memory unprotecting key reset value
  #define _FLASH_DUKR_RESET_VALUE      ((uint8_t) 0x00)          ///< Data EEPROM unprotection key reset value
  #define _FLASH_IAPSR_RESET_VALUE     ((uint8_t) 0x40)          ///< Flash status register reset value


  /* Flash control register 1 (_FLASH_CR1) */
  #define _FLASH_CR1_FIX               ((uint8_t) (0x01 << 0))   ///< Fixed Byte programming time [0]
  #define _FLASH_CR1_IE                ((uint8_t) (0x01 << 1))   ///< Flash Interrupt enable [0]
  // reserved [7:2]

  /* Flash control register 2 and complement (_FLASH_CR2 and _FLASH_NCR2) */
  #define _FLASH_CR2_PRG               ((uint8_t) (0x01 << 0))   ///< Standard block programming [0] (in _FLASH_CR2 and _FLASH_NCR2)
  // reserved [3:1]
  #define _FLASH_CR2_FPRG              ((uint8_t) (0x01 << 4))   ///< Fast block programming [0] (in _FLASH_CR2 and _FLASH_NCR2)
  #define _FLASH_CR2_ERASE             ((uint8_t) (0x01 << 5))   ///< Block erasing [0] (in _FLASH_CR2 and _FLASH_NCR2)
  #define _FLASH_CR2_WPRG              ((uint8_t) (0x01 << 6))   ///< Word programming [0] (in _FLASH_CR2 and _FLASH_NCR2)
  #define _FLASH_CR2_OPT               ((uint8_t) (0x01 << 7))   ///< Write option bytes [0] (in _FLASH_CR2 and _FLASH_NCR2)

  /* Flash status register (_FLASH_IAPSR) */
  #define _FLASH_IAPSR_WR_PG_DIS       ((uint8_t) (0x01 << 0))   ///< Write attempted to protected page flag [0]
  #define _FLASH_IAPSR_PUL             ((uint8_t) (0x01 << 1))   ///< Flash Program memory unlocked flag [0]
  #define _FLASH_IAPSR_EOP             ((uint8_t) (0x01 << 2))   ///< End of programming (write or erase operation) flag [0]
  #define _FLASH_IAPSR_DUL             ((uint8_t) (0x01 << 3))   ///< Data EEPROM area unlocked flag [0]
  // reserved [7:4]

#endif // FLASH_AddressBase



//------------------------
// System configuration controller (_SYSCFG)
//------------------------
#if defined(_DOXYGEN) || defined(SYSCFG_AddressBase)

  /** @brief struct for System configuration control (_SYSCFG) */
  typedef struct {

    /** @brief SYSCFG remap control register (_SYSCFG_RMPCR) */
    struct {
      _BITS            : 2;    //   Reserved
      _BITS   TIM3_CH1 : 1;    ///< Timer3 channel 1 mapping
      _BITS   TIM3_CH2 : 1;    ///< Timer3 channel 2 mapping
      _BITS            : 4;    //   Reserved
    } RMPCR;

  } _SYSCFG_t;

  /* Pointer to SYSCFG registers */
  #define _SYSCFG       _SFR(_SYSCFG_t,RMPCR_AddressBase)        ///< System configuration controller struct/bit access
  #define _SYSCFG_RMPCR _SFR(uint8_t,  RMPCR_AddressBase+0x00)   ///< System configuration control register


  /* SYSCFG Module Reset Values */
  #define _SYSCFG_RMPCR_RESET_VALUE    ((uint8_t) 0x1F)          ///< System configuration control register reset value


  /* SYSCFG remap control register (_SYSCFG_RMPCR) */
  // reserved [1:0]
  #define _SYSCFG_RMPCR_TIM3_CH1       ((uint8_t) (0x01 << 2))   ///< Timer3 channel 1 mapping [0]
  #define _SYSCFG_RMPCR_TIM3_CH2       ((uint8_t) (0x01 << 3))   ///< Timer3 channel 2 mapping [0]
  // reserved [7:4]

#endif // SYSCFG_AddressBase



//------------------------
// External interrupt control (_EXTI)
//------------------------
#if defined(_DOXYGEN) || defined(EXTI_AddressBase)

  /** @brief struct for configuring external port interrupts (_EXTI) */
  typedef struct {

    /** @brief External interrupt control register 1 (_EXTI_CR1) */
    struct {
      _BITS   P0IS    : 2;    ///< port 0 external interrupt sensitivity
      _BITS   P1IS    : 2;    ///< port 1 external interrupt sensitivity
      _BITS   P2IS    : 2;    ///< port 2 external interrupt sensitivity
      _BITS   P3IS    : 2;    ///< port 3 external interrupt sensitivity
    } CR1;


    /** @brief External interrupt control register 2 (_EXTI_CR2) */
    struct {
      _BITS   P4IS    : 2;    ///< port 4 external interrupt sensitivity
      _BITS   P5IS    : 2;    ///< port 5 external interrupt sensitivity
      _BITS   P6IS    : 2;    ///< port 6 external interrupt sensitivity
      _BITS   P7IS    : 2;    ///< port 7 external interrupt sensitivity
    } CR2;


    /** @brief External interrupt control register 3 (_EXTI_CR3) */
    struct {
      _BITS   PBIS    : 2;    ///< Port B external interrupt sensitivity
      _BITS   PDIS    : 2;    ///< Port D external interrupt sensitivity
      _BITS           : 4;    //   Reserved
    } CR3;


    /** @brief External interrupt status register 1 (_EXTI_SR1) */
    struct {
      _BITS   P0F     : 1;    ///< port 0 external interrupt flag
      _BITS   P1F     : 1;    ///< port 1 external interrupt flag
      _BITS   P2F     : 1;    ///< port 2 external interrupt flag
      _BITS   P3F     : 1;    ///< port 3 external interrupt flag
      _BITS   P4F     : 1;    ///< port 4 external interrupt flag
      _BITS   P5F     : 1;    ///< port 5 external interrupt flag
      _BITS   P6F     : 1;    ///< port 6 external interrupt flag
      _BITS   P7F     : 1;    ///< port 7 external interrupt flag
    } SR1;


    /** @brief External interrupt status register 2 (_EXTI_SR2) */
    struct {
      _BITS   PBF     : 1;    ///< Port B external interrupt flag
      _BITS   PDF     : 1;    ///< Port D external interrupt flag
      _BITS           : 6;    //   Reserved
    } SR2;


    /** @brief External interrupt port selector (_EXTI_CONF) */
    struct {
      _BITS   PBLIS   : 1;    ///< Port B, pins 0..3 external interrupt select
      _BITS   PBHIS   : 1;    ///< Port B, pins 4..7 external interrupt select
      _BITS   PDLIS   : 1;    ///< Port D, pins 0..3 external interrupt select
      _BITS   PDHIS   : 1;    ///< Port D, pins 4..7 external interrupt select
      _BITS           : 4;    //   Reserved
    } CONF;

  } _EXTI_t;

  /* Pointer to EXTI registers */
  #define _EXTI         _SFR(_EXTI_t,  EXTI_AddressBase)         ///< External interrupt struct/bit access
  #define _EXTI_CR1     _SFR(uint8_t,  EXTI_AddressBase+0x00)    ///< External interrupt control register 1
  #define _EXTI_CR2     _SFR(uint8_t,  EXTI_AddressBase+0x01)    ///< External interrupt control register 2
  #define _EXTI_CR3     _SFR(uint8_t,  EXTI_AddressBase+0x02)    ///< External interrupt control register 3
  #define _EXTI_SR1     _SFR(uint8_t,  EXTI_AddressBase+0x03)    ///< External interrupt status register 1
  #define _EXTI_SR2     _SFR(uint8_t,  EXTI_AddressBase+0x04)    ///< External interrupt status register 2
  #define _EXTI_CONF    _SFR(uint8_t,  EXTI_AddressBase+0x05)    ///< External interrupt port selector


  /* EXTI Module Reset Values */
  #define _EXTI_CR1_RESET_VALUE        ((uint8_t) 0x00)          ///< External interrupt control register 1 reset value
  #define _EXTI_CR2_RESET_VALUE        ((uint8_t) 0x00)          ///< External interrupt control register 2 reset value
  #define _EXTI_CR3_RESET_VALUE        ((uint8_t) 0x00)          ///< External interrupt control register 3 reset value
  #define _EXTI_SR1_RESET_VALUE        ((uint8_t) 0x00)          ///< External interrupt status register 1 reset value
  #define _EXTI_SR2_RESET_VALUE        ((uint8_t) 0x00)          ///< External interrupt status register 2 reset value
  #define _EXTI_CONF_RESET_VALUE       ((uint8_t) 0x00)          ///< External interrupt port selector reset value

  /* External interrupt control register 1 (_EXTI_CR1) */
  #define _EXTI_CR1_P0IS               ((uint8_t) (0x03 << 0))   ///< External interrupt sensitivity for port 0 [1:0]
  #define _EXTI_CR1_P0IS0              ((uint8_t) (0x01 << 0))   ///< External interrupt sensitivity for port 0 [0]
  #define _EXTI_CR1_P0IS1              ((uint8_t) (0x01 << 1))   ///< External interrupt sensitivity for port 0 [1]
  #define _EXTI_CR1_P1IS               ((uint8_t) (0x03 << 0))   ///< External interrupt sensitivity for port 1 [1:0]
  #define _EXTI_CR1_P1IS0              ((uint8_t) (0x01 << 0))   ///< External interrupt sensitivity for port 1 [0]
  #define _EXTI_CR1_P1IS1              ((uint8_t) (0x01 << 1))   ///< External interrupt sensitivity for port 1 [1]
  #define _EXTI_CR1_P2IS               ((uint8_t) (0x03 << 0))   ///< External interrupt sensitivity for port 2 [1:0]
  #define _EXTI_CR1_P2IS0              ((uint8_t) (0x01 << 0))   ///< External interrupt sensitivity for port 2 [0]
  #define _EXTI_CR1_P2IS1              ((uint8_t) (0x01 << 1))   ///< External interrupt sensitivity for port 2 [1]
  #define _EXTI_CR1_P3IS               ((uint8_t) (0x03 << 0))   ///< External interrupt sensitivity for port 3 [1:0]
  #define _EXTI_CR1_P3IS0              ((uint8_t) (0x01 << 0))   ///< External interrupt sensitivity for port 3 [0]
  #define _EXTI_CR1_P3IS1              ((uint8_t) (0x01 << 1))   ///< External interrupt sensitivity for port 3 [1]

  /* External interrupt control register 2 (_EXTI_CR2) */
  #define _EXTI_CR2_P4IS               ((uint8_t) (0x03 << 0))   ///< External interrupt sensitivity for port 4 [1:0]
  #define _EXTI_CR2_P4IS0              ((uint8_t) (0x01 << 0))   ///< External interrupt sensitivity for port 4 [0]
  #define _EXTI_CR2_P4IS1              ((uint8_t) (0x01 << 1))   ///< External interrupt sensitivity for port 4 [1]
  #define _EXTI_CR2_P5IS               ((uint8_t) (0x03 << 0))   ///< External interrupt sensitivity for port 5 [1:0]
  #define _EXTI_CR2_P5IS0              ((uint8_t) (0x01 << 0))   ///< External interrupt sensitivity for port 5 [0]
  #define _EXTI_CR2_P5IS1              ((uint8_t) (0x01 << 1))   ///< External interrupt sensitivity for port 5 [1]
  #define _EXTI_CR2_P6IS               ((uint8_t) (0x03 << 0))   ///< External interrupt sensitivity for port 6 [1:0]
  #define _EXTI_CR2_P6IS0              ((uint8_t) (0x01 << 0))   ///< External interrupt sensitivity for port 6 [0]
  #define _EXTI_CR2_P6IS1              ((uint8_t) (0x01 << 1))   ///< External interrupt sensitivity for port 6 [1]
  #define _EXTI_CR2_P7IS               ((uint8_t) (0x03 << 0))   ///< External interrupt sensitivity for port 7 [1:0]
  #define _EXTI_CR2_P7IS0              ((uint8_t) (0x01 << 0))   ///< External interrupt sensitivity for port 7 [0]
  #define _EXTI_CR2_P7IS1              ((uint8_t) (0x01 << 1))   ///< External interrupt sensitivity for port 7 [1]

  /* External interrupt control register 3 (_EXTI_CR3) */
  #define _EXTI_CR3_PBIS               ((uint8_t) (0x03 << 0))   ///< Port B external interrupt sensitivity [1:0]
  #define _EXTI_CR3_PBIS0              ((uint8_t) (0x01 << 0))   ///< Port B external interrupt sensitivity [0]
  #define _EXTI_CR3_PBIS1              ((uint8_t) (0x01 << 1))   ///< Port B external interrupt sensitivity [1]
  #define _EXTI_CR3_PDIS               ((uint8_t) (0x03 << 0))   ///< Port D external interrupt sensitivity [1:0]
  #define _EXTI_CR3_PDIS0              ((uint8_t) (0x01 << 0))   ///< Port D external interrupt sensitivity [0]
  #define _EXTI_CR3_PDIS1              ((uint8_t) (0x01 << 1))   ///< Port D external interrupt sensitivity [1]
  // reserved [7:4]

  /* External interrupt status register 1 (_EXTI_SR1) */
  #define _EXTI_SR1_P0F                ((uint8_t) (0x01 << 0))   ///< port 0 external interrupt flag
  #define _EXTI_SR1_P1F                ((uint8_t) (0x01 << 1))   ///< port 1 external interrupt flag
  #define _EXTI_SR1_P2F                ((uint8_t) (0x01 << 2))   ///< port 2 external interrupt flag
  #define _EXTI_SR1_P3F                ((uint8_t) (0x01 << 3))   ///< port 3 external interrupt flag
  #define _EXTI_SR1_P4F                ((uint8_t) (0x01 << 4))   ///< port 4 external interrupt flag
  #define _EXTI_SR1_P5F                ((uint8_t) (0x01 << 5))   ///< port 5 external interrupt flag
  #define _EXTI_SR1_P6F                ((uint8_t) (0x01 << 6))   ///< port 6 external interrupt flag
  #define _EXTI_SR1_P7F                ((uint8_t) (0x01 << 7))   ///< port 7 external interrupt flag

  /* External interrupt status register 2 (_EXTI_SR2) */
  #define _EXTI_SR2_PBF                ((uint8_t) (0x01 << 0))   ///< Port B external interrupt flag
  #define _EXTI_SR2_PDF                ((uint8_t) (0x01 << 1))   ///< Port D external interrupt flag
  // reserved [7:2]

  /* External interrupt port selector (_EXTI_CONF) */
  #define _EXTI_CONF_PBLIS             ((uint8_t) (0x01 << 0))   ///< Port B, pins 0..3 external interrupt select
  #define _EXTI_CONF_PBHIS             ((uint8_t) (0x01 << 1))   ///< Port B, pins 4..7 external interrupt select
  #define _EXTI_CONF_PDLIS             ((uint8_t) (0x01 << 2))   ///< Port D, pins 0..3 external interrupt select
  #define _EXTI_CONF_PDHIS             ((uint8_t) (0x01 << 3))   ///< Port D, pins 4..7 external interrupt select
  // reserved [7:4]

#endif // EXTI_AddressBase



//------------------------
// Reset status (_RST)
//------------------------
#if defined(_DOXYGEN) || defined(RST_AddressBase)

  /** @brief struct for determining reset source (_RST) */
  typedef struct {

    /** @brief Reset pin configuration register (_RST_CR) */
    struct {
      _BITS   PIN_KEY : 8;    ///< Reset pin configuration key
    } CR;

    /** @brief Reset status register (_RST_SR) */
    struct {
      _BITS   PORF    : 1;    ///< Power-on reset (POR) flag
      _BITS   IWDGF   : 1;    ///< Independent Watchdog reset flag
      _BITS   ILLOPF  : 1;    ///< Illegal opcode reset flag
      _BITS   SWIMF   : 1;    ///< SWIM reset flag
      _BITS   WWDGF   : 1;    ///< Window Watchdog reset flag
      _BITS           : 3;    //   Reserved
    } SR;

  } _RST_t;

  /* Pointer to reset module registers */
  #define _RST     _SFR(_RST_t,        RST_AddressBase)          ///< Reset module struct/bit access
  #define _RST_CR  _SFR(uint8_t,       RST_AddressBase+0x00)     ///< Reset pin configuration register
  #define _RST_SR  _SFR(uint8_t,       RST_AddressBase+0x01)     ///< Reset module status register

  /*  Reset pin configuration register (_RST_CR) */
  #define _RST_CR_PIN_KEY              ((uint8_t) 0xD0)          ///< Configure PA1 as GPIO, else NRST

  /*  Reset module status register (_RST_SR) */
  #define _RST_SR_PORF                 ((uint8_t) (0x01 << 0))   ///< Power-on reset (POR) flag [0]
  #define _RST_SR_IWDGF                ((uint8_t) (0x01 << 1))   ///< Independent Watchdog reset flag [0]
  #define _RST_SR_ILLOPF               ((uint8_t) (0x01 << 2))   ///< Illegal opcode reset flag [0]
  #define _RST_SR_SWIMF                ((uint8_t) (0x01 << 3))   ///< SWIM reset flag [0]
  #define _RST_SR_WWDGF                ((uint8_t) (0x01 << 4))   ///< Window Watchdog reset flag [0]
  // reserved [7:5]

#endif // RST_AddressBase



//------------------------
// Clock control (_CLK)
//------------------------
#if defined(_DOXYGEN) || defined(CLK_AddressBase)

  /** @brief struct for configuring/monitoring clock module (_CLK) */
  typedef struct {

    /** @brief Internal clock register (_CLK_ICKR) */
    struct {
      _BITS   HSIDIV  : 2;    ///< High speed internal clock prescaler
      _BITS           : 6;    //   Reserved
    } CKDIVR;

    /** @brief Reserved register (2B) */
    uint8_t res     [2];

    /** @brief Peripheral clock gating register 1 (_CLK_PCKENR1) */
    struct {
      _BITS   PCKEN_TIM2      : 1;    ///< clock enable TIM2
      _BITS   PCKEN_TIM3      : 1;    ///< clock enable TIM3
      _BITS   PCKEN_TIM4      : 1;    ///< clock enable TIM4
      _BITS   PCKEN_I2C       : 1;    ///< clock enable I2C
      _BITS   PCKEN_SPI       : 1;    ///< clock enable SPI
      _BITS   PCKEN_USART     : 1;    ///< clock enable USART
      _BITS   PCKEN_AWU       : 1;    ///< clock enable AWU
      _BITS   PCKEN_PXS       : 1;    ///< clock enable PXS
    } PCKENR1;

    /** @brief Peripheral clock gating register 2 (_CLK_PCKENR2) */
    struct {
      _BITS   PCKEN_WWDG      : 1;    ///< clock enable WWDG
      _BITS                   : 7;    //   Reserved
    } PCKENR2;

    /** @brief Configurable clock output register (_CLK_CCOR) */
    struct {
      _BITS   CCOEN   : 1;    ///< Configurable clock output enable
      _BITS   CCOSEL  : 3;    ///< Configurable clock output selection
      _BITS   CCOSLP  : 2;    ///< Configurable clock output buffer slope
      _BITS           : 2;    //   Reserved
    } CCOR;

  } _CLK_t;

  /* Pointer to CLK registers */
  #define _CLK          _SFR(_CLK_t,   CLK_AddressBase)          ///< Clock module struct/bit access
  #define _CLK_CKDIVR   _SFR(uint8_t,  CLK_AddressBase+0x00)     ///< Clock Divider Register
  // reserved (2B)
  #define _CLK_PCKENR1  _SFR(uint8_t,  CLK_AddressBase+0x03)     ///< Peripheral clock gating register 1
  #define _CLK_PCKENR2  _SFR(uint8_t,  CLK_AddressBase+0x04)     ///< Peripheral clock gating register 2
  #define _CLK_CCOR     _SFR(uint8_t,  CLK_AddressBase+0x05)     ///< Configurable clock output register


  /* CLK Module Reset Values */
  #define _CLK_CKDIVR_RESET_VALUE      ((uint8_t) 0x03)          ///< Clock divider register reset value
  #define _CLK_PCKENR1_RESET_VALUE     ((uint8_t) 0x00)          ///< Peripheral clock gating register 1 reset value
  #define _CLK_PCKENR2_RESET_VALUE     ((uint8_t) 0x01)          ///< Peripheral clock gating register 2 reset value
  #define _CLK_CCOR_RESET_VALUE        ((uint8_t) 0x10)          ///< Configurable clock output register reset value


  /* Clock divider register (_CLK_CKDIVR) */
  #define _CLK_CKDIVR_HSIDIV           ((uint8_t) (0x03 << 0))   ///< High speed internal clock prescaler [1:0]
  #define _CLK_CKDIVR_HSIDIV0          ((uint8_t) (0x01 << 0))   ///< High speed internal clock prescaler [0]
  #define _CLK_CKDIVR_HSIDIV1          ((uint8_t) (0x01 << 1))   ///< High speed internal clock prescaler [1]

  /* pre-defined constants for _CLK_CKDIVR */
  #define _CLK_CKDIVR_HSIDIV_DIV1      ((uint8_t) (0x00 << 0))   ///< set HSI prescaler to 1
  #define _CLK_CKDIVR_HSIDIV_DIV2      ((uint8_t) (0x01 << 0))   ///< set HSI prescaler to 1/2
  #define _CLK_CKDIVR_HSIDIV_DIV4      ((uint8_t) (0x02 << 0))   ///< set HSI prescaler to 1/4
  #define _CLK_CKDIVR_HSIDIV_DIV8      ((uint8_t) (0x03 << 0))   ///< set HSI prescaler to 1/8

  /* Peripheral clock gating register 1 (_CLK_PCKENR1) */
  #define _CLK_PCKENR1_TIM2            ((uint8_t) (0x01 << 0))   ///< clock enable TIM2 [0]
  #define _CLK_PCKENR1_TIM3            ((uint8_t) (0x01 << 1))   ///< clock enable TIM3 [0]
  #define _CLK_PCKENR1_TIM4            ((uint8_t) (0x01 << 2))   ///< clock enable TIM4 [0]
  #define _CLK_PCKENR1_I2C             ((uint8_t) (0x01 << 3))   ///< clock enable I2C [0]
  #define _CLK_PCKENR1_SPI             ((uint8_t) (0x01 << 4))   ///< clock enable SPI [0]
  #define _CLK_PCKENR1_USART           ((uint8_t) (0x01 << 5))   ///< clock enable USART [0]
  #define _CLK_PCKENR1_AWU             ((uint8_t) (0x01 << 6))   ///< clock enable AWU [0]
  #define _CLK_PCKENR1_PXS             ((uint8_t) (0x01 << 7))   ///< clock enable PXS [0]

  /* Peripheral clock gating register 2 (_CLK_PCKENR2) */
  #define _CLK_PCKENR2_WWDG            ((uint8_t) (0x01 << 0))   ///< clock enable WWDG [0]
  // reserved [7:1]

  /* Configurable clock output register (CLK_CCOR) */
  #define _CLK_CCOR_CCOEN              ((uint8_t) (0x01 << 0))   ///< Configurable clock output enable [0]
  #define _CLK_CCOR_CCOSEL             ((uint8_t) (0x07 << 1))   ///< Configurable clock output selection [2:0]
  #define _CLK_CCOR_CCOSEL0            ((uint8_t) (0x01 << 1))   ///< Configurable clock output selection [0]
  #define _CLK_CCOR_CCOSEL1            ((uint8_t) (0x01 << 2))   ///< Configurable clock output selection [1]
  #define _CLK_CCOR_CCOSEL2            ((uint8_t) (0x01 << 3))   ///< Configurable clock output selection [2]
  #define _CLK_CCOR_CCOSLP             ((uint8_t) (0x03 << 4))   ///< Configurable clock output buffer slope [1:0]
  #define _CLK_CCOR_CCOSLP0            ((uint8_t) (0x01 << 4))   ///< Configurable clock output buffer slope  [0]
  #define _CLK_CCOR_CCOSLP1            ((uint8_t) (0x01 << 5))   ///< Configurable clock output buffer slope  [1]
  // reserved [7:6]

#endif // CLK_AddressBase



//------------------------
// Window Watchdog (_WWDG)
//------------------------
#if defined(_DOXYGEN) || defined(WWDG_AddressBase)

  /** @brief struct for access to Window Watchdog registers (_WWDG) */
  typedef struct {

    /** @brief WWDG Control register (_WWDG_CR) */
    struct {
      _BITS   T       : 7;    ///< 7-bit WWDG counter
      _BITS   WDGA    : 1;    ///< WWDG activation (n/a if WWDG enabled by option byte)
    } CR;


    /** @brief WWDR Window register (_WWDG_WR) */
    struct {
      _BITS   W       : 7;    ///< 7-bit window value
      _BITS           : 1;    //   Reserved
    } _WR;

  } WWDG_t;

  /* Pointer to Window Watchdog registers */
  #define _WWDG         _SFR(_WWDG_t,  WWDG_AddressBase)         ///< Window Watchdog struct/bit access
  #define _WWDG_CR      _SFR(uint8_t,  WWDG_AddressBase+0x00)    ///< Window Watchdog Control register
  #define _WWDG_WR      _SFR(uint8_t,  WWDG_AddressBase+0x01)    ///< Window Watchdog Window register

  /* WWDG Module Reset Values */
  #define _WWDG_CR_RESET_VALUE         ((uint8_t) 0x7F)          ///< Window Watchdog Control register reset value
  #define _WWDG_WR_RESET_VALUE         ((uint8_t) 0x7F)          ///< Window Watchdog Window register reset value

  /* WWDG Control register (_WWDG_CR) */
  #define _WWDG_CR_T                   ((uint8_t) (0x7F << 0))   ///< Window Watchdog 7-bit counter [6:0]
  #define _WWDG_CR_T0                  ((uint8_t) (0x01 << 0))   ///< Window Watchdog 7-bit counter [0]
  #define _WWDG_CR_T1                  ((uint8_t) (0x01 << 1))   ///< Window Watchdog 7-bit counter [1]
  #define _WWDG_CR_T2                  ((uint8_t) (0x01 << 2))   ///< Window Watchdog 7-bit counter [2]
  #define _WWDG_CR_T3                  ((uint8_t) (0x01 << 3))   ///< Window Watchdog 7-bit counter [3]
  #define _WWDG_CR_T4                  ((uint8_t) (0x01 << 4))   ///< Window Watchdog 7-bit counter [4]
  #define _WWDG_CR_T5                  ((uint8_t) (0x01 << 5))   ///< Window Watchdog 7-bit counter [5]
  #define _WWDG_CR_T6                  ((uint8_t) (0x01 << 6))   ///< Window Watchdog 7-bit counter [6]
  #define _WWDG_CR_WDGA                ((uint8_t) (0x01 << 7))   ///< Window Watchdog activation (n/a if WWDG enabled by option byte) [0]

  /* WWDR Window register (_WWDG_WR) */
  #define _WWDG_WR_W                    ((uint8_t) (0x7F << 0))  ///< Window Watchdog 7-bit window value [6:0]
  #define _WWDG_WR_W0                   ((uint8_t) (0x01 << 0))  ///< Window Watchdog 7-bit window value [0]
  #define _WWDG_WR_W1                   ((uint8_t) (0x01 << 1))  ///< Window Watchdog 7-bit window value [1]
  #define _WWDG_WR_W2                   ((uint8_t) (0x01 << 2))  ///< Window Watchdog 7-bit window value [2]
  #define _WWDG_WR_W3                   ((uint8_t) (0x01 << 3))  ///< Window Watchdog 7-bit window value [3]
  #define _WWDG_WR_W4                   ((uint8_t) (0x01 << 4))  ///< Window Watchdog 7-bit window value [4]
  #define _WWDG_WR_W5                   ((uint8_t) (0x01 << 5))  ///< Window Watchdog 7-bit window value [5]
  #define _WWDG_WR_W6                   ((uint8_t) (0x01 << 6))  ///< Window Watchdog 7-bit window value [6]
  // reserved [7]

#endif // WWDG_AddressBase



//------------------------
// Independent Timeout Watchdog (_IWDG)
//------------------------
#if defined(_DOXYGEN) || defined(IWDG_AddressBase)

  /** @brief struct for access to Independent Timeout Watchdog registers (_IWDG) */
  typedef struct {

    /** @brief IWDG Key register (_IWDG_KR) */
    struct {
      _BITS KEY       : 8;  ///< IWDG Key
    } KR;


    /** @brief IWDG Prescaler register (_IWDG_PR) */
    struct {
      _BITS   PRE     : 3;  ///< Prescaler divider
      _BITS           : 5;  //   Reserved
    } PR;


    /** @brief IWDG Reload register (_IWDG_RLR) */
    struct {
      _BITS RL        : 8;  ///< IWDG Reload value
    } RLR;

  } _IWDG_t;

  /* Pointer to Independent Timeout Watchdog registers */
  #define _IWDG         _SFR(_IWDG_t,  IWDG_AddressBase)         ///< Independent Timeout Watchdog struct/bit access
  #define _IWDG_KR      _SFR(uint8_t,  IWDG_AddressBase+0x00)    ///< Independent Timeout Watchdog Key register
  #define _IWDG_PR      _SFR(uint8_t,  IWDG_AddressBase+0x01)    ///< Independent Timeout Watchdog Prescaler register
  #define _IWDG_RLR     _SFR(uint8_t,  IWDG_AddressBase+0x02)    ///< Independent Timeout Watchdog Reload register

  /* IWDG Module Reset Values */
  #define _IWDG_PR_RESET_VALUE         ((uint8_t) 0x00)          ///< Independent Timeout Watchdog Prescaler register reset value
  #define _IWDG_RLR_RESET_VALUE        ((uint8_t) 0xFF)          ///< Independent Timeout Watchdog Reload register reset value

  /* pre-defined Key constants for _IWDG_KR keys */
  #define _IWDG_KR_KEY_ENABLE          ((uint8_t) 0xCC)          ///< Independent Timeout Watchdog enable
  #define _IWDG_KR_KEY_REFRESH         ((uint8_t) 0xAA)          ///< Independent Timeout Watchdog refresh
  #define _IWDG_KR_KEY_ACCESS          ((uint8_t) 0x55)          ///< Independent Timeout Watchdog unlock write to _IWDG_PR and _IWDG_RLR

  /* IWDG Prescaler register (_IWDG_PR) */
  #define _IWDG_PR_PRE                 ((uint8_t) (0x07 << 0))   ///< Independent Timeout Watchdog Prescaler divider [2:0]
  #define _IWDG_PR_PRE0                ((uint8_t) (0x01 << 0))   ///< Independent Timeout Watchdog Prescaler divider [0]
  #define _IWDG_PR_PRE1                ((uint8_t) (0x01 << 1))   ///< Independent Timeout Watchdog Prescaler divider [1]
  #define _IWDG_PR_PRE2                ((uint8_t) (0x01 << 2))   ///< Independent Timeout Watchdog Prescaler divider [2]
  // reserved [7:3]

#endif // IWDG_AddressBase



//------------------------
// Auto Wake-Up Module (_AWU)
//------------------------
#if defined(_DOXYGEN) || defined(AWU_AddressBase)

  /** @brief struct for cofiguring the Auto Wake-Up Module (_AWU) */
  typedef struct {

    /** @brief AWU Control/status register (_AWU_CSR) */
    struct {
      _BITS   MSR     : 1;    ///< LSI measurement enable
      _BITS           : 3;    //   Reserved
      _BITS   AWUEN   : 1;    ///< Auto-wakeup enable
      _BITS   AWUF    : 1;    ///< Auto-wakeup flag
      _BITS           : 2;    //   Reserved
    } CSR;


    /** @brief AWU Asynchronous prescaler register (_AWU_APR) */
    struct {
      _BITS   APRE    : 6;    ///< Asynchronous prescaler divider
      _BITS           : 2;    //   Reserved
    } APR;


    /** @brief AWU Timebase selection register (_AWU_TBR) */
    struct {
      _BITS   AWUTB   : 4;    ///< Auto-wakeup timebase selection
      _BITS           : 4;    //   Reserved
    } TBR;

  } _AWU_t;

  /* Pointer to AWU registers */
  #define _AWU          _SFR(_AWU_t,   AWU_AddressBase)          ///< Auto Wake-Up struct/bit access
  #define _AWU_CSR      _SFR(uint8_t,  AWU_AddressBase+0x00)     ///< Auto Wake-Up Control/status register
  #define _AWU_APR      _SFR(uint8_t,  AWU_AddressBase+0x01)     ///< Auto Wake-Up Asynchronous prescaler register
  #define _AWU_TBR      _SFR(uint8_t,  AWU_AddressBase+0x02)     ///< Auto Wake-Up Timebase selection register


  /* AWU Module Reset Values */
  #define _AWU_CSR_RESET_VALUE         ((uint8_t) 0x00)          ///< Auto Wake-Up Control/status register reset value
  #define _AWU_APR_RESET_VALUE         ((uint8_t) 0x3F)          ///< Auto Wake-Up Asynchronous prescaler register reset value
  #define _AWU_TBR_RESET_VALUE         ((uint8_t) 0x00)          ///< Auto Wake-Up Timebase selection register reset value


  /* AWU Control/status register (_AWU_CSR) */
  #define _AWU_CSR_MSR                 ((uint8_t) (0x01 << 0))   ///< Auto Wake-Up LSI measurement enable [0]
  // reserved [3:1]
  #define _AWU_CSR_AWUEN               ((uint8_t) (0x01 << 4))   ///< Auto-wakeup enable [0]
  #define _AWU_CSR_AWUF                ((uint8_t) (0x01 << 5))   ///< Auto-wakeup status flag [0]
  // reserved [7:6]

  /* AWU Asynchronous prescaler register (_AWU_APR) */
  #define _AWU_APR_APRE                ((uint8_t) (0x3F << 0))   ///< Auto-wakeup asynchronous prescaler divider [5:0]
  #define _AWU_APR_APRE0               ((uint8_t) (0x01 << 0))   ///< Auto-wakeup asynchronous prescaler divider [0]
  #define _AWU_APR_APRE1               ((uint8_t) (0x01 << 1))   ///< Auto-wakeup asynchronous prescaler divider [1]
  #define _AWU_APR_APRE2               ((uint8_t) (0x01 << 2))   ///< Auto-wakeup asynchronous prescaler divider [2]
  #define _AWU_APR_APRE3               ((uint8_t) (0x01 << 3))   ///< Auto-wakeup asynchronous prescaler divider [3]
  #define _AWU_APR_APRE4               ((uint8_t) (0x01 << 4))   ///< Auto-wakeup asynchronous prescaler divider [4]
  #define _AWU_APR_APRE5               ((uint8_t) (0x01 << 5))   ///< Auto-wakeup asynchronous prescaler divider [5]
  // reserved [7:6]

  /* AWU Asynchronous prescaler register (_AWU_APR) */
  #define _AWU_APR_AWUTB               ((uint8_t) (0x0F << 0))   ///< Auto-wakeup timebase selection [3:0]
  #define _AWU_APR_AWUTB0              ((uint8_t) (0x01 << 0))   ///< Auto-wakeup timebase selection [0]
  #define _AWU_APR_AWUTB1              ((uint8_t) (0x01 << 1))   ///< Auto-wakeup timebase selection [1]
  #define _AWU_APR_AWUTB2              ((uint8_t) (0x01 << 2))   ///< Auto-wakeup timebase selection [2]
  #define _AWU_APR_AWUTB3              ((uint8_t) (0x01 << 3))   ///< Auto-wakeup timebase selection [3]
  // reserved [7:4]

#endif // AWU_AddressBase



//------------------------
// Beeper module (_BEEP)
//------------------------
#if defined(_DOXYGEN) || defined(BEEP_AddressBase)

  /** @brief struct for beeper control (BEEP) */
  typedef struct {

    /** @brief Beeper control/status register (_BEEP_CSR) */
    struct {
      _BITS   BEEPDIV : 5;    ///< Beep clock prescaler divider
      _BITS   BEEPEN  : 1;    ///< Beep enable
      _BITS   BEEPSEL : 2;    ///< Beeper frequency selection
    } CSR;

  } _BEEP_t;

  /* Pointer to BEEP registers */
  #define _BEEP         _SFR(_BEEP_t,  BEEP_AddressBase)         ///< Beeper struct/bit access
  #define _BEEP_CSR     _SFR(uint8_t,  BEEP_AddressBase+0x00)    ///< Beeper control/status register

  /* BEEP Module Reset Values */
  #define _BEEP_CSR_RESET_VALUE        ((uint8_t) 0x1F)          ///< Beeper control/status register reset value

  /* Beeper control/status register (_BEEP_CSR) */
  #define _BEEP_CSR_BEEPDIV            ((uint8_t) (0x1F << 0))   ///< Beeper clock prescaler divider [4:0]
  #define _BEEP_CSR_BEEPDIV0           ((uint8_t) (0x01 << 0))   ///< Beeper clock prescaler divider [0]
  #define _BEEP_CSR_BEEPDIV1           ((uint8_t) (0x01 << 1))   ///< Beeper clock prescaler divider [1]
  #define _BEEP_CSR_BEEPDIV2           ((uint8_t) (0x01 << 2))   ///< Beeper clock prescaler divider [2]
  #define _BEEP_CSR_BEEPDIV3           ((uint8_t) (0x01 << 3))   ///< Beeper clock prescaler divider [3]
  #define _BEEP_CSR_BEEPDIV4           ((uint8_t) (0x01 << 4))   ///< Beeper clock prescaler divider [4]
  #define _BEEP_CSR_BEEPEN             ((uint8_t) (0x01 << 5))   ///< Beeper enable [0]
  #define _BEEP_CSR_BEEPSEL            ((uint8_t) (0x03 << 6))   ///< Beeper frequency selection [1:0]
  #define _BEEP_CSR_BEEPSEL0           ((uint8_t) (0x01 << 6))   ///< Beeper frequency selection [0]
  #define _BEEP_CSR_BEEPSEL1           ((uint8_t) (0x01 << 7))   ///< Beeper frequency selection [1]

#endif // BEEP_AddressBase



//------------------------
// Serial Peripheral Interface (_SPI)
//------------------------
#if defined(_DOXYGEN) || defined(SPI_AddressBase)

  /** @brief struct for controlling SPI module (_SPI) */
  typedef struct {

    /** @brief SPI control register 1 (_SPI_CR1) */
    struct {
      _BITS   CPHA     : 1;    ///< Clock phase
      _BITS   CPOL     : 1;    ///< Clock polarity
      _BITS   MSTR     : 1;    ///< Master/slave selection
      _BITS   BR       : 3;    ///< Baudrate control
      _BITS   SPE      : 1;    ///< SPI enable
      _BITS   LSBFIRST : 1;    ///< Frame format
    } CR1;


    /** @brief SPI control register 2 (_SPI_CR2) */
    struct {
      _BITS   SSI     : 1;    ///< Internal slave select
      _BITS   SSM     : 1;    ///< Software slave management
      _BITS   RXONLY  : 1;    ///< Receive only
      _BITS           : 3;    //   Reserved
      _BITS   BDOE    : 1;    ///< Input/Output enable in bidirectional mode
      _BITS   BDM     : 1;    ///< Bidirectional data mode enable
    } CR2;


    /** @brief SPI interrupt control register (_SPI_ICR) */
    struct {
      _BITS           : 4;    //   Reserved
      _BITS   WKIE    : 1;    ///< Wakeup interrupt enable
      _BITS   ERRIE   : 1;    ///< Error interrupt enable
      _BITS   RXIE    : 1;    ///< Rx buffer not empty interrupt enable
      _BITS   TXIE    : 1;    ///< Tx buffer empty interrupt enable
    } ICR;


    /** @brief SPI status register (_SPI_SR) */
    struct {
      _BITS   RXNE    : 1;    ///< Receive buffer not empty
      _BITS   TXE     : 1;    ///< Transmit buffer empty
      _BITS           : 1;    //   Reserved
      _BITS   WKUP    : 1;    ///< Wakeup flag
      _BITS           : 1;    //   Reserved
      _BITS   MODF    : 1;    ///< Mode fault
      _BITS   OVR     : 1;    ///< Overrun flag
      _BITS   BSY     : 1;    ///< Busy flag
    } SR;


    /** @brief SPI data register (_SPI_DR) */
    struct {
      _BITS   DATA    : 8;    ///< SPI data
    } DR;

  } _SPI_t;

  /// register for SPI control
  #define _SPI        _SFR(_SPI_t,     SPI_AddressBase)          ///< SPI struct/bit access
  #define _SPI_CR1    _SFR(uint8_t,    SPI_AddressBase+0x00)     ///< SPI control register 1
  #define _SPI_CR2    _SFR(uint8_t,    SPI_AddressBase+0x01)     ///< SPI control register 2
  #define _SPI_ICR    _SFR(uint8_t,    SPI_AddressBase+0x02)     ///< SPI interrupt control register
  #define _SPI_SR     _SFR(uint8_t,    SPI_AddressBase+0x03)     ///< SPI status register
  #define _SPI_DR     _SFR(uint8_t,    SPI_AddressBase+0x04)     ///< SPI data register

  /* SPI Module Reset Values */
  #define _SPI_CR1_RESET_VALUE         ((uint8_t) 0x00)          ///< SPI Control Register 1 reset value
  #define _SPI_CR2_RESET_VALUE         ((uint8_t) 0x00)          ///< SPI Control Register 2 reset value
  #define _SPI_ICR_RESET_VALUE         ((uint8_t) 0x00)          ///< SPI Interrupt Control Register reset value
  #define _SPI_SR_RESET_VALUE          ((uint8_t) 0x02)          ///< SPI Status Register reset value
  #define _SPI_DR_RESET_VALUE          ((uint8_t) 0x00)          ///< SPI Data Register reset value

  /* SPI control register 1 (_SPI_CR1) */
  #define _SPI_CR1_CPHA                ((uint8_t) (0x01 << 0))   ///< SPI Clock phase [0]
  #define _SPI_CR1_CPOL                ((uint8_t) (0x01 << 1))   ///< SPI Clock polarity [0]
  #define _SPI_CR1_MSTR                ((uint8_t) (0x01 << 2))   ///< SPI Master/slave selection [0]
  #define _SPI_CR1_BR                  ((uint8_t) (0x07 << 3))   ///< SPI Baudrate control [2:0]
  #define _SPI_CR1_BR0                 ((uint8_t) (0x01 << 3))   ///< SPI Baudrate control [0]
  #define _SPI_CR1_BR1                 ((uint8_t) (0x01 << 4))   ///< SPI Baudrate control [1]
  #define _SPI_CR1_BR2                 ((uint8_t) (0x01 << 5))   ///< SPI Baudrate control [2]
  #define _SPI_CR1_SPE                 ((uint8_t) (0x01 << 6))   ///< SPI enable [0]
  #define _SPI_CR1_LSBFIRST            ((uint8_t) (0x01 << 7))   ///< SPI Frame format [0]

  /* SPI control register 2 (_SPI_CR2) */
  #define _SPI_CR2_SSI                 ((uint8_t) (0x01 << 0))   ///< SPI Internal slave select [0]
  #define _SPI_CR2_SSM                 ((uint8_t) (0x01 << 1))   ///< SPI Software slave management [0]
  #define _SPI_CR2_RXONLY              ((uint8_t) (0x01 << 2))   ///< SPI Receive only [0]
  // reserved [5:3]
  #define _SPI_CR2_BDOE                ((uint8_t) (0x01 << 6))   ///< SPI Input/Output enable in bidirectional mode [0]
  #define _SPI_CR2_BDM                 ((uint8_t) (0x01 << 7))   ///< SPI Bidirectional data mode enable [0]

  /* SPI interrupt control register (_SPI_ICR) */
  // reserved [3:0]
  #define _SPI_ICR_WKIE                ((uint8_t) (0x01 << 4))   ///< SPI Wakeup interrupt enable [0]
  #define _SPI_ICR_ERRIE               ((uint8_t) (0x01 << 5))   ///< SPI Error interrupt enable [0]
  #define _SPI_ICR_RXIE                ((uint8_t) (0x01 << 6))   ///< SPI Rx buffer not empty interrupt enable [0]
  #define _SPI_ICR_TXIE                ((uint8_t) (0x01 << 7))   ///< SPI Tx buffer empty interrupt enable [0]

  /* SPI status register (_SPI_SR) */
  #define _SPI_SR_RXNE                 ((uint8_t) (0x01 << 0))          ///< SPI Receive buffer not empty [0]
  #define _SPI_SR_TXE                  ((uint8_t) (0x01 << 1))          ///< SPI Transmit buffer empty [0]
  // reserved [2]
  #define _SPI_SR_WKUP                 ((uint8_t) (0x01 << 3))          ///< SPI Wakeup flag [0]
  // reserved [4]
  #define _SPI_SR_MODF                 ((uint8_t) (0x01 << 5))          ///< SPI Mode fault [0]
  #define _SPI_SR_OVR                  ((uint8_t) (0x01 << 6))          ///< SPI Overrun flag [0]
  #define _SPI_SR_BSY                  ((uint8_t) (0x01 << 7))          ///< SPI Busy flag [0]

#endif // SPI_AddressBase



//------------------------
// I2C Bus Interface (_I2C)
//------------------------
#if defined(_DOXYGEN) || defined(I2C_AddressBase)

  /** @brief struct for controlling I2C module (_I2C) */
  typedef struct {

    /** @brief I2C Control register 1 (_I2C_CR1) */
    struct {
      _BITS   PE        : 1;    ///< Peripheral enable
      _BITS             : 5;    //   Reserved
      _BITS   ENGC      : 1;    ///< General call enable
      _BITS   NOSTRETCH : 1;    ///< Clock stretching disable (Slave mode)
    } CR1;


    /** @brief I2C Control register 2 (_I2C_CR2) */
    struct {
      _BITS   START     : 1;    ///< Start generation
      _BITS   STOP      : 1;    ///< Stop generation
      _BITS   ACK       : 1;    ///< Acknowledge enable
      _BITS   POS       : 1;    ///< Acknowledge position (for data reception)
      _BITS             : 3;    //   Reserved
      _BITS   SWRST     : 1;    ///< Software reset
    } CR2;


    /** @brief I2C Frequency register (_I2C_FREQR) */
    struct {
      _BITS   FREQ      : 6;    ///< Peripheral clock frequency
      _BITS             : 2;    //   Reserved
    } FREQR;


    /** @brief I2C own address register 1 low byte (_I2C_OAR1L) */
    struct {
      _BITS   ADD0      : 1;    ///< Interface address [0] (in 10-bit address mode)
      _BITS   ADD       : 7;    ///< Interface address [7:1]
    } OAR1L;


    /** @brief I2C own address register 1 high byte (_I2C_OAR1H) */
    struct {
      _BITS             : 1;    //   Reserved
      _BITS   ADD       : 2;    ///< Interface address [9:8] (in 10-bit address mode)
      _BITS             : 3;    //   Reserved
      _BITS   ADDCONF   : 1;    ///< Address mode configuration (must always be written as 1)
      _BITS   ADDMODE   : 1;    ///< 7-/10-bit addressing mode (Slave mode)
    } OAR1H;


    /** @brief I2C own address register 2 (_I2C_OAR2) */
    struct {
      _BITS   ENDUAL    : 1;    ///< Dual addressing mode enable
      _BITS   ADD       : 7;    ///< Interface address in Dual addressing mode [7:1]
    } OAR2;


    /** @brief I2C data register (_I2C_DR) */
    struct {
      _BITS   DATA    : 8;    ///< I2C data
    } DR;


    /** @brief I2C Status register 1 (_I2C_SR1) */
    struct {
      _BITS   SB        : 1;    ///< Start bit (Master mode)
      _BITS   ADDR      : 1;    ///< Address sent (Master mode) / matched (Slave mode)
      _BITS   BTF       : 1;    ///< Byte transfer finished
      _BITS   ADD10     : 1;    ///< 10-bit header sent (Master mode)
      _BITS   STOPF     : 1;    ///< Stop detection (Slave mode)
      _BITS             : 1;    //   Reserved
      _BITS   RXNE      : 1;    ///< Data register not empty (receivers)
      _BITS   TXE       : 1;    ///< Data register empty (transmitters)
    } SR1;


    /** @brief I2C Status register 2 (_I2C_SR2) */
    struct {
      _BITS   BERR      : 1;    ///< Bus error
      _BITS   ARLO      : 1;    ///< Arbitration lost (Master mode)
      _BITS   AF        : 1;    ///< Acknowledge failure
      _BITS   OVR       : 1;    ///< Overrun/underrun
      _BITS             : 1;    //   Reserved
      _BITS   WUFH      : 1;    ///< Wakeup from Halt
      _BITS             : 2;    //   Reserved
    } SR2;


    /** @brief I2C Status register 3 (_I2C_SR3) */
    struct {
      _BITS   MSL       : 1;    ///< Master/Slave
      _BITS   BUSY      : 1;    ///< Bus busy
      _BITS   TRA       : 1;    ///< Transmitter/Receiver
      _BITS             : 1;    //   Reserved
      _BITS   GENCALL   : 1;    ///< General call header (Slave mode)
      _BITS             : 2;    //   Reserved
      _BITS   DUALF     : 1;    ///< Dual flag (Slave mode)
    } SR3;


    /** @brief I2C Interrupt register (_I2C_ITR) */
    struct {
      _BITS   ITERREN   : 1;    ///< Error interrupt enable
      _BITS   ITEVTEN   : 1;    ///< Event interrupt enable
      _BITS   ITBUFEN   : 1;    ///< Buffer interrupt enable
      _BITS             : 5;    //   Reserved
    } ITR;


    /** @brief I2C Clock control register low byte (_I2C_CCRL) */
    struct {
      _BITS   CCR       : 8;    ///< Clock control register (Master mode)
    } CCRL;


    /** @brief I2C Clock control register high byte (_I2C_CCRH) */
    struct {
      _BITS   CCR       : 4;    ///< Clock control register in Fast/Standard mode (Master mode)
      _BITS             : 2;    //   Reserved
      _BITS   DUTY      : 1;    ///< Fast mode duty cycle
      _BITS   FS        : 1;    ///< I2C Master mode selection
    } CCRH;


    /** @brief I2C rise time register (_I2C_TRISER) */
    struct {
      _BITS   TRISE     : 6;    ///< Maximum rise time in Fast/Standard mode (Master mode)
      _BITS             : 2;    //   Reserved
    } TRISER;

  } _I2C_t;

  /// register for SPI control
  #define _I2C        _SFR(_I2C_t,     I2C_AddressBase)          ///< I2C struct/bit access
  #define _I2C_CR1    _SFR(uint8_t,    I2C_AddressBase+0x00)     ///< I2C Control register 1
  #define _I2C_CR2    _SFR(uint8_t,    I2C_AddressBase+0x01)     ///< I2C Control register 2
  #define _I2C_FREQR  _SFR(uint8_t,    I2C_AddressBase+0x02)     ///< I2C Frequency register
  #define _I2C_OAR1L  _SFR(uint8_t,    I2C_AddressBase+0x03)     ///< I2C own address register 1 low byte
  #define _I2C_OAR1H  _SFR(uint8_t,    I2C_AddressBase+0x04)     ///< I2C own address register 1 high byte
  #define _I2C_OAR2   _SFR(uint8_t,    I2C_AddressBase+0x05)     ///< I2C own address register 2
  #define _I2C_DR     _SFR(uint8_t,    I2C_AddressBase+0x06)     ///< I2C data register
  #define _I2C_SR1    _SFR(uint8_t,    I2C_AddressBase+0x07)     ///< I2C Status register 1
  #define _I2C_SR2    _SFR(uint8_t,    I2C_AddressBase+0x08)     ///< I2C Status register 2
  #define _I2C_SR3    _SFR(uint8_t,    I2C_AddressBase+0x09)     ///< I2C Status register 3
  #define _I2C_ITR    _SFR(uint8_t,    I2C_AddressBase+0x0A)     ///< I2C Interrupt register
  #define _I2C_CCRL   _SFR(uint8_t,    I2C_AddressBase+0x0B)     ///< I2C Clock control register low byte
  #define _I2C_CCRH   _SFR(uint8_t,    I2C_AddressBase+0x0C)     ///< I2C Clock control register high byte
  #define _I2C_TRISER _SFR(uint8_t,    I2C_AddressBase+0x0D)     ///< I2C rise time register


  /* I2C Module Reset Values */
  #define _I2C_CR1_RESET_VALUE         ((uint8_t) 0x00)          ///< I2C Control register 1 reset value
  #define _I2C_CR2_RESET_VALUE         ((uint8_t) 0x00)          ///< I2C Control register 2 reset value
  #define _I2C_FREQR_RESET_VALUE       ((uint8_t) 0x00)          ///< I2C Frequency register reset value
  #define _I2C_OAR1L_RESET_VALUE       ((uint8_t) 0x00)          ///< I2C own address register 1 low byte reset value
  #define _I2C_OAR1H_RESET_VALUE       ((uint8_t) 0x00)          ///< I2C own address register 1 high byte reset value
  #define _I2C_OAR2_RESET_VALUE        ((uint8_t) 0x00)          ///< I2C own address register 2 reset value
  #define _I2C_DR_RESET_VALUE          ((uint8_t) 0x00)          ///< I2C data register reset value
  #define _I2C_SR1_RESET_VALUE         ((uint8_t) 0x00)          ///< I2C Status register 1 reset value
  #define _I2C_SR2_RESET_VALUE         ((uint8_t) 0x00)          ///< I2C Status register 2 reset value
  #define _I2C_SR3_RESET_VALUE         ((uint8_t) 0x00)          ///< I2C Status register 3 reset value
  #define _I2C_ITR_RESET_VALUE         ((uint8_t) 0x00)          ///< I2C Interrupt register reset value
  #define _I2C_CCRL_RESET_VALUE        ((uint8_t) 0x00)          ///< I2C Clock control register low byte reset value
  #define _I2C_CCRH_RESET_VALUE        ((uint8_t) 0x00)          ///< I2C Clock control register high byte reset value
  #define _I2C_TRISER_RESET_VALUE      ((uint8_t) 0x02)          ///< I2C rise time register reset value


  /* I2C Control register 1 (_I2C_CR1) */
  #define _I2C_CR1_PE                  ((uint8_t) (0x01 << 0))   ///< I2C Peripheral enable [0]
  // reserved [5:1]
  #define _I2C_CR1_ENGC                ((uint8_t) (0x01 << 6))   ///< I2C General call enable [0]
  #define _I2C_CR1_NOSTRETCH           ((uint8_t) (0x01 << 7))   ///< I2C Clock stretching disable (Slave mode) [0]

  /* I2C Control register 2 (_I2C_CR2) */
  #define _I2C_CR2_START               ((uint8_t) (0x01 << 0))   ///< I2C Start generation [0]
  #define _I2C_CR2_STOP                ((uint8_t) (0x01 << 1))   ///< I2C Stop generation [0]
  #define _I2C_CR2_ACK                 ((uint8_t) (0x01 << 2))   ///< I2C Acknowledge enable [0]
  #define _I2C_CR2_POS                 ((uint8_t) (0x01 << 3))   ///< I2C Acknowledge position (for data reception) [0]
  // reserved [6:4]
  #define _I2C_CR2_SWRST               ((uint8_t) (0x01 << 7))   ///< I2C Software reset [0]

  /* I2C Frequency register (_I2C_FREQR) */
  #define _I2C_FREQR_FREQ              ((uint8_t) (0x3F << 0))   ///< I2C Peripheral clock frequency [5:0]
  #define _I2C_FREQR_FREQ0             ((uint8_t) (0x01 << 0))   ///< I2C Peripheral clock frequency [0]
  #define _I2C_FREQR_FREQ1             ((uint8_t) (0x01 << 1))   ///< I2C Peripheral clock frequency [1]
  #define _I2C_FREQR_FREQ2             ((uint8_t) (0x01 << 2))   ///< I2C Peripheral clock frequency [2]
  #define _I2C_FREQR_FREQ3             ((uint8_t) (0x01 << 3))   ///< I2C Peripheral clock frequency [3]
  #define _I2C_FREQR_FREQ4             ((uint8_t) (0x01 << 4))   ///< I2C Peripheral clock frequency [4]
  #define _I2C_FREQR_FREQ5             ((uint8_t) (0x01 << 5))   ///< I2C Peripheral clock frequency [5]
  // reserved [7:6]

  /* I2C own address register 1 low byte (_I2C_OAR1L) */
  #define _I2C_OAR1L_ADD1_0            ((uint8_t) (0x01 << 0))   ///< I2C Interface address 1 [0] (in 10-bit address mode)
  #define _I2C_OAR1L_ADD1_1            ((uint8_t) (0x01 << 1))   ///< I2C Interface address 1 [1]
  #define _I2C_OAR1L_ADD1_2            ((uint8_t) (0x01 << 2))   ///< I2C Interface address 1 [2]
  #define _I2C_OAR1L_ADD1_3            ((uint8_t) (0x01 << 3))   ///< I2C Interface address 1 [3]
  #define _I2C_OAR1L_ADD1_4            ((uint8_t) (0x01 << 4))   ///< I2C Interface address 1 [4]
  #define _I2C_OAR1L_ADD1_5            ((uint8_t) (0x01 << 5))   ///< I2C Interface address 1 [5]
  #define _I2C_OAR1L_ADD1_6            ((uint8_t) (0x01 << 6))   ///< I2C Interface address 1 [6]
  #define _I2C_OAR1L_ADD1_7            ((uint8_t) (0x01 << 7))   ///< I2C Interface address 1 [7]

  /* I2C own address register 1 high byte (_I2C_OAR1H) */
  // reserved [0]
  #define _I2C_OAR1H_ADD1_8_9          ((uint8_t) (0x03 << 1))   ///< I2C Interface address 1 [9:8] (in 10-bit address mode)
  #define _I2C_OAR1H_ADD1_8            ((uint8_t) (0x01 << 1))   ///< I2C Interface address 1 [8]
  #define _I2C_OAR1H_ADD1_9            ((uint8_t) (0x01 << 2))   ///< I2C Interface address 1 [9]
  // reserved [5:3]
  #define _I2C_OAR1H_ADDCONF           ((uint8_t) (0x01 << 6))   ///< I2C Address mode configuration [0]
  #define _I2C_OAR1H_ADDMODE           ((uint8_t) (0x01 << 7))   ///< I2C 7-/10-bit addressing mode (Slave mode) [0]

  /* I2C own address register 2 (_I2C_OAR2) */
  #define _I2C_OAR2_ENDUAL             ((uint8_t) (0x01 << 0))   ///< I2C Dual addressing mode enable
  #define _I2C_OAR2_ADD2_1             ((uint8_t) (0x01 << 1))   ///< I2C Interface address 2 [1]
  #define _I2C_OAR2_ADD2_2             ((uint8_t) (0x01 << 2))   ///< I2C Interface address 2 [2]
  #define _I2C_OAR2_ADD2_3             ((uint8_t) (0x01 << 3))   ///< I2C Interface address 2 [3]
  #define _I2C_OAR2_ADD2_4             ((uint8_t) (0x01 << 4))   ///< I2C Interface address 2 [4]
  #define _I2C_OAR2_ADD2_5             ((uint8_t) (0x01 << 5))   ///< I2C Interface address 2 [5]
  #define _I2C_OAR2_ADD2_6             ((uint8_t) (0x01 << 6))   ///< I2C Interface address 2 [6]
  #define _I2C_OAR2_ADD2_7             ((uint8_t) (0x01 << 7))   ///< I2C Interface address 2 [7]

  /* I2C Status register 1 (_I2C_SR1) */
  #define _I2C_SR1_SB                  ((uint8_t) (0x01 << 0))   ///< I2C Start bit (Master mode) [0]
  #define _I2C_SR1_ADDR                ((uint8_t) (0x01 << 1))   ///< I2C Address sent (Master mode) / matched (Slave mode) [0]
  #define _I2C_SR1_BTF                 ((uint8_t) (0x01 << 2))   ///< I2C Byte transfer finished [0]
  #define _I2C_SR1_ADD10               ((uint8_t) (0x01 << 3))   ///< I2C 10-bit header sent (Master mode) [0]
  #define _I2C_SR1_STOPF               ((uint8_t) (0x01 << 4))   ///< I2C Stop detection (Slave mode) [0]
  // reserved [5]
  #define _I2C_SR1_RXNE                ((uint8_t) (0x01 << 6))   ///< I2C Data register not empty (receivers) [0]
  #define _I2C_SR1_TXE                 ((uint8_t) (0x01 << 7))   ///< I2C Data register empty (transmitters) [0]

  /* I2C Status register 2 (_I2C_SR2) */
  #define _I2C_SR2_BERR                ((uint8_t) (0x01 << 0))   ///< I2C Bus error [0]
  #define _I2C_SR2_ARLO                ((uint8_t) (0x01 << 1))   ///< I2C Arbitration lost (Master mode) [0]
  #define _I2C_SR2_AF                  ((uint8_t) (0x01 << 2))   ///< I2C Acknowledge failure [0]
  #define _I2C_SR2_OVR                 ((uint8_t) (0x01 << 3))   ///< I2C Overrun/underrun [0]
  // reserved [4]
  #define _I2C_SR2_WUFH                ((uint8_t) (0x01 << 5))   ///< I2C Wakeup from Halt [0]
  // reserved [7:6]

  /* I2C Status register 3 (_I2C_SR3) */
  #define _I2C_SR3_MSL                 ((uint8_t) (0x01 << 0))   ///< I2C Master/Slave [0]
  #define _I2C_SR3_BUSY                ((uint8_t) (0x01 << 1))   ///< I2C Bus busy [0]
  #define _I2C_SR3_TRA                 ((uint8_t) (0x01 << 2))   ///< I2C Transmitter/Receiver [0]
  // reserved [3]
  #define _I2C_SR3_GENCALL             ((uint8_t) (0x01 << 4))   ///< I2C General call header (Slave mode) [0]
  // reserved [6:5]
  #define _I2C_SR3_DUALF               ((uint8_t) (0x01 << 7))   ///< Dual flag (Slave mode) [0]

  /* I2C Interrupt register (_I2C_ITR) */
  #define _I2C_ITR_ITERREN             ((uint8_t) (0x01 << 0))   ///< I2C Error interrupt enable [0]
  #define _I2C_ITR_ITEVTEN             ((uint8_t) (0x01 << 1))   ///< I2C Event interrupt enable [0]
  #define _I2C_ITR_ITBUFEN             ((uint8_t) (0x01 << 2))   ///< I2C Buffer interrupt enable [0]
  // reserved [7:5]

  /* I2C Clock control register high byte (_I2C_CCRH) */
  #define _I2C_CCRH_CCR                ((uint8_t) (0x0F << 0))   ///< I2C Clock control register (Master mode) [3:0]
  #define _I2C_CCRH_CCR0               ((uint8_t) (0x01 << 0))   ///< I2C Clock control register (Master mode) [0]
  #define _I2C_CCRH_CCR1               ((uint8_t) (0x01 << 1))   ///< I2C Clock control register (Master mode) [1]
  #define _I2C_CCRH_CCR2               ((uint8_t) (0x01 << 2))   ///< I2C Clock control register (Master mode) [2]
  #define _I2C_CCRH_CCR3               ((uint8_t) (0x01 << 3))   ///< I2C Clock control register (Master mode) [3]
  // reserved [5:4]
  #define _I2C_CCRH_DUTY               ((uint8_t) (0x01 << 6))   ///< I2C Fast mode duty cycle [0]
  #define _I2C_CCRH_FS                 ((uint8_t) (0x01 << 7))   ///< I2C Master mode selection [0]

  /* I2C rise time register (_I2C_TRISER) */
  #define _I2C_TRISER_TRISE            ((uint8_t) (0x3F << 0))   ///< I2C Maximum rise time (Master mode) [5:0]
  #define _I2C_TRISER_TRISE0           ((uint8_t) (0x01 << 0))   ///< I2C Maximum rise time (Master mode) [0]
  #define _I2C_TRISER_TRISE1           ((uint8_t) (0x01 << 1))   ///< I2C Maximum rise time (Master mode) [1]
  #define _I2C_TRISER_TRISE2           ((uint8_t) (0x01 << 2))   ///< I2C Maximum rise time (Master mode) [2]
  #define _I2C_TRISER_TRISE3           ((uint8_t) (0x01 << 3))   ///< I2C Maximum rise time (Master mode) [3]
  #define _I2C_TRISER_TRISE4           ((uint8_t) (0x01 << 4))   ///< I2C Maximum rise time (Master mode) [4]
  #define _I2C_TRISER_TRISE5           ((uint8_t) (0x01 << 5))   ///< I2C Maximum rise time (Master mode) [5]
  // reserved [7:6]

#endif // I2C_AddressBase



//------------------------
// Universal Asynchronous Receiver Transmitter (_USART)
//------------------------
#if defined(_DOXYGEN) || defined(USART_AddressBase)

  /** @brief struct for controlling Universal Asynchronous Receiver Transmitter (_USART) */
  typedef struct {

    /** @brief USART Status register (_USART_SR) */
    struct {
      _BITS   PE      : 1;    ///< Parity error
      _BITS   FE      : 1;    ///< Framing error
      _BITS   NF      : 1;    ///< Noise flag
      _BITS   OR      : 1;    ///< LIN Header Error (LIN Slave mode) / Overrun error
      _BITS   IDLE    : 1;    ///< IDLE line detected
      _BITS   RXNE    : 1;    ///< Read data register not empty
      _BITS   TC      : 1;    ///< Transmission complete
      _BITS   TXE     : 1;    ///< Transmit data register empty
    } SR;


    /** @brief USART data register (_USART_DR) */
    struct {
      _BITS   DATA    : 8;    ///< USART data
    } DR;


    /** @brief USART Baud rate register 1 (_USART_BRR1) */
    struct {
      _BITS   DIV_4_11 : 8;    ///< UART_DIV [11:4]
    } BRR1;


    /** @brief USART Baud rate register 2 (_USART_BRR2) */
    struct {
      _BITS   DIV_0_3   : 4;    ///< UART_DIV [3:0]
      _BITS   DIV_12_15 : 4;    ///< UART_DIV [15:12]
    } BRR2;


    /** @brief USART Control register 1 (_USART_CR1) */
    struct {
      _BITS   PIEN    : 1;    ///< Parity interrupt enable
      _BITS   PS      : 1;    ///< Parity selection
      _BITS   PCEN    : 1;    ///< Parity control enable
      _BITS   WAKE    : 1;    ///< Wakeup method
      _BITS   M       : 1;    ///< word length
      _BITS   UARTD   : 1;    ///< UART Disable (for low power consumption)
      _BITS   T8      : 1;    ///< Transmit Data bit 8 (in 9-bit mode)
      _BITS   R8      : 1;    ///< Receive Data bit 8 (in 9-bit mode)
    } CR1;


    /** @brief USART Control register 2 (_USART_CR2) */
    struct {
      _BITS   SBK     : 1;    ///< Send break
      _BITS   RWU     : 1;    ///< Receiver wakeup
      _BITS   REN     : 1;    ///< Receiver enable
      _BITS   TEN     : 1;    ///< Transmitter enable
      _BITS   ILIEN   : 1;    ///< IDLE Line interrupt enable
      _BITS   RIEN    : 1;    ///< Receiver interrupt enable
      _BITS   TCIEN   : 1;    ///< Transmission complete interrupt enable
      _BITS   TIEN    : 1;    ///< Transmitter interrupt enable
    } CR2;


    /** @brief USART Control register 3 (_USART_CR3) */
    struct {
      _BITS   LBCL    : 1;    ///< Last bit clock pulse
      _BITS   CPHA    : 1;    ///< Clock phase
      _BITS   CPOL    : 1;    ///< Clock polarity
      _BITS   CKEN    : 1;    ///< Clock enable
      _BITS   STOP    : 2;    ///< STOP bits
      _BITS           : 2;    //   Reserved
    } CR3;


    /** @brief USART Control register 4 (_USART_CR4) */
    struct {
      _BITS   ADD     : 4;    ///< Address of the UART node
      _BITS           : 4;    //   Reserved
    } CR4;

  } _USART_t;

  /* Pointer to USART registers */
  #define _USART      _SFR(_USART_t,   USART_AddressBase)        ///< USART struct/bit access
  #define _USART_SR   _SFR(uint8_t,    USART_AddressBase+0x00)   ///< USART Status register
  #define _USART_DR   _SFR(uint8_t,    USART_AddressBase+0x01)   ///< USART data register
  #define _USART_BRR1 _SFR(uint8_t,    USART_AddressBase+0x02)   ///< USART Baud rate register 1
  #define _USART_BRR2 _SFR(uint8_t,    USART_AddressBase+0x03)   ///< USART Baud rate register 2
  #define _USART_CR1  _SFR(uint8_t,    USART_AddressBase+0x04)   ///< USART Control register 1
  #define _USART_CR2  _SFR(uint8_t,    USART_AddressBase+0x05)   ///< USART Control register 2
  #define _USART_CR3  _SFR(uint8_t,    USART_AddressBase+0x06)   ///< USART Control register 3
  #define _USART_CR4  _SFR(uint8_t,    USART_AddressBase+0x07)   ///< USART Control register 4


  /* USART Module Reset Values */
  #define _USART_SR_RESET_VALUE        ((uint8_t) 0xC0)          ///< USART Status register reset value
  #define _USART_BRR1_RESET_VALUE      ((uint8_t) 0x00)          ///< USART Baud rate register 1 reset value
  #define _USART_BRR2_RESET_VALUE      ((uint8_t) 0x00)          ///< USART Baud rate register 2 reset value
  #define _USART_CR1_RESET_VALUE       ((uint8_t) 0x00)          ///< USART Control register 1 reset value
  #define _USART_CR2_RESET_VALUE       ((uint8_t) 0x00)          ///< USART Control register 2 reset value
  #define _USART_CR3_RESET_VALUE       ((uint8_t) 0x00)          ///< USART Control register 3 reset value
  #define _USART_CR4_RESET_VALUE       ((uint8_t) 0x00)          ///< USART Control register 4 reset value


  /* USART Status register (_USART_SR) */
  #define _USART_SR_PE                 ((uint8_t) (0x01 << 0))   ///< USART Parity error [0]
  #define _USART_SR_FE                 ((uint8_t) (0x01 << 1))   ///< USART Framing error [0]
  #define _USART_SR_NF                 ((uint8_t) (0x01 << 2))   ///< USART Noise flag [0]
  #define _USART_SR_OR_LHE             ((uint8_t) (0x01 << 3))   ///< USART LIN Header Error (LIN Slave mode) / Overrun error [0]
  #define _USART_SR_IDLE               ((uint8_t) (0x01 << 4))   ///< USART IDLE line detected [0]
  #define _USART_SR_RXNE               ((uint8_t) (0x01 << 5))   ///< USART Read data register not empty [0]
  #define _USART_SR_TC                 ((uint8_t) (0x01 << 6))   ///< USART Transmission complete [0]
  #define _USART_SR_TXE                ((uint8_t) (0x01 << 7))   ///< USART Transmit data register empty [0]

  /* USART Control register 1 (_USART_CR1) */
  #define _USART_CR1_PIEN              ((uint8_t) (0x01 << 0))   ///< USART Parity interrupt enable [0]
  #define _USART_CR1_PS                ((uint8_t) (0x01 << 1))   ///< USART Parity selection [0]
  #define _USART_CR1_PCEN              ((uint8_t) (0x01 << 2))   ///< USART Parity control enable [0]
  #define _USART_CR1_WAKE              ((uint8_t) (0x01 << 3))   ///< USART Wakeup method [0]
  #define _USART_CR1_M                 ((uint8_t) (0x01 << 4))   ///< USART word length [0]
  #define _USART_CR1_UARTD             ((uint8_t) (0x01 << 5))   ///< USART Disable (for low power consumption) [0]
  #define _USART_CR1_T8                ((uint8_t) (0x01 << 6))   ///< USART Transmit Data bit 8 (in 9-bit mode) [0]
  #define _USART_CR1_R8                ((uint8_t) (0x01 << 7))   ///< USART Receive Data bit 8 (in 9-bit mode) [0]

  /* USART Control register 2 (_USART_CR2) */
  #define _USART_CR2_SBK               ((uint8_t) (0x01 << 0))   ///< USART Send break [0]
  #define _USART_CR2_RWU               ((uint8_t) (0x01 << 1))   ///< USART Receiver wakeup [0]
  #define _USART_CR2_REN               ((uint8_t) (0x01 << 2))   ///< USART Receiver enable [0]
  #define _USART_CR2_TEN               ((uint8_t) (0x01 << 3))   ///< USART Transmitter enable [0]
  #define _USART_CR2_ILIEN             ((uint8_t) (0x01 << 4))   ///< USART IDLE Line interrupt enable [0]
  #define _USART_CR2_RIEN              ((uint8_t) (0x01 << 5))   ///< USART Receiver interrupt enable [0]
  #define _USART_CR2_TCIEN             ((uint8_t) (0x01 << 6))   ///< USART Transmission complete interrupt enable [0]
  #define _USART_CR2_TIEN              ((uint8_t) (0x01 << 7))   ///< USART Transmitter interrupt enable [0]

  /* USART Control register 3 (_USART_CR3) */
  #define _USART_CR3_LBCL              ((uint8_t) (0x01 << 0))   ///< USART Last bit clock pulse [0]
  #define _USART_CR3_CPHA              ((uint8_t) (0x01 << 1))   ///< USART Clock phase [0]
  #define _USART_CR3_CPOL              ((uint8_t) (0x01 << 2))   ///< USART Clock polarity [0]
  #define _USART_CR3_CKEN              ((uint8_t) (0x01 << 3))   ///< USART Clock enable [0]
  #define _USART_CR3_STOP              ((uint8_t) (0x03 << 4))   ///< USART STOP bits [1:0]
  #define _USART_CR3_STOP0             ((uint8_t) (0x01 << 4))   ///< USART STOP bits [0]
  #define _USART_CR3_STOP1             ((uint8_t) (0x01 << 5))   ///< USART STOP bits [1]
  // reserved [7:6]

  /* USART Control register 4 (_USART_CR4) */
  #define _USART_CR4_ADD               ((uint8_t) (0x0F << 0))   ///< USART Address of the UART node [3:0]
  #define _USART_CR4_ADD0              ((uint8_t) (0x01 << 0))   ///< USART Address of the UART node [0]
  #define _USART_CR4_ADD1              ((uint8_t) (0x01 << 1))   ///< USART Address of the UART node [1]
  #define _USART_CR4_ADD2              ((uint8_t) (0x01 << 2))   ///< USART Address of the UART node [2]
  #define _USART_CR4_ADD3              ((uint8_t) (0x01 << 3))   ///< USART Address of the UART node [3]
  // reserved [7:4]

#endif // USART_AddressBase



//------------------------
// Wait for Event Configuration (_WFE)
//------------------------
#if defined(_DOXYGEN) || defined(WFE_AddressBase)

  /** @brief struct to configure interrupt sources as external interrupts or wake events (_WFE) */
  typedef struct {

    /** @brief WFE control register 1 (_WFE_CR1) */
    struct {
      _BITS   TIM2_EV0 : 1;    ///< TIM2 update, trigger or break event
      _BITS   TIM2_EV1 : 1;    ///< TIM2 capture or compare event
      _BITS            : 1;    //   Reserved
      _BITS   PXS_EV   : 1;    ///< Interrupt on proximity sense event
      _BITS   EXTI_EV0 : 1;    ///< Interrupt on pin 0 of all ports event
      _BITS   EXTI_EV1 : 1;    ///< Interrupt on pin 1 of all ports event
      _BITS   EXTI_EV2 : 1;    ///< Interrupt on pin 2 of all ports event
      _BITS   EXTI_EV3 : 1;    ///< Interrupt on pin 3 of all ports event
    } CR1;


    /** @brief WFE control register 2 (_WFE_CR2) */
    struct {
      _BITS   EXTI_EV4 : 1;    ///< Interrupt on pin 4 of all ports event
      _BITS   EXTI_EV5 : 1;    ///< Interrupt on pin 5 of all ports event
      _BITS   EXTI_EV6 : 1;    ///< Interrupt on pin 6 of all ports event
      _BITS   EXTI_EV7 : 1;    ///< Interrupt on pin 7 of all ports event
      _BITS   EXTI_EVB : 1;    ///< Interrupt on port B event
      _BITS   EXTI_EVD : 1;    ///< Interrupt on port D event
      _BITS            : 2;    //   Reserved
    } CR2;

  } _WFE_t;

  /* Pointer to WFE registers */
  #define _WFE        _SFR(_WFE_t,     WFE_AddressBase)          ///< WFE struct/bit access
  #define _WFE_CR1    _SFR(uint8_t,    WFE_AddressBase+0x00)     ///< WFE Control register 1
  #define _WFE_CR2    _SFR(uint8_t,    WFE_AddressBase+0x01)     ///< WFE Control register 2


  /* WFE Module Reset Values */
  #define _WFE_CR1_RESET_VALUE         ((uint8_t) 0x03)          ///< WFE Control register 1 reset value
  #define _WFE_CR2_RESET_VALUE         ((uint8_t) 0x00)          ///< WFE Control register 2 reset value


  /* WFE Control register 1 (_WFE_CR1) */
  #define _WFE_CR1_TIM2_EV0            ((uint8_t) (0x01 << 0))   ///< TIM2 update, trigger or break event [0]
  #define _WFE_CR1_TIM2_EV1            ((uint8_t) (0x01 << 1))   ///< TIM2 capture or compare event [0]
  // reserved [2]
  #define _WFE_CR1_PXS_EV              ((uint8_t) (0x01 << 3))   ///< Interrupt on proximity sense event [0]
  #define _WFE_CR1_EXTI_EV0            ((uint8_t) (0x01 << 4))   ///< Interrupt on pin 0 of all ports event [0]
  #define _WFE_CR1_EXTI_EV1            ((uint8_t) (0x01 << 5))   ///< Interrupt on pin 1 of all ports event [0]
  #define _WFE_CR1_EXTI_EV2            ((uint8_t) (0x01 << 6))   ///< Interrupt on pin 2 of all ports event [0]
  #define _WFE_CR1_EXTI_EV3            ((uint8_t) (0x01 << 7))   ///< Interrupt on pin 3 of all ports event [0]

  /* WFE Control register 2 (_WFE_CR2) */
  #define _WFE_CR2_EXTI_EV4            ((uint8_t) (0x01 << 0))   ///< Interrupt on pin 4 of all ports event [0]
  #define _WFE_CR2_EXTI_EV5            ((uint8_t) (0x01 << 1))   ///< Interrupt on pin 5 of all ports event [0]
  #define _WFE_CR2_EXTI_EV6            ((uint8_t) (0x01 << 2))   ///< Interrupt on pin 6 of all ports event [0]
  #define _WFE_CR2_EXTI_EV7            ((uint8_t) (0x01 << 3))   ///< Interrupt on pin 7 of all ports event [0]
  #define _WFE_CR2_EXTI_EVB            ((uint8_t) (0x01 << 4))   ///< Interrupt on port B event [0]
  #define _WFE_CR2_EXTI_EVD            ((uint8_t) (0x01 << 5))   ///< Interrupt on port D event [0]
  // reserved [7:6]

#endif // WFE_AddressBase



//------------------------
// 16-Bit Timer 2+3 (_TIM2, _TIM3)
//------------------------
#if defined(_DOXYGEN) || defined(TIM2_AddressBase) || defined(TIM3_AddressBase)

  /** @brief struct for controlling 16-Bit Timer 2+3 (_TIM2, _TIM3) */
  typedef struct {

    /** @brief TIM2/3 Control register 1 (_TIM2/3_CR1) */
    struct {
      _BITS   CEN     : 1;    ///< Counter enable
      _BITS   UDIS    : 1;    ///< Update disable
      _BITS   URS     : 1;    ///< Update request source
      _BITS   OPM     : 1;    ///< One-pulse mode
      _BITS   DIR     : 1;    ///< Direction
      _BITS   CMS     : 2;    ///< Center-aligned Mode Selection
      _BITS   ARPE    : 1;    ///< Auto-reload preload enable
    } CR1;


    /** @brief TIM2/3 Control register 2 (_TIM2/3_CR2) */
    struct {
      _BITS           : 4;    //   Reserved
      _BITS   MMS     : 3;    ///< Master mode selection
      _BITS           : 1;    //   Reserved
    } CR2;


    /** @brief TIM2/3 Slave mode control register (_TIM2/3_SMCR) */
    struct {
      _BITS   SMS     : 3;    ///< Clock/trigger/slave mode selection
      _BITS           : 1;    //   Reserved
      _BITS   TS      : 3;    ///< Trigger selection
      _BITS   MSM     : 1;    ///< Master/slave mode
    } SMCR;


    /** @brief TIM2/3 External trigger register (_TIM2/3_ETR) */
    struct {
      _BITS   ETF     : 4;    ///< External trigger filter
      _BITS   ETPS    : 2;    ///< External trigger prescaler
      _BITS   ECE     : 1;    ///< External clock enable
      _BITS   ETP     : 1;    ///< External trigger polarity
    } ETR;


    /** @brief TIM2/3 Interrupt enable register (_TIM2/3_IER) */
    struct {
      _BITS   UIE     : 1;    ///< Update interrupt enable
      _BITS   CC1IE   : 1;    ///< Capture/compare 1 interrupt enable
      _BITS   CC2IE   : 1;    ///< Capture/compare 2 interrupt enable
      _BITS           : 3;    //   Reserved
      _BITS   TIE     : 1;    ///< Trigger interrupt enable
      _BITS   BIE     : 1;    ///< Break interrupt enable
    } IER;


    /** @brief TIM2/3 Status register 1 (_TIM2/3_SR1) */
    struct {
      _BITS   UIF     : 1;    ///< Update interrupt flag
      _BITS   CC1IF   : 1;    ///< Capture/compare 1 interrupt flag
      _BITS   CC2IF   : 1;    ///< Capture/compare 2 interrupt flag
      _BITS           : 3;    //   Reserved
      _BITS   TIF     : 1;    ///< Trigger interrupt flag
      _BITS   BIF     : 1;    ///< Break interrupt flag
    } SR1;


    /** @brief TIM2/3 Status register 2 (_TIM2/3_SR2) */
    struct {
      _BITS           : 1;    //   Reserved, must be kept cleared
      _BITS   CC1OF   : 1;    ///< Capture/compare 1 overcapture flag
      _BITS   CC2OF   : 1;    ///< Capture/compare 2 overcapture flag
      _BITS           : 5;    //   Reserved
    } SR2;


    /** @brief TIM2/3 Event generation register (_TIM2/3_EGR) */
    struct {
      _BITS   UG      : 1;    ///< Update generation
      _BITS   CC1G    : 1;    ///< Capture/compare 1 generation
      _BITS   CC2G    : 1;    ///< Capture/compare 2 generation
      _BITS           : 3;    //   Reserved
      _BITS   TG      : 1;    ///< Trigger generation
      _BITS   BG      : 1;    ///< Break generation
    } EGR;


    /** @brief TIM2/3 Capture/compare mode register 1 (_TIM2/3_CCMR1) */
    union {

      /** @brief TIM2/3 Capture/compare mode register 1 (_TIM2/3_CCMR1, output mode) */
      struct {
        _BITS   CC1S    : 2;    ///< Compare 1 selection
        _BITS   OC1FE   : 1;    ///< Output compare 1 fast enable
        _BITS   OC1PE   : 1;    ///< Output compare 1 preload enable
        _BITS   OC1M    : 3;    ///< Output compare 1 mode
        _BITS           : 1;    //   Reserved
      } OUT;

      /** @brief TIM2/3 Capture/compare mode register 1 (_TIM2/3_CCMR1, input mode) */
      struct {
        _BITS   CC1S    : 2;    ///< Capture 1 selection
        _BITS   IC1PSC  : 2;    ///< Input capture 1 prescaler
        _BITS   IC1F    : 4;    ///< Input capture 1 filter
      } IN;

    } CCMR1;


    /** @brief TIM2/3 Capture/compare mode register 2 (_TIM2/3_CCMR2) */
    union {

      /** @brief TIM2/3 Capture/compare mode register 2 (_TIM2/3_CCMR2, output mode) */
      struct {
        _BITS   CC2S    : 2;    ///< Compare 2 selection
        _BITS   OC2FE   : 1;    ///< Output compare 2 fast enable
        _BITS   OC2PE   : 1;    ///< Output compare 2 preload enable
        _BITS   OC2M    : 3;    ///< Output compare 2 mode
        _BITS           : 1;    //   Reserved
      } OUT;

      /** @brief TIM2/3 Capture/compare mode register 2 (_TIM2/3_CCMR2, input mode) */
      struct {
        _BITS   CC2S    : 2;    ///< Capture/compare 2 selection
        _BITS   IC2PSC  : 2;    ///< Input capture 2 prescaler
        _BITS   IC2F    : 4;    ///< Input capture 2 filter
      } IN;

    } CCMR2;


    /** @brief TIM2/3 Capture/compare enable register 1 (_TIM2/3_CCER1) */
    struct {
      _BITS   CC1E    : 1;    ///< Capture/compare 1 output enable
      _BITS   CC1P    : 1;    ///< Capture/compare 1 output polarity
      _BITS           : 2;    //   Reserved
      _BITS   CC2E    : 1;    ///< Capture/compare 2 output enable
      _BITS   CC2P    : 1;    ///< Capture/compare 2 output polarity
      _BITS           : 2;    //   Reserved
    } CCER1;


    /** @brief TIM2/3 16-bit counter high byte (_TIM2/3_CNTRH) */
    struct {
      _BITS   CNT     : 8;    ///< 16-bit counter [15:8]
    } CNTRH;


    /** @brief TIM2/3 16-bit counter low byte (_TIM2/3_CNTRL) */
    struct {
      _BITS   CNT     : 8;    ///< 16-bit counter [7:0]
    } CNTRL;


    /** @brief TIM2/3 16-bit prescaler (_TIM2/3_PSCR) */
    struct {
      _BITS   PSC     : 3;    ///< prescaler [2:0]
      _BITS           : 5;    //   Reserved
    } PSCR;


    /** @brief TIM2/3 16-bit auto-reload value high byte (_TIM2/3_ARRH) */
    struct {
      _BITS   ARR     : 8;    ///< 16-bit auto-reload value [15:8]
    } ARRH;


    /** @brief TIM2/3 16-bit auto-reload value low byte (_TIM2/3_ARRL) */
    struct {
      _BITS   ARR     : 8;    ///< 16-bit auto-reload value [7:0]
    } ARRL;


    /** @brief TIM2/3 16-bit capture/compare value 1 high byte (_TIM2/3_CCR1H) */
    struct {
      _BITS   CCR1    : 8;    ///< 16-bit capture/compare value 1 [15:8]
    } CCR1H;


    /** @brief TIM2/3 16-bit capture/compare value 1 low byte (_TIM2/3_CCR1L) */
    struct {
      _BITS   CCR1    : 8;    ///< 16-bit capture/compare value 1 [7:0]
    } CCR1L;


    /** @brief TIM2/3 16-bit capture/compare value 2 high byte (_TIM2/3_CCR2H) */
    struct {
      _BITS   CCR2    : 8;  ///< 16-bit capture/compare value 2 [15:8]
    } CCR2H;


    /** @brief TIM2/3 16-bit capture/compare value 2 low byte (_TIM2/3_CCR2L) */
    struct {
      _BITS   CCR2    : 8;    ///< 16-bit capture/compare value 2 [7:0]
    } CCR2L;


    /** @brief TIM2/3 Break register (_TIM2/3_BKR) */
    struct {
      _BITS   LOCK    : 2;    ///< Lock configuration
      _BITS   OSSI    : 1;    ///< Off state selection for idle mode
      _BITS           : 1;    ///< Reserved
      _BITS   BKE     : 1;    ///< Break enable
      _BITS   BKP     : 1;    ///< Break polarity
      _BITS   AOE     : 1;    ///< Automatic output enable
      _BITS   MOE     : 1;    ///< Main output enable
    } BKR;


    /** @brief TIM2/3 Output idle state register (_TIM2/3_OISR) */
    struct {
      _BITS   OIS1    : 1;    ///< Output idle state 1 (OC1 output)
      _BITS           : 1;    ///< Reserved
      _BITS   OIS2    : 1;    ///< Output idle state 2 (OC2 output)
      _BITS           : 5;    //   Reserved, forced by hardware to 0
    } OISR;

  } _TIM2_3_t;

  /* Pointer to TIM2 registers */
  #if defined(TIM2_AddressBase)
    #define _TIM2        _SFR(_TIM2_3_t, TIM2_AddressBase)         ///< TIM2 struct/bit access
    #define _TIM2_CR1    _SFR(uint8_t,   TIM2_AddressBase+0x00)    ///< TIM2 control register 1
    #define _TIM2_CR2    _SFR(uint8_t,   TIM2_AddressBase+0x01)    ///< TIM2 control register 2
    #define _TIM2_SMCR   _SFR(uint8_t,   TIM2_AddressBase+0x02)    ///< TIM2 Slave mode control register
    #define _TIM2_ETR    _SFR(uint8_t,   TIM2_AddressBase+0x03)    ///< TIM2 External trigger register
    #define _TIM2_IER    _SFR(uint8_t,   TIM2_AddressBase+0x04)    ///< TIM2 interrupt enable register
    #define _TIM2_SR1    _SFR(uint8_t,   TIM2_AddressBase+0x05)    ///< TIM2 status register 1
    #define _TIM2_SR2    _SFR(uint8_t,   TIM2_AddressBase+0x06)    ///< TIM2 status register 2
    #define _TIM2_EGR    _SFR(uint8_t,   TIM2_AddressBase+0x07)    ///< TIM2 Event generation register
    #define _TIM2_CCMR1  _SFR(uint8_t,   TIM2_AddressBase+0x08)    ///< TIM2 Capture/compare mode register 1
    #define _TIM2_CCMR2  _SFR(uint8_t,   TIM2_AddressBase+0x09)    ///< TIM2 Capture/compare mode register 2
    #define _TIM2_CCER1  _SFR(uint8_t,   TIM2_AddressBase+0x0A)    ///< TIM2 Capture/compare enable register 1
    #define _TIM2_CNTRH  _SFR(uint8_t,   TIM2_AddressBase+0x0B)    ///< TIM2 counter register high byte
    #define _TIM2_CNTRL  _SFR(uint8_t,   TIM2_AddressBase+0x0C)    ///< TIM2 counter register low byte
    #define _TIM2_PSCR   _SFR(uint8_t,   TIM2_AddressBase+0x0D)    ///< TIM2 clock prescaler register
    #define _TIM2_ARRH   _SFR(uint8_t,   TIM2_AddressBase+0x0E)    ///< TIM2 auto-reload register high byte
    #define _TIM2_ARRL   _SFR(uint8_t,   TIM2_AddressBase+0x0F)    ///< TIM2 auto-reload register low byte
    #define _TIM2_CCR1H  _SFR(uint8_t,   TIM2_AddressBase+0x10)    ///< TIM2 16-bit capture/compare value 1 high byte
    #define _TIM2_CCR1L  _SFR(uint8_t,   TIM2_AddressBase+0x11)    ///< TIM2 16-bit capture/compare value 1 low byte
    #define _TIM2_CCR2H  _SFR(uint8_t,   TIM2_AddressBase+0x12)    ///< TIM2 16-bit capture/compare value 2 high byte
    #define _TIM2_CCR2L  _SFR(uint8_t,   TIM2_AddressBase+0x13)    ///< TIM2 16-bit capture/compare value 2 low byte
    #define _TIM2_BKR    _SFR(uint8_t,   TIM2_AddressBase+0x14)    ///< TIM2 Break register
    #define _TIM2_OISR   _SFR(uint8_t,   TIM2_AddressBase+0x15)    ///< TIM2 Output idle state register


    /* TIM2 Module Reset Values */
    #define _TIM2_CR1_RESET_VALUE        ((uint8_t) 0x00)          ///< TIM2 control register 1 reset value
    #define _TIM2_CR2_RESET_VALUE        ((uint8_t) 0x00)          ///< TIM2 control register 2 reset value
    #define _TIM2_SMCR_RESET_VALUE       ((uint8_t) 0x00)          ///< TIM2 Slave mode control register reset value
    #define _TIM2_ETR_RESET_VALUE        ((uint8_t) 0x00)          ///< TIM2 External trigger register reset value
    #define _TIM2_IER_RESET_VALUE        ((uint8_t) 0x00)          ///< TIM2 interrupt enable register reset value
    #define _TIM2_SR1_RESET_VALUE        ((uint8_t) 0x00)          ///< TIM2 status register 1 reset value
    #define _TIM2_SR2_RESET_VALUE        ((uint8_t) 0x00)          ///< TIM2 status register 2 reset value
    #define _TIM2_EGR_RESET_VALUE        ((uint8_t) 0x00)          ///< TIM2 Event generation register reset value
    #define _TIM2_CCMR1_RESET_VALUE      ((uint8_t) 0x00)          ///< TIM2 Capture/compare mode register 1 reset value
    #define _TIM2_CCMR2_RESET_VALUE      ((uint8_t) 0x00)          ///< TIM2 Capture/compare mode register 2 reset value
    #define _TIM2_CCER1_RESET_VALUE      ((uint8_t) 0x00)          ///< TIM2 Capture/compare enable register 1 reset value
    #define _TIM2_CNTRH_RESET_VALUE      ((uint8_t) 0x00)          ///< TIM2 counter register high byte reset value
    #define _TIM2_CNTRL_RESET_VALUE      ((uint8_t) 0x00)          ///< TIM2 counter register low byte reset value
    #define _TIM2_PSCR_RESET_VALUE       ((uint8_t) 0x00)          ///< TIM2 clock prescaler register reset value
    #define _TIM2_ARRH_RESET_VALUE       ((uint8_t) 0xFF)          ///< TIM2 auto-reload register high byte reset value
    #define _TIM2_ARRL_RESET_VALUE       ((uint8_t) 0xFF)          ///< TIM2 auto-reload register low byte reset value
    #define _TIM2_RCR_RESET_VALUE        ((uint8_t) 0x00)          ///< TIM2 Repetition counter reset value
    #define _TIM2_CCR1H_RESET_VALUE      ((uint8_t) 0x00)          ///< TIM2 16-bit capture/compare value 1 high byte reset value
    #define _TIM2_CCR1L_RESET_VALUE      ((uint8_t) 0x00)          ///< TIM2 16-bit capture/compare value 1 low byte reset value
    #define _TIM2_CCR2H_RESET_VALUE      ((uint8_t) 0x00)          ///< TIM2 16-bit capture/compare value 2 high byte reset value
    #define _TIM2_CCR2L_RESET_VALUE      ((uint8_t) 0x00)          ///< TIM2 16-bit capture/compare value 2 low byte reset value
    #define _TIM2_BKR_RESET_VALUE        ((uint8_t) 0x00)          ///< TIM2 Break register reset value
    #define _TIM2_OISR_RESET_VALUE       ((uint8_t) 0x00)          ///< TIM2 Output idle state register reset value


    /* TIM2 Control register (_TIM2_CR1) */
    #define _TIM2_CR1_CEN                ((uint8_t) (0x01 << 0))   ///< TIM2 Counter enable [0]
    #define _TIM2_CR1_UDIS               ((uint8_t) (0x01 << 1))   ///< TIM2 Update disable [0]
    #define _TIM2_CR1_URS                ((uint8_t) (0x01 << 2))   ///< TIM2 Update request source [0]
    #define _TIM2_CR1_OPM                ((uint8_t) (0x01 << 3))   ///< TIM2 One-pulse mode [0]
    #define _TIM2_CR1_DIR                ((uint8_t) (0x01 << 4))   ///< TIM2 Direction [0]
    #define _TIM2_CR1_CMS                ((uint8_t) (0x03 << 5))   ///< TIM2 Center-aligned Mode Selection [0:1]
    #define _TIM2_CR1_CMS0               ((uint8_t) (0x01 << 5))   ///< TIM2 Center-aligned Mode Selection [0]
    #define _TIM2_CR1_CMS1               ((uint8_t) (0x01 << 6))   ///< TIM2 Center-aligned Mode Selection [1]
    #define _TIM2_CR1_ARPE               ((uint8_t) (0x01 << 7))   ///< TIM2 Auto-reload preload enable [0]

    /* TIM2 Control register (_TIM2_CR2) */
    // reserved [3:0]
    #define _TIM2_CR2_MMS                ((uint8_t) (0x07 << 4))   ///< TIM2 Master mode selection [2:0]
    #define _TIM2_CR2_MMS0               ((uint8_t) (0x01 << 4))   ///< TIM2 Master mode selection [0]
    #define _TIM2_CR2_MMS1               ((uint8_t) (0x01 << 5))   ///< TIM2 Master mode selection [1]
    #define _TIM2_CR2_MMS2               ((uint8_t) (0x01 << 6))   ///< TIM2 Master mode selection [2]
    // reserved [7]

    /* TIM2 Slave mode control register (_TIM2_SMCR) */
    #define _TIM2_SMCR_SMS               ((uint8_t) (0x07 << 0))   ///< TIM2 Clock/trigger/slave mode selection [2:0]
    #define _TIM2_SMCR_SMS0              ((uint8_t) (0x01 << 0))   ///< TIM2 Clock/trigger/slave mode selection [0]
    #define _TIM2_SMCR_SMS1              ((uint8_t) (0x01 << 1))   ///< TIM2 Clock/trigger/slave mode selection [1]
    #define _TIM2_SMCR_SMS2              ((uint8_t) (0x01 << 2))   ///< TIM2 Clock/trigger/slave mode selection [2]
    // reserved [3]
    #define _TIM2_SMCR_TS                ((uint8_t) (0x07 << 4))   ///< TIM2 Trigger selection [2:0]
    #define _TIM2_SMCR_TS0               ((uint8_t) (0x01 << 4))   ///< TIM2 Trigger selection [0]
    #define _TIM2_SMCR_TS1               ((uint8_t) (0x01 << 5))   ///< TIM2 Trigger selection [1]
    #define _TIM2_SMCR_TS2               ((uint8_t) (0x01 << 6))   ///< TIM2 Trigger selection [2]
    #define _TIM2_SMCR_MSM               ((uint8_t) (0x01 << 7))   ///< TIM2 Master/slave mode [0]

    /* TIM2 External trigger register (_TIM2_ETR) */
    #define _TIM2_ETR_ETF                ((uint8_t) (0x0F << 0))   ///< TIM2 External trigger filter [3:0]
    #define _TIM2_ETR_ETF0               ((uint8_t) (0x01 << 0))   ///< TIM2 External trigger filter [0]
    #define _TIM2_ETR_ETF1               ((uint8_t) (0x01 << 1))   ///< TIM2 External trigger filter [1]
    #define _TIM2_ETR_ETF2               ((uint8_t) (0x01 << 2))   ///< TIM2 External trigger filter [2]
    #define _TIM2_ETR_ETF3               ((uint8_t) (0x01 << 3))   ///< TIM2 External trigger filter [3]
    #define _TIM2_ETR_ETPS               ((uint8_t) (0x03 << 4))   ///< TIM2 External trigger prescaler [1:0]
    #define _TIM2_ETR_ETPS0              ((uint8_t) (0x01 << 4))   ///< TIM2 External trigger prescaler [0]
    #define _TIM2_ETR_ETPS1              ((uint8_t) (0x01 << 5))   ///< TIM2 External trigger prescaler [1]
    #define _TIM2_ETR_ECE                ((uint8_t) (0x01 << 6))   ///< TIM2 External clock enable [0]
    #define _TIM2_ETR_ETP                ((uint8_t) (0x01 << 7))   ///< TIM2 External trigger polarity [0]

    /* TIM2 Interrupt enable (_TIM2_IER) */
    #define _TIM2_IER_UIE                ((uint8_t) (0x01 << 0))   ///< TIM2 Update interrupt enable [0]
    #define _TIM2_IER_CC1IE              ((uint8_t) (0x01 << 1))   ///< TIM2 Capture/compare 1 interrupt enable [0]
    #define _TIM2_IER_CC2IE              ((uint8_t) (0x01 << 2))   ///< TIM2 Capture/compare 2 interrupt enable [0]
    // reserved [5:3]
    #define _TIM2_IER_TIE                ((uint8_t) (0x01 << 6))   ///< TIM2 Trigger interrupt enable [0]
    #define _TIM2_IER_BIE                ((uint8_t) (0x01 << 7))   ///< TIM2 Break interrupt enable [0]

    /*  TIM2 Status register 1 (_TIM2_SR1) */
    #define _TIM2_SR1_UIF                ((uint8_t) (0x01 << 0))   ///< TIM2 Update interrupt flag [0]
    #define _TIM2_SR1_CC1IF              ((uint8_t) (0x01 << 1))   ///< TIM2 Capture/compare 1 interrupt flag [0]
    #define _TIM2_SR1_CC2IF              ((uint8_t) (0x01 << 2))   ///< TIM2 Capture/compare 2 interrupt flag [0]
    // reserved [5:3]
    #define _TIM2_SR1_TIF                ((uint8_t) (0x01 << 6))   ///< TIM2 Trigger interrupt flag [0]
    #define _TIM2_SR1_BIF                ((uint8_t) (0x01 << 7))   ///< TIM2 Break interrupt flag [0]

    /*  TIM2 Status register 2 (_TIM2_SR2) */
    // reserved [0]
    #define _TIM2_SR2_CC1OF              ((uint8_t) (0x01 << 1))   ///< TIM2 Capture/compare 1 overcapture flag [0]
    #define _TIM2_SR2_CC2OF              ((uint8_t) (0x01 << 2))   ///< TIM2 Capture/compare 2 overcapture flag [0]
    // reserved [7:3]

    /*  TIM2 Event generation register (_TIM2_EGR) */
    #define _TIM2_EGR_UG                 ((uint8_t) (0x01 << 0))   ///< TIM2 Update generation [0]
    #define _TIM2_EGR_CC1G               ((uint8_t) (0x01 << 1))   ///< TIM2 Capture/compare 1 generation [0]
    #define _TIM2_EGR_CC2G               ((uint8_t) (0x01 << 2))   ///< TIM2 Capture/compare 2 generation [0]
    // reserved [5:3]
    #define _TIM2_EGR_TG                 ((uint8_t) (0x01 << 6))   ///< TIM2 Trigger generation [0]
    #define _TIM2_EGR_BG                 ((uint8_t) (0x01 << 7))   ///< TIM2 Break generation [0]

    /*  TIM2 Capture/compare mode register 1 (_TIM2_CCMR1). Output mode */
    #define _TIM2_CCMR1_CC1S             ((uint8_t) (0x03 << 0))   ///< TIM2 Compare 1 selection [1:0]
    #define _TIM2_CCMR1_CC1S0            ((uint8_t) (0x01 << 0))   ///< TIM2 Compare 1 selection [0]
    #define _TIM2_CCMR1_CC1S1            ((uint8_t) (0x01 << 1))   ///< TIM2 Compare 1 selection [1]
    #define _TIM2_CCMR1_OC1FE            ((uint8_t) (0x01 << 2))   ///< TIM2 Output compare 1 fast enable [0]
    #define _TIM2_CCMR1_OC1PE            ((uint8_t) (0x01 << 3))   ///< TIM2 Output compare 1 preload enable [0]
    #define _TIM2_CCMR1_OC1M             ((uint8_t) (0x07 << 4))   ///< TIM2 Output compare 1 mode [2:0]
    #define _TIM2_CCMR1_OC1M0            ((uint8_t) (0x01 << 4))   ///< TIM2 Output compare 1 mode [0]
    #define _TIM2_CCMR1_OC1M1            ((uint8_t) (0x01 << 5))   ///< TIM2 Output compare 1 mode [1]
    #define _TIM2_CCMR1_OC1M2            ((uint8_t) (0x01 << 6))   ///< TIM2 Output compare 1 mode [2]
    // reserved [7]

    /*  TIM2 Capture/compare mode register 1 (_TIM2_CCMR1). Input mode */
    // _TIM2_CC1S [1:0] defined above
    #define _TIM2_CCMR1_IC1PSC           ((uint8_t) (0x03 << 2))   ///< TIM2 Input capture 1 prescaler [1:0]
    #define _TIM2_CCMR1_IC1PSC0          ((uint8_t) (0x01 << 2))   ///< TIM2 Input capture 1 prescaler [0]
    #define _TIM2_CCMR1_IC1PSC1          ((uint8_t) (0x01 << 3))   ///< TIM2 Input capture 1 prescaler [1]
    #define _TIM2_CCMR1_IC1F             ((uint8_t) (0x0F << 4))   ///< TIM2 Output compare 1 mode [3:0]
    #define _TIM2_CCMR1_IC1F0            ((uint8_t) (0x01 << 4))   ///< TIM2 Input capture 1 filter [0]
    #define _TIM2_CCMR1_IC1F1            ((uint8_t) (0x01 << 5))   ///< TIM2 Input capture 1 filter [1]
    #define _TIM2_CCMR1_IC1F2            ((uint8_t) (0x01 << 6))   ///< TIM2 Input capture 1 filter [2]
    #define _TIM2_CCMR1_IC1F3            ((uint8_t) (0x01 << 7))   ///< TIM2 Input capture 1 filter [3]

    /*  TIM2 Capture/compare mode register 2 (_TIM2_CCMR2). Output mode */
    #define _TIM2_CCMR2_CC2S             ((uint8_t) (0x03 << 0))   ///< TIM2 Compare 2 selection [1:0]
    #define _TIM2_CCMR2_CC2S0            ((uint8_t) (0x01 << 0))   ///< TIM2 Compare 2 selection [0]
    #define _TIM2_CCMR2_CC2S1            ((uint8_t) (0x01 << 1))   ///< TIM2 Compare 2 selection [1]
    #define _TIM2_CCMR2_OC2FE            ((uint8_t) (0x01 << 2))   ///< TIM2 Output compare 2 fast enable [0]
    #define _TIM2_CCMR2_OC2PE            ((uint8_t) (0x01 << 3))   ///< TIM2 Output compare 2 preload enable [0]
    #define _TIM2_CCMR2_OC2M             ((uint8_t) (0x07 << 4))   ///< TIM2 Output compare 2 mode [2:0]
    #define _TIM2_CCMR2_OC2M0            ((uint8_t) (0x01 << 4))   ///< TIM2 Output compare 2 mode [0]
    #define _TIM2_CCMR2_OC2M1            ((uint8_t) (0x01 << 5))   ///< TIM2 Output compare 2 mode [1]
    #define _TIM2_CCMR2_OC2M2            ((uint8_t) (0x01 << 6))   ///< TIM2 Output compare 2 mode [2]
    // reserved [7]

    /*  TIM2 Capture/compare mode register 2 (_TIM2_CCMR2). Input mode */
    // _TIM2_CC2S [1:0] defined above
    #define _TIM2_CCMR2_IC2PSC           ((uint8_t) (0x03 << 2))   ///< TIM2 Input capture 2 prescaler [1:0]
    #define _TIM2_CCMR2_IC2PSC0          ((uint8_t) (0x01 << 2))   ///< TIM2 Input capture 2 prescaler [0]
    #define _TIM2_CCMR2_IC2PSC1          ((uint8_t) (0x01 << 3))   ///< TIM2 Input capture 2 prescaler [1]
    #define _TIM2_CCMR2_IC2F             ((uint8_t) (0x0F << 4))   ///< TIM2 Output compare 2 mode [3:0]
    #define _TIM2_CCMR2_IC2F0            ((uint8_t) (0x01 << 4))   ///< TIM2 Input capture 2 filter [0]
    #define _TIM2_CCMR2_IC2F1            ((uint8_t) (0x01 << 5))   ///< TIM2 Input capture 2 filter [1]
    #define _TIM2_CCMR2_IC2F2            ((uint8_t) (0x01 << 6))   ///< TIM2 Input capture 2 filter [2]
    #define _TIM2_CCMR2_IC2F3            ((uint8_t) (0x01 << 7))   ///< TIM2 Input capture 2 filter [3]

    /*  TIM2 Capture/compare enable register 1 (_TIM2_CCER1) */
    #define _TIM2_CCER1_CC1E             ((uint8_t) (0x01 << 0))   ///< TIM2 Capture/compare 1 output enable [0]
    #define _TIM2_CCER1_CC1P             ((uint8_t) (0x01 << 1))   ///< TIM2 Capture/compare 1 output polarity [0]
    // reserved [3:4]
    #define _TIM2_CCER1_CC2E             ((uint8_t) (0x01 << 4))   ///< TIM2 Capture/compare 2 output enable [0]
    #define _TIM2_CCER1_CC2P             ((uint8_t) (0x01 << 5))   ///< TIM2 Capture/compare 2 output polarity [0]
    // reserved [7:6]

    /*  TIM2 prescaler (_TIM2_PSCR) */
    #define _TIM2_PSCR_PSC               ((uint8_t) (0x07 << 0))   ///< TIM2 prescaler [2:0]
    #define _TIM2_PSCR_PSC0              ((uint8_t) (0x01 << 0))   ///< TIM2 prescaler [0]
    #define _TIM2_PSCR_PSC1              ((uint8_t) (0x01 << 1))   ///< TIM2 prescaler [1]
    #define _TIM2_PSCR_PSC2              ((uint8_t) (0x01 << 2))   ///< TIM2 prescaler [2]
    // reserved [7:3]

    /*  TIM2 Break register (_TIM2_BKR) */
    #define _TIM2_BKR_LOCK               ((uint8_t) (0x03 << 0))   ///< TIM2 Lock configuration [1:0]
    #define _TIM2_BKR_LOCK0              ((uint8_t) (0x01 << 0))   ///< TIM2 Lock configuration [0]
    #define _TIM2_BKR_LOCK1              ((uint8_t) (0x01 << 1))   ///< TIM2 Lock configuration [1]
    #define _TIM2_BKR_OSSI               ((uint8_t) (0x01 << 2))   ///< TIM2 Off state selection for idle mode [0]
    // reserved [3]
    #define _TIM2_BKR_BKE                ((uint8_t) (0x01 << 4))   ///< TIM2 Break enable [0]
    #define _TIM2_BKR_BKP                ((uint8_t) (0x01 << 5))   ///< TIM2 Break polarity [0]
    #define _TIM2_BKR_AOE                ((uint8_t) (0x01 << 6))   ///< TIM2 Automatic output enable [0]
    #define _TIM2_BKR_MOE                ((uint8_t) (0x01 << 7))   ///< TIM2 Main output enable [0]

    /*  TIM2 Output idle state register (_TIM2_OISR) */
    #define _TIM2_OISR_OIS1              ((uint8_t) (0x01 << 0))   ///< TIM2 Output idle state 1 (OC1 output) [0]
    // reserved [1]
    #define _TIM2_OISR_OIS2              ((uint8_t) (0x01 << 2))   ///< TIM2 Output idle state 2 (OC2 output) [0]
    // reserved [7:3

  #endif // TIM2_AddressBase


  /* Pointer to TIM3 registers */
  #if defined(TIM3_AddressBase)
    #define _TIM3        _SFR(_TIM2_3_t, TIM3_AddressBase)         ///< TIM3 struct/bit access
    #define _TIM3_CR1    _SFR(uint8_t,   TIM3_AddressBase+0x00)    ///< TIM3 control register 1
    #define _TIM3_CR2    _SFR(uint8_t,   TIM3_AddressBase+0x01)    ///< TIM3 control register 2
    #define _TIM3_SMCR   _SFR(uint8_t,   TIM3_AddressBase+0x02)    ///< TIM3 Slave mode control register
    #define _TIM3_ETR    _SFR(uint8_t,   TIM3_AddressBase+0x03)    ///< TIM3 External trigger register
    #define _TIM3_IER    _SFR(uint8_t,   TIM3_AddressBase+0x04)    ///< TIM3 interrupt enable register
    #define _TIM3_SR1    _SFR(uint8_t,   TIM3_AddressBase+0x05)    ///< TIM3 status register 1
    #define _TIM3_SR2    _SFR(uint8_t,   TIM3_AddressBase+0x06)    ///< TIM3 status register 2
    #define _TIM3_EGR    _SFR(uint8_t,   TIM3_AddressBase+0x07)    ///< TIM3 Event generation register
    #define _TIM3_CCMR1  _SFR(uint8_t,   TIM3_AddressBase+0x08)    ///< TIM3 Capture/compare mode register 1
    #define _TIM3_CCMR2  _SFR(uint8_t,   TIM3_AddressBase+0x09)    ///< TIM3 Capture/compare mode register 2
    #define _TIM3_CCER1  _SFR(uint8_t,   TIM3_AddressBase+0x0A)    ///< TIM3 Capture/compare enable register 1
    #define _TIM3_CNTRH  _SFR(uint8_t,   TIM3_AddressBase+0x0B)    ///< TIM3 counter register high byte
    #define _TIM3_CNTRL  _SFR(uint8_t,   TIM3_AddressBase+0x0C)    ///< TIM3 counter register low byte
    #define _TIM3_PSCR   _SFR(uint8_t,   TIM3_AddressBase+0x0D)    ///< TIM3 clock prescaler register
    #define _TIM3_ARRH   _SFR(uint8_t,   TIM3_AddressBase+0x0E)    ///< TIM3 auto-reload register high byte
    #define _TIM3_ARRL   _SFR(uint8_t,   TIM3_AddressBase+0x0F)    ///< TIM3 auto-reload register low byte
    #define _TIM3_CCR1H  _SFR(uint8_t,   TIM3_AddressBase+0x10)    ///< TIM3 16-bit capture/compare value 1 high byte
    #define _TIM3_CCR1L  _SFR(uint8_t,   TIM3_AddressBase+0x11)    ///< TIM3 16-bit capture/compare value 1 low byte
    #define _TIM3_CCR2H  _SFR(uint8_t,   TIM3_AddressBase+0x12)    ///< TIM3 16-bit capture/compare value 2 high byte
    #define _TIM3_CCR2L  _SFR(uint8_t,   TIM3_AddressBase+0x13)    ///< TIM3 16-bit capture/compare value 2 low byte
    #define _TIM3_BKR    _SFR(uint8_t,   TIM3_AddressBase+0x14)    ///< TIM3 Break register
    #define _TIM3_OISR   _SFR(uint8_t,   TIM3_AddressBase+0x15)    ///< TIM3 Output idle state register


    /* TIM3 Module Reset Values */
    #define _TIM3_CR1_RESET_VALUE        ((uint8_t) 0x00)          ///< TIM3 control register 1 reset value
    #define _TIM3_CR2_RESET_VALUE        ((uint8_t) 0x00)          ///< TIM3 control register 2 reset value
    #define _TIM3_SMCR_RESET_VALUE       ((uint8_t) 0x00)          ///< TIM3 Slave mode control register reset value
    #define _TIM3_ETR_RESET_VALUE        ((uint8_t) 0x00)          ///< TIM3 External trigger register reset value
    #define _TIM3_IER_RESET_VALUE        ((uint8_t) 0x00)          ///< TIM3 interrupt enable register reset value
    #define _TIM3_SR1_RESET_VALUE        ((uint8_t) 0x00)          ///< TIM3 status register 1 reset value
    #define _TIM3_SR2_RESET_VALUE        ((uint8_t) 0x00)          ///< TIM3 status register 2 reset value
    #define _TIM3_EGR_RESET_VALUE        ((uint8_t) 0x00)          ///< TIM3 Event generation register reset value
    #define _TIM3_CCMR1_RESET_VALUE      ((uint8_t) 0x00)          ///< TIM3 Capture/compare mode register 1 reset value
    #define _TIM3_CCMR2_RESET_VALUE      ((uint8_t) 0x00)          ///< TIM3 Capture/compare mode register 2 reset value
    #define _TIM3_CCER1_RESET_VALUE      ((uint8_t) 0x00)          ///< TIM3 Capture/compare enable register 1 reset value
    #define _TIM3_CNTRH_RESET_VALUE      ((uint8_t) 0x00)          ///< TIM3 counter register high byte reset value
    #define _TIM3_CNTRL_RESET_VALUE      ((uint8_t) 0x00)          ///< TIM3 counter register low byte reset value
    #define _TIM3_PSCR_RESET_VALUE       ((uint8_t) 0x00)          ///< TIM3 clock prescaler register reset value
    #define _TIM3_ARRH_RESET_VALUE       ((uint8_t) 0xFF)          ///< TIM3 auto-reload register high byte reset value
    #define _TIM3_ARRL_RESET_VALUE       ((uint8_t) 0xFF)          ///< TIM3 auto-reload register low byte reset value
    #define _TIM3_RCR_RESET_VALUE        ((uint8_t) 0x00)          ///< TIM3 Repetition counter reset value
    #define _TIM3_CCR1H_RESET_VALUE      ((uint8_t) 0x00)          ///< TIM3 16-bit capture/compare value 1 high byte reset value
    #define _TIM3_CCR1L_RESET_VALUE      ((uint8_t) 0x00)          ///< TIM3 16-bit capture/compare value 1 low byte reset value
    #define _TIM3_CCR2H_RESET_VALUE      ((uint8_t) 0x00)          ///< TIM3 16-bit capture/compare value 2 high byte reset value
    #define _TIM3_CCR2L_RESET_VALUE      ((uint8_t) 0x00)          ///< TIM3 16-bit capture/compare value 2 low byte reset value
    #define _TIM3_BKR_RESET_VALUE        ((uint8_t) 0x00)          ///< TIM3 Break register reset value
    #define _TIM3_OISR_RESET_VALUE       ((uint8_t) 0x00)          ///< TIM3 Output idle state register reset value


    /* TIM3 Control register (_TIM3_CR1) */
    #define _TIM3_CR1_CEN                ((uint8_t) (0x01 << 0))   ///< TIM3 Counter enable [0]
    #define _TIM3_CR1_UDIS               ((uint8_t) (0x01 << 1))   ///< TIM3 Update disable [0]
    #define _TIM3_CR1_URS                ((uint8_t) (0x01 << 2))   ///< TIM3 Update request source [0]
    #define _TIM3_CR1_OPM                ((uint8_t) (0x01 << 3))   ///< TIM3 One-pulse mode [0]
    #define _TIM3_CR1_DIR                ((uint8_t) (0x01 << 4))   ///< TIM3 Direction [0]
    #define _TIM3_CR1_CMS                ((uint8_t) (0x03 << 5))   ///< TIM3 Center-aligned Mode Selection [0:1]
    #define _TIM3_CR1_CMS0               ((uint8_t) (0x01 << 5))   ///< TIM3 Center-aligned Mode Selection [0]
    #define _TIM3_CR1_CMS1               ((uint8_t) (0x01 << 6))   ///< TIM3 Center-aligned Mode Selection [1]
    #define _TIM3_CR1_ARPE               ((uint8_t) (0x01 << 7))   ///< TIM3 Auto-reload preload enable [0]

    /* TIM3 Control register (_TIM3_CR2) */
    // reserved [3:0]
    #define _TIM3_CR2_MMS                ((uint8_t) (0x07 << 4))   ///< TIM3 Master mode selection [2:0]
    #define _TIM3_CR2_MMS0               ((uint8_t) (0x01 << 4))   ///< TIM3 Master mode selection [0]
    #define _TIM3_CR2_MMS1               ((uint8_t) (0x01 << 5))   ///< TIM3 Master mode selection [1]
    #define _TIM3_CR2_MMS2               ((uint8_t) (0x01 << 6))   ///< TIM3 Master mode selection [2]
    // reserved [7]

    /* TIM3 Slave mode control register (_TIM3_SMCR) */
    #define _TIM3_SMCR_SMS               ((uint8_t) (0x07 << 0))   ///< TIM3 Clock/trigger/slave mode selection [2:0]
    #define _TIM3_SMCR_SMS0              ((uint8_t) (0x01 << 0))   ///< TIM3 Clock/trigger/slave mode selection [0]
    #define _TIM3_SMCR_SMS1              ((uint8_t) (0x01 << 1))   ///< TIM3 Clock/trigger/slave mode selection [1]
    #define _TIM3_SMCR_SMS2              ((uint8_t) (0x01 << 2))   ///< TIM3 Clock/trigger/slave mode selection [2]
    // reserved [3]
    #define _TIM3_SMCR_TS                ((uint8_t) (0x07 << 4))   ///< TIM3 Trigger selection [2:0]
    #define _TIM3_SMCR_TS0               ((uint8_t) (0x01 << 4))   ///< TIM3 Trigger selection [0]
    #define _TIM3_SMCR_TS1               ((uint8_t) (0x01 << 5))   ///< TIM3 Trigger selection [1]
    #define _TIM3_SMCR_TS2               ((uint8_t) (0x01 << 6))   ///< TIM3 Trigger selection [2]
    #define _TIM3_SMCR_MSM               ((uint8_t) (0x01 << 7))   ///< TIM3 Master/slave mode [0]

    /* TIM3 External trigger register (_TIM3_ETR) */
    #define _TIM3_ETR_ETF                ((uint8_t) (0x0F << 0))   ///< TIM3 External trigger filter [3:0]
    #define _TIM3_ETR_ETF0               ((uint8_t) (0x01 << 0))   ///< TIM3 External trigger filter [0]
    #define _TIM3_ETR_ETF1               ((uint8_t) (0x01 << 1))   ///< TIM3 External trigger filter [1]
    #define _TIM3_ETR_ETF2               ((uint8_t) (0x01 << 2))   ///< TIM3 External trigger filter [2]
    #define _TIM3_ETR_ETF3               ((uint8_t) (0x01 << 3))   ///< TIM3 External trigger filter [3]
    #define _TIM3_ETR_ETPS               ((uint8_t) (0x03 << 4))   ///< TIM3 External trigger prescaler [1:0]
    #define _TIM3_ETR_ETPS0              ((uint8_t) (0x01 << 4))   ///< TIM3 External trigger prescaler [0]
    #define _TIM3_ETR_ETPS1              ((uint8_t) (0x01 << 5))   ///< TIM3 External trigger prescaler [1]
    #define _TIM3_ETR_ECE                ((uint8_t) (0x01 << 6))   ///< TIM3 External clock enable [0]
    #define _TIM3_ETR_ETP                ((uint8_t) (0x01 << 7))   ///< TIM3 External trigger polarity [0]

    /* TIM3 Interrupt enable (_TIM3_IER) */
    #define _TIM3_IER_UIE                ((uint8_t) (0x01 << 0))   ///< TIM3 Update interrupt enable [0]
    #define _TIM3_IER_CC1IE              ((uint8_t) (0x01 << 1))   ///< TIM3 Capture/compare 1 interrupt enable [0]
    #define _TIM3_IER_CC2IE              ((uint8_t) (0x01 << 2))   ///< TIM3 Capture/compare 2 interrupt enable [0]
    // reserved [5:3]
    #define _TIM3_IER_TIE                ((uint8_t) (0x01 << 6))   ///< TIM3 Trigger interrupt enable [0]
    #define _TIM3_IER_BIE                ((uint8_t) (0x01 << 7))   ///< TIM3 Break interrupt enable [0]

    /*  TIM3 Status register 1 (_TIM3_SR1) */
    #define _TIM3_SR1_UIF                ((uint8_t) (0x01 << 0))   ///< TIM3 Update interrupt flag [0]
    #define _TIM3_SR1_CC1IF              ((uint8_t) (0x01 << 1))   ///< TIM3 Capture/compare 1 interrupt flag [0]
    #define _TIM3_SR1_CC2IF              ((uint8_t) (0x01 << 2))   ///< TIM3 Capture/compare 2 interrupt flag [0]
    // reserved [5:3]
    #define _TIM3_SR1_TIF                ((uint8_t) (0x01 << 6))   ///< TIM3 Trigger interrupt flag [0]
    #define _TIM3_SR1_BIF                ((uint8_t) (0x01 << 7))   ///< TIM3 Break interrupt flag [0]

    /*  TIM3 Status register 2 (_TIM3_SR2) */
    // reserved [0]
    #define _TIM3_SR2_CC1OF              ((uint8_t) (0x01 << 1))   ///< TIM3 Capture/compare 1 overcapture flag [0]
    #define _TIM3_SR2_CC2OF              ((uint8_t) (0x01 << 2))   ///< TIM3 Capture/compare 2 overcapture flag [0]
    // reserved [7:3]

    /*  TIM3 Event generation register (_TIM3_EGR) */
    #define _TIM3_EGR_UG                 ((uint8_t) (0x01 << 0))   ///< TIM3 Update generation [0]
    #define _TIM3_EGR_CC1G               ((uint8_t) (0x01 << 1))   ///< TIM3 Capture/compare 1 generation [0]
    #define _TIM3_EGR_CC2G               ((uint8_t) (0x01 << 2))   ///< TIM3 Capture/compare 2 generation [0]
    // reserved [5:3]
    #define _TIM3_EGR_TG                 ((uint8_t) (0x01 << 6))   ///< TIM3 Trigger generation [0]
    #define _TIM3_EGR_BG                 ((uint8_t) (0x01 << 7))   ///< TIM3 Break generation [0]

    /*  TIM3 Capture/compare mode register 1 (_TIM3_CCMR1). Output mode */
    #define _TIM3_CCMR1_CC1S             ((uint8_t) (0x03 << 0))   ///< TIM3 Compare 1 selection [1:0]
    #define _TIM3_CCMR1_CC1S0            ((uint8_t) (0x01 << 0))   ///< TIM3 Compare 1 selection [0]
    #define _TIM3_CCMR1_CC1S1            ((uint8_t) (0x01 << 1))   ///< TIM3 Compare 1 selection [1]
    #define _TIM3_CCMR1_OC1FE            ((uint8_t) (0x01 << 2))   ///< TIM3 Output compare 1 fast enable [0]
    #define _TIM3_CCMR1_OC1PE            ((uint8_t) (0x01 << 3))   ///< TIM3 Output compare 1 preload enable [0]
    #define _TIM3_CCMR1_OC1M             ((uint8_t) (0x07 << 4))   ///< TIM3 Output compare 1 mode [2:0]
    #define _TIM3_CCMR1_OC1M0            ((uint8_t) (0x01 << 4))   ///< TIM3 Output compare 1 mode [0]
    #define _TIM3_CCMR1_OC1M1            ((uint8_t) (0x01 << 5))   ///< TIM3 Output compare 1 mode [1]
    #define _TIM3_CCMR1_OC1M2            ((uint8_t) (0x01 << 6))   ///< TIM3 Output compare 1 mode [2]
    // reserved [7]

    /*  TIM3 Capture/compare mode register 1 (_TIM3_CCMR1). Input mode */
    // _TIM3_CC1S [1:0] defined above
    #define _TIM3_CCMR1_IC1PSC           ((uint8_t) (0x03 << 2))   ///< TIM3 Input capture 1 prescaler [1:0]
    #define _TIM3_CCMR1_IC1PSC0          ((uint8_t) (0x01 << 2))   ///< TIM3 Input capture 1 prescaler [0]
    #define _TIM3_CCMR1_IC1PSC1          ((uint8_t) (0x01 << 3))   ///< TIM3 Input capture 1 prescaler [1]
    #define _TIM3_CCMR1_IC1F             ((uint8_t) (0x0F << 4))   ///< TIM3 Output compare 1 mode [3:0]
    #define _TIM3_CCMR1_IC1F0            ((uint8_t) (0x01 << 4))   ///< TIM3 Input capture 1 filter [0]
    #define _TIM3_CCMR1_IC1F1            ((uint8_t) (0x01 << 5))   ///< TIM3 Input capture 1 filter [1]
    #define _TIM3_CCMR1_IC1F2            ((uint8_t) (0x01 << 6))   ///< TIM3 Input capture 1 filter [2]
    #define _TIM3_CCMR1_IC1F3            ((uint8_t) (0x01 << 7))   ///< TIM3 Input capture 1 filter [3]

    /*  TIM3 Capture/compare mode register 2 (_TIM3_CCMR2). Output mode */
    #define _TIM3_CCMR2_CC2S             ((uint8_t) (0x03 << 0))   ///< TIM3 Compare 2 selection [1:0]
    #define _TIM3_CCMR2_CC2S0            ((uint8_t) (0x01 << 0))   ///< TIM3 Compare 2 selection [0]
    #define _TIM3_CCMR2_CC2S1            ((uint8_t) (0x01 << 1))   ///< TIM3 Compare 2 selection [1]
    #define _TIM3_CCMR2_OC2FE            ((uint8_t) (0x01 << 2))   ///< TIM3 Output compare 2 fast enable [0]
    #define _TIM3_CCMR2_OC2PE            ((uint8_t) (0x01 << 3))   ///< TIM3 Output compare 2 preload enable [0]
    #define _TIM3_CCMR2_OC2M             ((uint8_t) (0x07 << 4))   ///< TIM3 Output compare 2 mode [2:0]
    #define _TIM3_CCMR2_OC2M0            ((uint8_t) (0x01 << 4))   ///< TIM3 Output compare 2 mode [0]
    #define _TIM3_CCMR2_OC2M1            ((uint8_t) (0x01 << 5))   ///< TIM3 Output compare 2 mode [1]
    #define _TIM3_CCMR2_OC2M2            ((uint8_t) (0x01 << 6))   ///< TIM3 Output compare 2 mode [2]
    // reserved [7]

    /*  TIM3 Capture/compare mode register 2 (_TIM3_CCMR2). Input mode */
    // _TIM3_CC2S [1:0] defined above
    #define _TIM3_CCMR2_IC2PSC           ((uint8_t) (0x03 << 2))   ///< TIM3 Input capture 2 prescaler [1:0]
    #define _TIM3_CCMR2_IC2PSC0          ((uint8_t) (0x01 << 2))   ///< TIM3 Input capture 2 prescaler [0]
    #define _TIM3_CCMR2_IC2PSC1          ((uint8_t) (0x01 << 3))   ///< TIM3 Input capture 2 prescaler [1]
    #define _TIM3_CCMR2_IC2F             ((uint8_t) (0x0F << 4))   ///< TIM3 Output compare 2 mode [3:0]
    #define _TIM3_CCMR2_IC2F0            ((uint8_t) (0x01 << 4))   ///< TIM3 Input capture 2 filter [0]
    #define _TIM3_CCMR2_IC2F1            ((uint8_t) (0x01 << 5))   ///< TIM3 Input capture 2 filter [1]
    #define _TIM3_CCMR2_IC2F2            ((uint8_t) (0x01 << 6))   ///< TIM3 Input capture 2 filter [2]
    #define _TIM3_CCMR2_IC2F3            ((uint8_t) (0x01 << 7))   ///< TIM3 Input capture 2 filter [3]

    /*  TIM3 Capture/compare enable register 1 (_TIM3_CCER1) */
    #define _TIM3_CCER1_CC1E             ((uint8_t) (0x01 << 0))   ///< TIM3 Capture/compare 1 output enable [0]
    #define _TIM3_CCER1_CC1P             ((uint8_t) (0x01 << 1))   ///< TIM3 Capture/compare 1 output polarity [0]
    // reserved [3:4]
    #define _TIM3_CCER1_CC2E             ((uint8_t) (0x01 << 4))   ///< TIM3 Capture/compare 2 output enable [0]
    #define _TIM3_CCER1_CC2P             ((uint8_t) (0x01 << 5))   ///< TIM3 Capture/compare 2 output polarity [0]
    // reserved [7:6]

    /*  TIM3 prescaler (_TIM3_PSCR) */
    #define _TIM3_PSCR_PSC               ((uint8_t) (0x07 << 0))   ///< TIM3 prescaler [2:0]
    #define _TIM3_PSCR_PSC0              ((uint8_t) (0x01 << 0))   ///< TIM3 prescaler [0]
    #define _TIM3_PSCR_PSC1              ((uint8_t) (0x01 << 1))   ///< TIM3 prescaler [1]
    #define _TIM3_PSCR_PSC2              ((uint8_t) (0x01 << 2))   ///< TIM3 prescaler [2]
    // reserved [7:3]

    /*  TIM3 Break register (_TIM3_BKR) */
    #define _TIM3_BKR_LOCK               ((uint8_t) (0x03 << 0))   ///< TIM3 Lock configuration [1:0]
    #define _TIM3_BKR_LOCK0              ((uint8_t) (0x01 << 0))   ///< TIM3 Lock configuration [0]
    #define _TIM3_BKR_LOCK1              ((uint8_t) (0x01 << 1))   ///< TIM3 Lock configuration [1]
    #define _TIM3_BKR_OSSI               ((uint8_t) (0x01 << 2))   ///< TIM3 Off state selection for idle mode [0]
    // reserved [3]
    #define _TIM3_BKR_BKE                ((uint8_t) (0x01 << 4))   ///< TIM3 Break enable [0]
    #define _TIM3_BKR_BKP                ((uint8_t) (0x01 << 5))   ///< TIM3 Break polarity [0]
    #define _TIM3_BKR_AOE                ((uint8_t) (0x01 << 6))   ///< TIM3 Automatic output enable [0]
    #define _TIM3_BKR_MOE                ((uint8_t) (0x01 << 7))   ///< TIM3 Main output enable [0]

    /*  TIM3 Output idle state register (_TIM3_OISR) */
    #define _TIM3_OISR_OIS1              ((uint8_t) (0x01 << 0))   ///< TIM3 Output idle state 1 (OC1 output) [0]
    // reserved [1]
    #define _TIM3_OISR_OIS2              ((uint8_t) (0x01 << 2))   ///< TIM3 Output idle state 2 (OC2 output) [0]
    // reserved [7:3

  #endif // TIM3_AddressBase

#endif // TIM2_AddressBase || TIM3_AddressBase



//------------------------
// 8-Bit Timer 4 (_TIM4)
//------------------------
#if defined(_DOXYGEN) || defined(TIM4_AddressBase)

  /** @brief struct for controlling 8-Bit Timer 4 (_TIM4) */
  typedef struct {

    /** @brief TIM4 Control register 1 (_TIM4_CR1) */
    struct {
      _BITS   CEN     : 1;    ///< Counter enable
      _BITS   UDIS    : 1;    ///< Update disable
      _BITS   URS     : 1;    ///< Update request source
      _BITS   OPM     : 1;    ///< One-pulse mode
      _BITS           : 3;    //   Reserved
      _BITS   ARPE    : 1;    ///< Auto-reload preload enable
    } CR1;


    /** @brief TIM4 Control register 2 (_TIM4_CR2) */
    struct {
      _BITS           : 4;    //   Reserved
      _BITS   MMS     : 3;    ///< Master mode selection
      _BITS           : 1;    //   Reserved
    } CR2;


    /** @brief TIM4 Slave mode control register (_TIM4_SMCR) */
    struct {
      _BITS   SMS     : 3;    ///< Clock/trigger/slave mode selection
      _BITS           : 1;    //   Reserved
      _BITS   TS      : 3;    ///< Trigger selection
      _BITS   MSM     : 1;    ///< Master/slave mode
    } SMCR;


    /** @brief TIM4 Interrupt enable (_TIM4_IER) */
    struct {
      _BITS   UIE     : 1;    ///< Update interrupt enable
      _BITS           : 5;    //   Reserved
      _BITS   TIE     : 1;    ///< Trigger interrupt enable
      _BITS           : 1;    //   Reserved
    } IER;


    /** @brief TIM4 Status register (_TIM4_SR1) */
    struct {
      _BITS   UIF     : 1;    ///< Update interrupt flag
      _BITS           : 5;    //   Reserved
      _BITS   TIF     : 1;    ///< Trigger interrupt flag
      _BITS           : 1;    //   Reserved
    } SR1;


    /** @brief TIM4 Event Generation (_TIM4_EGR) */
    struct {
      _BITS   UG      : 1;    ///< Update generation
      _BITS           : 5;    //   Reserved
      _BITS   TG      : 1;    ///< Trigger generation
      _BITS           : 1;    //   Reserved
    } EGR;


    /** @brief TIM4 8-bit counter register (_TIM4_CNTR) */
    struct {
      _BITS   CNT     : 8;    ///< 8-bit counter
    } CNTR;

    /** @brief TIM4 clock prescaler (_TIM4_PSCR) */
    struct {
      _BITS   PSC     : 4;    ///< clock prescaler
      _BITS           : 4;    //   Reserved
    } PSCR;


    /** @brief TIM4 8-bit auto-reload register (_TIM4_ARR) */
    struct {
      _BITS   ARR     : 8;    ///< auto-reload value
    } ARR;

  } _TIM4_t;

  /* Pointer to TIM4 registers */
  #define _TIM4       _SFR(_TIM4_t,    TIM4_AddressBase)         ///< TIM4 struct/bit access
  #define _TIM4_CR1   _SFR(uint8_t,    TIM4_AddressBase+0x00)    ///< TIM4 control register 1
  #define _TIM4_CR2   _SFR(uint8_t,    TIM4_AddressBase+0x01)    ///< TIM4 control register 2
  #define _TIM4_SMCR  _SFR(uint8_t,    TIM4_AddressBase+0x02)    ///< TIM4 Slave mode control register
  #define _TIM4_IER   _SFR(uint8_t,    TIM4_AddressBase+0x03)    ///< TIM4 interrupt enable register
  #define _TIM4_SR1   _SFR(uint8_t,    TIM4_AddressBase+0x04)    ///< TIM4 status register
  #define _TIM4_EGR   _SFR(uint8_t,    TIM4_AddressBase+0x05)    ///< TIM4 event generation register
  #define _TIM4_CNTR  _SFR(uint8_t,    TIM4_AddressBase+0x06)    ///< TIM4 counter register
  #define _TIM4_PSCR  _SFR(uint8_t,    TIM4_AddressBase+0x07)    ///< TIM4 clock prescaler register
  #define _TIM4_ARR   _SFR(uint8_t,    TIM4_AddressBase+0x08)    ///< TIM4 auto-reload register


  /* TIM4 Module Reset Values */
  #define _TIM4_CR1_RESET_VALUE        ((uint8_t) 0x00)          ///< TIM4 control register 1 reset value
  #define _TIM4_CR2_RESET_VALUE        ((uint8_t) 0x00)          ///< TIM4 control register 2 reset value
  #define _TIM4_SMCR_RESET_VALUE       ((uint8_t) 0x00)          ///< TIM4 Slave mode control register reset value
  #define _TIM4_IER_RESET_VALUE        ((uint8_t) 0x00)          ///< TIM4 interrupt enable register reset value
  #define _TIM4_SR1_RESET_VALUE        ((uint8_t) 0x00)          ///< TIM4 status register reset value
  #define _TIM4_EGR_RESET_VALUE        ((uint8_t) 0x00)          ///< TIM4 event generation register reset value
  #define _TIM4_CNTR_RESET_VALUE       ((uint8_t) 0x00)          ///< TIM4 counter register reset value
  #define _TIM4_PSCR_RESET_VALUE       ((uint8_t) 0x00)          ///< TIM4 clock prescaler register reset value
  #define _TIM4_ARR_RESET_VALUE        ((uint8_t) 0xFF)          ///< TIM4 auto-reload register reset value


  /* TIM4 Control register 1 (_TIM4_CR1) */
  #define _TIM4_CR1_CEN                ((uint8_t) (0x01 << 0))   ///< TIM4 Counter enable [0]
  #define _TIM4_CR1_UDIS               ((uint8_t) (0x01 << 1))   ///< TIM4 Update disable [0]
  #define _TIM4_CR1_URS                ((uint8_t) (0x01 << 2))   ///< TIM4 Update request source [0]
  #define _TIM4_CR1_OPM                ((uint8_t) (0x01 << 3))   ///< TIM4 One-pulse mode [0]
  // reserved [6:4]
  #define _TIM4_CR1_ARPE               ((uint8_t) (0x01 << 7))   ///< TIM4 Auto-reload preload enable [0]

  /* TIM4 Control register (_TIM4_CR2) */
  // reserved [3:0]
  #define _TIM4_CR2_MMS                ((uint8_t) (0x07 << 4))   ///< TIM4 Master mode selection [2:0]
  #define _TIM4_CR2_MMS0               ((uint8_t) (0x01 << 4))   ///< TIM4 Master mode selection [0]
  #define _TIM4_CR2_MMS1               ((uint8_t) (0x01 << 5))   ///< TIM4 Master mode selection [1]
  #define _TIM4_CR2_MMS2               ((uint8_t) (0x01 << 6))   ///< TIM4 Master mode selection [2]
  // reserved [7]

  /* TIM4 Slave mode control register (_TIM4_SMCR) */
  #define _TIM4_SMCR_SMS               ((uint8_t) (0x07 << 0))   ///< TIM4 Clock/trigger/slave mode selection [2:0]
  #define _TIM4_SMCR_SMS0              ((uint8_t) (0x01 << 0))   ///< TIM4 Clock/trigger/slave mode selection [0]
  #define _TIM4_SMCR_SMS1              ((uint8_t) (0x01 << 1))   ///< TIM4 Clock/trigger/slave mode selection [1]
  #define _TIM4_SMCR_SMS2              ((uint8_t) (0x01 << 2))   ///< TIM4 Clock/trigger/slave mode selection [2]
  // reserved [3]
  #define _TIM4_SMCR_TS                ((uint8_t) (0x07 << 4))   ///< TIM4 Trigger selection [2:0]
  #define _TIM4_SMCR_TS0               ((uint8_t) (0x01 << 4))   ///< TIM4 Trigger selection [0]
  #define _TIM4_SMCR_TS1               ((uint8_t) (0x01 << 5))   ///< TIM4 Trigger selection [1]
  #define _TIM4_SMCR_TS2               ((uint8_t) (0x01 << 6))   ///< TIM4 Trigger selection [2]
  #define _TIM4_SMCR_MSM               ((uint8_t) (0x01 << 7))   ///< TIM4 Master/slave mode [0]

  /*  TIM4 Interrupt enable (_TIM4_IER) */
  #define _TIM4_IER_UIE                ((uint8_t) (0x01 << 0))   ///< TIM4 Update interrupt enable [0]
  // reserved [5:1]
  #define _TIM4_IER_TIE                ((uint8_t) (0x01 << 6))   ///< TIM4 Trigger interrupt enable [0]
  // reserved [7]

  /*  TIM4 Status register (_TIM4_SR1) */
  #define _TIM4_SR1_UIF                ((uint8_t) (0x01 << 0))   ///< TIM4 Update interrupt flag [0]
  // reserved [5:1]
  #define _TIM4_SR1_TIF                ((uint8_t) (0x01 << 6))   ///< TIM4 Trigger interrupt flag [0]
  // reserved [7]

  /*  TIM4 Event generation register (_TIM4_EGR) */
  #define _TIM4_EGR_UG                 ((uint8_t) (0x01 << 0))   ///< TIM4 Update generation [0]
  // reserved [5:3]
  #define _TIM4_EGR_TG                 ((uint8_t) (0x01 << 6))   ///< TIM4 Trigger generation [0]
  // reserved [7]

  /* TIM4 Prescaler register (_TIM4_PSCR) */
  #define _TIM4_PSCR_PSC               ((uint8_t) (0x0F << 0))   ///< TIM4 clock prescaler [3:0]
  #define _TIM4_PSCR_PSC0              ((uint8_t) (0x01 << 0))   ///< TIM4 clock prescaler [0]
  #define _TIM4_PSCR_PSC1              ((uint8_t) (0x01 << 1))   ///< TIM4 clock prescaler [1]
  #define _TIM4_PSCR_PSC2              ((uint8_t) (0x01 << 2))   ///< TIM4 clock prescaler [2]
  #define _TIM4_PSCR_PSC3              ((uint8_t) (0x01 << 3))   ///< TIM4 clock prescaler [3]
  // reserved [7:4]

#endif // TIM4_AddressBase



//------------------------
// Proximity Sense registers (_PXS)
//------------------------
#if defined(_DOXYGEN) || defined(PXS_AddressBase)

  /** @brief struct for Proximity Sense registers (_PXS) */
  typedef struct {

    /** @brief ProxSense Control Register 1 (_PXS_CR1) */
    struct {
      _BITS             : 5;    //   Reserved
      _BITS   LOW_POWER : 1;    ///< Low power mode
      _BITS   START     : 1;    ///< Start conversion
      _BITS   PXSEN     : 1;    ///< ProxSense enable
    } CR1;

    /** @brief ProxSense Control Register 2 (_PXS_CR2) */
    struct {
      _BITS   SYNCEDGE   : 1;    ///< Synchronization edge selection
      _BITS   SYNCEN     : 1;    ///< Enable synchronization (SYNC) feature
      _BITS   RXCOUPLING : 1;    ///< Reduce coupling between receiver lines
      _BITS   RXGROUP    : 1;    ///< Rx group selection
      _BITS              : 1;    //   Reserved
      _BITS   NOISEDETEN : 1;    ///< Noise detection enable
      _BITS   FCCITEN    : 1;    ///< First conversion completion interrupt enable
      _BITS   EOCITEN    : 1;    ///< End of conversion interrupt enable
    } CR2;

    /** @brief ProxSense Control Register 3 (_PXS_CR3) */
    struct {
      _BITS   VTHR       : 4;    ///< Threshold voltage (Vthr) selection
      _BITS   BIAS       : 2;    ///< Sample and hold strength selection
      _BITS   STAB       : 2;    ///< Selection for stabilization time after ProxSense power-on
    } CR3;

    /** @brief Reserved register (1B) */
    uint8_t res     [1];

    /** @brief ProxSense Interrupt and Status Register (_PXS_ISR) */
    struct {
      _BITS              : 2;    //   Reserved
      _BITS   SYNC_OVRF  : 1;    ///< Synchronization (SYNC) overflow flag
      _BITS   SYNCPF     : 1;    ///< Synchronization (SYNC) pending flag
      _BITS   CIPF       : 1;    ///< Conversion in progress flag
      _BITS   NOISEDETF  : 1;    ///< Noise detection flag
      _BITS   FCCF       : 1;    ///< First conversion completion flag
      _BITS   EOCF       : 1;    ///< End of conversion flag
    } ISR;

    /** @brief Reserved register (1B) */
    uint8_t res2    [1];

    /** @brief ProxSense Clock Control Register 1 (_PXS_CKCR1) */
    struct {
      _BITS   INCPHASE   : 1;    ///< Increase length of UP and PASS by 1/2 clock cycle
      _BITS   ANADEAD    : 1;    ///< ensure UP-PASS deadtime using analog delay
      _BITS              : 2;    //   Reserved
      _BITS   PRESC      : 3;    ///< Frequency selection for ProxSense clock
      _BITS              : 1;    //   Reserved
    } CKCR1;

    /** @brief ProxSense Clock Control Register 2 (_PXS_CKCR2) */
    struct {
      _BITS   PASSLEN    : 3;    ///< Length of PASS phase
      _BITS              : 1;    //   Reserved
      _BITS   UPLEN      : 3;    ///< Length of UP phase
      _BITS              : 1;    //   Reserved
    } CKCR2;

    /** @brief ProxSense Receiver Enable Register high byte (_PXS_RXENRH) */
    struct {
      _BITS   RXEN8      : 1;    ///< Enable receiver channel 8
      _BITS   RXEN9      : 1;    ///< Enable receiver channel 9
      _BITS              : 6;    //   Reserved
    } RXENRH;

    /** @brief ProxSense Receiver Enable Register low byte (_PXS_RXENRL) */
    struct {
      _BITS   RXEN0      : 1;    ///< Enable receiver channel 0
      _BITS   RXEN1      : 1;    ///< Enable receiver channel 1
      _BITS   RXEN2      : 1;    ///< Enable receiver channel 2
      _BITS   RXEN3      : 1;    ///< Enable receiver channel 3
      _BITS   RXEN4      : 1;    ///< Enable receiver channel 4
      _BITS   RXEN5      : 1;    ///< Enable receiver channel 5
      _BITS   RXEN6      : 1;    ///< Enable receiver channel 6
      _BITS   RXEN7      : 1;    ///< Enable receiver channel 7
    } RXENRL;

    /** @brief ProxSense Receiver Control Register 1 high byte (_PXS_RXCR1H) */
    struct {
      _BITS   RXCR1_8    : 1;    ///< Receiver channel 1 Conversion mode 8
      _BITS   RXCR1_9    : 1;    ///< Receiver channel 1 Conversion mode 9
      _BITS              : 6;    //   Reserved
    } RXCR1H;

    /** @brief ProxSense Receiver Control Register 1 low byte (_PXS_RXCR1L) */
    struct {
      _BITS   RXCR1_0    : 1;    ///< Receiver channel 1 Conversion mode 0
      _BITS   RXCR1_1    : 1;    ///< Receiver channel 1 Conversion mode 1
      _BITS   RXCR1_2    : 1;    ///< Receiver channel 1 Conversion mode 2
      _BITS   RXCR1_3    : 1;    ///< Receiver channel 1 Conversion mode 3
      _BITS   RXCR1_4    : 1;    ///< Receiver channel 1 Conversion mode 4
      _BITS   RXCR1_5    : 1;    ///< Receiver channel 1 Conversion mode 5
      _BITS   RXCR1_6    : 1;    ///< Receiver channel 1 Conversion mode 6
      _BITS   RXCR1_7    : 1;    ///< Receiver channel 1 Conversion mode 7
    } RXCR1L;

    /** @brief ProxSense Receiver Control Register 2 high byte (_PXS_RXCR2H) */
    struct {
      _BITS   RXCR2_8    : 1;    ///< Receiver channel 2 Conversion mode 8
      _BITS   RXCR2_9    : 1;    ///< Receiver channel 2 Conversion mode 9
      _BITS              : 6;    //   Reserved
    } RXCR2H;

    /** @brief ProxSense Receiver Control Register 2 low byte (_PXS_RXCR2L) */
    struct {
      _BITS   RXCR2_0    : 1;    ///< Receiver channel 2 Conversion mode 0
      _BITS   RXCR2_1    : 1;    ///< Receiver channel 2 Conversion mode 1
      _BITS   RXCR2_2    : 1;    ///< Receiver channel 2 Conversion mode 2
      _BITS   RXCR2_3    : 1;    ///< Receiver channel 2 Conversion mode 3
      _BITS   RXCR2_4    : 1;    ///< Receiver channel 2 Conversion mode 4
      _BITS   RXCR2_5    : 1;    ///< Receiver channel 2 Conversion mode 5
      _BITS   RXCR2_6    : 1;    ///< Receiver channel 2 Conversion mode 6
      _BITS   RXCR2_7    : 1;    ///< Receiver channel 2 Conversion mode 7
    } RXCR2L;

    /** @brief ProxSense Receiver Control Register 3 high byte (_PXS_RXCR3H) */
    struct {
      _BITS   RXCR3_8    : 1;    ///< Receiver channel 3 Conversion mode 8
      _BITS   RXCR3_9    : 1;    ///< Receiver channel 3 Conversion mode 9
      _BITS              : 6;    //   Reserved
    } RXCR3H;

    /** @brief ProxSense Receiver Control Register 3 low byte (_PXS_RXCR3L) */
    struct {
      _BITS   RXCR3_0    : 1;    ///< Receiver channel 3 Conversion mode 0
      _BITS   RXCR3_1    : 1;    ///< Receiver channel 3 Conversion mode 1
      _BITS   RXCR3_2    : 1;    ///< Receiver channel 3 Conversion mode 2
      _BITS   RXCR3_3    : 1;    ///< Receiver channel 3 Conversion mode 3
      _BITS   RXCR3_4    : 1;    ///< Receiver channel 3 Conversion mode 4
      _BITS   RXCR3_5    : 1;    ///< Receiver channel 3 Conversion mode 5
      _BITS   RXCR3_6    : 1;    ///< Receiver channel 3 Conversion mode 6
      _BITS   RXCR3_7    : 1;    ///< Receiver channel 3 Conversion mode 7
    } RXCR3L;

    /** @brief Reserved register (2B) */
    uint8_t res3    [2];

    /** @brief ProxSense Receiver Inactive State Register high byte (_PXS_RXINSRH) */
    struct {
      _BITS   RXINS8     : 1;    ///< Receiver channel 8 inactive state selection
      _BITS   RXINS9     : 1;    ///< Receiver channel 9 inactive state selection
      _BITS              : 6;    //   Reserved
    } RXINSRH;

    /** @brief ProxSense Receiver Inactive State Register low byte (_PXS_RXINSRL) */
    struct {
      _BITS   RXINS0     : 1;    ///< Receiver channel 0 inactive state selection
      _BITS   RXINS1     : 1;    ///< Receiver channel 1 inactive state selection
      _BITS   RXINS2     : 1;    ///< Receiver channel 2 inactive state selection
      _BITS   RXINS3     : 1;    ///< Receiver channel 3 inactive state selection
      _BITS   RXINS4     : 1;    ///< Receiver channel 4 inactive state selection
      _BITS   RXINS5     : 1;    ///< Receiver channel 5 inactive state selection
      _BITS   RXINS6     : 1;    ///< Receiver channel 6 inactive state selection
      _BITS   RXINS7     : 1;    ///< Receiver channel 7 inactive state selection
    } RXINSRL;

    /** @brief Reserved register (2B) */
    uint8_t res4    [2];

    /** @brief ProxSense Transmit Enable Register high byte (_PXS_TXENRH) */
    struct {
      _BITS   TXEN8      : 1;    ///< Transmit output 8 function enable
      _BITS   TXEN9      : 1;    ///< Transmit output 9 function enable
      _BITS   TXEN10     : 1;    ///< Transmit output 10 function enable
      _BITS   TXEN11     : 1;    ///< Transmit output 11 function enable
      _BITS   TXEN12     : 1;    ///< Transmit output 12 function enable
      _BITS   TXEN13     : 1;    ///< Transmit output 13 function enable
      _BITS   TXEN14     : 1;    ///< Transmit output 14 function enable
      _BITS   TXEN15     : 1;    ///< Transmit output 15 function enable
    } TXENRH;

    /** @brief ProxSense Transmit Enable Register low byte (_PXS_TXENRL) */
    struct {
      _BITS   TXEN0      : 1;    ///< Transmit output 0 function enable
      _BITS   TXEN1      : 1;    ///< Transmit output 1 function enable
      _BITS   TXEN2      : 1;    ///< Transmit output 2 function enable
      _BITS   TXEN3      : 1;    ///< Transmit output 3 function enable
      _BITS   TXEN4      : 1;    ///< Transmit output 4 function enable
      _BITS   TXEN5      : 1;    ///< Transmit output 5 function enable
      _BITS   TXEN6      : 1;    ///< Transmit output 6 function enable
      _BITS   TXEN7      : 1;    ///< Transmit output 7 function enable
    } TXENRL;

    /** @brief Reserved register (2B) */
    uint8_t res5    [2];

    /** @brief ProxSense Maximum Counter Value Register high byte (_PXS_MAXRH) */
    struct {
      _BITS   MAX        : 8;    ///< maximum allowed value for conversion data [15:8]
    } MAXRH;

    /** @brief ProxSense Maximum Counter Value Register low byte (_PXS_MAXRL) */
    struct {
      _BITS   MAX        : 8;    ///< maximum allowed value for conversion data [7:0]
    } MAXRL;

    /** @brief ProxSense Maximum Counter Enable Register high byte (_PXS_MAXENRH) */
    struct {
      _BITS   MAXEN8     : 1;    ///< enabled counter limit for Receive channel 8
      _BITS   MAXEN9     : 1;    ///< enabled counter limit for Receive channel 9
      _BITS              : 6;    //   Reserved
    } MAXENRH;

    /** @brief ProxSense Maximum Counter Enable Register low byte (_PXS_MAXENRL) */
    struct {
      _BITS   MAXEN0     : 1;    ///< enabled counter limit for Receive channel 0
      _BITS   MAXEN1     : 1;    ///< enabled counter limit for Receive channel 1
      _BITS   MAXEN2     : 1;    ///< enabled counter limit for Receive channel 2
      _BITS   MAXEN3     : 1;    ///< enabled counter limit for Receive channel 3
      _BITS   MAXEN4     : 1;    ///< enabled counter limit for Receive channel 4
      _BITS   MAXEN5     : 1;    ///< enabled counter limit for Receive channel 5
      _BITS   MAXEN6     : 1;    ///< enabled counter limit for Receive channel 6
      _BITS   MAXEN7     : 1;    ///< enabled counter limit for Receive channel 7
    } MAXENRL;

    /** @brief ProxSense Receiver Status Register high byte (_PXS_RXSRH) */
    struct {
      _BITS   VALID8     : 1;    ///< Valid bit for conversion data for receiver channel 8 is valid
      _BITS   VALID9     : 1;    ///< Valid bit for conversion data for receiver channel 9 is valid
      _BITS              : 6;    //   Reserved
    } RXSRH;

    /** @brief ProxSense Receiver Status Register low byte (_PXS_RXSRL) */
    struct {
      _BITS   VALID0     : 1;    ///< Valid bit for conversion data for receiver channel 0 is valid
      _BITS   VALID1     : 1;    ///< Valid bit for conversion data for receiver channel 1 is valid
      _BITS   VALID2     : 1;    ///< Valid bit for conversion data for receiver channel 2 is valid
      _BITS   VALID3     : 1;    ///< Valid bit for conversion data for receiver channel 3 is valid
      _BITS   VALID4     : 1;    ///< Valid bit for conversion data for receiver channel 4 is valid
      _BITS   VALID5     : 1;    ///< Valid bit for conversion data for receiver channel 5 is valid
      _BITS   VALID6     : 1;    ///< Valid bit for conversion data for receiver channel 6 is valid
      _BITS   VALID7     : 1;    ///< Valid bit for conversion data for receiver channel 7 is valid
    } RXSRL;

    /** @brief ProxSense Counter Register of Receiver Channel 0 high byte (_PXS_RX0CNTRH) */
    struct {
      _BITS   RX0CNT     : 8;    ///< measurement value Receiver Channel 0 [15:8]
    } RX0CNTRH;

    /** @brief ProxSense Counter Register of Receiver Channel 0 low byte (_PXS_RX0CNTRL) */
    struct {
      _BITS   RX0CNT     : 8;    ///< measurement value Receiver Channel 0 [7:0]
    } RX0CNTRL;

    /** @brief ProxSense Counter Register of Receiver Channel 1 high byte (_PXS_RX1CNTRH) */
    struct {
      _BITS   RX1CNT     : 8;    ///< measurement value Receiver Channel 1 [15:8]
    } RX1CNTRH;

    /** @brief ProxSense Counter Register of Receiver Channel 1 low byte (_PXS_RX1CNTRL) */
    struct {
      _BITS   RX1CNT     : 8;    ///< measurement value Receiver Channel 1 [7:0]
    } RX1CNTRL;

    /** @brief ProxSense Counter Register of Receiver Channel 2 high byte (_PXS_RX2CNTRH) */
    struct {
      _BITS   RX2CNT     : 8;    ///< measurement value Receiver Channel 2 [15:8]
    } RX2CNTRH;

    /** @brief ProxSense Counter Register of Receiver Channel 2 low byte (_PXS_RX2CNTRL) */
    struct {
      _BITS   RX2CNT     : 8;    ///< measurement value Receiver Channel 2 [7:0]
    } RX2CNTRL;

    /** @brief ProxSense Counter Register of Receiver Channel 3 high byte (_PXS_RX3CNTRH) */
    struct {
      _BITS   RX3CNT     : 8;    ///< measurement value Receiver Channel 3 [15:8]
    } RX3CNTRH;

    /** @brief ProxSense Counter Register of Receiver Channel 3 low byte (_PXS_RX3CNTRL) */
    struct {
      _BITS   RX3CNT     : 8;    ///< measurement value Receiver Channel 3 [7:0]
    } RX3CNTRL;

    /** @brief ProxSense Counter Register of Receiver Channel 4 high byte (_PXS_RX4CNTRH) */
    struct {
      _BITS   RX4CNT     : 8;    ///< measurement value Receiver Channel 4 [15:8]
    } RX4CNTRH;

    /** @brief ProxSense Counter Register of Receiver Channel 4 low byte (_PXS_RX4CNTRL) */
    struct {
      _BITS   RX4CNT     : 8;    ///< measurement value Receiver Channel 4 [7:0]
    } RX4CNTRL;

    /** @brief ProxSense Counter Register of Receiver Channel 5 high byte (_PXS_RX5CNTRH) */
    struct {
      _BITS   RX5CNT     : 8;    ///< measurement value Receiver Channel 5 [15:8]
    } RX5CNTRH;

    /** @brief ProxSense Counter Register of Receiver Channel 5 low byte (_PXS_RX5CNTRL) */
    struct {
      _BITS   RX5CNT     : 8;    ///< measurement value Receiver Channel 5 [7:0]
    } RX5CNTRL;

    /** @brief ProxSense Counter Register of Receiver Channel 6 high byte (_PXS_RX6CNTRH) */
    struct {
      _BITS   RX6CNT     : 8;    ///< measurement value Receiver Channel 6 [15:8]
    } RX6CNTRH;

    /** @brief ProxSense Counter Register of Receiver Channel 6 low byte (_PXS_RX6CNTRL) */
    struct {
      _BITS   RX6CNT     : 8;    ///< measurement value Receiver Channel 6 [7:0]
    } RX6CNTRL;

    /** @brief ProxSense Counter Register of Receiver Channel 7 high byte (_PXS_RX7CNTRH) */
    struct {
      _BITS   RX7CNT     : 8;    ///< measurement value Receiver Channel 7 [15:8]
    } RX7CNTRH;

    /** @brief ProxSense Counter Register of Receiver Channel 7 low byte (_PXS_RX7CNTRL) */
    struct {
      _BITS   RX7CNT     : 8;    ///< measurement value Receiver Channel 7 [7:0]
    } RX7CNTRL;

    /** @brief ProxSense Counter Register of Receiver Channel 8 high byte (_PXS_RX8CNTRH) */
    struct {
      _BITS   RX8CNT     : 8;    ///< measurement value Receiver Channel 8 [15:8]
    } RX8CNTRH;

    /** @brief ProxSense Counter Register of Receiver Channel 8 low byte (_PXS_RX8CNTRL) */
    struct {
      _BITS   RX8CNT     : 8;    ///< measurement value Receiver Channel 8 [7:0]
    } RX8CNTRL;

    /** @brief ProxSense Counter Register of Receiver Channel 9 high byte (_PXS_RX9CNTRH) */
    struct {
      _BITS   RX9CNT     : 8;    ///< measurement value Receiver Channel 9 [15:8]
    } RX9CNTRH;

    /** @brief ProxSense Counter Register of Receiver Channel 9 low byte (_PXS_RX9CNTRL) */
    struct {
      _BITS   RX9CNT     : 8;    ///< measurement value Receiver Channel 9 [7:0]
    } RX9CNTRL;

    /** @brief Reserved register (12B) */
    uint8_t res6    [12];

    /** @brief ProxSense Receiver Sampling Capacitor Selection for Channel 0 (_PXS_RX0CSSELR) */
    struct {
      _BITS   RX0CSSEL   : 5;    ///< Sampling capacitor size of Receiver Channel 0 [4:0]
      _BITS              : 3;    //   Reserved
    } RX0CSSELR;

    /** @brief ProxSense Receiver Sampling Capacitor Selection for Channel 1 (_PXS_RX1CSSELR) */
    struct {
      _BITS   RX1CSSEL   : 5;    ///< Sampling capacitor size of Receiver Channel 1 [4:0]
      _BITS              : 3;    //   Reserved
    } RX1CSSELR;

    /** @brief ProxSense Receiver Sampling Capacitor Selection for Channel 2 (_PXS_RX2CSSELR) */
    struct {
      _BITS   RX2CSSEL   : 5;    ///< Sampling capacitor size of Receiver Channel 2 [4:0]
      _BITS              : 3;    //   Reserved
    } RX2CSSELR;

    /** @brief ProxSense Receiver Sampling Capacitor Selection for Channel 3 (_PXS_RX3CSSELR) */
    struct {
      _BITS   RX3CSSEL   : 5;    ///< Sampling capacitor size of Receiver Channel 3 [4:0]
      _BITS              : 3;    //   Reserved
    } RX3CSSELR;

    /** @brief ProxSense Receiver Sampling Capacitor Selection for Channel 4 (_PXS_RX4CSSELR) */
    struct {
      _BITS   RX4CSSEL   : 5;    ///< Sampling capacitor size of Receiver Channel 4 [4:0]
      _BITS              : 3;    //   Reserved
    } RX4CSSELR;

    /** @brief ProxSense Receiver Sampling Capacitor Selection for Channel 5 (_PXS_RX5CSSELR) */
    struct {
      _BITS   RX5CSSEL   : 5;    ///< Sampling capacitor size of Receiver Channel 5 [4:0]
      _BITS              : 3;    //   Reserved
    } RX5CSSELR;

    /** @brief ProxSense Receiver Sampling Capacitor Selection for Channel 6 (_PXS_RX6CSSELR) */
    struct {
      _BITS   RX6CSSEL   : 5;    ///< Sampling capacitor size of Receiver Channel 6 [4:0]
      _BITS              : 3;    //   Reserved
    } RX6CSSELR;

    /** @brief ProxSense Receiver Sampling Capacitor Selection for Channel 7 (_PXS_RX7CSSELR) */
    struct {
      _BITS   RX7CSSEL   : 5;    ///< Sampling capacitor size of Receiver Channel 7 [4:0]
      _BITS              : 3;    //   Reserved
    } RX7CSSELR;

    /** @brief ProxSense Receiver Sampling Capacitor Selection for Channel 8 (_PXS_RX8CSSELR) */
    struct {
      _BITS   RX8CSSEL   : 5;    ///< Sampling capacitor size of Receiver Channel 8 [4:0]
      _BITS              : 3;    //   Reserved
    } RX8CSSELR;

    /** @brief ProxSense Receiver Sampling Capacitor Selection for Channel 9 (_PXS_RX9CSSELR) */
    struct {
      _BITS   RX9CSSEL   : 5;    ///< Sampling capacitor size of Receiver Channel 9 [4:0]
      _BITS              : 3;    //   Reserved
    } RX9CSSELR;

    /** @brief Reserved register (6B) */
    uint8_t res7    [6];

    /** @brief ProxSense Compensation Capacitor Selection for Channel 0 (_PXS_RX0EPCCSELR) */
    struct {
      _BITS   RX0EPCC    : 8;    ///< Parasitic compensation capacitor of Receiver Channel 0
    } RX0EPCCSELR;

    /** @brief ProxSense Compensation Capacitor Selection for Channel 1 (_PXS_RX1EPCCSELR) */
    struct {
      _BITS   RX1EPCC    : 8;    ///< Parasitic compensation capacitor of Receiver Channel 1
    } RX1EPCCSELR;

    /** @brief ProxSense Compensation Capacitor Selection for Channel 2 (_PXS_RX2EPCCSELR) */
    struct {
      _BITS   RX2EPCC    : 8;    ///< Parasitic compensation capacitor of Receiver Channel 2
    } RX2EPCCSELR;

    /** @brief ProxSense Compensation Capacitor Selection for Channel 3 (_PXS_RX3EPCCSELR) */
    struct {
      _BITS   RX3EPCC    : 8;    ///< Parasitic compensation capacitor of Receiver Channel 3
    } RX3EPCCSELR;

    /** @brief ProxSense Compensation Capacitor Selection for Channel 4 (_PXS_RX4EPCCSELR) */
    struct {
      _BITS   RX4EPCC    : 8;    ///< Parasitic compensation capacitor of Receiver Channel 4
    } RX4EPCCSELR;

    /** @brief ProxSense Compensation Capacitor Selection for Channel 5 (_PXS_RX5EPCCSELR) */
    struct {
      _BITS   RX5EPCC    : 8;    ///< Parasitic compensation capacitor of Receiver Channel 5
    } RX5EPCCSELR;

    /** @brief ProxSense Compensation Capacitor Selection for Channel 6 (_PXS_RX6EPCCSELR) */
    struct {
      _BITS   RX6EPCC    : 8;    ///< Parasitic compensation capacitor of Receiver Channel 6
    } RX6EPCCSELR;

    /** @brief ProxSense Compensation Capacitor Selection for Channel 7 (_PXS_RX7EPCCSELR) */
    struct {
      _BITS   RX7EPCC    : 8;    ///< Parasitic compensation capacitor of Receiver Channel 7
    } RX7EPCCSELR;

    /** @brief ProxSense Compensation Capacitor Selection for Channel 8 (_PXS_RX8EPCCSELR) */
    struct {
      _BITS   RX8EPCC    : 8;    ///< Parasitic compensation capacitor of Receiver Channel 8
    } RX8EPCCSELR;

    /** @brief ProxSense Compensation Capacitor Selection for Channel 9 (_PXS_RX9EPCCSELR) */
    struct {
      _BITS   RX9EPCC    : 8;    ///< Parasitic compensation capacitor of Receiver Channel 9
    } RX9EPCCSELR;

  } PXS_t;

  /* Pointer to PXS registers */
  #define _PXS          _SFR(_PXS_t,   PXS_AddressBase)          ///< ProxSense struct/bit access
  #define _PXS_CR1      _SFR(uint8_t,  PXS_AddressBase+0x00)     ///< ProxSense Control Register 1
  #define _PXS_CR2      _SFR(uint8_t,  PXS_AddressBase+0x01)     ///< ProxSense Control Register 2
  #define _PXS_CR3      _SFR(uint8_t,  PXS_AddressBase+0x02)     ///< ProxSense Control Register 3
  // reserved (1B)
  #define _PXS_ISR      _SFR(uint8_t,  PXS_AddressBase+0x04)     ///< ProxSense Interrupt and Status Register
  // reserved (1B)
  #define _PXS_CKCR1    _SFR(uint8_t,  PXS_AddressBase+0x06)     ///< ProxSense Clock Control Register 1
  #define _PXS_CKCR2    _SFR(uint8_t,  PXS_AddressBase+0x07)     ///< ProxSense Clock Control Register 2
  #define _PXS_RXENRH   _SFR(uint8_t,  PXS_AddressBase+0x08)     ///< ProxSense Receiver Enable Register high byte
  #define _PXS_RXENRL   _SFR(uint8_t,  PXS_AddressBase+0x09)     ///< ProxSense Receiver Enable Register low byte
  #define _PXS_RXCR1H   _SFR(uint8_t,  PXS_AddressBase+0x0A)     ///< ProxSense Receiver Control Register 1 high byte
  #define _PXS_RXCR1L   _SFR(uint8_t,  PXS_AddressBase+0x0B)     ///< ProxSense Receiver Control Register 1 low byte
  #define _PXS_RXCR2H   _SFR(uint8_t,  PXS_AddressBase+0x0C)     ///< ProxSense Receiver Control Register 2 high byte
  #define _PXS_RXCR2L   _SFR(uint8_t,  PXS_AddressBase+0x0D)     ///< ProxSense Receiver Control Register 2 low byte
  #define _PXS_RXCR3H   _SFR(uint8_t,  PXS_AddressBase+0x0E)     ///< ProxSense Receiver Control Register 3 high byte
  #define _PXS_RXCR3L   _SFR(uint8_t,  PXS_AddressBase+0x0F)     ///< ProxSense Receiver Control Register 3 low byte
  // reserved (2B)
  #define _PXS_RXINSRH  _SFR(uint8_t,  PXS_AddressBase+0x12)     ///< ProxSense Receiver Inactive State Register high byte
  #define _PXS_RXINSRL  _SFR(uint8_t,  PXS_AddressBase+0x13)     ///< ProxSense Receiver Inactive State Register low byte
  // reserved (2B)
  #define _PXS_TXENRH   _SFR(uint8_t,  PXS_AddressBase+0x16)     ///< ProxSense Transmit Enable Register high byte
  #define _PXS_TXENRL   _SFR(uint8_t,  PXS_AddressBase+0x17)     ///< ProxSense Transmit Enable Register low byte
  // reserved (2B)
  #define _PXS_MAXRH    _SFR(uint8_t,  PXS_AddressBase+0x1A)     ///< ProxSense Maximum Counter Value Register high byte
  #define _PXS_MAXRL    _SFR(uint8_t,  PXS_AddressBase+0x1B)     ///< ProxSense Maximum Counter Value Register low byte
  #define _PXS_MAXENRH  _SFR(uint8_t,  PXS_AddressBase+0x1C)     ///< ProxSense Maximum Counter Enable Register high byte
  #define _PXS_MAXENRL  _SFR(uint8_t,  PXS_AddressBase+0x1D)     ///< ProxSense Maximum Counter Enable Register low byte
  #define _PXS_RXSRH    _SFR(uint8_t,  PXS_AddressBase+0x1E)     ///< ProxSense Receiver Status Register high byte
  #define _PXS_RXSRL    _SFR(uint8_t,  PXS_AddressBase+0x1F)     ///< ProxSense Receiver Status Register low byte
  #define _PXS_RX0CNTRH _SFR(uint8_t,  PXS_AddressBase+0x20)     ///< Counter Register of Receiver Channel 0 high byte
  #define _PXS_RX0CNTRL _SFR(uint8_t,  PXS_AddressBase+0x21)     ///< Counter Register of Receiver Channel 0 low byte
  #define _PXS_RX1CNTRH _SFR(uint8_t,  PXS_AddressBase+0x22)     ///< Counter Register of Receiver Channel 1 high byte
  #define _PXS_RX1CNTRL _SFR(uint8_t,  PXS_AddressBase+0x23)     ///< Counter Register of Receiver Channel 1 low byte
  #define _PXS_RX2CNTRH _SFR(uint8_t,  PXS_AddressBase+0x24)     ///< Counter Register of Receiver Channel 2 high byte
  #define _PXS_RX2CNTRL _SFR(uint8_t,  PXS_AddressBase+0x25)     ///< Counter Register of Receiver Channel 2 low byte
  #define _PXS_RX3CNTRH _SFR(uint8_t,  PXS_AddressBase+0x26)     ///< Counter Register of Receiver Channel 3 high byte
  #define _PXS_RX3CNTRL _SFR(uint8_t,  PXS_AddressBase+0x27)     ///< Counter Register of Receiver Channel 3 low byte
  #define _PXS_RX4CNTRH _SFR(uint8_t,  PXS_AddressBase+0x28)     ///< Counter Register of Receiver Channel 4 high byte
  #define _PXS_RX4CNTRL _SFR(uint8_t,  PXS_AddressBase+0x29)     ///< Counter Register of Receiver Channel 4 low byte
  #define _PXS_RX5CNTRH _SFR(uint8_t,  PXS_AddressBase+0x2A)     ///< Counter Register of Receiver Channel 5 high byte
  #define _PXS_RX5CNTRL _SFR(uint8_t,  PXS_AddressBase+0x2B)     ///< Counter Register of Receiver Channel 5 low byte
  #define _PXS_RX6CNTRH _SFR(uint8_t,  PXS_AddressBase+0x2C)     ///< Counter Register of Receiver Channel 6 high byte
  #define _PXS_RX6CNTRL _SFR(uint8_t,  PXS_AddressBase+0x2D)     ///< Counter Register of Receiver Channel 6 low byte
  #define _PXS_RX7CNTRH _SFR(uint8_t,  PXS_AddressBase+0x2E)     ///< Counter Register of Receiver Channel 7 high byte
  #define _PXS_RX7CNTRL _SFR(uint8_t,  PXS_AddressBase+0x2F)     ///< Counter Register of Receiver Channel 7 low byte
  #define _PXS_RX8CNTRH _SFR(uint8_t,  PXS_AddressBase+0x30)     ///< Counter Register of Receiver Channel 8 high byte
  #define _PXS_RX8CNTRL _SFR(uint8_t,  PXS_AddressBase+0x31)     ///< Counter Register of Receiver Channel 8 low byte
  #define _PXS_RX9CNTRH _SFR(uint8_t,  PXS_AddressBase+0x32)     ///< Counter Register of Receiver Channel 9 high byte
  #define _PXS_RX9CNTRL _SFR(uint8_t,  PXS_AddressBase+0x33)     ///< Counter Register of Receiver Channel 9 low byte
  // reserved (12B)
  #define _PXS_RX0CSSELR _SFR(uint8_t,  PXS_AddressBase+0x40)    ///< ProxSense Receiver Sampling Capacitor Selection for Channel 0
  #define _PXS_RX1CSSELR _SFR(uint8_t,  PXS_AddressBase+0x41)    ///< ProxSense Receiver Sampling Capacitor Selection for Channel 1
  #define _PXS_RX2CSSELR _SFR(uint8_t,  PXS_AddressBase+0x42)    ///< ProxSense Receiver Sampling Capacitor Selection for Channel 2
  #define _PXS_RX3CSSELR _SFR(uint8_t,  PXS_AddressBase+0x43)    ///< ProxSense Receiver Sampling Capacitor Selection for Channel 3
  #define _PXS_RX4CSSELR _SFR(uint8_t,  PXS_AddressBase+0x44)    ///< ProxSense Receiver Sampling Capacitor Selection for Channel 4
  #define _PXS_RX5CSSELR _SFR(uint8_t,  PXS_AddressBase+0x45)    ///< ProxSense Receiver Sampling Capacitor Selection for Channel 5
  #define _PXS_RX6CSSELR _SFR(uint8_t,  PXS_AddressBase+0x46)    ///< ProxSense Receiver Sampling Capacitor Selection for Channel 6
  #define _PXS_RX7CSSELR _SFR(uint8_t,  PXS_AddressBase+0x47)    ///< ProxSense Receiver Sampling Capacitor Selection for Channel 7
  #define _PXS_RX8CSSELR _SFR(uint8_t,  PXS_AddressBase+0x48)    ///< ProxSense Receiver Sampling Capacitor Selection for Channel 8
  #define _PXS_RX9CSSELR _SFR(uint8_t,  PXS_AddressBase+0x49)    ///< ProxSense Receiver Sampling Capacitor Selection for Channel 9
  // reserved (6B)
  #define _PXS_RX0EPCCSELR _SFR(uint8_t,  PXS_AddressBase+0x50)  ///< ProxSense Compensation Capacitor Selection for Channel 0
  #define _PXS_RX1EPCCSELR _SFR(uint8_t,  PXS_AddressBase+0x51)  ///< ProxSense Compensation Capacitor Selection for Channel 1
  #define _PXS_RX2EPCCSELR _SFR(uint8_t,  PXS_AddressBase+0x52)  ///< ProxSense Compensation Capacitor Selection for Channel 2
  #define _PXS_RX3EPCCSELR _SFR(uint8_t,  PXS_AddressBase+0x53)  ///< ProxSense Compensation Capacitor Selection for Channel 3
  #define _PXS_RX4EPCCSELR _SFR(uint8_t,  PXS_AddressBase+0x54)  ///< ProxSense Compensation Capacitor Selection for Channel 4
  #define _PXS_RX5EPCCSELR _SFR(uint8_t,  PXS_AddressBase+0x55)  ///< ProxSense Compensation Capacitor Selection for Channel 5
  #define _PXS_RX6EPCCSELR _SFR(uint8_t,  PXS_AddressBase+0x56)  ///< ProxSense Compensation Capacitor Selection for Channel 6
  #define _PXS_RX7EPCCSELR _SFR(uint8_t,  PXS_AddressBase+0x57)  ///< ProxSense Compensation Capacitor Selection for Channel 7
  #define _PXS_RX8EPCCSELR _SFR(uint8_t,  PXS_AddressBase+0x58)  ///< ProxSense Compensation Capacitor Selection for Channel 8
  #define _PXS_RX9EPCCSELR _SFR(uint8_t,  PXS_AddressBase+0x59)  ///< ProxSense Compensation Capacitor Selection for Channel 9


  /* PXS Module Reset Values */
  #define _PXS_CR1_RESET_VALUE         ((uint8_t)0x00)           ///< ProxSense Control Register 1 reset value
  #define _PXS_CR2_RESET_VALUE         ((uint8_t)0x00)           ///< ProxSense Control Register 2 reset value
  #define _PXS_CR3_RESET_VALUE         ((uint8_t)0x00)           ///< ProxSense Control Register 3 reset value
  #define _PXS_ISR_RESET_VALUE         ((uint8_t)0x00)           ///< ProxSense Interrupt and Status Register reset value
  #define _PXS_CKCR1_RESET_VALUE       ((uint8_t)0x30)           ///< ProxSense Clock Control Register 1 reset value
  #define _PXS_CKCR2_RESET_VALUE       ((uint8_t)0x11)           ///< ProxSense Clock Control Register 2 reset value
  #define _PXS_RXENRH_RESET_VALUE      ((uint8_t)0x00)           ///< ProxSense Receiver Enable Register high byte reset value
  #define _PXS_RXENRL_RESET_VALUE      ((uint8_t)0x00)           ///< ProxSense Receiver Enable Register low byte reset value
  #define _PXS_RXCR1H_RESET_VALUE      ((uint8_t)0x00)           ///< ProxSense Receiver Control Register 1 high byte reset value
  #define _PXS_RXCR1L_RESET_VALUE      ((uint8_t)0x00)           ///< ProxSense Receiver Control Register 1 low byte reset value
  #define _PXS_RXCR2H_RESET_VALUE      ((uint8_t)0x00)           ///< ProxSense Receiver Control Register 2 high byte reset value
  #define _PXS_RXCR2L_RESET_VALUE      ((uint8_t)0x00)           ///< ProxSense Receiver Control Register 2 low byte reset value
  #define _PXS_RXCR3H_RESET_VALUE      ((uint8_t)0x00)           ///< ProxSense Receiver Control Register 3 high byte reset value
  #define _PXS_RXCR3L_RESET_VALUE      ((uint8_t)0x00)           ///< ProxSense Receiver Control Register 3 low byte reset value
  #define _PXS_RXINSRH_RESET_VALUE     ((uint8_t)0x00)           ///< ProxSense Receiver Inactive State Register high byte reset value
  #define _PXS_RXINSRL_RESET_VALUE     ((uint8_t)0x00)           ///< ProxSense Receiver Inactive State Register low byte reset value
  #define _PXS_TXENRH_RESET_VALUE      ((uint8_t)0x00)           ///< ProxSense Transmit Enable Register high byte reset value
  #define _PXS_TXENRL_RESET_VALUE      ((uint8_t)0x00)           ///< ProxSense Transmit Enable Register low byte reset value
  #define _PXS_MAXRH_RESET_VALUE       ((uint8_t)0xFF)           ///< ProxSense Maximum Counter Value Register high byte reset value
  #define _PXS_MAXRL_RESET_VALUE       ((uint8_t)0xFF)           ///< ProxSense Maximum Counter Value Register low byte reset value
  #define _PXS_MAXENRH_RESET_VALUE     ((uint8_t)0x00)           ///< ProxSense Maximum Counter Enable Register high byte reset value
  #define _PXS_MAXENRL_RESET_VALUE     ((uint8_t)0x00)           ///< ProxSense Maximum Counter Enable Register low byte reset value
  #define _PXS_RXSRH_RESET_VALUE       ((uint8_t)0x00)           ///< ProxSense Receiver Status Register high byte reset value
  #define _PXS_RXSRL_RESET_VALUE       ((uint8_t)0x00)           ///< ProxSense Receiver Status Register low byte reset value
  #define _PXS_RXNCNTRH_RESET_VALUE    ((uint8_t)0x00)           ///< Counter Register of Receiver Channel n (0..9) high byte reset value
  #define _PXS_RXNCNTRL_RESET_VALUE    ((uint8_t)0x00)           ///< Counter Register of Receiver Channel n (0..9) low byte reset value
  #define _PXS_RXNCSSELR_RESET_VALUE   ((uint8_t)0x00)           ///< ProxSense Receiver Sampling Capacitor Selection for Channel n (0..9) reset value
  #define _PXS_RXNEPCCSELR_RESET_VALUE ((uint8_t)0x00)           ///< ProxSense Compensation Capacitor Selection for Channel n (0..9) reset value


  /* ProxSense Control Register 1 (_PXS_CR1) */
  // reserved [4:0]
  #define _PXS_CR1_LOW_POWER           ((uint8_t) (0x01 << 5))   ///< ProxSense Low power mode [0]
  #define _PXS_CR1_START               ((uint8_t) (0x01 << 6))   ///< ProxSense Start conversion [0]
  #define _PXS_CR1_PXSEN               ((uint8_t) (0x01 << 7))   ///< ProxSense enable [0]

  /* ProxSense Control Register 2 (_PXS_CR2) */
  #define _PXS_CR2_SYNCEDGE            ((uint8_t) (0x01 << 0))   ///< ProxSense Synchronization edge selection [0]
  #define _PXS_CR2_SYNCEN              ((uint8_t) (0x01 << 1))   ///< ProxSense Enable synchronization (SYNC) feature [0]
  #define _PXS_CR2_RXCOUPLING          ((uint8_t) (0x01 << 2))   ///< ProxSense Reduce coupling between receiver lines [0]
  #define _PXS_CR2_RXGROUP             ((uint8_t) (0x01 << 3))   ///< ProxSense Rx group selection [0]
  // reserved [4]
  #define _PXS_CR2_NOISEDETEN          ((uint8_t) (0x01 << 5))   ///< ProxSense Noise detection enable [0]
  #define _PXS_CR2_FCCITEN             ((uint8_t) (0x01 << 6))   ///< ProxSense First conversion completion interrupt enable [0]
  #define _PXS_CR2_EOCITEN             ((uint8_t) (0x01 << 7))   ///< ProxSense End of conversion interrupt enable [0]

  /* ProxSense Control Register 3 (_PXS_CR3) */
  #define _PXS_CR3_VTHR                ((uint8_t) (0x0F << 0))   ///< ProxSense Threshold voltage (Vthr) selection [3:0]
  #define _PXS_CR3_VTHR0               ((uint8_t) (0x01 << 0))   ///< ProxSense Threshold voltage (Vthr) selection [0]
  #define _PXS_CR3_VTHR1               ((uint8_t) (0x01 << 0))   ///< ProxSense Threshold voltage (Vthr) selection [1]
  #define _PXS_CR3_VTHR2               ((uint8_t) (0x01 << 0))   ///< ProxSense Threshold voltage (Vthr) selection [2]
  #define _PXS_CR3_VTHR3               ((uint8_t) (0x01 << 0))   ///< ProxSense Threshold voltage (Vthr) selection [3]
  #define _PXS_CR3_BIAS                ((uint8_t) (0x03 << 4))   ///< ProxSense Sample and hold strength selection [1:0]
  #define _PXS_CR3_BIAS0               ((uint8_t) (0x01 << 4))   ///< ProxSense Sample and hold strength selection [0]
  #define _PXS_CR3_BIAS1               ((uint8_t) (0x01 << 5))   ///< ProxSense Sample and hold strength selection [1]
  #define _PXS_CR3_STAB                ((uint8_t) (0x03 << 6))   ///< ProxSense Selection for stabilization time after ProxSense power-on [1:0]
  #define _PXS_CR3_STAB0               ((uint8_t) (0x01 << 6))   ///< ProxSense Selection for stabilization time after ProxSense power-on [0]
  #define _PXS_CR3_STAB1               ((uint8_t) (0x01 << 7))   ///< ProxSense Selection for stabilization time after ProxSense power-on [1]

  /* ProxSense Interrupt and Status Register (_PXS_ISR) */
  // reserved [1:0]
  #define _PXS_ISR_SYNC_OVRF           ((uint8_t) (0x01 << 2))   ///< ProxSense Synchronization (SYNC) overflow flag [0]
  #define _PXS_ISR_SYNCPF              ((uint8_t) (0x01 << 3))   ///< ProxSense Synchronization (SYNC) pending flag [0]
  #define _PXS_ISR_CIPF                ((uint8_t) (0x01 << 4))   ///< ProxSense Conversion in progress flag [0]
  #define _PXS_ISR_NOISEDETF           ((uint8_t) (0x01 << 5))   ///< ProxSense Noise detection flag [0]
  #define _PXS_ISR_FCCF                ((uint8_t) (0x01 << 6))   ///< ProxSense First conversion completion flag [0]
  #define _PXS_ISR_EOCF                ((uint8_t) (0x01 << 7))   ///< ProxSense End of conversion flag [0]

  /* ProxSense Clock Control Register 1 (_PXS_CKCR1) */
  #define _PXS_CKCR1_INCPHASE          ((uint8_t) (0x01 << 0))   ///< ProxSense Increase length of UP and PASS by 1/2 clock cycle [0]
  #define _PXS_CKCR1_ANADEAD           ((uint8_t) (0x01 << 1))   ///< ProxSense ensure UP-PASS deadtime using analog delay [0]
  // reserved [3:2]
  #define _PXS_CKCR1_PRESC             ((uint8_t) (0x07 << 4))   ///< ProxSense Conversion in progress flag [2:0]
  #define _PXS_CKCR1_PRESC0            ((uint8_t) (0x01 << 4))   ///< ProxSense Conversion in progress flag [0]
  #define _PXS_CKCR1_PRESC1            ((uint8_t) (0x01 << 5))   ///< ProxSense Conversion in progress flag [1]
  #define _PXS_CKCR1_PRESC2            ((uint8_t) (0x01 << 6))   ///< ProxSense Conversion in progress flag [2]
  // reserved [7]

  /* ProxSense Clock Control Register 2 (_PXS_CKCR2) */
  #define _PXS_CKCR2_PASSLEN           ((uint8_t) (0x07 << 0))   ///< ProxSense Length of PASS phase [2:0]
  #define _PXS_CKCR2_PASSLEN0          ((uint8_t) (0x01 << 0))   ///< ProxSense Length of PASS phase [0]
  #define _PXS_CKCR2_PASSLEN1          ((uint8_t) (0x01 << 1))   ///< ProxSense Length of PASS phase [1]
  #define _PXS_CKCR2_PASSLEN2          ((uint8_t) (0x01 << 2))   ///< ProxSense Length of PASS phase [2]
  // reserved [3]
  #define _PXS_CKCR2_UPLEN             ((uint8_t) (0x07 << 4))   ///< ProxSense Length of UP phase [2:0]
  #define _PXS_CKCR2_UPLEN0            ((uint8_t) (0x01 << 4))   ///< ProxSense Length of UP phase [0]
  #define _PXS_CKCR2_UPLEN1            ((uint8_t) (0x01 << 5))   ///< ProxSense Length of UP phase [1]
  #define _PXS_CKCR2_UPLEN2            ((uint8_t) (0x01 << 6))   ///< ProxSense Length of UP phase [2]
  // reserved [7)

  /* ProxSense Receiver Enable Register high byte (_PXS_RXENRH) */
  #define _PXS_RXENRH_RXEN8            ((uint8_t) (0x01 << 0))   ///< ProxSense Enable receiver channel 8 [0]
  #define _PXS_RXENRH_RXEN9            ((uint8_t) (0x01 << 1))   ///< ProxSense Enable receiver channel 9 [0]
  // reserved [7:2]

  /* ProxSense Receiver Enable Register low byte (_PXS_RXENRL) */
  #define _PXS_RXENRL_RXEN0            ((uint8_t) (0x01 << 0))   ///< ProxSense Enable receiver channel 0 [0]
  #define _PXS_RXENRL_RXEN1            ((uint8_t) (0x01 << 1))   ///< ProxSense Enable receiver channel 1 [0]
  #define _PXS_RXENRL_RXEN2            ((uint8_t) (0x01 << 2))   ///< ProxSense Enable receiver channel 2 [0]
  #define _PXS_RXENRL_RXEN3            ((uint8_t) (0x01 << 3))   ///< ProxSense Enable receiver channel 3 [0]
  #define _PXS_RXENRL_RXEN4            ((uint8_t) (0x01 << 4))   ///< ProxSense Enable receiver channel 4 [0]
  #define _PXS_RXENRL_RXEN5            ((uint8_t) (0x01 << 5))   ///< ProxSense Enable receiver channel 5 [0]
  #define _PXS_RXENRL_RXEN6            ((uint8_t) (0x01 << 6))   ///< ProxSense Enable receiver channel 6 [0]
  #define _PXS_RXENRL_RXEN7            ((uint8_t) (0x01 << 7))   ///< ProxSense Enable receiver channel 7 [0]

  /* ProxSense Receiver Control Register 1 high byte (_PXS_RXCR1H) */
  #define _PXS_RXCR1H_RXCR1_8          ((uint8_t) (0x01 << 0))   ///< ProxSense Receiver channel 1 Conversion mode 8 [0]
  #define _PXS_RXCR1H_RXCR1_9          ((uint8_t) (0x01 << 1))   ///< ProxSense Receiver channel 1 Conversion mode 9 [0]
  // reserved [7:2]

  /* ProxSense Receiver Control Register 1 low byte (_PXS_RXCR1L) */
  #define _PXS_RXCR1L_RXCR1_0          ((uint8_t) (0x01 << 0))   ///< ProxSense Receiver channel 1 Conversion mode 0 [0]
  #define _PXS_RXCR1L_RXCR1_1          ((uint8_t) (0x01 << 1))   ///< ProxSense Receiver channel 1 Conversion mode 1 [0]
  #define _PXS_RXCR1L_RXCR1_2          ((uint8_t) (0x01 << 2))   ///< ProxSense Receiver channel 1 Conversion mode 2 [0]
  #define _PXS_RXCR1L_RXCR1_3          ((uint8_t) (0x01 << 3))   ///< ProxSense Receiver channel 1 Conversion mode 3 [0]
  #define _PXS_RXCR1L_RXCR1_4          ((uint8_t) (0x01 << 4))   ///< ProxSense Receiver channel 1 Conversion mode 4 [0]
  #define _PXS_RXCR1L_RXCR1_5          ((uint8_t) (0x01 << 5))   ///< ProxSense Receiver channel 1 Conversion mode 5 [0]
  #define _PXS_RXCR1L_RXCR1_6          ((uint8_t) (0x01 << 6))   ///< ProxSense Receiver channel 1 Conversion mode 6 [0]
  #define _PXS_RXCR1L_RXCR1_7          ((uint8_t) (0x01 << 7))   ///< ProxSense Receiver channel 1 Conversion mode 7 [0]

  /* ProxSense Receiver Control Register 2 high byte (_PXS_RXCR2H) */
  #define _PXS_RXCR2H_RXCR2_8          ((uint8_t) (0x01 << 0))   ///< ProxSense Receiver channel 2 Conversion mode 8 [0]
  #define _PXS_RXCR2H_RXCR2_9          ((uint8_t) (0x01 << 1))   ///< ProxSense Receiver channel 2 Conversion mode 9 [0]
  // reserved [7:2]

  /* ProxSense Receiver Control Register 2 low byte (_PXS_RXCR2L) */
  #define _PXS_RXCR2L_RXCR2_0          ((uint8_t) (0x01 << 0))   ///< ProxSense Receiver channel 2 Conversion mode 0 [0]
  #define _PXS_RXCR2L_RXCR2_1          ((uint8_t) (0x01 << 1))   ///< ProxSense Receiver channel 2 Conversion mode 1 [0]
  #define _PXS_RXCR2L_RXCR2_2          ((uint8_t) (0x01 << 2))   ///< ProxSense Receiver channel 2 Conversion mode 2 [0]
  #define _PXS_RXCR2L_RXCR2_3          ((uint8_t) (0x01 << 3))   ///< ProxSense Receiver channel 2 Conversion mode 3 [0]
  #define _PXS_RXCR2L_RXCR2_4          ((uint8_t) (0x01 << 4))   ///< ProxSense Receiver channel 2 Conversion mode 4 [0]
  #define _PXS_RXCR2L_RXCR2_5          ((uint8_t) (0x01 << 5))   ///< ProxSense Receiver channel 2 Conversion mode 5 [0]
  #define _PXS_RXCR2L_RXCR2_6          ((uint8_t) (0x01 << 6))   ///< ProxSense Receiver channel 2 Conversion mode 6 [0]
  #define _PXS_RXCR2L_RXCR2_7          ((uint8_t) (0x01 << 7))   ///< ProxSense Receiver channel 2 Conversion mode 7 [0]

  /* ProxSense Receiver Control Register 3 high byte (_PXS_RXCR3H) */
  #define _PXS_RXCR3H_RXCR3_8          ((uint8_t) (0x01 << 0))   ///< ProxSense Receiver channel 3 Conversion mode 8 [0]
  #define _PXS_RXCR3H_RXCR3_9          ((uint8_t) (0x01 << 1))   ///< ProxSense Receiver channel 3 Conversion mode 9 [0]
  // reserved [7:2]

  /* ProxSense Receiver Control Register 3 low byte (_PXS_RXCR3L) */
  #define _PXS_RXCR3L_RXCR3_0          ((uint8_t) (0x01 << 0))   ///< ProxSense Receiver channel 3 Conversion mode 0 [0]
  #define _PXS_RXCR3L_RXCR3_1          ((uint8_t) (0x01 << 1))   ///< ProxSense Receiver channel 3 Conversion mode 1 [0]
  #define _PXS_RXCR3L_RXCR3_2          ((uint8_t) (0x01 << 2))   ///< ProxSense Receiver channel 3 Conversion mode 2 [0]
  #define _PXS_RXCR3L_RXCR3_3          ((uint8_t) (0x01 << 3))   ///< ProxSense Receiver channel 3 Conversion mode 3 [0]
  #define _PXS_RXCR3L_RXCR3_4          ((uint8_t) (0x01 << 4))   ///< ProxSense Receiver channel 3 Conversion mode 4 [0]
  #define _PXS_RXCR3L_RXCR3_5          ((uint8_t) (0x01 << 5))   ///< ProxSense Receiver channel 3 Conversion mode 5 [0]
  #define _PXS_RXCR3L_RXCR3_6          ((uint8_t) (0x01 << 6))   ///< ProxSense Receiver channel 3 Conversion mode 6 [0]
  #define _PXS_RXCR3L_RXCR3_7          ((uint8_t) (0x01 << 7))   ///< ProxSense Receiver channel 3 Conversion mode 7 [0]

  /* ProxSense Receiver Inactive State Register high byte (_PXS_RXINSRH) */
  #define _PXS_RXINSRH_RXINS_8         ((uint8_t) (0x01 << 0))   ///< ProxSense Receiver channel 8 inactive state selection [0]
  #define _PXS_RXINSRH_RXINS_9         ((uint8_t) (0x01 << 1))   ///< ProxSense Receiver channel 9 inactive state selection [0]
  // reserved [7:2]

  /* ProxSense Receiver Inactive State Register low byte (_PXS_RXINSRL) */
  #define _PXS_RXINSRL_RXINS_0         ((uint8_t) (0x01 << 0))   ///< ProxSense Receiver channel 0 inactive state selection [0]
  #define _PXS_RXINSRL_RXINS_1         ((uint8_t) (0x01 << 1))   ///< ProxSense Receiver channel 1 inactive state selection [0]
  #define _PXS_RXINSRL_RXINS_2         ((uint8_t) (0x01 << 2))   ///< ProxSense Receiver channel 2 inactive state selection [0]
  #define _PXS_RXINSRL_RXINS_3         ((uint8_t) (0x01 << 3))   ///< ProxSense Receiver channel 3 inactive state selection [0]
  #define _PXS_RXINSRL_RXINS_4         ((uint8_t) (0x01 << 4))   ///< ProxSense Receiver channel 4 inactive state selection [0]
  #define _PXS_RXINSRL_RXINS_5         ((uint8_t) (0x01 << 5))   ///< ProxSense Receiver channel 5 inactive state selection [0]
  #define _PXS_RXINSRL_RXINS_6         ((uint8_t) (0x01 << 6))   ///< ProxSense Receiver channel 6 inactive state selection [0]
  #define _PXS_RXINSRL_RXINS_7         ((uint8_t) (0x01 << 7))   ///< ProxSense Receiver channel 7 inactive state selection [0]

  /* ProxSense Transmit Enable Register high byte (_PXS_TXENRH) */
  #define _PXS_TXENRH_TXEN8            ((uint8_t) (0x01 << 0))   ///< ProxSense Transmit output 8 function enable [0]
  #define _PXS_TXENRH_TXEN9            ((uint8_t) (0x01 << 1))   ///< ProxSense Transmit output 9 function enable [0]
  #define _PXS_TXENRH_TXEN10           ((uint8_t) (0x01 << 2))   ///< ProxSense Transmit output 10 function enable [0]
  #define _PXS_TXENRH_TXEN11           ((uint8_t) (0x01 << 3))   ///< ProxSense Transmit output 11 function enable [0]
  #define _PXS_TXENRH_TXEN12           ((uint8_t) (0x01 << 4))   ///< ProxSense Transmit output 12 function enable [0]
  #define _PXS_TXENRH_TXEN13           ((uint8_t) (0x01 << 5))   ///< ProxSense Transmit output 13 function enable [0]
  #define _PXS_TXENRH_TXEN14           ((uint8_t) (0x01 << 6))   ///< ProxSense Transmit output 14 function enable [0]
  #define _PXS_TXENRH_TXEN15           ((uint8_t) (0x01 << 7))   ///< ProxSense Transmit output 15 function enable [0]

  /* ProxSense Transmit Enable Register low byte (_PXS_TXENRL) */
  #define _PXS_TXENRL_TXEN0            ((uint8_t) (0x01 << 0))   ///< ProxSense Transmit output 0 function enable [0]
  #define _PXS_TXENRL_TXEN1            ((uint8_t) (0x01 << 1))   ///< ProxSense Transmit output 1 function enable [0]
  #define _PXS_TXENRL_TXEN2            ((uint8_t) (0x01 << 2))   ///< ProxSense Transmit output 2 function enable [0]
  #define _PXS_TXENRL_TXEN3            ((uint8_t) (0x01 << 3))   ///< ProxSense Transmit output 3 function enable [0]
  #define _PXS_TXENRL_TXEN4            ((uint8_t) (0x01 << 4))   ///< ProxSense Transmit output 4 function enable [0]
  #define _PXS_TXENRL_TXEN5            ((uint8_t) (0x01 << 5))   ///< ProxSense Transmit output 5 function enable [0]
  #define _PXS_TXENRL_TXEN6            ((uint8_t) (0x01 << 6))   ///< ProxSense Transmit output 6 function enable [0]
  #define _PXS_TXENRL_TXEN7            ((uint8_t) (0x01 << 7))   ///< ProxSense Transmit output 7 function enable [0]

  /* ProxSense Maximum Counter Enable Register high byte (_PXS_MAXENRH) */
  #define _PXS_MAXENRH_MAXEN8          ((uint8_t) (0x01 << 0))   ///< ProxSense enabled counter limit for Receive channel 8 [0]
  #define _PXS_MAXENRH_MAXEN9          ((uint8_t) (0x01 << 1))   ///< ProxSense enabled counter limit for Receive channel 9 [0]
  // reserved [7:2]

  /* ProxSense Maximum Counter Enable Register low byte (_PXS_MAXENRL) */
  #define _PXS_MAXENRL_MAXEN0          ((uint8_t) (0x01 << 0))   ///< ProxSense enabled counter limit for Receive channel 0 [0]
  #define _PXS_MAXENRL_MAXEN1          ((uint8_t) (0x01 << 1))   ///< ProxSense enabled counter limit for Receive channel 1 [0]
  #define _PXS_MAXENRL_MAXEN2          ((uint8_t) (0x01 << 2))   ///< ProxSense enabled counter limit for Receive channel 2 [0]
  #define _PXS_MAXENRL_MAXEN3          ((uint8_t) (0x01 << 3))   ///< ProxSense enabled counter limit for Receive channel 3 [0]
  #define _PXS_MAXENRL_MAXEN4          ((uint8_t) (0x01 << 4))   ///< ProxSense enabled counter limit for Receive channel 4 [0]
  #define _PXS_MAXENRL_MAXEN5          ((uint8_t) (0x01 << 5))   ///< ProxSense enabled counter limit for Receive channel 5 [0]
  #define _PXS_MAXENRL_MAXEN6          ((uint8_t) (0x01 << 6))   ///< ProxSense enabled counter limit for Receive channel 6 [0]
  #define _PXS_MAXENRL_MAXEN7          ((uint8_t) (0x01 << 7))   ///< ProxSense enabled counter limit for Receive channel 7 [0]

  /* ProxSense Receiver Status Register high byte (_PXS_RXSRH) */
  #define _PXS_RXSRH_VALID8            ((uint8_t) (0x01 << 0))   ///< ProxSense Valid bit for conversion data for receiver channel 8 is valid [0]
  #define _PXS_RXSRH_VALID9            ((uint8_t) (0x01 << 1))   ///< ProxSense Valid bit for conversion data for receiver channel 9 is valid [0]
  // reserved [7:2]

  /* ProxSense Receiver Status Register low byte (_PXS_RXSRL) */
  #define _PXS_RXSRL_VALID0            ((uint8_t) (0x01 << 0))   ///< ProxSense Valid bit for conversion data for receiver channel 0 is valid [0]
  #define _PXS_RXSRL_VALID1            ((uint8_t) (0x01 << 1))   ///< ProxSense Valid bit for conversion data for receiver channel 1 is valid [0]
  #define _PXS_RXSRL_VALID2            ((uint8_t) (0x01 << 2))   ///< ProxSense Valid bit for conversion data for receiver channel 2 is valid [0]
  #define _PXS_RXSRL_VALID3            ((uint8_t) (0x01 << 3))   ///< ProxSense Valid bit for conversion data for receiver channel 3 is valid [0]
  #define _PXS_RXSRL_VALID4            ((uint8_t) (0x01 << 4))   ///< ProxSense Valid bit for conversion data for receiver channel 4 is valid [0]
  #define _PXS_RXSRL_VALID5            ((uint8_t) (0x01 << 5))   ///< ProxSense Valid bit for conversion data for receiver channel 5 is valid [0]
  #define _PXS_RXSRL_VALID6            ((uint8_t) (0x01 << 6))   ///< ProxSense Valid bit for conversion data for receiver channel 6 is valid [0]
  #define _PXS_RXSRL_VALID7            ((uint8_t) (0x01 << 7))   ///< ProxSense Valid bit for conversion data for receiver channel 7 is valid [0]

  /* ProxSense Receiver Sampling Capacitor Selection for Channel N (0..9) (_PXS_RXnCSSELR) */
  #define _PXS_RXnCSSELR_RXnCSSEL      ((uint8_t) (0x1F << 0))   ///< ProxSense Sampling capacitor size of Receiver Channel 0 [4:0]
  #define _PXS_RXnCSSELR_RXnCSSEL0     ((uint8_t) (0x01 << 0))   ///< ProxSense Sampling capacitor size of Receiver Channel 0 [0]
  #define _PXS_RXnCSSELR_RXnCSSEL1     ((uint8_t) (0x01 << 1))   ///< ProxSense Sampling capacitor size of Receiver Channel 0 [1]
  #define _PXS_RXnCSSELR_RXnCSSEL2     ((uint8_t) (0x01 << 2))   ///< ProxSense Sampling capacitor size of Receiver Channel 0 [2]
  #define _PXS_RXnCSSELR_RXnCSSEL3     ((uint8_t) (0x01 << 3))   ///< ProxSense Sampling capacitor size of Receiver Channel 0 [3]
  #define _PXS_RXnCSSELR_RXnCSSEL4     ((uint8_t) (0x01 << 4))   ///< ProxSense Sampling capacitor size of Receiver Channel 0 [4]
  // reserved [7:5]

#endif // PXS_AddressBase



//------------------------
// Global Configuration (_CFG)
//------------------------
#if defined(_DOXYGEN) || defined(CFG_AddressBase)

  /** @brief struct for Global Configuration registers (_CFG) */
  typedef struct {

    /** @brief Global configuration register (_CFG_GCR) */
    struct {
      _BITS   SWD     : 1;    ///< SWIM disable
      _BITS   AL      : 1;    ///< Activation level
      _BITS           : 6;    //   Reserved
    } GCR;

  } _CFG_t;

  /* Pointer to CFG registers */
  #define _CFG          _SFR(_CFG_t,   CFG_AddressBase)          ///< CFG struct/bit access
  #define _CFG_GCR      _SFR(uint8_t,  CFG_AddressBase+0x00)     ///< Global configuration register


  /* CFG Module Reset Values */
  #define _CFG_GCR_RESET_VALUE         ((uint8_t)0x00)           ///< Global configuration register reset value


  /* Global configuration register (_CFG_GCR) */
  #define _CFG_GCR_SWD                 ((uint8_t) (0x01 << 0))   ///< SWIM disable [0]
  #define _CFG_GCR_AL                  ((uint8_t) (0x01 << 1))   ///< Activation level [0]
  // reserved [7:2]

#endif // CFG_AddressBase



//------------------------
// Interrupt Priority Module (_ITC)
//------------------------
#if defined(_DOXYGEN) || defined(ITC_AddressBase)

  /** @brief struct for setting interrupt Priority (_ITC) */
  typedef struct {

    /** @brief interrupt priority register 1 (_ITC_SPR1) */
    struct {
      _BITS             : 2;    //   Reserved (TLI always highest prio)
      _BITS   VECT1SPR  : 2;    ///< interrupt priority vector 1
      _BITS   VECT2SPR  : 2;    ///< interrupt priority vector 2
      _BITS             : 2;    //   Reserved
    } SPR1;


    /** @brief interrupt priority register 2 (_ITC_SPR2) */
    struct {
      _BITS   VECT4SPR  : 2;    ///< interrupt priority vector 4
      _BITS             : 2;    //   Reserved
      _BITS   VECT6SPR  : 2;    ///< interrupt priority vector 6
      _BITS   VECT7SPR  : 2;    ///< interrupt priority vector 7
    } SPR2;


    /** @brief interrupt priority register 3 (_ITC_SPR3) */
    struct {
      _BITS   VECT8SPR  : 2;    ///< interrupt priority vector 8
      _BITS   VECT9SPR  : 2;    ///< interrupt priority vector 9
      _BITS   VECT10SPR : 2;    ///< interrupt priority vector 10
      _BITS   VECT11SPR : 2;    ///< interrupt priority vector 11
    } SPR3;


    /** @brief interrupt priority register 4 (_ITC_SPR4) */
    struct {
      _BITS   VECT12SPR : 2;    ///< interrupt priority vector 12
      _BITS   VECT13SPR : 2;    ///< interrupt priority vector 13
      _BITS   VECT14SPR : 2;    ///< interrupt priority vector 14
      _BITS   VECT15SPR : 2;    ///< interrupt priority vector 15
    } SPR4;


    /** @brief interrupt priority register 5 (_ITC_SPR5) */
    struct {
      _BITS             : 6;    //   Reserved
      _BITS   VECT19SPR : 2;    ///< interrupt priority vector 19
    } SPR5;


    /** @brief interrupt priority register 6 (_ITC_SPR6) */
    struct {
      _BITS   VECT20SPR : 2;    ///< interrupt priority vector 20
      _BITS   VECT21SPR : 2;    ///< interrupt priority vector 21
      _BITS   VECT22SPR : 2;    ///< interrupt priority vector 22
      _BITS             : 2;    //   Reserved
    } SPR6;


    /** @brief interrupt priority register 7 (_ITC_SPR7) */
    struct {
      _BITS             : 2;    //   Reserved
      _BITS   VECT25SPR : 2;    ///< interrupt priority vector 25
      _BITS   VECT26SPR : 2;    ///< interrupt priority vector 26
      _BITS   VECT27SPR : 2;    ///< interrupt priority vector 27
    } SPR7;


    /** @brief interrupt priority register 8 (_ITC_SPR8) */
    struct {
      _BITS   VECT28SPR : 2;    ///< interrupt priority vector 28
      _BITS   VECT29SPR : 2;    ///< interrupt priority vector 29
      _BITS             : 4;    //   Reserved
    } SPR8;

  } ITC_t;

  /* Pointer to ITC registers */
  #define _ITC          _SFR(_ITC_t,   ITC_AddressBase)          ///< ITC struct/bit access
  #define _ITC_SPR1     _SFR(uint8_t,  ITC_AddressBase+0x00)     ///< Interrupt priority register 1/8
  #define _ITC_SPR2     _SFR(uint8_t,  ITC_AddressBase+0x01)     ///< Interrupt priority register 2/8
  #define _ITC_SPR3     _SFR(uint8_t,  ITC_AddressBase+0x02)     ///< Interrupt priority register 3/8
  #define _ITC_SPR4     _SFR(uint8_t,  ITC_AddressBase+0x03)     ///< Interrupt priority register 4/8
  #define _ITC_SPR5     _SFR(uint8_t,  ITC_AddressBase+0x04)     ///< Interrupt priority register 5/8
  #define _ITC_SPR6     _SFR(uint8_t,  ITC_AddressBase+0x05)     ///< Interrupt priority register 6/8
  #define _ITC_SPR7     _SFR(uint8_t,  ITC_AddressBase+0x06)     ///< Interrupt priority register 7/8
  #define _ITC_SPR8     _SFR(uint8_t,  ITC_AddressBase+0x07)     ///< Interrupt priority register 8/8


  /* ITC Module Reset Values */
  #define  _ITC_SPR1_RESET_VALUE       ((uint8_t) 0xFF)          ///< Interrupt priority register 1/8 reset value
  #define  _ITC_SPR2_RESET_VALUE       ((uint8_t) 0xFF)          ///< Interrupt priority register 2/8 reset value
  #define  _ITC_SPR3_RESET_VALUE       ((uint8_t) 0xFF)          ///< Interrupt priority register 3/8 reset value
  #define  _ITC_SPR4_RESET_VALUE       ((uint8_t) 0xFF)          ///< Interrupt priority register 4/8 reset value
  #define  _ITC_SPR5_RESET_VALUE       ((uint8_t) 0xFF)          ///< Interrupt priority register 5/8 reset value
  #define  _ITC_SPR6_RESET_VALUE       ((uint8_t) 0xFF)          ///< Interrupt priority register 6/8 reset value
  #define  _ITC_SPR7_RESET_VALUE       ((uint8_t) 0xFF)          ///< Interrupt priority register 7/8 reset value
  #define  _ITC_SPR8_RESET_VALUE       ((uint8_t) 0x0F)          ///< Interrupt priority register 8/8 reset value


  /* Software priority register 1 (_ITC_SPR1) */
  // reserved [1:0]
  #define _ITC_SPR1_VECT1SPR           ((uint8_t) (0x03 << 2))   ///< ITC interrupt priority vector 1 [1:0]
  #define _ITC_SPR1_VECT1SPR0          ((uint8_t) (0x01 << 2))   ///< ITC interrupt priority vector 1 [0]
  #define _ITC_SPR1_VECT1SPR1          ((uint8_t) (0x01 << 3))   ///< ITC interrupt priority vector 1 [1]
  #define _ITC_SPR1_VECT2SPR           ((uint8_t) (0x03 << 4))   ///< ITC interrupt priority vector 2 [1:0]
  #define _ITC_SPR1_VECT2SPR0          ((uint8_t) (0x01 << 4))   ///< ITC interrupt priority vector 2 [0]
  #define _ITC_SPR1_VECT2SPR1          ((uint8_t) (0x01 << 5))   ///< ITC interrupt priority vector 2 [1]
  // reserved [7:6]

  /* Software priority register 2 (_ITC_SPR2) */
  #define _ITC_SPR2_VECT4SPR           ((uint8_t) (0x03 << 0))   ///< ITC interrupt priority vector 4 [1:0]
  #define _ITC_SPR2_VECT4SPR0          ((uint8_t) (0x01 << 0))   ///< ITC interrupt priority vector 4 [0]
  #define _ITC_SPR2_VECT4SPR1          ((uint8_t) (0x01 << 1))   ///< ITC interrupt priority vector 4 [1]
  // reserved [3:2]
  #define _ITC_SPR2_VECT6SPR           ((uint8_t) (0x03 << 4))   ///< ITC interrupt priority vector 6 [1:0]
  #define _ITC_SPR2_VECT6SPR0          ((uint8_t) (0x01 << 4))   ///< ITC interrupt priority vector 6 [0]
  #define _ITC_SPR2_VECT6SPR1          ((uint8_t) (0x01 << 5))   ///< ITC interrupt priority vector 6 [1]
  #define _ITC_SPR2_VECT7SPR           ((uint8_t) (0x03 << 6))   ///< ITC interrupt priority vector 7 [1:0]
  #define _ITC_SPR2_VECT7SPR0          ((uint8_t) (0x01 << 6))   ///< ITC interrupt priority vector 7 [0]
  #define _ITC_SPR2_VECT7SPR1          ((uint8_t) (0x01 << 7))   ///< ITC interrupt priority vector 7 [1]

  /* Software priority register 3 (_ITC_SPR3) */
  #define _ITC_SPR3_VECT8SPR           ((uint8_t) (0x03 << 0))   ///< ITC interrupt priority vector 8 [1:0]
  #define _ITC_SPR3_VECT8SPR0          ((uint8_t) (0x01 << 0))   ///< ITC interrupt priority vector 8 [0]
  #define _ITC_SPR3_VECT8SPR1          ((uint8_t) (0x01 << 1))   ///< ITC interrupt priority vector 8 [1]
  #define _ITC_SPR3_VECT9SPR           ((uint8_t) (0x03 << 2))   ///< ITC interrupt priority vector 9 [1:0]
  #define _ITC_SPR3_VECT9SPR0          ((uint8_t) (0x01 << 2))   ///< ITC interrupt priority vector 9 [0]
  #define _ITC_SPR3_VECT9SPR1          ((uint8_t) (0x01 << 3))   ///< ITC interrupt priority vector 9 [1]
  #define _ITC_SPR3_VECT10SPR          ((uint8_t) (0x03 << 4))   ///< ITC interrupt priority vector 10 [1:0]
  #define _ITC_SPR3_VECT10SPR0         ((uint8_t) (0x01 << 4))   ///< ITC interrupt priority vector 10 [0]
  #define _ITC_SPR3_VECT10SPR1         ((uint8_t) (0x01 << 5))   ///< ITC interrupt priority vector 10 [1]
  #define _ITC_SPR3_VECT11SPR          ((uint8_t) (0x03 << 6))   ///< ITC interrupt priority vector 11 [1:0]
  #define _ITC_SPR3_VECT11SPR0         ((uint8_t) (0x01 << 6))   ///< ITC interrupt priority vector 11 [0]
  #define _ITC_SPR3_VECT11SPR1         ((uint8_t) (0x01 << 7))   ///< ITC interrupt priority vector 11 [1]

  /* Software priority register 4 (_ITC_SPR4) */
  #define _ITC_SPR4_VECT12SPR          ((uint8_t) (0x03 << 0))   ///< ITC interrupt priority vector 12 [1:0]
  #define _ITC_SPR4_VECT12SPR0         ((uint8_t) (0x01 << 0))   ///< ITC interrupt priority vector 12 [0]
  #define _ITC_SPR4_VECT12SPR1         ((uint8_t) (0x01 << 1))   ///< ITC interrupt priority vector 12 [1]
  #define _ITC_SPR4_VECT13SPR          ((uint8_t) (0x03 << 2))   ///< ITC interrupt priority vector 13 [1:0]
  #define _ITC_SPR4_VECT13SPR0         ((uint8_t) (0x01 << 2))   ///< ITC interrupt priority vector 13 [0]
  #define _ITC_SPR4_VECT13SPR1         ((uint8_t) (0x01 << 3))   ///< ITC interrupt priority vector 13 [1]
  #define _ITC_SPR4_VECT14SPR          ((uint8_t) (0x03 << 4))   ///< ITC interrupt priority vector 14 [1:0]
  #define _ITC_SPR4_VECT14SPR0         ((uint8_t) (0x01 << 4))   ///< ITC interrupt priority vector 14 [0]
  #define _ITC_SPR4_VECT14SPR1         ((uint8_t) (0x01 << 5))   ///< ITC interrupt priority vector 14 [1]
  #define _ITC_SPR4_VECT15SPR          ((uint8_t) (0x03 << 6))   ///< ITC interrupt priority vector 15 [1:0]
  #define _ITC_SPR4_VECT15SPR0         ((uint8_t) (0x01 << 6))   ///< ITC interrupt priority vector 15 [0]
  #define _ITC_SPR4_VECT15SPR1         ((uint8_t) (0x01 << 7))   ///< ITC interrupt priority vector 15 [1]

  /* Software priority register 5 (_ITC_SPR5) */
  // reserved [5:0]
  #define _ITC_SPR5_VECT19SPR          ((uint8_t) (0x03 << 6))   ///< ITC interrupt priority vector 19 [1:0]
  #define _ITC_SPR5_VECT19SPR0         ((uint8_t) (0x01 << 6))   ///< ITC interrupt priority vector 19 [0]
  #define _ITC_SPR5_VECT19SPR1         ((uint8_t) (0x01 << 7))   ///< ITC interrupt priority vector 19 [1]

  /* Software priority register 6 (_ITC_SPR6) */
  #define _ITC_SPR6_VECT20SPR          ((uint8_t) (0x03 << 0))   ///< ITC interrupt priority vector 20 [1:0]
  #define _ITC_SPR6_VECT20SPR0         ((uint8_t) (0x01 << 0))   ///< ITC interrupt priority vector 20 [0]
  #define _ITC_SPR6_VECT20SPR1         ((uint8_t) (0x01 << 1))   ///< ITC interrupt priority vector 20 [1]
  #define _ITC_SPR6_VECT21SPR          ((uint8_t) (0x03 << 2))   ///< ITC interrupt priority vector 21 [1:0]
  #define _ITC_SPR6_VECT21SPR0         ((uint8_t) (0x01 << 2))   ///< ITC interrupt priority vector 21 [0]
  #define _ITC_SPR6_VECT21SPR1         ((uint8_t) (0x01 << 3))   ///< ITC interrupt priority vector 21 [1]
  #define _ITC_SPR6_VECT22SPR          ((uint8_t) (0x03 << 4))   ///< ITC interrupt priority vector 22 [1:0]
  #define _ITC_SPR6_VECT22SPR0         ((uint8_t) (0x01 << 4))   ///< ITC interrupt priority vector 22 [0]
  #define _ITC_SPR6_VECT22SPR1         ((uint8_t) (0x01 << 5))   ///< ITC interrupt priority vector 22 [1]
  // reserved [7:6]

  /* Software priority register 7 (_ITC_SPR7) */
  // reserved [1:0]
  #define _ITC_SPR7_VECT25SPR          ((uint8_t) (0x03 << 2))   ///< ITC interrupt priority vector 25 [1:0]
  #define _ITC_SPR7_VECT25SPR0         ((uint8_t) (0x01 << 2))   ///< ITC interrupt priority vector 25 [0]
  #define _ITC_SPR7_VECT25SPR1         ((uint8_t) (0x01 << 3))   ///< ITC interrupt priority vector 25 [1]
  #define _ITC_SPR7_VECT26SPR          ((uint8_t) (0x03 << 4))   ///< ITC interrupt priority vector 26 [1:0]
  #define _ITC_SPR7_VECT26SPR0         ((uint8_t) (0x01 << 4))   ///< ITC interrupt priority vector 26 [0]
  #define _ITC_SPR7_VECT26SPR1         ((uint8_t) (0x01 << 5))   ///< ITC interrupt priority vector 26 [1]
  #define _ITC_SPR7_VECT27SPR          ((uint8_t) (0x03 << 6))   ///< ITC interrupt priority vector 27 [1:0]
  #define _ITC_SPR7_VECT27SPR0         ((uint8_t) (0x01 << 6))   ///< ITC interrupt priority vector 27 [0]
  #define _ITC_SPR7_VECT27SPR1         ((uint8_t) (0x01 << 7))   ///< ITC interrupt priority vector 27 [1]

  /* Software priority register 8 (_ITC_SPR8) */
  #define _ITC_SPR8_VECT28SPR          ((uint8_t) (0x03 << 0))   ///< ITC interrupt priority vector 28 [1:0]
  #define _ITC_SPR8_VECT28SPR0         ((uint8_t) (0x01 << 0))   ///< ITC interrupt priority vector 28 [0]
  #define _ITC_SPR8_VECT28SPR1         ((uint8_t) (0x01 << 1))   ///< ITC interrupt priority vector 28 [1]
  #define _ITC_SPR8_VECT29SPR          ((uint8_t) (0x03 << 2))   ///< ITC interrupt priority vector 29 [1:0]
  #define _ITC_SPR8_VECT29SPR0         ((uint8_t) (0x01 << 2))   ///< ITC interrupt priority vector 29 [0]
  #define _ITC_SPR8_VECT29SPR1         ((uint8_t) (0x01 << 3))   ///< ITC interrupt priority vector 29 [1]
  // reserved [7:4]

#endif // ITC_AddressBase


// undefine local macros
#undef _BITS

/*-----------------------------------------------------------------------------
    END OF MODULE DEFINITION FOR MULTIPLE INLUSION
-----------------------------------------------------------------------------*/
#endif // STM8TL5X_H

/** @}*/
