


ARM Macro Assembler    Page 1 


    1 00000000 0000001F 
                       SYS32_MODE
                               EQU              0x1F
    2 00000000 00000013 
                       SWI32_MODE
                               EQU              0x13
    3 00000000 00000020 
                       T_bit   EQU              0x20
    4 00000000 00000004 
                       MaxSWI  EQU              0x4
    5 00000000         
    6 00000000         
    7 00000000                 AREA             SWIStack,DATA,READWRITE
    8 00000000 00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 



ARM Macro Assembler    Page 2 


              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00       swi_stack
                               SPACE            0x100
    9 00000100         
   10 00000100                 AREA             Vect,CODE,READONLY
   11 00000000                 CODE32
   12 00000000                 ENTRY
   13 00000000         
   14 00000000         ; *****************
   15 00000000         ; Exception Vectors
   16 00000000         ; *****************
   17 00000000         
   18 00000000         ;Note: LDR PC instructions are used here,through branch 
                       instructions
   19 00000000         ;could alse be used,unless the ROM is at an address > 32
                       MB
   20 00000000         
   21 00000000                 EXPORT           Vector_Table
   22 00000000         
   23 00000000         Vector_Table
   24 00000000 E59FF018        LDR              PC,Reset_Addr



ARM Macro Assembler    Page 3 


   25 00000004 E59FF018        LDR              PC,Undefined_Addr
   26 00000008 E59FF018        LDR              PC,SWI_Addr
   27 0000000C E59FF018        LDR              PC,Prefetch_Addr
   28 00000010 E59FF018        LDR              PC,Abort_Addr
   29 00000014 E1A00000        NOP                          ;reserved vector
   30 00000018 E59FF018        LDR              PC,IRQ_Addr
   31 0000001C E59FF018        LDR              PC,FIQ_Addr
   32 00000020         
   33 00000020 00000000 
                       Reset_Addr
                               DCD              Reset_Handler
   34 00000024 00000000 
                       Undefined_Addr
                               DCD              Undefined_Handler
   35 00000028 00000000 
                       SWI_Addr
                               DCD              SWI_Handler
   36 0000002C 00000000 
                       Prefetch_Addr
                               DCD              Prefetch_Handler
   37 00000030 00000000 
                       Abort_Addr
                               DCD              Abort_Handler
   38 00000034 00000000        DCD              0
   39 00000038 00000000 
                       IRQ_Addr
                               DCD              IRQ_Handler
   40 0000003C 00000000 
                       FIQ_Addr
                               DCD              FIQ_Handler
   41 00000040         
   42 00000040         
   43 00000040         ; ************************
   44 00000040         ; Exception Handlers
   45 00000040         ; ************************
   46 00000040         
   47 00000040         ; The following dummy handlers do not do anything useful
                        in this example
   48 00000040         ;They are set up here for competeness
   49 00000040         
   50 00000040         Undefined_Handler
   51 00000040 EAFFFFFE        B                Undefined_Handler
   52 00000044         ;SWI_Handler
   53 00000044         ;  B SWI_Handler
   54 00000044         Prefetch_Handler
   55 00000044 EAFFFFFE        B                Prefetch_Handler
   56 00000048         Abort_Handler
   57 00000048 EAFFFFFE        B                Abort_Handler
   58 0000004C E1A00000        NOP
   59 00000050         IRQ_Handler
   60 00000050 EAFFFFFE        B                IRQ_Handler
   61 00000054         FIQ_Handler
   62 00000054 EAFFFFFE        B                FIQ_Handler
   63 00000058         
   64 00000058         Reset_Handler
   65 00000058         
   66 00000058 E59F00C8        LDR              R0,=swi_stack
   67 0000005C E2800C01        ADD              R0,R0,#0x100
   68 00000060 E1A0D000        MOV              sp,R0



ARM Macro Assembler    Page 4 


   69 00000064         
   70 00000064 E10F0000        MRS              R0,CPSR
   71 00000068 E3C0001F        BIC              R0,R0,#0x1F
   72 0000006C E380001F        ORR              R0,R0,#SYS32_MODE
   73 00000070 E121F000        MSR              CPSR_c,R0
   74 00000074         
   75 00000074 E3E00000        MOV              R0,#0xffffffff
   76 00000078 EF000004        SWI              0x4
   77 0000007C E3E01000        MOV              R1,#0xffffffff
   78 00000080         
   79 00000080         in_loop
   80 00000080 EAFFFFFE        B                in_loop
   81 00000084         
   82 00000084         
   83 00000084         SWI_Handler
   84 00000084 E92D5FFF        STMFD            SP!,{R0-R12,lr}
   85 00000088 E1A0100D        MOV              R1,SP
   86 0000008C         
   87 0000008C E14F0000        MRS              R0,SPSR
   88 00000090 E3100020        TST              R0,#T_bit
   89 00000094 115E00B2        LDRNEH           R0,[lr,#-2]
   90 00000098 13C00CFF        BICNE            R0,R0,#0xff00
   91 0000009C 051E0004        LDREQ            R0,[lr,#-4]
   92 000000A0 03C004FF        BICEQ            R0,R0,#0xff000000
   93 000000A4         
   94 000000A4 E3500004        CMP              R0,#MaxSWI
   95 000000A8 979FF100        LDRLS            PC,[PC,R0,LSL #2]
   96 000000AC EA000019        B                SWIOutOfRange
   97 000000B0         
   98 000000B0         SWIJumpTable
   99 000000B0 00000000        DCD              SWInum0
  100 000000B4 00000000        DCD              SWInum1
  101 000000B8 00000000        DCD              SWInum2
  102 000000BC 00000000        DCD              SWInum3
  103 000000C0 00000000        DCD              SWInum4
  104 000000C4         
  105 000000C4         EndofSWI
  106 000000C4 E8FD9FFF        LDMFD            SP!,{R0-R12,pc}^
  107 000000C8         
  108 000000C8         SWInum0
  109 000000C8 E3A00000        MOV              R0,#0x0
  110 000000CC E3A01000        MOV              R1,#0x0
  111 000000D0 E3A02000        MOV              R2,#0x0
  112 000000D4 EAFFFFFA        B                EndofSWI
  113 000000D8         
  114 000000D8         SWInum1
  115 000000D8 E3A00001        MOV              R0,#0x1
  116 000000DC E3A01001        MOV              R1,#0x1
  117 000000E0 E3A02001        MOV              R2,#0x1
  118 000000E4 EAFFFFF6        B                EndofSWI
  119 000000E8         
  120 000000E8         SWInum2
  121 000000E8 E3A00002        MOV              R0,#0x2
  122 000000EC E3A01002        MOV              R1,#0x2
  123 000000F0 E3A02002        MOV              R2,#0x2
  124 000000F4 EAFFFFF2        B                EndofSWI
  125 000000F8         
  126 000000F8         SWInum3
  127 000000F8 E3A00003        MOV              R0,#0x3



ARM Macro Assembler    Page 5 


  128 000000FC E3A01003        MOV              R1,#0x3
  129 00000100 E3A02003        MOV              R2,#0x3
  130 00000104 EAFFFFEE        B                EndofSWI
  131 00000108         
  132 00000108         SWInum4
  133 00000108 E3A00004        MOV              R0,#0x4
  134 0000010C E3A01004        MOV              R1,#0x4
  135 00000110 E3A02004        MOV              R2,#0x4
  136 00000114 EAFFFFEA        B                EndofSWI
  137 00000118         
  138 00000118         SWIOutOfRange
  139 00000118 E3E00000        MOV              R0,#0xffffffff
  140 0000011C E3E01000        MOV              R1,#0xffffffff
  141 00000120 E3E02000        MOV              R2,#0xffffffff
  142 00000124 EAFFFFE6        B                EndofSWI
  143 00000128         
  144 00000128         
  145 00000128                 END
              00000000 
Command Line: --debug --xref --diag_suppress=9931 --cpu=ARM966E-S --bi --apcs=i
nterwork --depend=.\objects\experiment3.d -o.\objects\experiment3.o -IG:\Keil_v
5\ARM\RV31\INC -IG:\Keil_v5\ARM\CMSIS\Include --predefine="__EVAL SETA 1" --pre
define="__UVISION_VERSION SETA 514" --list=.\listings\experiment3.lst Experimen
t3.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

SWIStack 00000000

Symbol: SWIStack
   Definitions
      At line 7 in file Experiment3.s
   Uses
      None
Comment: SWIStack unused
swi_stack 00000000

Symbol: swi_stack
   Definitions
      At line 8 in file Experiment3.s
   Uses
      At line 66 in file Experiment3.s
Comment: swi_stack used once
2 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

Abort_Addr 00000030

Symbol: Abort_Addr
   Definitions
      At line 37 in file Experiment3.s
   Uses
      At line 28 in file Experiment3.s
Comment: Abort_Addr used once
Abort_Handler 00000048

Symbol: Abort_Handler
   Definitions
      At line 56 in file Experiment3.s
   Uses
      At line 37 in file Experiment3.s
      At line 57 in file Experiment3.s

EndofSWI 000000C4

Symbol: EndofSWI
   Definitions
      At line 105 in file Experiment3.s
   Uses
      At line 112 in file Experiment3.s
      At line 118 in file Experiment3.s
      At line 124 in file Experiment3.s
      At line 130 in file Experiment3.s
      At line 136 in file Experiment3.s
      At line 142 in file Experiment3.s

FIQ_Addr 0000003C

Symbol: FIQ_Addr
   Definitions
      At line 40 in file Experiment3.s
   Uses
      At line 31 in file Experiment3.s
Comment: FIQ_Addr used once
FIQ_Handler 00000054

Symbol: FIQ_Handler
   Definitions
      At line 61 in file Experiment3.s
   Uses
      At line 40 in file Experiment3.s
      At line 62 in file Experiment3.s

IRQ_Addr 00000038

Symbol: IRQ_Addr
   Definitions
      At line 39 in file Experiment3.s
   Uses
      At line 30 in file Experiment3.s
Comment: IRQ_Addr used once
IRQ_Handler 00000050

Symbol: IRQ_Handler
   Definitions



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Relocatable symbols

      At line 59 in file Experiment3.s
   Uses
      At line 39 in file Experiment3.s
      At line 60 in file Experiment3.s

Prefetch_Addr 0000002C

Symbol: Prefetch_Addr
   Definitions
      At line 36 in file Experiment3.s
   Uses
      At line 27 in file Experiment3.s
Comment: Prefetch_Addr used once
Prefetch_Handler 00000044

Symbol: Prefetch_Handler
   Definitions
      At line 54 in file Experiment3.s
   Uses
      At line 36 in file Experiment3.s
      At line 55 in file Experiment3.s

Reset_Addr 00000020

Symbol: Reset_Addr
   Definitions
      At line 33 in file Experiment3.s
   Uses
      At line 24 in file Experiment3.s
Comment: Reset_Addr used once
Reset_Handler 00000058

Symbol: Reset_Handler
   Definitions
      At line 64 in file Experiment3.s
   Uses
      At line 33 in file Experiment3.s
Comment: Reset_Handler used once
SWIJumpTable 000000B0

Symbol: SWIJumpTable
   Definitions
      At line 98 in file Experiment3.s
   Uses
      None
Comment: SWIJumpTable unused
SWIOutOfRange 00000118

Symbol: SWIOutOfRange
   Definitions
      At line 138 in file Experiment3.s
   Uses
      At line 96 in file Experiment3.s
Comment: SWIOutOfRange used once
SWI_Addr 00000028

Symbol: SWI_Addr
   Definitions
      At line 35 in file Experiment3.s



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Relocatable symbols

   Uses
      At line 26 in file Experiment3.s
Comment: SWI_Addr used once
SWI_Handler 00000084

Symbol: SWI_Handler
   Definitions
      At line 83 in file Experiment3.s
   Uses
      At line 35 in file Experiment3.s
Comment: SWI_Handler used once
SWInum0 000000C8

Symbol: SWInum0
   Definitions
      At line 108 in file Experiment3.s
   Uses
      At line 99 in file Experiment3.s
Comment: SWInum0 used once
SWInum1 000000D8

Symbol: SWInum1
   Definitions
      At line 114 in file Experiment3.s
   Uses
      At line 100 in file Experiment3.s
Comment: SWInum1 used once
SWInum2 000000E8

Symbol: SWInum2
   Definitions
      At line 120 in file Experiment3.s
   Uses
      At line 101 in file Experiment3.s
Comment: SWInum2 used once
SWInum3 000000F8

Symbol: SWInum3
   Definitions
      At line 126 in file Experiment3.s
   Uses
      At line 102 in file Experiment3.s
Comment: SWInum3 used once
SWInum4 00000108

Symbol: SWInum4
   Definitions
      At line 132 in file Experiment3.s
   Uses
      At line 103 in file Experiment3.s
Comment: SWInum4 used once
Undefined_Addr 00000024

Symbol: Undefined_Addr
   Definitions
      At line 34 in file Experiment3.s
   Uses
      At line 25 in file Experiment3.s
Comment: Undefined_Addr used once



ARM Macro Assembler    Page 4 Alphabetic symbol ordering
Relocatable symbols

Undefined_Handler 00000040

Symbol: Undefined_Handler
   Definitions
      At line 50 in file Experiment3.s
   Uses
      At line 34 in file Experiment3.s
      At line 51 in file Experiment3.s

Vect 00000000

Symbol: Vect
   Definitions
      At line 10 in file Experiment3.s
   Uses
      None
Comment: Vect unused
Vector_Table 00000000

Symbol: Vector_Table
   Definitions
      At line 23 in file Experiment3.s
   Uses
      At line 21 in file Experiment3.s
Comment: Vector_Table used once
in_loop 00000080

Symbol: in_loop
   Definitions
      At line 79 in file Experiment3.s
   Uses
      At line 80 in file Experiment3.s
Comment: in_loop used once
25 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

MaxSWI 00000004

Symbol: MaxSWI
   Definitions
      At line 4 in file Experiment3.s
   Uses
      At line 94 in file Experiment3.s
Comment: MaxSWI used once
SWI32_MODE 00000013

Symbol: SWI32_MODE
   Definitions
      At line 2 in file Experiment3.s
   Uses
      None
Comment: SWI32_MODE unused
SYS32_MODE 0000001F

Symbol: SYS32_MODE
   Definitions
      At line 1 in file Experiment3.s
   Uses
      At line 72 in file Experiment3.s
Comment: SYS32_MODE used once
T_bit 00000020

Symbol: T_bit
   Definitions
      At line 3 in file Experiment3.s
   Uses
      At line 88 in file Experiment3.s
Comment: T_bit used once
4 symbols
365 symbols in table
