<?xml version="1.0" encoding="utf-8"?>
<FitData version="10.22" sku="HM370" HarnessProject="" HarnessLabel="" HarnessRevision="" >
    <BuildSettings label="Build Settings">
        <BuildResults label="Image Build Settings">
            <BuildOutputFilename value="$DestDir\outimage.bin" label="Output Path" />
            <GenIntermediateFiles value="No" value_list="No,,Yes" label="Generate Intermediate Files" />
            <BootGrdWrn value="No" value_list="No,,Yes" label="Enable Boot Guard warning message at build time" />
            <PTTWrn value="No" value_list="No,,Yes" label="Enable Intel (R) Platform Trust Technology warning message at build time" />
            <RegionOrder value="34521" label="Region Order" help_text="1=BIOS, 2=ME/IFWI, 3=GbE, 4=PDR, 5=EC" />
            <IfwiBuildVersion value="0x0" help_text="32-bit value to use as the IFWI build version number" />
        </BuildResults>
        <PathVars label="Environment Variables">
            <WorkingDir value="." label="$WorkingDir" help_text="Path for environment variable $WorkingDir" />
            <SourceDir value="." label="$SourceDir" help_text="Path for environment variable $SourceDir" />
            <DestDir value="." label="$DestDir" help_text="Path for environment variable $DestDir" />
            <UserVar1 value="." label="$UserVar1" help_text="Path for environment variable $UserVar1" />
            <UserVar2 value="." label="$UserVar2" help_text="Path for environment variable $UserVar2" />
            <UserVar3 value="." label="$UserVar3" help_text="Path for environment variable $UserVar3" />
        </PathVars>
    </BuildSettings>
    <FlashLayout label="Flash Layout">
        <DescriptorRegion label="Descriptor Region">
            <OemBinary value="D:\BIOS\\RazerBlade15Mid2019Base\FIT\BIOS_DUMP\Decomp\OemBinary.bin" label="OEM Section Binary" help_text="This loads the OEM Section binary that will be merged into the output image generated by the Intel(R) FIT tool." />
        </DescriptorRegion>
        <BiosRegion label="BIOS Region">
            <Length value="0" />
            <InputFile value="D:\BIOS\\RazerBlade15Mid2019Base\FIT\BIOS_DUMP\Decomp\BIOS Region.bin" label="BIOS Binary File" help_text="This loads the BIOS binary that will be merged into the output image generated by the Intel (R) FIT tool." />
        </BiosRegion>
        <Ifwi_IntelMePmcRegion label="Ifwi: Intel(R) Me and Pmc Region">
            <IfwiLayout value="Layout 1.6" value_list="Layout 2.0,,Layout 1.6" label="IFWI Layout" help_text="This setting determine which IFWI layout the platform is using. When set to 2.0 IFWI resides in the BIOS region." />
            <MeRegionFile value="D:\BIOS\\RazerBlade15Mid2019Base\FIT\BIOS_DUMP\Decomp\ME Sub Partition.bin" label="Intel(R) ME Binary File" help_text="This loads the Intel(R) ME binary that will be merged into the output image generated by the Intel(R) FIT tool." />
            <ChipInitBinary value="" label="Chipset Initialization Binary" help_text="This loads the Chipset Initialization binary that will be merged into the output image generated by the Intel(R) FIT tool." />
            <PmcBinary value="D:\BIOS\\RazerBlade15Mid2019Base\FIT\BIOS_DUMP\Decomp\PMC Region.bin" label="PMC Binary File" help_text="This loads the PMC binary that will be merged into the output image generated by Intel(R) FIT tool." />
            <PmcLength value="0x14000" label="PMC Length" />
        </Ifwi_IntelMePmcRegion>
        <EcRegion label="EC Region">
            <Length value="0" />
            <InputFile value="" label="EC Binary File" help_text="This loads the Embedded Controller binary used for eSPI that will be merged into the output image generated by the Intel (R) FIT tool." />
            <Enabled value="Disabled" value_list="Disabled,,Enabled" label="EC Region Enable" help_text="This option allows the user to enable or disable the Embedded Controller Data Region." />
            <EcRegionPointer value="D:\BIOS\\RazerBlade15Mid2019Base\FIT\BIOS_DUMP\Decomp\EcRegionPointer.bin" label="EC Region Pointer File" help_text="This loads a binary containing the 16 byte value to be written in the Embedded Controller Pointer region." />
        </EcRegion>
        <GbeRegion label="GbE Region">
            <Length value="0" />
            <InputFile value="" label="GbE Binary File" help_text="This loads the Intel(R) Integrated LAN binary that will be merged into the output image generated by the Intel (R) FIT tool." />
            <Enabled value="Disabled" value_list="Disabled,,Enabled" label="GbE Region Enable" help_text="This option allows the user to enable or disable the Gigabit Ethernet Region." />
        </GbeRegion>
        <SubPartitions>
            <IunitSubPartition label="IUnit Sub-Partition">
                <InputFile value="" label="IUnit Binary File" help_text="This loads the IUnit binary that will be merged into the output image generated by Intel(R) FIT tool." />
                <Length value="0xA000" />
            </IunitSubPartition>
        </SubPartitions>
        <PdrRegion label="PDR Region">
            <Length value="0" />
            <InputFile value="" label="PDR Binary File" help_text="This loads the Platform Data region binary that will be merged into the output image generated by the Intel (R) FIT tool." />
            <Enabled value="Disabled" value_list="Disabled,,Enabled" label="PDR Region Enable" help_text="This option allows the user to enable or disable the Platform Data Region." />
        </PdrRegion>
    </FlashLayout>
    <FlashSettings label="Flash Settings">
        <FlashComponents label="Flash Components">
            <NumberOfComponents value="1" value_list="0,,1,,2" label="Number of Flash Components" help_text="Specifies the number of Flash components that will be installed on the target machine if using SPI." />
            <FlashComponent1Size value="16MB" value_list="512KB,,1MB,,2MB,,4MB,,8MB,,16MB,,32MB,,64MB" label="Flash component 1 Size" help_text="This field identifies the size of the 1st Flash component." />
            <FlashComponent2Size value="8MB" value_list="512KB,,1MB,,2MB,,4MB,,8MB,,16MB,,32MB,,64MB" label="Flash component 2 Size" help_text="This field identifies the size of the 2nd Flash component." />
            <SpiGblProtRng value="0x00000000" label="SPI Global Protected Range" help_text="Sets the default value of the Global Protected Range register in the SPI Flash Controller." />
            <SpiIdlDpdwntimeout value="0x00000005" label="SPI Idle to Deep Power Down Timeout" help_text="SPI Idle to Deep Power Down Timeout Default Specifies the time in microseconds that the Flash Controller waits after all activity is idle before commanding the flash devices to Deep Power down, time = 2^N microseconds." />
            <SpiOooEnable value="Yes" value_list="Yes,,No" label="SPI Out of Order operation Enabled" help_text="When this setting is enabled priority operations may be issued while waiting for write / erase operations to complete on the flash device.  When this setting is disabled all write / erase type operations in order." />
            <SpiResHldDelay value="4us" value_list="0us,,2us,,4us,,6us,,8us,,10us,,12us,,14us" label="SPI Resume Hold-off Delay" help_text="Specifies the time after the completion of a pri_op before the flash controller sends the resume instruction. If a new pri_op is eligible  to be issued prior to the end of this delay time then the pri_op is issued and the timer is reinitialized to tRHD. 3-bit field encodes count  with range 0-7. tRHD = count * 2us." />
            <SpiMxWrErResSusInt value="No Ceiling" value_list="128us,,256us,,512us,,No Ceiling" label="SPI Max write / erase Resume to  Suspend intervals" help_text="This setting specifies the maximum value for the write and erase Resume to Suspend intervals." />
            <SpiSusResEn value="Yes" value_list="Yes,,No" label="SPI Suspend / Resume Enabled" help_text="When this setting is enabled writes and erases may be suspended to allow a read to be issued on the flash device. When this setting is  disabled no transaction will be allowed to the busy flash device." />
            <SoftReBindEnable value="No" value_list="No,,Yes" label="Software Re-Binding Enabled" help_text="When enabled this settings will allow for SPI re-binding to a new PCH during manufacturing and remanufacturing flows prior to platform EOM.  Note: Re-binding to a replacement PCH can only be done a maximum of 5 times before the SPI part needs to be re-flashed." />
        </FlashComponents>
        <HostCpuBiosMasterAccess label="Host CPU / BIOS Master Access">
            <HostCpuWriteAccessIntelRecommended value="0xFFFF" value_list="0xFFFF,,0x011A,,0x000A,,0x010A,,0x001A,,Custom" label="Host CPU / BIOS Write Access Intel Recommended" help_text="This setting determines write access control for the Host CPU / BIOS. For further details on Region Access Control see the Cannon / Coffee Lake SPI Programming Guide." />
            <HostCpuWriteAccessCustom value="0x0" label="Host CPU / BIOS Write Access Custom" help_text="This setting determines write access control for the Host CPU / BIOS.  For further details on Region Access Control see the SPI and SMIP Programming Guide" />
            <HostCpuReadAccessIntelRecommended value="0xFFFF" value_list="0xFFFF,,0x000F,,0x010F,,0x001F,,0x011F,,Custom" label="Host CPU / BIOS Read Access Intel Recommended" help_text="This setting determines read access control for the Host CPU / BIOS. For further details on Region Access Control see the Cannon / Coffee Lake SPI Programming Guide." />
            <HostCpuReadAccessCustom value="0x0" label="Host CPU / BIOS Read Access Custom" help_text="This setting determines read access control for the Host CPU / BIOS.  For further details on Region Access Control see the SPI and SMIP Programming Guide" />
        </HostCpuBiosMasterAccess>
        <IntelMeMasterAccess label="Intel(R) ME Master Access">
            <MeWriteAccessIntelRecommended value="0xFFFF" value_list="0xFFFF,,0x0004,,Custom" label="Intel(R) ME Write Access Intel Recommended" help_text="This setting determines write access control for the ME region. For further details on Region Access Control see Cannon / Coffee Lake SPI Programming guide further details." />
            <MeWriteAccessCustom value="0x0" label="Intel(R) ME Write Access Custom" help_text="This setting determines read access control for the ME region.  For further details on Region Access Control see Canonlake H / LP SPI Programming guide further details." />
            <MeReadAccessIntelRecommended value="0xFFFF" value_list="0xFFFF,,0x000D,,Custom" label="Intel(R) ME Read Access Intel Recommended" help_text="This setting determines read access control for the ME region. For further details on Region Access Control see Cannon / Coffee Lake SPI Programming guide further details." />
            <MeReadAccessCustom value="0x0" label="Intel(R) ME Read Access Custom" help_text="This setting determines read access control for the ME region.  For further details on Region Access Control see Canonlake H / LP SPI Programming guide further details." />
        </IntelMeMasterAccess>
        <GbeMasterAccess label="GbE Master Access">
            <GbeWriteAccessIntelRecommended value="0xFFFF" value_list="0xFFFF,,0x0008,,Custom" label="GbE Write Access Intel Recommended" help_text="This setting determines write access control for the GBE region. For further details on Region Access Control see Cannon / Coffee Lake SPI Programming guide further details." />
            <GbeWriteAccessCustom value="0x0" label="GbE Write Access Custom" help_text="This setting determines read access control for the GBE region.  For further details on Region Access Control see Canonlake H / LP SPI Programming guide further details." />
            <GbeReadAccessIntelRecommended value="0xFFFF" value_list="0xFFFF,,0x0009,,Custom" label="GbE Read Access Intel Recommended" help_text="This setting determines read access control for the GBE region. For further details on Region Access Control see Cannon / Coffee Lake SPI Programming guide further details." />
            <GbeReadAccessCustom value="0x0" label="GbE Read Access Custom" help_text="This setting determines read access control for the GBE region.  For further details on Region Access Control see Canonlake H / LP SPI Programming guide further details." />
        </GbeMasterAccess>
        <EcMasterAccess label="EC Master Access">
            <EcReadAccessIntelRecommended value="0xFFFF" value_list="0xFFFF,,0x0101,,0x0103,,Custom" label="Embedded Controller Read Access Intel Recommended" help_text="This setting determines read access control for the Embedded Controller region. For further details on Region Access Control see Cannon / Coffee Lake SPI Programming guide further details." />
            <EcReadAccessCustom value="0x0" label="Embedded Controller Read Access Custom" help_text="This setting determines read access control for the Embedded Controller region.  For further details on Region Access Control see Canonlake H / LP SPI Programming guide further details." />
            <EcWriteAccessIntelRecommended value="0xFFFF" value_list="0xFFFF,,0x0100,,Custom" label="Embedded Controller Write Access Intel Recommended" help_text="This setting determines write access control for the Embedded Controller region. For further details on Region Access Control see Cannon / Coffee Lake SPI Programming guide further details." />
            <EcWriteAccessCustom value="0x0" label="Embedded Controller Write Access Custom" help_text="This setting determines write access control for the Embedded Controller region.  For further details on Region Access Control see Canonlake H / LP SPI Programming guide further details." />
        </EcMasterAccess>
        <FlashConfiguration label="Flash Configuration">
            <SpiDualIoReadEnable value="Yes" value_list="No,,Yes" label="Dual I/O Read Enable" help_text="This soft-strap only has effect if Dual I/O Read is discovered as supported via the SFDP." />
            <SpiDualOutReadEnable value="Yes" value_list="No,,Yes" label="Dual Output Read Enable" help_text="This soft-strap only has effect if Dual Output Read is discovered as supported via the SFDP. If parameter table is not detected via the SFDP, this bit has no effect and Dual Output Read is controlled via the Flash Descriptor Component Section Dual Output Fast Read Support bit." />
            <FastReadClockFreq value="48MHz" value_list="17MHz,,30MHz,,48MHz" label="Fast Read Clock Frequency" help_text="This setting allows customers to configure the flash component clock frequency setting for Fast Read. See SPI and SMIP Programming guide further details." />
            <FastReadSupport value="Yes" value_list="No,,Yes" label="Fast Read Supported" help_text="This setting allows customers to enable support for Fast Read capabilities for flash components. See SPI and SMIP Programming guide further details. Note: This setting needs to be enabled when using Dual / Quad enabled components." />
            <InvalidInstruction0 value="0x00000021" label="Invalid Instruction 0" help_text="This setting allows customers to configure invalid instruction to protect against Chip Erase. Note: This setting should be set to '0' if there are not Invalid instructions." />
            <InvalidInstruction1 value="0x00000042" label="Invalid Instruction 1" help_text="This setting allows customers to configure invalid instruction to protect against Chip Erase. Note: This setting should be set to '0' if there are not Invalid instructions." />
            <InvalidInstruction2 value="0x00000060" label="Invalid Instruction 2" help_text="This setting allows customers to configure invalid instruction to protect against Chip Erase. Note: This setting should be set to '0' if there are not Invalid instructions." />
            <InvalidInstruction3 value="0x000000AD" label="Invalid Instruction 3" help_text="This setting allows customers to configure invalid instruction to protect against Chip Erase. Note: This setting should be set to '0' if there are not Invalid instructions." />
            <InvalidInstruction4 value="0x000000B7" label="Invalid Instruction 4" help_text="This setting allows customers to configure invalid instruction to protect against Chip Erase. Note: This setting should be set to '0' if there are not Invalid instructions." />
            <InvalidInstruction5 value="0x000000B9" label="Invalid Instruction 5" help_text="This setting allows customers to configure invalid instruction to protect against Chip Erase. Note: This setting should be set to '0' if there are not Invalid instructions." />
            <InvalidInstruction6 value="0x000000C4" label="Invalid Instruction 6" help_text="This setting allows customers to configure invalid instruction to protect against Chip Erase. Note: This setting should be set to '0' if there are not Invalid instructions." />
            <InvalidInstruction7 value="0x000000C7" label="Invalid Instruction 7" help_text="This setting allows customers to configure invalid instruction to protect against Chip Erase. Note: This setting should be set to '0' if there are not Invalid instructions." />
            <QuadIoReadEnable value="Yes" value_list="No,,Yes" label="Quad I/O Read Enable" help_text="This soft-strap only has effect if Quad I/O Read is discovered as supported via the SFDP." />
            <QuadOutReadEnable value="Yes" value_list="No,,Yes" label="Quad Output Read Enable" help_text="This soft-strap only has effect if Quad Output Read is discovered as supported via the SFDP." />
            <ReadIdAndReadStatClkFreq value="48MHz" value_list="17MHz,,30MHz,,48MHz" label="Read ID and Read Status Clock Frequency" help_text="This setting allows customers to configure the flash component clock frequency setting for Read ID and Read Status. See SPI and SMIP Programming guide further details." />
            <WriteEraseClockFreq value="48MHz" value_list="17MHz,,30MHz,,48MHz" label="Write and Erase Clock Frequency" help_text="This setting allows customers to configure the flash component clock frequency setting for Write and Erase. See SPI and SMIP Programming guide further details." />
        </FlashConfiguration>
        <VsccTable label="Legacy VSCC Table">
            <VsccEntries label="VSCC Entries">
                <VsccEntry label="VSCC Entry">
                    <VsccEntryName value="VsccEntry0" label="Part Name" help_text="This setting allow the OEM input a name designation for each flash component being used.   Note: This is a free form entry field it does not affect actual flash component operation." />
                    <VsccEntryVendorId value="0xEF" label="Vendor ID" help_text="This configures the  JEDEC vendor specific byte ID of the SPI flash  Component see Canonlake H / LP SPI Programming guide for further details." />
                    <VsccEntryDeviceId0 value="0x40" label="Device ID 0" help_text="This configures the  JEDEC device specific byte ID 0 of the SPI flash  Component see Canonlake H / LP SPI Programming guide for further details." />
                    <VsccEntryDeviceId1 value="0x18" label="Device ID 1" help_text="This configures the  JEDEC device specific byte ID 1 of the SPI flash  Component see Canonlake H / LP SPI Programming guide for further details." />
                </VsccEntry>
                <VsccEntry label="VSCC Entry">
                    <VsccEntryName value="VsccEntry1" label="Part Name" help_text="This setting allow the OEM input a name designation for each flash component being used.   Note: This is a free form entry field it does not affect actual flash component operation." />
                    <VsccEntryVendorId value="0xC2" label="Vendor ID" help_text="This configures the  JEDEC vendor specific byte ID of the SPI flash  Component see Canonlake H / LP SPI Programming guide for further details." />
                    <VsccEntryDeviceId0 value="0x20" label="Device ID 0" help_text="This configures the  JEDEC device specific byte ID 0 of the SPI flash  Component see Canonlake H / LP SPI Programming guide for further details." />
                    <VsccEntryDeviceId1 value="0x18" label="Device ID 1" help_text="This configures the  JEDEC device specific byte ID 1 of the SPI flash  Component see Canonlake H / LP SPI Programming guide for further details." />
                </VsccEntry>
                <VsccEntry label="VSCC Entry">
                    <VsccEntryName value="VsccEntry2" label="Part Name" help_text="This setting allow the OEM input a name designation for each flash component being used.   Note: This is a free form entry field it does not affect actual flash component operation." />
                    <VsccEntryVendorId value="0xEF" label="Vendor ID" help_text="This configures the  JEDEC vendor specific byte ID of the SPI flash  Component see Canonlake H / LP SPI Programming guide for further details." />
                    <VsccEntryDeviceId0 value="0x40" label="Device ID 0" help_text="This configures the  JEDEC device specific byte ID 0 of the SPI flash  Component see Canonlake H / LP SPI Programming guide for further details." />
                    <VsccEntryDeviceId1 value="0x17" label="Device ID 1" help_text="This configures the  JEDEC device specific byte ID 1 of the SPI flash  Component see Canonlake H / LP SPI Programming guide for further details." />
                </VsccEntry>
                <VsccEntry label="VSCC Entry">
                    <VsccEntryName value="VsccEntry3" label="Part Name" help_text="This setting allow the OEM input a name designation for each flash component being used.   Note: This is a free form entry field it does not affect actual flash component operation." />
                    <VsccEntryVendorId value="0xC2" label="Vendor ID" help_text="This configures the  JEDEC vendor specific byte ID of the SPI flash  Component see Canonlake H / LP SPI Programming guide for further details." />
                    <VsccEntryDeviceId0 value="0x20" label="Device ID 0" help_text="This configures the  JEDEC device specific byte ID 0 of the SPI flash  Component see Canonlake H / LP SPI Programming guide for further details." />
                    <VsccEntryDeviceId1 value="0x17" label="Device ID 1" help_text="This configures the  JEDEC device specific byte ID 1 of the SPI flash  Component see Canonlake H / LP SPI Programming guide for further details." />
                </VsccEntry>
            </VsccEntries>
        </VsccTable>
        <BiosConfiguration label="Bios Configuration">
            <TopSwapOverride value="1MB" value_list="64KB,,128KB,,256KB,,512KB,,1MB" label="Top Swap Block Size" help_text="This configures the Top Swap Block size for the platform. For further details see Canonlake H / LP Platform Controller Hub EDS." />
        </BiosConfiguration>
        <OEMandPlatformIDs label="OEM and Platform IDs">
            <OemVendorId value="0x0" label="OEM Vendor ID" help_text="This setting allows OEMs to configure their Unique ID into the platform image." />
            <OemPlatformId value="0x0" label="OEM Platform ID" help_text="This setting allows OEMs to configure a Unique Platform ID into the base image." />
        </OEMandPlatformIDs>
        <FPFConfiguration label="FPF Configuration">
            <FpfHwBindingEn value="Disabled" value_list="Disabled,,Enabled" label="FPF Hardware Binding Enabled" help_text="This setting configures the FPF Hardware binding behavior for the platform image.                                                                                                                                                         If this setting is enabled FPF Hardware binding will occur when platform close manufacturing flow is executed with Intel® FPT.                                                                                                                                                        If this setting is disabled FPF Hardware binding will not take place when close manufacturing flow is executed.                                                                                                                                                        Note: For Revenue parts this setting will be ignored and FPF Hardware binding will take place when close manufacturing flow is executed." />
        </FPFConfiguration>
    </FlashSettings>
    <IntelMeKernel label="Intel (R) ME Kernel">
        <Processor>
            <ProcEmulation value="No Emulation" value_list="No Emulation,,EMULATE Intel (R) vPro (TM) capable Processor,,EMULATE Intel (R) Core (TM) branded Processor,,EMULATE Intel (R) Celeron (R) branded Processor,,EMULATE Intel (R) Pentium (R) branded Processor,,EMULATE Intel (R) Xeon (R) branded Processor,,EMULATE Intel (R) Xeon (R) Manageability capable Processor" label="Processor Emulation" />
            <ProcMissingDetect value="No" value_list="No,,Yes" label="Missing Processor Detection Alert" help_text="This setting determines if missing processor detection is enabled on Desktop / Workstation platforms.  Note: This feature will only work if the platform has the appropriate glue logic present." />
        </Processor>
        <IntelMeFirmwareUpdate label="Intel (R) ME Firmware Update">
            <FwUpdateOemId value="00000000-0000-0000-0000-000000000000" label="Firmware Update OEM ID" help_text="This setting allows configuration of an OEM unique ID to ensure that customers can only update their platform with images from the OEM of the platform." />
            <HideMEBxFwUpdCtrl value="No" value_list="No,,Yes" label="Hide MEBx Firmware Update Control" help_text="This setting allows customers to hide the Firmware Update option in the MEBx interface." />
            <HmrfpoEnable value="Yes" value_list="No,,Yes" label="Intel(R) ME Region Flash Protection Override" help_text="This setting enables descriptor unlock of the ME Region when the HMRFPO message is sent to firmware prior to BIOS End of POST." />
        </IntelMeFirmwareUpdate>
        <IntelServicesConfiguration label="Intel (R) Services Configuration">
            <OdmIDIntelServices value="0x00000000" label="ODM ID used by Intel(R) Services" help_text="This setting is for entering the ODM ID for Intel(R) Services to identify the ODM Board builder.  Note: This  ID is either generated by or registered with Intel(R ) Services Web servers." />
            <SysIntIdIntelServices value="0x00000000" label="System Integrator ID used by Intel(R) Services" help_text="This setting is for entering the System Integrator ID for Intel(R) Services to identify the System Integrator.  Note: This  ID is either generated by or registered with Intel(R ) Services Web servers." />
            <ReservedIdIntelServices value="0x00000000" label="Reserved ID used by Intel(R) Services" help_text="This setting is for entering the Reserved ID for Intel(R) Services currently not used." />
        </IntelServicesConfiguration>
        <ImageIdentification label="Image Identification">
            <OemTag value="0x00000000" label="OEM Tag" />
        </ImageIdentification>
        <FirmwareDiagnostics label="Firmware Diagnostics">
            <FwAutoBist value="Disabled" value_list="Disabled,,Enabled" label="Automatic Built in Self Test" help_text="This setting enables the firmware Automatic Built in Self Test which is executed during first platform boot after initial image flashing." />
        </FirmwareDiagnostics>
        <PostManufacturingLock label="Post Manufacturing Lock">
            <NvarPostManUnLckd value="Yes" value_list="Yes,,No" label="Post Manufacturing NVAR Configuration Enabled" help_text="This setting determines if modifications to Customer configuable NVARs is to be allowed after close of manufacturing." />
        </PostManufacturingLock>
        <MctpConfiguration label="MCTP Configuration">
            <MctpStackConfig value="0x920030" label="MCTP Stack Configuration" help_text="Defines the ME's 8-bits MCTP Endpoint IDs for each SMBus physical interface (SMBus, SMLink0 and SMLink1). These values are needed for FW to communicate with MCTP end points. For each of these 3 bytes, a value of 0x00 means not used, and values 0xFF or 0x01 - 0x07 or 0x20 - 0x2F are not allowed." />
            <MctpDevicePortEc value="0x02" />
            <MctpDevicePortSio value="0x00" />
            <MctpDevicePortIsh value="0x00" />
            <MctpDevicePortBmc value="0x00" />
        </MctpConfiguration>
        <IntelMeBootConfiguration label="Intel (R) ME Boot Configuration">
            <PrtcBackupPower value="Exists" value_list="None,,Exists" label="Persistent PRTC Backup Power" help_text="FPF that indicates if the device is designed such that it may lose PRTC power more than 10 times throughout the normal lifecycle of the product and hence has no persistent time or AR protection. At EOM, this value is burned to an FPF, and can never be changed." />
        </IntelMeBootConfiguration>
        <Reserved>
            <Reserved value="Yes" value_list="No,,Yes" />
        </Reserved>
    </IntelMeKernel>
    <IntelAmt label="Intel(R) AMT">
        <IntelAmtConfiguration label="Intel(R) AMT Configuration">
            <AmtSupported value="No" value_list="No,,Yes" label="Intel(R) AMT Supported" help_text="This setting allows customers to disable Intel(R) AMT on the platform and force the platform into Standard Manageability mode.  Note: This setting is only applies to Desktop and Workstation platforms." />
            <NetServicesSupported value="No" value_list="Yes,,No" label="Intel(R) ME Network Services Supported" help_text="This setting allows customers to enable / disable Intel(R) ME Network Services on the platform.  Note: If this setting is disabled Intel(R) AMT will also be disabled." />
            <MngAppSupported value="No" value_list="No,,Yes" label="Manageability Application Supported" help_text="This setting allows customers to permenantly disable Intel(R) AMT and Standard Manageability mode on the platform." />
            <MngAppPowerUpState value="Disabled" value_list="Disabled,,Enabled" label="Manageability Application initial power-up state" help_text="This setting allows customers to determine the power up state for Intel(R) AMT or Standard Manageability.  Note: If this setting is disabled Intel(R) AMT or Standard Manageability can still be re-enabled through the MEBx interface." />
            <AmtIdleTimeout value="0xFFFF" label="Intel(R) AMT Idle Timeout" help_text="This setting configures the idle timeout value before Intel(R) AMT enters into an off state." />
            <AmtWdAutoReset value="No" value_list="No,,Yes" label="Intel(R) AMT Watchdog Automatic Reset Enabled" help_text="This setting allows customers to enable the Intel (R) ME firmware to trigger an automatic platform reset if either the MEI or Agent Presence are in a hung state.  Note: This feature only allows one reset at a time when the watchdog expires.  After this feature has triggered a reset it must be re-armed for re-use via management console." />
        </IntelAmtConfiguration>
        <KvmConfiguration label="KVM Configuration">
            <KvmScreenBlnkEnable value="No" value_list="No,,Yes" label="Firmware KVM Screen Blanking" help_text="This setting enables KVM Screen blanking capabilities in the firmware image.  Note: This feature is dependent on processor level support." />
            <KvmSupported value="No" value_list="No,,Yes" label="KVM Redirection Supported" help_text="This setting allows customers to enable / disable the KVM Redirection capabilities of the firmware.  Note: If this setting have been set to disabled it cannot be re-enabled once the descriptor has been locked." />
        </KvmConfiguration>
        <ProvisioningConfiguration label="Provisioning Configuration">
            <EhbcEnable value="No" value_list="No,,Yes" label="Embedded Host Based Configuration Enabled" help_text="This setting allows customers to enable / disable Embedded Host Based Configuration. EHBC is primarily intended for use in embedded systems, please leave this setting disabled for business client systems." />
            <PkiDomainSuffix value="" label="PKI Domain Name Suffix" help_text="This setting allows OEMs to pre-configure the Domain Name Suffix used for PKI provisioning in their firmware image.  Note: For normal out-of- box provisioning functionality this setting should be left empty." />
            <OemCustomCert1 label="OEM Customizable Certificate 1">
                <CertActive value="No" value_list="No,,Yes" label="Certificate Enabled" help_text="This setting allows customers to enable PKI provisioning Custom Certificate 1." />
                <CertFriendly value="" label="Certificate Friendly Name" help_text="This setting allows customers to assign a user friendly name for PKI provisioning Custom Certificate 1.  Maximum of 32 characters." />
                <CertStream value="" label="Certificate Stream" help_text="This setting allows customers to input hash stream for PKI provisioning Custom Certificate 1.  If enabled the certificate will be used in addition those already preloaded in base firmware during provisioning.  Note: If the platform is un-configured the Custom Certificate Hash will be deleted." />
            </OemCustomCert1>
            <OemCustomCert2 label="OEM Customizable Certificate 2">
                <CertActive value="No" value_list="No,,Yes" label="Certificate Enabled" help_text="This setting allows customers to enable PKI provisioning Custom Certificate 2." />
                <CertFriendly value="" label="Certificate Friendly Name" help_text="This setting allows customers to assign a user friendly name for PKI provisioning Custom Certificate 2.  Maximum of 32 characters." />
                <CertStream value="" label="Certificate Stream" help_text="This setting allows customers to input hash stream for PKI provisioning custom certificate 2.  If enabled the certificate will be used in addition those already preloaded in base firmware during provisioning.  Note: If the platform is un-configured the Custom Certificate Hash will be deleted." />
            </OemCustomCert2>
            <OemCustomCert3 label="OEM Customizable Certificate 3">
                <CertActive value="No" value_list="No,,Yes" label="Certificate Enabled" help_text="This setting allows customers to enable PKI provisioning Custom Certificate 3." />
                <CertFriendly value="" label="Certificate Friendly Name" help_text="This setting allows customers to assign a user friendly name for PKI provisioning Custom Certificate 3.  Maximum of 32 characters." />
                <CertStream value="" label="Certificate Stream" help_text="This setting allows customers to input hash stream for PKI provisioning Custom Certificate 3.  If enabled the certificate will be used in addition those already preloaded in base firmware during provisioning.  Note: If the platform is un-configured the Custom Certificate Hash will be deleted." />
            </OemCustomCert3>
            <OemDefaultCert1 label="OEM Default Certificate 1">
                <CertActive value="No" value_list="No,,Yes" label="Certificate Enabled" help_text="This setting allows customers to enable PKI provisioning Default certificate 1." />
                <CertFriendly value="" label="Certificate Friendly Name" help_text="This setting allows customers to assign a user friendly name for PKI provisioning Default Certificate 1.  Maximum of 32 characters." />
                <CertStream value="" label="Certificate Stream" help_text="This setting allows customers to input hash stream for PKI provisioning custom certificate 1.  Note: Default Certificates if enabled will be used in addition those already preloaded in firmware during provisioning.  Unlike Customizable Certificates the Default Certificates are not deleted when the platform is un-provisioned." />
            </OemDefaultCert1>
            <OemDefaultCert2 label="OEM Default Certificate 2">
                <CertActive value="No" value_list="No,,Yes" label="Certificate Enabled" help_text="This setting allows customers to enable PKI provisioning Default certificate 2." />
                <CertFriendly value="" label="Certificate Friendly Name" help_text="This setting allows customers to assign a user friendly name for PKI provisioning Default Certificate 2.  Maximum of 32 characters." />
                <CertStream value="" label="Certificate Stream" help_text="This setting allows customers to input hash stream for PKI provisioning custom certificate 2.  Note: Default Certificates if enabled will be used in addition those already preloaded in firmware during provisioning.  Unlike Customizable Certificates the Default Certificates are not deleted when the platform is un-provisioned." />
            </OemDefaultCert2>
            <OemDefaultCert3 label="OEM Default Certificate 3">
                <CertActive value="No" value_list="No,,Yes" label="Certificate Enabled" help_text="This setting allows customers to enable PKI provisioning Default certificate 3." />
                <CertFriendly value="" label="Certificate Friendly Name" help_text="This setting allows customers to assign a user friendly name for PKI provisioning Default Certificate 3.  Maximum of 32 characters." />
                <CertStream value="" label="Certificate Stream" help_text="This setting allows customers to input hash stream for PKI provisioning custom certificate 3.  Note: Default Certificates if enabled will be used in addition those already preloaded in firmware during provisioning.  Unlike Customizable Certificates the Default Certificates are not deleted when the platform is un-provisioned." />
            </OemDefaultCert3>
            <OemDefaultCert4 label="OEM Default Certificate 4">
                <CertActive value="No" value_list="No,,Yes" label="Certificate Enabled" help_text="This setting allows customers to enable PKI provisioning Default certificate 4." />
                <CertFriendly value="" label="Certificate Friendly Name" help_text="This setting allows customers to assign a user friendly name for PKI provisioning Default Certificate 4.  Maximum of 32 characters." />
                <CertStream value="" label="Certificate Stream" help_text="This setting allows customers to input hash stream for PKI provisioning custom certificate 4.  Note: Default Certificates if enabled will be used in addition those already preloaded in firmware during provisioning.  Unlike Customizable Certificates the Default Certificates are not deleted when the platform is un-provisioned." />
            </OemDefaultCert4>
            <OemDefaultCert5 label="OEM Default Certificate 5">
                <CertActive value="No" value_list="No,,Yes" label="Certificate Enabled" help_text="This setting allows customers to enable PKI provisioning Default certificate 5." />
                <CertFriendly value="" label="Certificate Friendly Name" help_text="This setting allows customers to assign a user friendly name for PKI provisioning Default Certificate 5.  Maximum of 32 characters." />
                <CertStream value="" label="Certificate Stream" help_text="This setting allows customers to input hash stream for PKI provisioning custom certificate 5.  Note: Default Certificates if enabled will be used in addition those already preloaded in firmware during provisioning.  Unlike Customizable Certificates the Default Certificates are not deleted when the platform is un-provisioned." />
            </OemDefaultCert5>
        </ProvisioningConfiguration>
        <RedirectionConfiguration label="Redirection Configuration">
            <RedirectionLanguage value="English" label="Redirection Localized Language" help_text="This setting allows customers to configure which localized language will be used initially by firmware for user consent output information (Examples: may be displayed before SOL / KVM session starts)." />
            <RedirectionPrivSecLevel value="Default" value_list="Default,,Enhanced,,Extreme" label="Redirection Privacy / Security Level" help_text="This setting allows customers to configure the Privacy and Security level for redirection operations.  Default enables all redirection ports (User consent is configurable).  Enhanced enables all redirection ports (User consent is required and cannot be disabled).  Extreme disables all redirection capabilities." />
        </RedirectionConfiguration>
        <TlsConfiguration label="TLS Configuration">
            <TlsSupported value="No" value_list="No,,Yes" label="Transport Layer Security Supported" help_text="This setting allows customers to enable / disable firmware Transport Layer Security support.  Note: If this is disabled TLS will be permanently disabled in the firmware image." />
        </TlsConfiguration>
    </IntelAmt>
    <PlatformProtection label="Platform Protection">
        <ContentProtection label="Content Protection">
            <PavpSupported value="Yes" value_list="No,,Yes" label="PAVP Supported" help_text="This setting determines if the Protected Audio Video Path (PAVP) feature will be permanently disabled in the FW image." />
            <Lspcon4kdisp value="None" value_list="None,,PortB,,PortC,,PortD" label="LSPCON Internal Display Port 1 - LSPCON / 4K" help_text="This setting determines which port for LSPCON will be connected to the HDCP 2.2 bridge adapter Display 1." />
            <Hdcp5kedisp1 value="PortB" value_list="None,,PortA,,PortB,,PortC,,PortD,,PortF" label="HDCP Internal Display Port 1 - 5K" help_text="This setting determines which port  is connected  for 5K output on Internal Display 1.   Note: Both Display 1 &amp; 2 need to be configured for proper operation." />
            <Hdcp5kedisp2 value="PortC" value_list="None,,PortA,,PortB,,PortC,,PortD,,PortF" label="HDCP Internal Display Port 2 - 5K" help_text="This setting determines which port  is connected  for 5K output on Internal Display 2. Note: Both Display 1 &amp; 2 need to be configured for proper operation." />
        </ContentProtection>
        <GraphicsuController label="Graphics uController">
            <GucHash value="00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00" label="GuC Encryption Key" help_text="This option is for entering the raw hash 256 bit string for the Graphics uController." />
        </GraphicsuController>
        <PlatformIntegrity label="Hash Key Configuration for Bootguard / ISH">
            <OemPublicKeyHash value="5A CD 99 2C 14 BB 6C 04 72 5E F3 18 D4 2F 39 87 86 45 C8 2C D9 28 C4 5F CD 1F C4 22 BE FF 06 87" label="OEM Public Key Hash" help_text="Raw hash string for the SHA-256 hash of the OEM public key corresponding to the private key used to sign the OEM Key hash manifest. When manufacture is completed, this hash value is burned into an FPF, and is permament. This value is used to verify the OEM Key hash, and also DnX images. OEM signing is disabled when this hash is set to all 0s." />
            <OemExtInputFile value="D:\BIOS\\RazerBlade15Mid2019Base\FIT\BIOS_DUMP\Decomp\OEMP.bin" label="OEM Key Manifest Binary" help_text="Signed manifest file containing hashes of keys used for signing  components of image. This setting is only configurable when OEM signing is enabled (See PlatformIntegrity/OemPublicKeyHash)." />
        </PlatformIntegrity>
        <BootGuardConfiguration label="Boot Guard Configuration">
            <BtGuardKeyManifestId value="0x1" label="Key Manifest ID" help_text="ODM identifier used during the Key manifest authentication process. This setting is only configurable, and must be non-0, when OEM Public Key Hash is set (See PlatformIntegrity/OemPublicKey)." />
            <BtGuardProfileConfig value="Boot Guard Profile 0 - No_FVME" value_list="Boot Guard Profile 0 - No_FVME,,Boot Guard Profile 3 - VM,,Boot Guard Profile 4 - FVE,,Boot Guard Profile 5 - FVME" label="Boot Guard Profile Configuration " help_text="Boot Guard Profile 0 - Legacy is for platforms that do not wish to enable Boot Guard boot block verification or measurement protection.  When manufacture is completed, this  value is burned into an FPF, and is permanent. This setting is only configurable when OEM signing is enabled (See PlatformIntegrity/OemPublicKeyHash)." />
            <BtGuardCpuDebugEnable value="Disabled" value_list="Enabled,,Disabled" label="CPU Debugging" help_text="This setting determines if CPU debug modes will be displayed.  When set to 'Yes' CPU debugging is enabled." />
            <BtGuardBspInitEnable value="Disabled" value_list="Enabled,,Disabled" label="BSP Initialization" help_text="This setting determines BSP behavior when it receives an INIT signal.  When set to 'Yes', when BSP receives an INIT, BSP will signal an error to the BSS register and enter unrecoverable shutdown." />
            <BtGuardS3Optimize value="Disabled" value_list="Enabled,,Disabled" label="S3 Optimization" help_text="This setting overrides Boot Guard S3 optimization.  Note: Used for testing only." />
        </BootGuardConfiguration>
        <IntelPttConfiguration label="Intel(R) PTT Configuration">
            <PttSupported value="Yes" value_list="No,,Yes" label="Intel(R) PTT Supported" help_text="This setting permanently disables Intel(R) PTT in the firmware image." />
            <PttPwrUpState value="Enabled" value_list="Disabled,,Enabled" label="Intel(R) PTT initial power-up state" />
            <PttSupportedFpf value="Yes" value_list="No,,Yes" label="Intel(R) PTT Supported [FPF]" help_text="This setting will permanently disable Intel(R) PTT through platform FPFs.  Caution: Using this option will permanently disable Intel(R) PTT on the platform hardware." />
        </IntelPttConfiguration>
        <TpmOverSpiBusConfiguration label="TPM Over SPI Bus Configuration">
            <SpiOverTpmClkFreq value="17MHz" value_list="17MHz,,30MHz,,48MHz" label="TPM Clock Frequency" help_text="This setting determines the clock frequency setting to be used for the TPM over SPI bus." />
            <SpiOverTpmBusEnable value="No" value_list="No,,Yes" label="TPM Over SPI Bus Enabled" help_text="This setting determines the clock frequency setting to be used for the TPM over SPI bus." />
        </TpmOverSpiBusConfiguration>
        <BiosGuardConfiguration label="BIOS Guard Configuration">
            <BiosGrdProtOvrdEn value="No" value_list="No,,Yes" label="BIOS Guard Protection Override Enabled" help_text="This setting allows BIOS Guard to bypass SPI flash controller protections (i.e. Protected Range Registers and Top Swap)." />
        </BiosGuardConfiguration>
        <TxtConfiguration label="TXT Configuration">
            <TxtSupported value="No" value_list="No,,Yes" label="TXT Supported" help_text="This setting determines is enabled for the platform." />
        </TxtConfiguration>
    </PlatformProtection>
    <Icc label="Integrated Clock Controller">
        <IccPolicies label="Integrated Clock Controller Policies">
            <BootProfile value="Profile 0" value_list="Profile 0" label="Boot Profile" help_text="Profile applied during each boot." />
            <FailsafeBootProfile value="Profile 0" value_list="Profile 0" label="Failsafe Boot Profile" help_text="Boot profile used when system instability is detected." />
            <ProfileChangeable value="true" value_list="true,,false" label="Profile Changeable" help_text="True = Allows user to change boot profile via BIOS menu or 3rd party application False = Prevents user from changing boot profile via BIOS or 3rd party application.  Note: When false, Failsafe Boot Profile must be the same as Boot Profile." />
            <Profiles>
                <Profile>
                    <ProfileName value="Profile 0" label="Profile Name" help_text="Editable text string stored with the profile for easy identification." />
                    <ProfileType value="Standard" value_list="Standard,,Adaptive,,OverClockingExt" label="Profile Type" help_text="Specifies the profile template used when creating the profile.  Intel (R) ME image has to be loaded to enable other ICC profile settings." />
                    <BclkClockConfiguration label="BCLK Clock Configuration">
                        <BclkFreq value="100.000" label="BCLK Clock Frequency" help_text="Displays the nominal frequency for the selected clock." />
                        <BclkSsc value="0.00" label="BCLK Spread setting" help_text="Displays the percentage of  Spread setting for the selected clock." />
                    </BclkClockConfiguration>
                    <ClockRangeDefinitionRecord label="Clock Range Definition Record">
                        <BClkMaxFreq value="100" label="BCLK PLL Clock Source Maximum Frequency" help_text="Specifies the maximum frequency that can be applied to BCLK clock source.  Value is limited by divider/frequency limits determined by HW SKU." />
                        <BClkMinFreq value="100" label="BCLK PLL Clock Source Minimum Frequency" help_text="Specifies the minimum frequency that can be applied to BCLK clock source.Value is limited by divider/frequency limits determined by HW SKU." />
                        <BClkSscHalt value="No" value_list="No,,Yes" label="BCLK SSC Halt Allowed" help_text="If set to Yes, the spread generator can be enabled and disabled at runtime." />
                        <BClkSscMax value="0.50" label="BCLK SSC Maximum Percentage" help_text="Specifies the maximum precentage of spread adjustment that can be applied to the clock.  Value is specified in 1/100th of percent(50=0.50%)." />
                    </ClockRangeDefinitionRecord>
                    <ClockOutputConfiguration label="Clock Output Configuration">
                        <ClkoutITPXDP value="Disabled" value_list="Disabled,,Enabled" label="ITPXDP" help_text="Enable/Disable the CLKOUT_ITPXDP differential output buffer." />
                        <ClkoutSRC0 value="Disabled" value_list="Disabled,,Enabled" label="SRC0" help_text="Enable/Disable the CLKOUT_SRC0 differential output buffer." />
                        <ClkoutSRC1 value="Enabled" value_list="Disabled,,Enabled" label="SRC1" help_text="Enable/Disable the CLKOUT_SRC1 differential output buffer." />
                        <ClkoutSRC2 value="Disabled" value_list="Disabled,,Enabled" label="SRC2" help_text="Enable/Disable the CLKOUT_SRC2 differential output buffer." />
                        <ClkoutSRC3 value="Disabled" value_list="Disabled,,Enabled" label="SRC3" help_text="Enable/Disable the CLKOUT_SRC3 differential output buffer." />
                        <ClkoutSRC4 value="Disabled" value_list="Disabled,,Enabled" label="SRC4" help_text="Enable/Disable the CLKOUT_SRC4 differential output buffer." />
                        <ClkoutSRC5 value="Enabled" value_list="Disabled,,Enabled" label="SRC5" help_text="Enable/Disable the CLKOUT_SRC5 differential output buffer." />
                        <ClkoutSRC6 value="Enabled" value_list="Disabled,,Enabled" label="SRC6" help_text="Enable/Disable the CLKOUT_SRC6 differential output buffer." />
                        <ClkoutSRC7 value="Disabled" value_list="Disabled,,Enabled" label="SRC7" help_text="Enable/Disable the CLKOUT_SRC7 differential output buffer." />
                        <ClkoutSRC8 value="Enabled" value_list="Disabled,,Enabled" label="SRC8" help_text="Enable/Disable the CLKOUT_SRC8 differential output buffer." />
                        <ClkoutSRC9 value="Enabled" value_list="Disabled,,Enabled" label="SRC9" help_text="Enable/Disable the CLKOUT_SRC9 differential output buffer." />
                        <ClkoutSRC10 value="Disabled" value_list="Disabled,,Enabled" label="SRC10" help_text="Enable/Disable the CLKOUT_SRC10 differential output buffer." />
                        <ClkoutSRC11 value="Disabled" value_list="Disabled,,Enabled" label="SRC11" help_text="Enable/Disable the CLKOUT_SRC11 differential output buffer." />
                        <ClkoutSRC12 value="Disabled" value_list="Disabled,,Enabled" label="SRC12" help_text="Enable/Disable the CLKOUT_SRC12 differential output buffer." />
                        <ClkoutSRC13 value="Disabled" value_list="Disabled,,Enabled" label="SRC13" help_text="Enable/Disable the CLKOUT_SRC13 differential output buffer." />
                        <ClkoutSRC14 value="Disabled" value_list="Disabled,,Enabled" label="SRC14" help_text="Enable/Disable the CLKOUT_SRC14 differential output buffer." />
                        <ClkoutSRC15 value="Disabled" value_list="Disabled,,Enabled" label="SRC15" help_text="Enable/Disable the CLKOUT_SRC15 differential output buffer." />
                        <ClkoutLPC0 value="Enabled" value_list="Disabled,,Enabled" label="LPC0" help_text="Enable/Disable the CLKOUT_LPC0 single ended output buffer." />
                        <ClkoutLPC1 value="Disabled" value_list="Disabled,,Enabled" label="LPC1" help_text="Enable/Disable the CLKOUT_LPC1 single ended output buffer." />
                        <ClkoutCpunsscPnPath value="Direct XTAL IN / Out Path" value_list="HDA PLL Path,,Direct XTAL IN / Out Path" label="CLKOUT CPUNSSC P/N Clock Path Generation" help_text="This setting determines if CLKOUT_CPUNSSC_P/N Clock Path is generated through the HDA_PLL or from Direct XTAL IN/OUT." />
                    </ClockOutputConfiguration>
                    <PwrManagementConfiguration label="Power Management Configuration">
                        <ClkreqMapSRC0 value="GPP_B5" value_list="GPP_B5,,GPP_B6,,GPP_B7,,GPP_B8,,GPP_B9,,GPP_B10,,GPP_H0,,GPP_H1" label="SRC0 CLKREQ# Mapping" help_text="Assign the CLKREQ# signal associated with CLKOUT_SRC0. Please note that remapping of any SRC CLKREQ# would require swapping the relevant status of SRC# under Clock Output Configuration to match the remapping." />
                        <ClkreqMapSRC1 value="GPP_B6" value_list="GPP_B5,,GPP_B6,,GPP_B7,,GPP_B8,,GPP_B9,,GPP_B10,,GPP_H0,,GPP_H1" label="SRC1 CLKREQ# Mapping" help_text="Assign the CLKREQ# signal associated with CLKOUT_SRC1. Please note that remapping of any SRC CLKREQ# would require swapping the relevant status of SRC# under Clock Output Configuration to match the remapping." />
                        <ClkreqMapSRC2 value="GPP_B7" value_list="GPP_B5,,GPP_B6,,GPP_B7,,GPP_B8,,GPP_B9,,GPP_B10,,GPP_H0,,GPP_H1" label="SRC2 CLKREQ# Mapping" help_text="Assign the CLKREQ# signal associated with CLKOUT_SRC2. Please note that remapping of any SRC CLKREQ# would require swapping the relevant status of SRC# under Clock Output Configuration to match the remapping." />
                        <ClkreqMapSRC3 value="GPP_B8" value_list="GPP_B5,,GPP_B6,,GPP_B7,,GPP_B8,,GPP_B9,,GPP_B10,,GPP_H0,,GPP_H1" label="SRC3 CLKREQ# Mapping" help_text="Assign the CLKREQ# signal associated with CLKOUT_SRC3. Please note that remapping of any SRC CLKREQ# would require swapping the relevant status of SRC# under Clock Output Configuration to match the remapping." />
                        <ClkreqMapSRC4 value="GPP_B9" value_list="GPP_B5,,GPP_B6,,GPP_B7,,GPP_B8,,GPP_B9,,GPP_B10,,GPP_H0,,GPP_H1" label="SRC4 CLKREQ# Mapping" help_text="Assign the CLKREQ# signal associated with CLKOUT_SRC4. Please note that remapping of any SRC CLKREQ# would require swapping the relevant status of SRC# under Clock Output Configuration to match the remapping." />
                        <ClkreqMapSRC5 value="GPP_B10" value_list="GPP_B5,,GPP_B6,,GPP_B7,,GPP_B8,,GPP_B9,,GPP_B10,,GPP_H0,,GPP_H1" label="SRC5 CLKREQ# Mapping" help_text="Assign the CLKREQ# signal associated with CLKOUT_SRC5.  Please note that remapping of any SRC CLKREQ# would require swapping the relevant status of SRC# under Clock Output Configuration to match the remapping." />
                        <ClkreqMapSRC6 value="GPP_H0" value_list="GPP_B5,,GPP_B6,,GPP_B7,,GPP_B8,,GPP_B9,,GPP_B10,,GPP_H0,,GPP_H1" label="SRC6 CLKREQ# Mapping" help_text="Assign the CLKREQ# signal associated with CLKOUT_SRC6. Please note that remapping of any SRC CLKREQ# would require swapping the relevant status of SRC# under Clock Output Configuration to match the remapping." />
                        <ClkreqMapSRC7 value="GPP_H1" value_list="GPP_B5,,GPP_B6,,GPP_B7,,GPP_B8,,GPP_B9,,GPP_B10,,GPP_H0,,GPP_H1" label="SRC7 CLKREQ# Mapping" help_text="Assign the CLKREQ# signal associated with CLKOUT_SRC7. Please note that remapping of any SRC CLKREQ# would require swapping the relevant status of SRC# under Clock Output Configuration to match the remapping." />
                        <ClkreqMapSRC8 value="GPP_H2" value_list="GPP_H2,,GPP_H3,,GPP_H4,,GPP_H5,,GPP_H6,,GPP_H7,,GPP_H8,,GPP_H9" label="SRC8 CLKREQ# Mapping" help_text="Assign the CLKREQ# signal associated with CLKOUT_SRC8. Please note that remapping of any SRC CLKREQ# would require swapping the relevant status of SRC# under Clock Output Configuration to match the remapping." />
                        <ClkreqMapSRC9 value="GPP_H3" value_list="GPP_H2,,GPP_H3,,GPP_H4,,GPP_H5,,GPP_H6,,GPP_H7,,GPP_H8,,GPP_H9" label="SRC9 CLKREQ# Mapping" help_text="Assign the CLKREQ# signal associated with CLKOUT_SRC9. Please note that remapping of any SRC CLKREQ# would require swapping the relevant status of SRC# under Clock Output Configuration to match the remapping." />
                        <ClkreqMapSRC10 value="GPP_H4" value_list="GPP_H2,,GPP_H3,,GPP_H4,,GPP_H5,,GPP_H6,,GPP_H7,,GPP_H8,,GPP_H9" label="SRC10 CLKREQ# Mapping" help_text="Assign the CLKREQ# signal associated with CLKOUT_SRC10. Please note that remapping of any SRC CLKREQ# would require swapping the relevant status of SRC# under Clock Output Configuration to match the remapping." />
                        <ClkreqMapSRC11 value="GPP_H5" value_list="GPP_H2,,GPP_H3,,GPP_H4,,GPP_H5,,GPP_H6,,GPP_H7,,GPP_H8,,GPP_H9" label="SRC11 CLKREQ# Mapping" help_text="Assign the CLKREQ# signal associated with CLKOUT_SRC11. Please note that remapping of any SRC CLKREQ# would require swapping the relevant status of SRC# under Clock Output Configuration to match the remapping." />
                        <ClkreqMapSRC12 value="GPP_H6" value_list="GPP_H2,,GPP_H3,,GPP_H4,,GPP_H5,,GPP_H6,,GPP_H7,,GPP_H8,,GPP_H9" label="SRC12 CLKREQ# Mapping" help_text="Assign the CLKREQ# signal associated with CLKOUT_SRC12. Please note that remapping of any SRC CLKREQ# would require swapping the relevant status of SRC# under Clock Output Configuration to match the remapping." />
                        <ClkreqMapSRC13 value="GPP_H7" value_list="GPP_H2,,GPP_H3,,GPP_H4,,GPP_H5,,GPP_H6,,GPP_H7,,GPP_H8,,GPP_H9" label="SRC13 CLKREQ# Mapping" help_text="Assign the CLKREQ# signal associated with CLKOUT_SRC13. Please note that remapping of any SRC CLKREQ# would require swapping the relevant status of SRC# under Clock Output Configuration to match the remapping." />
                        <ClkreqMapSRC14 value="GPP_H8" value_list="GPP_H2,,GPP_H3,,GPP_H4,,GPP_H5,,GPP_H6,,GPP_H7,,GPP_H8,,GPP_H9" label="SRC14 CLKREQ# Mapping" help_text="Assign the CLKREQ# signal associated with CLKOUT_SRC14. Please note that remapping of any SRC CLKREQ# would require swapping the relevant status of SRC# under Clock Output Configuration to match the remapping." />
                        <ClkreqMapSRC15 value="GPP_H9" value_list="GPP_H2,,GPP_H3,,GPP_H4,,GPP_H5,,GPP_H6,,GPP_H7,,GPP_H8,,GPP_H9" label="SRC15 CLKREQ# Mapping" help_text="Assign the CLKREQ# signal associated with CLKOUT_SRC15. Please note that remapping of any SRC CLKREQ# would require swapping the relevant status of SRC# under Clock Output Configuration to match the remapping." />
                        <XtalShutDown value="8us" value_list="0us,,1us,,2us,,4us,,8us,,16us,,32us" label="24Mhz Crystal Shutdown Wait Interval" help_text="Enable Dynamic power management of Crystal.  Upon the event that all conditions (other than this wait timer itself) are satisfied for iSCLK crystal shutdown, a timer is started.  Once it expires and there are no wake events, iSCLK will shutdown crystal." />
                    </PwrManagementConfiguration>
                </Profile>
            </Profiles>
        </IccPolicies>
    </Icc>
    <NetworkingConnectivity label="Networking &amp; Connectivity">
        <WiredLanConfiguration label="Wired LAN Configuration">
            <MELanPowerWell value="SLP_LAN#" value_list="Core Well,,SUS Well,,ME Well,,SLP_LAN#" label="LAN Power Well" help_text="This setting allows the customer to configure the powerwell that will be used by Intel(R) Integrated LAN.  Note: Recommended setting is SLP_LAN#." />
            <LanPhyPwrUpTime value="100ms" value_list="100ms,,50ms" label="LAN PHY Power Up Time" help_text="This bit determines how long the delay for LAN PHY to power up after de-assertion of  SLP_LAN#" />
            <LanEnable value="No" value_list="Yes,,No" label="Intel(R) Integrated Wired LAN Enabled" help_text="This setting allows customers to enable / disable Intel(R) Integrated LAN operation over the PCIe Port selected by the GbE PCIe Port Select option." />
            <GbePCIePortSelect value="None" value_list="None,,Port 5,,Port 9,,Port 12,,Port 13" label="GbE PCIe Port Select" help_text="This setting allows customers to configure the PCIe Port that will Intel(R) Integrated LAN will operate on." />
            <GbePHYSmbAddrs value="0x00000064" label="GbE PHY SMBus Address" help_text="This is the Intel PHY’s SMBus address.  This field must be programmed to 64h.  GbE PHY SMBus Address and GbE MAC address have to be programmed to 64h and 70h in  order to ensure proper arbitration of SMBus communication between the Intel integrated MAC and PHY." />
            <GbeMacSmbAddrsEn value="No" value_list="No,,Yes" label="GbE MAC SMBus Address Enabled" help_text="This enables the Intel(R) Integrated Wired LAN MAC SMBus address. Note: This setting must be enabled if using Intel(R) Integrated LAN." />
            <GbeMacSmbAddrs value="0x00000070" label="GbE MAC SMBus Address" help_text="This setting configures Intel(R) Integrated Wired LAN MAC SMBus address to accept SMBus cycles from the PHY. Note: Recommended setting is 70h." />
            <PhyConnected value="No PHY Connected" value_list="No PHY Connected,,PHY on SMBus,,PHY on SMLink0,,PHY on SMLink1" label="PHY Connection" help_text="This selects which SMBus network is used to connect GbE PHY to MAC/PCH.  Note: This setting will greyed out if GBE region is disabled." />
            <LanPhyPwrCtrlGpd11Config value="Enable as GPD11" value_list="Enable as GPD11,,Enable as LANPHYPC" label="LAN PHY Power Control GPD11 Signal Configuration" help_text="This setting allows the user to assign the LAN PHY Power Control signal to GbE or as GDP11. Note: If using Intel(R) Integrated LAN this setting should be set to &quot;&quot;Enable as LANPHYPC&quot;&quot;." />
        </WiredLanConfiguration>
        <WirelessLanConfiguration label="Wireless LAN Configuration">
            <MeClinkEnable value="No" value_list="No,,Yes" label="Intel(R) ME CLINK Signal Enabled" help_text="This setting allows customers to enable / disable the Wireless LAN CLINK signal through Intel(R) ME firmware.  Note: For using Intel(R) vPro Wireless solutions this should be set to Yes." />
            <SlpWlanGdp9Config value="Enable as GPD9" value_list="Enable as SLP_WLAN#,,Enable as GPD9" label="SLP_WLAN# / GDP9 Signal Configuration" help_text="This setting allows user the to assign the WLAN Power Control signal to WLAN or as GDP9. Note: If using Intel(R) Wireless LAN this setting should be set to &quot;&quot;Enable as SLP_WLAN#&quot;&quot;." />
            <WlanUcode value="0x9DF0 PULSAR" label="WLAN Microcode" help_text="This setting allows OEMs to configure which Intel(R) Wireless LAN card microcode to load into the firmware image." />
            <MEWlanPowerWell value="Disabled" value_list="Disabled,,Core Well || SLP_S3#,,Primary Well || SLP_SUS#,,ME Well || SLP_A#,,SLP_WLAN#" label="WLAN Power Well" />
        </WirelessLanConfiguration>
    </NetworkingConnectivity>
    <InternalPchBuses label="Internal PCH Buses">
        <PchTimerConfiguration label="PCH Timer Configuration">
            <t573TimingConfig value="1ms" value_list="100ms,,50ms,,5ms,,1ms" label="PCH clock output stable to PROCPWRGD high (tPCH45)" help_text="This setting configures the minimum timing from XCK_PLL locked to CPUPWRGD high. For further details see Canonlake LP Platform Controller Hub EDS." />
            <t36TimerEnable value="Disabled" value_list="Disabled,,Enabled" label="PCIe Power Stable Timer (tPCH33)" help_text="This setting configures the enables / disables the tPCH33 timer. When enabled PCH will count 99ms from PWROK assertion before PLTRST# is de-asserted. Note: The recommended setting is &quot;&quot;Disabled&quot;&quot;" />
            <t1001TimingConfig value="1ms" value_list="1ms,,5ms,,2ms" label="PROCPWRGD and SYS_PWROK high to SUS_STAT# de-assertion (tPCH46)" help_text="This setting configures the minimum timing from CPUPWRGD assertion to SUS_STAT#. For further details see Canonlake LP Controller Hub EDS." />
            <ApwrokTiming value="2ms" value_list="2ms,,4ms,,8ms,,15ms" label="APWROK Timing" help_text="This soft strap determines the timing between the SLP_A# pin de-asserting and the APWROK timer expiration." />
        </PchTimerConfiguration>
        <SmbusSmlinkConfiguration label="SMBus / SMLink Configuration">
            <SMBusAsdAddress value="0x00000000" label="Intel(R) SMBus ASD Address" help_text="This setting configures the Intel(R) SMBus Alert Sending Device Address. For details see Canonlake H / LP SPI Programming guide further details." />
            <SMBusAsdEnable value="No" value_list="No,,Yes" label="Intel(R) SMBus ASD Address Enabled" help_text="This setting enables / disables the Intel(R) SMBus Alert Sending Device. For details see Cannon Lake H / LP  SPI Programming guide further details." />
            <SMBusAsfId value="0x00000000" label="Intel(R) SMBus Subsystem Vendor and Device ID for ASF" help_text="This setting configures the Intel(R) SMBus Subsystem Vendor and Device ID for ASF. For details see Canonlake H / LP SPI Programming guide further details." />
            <SMBusI2cAddress value="0x00000000" label="Intel(R) SMBus I2C Address" help_text="This setting configures the Intel(R) SMBus I2C Address. Note: This setting is only used for testing purposes. The recommended setting is &quot;&quot;0000000&quot;&quot;" />
            <SMBusI2cEnable value="No" value_list="No,,Yes" label="Intel(R) SMBus I2C Address Enabled" help_text="This setting enables / disables the Intel(R) SMBus I2C Address. Note: This setting is only used for testing purposes. The recommended setting is &quot;&quot;No&quot;&quot;" />
            <SMBusMctpAddress value="0x00000000" label="Intel(R) SMBus MCTP Address" help_text="This setting configures the Intel(R) SMBus MCTP Address. Note: This setting is only used for testing purposes. The default setting is &quot;&quot;0000000&quot;&quot;" />
            <SMBusMctpEnable value="No" value_list="No,,Yes" label="Intel(R) SMBus MCTP Address Enabled" help_text="This setting enables / disables the Intel(R) SMBus MCTP Address. Note: This setting is only used for testing purposes. The recommended setting is &quot;&quot;No&quot;&quot;" />
            <SMBusTcoSlaveSelect value="Intel(R) SMBus" value_list="Intel(R) SMBus,,SMLink 0" label="SMBus / SMLink TCO Slave Connection" help_text="This setting configures the TCO Slave connection to ether the Intel(R) SMBus or SMLink0. For further details see Canon LP Platform Controller Hub EDS." />
            <SLink0Enable value="Yes" value_list="No,,Yes" label="SMLink0 Enabled" help_text="This setting enables / disables SMLink0 interface. For further details see Canonlake H / LP Platform Controller Hub EDS. Note: If using Intel(R) NFC this setting must be set to &quot;&quot;Yes&quot;&quot;." />
            <SLink0freq value="1 MHz" value_list="100 KHz,,400 KHz,,1 MHz" label="SMLink0 Frequency" help_text="This setting determines the frequency at which the SMLink0 will operate. Note: The recommended setting is &quot;&quot;1MHz&quot;&quot;" />
            <SLink1I2cAddress value="0x00000000" label="SMLink1 I2C Target Address" help_text="This setting configures SMLink1 I2C Target Address. For further details see Canonlake H / LP Platform Controller Hub EDS." />
            <SLink1I2cEnable value="No" value_list="No,,Yes" label="SMLink1 I2C Target Address Enabled" help_text="This setting configures  SMLink1 I2C Target Address.  For further details  see Cannon Lake H / LP  Platform Controller Hub EDS." />
            <SLink1GPTargetAddress value="0x00000011" label="SMLink1 GP Target Address" help_text="This setting configures SMLink1 GP Target Address. For further details see Canonlake LP Platform Controller Hub EDS." />
            <SLink1GPTargetEnable value="Yes" value_list="No,,Yes" label="SMLink1 GP Target Address Enabled" help_text="This setting enables / disables SMLink1 GP Target Address interface. For further details see Canonlake LP Platform Controller Hub EDS. Note: This setting must be set to &quot;&quot;Yes&quot;&quot; if using PCH / MCP Thermal reporting." />
            <SLink1Enable value="Yes" value_list="No,,Yes" label="SMLink1 Enabled" help_text="This setting enables / disables SMLink1 interface. For further details see Canonlake H / LP or Platform Controller Hub EDS.   Note: This setting must be set to &quot;Yes&quot; if using PCH / MCP Thermal reporting." />
            <SLink1freq value="100 KHz" value_list="100 KHz,,400 KHz,,1 MHz" label="SMLink1 Frequency" help_text="This setting determines the frequency at which the SMLink1 will operate. Note: The recommended setting is &quot;&quot;100KHz&quot;&quot;" />
            <SmbAlrtModeConfig value="Enable as GPP_C2" value_list="Enable as GPP_C2,,Enable as Intel(R) SMBus ASD" label="Intel(R) SMBus ASD Mode Configuration" help_text="This setting determines the native mode of operation for the Intel(R) SMBus ASD signal." />
        </SmbusSmlinkConfiguration>
        <DmiConfiguration label="DMI Configuration">
            <DmiLaneReversal value="No" value_list="No,,Yes" label="DMI Lane Reversal" help_text="This setting allow the DMI Lane signals to be reversed. For further details see Canonlake H / LP Platform Controller Hub EDS." />
            <DmiPciPortStagger value="Yes" value_list="No,,Yes" label="DMI Port Staggering Enabled" help_text="This setting configures DMI for Port Staggering. For further details see Canonlake LP Platform Controller Hub EDS." />
            <DmiAcCoupling value="No" value_list="No,,Yes" label="DMI AC Coupling Select" help_text="This setting determines if DMI is operating in AC or DC coupled mode." />
            <DmiLaneWidth value="DMI x4" value_list="DMI x8,,DMI x4,,DMI x2,,DMI x1" label="DMI Lane Width" help_text="This setting determines the number of DMI lanes available." />
        </DmiConfiguration>
        <EspiConfiguration label="eSPI Configuration">
            <EspiEcBusfreq value="60MHz" value_list="20MHz,,24MHz,,30MHz,,48MHz,,60MHz" label="eSPI / EC Bus Frequency" help_text="This setting determines the maximum frequency of the eSPI bus that is supported by the eSPI Master and platform configuration.          Note: The actual frequency depends on trace length, number of eSPI Slaves, etc." />
            <EspiEcMaxIoMode value="Single, Dual and Quad" value_list="Single,,Single and Dual,,Single and Quad,,Single, Dual and Quad" label="eSPI / EC Maximum I/O Mode" help_text="This setting determines the maximum IO Mode (Single/Dual/Quad) of the eSPI bus that is supported by the eSPI Master and specific platform configuration.           Note: The actual IO Mode of the eSPI bus will be the minimum of this field and the Slave's maximum IO Mode advertised in its General Capabilities register." />
            <EspiEcSlaveDeviceEn value="No" value_list="No,,Yes" label="eSPI / EC Slave Device Enabled" help_text="This setting enables the Slave device on the eSPI interface." />
            <EspiEcSlvDevBusfreq value="60MHz" value_list="20MHz,,24MHz,,30MHz,,48MHz,,60MHz" label="eSPI / EC Slave Device Bus Frequency" help_text="This setting configures the maximum operating frequency of the Slave device." />
            <EspiEcSlvDevMaxIoMode value="Single, Dual and Quad" value_list="Single,,Single and Duel,,Single and Quad,,Single, Dual and Quad" label="eSPI / EC Slave Device Maximum I/O Mode" help_text="This setting configures the maximum I/O mode of the Slave device." />
            <EspiEcCrcCheckEnable value="Yes" value_list="Yes,,No" label="eSPI / EC CRC Check Enabled" help_text="This setting enables CRC checking on eSPI Slave 0 channel." />
            <EspiEcSlve1CrcChkEn value="Yes" value_list="Yes,,No" label="eSPI / EC Slave 1 Device CRC Check Enable" help_text="This setting determines if CRC checking is enabled on the eSPI / EC Slave 1 Device channel." />
            <EspiEcMaxOutReqMstrFlCh value="2" value_list="2,,1" label="eSPI / EC Max Outstanding Request for  Master Attached Flash Channel" help_text="This setting determines the Maximum outstanding requests on the eSPI / EC Master Attached Flash Channel." />
            <EspiEcSlvAtchdFlshMor value="Single Outstanding Request" value_list="Single Outstanding Request,,Multiple Outstanding Requests" label="eSPI / EC Slave Attached Flash Multiple Outstanding Requests Enable" help_text="This setting enabled multiple outstanding requests for the eSPI / EC Slave Attached Flash device." />
            <EspiEcSlvAtchdFlshOoo value="In-Order SAF Requests" value_list="In-Order SAF Requests,,Out-of-Order SAF Requests" label="eSPI / EC Slave Attached Flash Channel OOO Enable" help_text="This setting enables Out or Order requests on the eSPI / EC Slave Attached Flash device." />
        </EspiConfiguration>
    </InternalPchBuses>
    <Power>
        <PlatformPower label="Platform Power">
            <SlpS5Gdp10Config value="Enable as SLP_S5#" value_list="Enable as SLP_S5#,,Enable as GPD10" label="SLP_S5# / GPD10 Signal Configuration" help_text="This setting allows the user to assign the SLP_S5# Power Control signal as SLP_S5# or as GDP10. For further details see Coffeelake H Platform Controller Hub EDS." />
            <SlpS3Gdp4Config value="Enable as SLP_S3#" value_list="Enable as SLP_S3#,,Enable as GPD4" label="SLP_S3# / GPD4 Signal Configuration" help_text="This setting allows the user to assign the SLP_S3# Power Control signal as SLP_S3# or as GDP4. For further details see Coffeelake H Platform Controller Hub EDS." />
            <SlpS4Gdp5Config value="Enable as SLP_S4#" value_list="Enable as SLP_S4#,,Enable as GPD5" label="SLP_S4# / GPD5 Signal Configuration" help_text="This setting allows the user to assign the SLP_S4# Power Control signal as SLP_S4# or as GDP5. For further details see Coffeelake H Platform Controller Hub EDS." />
            <SlpAGpd6Config value="Enable as GPD6" value_list="Enable as SLP_A#,,Enable as GPD6" label="SLP_A# / GPD6 Signal Configuration" help_text="This setting allows the user to assign the SLP_A# Power Control signal as SLP_A# or as GDP6. For further details see Coffeelake H Platform Controller Hub EDS." />
            <SlpS0TunnelDis value="Disabled" value_list="Enabled,,Disabled" label="SLP_S0# Tunnel" help_text="This setting Enables / Disables the tunneling of the SLP_S0# pin over ESPI to the EC when in ESPI mode." />
            <IntegratedVrmEnable value="VRM Enabled" value_list="VRM Disabled,,VRM Enabled" label="Integrated 1.8v VRM" help_text="This setting enables the integrated 1.8v Voltage Regulator Module on the PCH for CFL-H / CNL-H." />
        </PlatformPower>
        <DeepSx label="Deep Sx">
            <DeepSxSupportEnable value="No" value_list="No,,Yes" label="Deep Sx Enabled" help_text="This setting enables / disables support for Deep Sx operation. For further details see Cannon Lake H / LP Platform Controller Hub EDS. Note: Support for Deep Sx is board design dependent." />
        </DeepSx>
        <PchThermalReporting label="PCH Thermal Reporting">
            <PchThrmlRprtngEn value="No" value_list="Yes,,No" label="Thermal Power Reporting Enabled" help_text="This setting enabled a once-per-second timer interrupt is enabled which triggers firmware to report power and temperature information as enabled by configuration registers.  Note: When this setting is disabled ensure that the once-per-second timer interrupt associated with this feature is also disabled." />
        </PchThermalReporting>
    </Power>
    <IntegratedSensorHub label="Integrated Sensor Hub">
        <IshSupported value="No" value_list="Yes,,No" label="Integrated Sensor Hub Supported" help_text="This setting allows customers to disable ISH on the platform." />
        <IshPowerUpState value="Disabled" value_list="Disabled,,Enabled" label="Integrated Sensor Hub Initial Power State" help_text="This setting allows customers to determine the power up state for ISH." />
        <IshImage label="ISH Image">
            <Length value="0x40000" help_text="Total size (in bytes) of the ISH code partition including reserved space. It is recommended to be at least 256kb." />
            <InputFile value="" label="Input File" help_text="Path to your ISH firmware binary file." />
        </IshImage>
        <IshData label="ISH Data">
            <PdtBinary value="D:\BIOS\\RazerBlade15Mid2019Base\FIT\BIOS_DUMP\Decomp\PdtBinary.bin" label="PDT Binary File" help_text="Path to your PDT binary file." />
        </IshData>
    </IntegratedSensorHub>
    <Debug>
        <Idlm label="IDLM">
            <IdlmFile value="" label="IDLM Binary" help_text="This allows an IDLM binary to be merged into output image built by Intel (R) FIT" />
        </Idlm>
        <DelayedAuthenticationModeConfiguration label="Delayed Authentication Mode Configuration">
            <DelayedAuthMode value="No" value_list="No,,Yes" label="Delayed Authentication Mode Enabled" help_text="This setting enables Delayed Authentication Mode on the platform." />
        </DelayedAuthenticationModeConfiguration>
        <IntelTraceHubTechnology label="Intel(R) Trace Hub Technology">
            <IntelTrcHubBinary value="D:\BIOS\\RazerBlade15Mid2019Base\FIT\BIOS_DUMP\Decomp\IntelTrcHubBinary.bin" label="Intel(R) Trace Hub Binary" help_text="This loads the Intel(R) Trace Hub binary that will be merged into the output image generated by the Intel(R) FIT tool." />
            <RomTraceEmergencyModeEn value="No" value_list="No,,Yes" label="Intel(R) Trace Hub Emergency Mode Enabled" help_text="When enabled, Intel(R) ME programs Intel(R) Trace hub to send debug traces without target configuration from the Intel(R) System Studio tool.   Note: When Intel(R) Trace Hub is enabled to send messages, it might prevent the system from entering deeper sleep states. This is intended for debug purposes only and should not be used in &quot;the&quot; shipping configuration." />
            <RomTraceDbgMsgsEnable value="Yes" value_list="No,,Yes" label="Intel(R) Trace Hub Debug Messages Enabled" help_text="Intel(R) Trace Hub Debug Messages Enabled - When set to Yes, enables Intel(R) PCH HW trace messages.   Note: DCI needs to be enabled on the platform for Intel(R) Trace Hub messages to be captured." />
            <UnlockToken value="D:\BIOS\\RazerBlade15Mid2019Base\FIT\BIOS_DUMP\Decomp\UnlockToken.bin" label="Unlock Token" help_text="This allows the OEM to input an Unlock Token binary file for closed chassis debug." />
        </IntelTraceHubTechnology>
        <IntelMeFirmwareDebuggingOverrides label="Intel(R) ME Firmware Debugging Overrides">
            <DbgOverridePreProdSi value="0x00000000" label="Debug Override Pre-Production Silicon" help_text="Allows the OEM to control FW features to assist with pre-production platform debugging.  This control has no effect if used on production silicon.  Note: Certain options will do not work when the descriptor is locked (See FW Bring-up Guide for setting details)." />
            <DbgOverrideProdSi value="0x00000000" label="Debug Override Production Silicon" help_text="Allows the OEM to control FW features to assist with production platform debugging.  Note: Certain options will do not work when the descriptor is locked (See FW Bring-up Guide for setting details)." />
            <MeRstBehavior value="Intel(R) ME will Halt" value_list="Intel(R) ME Alternate image boot,,Intel(R) ME will Halt" label="Intel(R) ME Reset Behavior" help_text="This setting determines Intel(R) ME behavior when boot image errors are encountered.  Warning: This setting should be used for debug purposes only.   Note: This may block normal Firmware functional flows ." />
            <MERomBypassEnable value="No" value_list="No,,Yes" label="Firmware ROM Bypass" help_text="This setting enables / disables firmware ROM bypass. Note: This setting only has affect when the firmware being used has ROM Bypass code present." />
        </IntelMeFirmwareDebuggingOverrides>
        <DirectConnectInterfaceConfiguration label="Direct Connect Interface Configuration">
            <Usb1DciBssbEnable value="Yes" value_list="Yes,,No" label="DCI BSSB over USB3 Port1 Enabled" help_text="This setting determines if the USB port being used for DCI operations has BSSB (Boundary Scan Side Band) enabled.  Note: For S0ix and reset flows BSSB should be enabled." />
            <Usb2DciBssbEnable value="Yes" value_list="Yes,,No" label="DCI BSSB over USB3 Port2 Enabled" help_text="This setting determines if the USB port being used for DCI operations has BSSB (Boundary Scan Side Band) enabled.  Note: For S0ix and reset flows BSSB should be enabled." />
            <Usb3DciBssbEnable value="Yes" value_list="Yes,,No" label="DCI BSSB over USB3 Port3 Enabled" help_text="This setting determines if the USB port being used for DCI operations has BSSB (Boundary Scan Side Band) enabled.  Note: For S0ix and reset flows BSSB should be enabled." />
            <Usb4DciBssbEnable value="No" value_list="Yes,,No" label="DCI BSSB over USB3 Port4 Enabled" help_text="This setting determines if the USB port being used for DCI operations has BSSB (Boundary Scan Side Band) enabled.  Note: For S0ix and reset flows BSSB should be enabled." />
            <Usb5DciBssbEnable value="No" value_list="Yes,,No" label="DCI BSSB over USB3 Port5 Enabled" help_text="This setting determines if the USB port being used for DCI Hub operations has BSSB (Boundary Scan Side Band) enabled.  Note: For S0ix and reset flows BSSB should be enabled." />
            <Usb6DciBssbEnable value="No" value_list="Yes,,No" label="DCI BSSB over USB3 Port6 Enabled" help_text="This setting determines if the USB port being used for DCI operations has BSSB (Boundary Scan Side Band) enabled.  Note: For S0ix and reset flows BSSB should be enabled." />
            <Usb7DciBssbEnable value="No" value_list="Yes,,No" label="DCI BSSB over USB3 Port7 Enabled" help_text="This setting determines if the USB port being used for DCI operations has BSSB (Boundary Scan Side Band) enabled.  Note: For S0ix and reset flows BSSB should be enabled.  Note: This setting will be grayed out if USB3 / PCIe Combo Port 0 under the Flex I/O tab is set to 'PCIe (or GbE)'" />
            <Usb8DciBssbEnable value="No" value_list="Yes,,No" label="DCI BSSB over USB3 Port8 Enabled" help_text="This setting determines if the USB port being used for DCI operations has BSSB (Boundary Scan Side Band) enabled.  Note: For S0ix and reset flows BSSB should be enabled.  Note: This setting will be grayed out if USB3 / PCIe Combo Port 1 under the Flex I/O tab is set to 'PCIe (or GbE)'" />
            <Usb9DciBssbEnable value="No" value_list="Yes,,No" label="DCI BSSB over USB3 Port9 Enabled" help_text="This setting determines if the USB port being used for DCI operations has BSSB (Boundary Scan Side Band) enabled.  Note: For S0ix and reset flows BSSB should be enabled.  Note: This setting will be grayed out if USB3 / PCIe Combo Port 2 under the Flex I/O tab is set to 'PCIe (or GbE)'" />
            <Usb10DciBssbEnable value="No" value_list="Yes,,No" label="DCI BSSB over USB3 Port10 Enabled" help_text="This setting determines if the USB port being used for DCI operations has BSSB (Boundary Scan Side Band) enabled.  Note: For S0ix and reset flows BSSB should be enabled.  Note: This setting will be grayed out if USB3 / PCIe Combo Port 3 under the Flex I/O tab is set to 'PCIe (or GbE)'" />
            <GPIODciBssbEnable value="No" value_list="Yes,,No" label="DCI BSSB over GPIO Enabled" help_text="This setting enables BSSB (Boundary Scan Side Band) over GPIO for DCI operations.  Note: If this setting is enabled the DCI BSSB over USB3 Port1 Enabled also needs to be set to 'Yes'.  Note:For S0ix and reset flows BSSB should be enabled." />
            <DciEnable value="No" value_list="No,,Yes" label="Direct Connect Interface (DCI) Enabled" help_text="This setting enables / disables the DCI interface used for Intel(R) Trace Hub debugging." />
        </DirectConnectInterfaceConfiguration>
        <EarlyUsb2DbcOverType-AConfiguration label="Early USB DBC over Type-A Configuration">
            <MeBootStallEn value="No Boot Stall" value_list="No Boot Stall,,Boot Stall" label="Intel(R) ME Boot Stall Enabled" help_text="This setting enables a delay during Intel(R) ME FW bring-up to allow USB DCI to be established and Early DbC arbitration to be granted." />
            <Usb2DbcPortEn value="No USB2 Ports" value_list="USB2 Port 1,,USB2 Port 2,,USB2 Port 3,,USB2 Port 4,,USB2 Port 5,,USB2 Port 6,,USB2 Port 7,,USB2 Port 8,,USB2 Port 9,,USB2 Port 10,,USB2 Port 11,,USB2 Port 12,,USB2 Port 13,,USB2 Port 14,,No USB2 Ports" label="USB2 DbC port enable" help_text="This setting determines which USB2 ports are enabled for Early DbC debugging." />
            <Usb3DbcPortEn value="No USB3 Ports" value_list="USB3 Port 1,,USB3 Port 2,,USB3 Port 3,,USB3 Port 4,,USB3 Port 5,,USB3 Port 6,,USB3 Port 7,,USB3 Port 8,,USB3 Port 9,,USB3 Port 10,,No USB3 Ports" label="USB Connector’s Associated USB3 Port enable" help_text="This setting determines which USB3 port goes to the target USB2 ports connector for Early DbC debugging." />
            <Usb2_3Port1DbcAfe value="Unused" value_list="Unused,,Weak,,Medium,,Strong" label="USB2 / USB3 Port 1 DbC AFE Signal Strength" help_text="This setting determines the DbC Analog Front End signal strength for USB2 / USB3 port 1." />
            <Usb2_3Port2DbcAfe value="Unused" value_list="Unused,,Weak,,Medium,,Strong" label="USB2 / USB3 Port 2 DbC AFE Signal Strength" help_text="This setting determines the DbC Analog Front End signal strength for USB2 / USB3 port 2." />
            <Usb2_3Port3DbcAfe value="Unused" value_list="Unused,,Weak,,Medium,,Strong" label="USB2 / USB3 Port 3 DbC AFE Signal Strength" help_text="This setting determines the DbC Analog Front End signal strength for USB2 / USB3 port 3." />
            <Usb2_3Port4DbcAfe value="Unused" value_list="Unused,,Weak,,Medium,,Strong" label="USB2 / USB3 Port 4 DbC AFE Signal Strength" help_text="This setting determines the DbC Analog Front End signal strength for USB2 / USB3 port 4." />
            <Usb2_3Port5DbcAfe value="Unused" value_list="Unused,,Weak,,Medium,,Strong" label="USB2 / USB3 Port 5 DbC AFE Signal Strength" help_text="This setting determines the DbC Analog Front End signal strength for USB2 / USB3 port 5." />
            <Usb2_3Port6DbcAfe value="Unused" value_list="Unused,,Weak,,Medium,,Strong" label="USB2 / USB3 Port 6 DbC AFE Signal Strength" help_text="This setting determines the DbC Analog Front End signal strength for USB2 / USB3 port 6." />
            <Usb2_3Port7DbcAfe value="Unused" value_list="Unused,,Weak,,Medium,,Strong" label="USB2 / USB3 Port 7 DbC AFE Signal Strength" help_text="This setting determines the DbC Analog Front End signal strength for USB2 / USB3 port 7." />
            <Usb2_3Port8DbcAfe value="Unused" value_list="Unused,,Weak,,Medium,,Strong" label="USB2 / USB3 Port 8 DbC AFE Signal Strength" help_text="This setting determines the DbC Analog Front End signal strength for USB2 / USB3 port 8." />
            <Usb2_3Port9DbcAfe value="Unused" value_list="Unused,,Weak,,Medium,,Strong" label="USB2 / USB3 Port 9 DbC AFE Signal Strength" help_text="This setting determines the DbC Analog Front End signal strength for USB2 / USB3 port 9." />
            <Usb2_3Port10DbcAfe value="Unused" value_list="Unused,,Weak,,Medium,,Strong" label="USB2 / USB3 Port 10 DbC AFE Signal Strength" help_text="This setting determines the DbC Analog Front End signal strength for USB2 / USB3 port 10." />
            <Usb2Port11DbcAfe value="Unused" value_list="Unused,,Weak,,Medium,,Strong" label="USB2 Port 11 DbC AFE Signal Strength" help_text="This setting determines the DbC Analog Front End signal strength for USB2 port 11." />
            <Usb2Port12DbcAfe value="Unused" value_list="Unused,,Weak,,Medium,,Strong" label="USB2 Port 12 DbC AFE Signal Strength" help_text="This setting determines the DbC Analog Front End signal strength for USB2 port 12." />
            <Usb2Port13DbcAfe value="Unused" value_list="Unused,,Weak,,Medium,,Strong" label="USB2 Port 13 DbC AFE Signal Strength" help_text="This setting determines the DbC Analog Front End signal strength for USB2 port 13." />
            <Usb2Port14DbcAfe value="Unused" value_list="Unused,,Weak,,Medium,,Strong" label="USB2 Port 14 DbC AFE Signal Strength" help_text="This setting determines the DbC Analog Front End signal strength for USB2 port 14." />
        </EarlyUsb2DbcOverType-AConfiguration>
        <EspiFeatureOverrides label="eSPI Feature Overrides">
            <EspiEcLowFreqOvrd value="No" value_list="Yes,,No" label="eSPI / EC Low Frequency Debug Override" help_text="When enabled this setting will divide eSPI clock frequency by 8.  Note: This setting should only be used for debugging purposes. Leaving this setting enable will impact eSPI performance." />
        </EspiFeatureOverrides>
    </Debug>
    <CpuStraps label="CPU Straps">
        <HyperThreadingDisable value="No" value_list="No,,Yes" label="Disable Hyperthreading" help_text="This setting control enabling / disabling of Hyper threading.    Note: This strap is intended for debugging purposed only. See BIOS Spec for more details on enabling / disabling Hyper threading" />
        <NumActiveCores value="All Cores Active" value_list="All Cores Active,,1 Core Active,,2 Cores Active,,3 Cores Active,,4 Cores Active,,5 Cores Active,,6 Cores Active,,7 Cores Active,,8 Cores Active" label="Number of Active Cores" help_text="This setting controls the number of active processor cores.  Note: This strap is intended for debugging purposed only. See BIOS Spec for more details on enabling / disabling processor cores." />
        <FlexRatio value="0x00000000" label="Flex Ratio" help_text="This setting controls the maximum processor non-turbo ratio.  Note: This strap is intended for debugging purposed only. See BIOS Spec for more details on maximum processor non-turbo ratio configuration." />
        <CpuMaxFreqBoot value="Yes" value_list="No,,Yes" label="Processor Boot Max Frequency" help_text="This setting determines if the processor will operate at maximum frequency at power-on and boot.  Note: This strap is intended for debugging purposed only." />
        <JtagPwrDisable value="No JTAG Power on C10 and Lower" value_list="No JTAG Power on C10 and Lower,,JTAG Power on C10 and Lower" label="JTAG Power Disable" help_text="This setting determines if JTAG power will be maintained on C10 or lower power states.  Note: This strap is intended for debugging purposed only." />
        <SaPowerPlaneTopology value="0x00000002" label="SA Power Plane Topology" help_text="This setting determines the SA power plane topology. See Processor EDS for details.  Note: This strap should be left at the recommended default setting." />
        <SaVrType value="SVID" value_list="SVID,,Fixed VR" label="SA VR Type" help_text="This setting determines the SA core domain VR type. See Processor EDS for details." />
        <IaPowerPlaneTopology value="0x00000000" label="IA Power Plane Topology" help_text="This setting determines the IA power plane topology. See Processor EDS for details.  Note: This strap should be left at the recommended default setting." />
        <IaVrType value="SVID" value_list="SVID,,Fixed VR" label="IA Power Plane VR" help_text="This setting determines the IA core domain VR type. See Processor EDS for details." />
        <RingPowerPlaneTopology value="0x00000000" label="Ring Power Plane Topology" help_text="This setting determines the Ring power plane topology. See Processor EDS for details.  Note: This strap should be left at the recommended default setting." />
        <RingVrType value="SVID" value_list="SVID,,Fixed VR" label="Ring VR Type" help_text="This setting determines the Ring domain VR type. See Processor EDS for details." />
        <GtUsPowerPlaneTopology value="0x00000001" label="GT_US Power Plane Topology" help_text="This setting determines the GT Unslice power plane topology. See Processor EDS for details.  Note: This strap should be left at the recommended default setting." />
        <GtUsVrType value="SVID" value_list="SVID,,Fixed VR" label="GT_US VR Type" help_text="This setting determines the GT Unslice domain VR type. See Processor EDS for details." />
        <GtSPowerPlaneTopology value="0x00000001" label="GT_S Power Plane Topology" help_text="This setting determines the GT slice power plane topology. See Processor EDS for details.  Note: This strap should be left at the recommended default setting." />
        <SvidPresence value="SVID is present" value_list="SVID is present,,SVID is not present" label="SVID Presence" help_text="This setting determine if SVID rails are present on the platform. See Processor EDS for details." />
        <PlatformImonDisable value="Enabled" value_list="Enabled,,Disabled" label="Platform IMON" help_text="This strap should be left at the recommended default setting." />
        <EopioPowerPlaneTopology value="0x00000000" label="eOPIO Power Plane Topology" help_text="This setting determines the eOPIO power plane topology. See Processor EDS for details.  Note: This strap should be left at the recommended default setting." />
        <EopioVrType value="Fixed VR" value_list="SVID,,Fixed VR" label="eOPIO VR Type" help_text="This setting determines the eOPIO domain VR type. See Processor EDS for details." />
        <EdramPowerPlaneTopology value="0x00000000" help_text="This setting determines the EDRAM power plane topology. See Processor EDS for details." />
        <EdramVrType value="Fixed VR" value_list="SVID,,Fixed VR" label="EDRAM VR Type" help_text="This setting determines the EDRAM domain VR type. See Processor EDS for details." />
        <SeKeyMode value="0x00000000" label="SE Key Mode" help_text="Note: This strap should be left at the recommended default setting." />
        <GtsVrType value="SVID" value_list="SVID,,Fixed VR" label="GT_S VR Type" help_text="This setting determines the GT slice domain VR type. See Processor EDS for details." />
        <VccinSvidAddrs value="0x00000000" label="VCCIN SVID Address" help_text="CFL: Applies only for bit 28, set 0x8 to enable core VR voltage offset.  CNL: This setting determines the VCCIN SVID Address." />
        <VccinVrType value="SVID" value_list="SVID,,Fixed VR" label="VCCIN VR Type" help_text="CFL: Must always be set to fixed VR.  CNL: SVID or fixed VR." />
        <BistInit value="No" value_list="No,,Yes" label="BIST Initialization" help_text="This setting determines if BIST will be run at platform reset after BIOS requested actions.  Note: This strap is intended for debugging purposed only." />
    </CpuStraps>
    <StrapsDifferences>
        <PCH_Strap_USBX_USB3_SSIC_PORT10_STRAP_Diff value="0x00000000" />
        <PCH_Strap_USBX_USB3_SSIC_PORT9_STRAP_Diff value="0x00000000" />
        <PCH_Strap_USBX_USB3_SSIC_PORT8_STRAP_Diff value="0x00000000" />
        <PCH_Strap_USBX_USB3_SSIC_PORT7_STRAP_Diff value="0x00000000" />
        <PCH_Strap_USBX_USB3_SSIC_PORT6_STRAP_Diff value="0x00000000" />
        <PCH_Strap_USBX_USB3_SSIC_PORT5_STRAP_Diff value="0x00000000" />
        <PCH_Strap_USBX_USB3_SSIC_PORT4_STRAP_Diff value="0x00000000" />
        <PCH_Strap_USBX_USB3_SSIC_PORT3_STRAP_Diff value="0x00000000" />
        <PCH_Strap_USBX_USB3_SSIC_PORT2_STRAP_Diff value="0x00000000" />
        <PCH_Strap_USBX_USB3_SSIC_PORT1_STRAP_Diff value="0x00000000" />
        <PCH_Strap_USBX_XHC_PORT2_OWNERSHIP_STRAP_Diff value="0x00000000" />
        <PCH_Strap_USBX_XHC_PORT1_OWNERSHIP_STRAP_Diff value="0x00000000" />
        <PCH_Strap_USBX_INIT_PORT_SPEED_SELECT_STRAP_PORT10_Diff value="0x00000000" />
        <PCH_Strap_USBX_PORT_SPEED_CAP_STRAP_PORT10_Diff value="0x00000001" />
        <PCH_Strap_USBX_PORT_SPEED_CAP_STRAP_PORT9_Diff value="0x00000001" />
        <PCH_Strap_USBX_PORT_SPEED_CAP_STRAP_PORT8_Diff value="0x00000001" />
        <PCH_Strap_USBX_PORT_SPEED_CAP_STRAP_PORT7_Diff value="0x00000001" />
        <PCH_Strap_PN1_RPCFG_2_Diff value="0x00000002" />
        <PCH_Strap_PN2_RPCFG_2_Diff value="0x00000002" />
        <PCH_Strap_FIA_LOSL21_Diff value="0x00000006" />
        <PCH_Strap_FIA_LOSL20_Diff value="0x00000006" />
        <PCH_Strap_FIA_LOSL19_Diff value="0x00000006" />
        <PCH_Strap_FIA_LOSL18_Diff value="0x00000006" />
        <PCH_Strap_FIA_LOSL17_Diff value="0x00000006" />
        <PCH_Strap_FIA_LOSL16_Diff value="0x00000006" />
        <PCH_Strap_FIA_LOSL15_Diff value="0x00000006" />
        <PCH_Strap_FIA_LOSL14_Diff value="0x00000006" />
    </StrapsDifferences>
    <FlexIO label="Flex I/O">
        <IntelRstForPcieConfiguration label="Intel(R) RST for PCIe Configuration">
            <PCIeCtrl3Port1SrisEnable value="No" value_list="No,,Yes" label="PCIe Controller 3 Port 1 SRIS Enabled" help_text="This is used to configure SRIS Port 1 for Intel(R) RST for PCIe on PCIe Controller 3.  Note: Configuration of this setting is only required if the NVM device will be connected external SATA Express cable." />
            <PCIeCtrl3Port2SrisEnable value="No" value_list="No,,Yes" label="PCIe Controller 3 Port 2 SRIS Enabled" help_text="This is used to configure SRIS Port 2 for Intel(R) RST for PCIe on PCIe Controller 3.  Note: Configuration of this setting is only required if the NVM device will be connected external SATA Express cable." />
            <PCIeCtrl3Port3SrisEnable value="No" value_list="No,,Yes" label="PCIe Controller 3 Port 3 SRIS Enabled" help_text="This is used to configure SRIS Port 1 for Intel(R) RST for PCIe on PCIe Controller 3.  Note: Configuration of this setting is only required if the NVM device will be connected external SATA Express cable." />
            <PCIeCtrl3Port4SrisEnable value="No" value_list="No,,Yes" label="PCIe Controller 3 Port 4 SRIS Enabled" help_text="This is used to configure SRIS Port 4 for Intel(R) RST for PCIe on PCIe Controller 3.  Note: Configuration of this setting is only required if the NVM device will be connected external SATA Express cable." />
            <PCIeCtrl5Port1SrisEnable value="No" value_list="No,,Yes" label="PCIe Controller 5 Port 1 SRIS Enabled" help_text="This is used to configure SRIS Port 1 for Intel(R) RST for PCIe on PCIe Controller 5.  Note: Configuration of this setting is only required if the NVM device will be connected external SATA Express cable." />
            <PCIeCtrl5Port2SrisEnable value="No" value_list="No,,Yes" label="PCIe Controller 5 Port 2 SRIS Enabled" help_text="This is used to configure SRIS Port 2 for Intel(R) RST for PCIe on PCIe Controller 5.  Note: Configuration of this setting is only required if the NVM device will be connected external SATA Express cable." />
            <PCIeCtrl5Port3SrisEnable value="No" value_list="No,,Yes" label="PCIe Controller 5 Port 3 SRIS Enabled" help_text="This is used to configure SRIS Port 3 for Intel(R) RST for PCIe on PCIe Controller 5.  Note: Configuration of this setting is only required if the NVM device will be connected external SATA Express cable." />
            <PCIeCtrl5Port4SrisEnable value="No" value_list="No,,Yes" label="PCIe Controller 5 Port 4 SRIS Enabled" help_text="This is used to configure SRIS Port 4 for Intel(R) RST for PCIe on PCIe Controller 5.  Note: Configuration of this setting is only required if the NVM device will be connected external SATA Express cable." />
            <PCIeCtrl6Port1SrisEnable value="No" value_list="No,,Yes" label="PCIe Controller 6 Port 1 SRIS Enabled" help_text="This is used to configure SRIS Port 1 for Intel(R) RST for PCIe on PCIe Controller 6.  Note: Configuration of this setting is only required if the NVM device will be connected external SATA Express cable." />
            <PCIeCtrl6Port2SrisEnable value="No" value_list="No,,Yes" label="PCIe Controller 6 Port 2 SRIS Enabled" help_text="This is used to configure SRIS Port 2 for Intel(R) RST for PCIe on PCIe Controller 6.  Note: Configuration of this setting is only required if the NVM device will be connected external SATA Express cable." />
            <PCIeCtrl6Port3SrisEnable value="No" value_list="No,,Yes" label="PCIe Controller 6 Port 3 SRIS Enabled" help_text="This is used to configure SRIS Port 3 for Intel(R) RST for PCIe on PCIe Controller 6.  Note: Configuration of this setting is only required if the NVM device will be connected external SATA Express cable." />
            <PCIeCtrl6Port4SrisEnable value="No" value_list="No,,Yes" label="PCIe Controller 6 Port 4 SRIS Enabled" help_text="This is used to configure SRIS Port 4 for Intel(R) RST for PCIe on PCIe Controller 6.  Note: Configuration of this setting is only required if the NVM device will be connected external SATA Express cable." />
            <RstPCIe1C1Select value="x4" value_list="x2,,x4" label="Intel(R) RST for PCIe-C1 Select x2 or x4" help_text="This is used to configure NAND Cycle routers for the Intel(R) RST for PCIe interface as either x2 or x4 lane operation on PCIe Controller 3 [S/H].  Note: This setting must match port configuration settings of Intel(R) RST for PCIe Controller 1 and PCIe Controller 3 [S/H]." />
            <RstPCIe1C2Select value="x4" value_list="x2,,x4" label="Intel(R) RST for PCIe-C2 Select x2 or x4" help_text="This is used to configure NAND Cycle routers for the Intel(R) RST for PCIe interface as either x2 or x4 lane operation on PCIe Controller 6 [S / H].  Note: This setting must match port configuration settings of Intel(R) RST for PCIe Controller 2 and PCIe Controller 6 [S / H]." />
            <RstPCIe1C3Select value="x4" value_list="x2,,x4" label="Intel(R) RST for PCIe-C3 Select x2 or x4" help_text="This is used to configure NAND Cycle routers for the Intel(R) RST for PCIe interface as either x2 or x4 lane operation on PCIe Controller 5 [S / H].  Note: This setting must match port configuration settings of Intel(R) RST for PCIe Controller 3 and PCIe Controller 5 [S / H]." />
            <RstPCIeController1 value="1x4" value_list="2x2,,1x4" label="Intel® RST for PCIe Controller 1" help_text="This is used to configure PCIe Controller 1 for Intel(R) RST for PCIe interface as either x2 or x4 lane operation on PCIe Controller 3 [S / H].  Note: This setting must match port configuration settings of Intel(R) RST for PCIe-C1 Select x2 or x4 and PCIe Controller 3 [S / H]." />
            <RstPCIeController2 value="1x4" value_list="2x2,,1x4" label="Intel® RST for PCIe Controller 2" help_text="This is used to configure PCIe Controller 2 for Intel(R) RST for PCIe interface as either x2 or x4 lane operation on PCIe Controller 6 [S / H].  Note: This setting must match port configuration settings of Intel(R) RST for PCIe-C2 Select x2 or x4 and PCIe Controller 6 [S / H]." />
            <RstPCIeController3 value="1x4" value_list="2x2,,1x4" label="Intel® RST for PCIe Controller 3" help_text="This is used to configure PCIe Controller 3 for Intel(R) RST for PCIe interface as either x2 or x4 lane operation on PCIe Controller 5 [S / H].  Note: This setting must match port configuration settings of Intel(R) RST for PCIe-C3 Select x2 or x4 and PCIe Controller 5 [S / H]." />
        </IntelRstForPcieConfiguration>
        <PcieLaneReversalConfiguration label="PCIe Lane Reversal Configuration">
            <PCIeCtrl1LnReversal value="No" value_list="No,,Yes" label="PCIe Controller 1 Lane Reversal Enabled" help_text="This setting allows the PCIe lanes on Controller 1 to be reversed. For further details see Canonlake H / LP Platform Controller Hub EDS." />
            <PCIeCtrl2LnReversal value="No" value_list="No,,Yes" label="PCIe Controller 2 Lane Reversal Enabled" help_text="This setting allows the PCIe lanes on Controller 2 to be reversed. For further details see Canonlake H / LP Platform Controller Hub EDS." />
            <PCIeCtrl3LnReversal value="Yes" value_list="No,,Yes" label="PCIe Controller 3 Lane Reversal Enabled" help_text="This setting allows the PCIe lanes on Controller 3 to be reversed. For further details see Canonlake H / LP Platform Controller Hub EDS." />
            <PCIeCtrl4LnReversal value="No" value_list="No,,Yes" label="PCIe Controller 4 Lane Reversal Enabled" help_text="This setting allows the PCIe lanes on Controller 4 to be reversed. For further details see Canonlake H / LP Platform Controller Hub EDS." />
            <PCIeCtrl5LnReversal value="No" value_list="No,,Yes" label="PCIe Controller 5 Lane Reversal Enabled" help_text="This setting allows the PCIe lanes on Controller 5 to be reversed. For further details see Canonlake H / LP Platform Controller Hub EDS." />
            <PCIeCtrl6LnReversal value="No" value_list="No,,Yes" label="PCIe Controller 6 Lane Reversal Enabled" help_text="This setting allows the PCIe lanes on Controller 6 to be reversed. For further details see Coffeelake H Platform Controller Hub EDS." />
        </PcieLaneReversalConfiguration>
        <PciePortConfiguration label="PCIe Port Configuration">
            <PCIeContoller1Config value="4x1" value_list="4x1,,1x2, 2x1,,2x2,,1x4" label="PCIe Controller 1 (Port 1-4)" help_text="This setting controls PCIe Port configurations for PCIe Controller 1. For further details see Canonlake H / LP Platform Controller Hub EDS." />
            <PCIeContoller2Config value="4x1" value_list="4x1,,1x2, 2x1,,2x2,,1x4" label="PCIe Controller 2 (Port 5-8)" help_text="This setting controls PCIe Port configurations for PCIe Controller 2. For further details see Canonlake H / LP Platform Controller Hub EDS." />
            <PCIeContoller3Config value="1x4" value_list="4x1,,1x2, 2x1,,2x2,,1x4" label="PCIe Controller 3 (Port 9-12)" help_text="This setting controls PCIe Port configurations for PCIe Controller 3. For further details see Canonlake H / LP Platform Controller Hub EDS." />
            <PCIeContoller4Config value="1x4" value_list="4x1,,1x2, 2x1,,2x2,,1x4" label="PCIe Controller 4 (Port 13-16)" help_text="This setting controls PCIe Port configurations for PCIe Controller 4. For further details see Canonlake H / LP Platform Controller Hub EDS." />
            <PCIeContoller5Config value="4x1" value_list="4x1,,1x2, 2x1,,2x2,,1x4" label="PCIe Controller 5 (Port 17-20)" help_text="This setting allows the PCIe lanes on Controller 5 to be reversed. For further details see Canonlake / Coffeelake H Platform Controller Hub EDS." />
            <PCIeContoller6Config value="4x1" value_list="4x1,,1x2, 2x1,,2x2,,1x4" label="PCIe Controller 6 (Port 21-24)" help_text="This setting controls PCIe Port configurations for PCIe Controller 6. For further details see CoffeeLake H Platform Controller Hub EDS." />
        </PciePortConfiguration>
        <SataPcieComboPortConfiguration label="SATA / PCIe Combo Port Configuration">
            <SataPcieCombo0ModeSel value="PCIe CLKREQ#" value_list="PCIe CLKREQ#,,DEVSLP#" label="SATA / PCIe Combo Port 0 Mode Select" help_text="The corresponding CLKREQ# GPIO can only function as DEVSLP# if SATA / PCIe Combo Port 0 is assigned to SATA, and SATA / PCIe Combo Port 0 Mode Select is configured to SATA  DEVSLP#." />
            <SataPcieCombo1ModeSel value="PCIe CLKREQ#" value_list="PCIe CLKREQ#,,DEVSLP#" label="SATA / PCIe Combo Port 1 Mode Select" help_text="The corresponding CLKREQ# GPIO can only function as DEVSLP# if SATA / PCIe Combo Port 1 is assigned to SATA, and SATA / PCIe Combo Port 1 Mode Select is configured to SATA  DEVSLP#." />
            <SataPcieCombo2ModeSel value="PCIe CLKREQ#" value_list="PCIe CLKREQ#,,DEVSLP#" label="SATA / PCIe Combo Port 2 Mode Select" help_text="The corresponding CLKREQ# GPIO can only function as DEVSLP# if SATA / PCIe Combo Port 2 is assigned to SATA, and SATA / PCIe Combo Port 2 Mode Select is configured to SATA  DEVSLP#." />
            <SataPcieCombo3ModeSel value="PCIe CLKREQ#" value_list="PCIe CLKREQ#,,DEVSLP#" label="SATA / PCIe Combo Port 3 Mode Select" help_text="The corresponding CLKREQ# GPIO can only function as DEVSLP# if SATA / PCIe Combo Port 3 is assigned to SATA, and SATA / PCIe Combo Port 3 Mode Select is configured to SATA  DEVSLP#." />
            <SataPcieCombo4ModeSel value="PCIe CLKREQ#" value_list="PCIe CLKREQ#,,DEVSLP#" label="SATA / PCIe Combo Port 4 Mode Select" help_text="The corresponding CLKREQ# GPIO can only function as DEVSLP# if SATA / PCIe Combo Port 4 is assigned to SATA, and SATA / PCIe Combo Port 4 Mode Select is configured to SATA  DEVSLP#." />
            <SataPcieCombo5ModeSel value="PCIe CLKREQ#" value_list="PCIe CLKREQ#,,DEVSLP#" label="SATA / PCIe Combo Port 5 Mode Select" help_text="The corresponding CLKREQ# GPIO can only function as DEVSLP# if SATA / PCIe Combo Port 5 is assigned to SATA, and SATA / PCIe Combo Port 5 Mode Select is configured to SATA  DEVSLP#." />
            <SataPcieCombo6ModeSel value="PCIe CLKREQ#" value_list="PCIe CLKREQ#,,DEVSLP#" label="SATA / PCIe Combo Port 6 Mode Select" help_text="The corresponding CLKREQ# GPIO can only function as DEVSLP# if SATA / PCIe Combo Port 6 is assigned to SATA, and SATA / PCIe Combo Port 6 Mode Select is configured to SATA  DEVSLP#." />
            <SataPcieCombo7ModeSel value="PCIe CLKREQ#" value_list="PCIe CLKREQ#,,DEVSLP#" label="SATA / PCIe Combo Port 7 Mode Select" help_text="The corresponding CLKREQ# GPIO can only function as DEVSLP# if SATA / PCIe Combo Port 7 is assigned to SATA, and SATA / PCIe Combo Port 7 Mode Select is configured to SATA  DEVSLP#." />
            <SataPcieCombo8ModeSel value="PCIe CLKREQ#" value_list="PCIe CLKREQ#,,DEVSLP#" label="SATA / PCIe Combo Port 8 Mode Select" help_text="The corresponding CLKREQ# GPIO can only function as DEVSLP# if SATA / PCIe Combo Port 4 is assigned to SATA, and SATA / PCIe Combo Port 8 Mode Select is configured to SATA  DEVSLP#." />
            <SataPcieCombo9ModeSel value="PCIe CLKREQ#" value_list="PCIe CLKREQ#,,DEVSLP#" label="SATA / PCIe Combo Port 9 Mode Select" help_text="The corresponding CLKREQ# GPIO can only function as DEVSLP# if SATA / PCIe Combo Port 9 is assigned to SATA, and SATA / PCIe Combo Port 9 Mode Select is configured to SATA  DEVSLP#." />
            <SataPCIeComboPort0 value="PCIe" value_list="GPIO Polarity PCIe,,GPIO Polarity SATA,,SATA,,PCIe,,Disabled" label="SATA / PCIe Combo Port 0" help_text="This setting configures the PCIe port to operate as either PCIe Port 11 or SATA Port 0.  For further details on Flex I/O see Coffeelake H Platform Controller Hub EDS." />
            <SataPCIeComboPort1 value="GPIO Polarity PCIe" value_list="GPIO Polarity PCIe,,GPIO Polarity SATA,,SATA,,PCIe,,Disabled" label="SATA / PCIe Combo Port 1" help_text="This setting configures the PCIe port to operate as either PCIe Port 12 or SATA Port 1. For further details on Flex I/O see Coffeelake H Platform Controller Hub EDS." />
            <SataPCIeComboPort2 value="PCIe" value_list="GPIO Polarity PCIe,,GPIO Polarity SATA,,SATA,,PCIe,,Disabled" label="SATA / PCIe Combo Port 2" help_text="This setting configures the PCIe port to operate as either PCIe Port 13 or SATA Port 0. For further details on Flex I/O see Coffeelake H Platform Controller Hub EDS." />
            <SataPCIeComboPort3 value="PCIe" value_list="GPIO Polarity PCIe,,GPIO Polarity SATA,,SATA,,PCIe,,Disabled" label="SATA / PCIe Combo Port 3" help_text="This setting configures the PCIe port to operate as either PCIe Port 14 or SATA Port 1. For further details on Flex I/O see Coffeelake H Platform Controller Hub EDS." />
            <SataPCIeComboPort4 value="PCIe" value_list="GPIO Polarity PCIe,,GPIO Polarity SATA,,SATA,,PCIe,,Disabled" label="SATA / PCIe Combo Port 4" help_text="This setting configures the PCIe port to operate as either PCIe Port 15 or SATA Port 2. For further details on Flex I/O see Coffeelake H Platform Controller Hub EDS." />
            <SataPCIeComboPort5 value="PCIe" value_list="GPIO Polarity PCIe,,GPIO Polarity SATA,,SATA,,PCIe,,Disabled" label="SATA / PCIe Combo Port 5" help_text="This setting configures the PCIe port to operate as either PCIe Port 16 or SATA Port 3. For further details on Flex I/O see Coffeelake H Platform Controller Hub EDS." />
            <SataPCIeComboPort6 value="SATA" value_list="GPIO Polarity PCIe,,GPIO Polarity SATA,,SATA,,PCIe,,Disabled" label="SATA / PCIe Combo Port 6" help_text="This setting configures the PCIe port to operate as either PCIe Port 17 or SATA Port 4. For further details on Flex I/O see Coffeelake H Platform Controller Hub EDS." />
            <SataPCIeComboPort7 value="PCIe" value_list="GPIO Polarity PCIe,,GPIO Polarity SATA,,SATA,,PCIe,,Disabled" label="SATA / PCIe Combo Port 7" help_text="This setting configures the PCIe port to operate as either PCIe Port 18 or SATA Port 5. For further details on Flex I/O see Coffeelake H Platform Controller Hub EDS." />
            <SataPCIeComboPort8 value="PCIe" value_list="GPIO Polarity PCIe,,GPIO Polarity SATA,,SATA,,PCIe,,Disabled" label="SATA / PCIe Combo Port 8" help_text="This setting configures the PCIe port to operate as either PCIe Port 19 or SATA Port 6. For further details on Flex I/O see Coffeelake H Platform Controller Hub EDS.   Note: Workstation / Server Only." />
            <SataPCIeComboPort9 value="PCIe" value_list="GPIO Polarity PCIe,,GPIO Polarity SATA,,SATA,,PCIe,,Disabled" label="SATA / PCIe Combo Port 9" help_text="This setting configures the PCIe port to operate as either PCIe Port 20 or SATA Port 7. For further details on Flex I/O see Coffeelake H Platform Controller Hub EDS.   Note: Workstation / Server Only." />
        </SataPcieComboPortConfiguration>
        <Usb3PortConfiguration label="USB3 Port Configuration">
            <USB3PCIeComboPort0 value="USB3" value_list="USB3,,PCIe" label="USB3 / PCIe Combo Port 0" help_text="This setting configures the PCIe port to operate as either PCIe Port 1 or USB3 Port 7.  For further details on Flex I/O see Coffeelake H Platform Controller Hub EDS.  Note: This setting will be grayed out if DCI BSSB over USB3 Port7 Enabled is set to 'yes'." />
            <USB3PCIeComboPort1 value="USB3" value_list="USB3,,PCIe" label="USB3 / PCIe Combo Port 1" help_text="This setting configures the PCIe port to operate as either PCIe Port 2 or USB3 Port 8. For further details on Flex I/O see Coffeelake H Platform Controller Hub EDS.  Note: This setting will be grayed out if DCI BSSB over USB3 Port8 Enabled is set to 'yes'." />
            <USB3PCIeComboPort2 value="USB3" value_list="USB3,,PCIe" label="USB3 / PCIe Combo Port 2" help_text="This setting configures the PCIe port to operate as either PCIe Port 3 or USB3 Port 9. For further details on Flex I/O see Coffeelake H Platform Controller Hub EDS.  Note: This setting will be grayed out if DCI BSSB over USB3 Port9 Enabled is set to 'yes'." />
            <USB3PCIeComboPort3 value="USB3" value_list="USB3,,PCIe" label="USB3 / PCIe Combo Port 3" help_text="This setting configures the PCIe port to operate as either PCIe Port 4 or USB3 Port 10. For further details on Flex I/O see Coffeelake H Platform Controller Hub EDS.  Note: This setting will be grayed out if DCI BSSB over USB3 Port10 Enabled is set to 'yes'." />
            <USB3Prt1ConTypeSel value="Type A" value_list="Type C,,Micro AB,,Type A,,Type B,,Express Card / M.2 S2" label="USB3 Port 1 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB 3 Port 1." />
            <USB3Prt2ConTypeSel value="Type A" value_list="Type C,,Micro AB,,Type A,,Type B,,Express Card / M.2 S2" label="USB3 Port 2 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB 3 Port 2." />
            <USB3Prt3ConTypeSel value="Type A" value_list="Type C,,Micro AB,,Type A,,Type B,,Express Card / M.2 S2" label="USB3 Port 3 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB 3 Port 3." />
            <USB3Prt4ConTypeSel value="Type A" value_list="Type C,,Micro AB,,Type A,,Type B,,Express Card / M.2 S2" label="USB3 Port 4 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB 3 Port 4." />
            <USB3Prt5ConTypeSel value="Type A" value_list="Type C,,Micro AB,,Type A,,Type B,,Express Card / M.2 S2" label="USB3 Port 5 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB 3 Port 5." />
            <USB3Prt6ConTypeSel value="Type A" value_list="Type C,,Micro AB,,Type A,,Type B,,Express Card / M.2 S2" label="USB3 Port 6 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB 3 Port 6." />
            <USB3Prt7ConTypeSel value="Type A" value_list="Type C,,Micro AB,,Type A,,Type B,,Express Card / M.2 S2" label="USB3 Port 7 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB 3 Port 7." />
            <USB3Prt8ConTypeSel value="Type A" value_list="Type C,,Micro AB,,Type A,,Type B,,Express Card / M.2 S2" label="USB3 Port 8 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB 3 Port 8." />
            <USB3Prt9ConTypeSel value="Type A" value_list="Type C,,Micro AB,,Type A,,Type B,,Express Card / M.2 S2" label="USB3 Port 9 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB 3 Port 9." />
            <USB3Prt10ConTypeSel value="Type A" value_list="Type C,,Micro AB,,Type A,,Type B,,Express Card / M.2 S2" label="USB3 Port 10 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB 3 Port 10." />
            <USB3Port1IntSpdSel value="USB3.1 Gen1 LBPM" value_list="USB3.1 Gen1 LBPM,,USB3.1 Gen2 Skip LBPM" label="USB3 Port 1 Initialization Speed Select" help_text="This setting determines USB3 Port 1 speed during platform power-up.   Note: When configured to USB 3.1 Gen1 the port will also preform carry on LBPM if USB 3.1 is Gen2 enabled." />
            <USB3Port2IntSpdSel value="USB3.1 Gen1 LBPM" value_list="USB3.1 Gen1 LBPM,,USB3.1 Gen2 Skip LBPM" label="USB3 Port 2 Initialization Speed Select" help_text="This setting determines USB3 Port 2 speed during platform power-up.   Note: When configured to USB 3.1 Gen1 the port will also preform carry on LBPM if USB 3.1 is Gen2 enabled." />
            <USB3Port3IntSpdSel value="USB3.1 Gen1 LBPM" value_list="USB3.1 Gen1 LBPM,,USB3.1 Gen2 Skip LBPM" label="USB3 Port 3 Initialization Speed Select" help_text="This setting determines USB3 Port 3 speed during platform power-up.   Note: When configured to USB 3.1 Gen1 the port will also preform carry on LBPM if USB 3.1 is Gen2 enabled." />
            <USB3Port4IntSpdSel value="USB3.1 Gen1 LBPM" value_list="USB3.1 Gen1 LBPM,,USB3.1 Gen2 Skip LBPM" label="USB3 Port 4 Initialization Speed Select" help_text="This setting determines USB3 Port 4 speed during platform power-up.   Note: When configured to USB 3.1 Gen1 the port will also preform carry on LBPM if USB 3.1 is Gen2 enabled." />
            <USB3Port5IntSpdSel value="USB3.1 Gen1 LBPM" value_list="USB3.1 Gen1 LBPM,,USB3.1 Gen2 Skip LBPM" label="USB3 Port 5 Initialization Speed Select" help_text="This setting determines USB3 Port 5 speed during platform power-up.   Note: When configured to USB 3.1 Gen1 the port will also preform carry on LBPM if USB 3.1 is Gen2 enabled." />
            <USB3Port6IntSpdSel value="USB3.1 Gen1 LBPM" value_list="USB3.1 Gen1 LBPM,,USB3.1 Gen2 Skip LBPM" label="USB3 Port 6 Initialization Speed Select" help_text="This setting determines USB3 Port 6 speed during platform power-up.   Note: When configured to USB 3.1 Gen1 the port will also preform carry on LBPM if USB 3.1 is Gen2 enabled." />
            <USB3Port1SpdCap value="USB 3.1 Gen1" value_list="USB 3.1 Gen1,,USB 3.1 Gen2" label="USB3 Port 1 Speed Capability" help_text="This setting determines the USB3 Port 1 speed capabilities." />
            <USB3Port2SpdCap value="USB 3.1 Gen1" value_list="USB 3.1 Gen1,,USB 3.1 Gen2" label="USB3 Port 2 Speed Capability" help_text="This setting determines the USB3 Port 2 speed capabilities." />
            <USB3Port3SpdCap value="USB 3.1 Gen1" value_list="USB 3.1 Gen1,,USB 3.1 Gen2" label="USB3 Port 3 Speed Capability" help_text="This setting determines the USB3 Port 3 speed capabilities." />
            <USB3Port4SpdCap value="USB 3.1 Gen1" value_list="USB 3.1 Gen1,,USB 3.1 Gen2" label="USB3 Port 4 Speed Capability" help_text="This setting determines the USB3 Port 4 speed capabilities." />
            <USB3Port5SpdCap value="USB 3.1 Gen1" value_list="USB 3.1 Gen1,,USB 3.1 Gen2" label="USB3 Port 5 Speed Capability" help_text="This setting determines the USB3 Port 5 speed capabilities." />
            <USB3Port6SpdCap value="USB 3.1 Gen1" value_list="USB 3.1 Gen1,,USB 3.1 Gen2" label="USB3 Port 6 Speed Capability" help_text="This setting determines the USB3 Port 6 speed capabilities." />
            <UsbTypeAbModeSel value="USB Type AB SW Select" value_list="USB Type AB SW Select,,USB Type AB HW Select" label="USB Type AB Mode Select" help_text="This setting determines how the USB Type AB connector switching is handled." />
        </Usb3PortConfiguration>
        <Usb2PortConfiguration label="USB2 Port Configuration">
            <USB2Prt1ConTypeSel value="Type A" value_list="Type C,,Micro AB,,Type A,,Type B,,Express Card / M.2 S2" label="USB2 Port 1 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB2 Port 1." />
            <USB2Prt2ConTypeSel value="Type A" value_list="Type C,,Micro AB,,Type A,,Type B,,Express Card / M.2 S2" label="USB2 Port 2 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB2 Port 2." />
            <USB2Prt3ConTypeSel value="Type A" value_list="Type C,,Micro AB,,Type A,,Type B,,Express Card / M.2 S2" label="USB2 Port 3 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB2 Port 3." />
            <USB2Prt4ConTypeSel value="Type A" value_list="Type C,,Micro AB,,Type A,,Type B,,Express Card / M.2 S2" label="USB2 Port 4 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB2 Port 4." />
            <USB2Prt5ConTypeSel value="Type A" value_list="Type C,,Micro AB,,Type A,,Type B,,Express Card / M.2 S2" label="USB2 Port 5 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB2 Port 5." />
            <USB2Prt6ConTypeSel value="Type A" value_list="Type C,,Micro AB,,Type A,,Type B,,Express Card / M.2 S2" label="USB2 Port 6 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB2 Port 6." />
            <USB2Prt7ConTypeSel value="Type A" value_list="Type C,,Micro AB,,Type A,,Type B,,Express Card / M.2 S2" label="USB2 Port 7 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB2 Port 7." />
            <USB2Prt8ConTypeSel value="Type A" value_list="Type C,,Micro AB,,Type A,,Type B,,Express Card / M.2 S2" label="USB2 Port 8 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB2 Port 8." />
            <USB2Prt9ConTypeSel value="Type A" value_list="Type C,,Micro AB,,Type A,,Type B,,Express Card / M.2 S2" label="USB2 Port 9 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB2 Port 9." />
            <USB2Prt10ConTypeSel value="Type A" value_list="Type C,,Micro AB,,Type A,,Type B,,Express Card / M.2 S2" label="USB2 Port 10 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB2 Port 10." />
            <USB2Prt11ConTypeSel value="Type A" value_list="Type C,,Micro AB,,Type A,,Type B,,Express Card / M.2 S2" label="USB2 Port 11 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB2 Port 11." />
            <USB2Prt12ConTypeSel value="Type A" value_list="Type C,,Micro AB,,Type A,,Type B,,Express Card / M.2 S2" label="USB2 Port 12 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB2 Port 12." />
            <USB2Prt13ConTypeSel value="Type A" value_list="Type C,,Micro AB,,Type A,,Type B,,Express Card / M.2 S2" label="USB2 Port 13 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB2 Port 13." />
            <USB2Prt14ConTypeSel value="Type A" value_list="Type C,,Micro AB,,Type A,,Type B,,Express Card / M.2 S2" label="USB2 Port 14 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB2 Port 14." />
        </Usb2PortConfiguration>
    </FlexIO>
    <Gpio label="GPIO">
        <MeFeaturePins label="ME Feature Pins">
            <TouchResetGpio value="None" value_list="None,,GPP_A_0,,GPP_A_1,,GPP_A_2,,GPP_A_3,,GPP_A_4,,GPP_A_5,,GPP_A_6,,GPP_A_7,,GPP_A_8,,GPP_A_9,,GPP_A_10,,GPP_A_11,,GPP_A_13,,GPP_A_14,,GPP_A_15,,GPP_A_16,,GPP_A_17,,GPP_A_18,,GPP_A_19,,GPP_A_20,,GPP_A_21,,GPP_A_22,,GPP_A_23,,GPP_B_0,,GPP_B_1,,GPP_B_2,,GPP_B_3,,GPP_B_4,,GPP_B_5,,GPP_B_6,,GPP_B_7,,GPP_B_8,,GPP_B_9,,GPP_B_10,,GPP_B_11,,GPP_B_12,,GPP_B_13,,GPP_B_14,,GPP_B_15,,GPP_B_16,,GPP_B_17,,GPP_B_18,,GPP_B_19,,GPP_B_20,,GPP_B_21,,GPP_B_22,,GPP_B_23,,GPP_C_0,,GPP_C_1,,GPP_C_2,,GPP_C_3,,GPP_C_4,,GPP_C_5,,GPP_C_6,,GPP_C_7,,GPP_C_8,,GPP_C_9,,GPP_C_10,,GPP_C_11,,GPP_C_12,,GPP_C_13,,GPP_C_14,,GPP_C_15,,GPP_C_16,,GPP_C_17,,GPP_C_18,,GPP_C_19,,GPP_C_20,,GPP_C_21,,GPP_C_22,,GPP_C_23,,GPP_D_0,,GPP_D_1,,GPP_D_2,,GPP_D_3,,GPP_D_4,,GPP_D_5,,GPP_D_6,,GPP_D_7,,GPP_D_8,,GPP_D_9,,GPP_D_10,,GPP_D_11,,GPP_D_12,,GPP_D_13,,GPP_D_14,,GPP_D_15,,GPP_D_16,,GPP_D_17,,GPP_D_18,,GPP_D_19,,GPP_D_20,,GPP_D_23,,GPP_E_0,,GPP_E_1,,GPP_E_2,,GPP_E_3,,GPP_E_4,,GPP_E_5,,GPP_E_6,,GPP_E_7,,GPP_E_8,,GPP_E_9,,GPP_E_10,,GPP_E_11,,GPP_E_12,,GPP_F_0,,GPP_F_1,,GPP_F_2,,GPP_F_3,,GPP_F_4,,GPP_F_5,,GPP_F_6,,GPP_F_7,,GPP_F_8,,GPP_F_9,,GPP_F_10,,GPP_F_11,,GPP_F_12,,GPP_F_13,,GPP_F_14,,GPP_F_15,,GPP_F_16,,GPP_F_17,,GPP_F_18,,GPP_F_19,,GPP_F_20,,GPP_F_21,,GPP_F_22,,GPP_F_23,,GPP_G_0,,GPP_G_1,,GPP_G_2,,GPP_G_3,,GPP_G_4,,GPP_G_5,,GPP_G_6,,GPP_G_7,,GPP_H_0,,GPP_H_1,,GPP_H_2,,GPP_H_3,,GPP_H_4,,GPP_H_5,,GPP_H_6,,GPP_H_7,,GPP_H_8,,GPP_H_9,,GPP_H_10,,GPP_H_11,,GPP_H_12,,GPP_H_13,,GPP_H_14,,GPP_H_15,,GPP_H_16,,GPP_H_17,,GPP_H_18,,GPP_H_19,,GPP_H_20,,GPP_H_21,,GPP_H_22,,GPP_H_23,,GPP_I_0,,GPP_I_1,,GPP_I_2,,GPP_I_3,,GPP_I_4,,GPP_I_5,,GPP_I_6,,GPP_I_7,,GPP_I_8,,GPP_I_9,,GPP_I_10,,GPP_I_11,,GPP_I_12,,GPP_I_13,,GPP_I_14,,GPP_J_0,,GPP_J_1,,GPP_J_2,,GPP_J_3,,GPP_J_4,,GPP_J_5,,GPP_J_6,,GPP_J_7,,GPP_J_8,,GPP_J_9,,GPP_J_10,,GPP_J_11,,GPP_K_0,,GPP_K_1,,GPP_K_2,,GPP_K_3,,GPP_K_4,,GPP_K_5,,GPP_K_6,,GPP_K_7,,GPP_K_8,,GPP_K_9,,GPP_K_10,,GPP_K_11,,GPP_K_12,,GPP_K_13,,GPP_K_14,,GPP_K_15,,GPP_K_16,,GPP_K_17,,GPP_K_18,,GPP_K_19,,GPP_K_20,,GPP_K_21,,GPP_K_22,,GPP_K_23,,GPD_0,,GPD_1,,GPD_2,,GPD_3,,GPD_4,,GPD_5,,GPD_6,,GPD_7,,GPD_8,,GPD_9,,GPD_10,,GPD_11" label="Intel(R) Precise Touch and Stylus Reset GPIO Select" help_text="Configure Intel(R) Precise Touch Technology Reset GPIO" />
            <TouchIntGpio value="None" value_list="None,,GPP_A_0,,GPP_A_1,,GPP_A_2,,GPP_A_3,,GPP_A_4,,GPP_A_5,,GPP_A_6,,GPP_A_7,,GPP_A_8,,GPP_A_9,,GPP_A_10,,GPP_A_11,,GPP_A_13,,GPP_A_14,,GPP_A_15,,GPP_A_16,,GPP_A_17,,GPP_A_18,,GPP_A_19,,GPP_A_20,,GPP_A_21,,GPP_A_22,,GPP_A_23,,GPP_B_0,,GPP_B_1,,GPP_B_2,,GPP_B_3,,GPP_B_4,,GPP_B_5,,GPP_B_6,,GPP_B_7,,GPP_B_8,,GPP_B_9,,GPP_B_10,,GPP_B_11,,GPP_B_12,,GPP_B_13,,GPP_B_14,,GPP_B_15,,GPP_B_16,,GPP_B_17,,GPP_B_18,,GPP_B_19,,GPP_B_20,,GPP_B_21,,GPP_B_22,,GPP_B_23,,GPP_C_0,,GPP_C_1,,GPP_C_2,,GPP_C_3,,GPP_C_4,,GPP_C_5,,GPP_C_6,,GPP_C_7,,GPP_C_8,,GPP_C_9,,GPP_C_10,,GPP_C_11,,GPP_C_12,,GPP_C_13,,GPP_C_14,,GPP_C_15,,GPP_C_16,,GPP_C_17,,GPP_C_18,,GPP_C_19,,GPP_C_20,,GPP_C_21,,GPP_C_22,,GPP_C_23,,GPP_D_0,,GPP_D_1,,GPP_D_2,,GPP_D_3,,GPP_D_4,,GPP_D_5,,GPP_D_6,,GPP_D_7,,GPP_D_8,,GPP_D_9,,GPP_D_10,,GPP_D_11,,GPP_D_12,,GPP_D_13,,GPP_D_14,,GPP_D_15,,GPP_D_16,,GPP_D_17,,GPP_D_18,,GPP_D_19,,GPP_D_20,,GPP_D_23,,GPP_E_0,,GPP_E_1,,GPP_E_2,,GPP_E_3,,GPP_E_4,,GPP_E_5,,GPP_E_6,,GPP_E_7,,GPP_E_8,,GPP_E_9,,GPP_E_10,,GPP_E_11,,GPP_E_12,,GPP_F_0,,GPP_F_1,,GPP_F_2,,GPP_F_3,,GPP_F_4,,GPP_F_5,,GPP_F_6,,GPP_F_7,,GPP_F_8,,GPP_F_9,,GPP_F_10,,GPP_F_11,,GPP_F_12,,GPP_F_13,,GPP_F_14,,GPP_F_15,,GPP_F_16,,GPP_F_17,,GPP_F_18,,GPP_F_19,,GPP_F_20,,GPP_F_21,,GPP_F_22,,GPP_F_23,,GPP_G_0,,GPP_G_1,,GPP_G_2,,GPP_G_3,,GPP_G_4,,GPP_G_5,,GPP_G_6,,GPP_G_7,,GPP_H_0,,GPP_H_1,,GPP_H_2,,GPP_H_3,,GPP_H_4,,GPP_H_5,,GPP_H_6,,GPP_H_7,,GPP_H_8,,GPP_H_9,,GPP_H_10,,GPP_H_11,,GPP_H_12,,GPP_H_13,,GPP_H_14,,GPP_H_15,,GPP_H_16,,GPP_H_17,,GPP_H_18,,GPP_H_19,,GPP_H_20,,GPP_H_21,,GPP_H_22,,GPP_H_23,,GPP_I_0,,GPP_I_1,,GPP_I_2,,GPP_I_3,,GPP_I_4,,GPP_I_5,,GPP_I_6,,GPP_I_7,,GPP_I_8,,GPP_I_9,,GPP_I_10,,GPP_I_11,,GPP_I_12,,GPP_I_13,,GPP_I_14,,GPP_J_0,,GPP_J_1,,GPP_J_2,,GPP_J_3,,GPP_J_4,,GPP_J_5,,GPP_J_6,,GPP_J_7,,GPP_J_8,,GPP_J_9,,GPP_J_10,,GPP_J_11,,GPP_K_0,,GPP_K_1,,GPP_K_2,,GPP_K_3,,GPP_K_4,,GPP_K_5,,GPP_K_6,,GPP_K_7,,GPP_K_8,,GPP_K_9,,GPP_K_10,,GPP_K_11,,GPP_K_12,,GPP_K_13,,GPP_K_14,,GPP_K_15,,GPP_K_16,,GPP_K_17,,GPP_K_18,,GPP_K_19,,GPP_K_20,,GPP_K_21,,GPP_K_22,,GPP_K_23,,GPD_0,,GPD_1,,GPD_2,,GPD_3,,GPD_4,,GPD_5,,GPD_6,,GPD_7,,GPD_8,,GPD_9,,GPD_10,,GPD_11" label="Intel(R) Precise Touch and Stylus Interrupt GPIO Select" help_text="Configure Intel(R) Precise Touch Technology Interrupt GPIO" />
            <CpuDetection value="None" value_list="None,,GPP_A_0,,GPP_A_1,,GPP_A_2,,GPP_A_3,,GPP_A_4,,GPP_A_5,,GPP_A_6,,GPP_A_7,,GPP_A_8,,GPP_A_9,,GPP_A_10,,GPP_A_11,,GPP_A_13,,GPP_A_14,,GPP_A_15,,GPP_A_16,,GPP_A_17,,GPP_A_18,,GPP_A_19,,GPP_A_20,,GPP_A_21,,GPP_A_22,,GPP_A_23,,GPP_B_0,,GPP_B_1,,GPP_B_2,,GPP_B_3,,GPP_B_4,,GPP_B_5,,GPP_B_6,,GPP_B_7,,GPP_B_8,,GPP_B_9,,GPP_B_10,,GPP_B_11,,GPP_B_12,,GPP_B_13,,GPP_B_14,,GPP_B_15,,GPP_B_16,,GPP_B_17,,GPP_B_18,,GPP_B_19,,GPP_B_20,,GPP_B_21,,GPP_B_22,,GPP_B_23,,GPP_C_0,,GPP_C_1,,GPP_C_2,,GPP_C_3,,GPP_C_4,,GPP_C_5,,GPP_C_6,,GPP_C_7,,GPP_C_8,,GPP_C_9,,GPP_C_10,,GPP_C_11,,GPP_C_12,,GPP_C_13,,GPP_C_14,,GPP_C_15,,GPP_C_16,,GPP_C_17,,GPP_C_18,,GPP_C_19,,GPP_C_20,,GPP_C_21,,GPP_C_22,,GPP_C_23,,GPP_D_0,,GPP_D_1,,GPP_D_2,,GPP_D_3,,GPP_D_4,,GPP_D_5,,GPP_D_6,,GPP_D_7,,GPP_D_8,,GPP_D_9,,GPP_D_10,,GPP_D_11,,GPP_D_12,,GPP_D_13,,GPP_D_14,,GPP_D_15,,GPP_D_16,,GPP_D_17,,GPP_D_18,,GPP_D_19,,GPP_D_20,,GPP_D_23,,GPP_E_0,,GPP_E_1,,GPP_E_2,,GPP_E_3,,GPP_E_4,,GPP_E_5,,GPP_E_6,,GPP_E_7,,GPP_E_8,,GPP_E_9,,GPP_E_10,,GPP_E_11,,GPP_E_12,,GPP_F_0,,GPP_F_1,,GPP_F_2,,GPP_F_3,,GPP_F_4,,GPP_F_5,,GPP_F_6,,GPP_F_7,,GPP_F_8,,GPP_F_9,,GPP_F_10,,GPP_F_11,,GPP_F_12,,GPP_F_13,,GPP_F_14,,GPP_F_15,,GPP_F_16,,GPP_F_17,,GPP_F_18,,GPP_F_19,,GPP_F_20,,GPP_F_21,,GPP_F_22,,GPP_F_23,,GPP_G_0,,GPP_G_1,,GPP_G_2,,GPP_G_3,,GPP_G_4,,GPP_G_5,,GPP_G_6,,GPP_G_7,,GPP_H_0,,GPP_H_1,,GPP_H_2,,GPP_H_3,,GPP_H_4,,GPP_H_5,,GPP_H_6,,GPP_H_7,,GPP_H_8,,GPP_H_9,,GPP_H_10,,GPP_H_11,,GPP_H_12,,GPP_H_13,,GPP_H_14,,GPP_H_15,,GPP_H_16,,GPP_H_17,,GPP_H_18,,GPP_H_19,,GPP_H_20,,GPP_H_21,,GPP_H_22,,GPP_H_23,,GPP_I_0,,GPP_I_1,,GPP_I_2,,GPP_I_3,,GPP_I_4,,GPP_I_5,,GPP_I_6,,GPP_I_7,,GPP_I_8,,GPP_I_9,,GPP_I_10,,GPP_I_11,,GPP_I_12,,GPP_I_13,,GPP_I_14,,GPP_J_0,,GPP_J_1,,GPP_J_2,,GPP_J_3,,GPP_J_4,,GPP_J_5,,GPP_J_6,,GPP_J_7,,GPP_J_8,,GPP_J_9,,GPP_J_10,,GPP_J_11,,GPP_K_0,,GPP_K_1,,GPP_K_2,,GPP_K_3,,GPP_K_4,,GPP_K_5,,GPP_K_6,,GPP_K_7,,GPP_K_8,,GPP_K_9,,GPP_K_10,,GPP_K_11,,GPP_K_12,,GPP_K_13,,GPP_K_14,,GPP_K_15,,GPP_K_16,,GPP_K_17,,GPP_K_18,,GPP_K_19,,GPP_K_20,,GPP_K_21,,GPP_K_22,,GPP_K_23,,GPD_0,,GPD_1,,GPD_2,,GPD_3,,GPD_4,,GPD_5,,GPD_6,,GPD_7,,GPD_8,,GPD_9,,GPD_10,,GPD_11" />
        </MeFeaturePins>
        <GpioVccioVoltageControl label="GPIO VCCIO Voltage Control">
            <Clkout48ModeConfig value="GPP_A16" value_list="CLKOUT_48,,GPP_A16" label="Clockout 48 Mode Configuration" help_text="This setting determines the native mode of operation for the CLKOUT_48 signal." />
            <GpDmstrVoltSelect value="3.3Volts" value_list="3.3Volts,,1.8Volts" label="GPD Group Master Voltage Select" help_text="This setting controls configures the VCCIO voltage all of the GPD GPIO pins." />
            <GppAmstrVoltSelect value="3.3Volts" value_list="3.3Volts,,1.8Volts" label="GPP_A Group Master Voltage Select" help_text="This setting controls configures the VCCIO voltage all of the GPP_A GPIO pins." />
            <GppBmstrVoltSelect value="3.3Volts" value_list="3.3Volts,,1.8Volts" label="GPP_B Group Master Voltage Select" help_text="This setting controls configures the VCCIO voltage all of the GPP_B GPIO pins." />
            <GppcGmstrVoltSelect value="3.3Volts" value_list="3.3Volts,,1.8Volts" label="GPPC_G Group Master Voltage Select" help_text="This setting controls configures the VCCIO voltage all of the GPPC_G GPIO pins." />
            <GppCmstrVoltSelect value="3.3Volts" value_list="3.3Volts,,1.8Volts" label="GPP_C Group Master Voltage Select" help_text="This setting controls configures the VCCIO voltage all of the GPP_C GPIO pins." />
            <GppDmstrVoltSelect value="1.8Volts" value_list="3.3Volts,,1.8Volts" label="GPP_D Group Master Voltage Select" help_text="This setting controls configures the VCCIO voltage all of the GPP_D GPIO pins." />
            <GppEmstrVoltSelect value="3.3Volts" value_list="3.3Volts,,1.8Volts" label="GPP_E Group Master Voltage Select" help_text="This setting controls configures the VCCIO voltage all of the GPP_E GPIO pins." />
            <GppFmstrVoltSelect value="3.3Volts" value_list="3.3Volts,,1.8Volts" label="GPP_F Group Master Voltage Select" help_text="This setting controls configures the VCCIO voltage all of the GPP_F GPIO pins." />
            <GppGmstrVoltSelect value="3.3Volts" value_list="3.3Volts,,1.8Volts" label="GPP_G Group Master Voltage Select" help_text="This setting controls configures the VCCIO voltage all of the GPP_G GPIO pins." />
            <GppHmstrVoltSelect value="3.3Volts" value_list="3.3Volts,,1.8Volts" label="GPP_H Group Master Voltage Select" help_text="This setting controls configures the VCCIO voltage all of the GPP_F GPIO pins." />
            <GppImstrVoltSelect value="3.3Volts" value_list="3.3Volts,,1.8Volts" label="GPP_I Group Master Voltage Select" help_text="This setting controls configures the VCCIO voltage all of the GPP_I GPIO pins." />
            <GppKmstrVoltSelect value="3.3Volts" value_list="3.3Volts,,1.8Volts" label="GPP_K Group Master Voltage Select" help_text="This setting controls configures the VCCIO voltage all of the GPP_K GPIO pins." />
            <HdaVoltSelect value="3.3Volts" value_list="3.3Volts,,1.8Volts" label="Intel(R) HD Audio Voltage Select" help_text="The setting configures the VCCHDA pin voltage." />
        </GpioVccioVoltageControl>
    </Gpio>
    <IntelPreciseTouchAndStylus label="Intel(R) Precise Touch And Stylus">
        <IntegratedTouchConfiguration label="Integrated Touch Configuration">
            <TouchEnabled value="No" value_list="No,,Yes" label="Intel(R) Precise Touch and Stylus Enabled" />
        </IntegratedTouchConfiguration>
        <IntelPreciseTouchAndStylusConfiguration label="Intel Precise Touch And Stylus Configuration">
            <Touch1MaxFreq value="30 MHz" value_list="17 MHz,,30 MHz,,48 MHz" label="Intel(R) Precise Touch and Stylus Controller 1 Maximum Frequency" help_text="This setting allows customers to set an upper limit on the frequency for Intel(R) Precise Touch and Stylus transactions for the Touch Controller 1 interface." />
            <Touch2MaxFreq value="24 MHz" value_list="17 MHz,,24 MHz,,30 MHz,,48 MHz" label="Intel(R) Precise Touch and Stylus Controller 2 Maximum Frequency" help_text="This setting allows customers to set an upper limit on the frequency for Intel(R) Precise Touch and Stylus transactions for the Touch 2 Controller interface." />
            <TchSprdSpecClkEn value="Yes" value_list="No,,Yes" label="Touch Spread Spectrum Clock Enabled" help_text="This setting enables the use of the spread spectrum clock source when generating the SPI_CLK for Touch." />
        </IntelPreciseTouchAndStylusConfiguration>
    </IntelPreciseTouchAndStylus>
</FitData>
