
encoder_reading.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007e48  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000045c  08007f58  08007f58  00008f58  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080083b4  080083b4  0000a1d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080083b4  080083b4  000093b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080083bc  080083bc  0000a1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080083bc  080083bc  000093bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080083c0  080083c0  000093c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  080083c4  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000020c  200001d8  0800859c  0000a1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003e4  0800859c  0000a3e4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000a1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ba1f  00000000  00000000  0000a201  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001bac  00000000  00000000  00015c20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c20  00000000  00000000  000177d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000097a  00000000  00000000  000183f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018521  00000000  00000000  00018d6a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000cf1e  00000000  00000000  0003128b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008c003  00000000  00000000  0003e1a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ca1ac  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004890  00000000  00000000  000ca1f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  000cea80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d8 	.word	0x200001d8
 800012c:	00000000 	.word	0x00000000
 8000130:	08007f40 	.word	0x08007f40

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001dc 	.word	0x200001dc
 800014c:	08007f40 	.word	0x08007f40

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	@ 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000dd6:	2afd      	cmp	r2, #253	@ 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	@ 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	@ 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	@ 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__aeabi_d2lz>:
 8001024:	b538      	push	{r3, r4, r5, lr}
 8001026:	2200      	movs	r2, #0
 8001028:	2300      	movs	r3, #0
 800102a:	4604      	mov	r4, r0
 800102c:	460d      	mov	r5, r1
 800102e:	f7ff fcc5 	bl	80009bc <__aeabi_dcmplt>
 8001032:	b928      	cbnz	r0, 8001040 <__aeabi_d2lz+0x1c>
 8001034:	4620      	mov	r0, r4
 8001036:	4629      	mov	r1, r5
 8001038:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800103c:	f000 b80a 	b.w	8001054 <__aeabi_d2ulz>
 8001040:	4620      	mov	r0, r4
 8001042:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8001046:	f000 f805 	bl	8001054 <__aeabi_d2ulz>
 800104a:	4240      	negs	r0, r0
 800104c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001050:	bd38      	pop	{r3, r4, r5, pc}
 8001052:	bf00      	nop

08001054 <__aeabi_d2ulz>:
 8001054:	b5d0      	push	{r4, r6, r7, lr}
 8001056:	2200      	movs	r2, #0
 8001058:	4b0b      	ldr	r3, [pc, #44]	@ (8001088 <__aeabi_d2ulz+0x34>)
 800105a:	4606      	mov	r6, r0
 800105c:	460f      	mov	r7, r1
 800105e:	f7ff fa3b 	bl	80004d8 <__aeabi_dmul>
 8001062:	f7ff fd11 	bl	8000a88 <__aeabi_d2uiz>
 8001066:	4604      	mov	r4, r0
 8001068:	f7ff f9bc 	bl	80003e4 <__aeabi_ui2d>
 800106c:	2200      	movs	r2, #0
 800106e:	4b07      	ldr	r3, [pc, #28]	@ (800108c <__aeabi_d2ulz+0x38>)
 8001070:	f7ff fa32 	bl	80004d8 <__aeabi_dmul>
 8001074:	4602      	mov	r2, r0
 8001076:	460b      	mov	r3, r1
 8001078:	4630      	mov	r0, r6
 800107a:	4639      	mov	r1, r7
 800107c:	f7ff f874 	bl	8000168 <__aeabi_dsub>
 8001080:	f7ff fd02 	bl	8000a88 <__aeabi_d2uiz>
 8001084:	4621      	mov	r1, r4
 8001086:	bdd0      	pop	{r4, r6, r7, pc}
 8001088:	3df00000 	.word	0x3df00000
 800108c:	41f00000 	.word	0x41f00000

08001090 <__io_putchar>:
#ifdef __GNUC__
int __io_putchar(int ch)
#else
int fputc(int ch, FILE *f)
#endif
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b082      	sub	sp, #8
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*) &ch, 1, HAL_MAX_DELAY);
 8001098:	1d39      	adds	r1, r7, #4
 800109a:	f04f 33ff 	mov.w	r3, #4294967295
 800109e:	2201      	movs	r2, #1
 80010a0:	4803      	ldr	r0, [pc, #12]	@ (80010b0 <__io_putchar+0x20>)
 80010a2:	f002 fa0b 	bl	80034bc <HAL_UART_Transmit>
	return ch;
 80010a6:	687b      	ldr	r3, [r7, #4]
}
 80010a8:	4618      	mov	r0, r3
 80010aa:	3708      	adds	r7, #8
 80010ac:	46bd      	mov	sp, r7
 80010ae:	bd80      	pop	{r7, pc}
 80010b0:	2000023c 	.word	0x2000023c

080010b4 <HAL_TIM_IC_CaptureCallback>:
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b084      	sub	sp, #16
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) {
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80010c4:	d136      	bne.n	8001134 <HAL_TIM_IC_CaptureCallback+0x80>
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	7f1b      	ldrb	r3, [r3, #28]
 80010ca:	2b01      	cmp	r3, #1
 80010cc:	d132      	bne.n	8001134 <HAL_TIM_IC_CaptureCallback+0x80>
		uint32_t now_ms = HAL_GetTick();
 80010ce:	f000 fbeb 	bl	80018a8 <HAL_GetTick>
 80010d2:	60f8      	str	r0, [r7, #12]

		if (first_time) {
 80010d4:	4b19      	ldr	r3, [pc, #100]	@ (800113c <HAL_TIM_IC_CaptureCallback+0x88>)
 80010d6:	781b      	ldrb	r3, [r3, #0]
 80010d8:	b2db      	uxtb	r3, r3
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d006      	beq.n	80010ec <HAL_TIM_IC_CaptureCallback+0x38>
			last_ms = now_ms;
 80010de:	4a18      	ldr	r2, [pc, #96]	@ (8001140 <HAL_TIM_IC_CaptureCallback+0x8c>)
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	6013      	str	r3, [r2, #0]
			first_time = 0;
 80010e4:	4b15      	ldr	r3, [pc, #84]	@ (800113c <HAL_TIM_IC_CaptureCallback+0x88>)
 80010e6:	2200      	movs	r2, #0
 80010e8:	701a      	strb	r2, [r3, #0]
			return;
 80010ea:	e023      	b.n	8001134 <HAL_TIM_IC_CaptureCallback+0x80>
		}

		uint32_t diff_ms = now_ms - last_ms;
 80010ec:	4b14      	ldr	r3, [pc, #80]	@ (8001140 <HAL_TIM_IC_CaptureCallback+0x8c>)
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	68fa      	ldr	r2, [r7, #12]
 80010f2:	1ad3      	subs	r3, r2, r3
 80010f4:	60bb      	str	r3, [r7, #8]
		last_ms = now_ms;  // cp nht mc cho ln sau
 80010f6:	4a12      	ldr	r2, [pc, #72]	@ (8001140 <HAL_TIM_IC_CaptureCallback+0x8c>)
 80010f8:	68fb      	ldr	r3, [r7, #12]
 80010fa:	6013      	str	r3, [r2, #0]

		// Lc xung nghi nhiu
		if (diff_ms < MIN_DIFF_MS) {
 80010fc:	68bb      	ldr	r3, [r7, #8]
 80010fe:	2b05      	cmp	r3, #5
 8001100:	d917      	bls.n	8001132 <HAL_TIM_IC_CaptureCallback+0x7e>
			return;
		}

		if (diff_ms > 0) {
 8001102:	68bb      	ldr	r3, [r7, #8]
 8001104:	2b00      	cmp	r3, #0
 8001106:	d00c      	beq.n	8001122 <HAL_TIM_IC_CaptureCallback+0x6e>
			// ENC_PPR = 1 -> rpm = 60000 / diff_ms
			rpm = 60000.0f / (float) diff_ms;
 8001108:	68b8      	ldr	r0, [r7, #8]
 800110a:	f7ff fde3 	bl	8000cd4 <__aeabi_ui2f>
 800110e:	4603      	mov	r3, r0
 8001110:	4619      	mov	r1, r3
 8001112:	480c      	ldr	r0, [pc, #48]	@ (8001144 <HAL_TIM_IC_CaptureCallback+0x90>)
 8001114:	f7ff feea 	bl	8000eec <__aeabi_fdiv>
 8001118:	4603      	mov	r3, r0
 800111a:	461a      	mov	r2, r3
 800111c:	4b0a      	ldr	r3, [pc, #40]	@ (8001148 <HAL_TIM_IC_CaptureCallback+0x94>)
 800111e:	601a      	str	r2, [r3, #0]
 8001120:	e003      	b.n	800112a <HAL_TIM_IC_CaptureCallback+0x76>
		} else {
			rpm = 0.0f;
 8001122:	4b09      	ldr	r3, [pc, #36]	@ (8001148 <HAL_TIM_IC_CaptureCallback+0x94>)
 8001124:	f04f 0200 	mov.w	r2, #0
 8001128:	601a      	str	r2, [r3, #0]
		}

		last_capture_time = now_ms;
 800112a:	4a08      	ldr	r2, [pc, #32]	@ (800114c <HAL_TIM_IC_CaptureCallback+0x98>)
 800112c:	68fb      	ldr	r3, [r7, #12]
 800112e:	6013      	str	r3, [r2, #0]
 8001130:	e000      	b.n	8001134 <HAL_TIM_IC_CaptureCallback+0x80>
			return;
 8001132:	bf00      	nop
	}
}
 8001134:	3710      	adds	r7, #16
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}
 800113a:	bf00      	nop
 800113c:	20000000 	.word	0x20000000
 8001140:	20000288 	.word	0x20000288
 8001144:	476a6000 	.word	0x476a6000
 8001148:	20000284 	.word	0x20000284
 800114c:	2000028c 	.word	0x2000028c

08001150 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8001150:	b580      	push	{r7, lr}
 8001152:	b082      	sub	sp, #8
 8001154:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001156:	f000 fb4f 	bl	80017f8 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800115a:	f000 f835 	bl	80011c8 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800115e:	f000 f913 	bl	8001388 <MX_GPIO_Init>
	MX_TIM2_Init();
 8001162:	f000 f877 	bl	8001254 <MX_TIM2_Init>
	MX_USART1_UART_Init();
 8001166:	f000 f8e5 	bl	8001334 <MX_USART1_UART_Init>
	/* USER CODE BEGIN 2 */
//  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
	HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 800116a:	2100      	movs	r1, #0
 800116c:	4811      	ldr	r0, [pc, #68]	@ (80011b4 <main+0x64>)
 800116e:	f001 fb2b 	bl	80027c8 <HAL_TIM_IC_Start_IT>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
		uint32_t now = HAL_GetTick();
 8001172:	f000 fb99 	bl	80018a8 <HAL_GetTick>
 8001176:	6078      	str	r0, [r7, #4]
		if ((now - last_capture_time) > NO_PULSE_TIMEOUT_MS) {
 8001178:	4b0f      	ldr	r3, [pc, #60]	@ (80011b8 <main+0x68>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	687a      	ldr	r2, [r7, #4]
 800117e:	1ad3      	subs	r3, r2, r3
 8001180:	f242 7210 	movw	r2, #10000	@ 0x2710
 8001184:	4293      	cmp	r3, r2
 8001186:	d906      	bls.n	8001196 <main+0x46>
			rpm = 0.0f;
 8001188:	4b0c      	ldr	r3, [pc, #48]	@ (80011bc <main+0x6c>)
 800118a:	f04f 0200 	mov.w	r2, #0
 800118e:	601a      	str	r2, [r3, #0]
			first_time = 1;     //  ln c xung mi li mi li mc o
 8001190:	4b0b      	ldr	r3, [pc, #44]	@ (80011c0 <main+0x70>)
 8001192:	2201      	movs	r2, #1
 8001194:	701a      	strb	r2, [r3, #0]
		}

		printf("RPM: %.2f\r\n", rpm);
 8001196:	4b09      	ldr	r3, [pc, #36]	@ (80011bc <main+0x6c>)
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	4618      	mov	r0, r3
 800119c:	f7ff f944 	bl	8000428 <__aeabi_f2d>
 80011a0:	4602      	mov	r2, r0
 80011a2:	460b      	mov	r3, r1
 80011a4:	4807      	ldr	r0, [pc, #28]	@ (80011c4 <main+0x74>)
 80011a6:	f003 fa83 	bl	80046b0 <iprintf>
		HAL_Delay(200);
 80011aa:	20c8      	movs	r0, #200	@ 0xc8
 80011ac:	f000 fb86 	bl	80018bc <HAL_Delay>
	while (1) {
 80011b0:	e7df      	b.n	8001172 <main+0x22>
 80011b2:	bf00      	nop
 80011b4:	200001f4 	.word	0x200001f4
 80011b8:	2000028c 	.word	0x2000028c
 80011bc:	20000284 	.word	0x20000284
 80011c0:	20000000 	.word	0x20000000
 80011c4:	08007f58 	.word	0x08007f58

080011c8 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b090      	sub	sp, #64	@ 0x40
 80011cc:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80011ce:	f107 0318 	add.w	r3, r7, #24
 80011d2:	2228      	movs	r2, #40	@ 0x28
 80011d4:	2100      	movs	r1, #0
 80011d6:	4618      	mov	r0, r3
 80011d8:	f003 fae1 	bl	800479e <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80011dc:	1d3b      	adds	r3, r7, #4
 80011de:	2200      	movs	r2, #0
 80011e0:	601a      	str	r2, [r3, #0]
 80011e2:	605a      	str	r2, [r3, #4]
 80011e4:	609a      	str	r2, [r3, #8]
 80011e6:	60da      	str	r2, [r3, #12]
 80011e8:	611a      	str	r2, [r3, #16]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80011ea:	2301      	movs	r3, #1
 80011ec:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80011ee:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80011f2:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80011f4:	2300      	movs	r3, #0
 80011f6:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80011f8:	2301      	movs	r3, #1
 80011fa:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011fc:	2302      	movs	r3, #2
 80011fe:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001200:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001204:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001206:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 800120a:	63fb      	str	r3, [r7, #60]	@ 0x3c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800120c:	f107 0318 	add.w	r3, r7, #24
 8001210:	4618      	mov	r0, r3
 8001212:	f000 fe21 	bl	8001e58 <HAL_RCC_OscConfig>
 8001216:	4603      	mov	r3, r0
 8001218:	2b00      	cmp	r3, #0
 800121a:	d001      	beq.n	8001220 <SystemClock_Config+0x58>
		Error_Handler();
 800121c:	f000 f900 	bl	8001420 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001220:	230f      	movs	r3, #15
 8001222:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001224:	2302      	movs	r3, #2
 8001226:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001228:	2300      	movs	r3, #0
 800122a:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800122c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001230:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001232:	2300      	movs	r3, #0
 8001234:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8001236:	1d3b      	adds	r3, r7, #4
 8001238:	2102      	movs	r1, #2
 800123a:	4618      	mov	r0, r3
 800123c:	f001 f88e 	bl	800235c <HAL_RCC_ClockConfig>
 8001240:	4603      	mov	r3, r0
 8001242:	2b00      	cmp	r3, #0
 8001244:	d001      	beq.n	800124a <SystemClock_Config+0x82>
		Error_Handler();
 8001246:	f000 f8eb 	bl	8001420 <Error_Handler>
	}
}
 800124a:	bf00      	nop
 800124c:	3740      	adds	r7, #64	@ 0x40
 800124e:	46bd      	mov	sp, r7
 8001250:	bd80      	pop	{r7, pc}
	...

08001254 <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 8001254:	b580      	push	{r7, lr}
 8001256:	b08a      	sub	sp, #40	@ 0x28
 8001258:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 800125a:	f107 0318 	add.w	r3, r7, #24
 800125e:	2200      	movs	r2, #0
 8001260:	601a      	str	r2, [r3, #0]
 8001262:	605a      	str	r2, [r3, #4]
 8001264:	609a      	str	r2, [r3, #8]
 8001266:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001268:	f107 0310 	add.w	r3, r7, #16
 800126c:	2200      	movs	r2, #0
 800126e:	601a      	str	r2, [r3, #0]
 8001270:	605a      	str	r2, [r3, #4]
	TIM_IC_InitTypeDef sConfigIC = { 0 };
 8001272:	463b      	mov	r3, r7
 8001274:	2200      	movs	r2, #0
 8001276:	601a      	str	r2, [r3, #0]
 8001278:	605a      	str	r2, [r3, #4]
 800127a:	609a      	str	r2, [r3, #8]
 800127c:	60da      	str	r2, [r3, #12]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 800127e:	4b2c      	ldr	r3, [pc, #176]	@ (8001330 <MX_TIM2_Init+0xdc>)
 8001280:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001284:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 72 - 1;
 8001286:	4b2a      	ldr	r3, [pc, #168]	@ (8001330 <MX_TIM2_Init+0xdc>)
 8001288:	2247      	movs	r2, #71	@ 0x47
 800128a:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800128c:	4b28      	ldr	r3, [pc, #160]	@ (8001330 <MX_TIM2_Init+0xdc>)
 800128e:	2200      	movs	r2, #0
 8001290:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 65535;
 8001292:	4b27      	ldr	r3, [pc, #156]	@ (8001330 <MX_TIM2_Init+0xdc>)
 8001294:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001298:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800129a:	4b25      	ldr	r3, [pc, #148]	@ (8001330 <MX_TIM2_Init+0xdc>)
 800129c:	2200      	movs	r2, #0
 800129e:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012a0:	4b23      	ldr	r3, [pc, #140]	@ (8001330 <MX_TIM2_Init+0xdc>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 80012a6:	4822      	ldr	r0, [pc, #136]	@ (8001330 <MX_TIM2_Init+0xdc>)
 80012a8:	f001 f9e6 	bl	8002678 <HAL_TIM_Base_Init>
 80012ac:	4603      	mov	r3, r0
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d001      	beq.n	80012b6 <MX_TIM2_Init+0x62>
		Error_Handler();
 80012b2:	f000 f8b5 	bl	8001420 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80012b6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80012ba:	61bb      	str	r3, [r7, #24]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 80012bc:	f107 0318 	add.w	r3, r7, #24
 80012c0:	4619      	mov	r1, r3
 80012c2:	481b      	ldr	r0, [pc, #108]	@ (8001330 <MX_TIM2_Init+0xdc>)
 80012c4:	f001 fd18 	bl	8002cf8 <HAL_TIM_ConfigClockSource>
 80012c8:	4603      	mov	r3, r0
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d001      	beq.n	80012d2 <MX_TIM2_Init+0x7e>
		Error_Handler();
 80012ce:	f000 f8a7 	bl	8001420 <Error_Handler>
	}
	if (HAL_TIM_IC_Init(&htim2) != HAL_OK) {
 80012d2:	4817      	ldr	r0, [pc, #92]	@ (8001330 <MX_TIM2_Init+0xdc>)
 80012d4:	f001 fa1f 	bl	8002716 <HAL_TIM_IC_Init>
 80012d8:	4603      	mov	r3, r0
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d001      	beq.n	80012e2 <MX_TIM2_Init+0x8e>
		Error_Handler();
 80012de:	f000 f89f 	bl	8001420 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012e2:	2300      	movs	r3, #0
 80012e4:	613b      	str	r3, [r7, #16]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012e6:	2300      	movs	r3, #0
 80012e8:	617b      	str	r3, [r7, #20]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 80012ea:	f107 0310 	add.w	r3, r7, #16
 80012ee:	4619      	mov	r1, r3
 80012f0:	480f      	ldr	r0, [pc, #60]	@ (8001330 <MX_TIM2_Init+0xdc>)
 80012f2:	f002 f823 	bl	800333c <HAL_TIMEx_MasterConfigSynchronization>
 80012f6:	4603      	mov	r3, r0
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d001      	beq.n	8001300 <MX_TIM2_Init+0xac>
			!= HAL_OK) {
		Error_Handler();
 80012fc:	f000 f890 	bl	8001420 <Error_Handler>
	}
	sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001300:	2300      	movs	r3, #0
 8001302:	603b      	str	r3, [r7, #0]
	sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001304:	2301      	movs	r3, #1
 8001306:	607b      	str	r3, [r7, #4]
	sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001308:	2300      	movs	r3, #0
 800130a:	60bb      	str	r3, [r7, #8]
	sConfigIC.ICFilter = 10;
 800130c:	230a      	movs	r3, #10
 800130e:	60fb      	str	r3, [r7, #12]
	if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK) {
 8001310:	463b      	mov	r3, r7
 8001312:	2200      	movs	r2, #0
 8001314:	4619      	mov	r1, r3
 8001316:	4806      	ldr	r0, [pc, #24]	@ (8001330 <MX_TIM2_Init+0xdc>)
 8001318:	f001 fc52 	bl	8002bc0 <HAL_TIM_IC_ConfigChannel>
 800131c:	4603      	mov	r3, r0
 800131e:	2b00      	cmp	r3, #0
 8001320:	d001      	beq.n	8001326 <MX_TIM2_Init+0xd2>
		Error_Handler();
 8001322:	f000 f87d 	bl	8001420 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */

}
 8001326:	bf00      	nop
 8001328:	3728      	adds	r7, #40	@ 0x28
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	200001f4 	.word	0x200001f4

08001334 <MX_USART1_UART_Init>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 8001334:	b580      	push	{r7, lr}
 8001336:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 8001338:	4b11      	ldr	r3, [pc, #68]	@ (8001380 <MX_USART1_UART_Init+0x4c>)
 800133a:	4a12      	ldr	r2, [pc, #72]	@ (8001384 <MX_USART1_UART_Init+0x50>)
 800133c:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 800133e:	4b10      	ldr	r3, [pc, #64]	@ (8001380 <MX_USART1_UART_Init+0x4c>)
 8001340:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001344:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001346:	4b0e      	ldr	r3, [pc, #56]	@ (8001380 <MX_USART1_UART_Init+0x4c>)
 8001348:	2200      	movs	r2, #0
 800134a:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 800134c:	4b0c      	ldr	r3, [pc, #48]	@ (8001380 <MX_USART1_UART_Init+0x4c>)
 800134e:	2200      	movs	r2, #0
 8001350:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 8001352:	4b0b      	ldr	r3, [pc, #44]	@ (8001380 <MX_USART1_UART_Init+0x4c>)
 8001354:	2200      	movs	r2, #0
 8001356:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8001358:	4b09      	ldr	r3, [pc, #36]	@ (8001380 <MX_USART1_UART_Init+0x4c>)
 800135a:	220c      	movs	r2, #12
 800135c:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800135e:	4b08      	ldr	r3, [pc, #32]	@ (8001380 <MX_USART1_UART_Init+0x4c>)
 8001360:	2200      	movs	r2, #0
 8001362:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001364:	4b06      	ldr	r3, [pc, #24]	@ (8001380 <MX_USART1_UART_Init+0x4c>)
 8001366:	2200      	movs	r2, #0
 8001368:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 800136a:	4805      	ldr	r0, [pc, #20]	@ (8001380 <MX_USART1_UART_Init+0x4c>)
 800136c:	f002 f856 	bl	800341c <HAL_UART_Init>
 8001370:	4603      	mov	r3, r0
 8001372:	2b00      	cmp	r3, #0
 8001374:	d001      	beq.n	800137a <MX_USART1_UART_Init+0x46>
		Error_Handler();
 8001376:	f000 f853 	bl	8001420 <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 800137a:	bf00      	nop
 800137c:	bd80      	pop	{r7, pc}
 800137e:	bf00      	nop
 8001380:	2000023c 	.word	0x2000023c
 8001384:	40013800 	.word	0x40013800

08001388 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8001388:	b580      	push	{r7, lr}
 800138a:	b088      	sub	sp, #32
 800138c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800138e:	f107 0310 	add.w	r3, r7, #16
 8001392:	2200      	movs	r2, #0
 8001394:	601a      	str	r2, [r3, #0]
 8001396:	605a      	str	r2, [r3, #4]
 8001398:	609a      	str	r2, [r3, #8]
 800139a:	60da      	str	r2, [r3, #12]
	/* USER CODE BEGIN MX_GPIO_Init_1 */

	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOD_CLK_ENABLE();
 800139c:	4b1e      	ldr	r3, [pc, #120]	@ (8001418 <MX_GPIO_Init+0x90>)
 800139e:	699b      	ldr	r3, [r3, #24]
 80013a0:	4a1d      	ldr	r2, [pc, #116]	@ (8001418 <MX_GPIO_Init+0x90>)
 80013a2:	f043 0320 	orr.w	r3, r3, #32
 80013a6:	6193      	str	r3, [r2, #24]
 80013a8:	4b1b      	ldr	r3, [pc, #108]	@ (8001418 <MX_GPIO_Init+0x90>)
 80013aa:	699b      	ldr	r3, [r3, #24]
 80013ac:	f003 0320 	and.w	r3, r3, #32
 80013b0:	60fb      	str	r3, [r7, #12]
 80013b2:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80013b4:	4b18      	ldr	r3, [pc, #96]	@ (8001418 <MX_GPIO_Init+0x90>)
 80013b6:	699b      	ldr	r3, [r3, #24]
 80013b8:	4a17      	ldr	r2, [pc, #92]	@ (8001418 <MX_GPIO_Init+0x90>)
 80013ba:	f043 0304 	orr.w	r3, r3, #4
 80013be:	6193      	str	r3, [r2, #24]
 80013c0:	4b15      	ldr	r3, [pc, #84]	@ (8001418 <MX_GPIO_Init+0x90>)
 80013c2:	699b      	ldr	r3, [r3, #24]
 80013c4:	f003 0304 	and.w	r3, r3, #4
 80013c8:	60bb      	str	r3, [r7, #8]
 80013ca:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80013cc:	4b12      	ldr	r3, [pc, #72]	@ (8001418 <MX_GPIO_Init+0x90>)
 80013ce:	699b      	ldr	r3, [r3, #24]
 80013d0:	4a11      	ldr	r2, [pc, #68]	@ (8001418 <MX_GPIO_Init+0x90>)
 80013d2:	f043 0308 	orr.w	r3, r3, #8
 80013d6:	6193      	str	r3, [r2, #24]
 80013d8:	4b0f      	ldr	r3, [pc, #60]	@ (8001418 <MX_GPIO_Init+0x90>)
 80013da:	699b      	ldr	r3, [r3, #24]
 80013dc:	f003 0308 	and.w	r3, r3, #8
 80013e0:	607b      	str	r3, [r7, #4]
 80013e2:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 80013e4:	2200      	movs	r2, #0
 80013e6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80013ea:	480c      	ldr	r0, [pc, #48]	@ (800141c <MX_GPIO_Init+0x94>)
 80013ec:	f000 fd1c 	bl	8001e28 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : PB12 */
	GPIO_InitStruct.Pin = GPIO_PIN_12;
 80013f0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80013f4:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013f6:	2301      	movs	r3, #1
 80013f8:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013fa:	2300      	movs	r3, #0
 80013fc:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013fe:	2302      	movs	r3, #2
 8001400:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001402:	f107 0310 	add.w	r3, r7, #16
 8001406:	4619      	mov	r1, r3
 8001408:	4804      	ldr	r0, [pc, #16]	@ (800141c <MX_GPIO_Init+0x94>)
 800140a:	f000 fb89 	bl	8001b20 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */

	/* USER CODE END MX_GPIO_Init_2 */
}
 800140e:	bf00      	nop
 8001410:	3720      	adds	r7, #32
 8001412:	46bd      	mov	sp, r7
 8001414:	bd80      	pop	{r7, pc}
 8001416:	bf00      	nop
 8001418:	40021000 	.word	0x40021000
 800141c:	40010c00 	.word	0x40010c00

08001420 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001420:	b480      	push	{r7}
 8001422:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001424:	b672      	cpsid	i
}
 8001426:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001428:	bf00      	nop
 800142a:	e7fd      	b.n	8001428 <Error_Handler+0x8>

0800142c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800142c:	b480      	push	{r7}
 800142e:	b085      	sub	sp, #20
 8001430:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001432:	4b15      	ldr	r3, [pc, #84]	@ (8001488 <HAL_MspInit+0x5c>)
 8001434:	699b      	ldr	r3, [r3, #24]
 8001436:	4a14      	ldr	r2, [pc, #80]	@ (8001488 <HAL_MspInit+0x5c>)
 8001438:	f043 0301 	orr.w	r3, r3, #1
 800143c:	6193      	str	r3, [r2, #24]
 800143e:	4b12      	ldr	r3, [pc, #72]	@ (8001488 <HAL_MspInit+0x5c>)
 8001440:	699b      	ldr	r3, [r3, #24]
 8001442:	f003 0301 	and.w	r3, r3, #1
 8001446:	60bb      	str	r3, [r7, #8]
 8001448:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800144a:	4b0f      	ldr	r3, [pc, #60]	@ (8001488 <HAL_MspInit+0x5c>)
 800144c:	69db      	ldr	r3, [r3, #28]
 800144e:	4a0e      	ldr	r2, [pc, #56]	@ (8001488 <HAL_MspInit+0x5c>)
 8001450:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001454:	61d3      	str	r3, [r2, #28]
 8001456:	4b0c      	ldr	r3, [pc, #48]	@ (8001488 <HAL_MspInit+0x5c>)
 8001458:	69db      	ldr	r3, [r3, #28]
 800145a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800145e:	607b      	str	r3, [r7, #4]
 8001460:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001462:	4b0a      	ldr	r3, [pc, #40]	@ (800148c <HAL_MspInit+0x60>)
 8001464:	685b      	ldr	r3, [r3, #4]
 8001466:	60fb      	str	r3, [r7, #12]
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800146e:	60fb      	str	r3, [r7, #12]
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001476:	60fb      	str	r3, [r7, #12]
 8001478:	4a04      	ldr	r2, [pc, #16]	@ (800148c <HAL_MspInit+0x60>)
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800147e:	bf00      	nop
 8001480:	3714      	adds	r7, #20
 8001482:	46bd      	mov	sp, r7
 8001484:	bc80      	pop	{r7}
 8001486:	4770      	bx	lr
 8001488:	40021000 	.word	0x40021000
 800148c:	40010000 	.word	0x40010000

08001490 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b088      	sub	sp, #32
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001498:	f107 0310 	add.w	r3, r7, #16
 800149c:	2200      	movs	r2, #0
 800149e:	601a      	str	r2, [r3, #0]
 80014a0:	605a      	str	r2, [r3, #4]
 80014a2:	609a      	str	r2, [r3, #8]
 80014a4:	60da      	str	r2, [r3, #12]
  if(htim_base->Instance==TIM2)
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80014ae:	d12b      	bne.n	8001508 <HAL_TIM_Base_MspInit+0x78>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80014b0:	4b17      	ldr	r3, [pc, #92]	@ (8001510 <HAL_TIM_Base_MspInit+0x80>)
 80014b2:	69db      	ldr	r3, [r3, #28]
 80014b4:	4a16      	ldr	r2, [pc, #88]	@ (8001510 <HAL_TIM_Base_MspInit+0x80>)
 80014b6:	f043 0301 	orr.w	r3, r3, #1
 80014ba:	61d3      	str	r3, [r2, #28]
 80014bc:	4b14      	ldr	r3, [pc, #80]	@ (8001510 <HAL_TIM_Base_MspInit+0x80>)
 80014be:	69db      	ldr	r3, [r3, #28]
 80014c0:	f003 0301 	and.w	r3, r3, #1
 80014c4:	60fb      	str	r3, [r7, #12]
 80014c6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014c8:	4b11      	ldr	r3, [pc, #68]	@ (8001510 <HAL_TIM_Base_MspInit+0x80>)
 80014ca:	699b      	ldr	r3, [r3, #24]
 80014cc:	4a10      	ldr	r2, [pc, #64]	@ (8001510 <HAL_TIM_Base_MspInit+0x80>)
 80014ce:	f043 0304 	orr.w	r3, r3, #4
 80014d2:	6193      	str	r3, [r2, #24]
 80014d4:	4b0e      	ldr	r3, [pc, #56]	@ (8001510 <HAL_TIM_Base_MspInit+0x80>)
 80014d6:	699b      	ldr	r3, [r3, #24]
 80014d8:	f003 0304 	and.w	r3, r3, #4
 80014dc:	60bb      	str	r3, [r7, #8]
 80014de:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80014e0:	2301      	movs	r3, #1
 80014e2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014e4:	2300      	movs	r3, #0
 80014e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014e8:	2300      	movs	r3, #0
 80014ea:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014ec:	f107 0310 	add.w	r3, r7, #16
 80014f0:	4619      	mov	r1, r3
 80014f2:	4808      	ldr	r0, [pc, #32]	@ (8001514 <HAL_TIM_Base_MspInit+0x84>)
 80014f4:	f000 fb14 	bl	8001b20 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80014f8:	2200      	movs	r2, #0
 80014fa:	2100      	movs	r1, #0
 80014fc:	201c      	movs	r0, #28
 80014fe:	f000 fad8 	bl	8001ab2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001502:	201c      	movs	r0, #28
 8001504:	f000 faf1 	bl	8001aea <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001508:	bf00      	nop
 800150a:	3720      	adds	r7, #32
 800150c:	46bd      	mov	sp, r7
 800150e:	bd80      	pop	{r7, pc}
 8001510:	40021000 	.word	0x40021000
 8001514:	40010800 	.word	0x40010800

08001518 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b088      	sub	sp, #32
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001520:	f107 0310 	add.w	r3, r7, #16
 8001524:	2200      	movs	r2, #0
 8001526:	601a      	str	r2, [r3, #0]
 8001528:	605a      	str	r2, [r3, #4]
 800152a:	609a      	str	r2, [r3, #8]
 800152c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	4a1c      	ldr	r2, [pc, #112]	@ (80015a4 <HAL_UART_MspInit+0x8c>)
 8001534:	4293      	cmp	r3, r2
 8001536:	d131      	bne.n	800159c <HAL_UART_MspInit+0x84>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001538:	4b1b      	ldr	r3, [pc, #108]	@ (80015a8 <HAL_UART_MspInit+0x90>)
 800153a:	699b      	ldr	r3, [r3, #24]
 800153c:	4a1a      	ldr	r2, [pc, #104]	@ (80015a8 <HAL_UART_MspInit+0x90>)
 800153e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001542:	6193      	str	r3, [r2, #24]
 8001544:	4b18      	ldr	r3, [pc, #96]	@ (80015a8 <HAL_UART_MspInit+0x90>)
 8001546:	699b      	ldr	r3, [r3, #24]
 8001548:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800154c:	60fb      	str	r3, [r7, #12]
 800154e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001550:	4b15      	ldr	r3, [pc, #84]	@ (80015a8 <HAL_UART_MspInit+0x90>)
 8001552:	699b      	ldr	r3, [r3, #24]
 8001554:	4a14      	ldr	r2, [pc, #80]	@ (80015a8 <HAL_UART_MspInit+0x90>)
 8001556:	f043 0304 	orr.w	r3, r3, #4
 800155a:	6193      	str	r3, [r2, #24]
 800155c:	4b12      	ldr	r3, [pc, #72]	@ (80015a8 <HAL_UART_MspInit+0x90>)
 800155e:	699b      	ldr	r3, [r3, #24]
 8001560:	f003 0304 	and.w	r3, r3, #4
 8001564:	60bb      	str	r3, [r7, #8]
 8001566:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001568:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800156c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800156e:	2302      	movs	r3, #2
 8001570:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001572:	2303      	movs	r3, #3
 8001574:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001576:	f107 0310 	add.w	r3, r7, #16
 800157a:	4619      	mov	r1, r3
 800157c:	480b      	ldr	r0, [pc, #44]	@ (80015ac <HAL_UART_MspInit+0x94>)
 800157e:	f000 facf 	bl	8001b20 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001582:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001586:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001588:	2300      	movs	r3, #0
 800158a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800158c:	2300      	movs	r3, #0
 800158e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001590:	f107 0310 	add.w	r3, r7, #16
 8001594:	4619      	mov	r1, r3
 8001596:	4805      	ldr	r0, [pc, #20]	@ (80015ac <HAL_UART_MspInit+0x94>)
 8001598:	f000 fac2 	bl	8001b20 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 800159c:	bf00      	nop
 800159e:	3720      	adds	r7, #32
 80015a0:	46bd      	mov	sp, r7
 80015a2:	bd80      	pop	{r7, pc}
 80015a4:	40013800 	.word	0x40013800
 80015a8:	40021000 	.word	0x40021000
 80015ac:	40010800 	.word	0x40010800

080015b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015b0:	b480      	push	{r7}
 80015b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80015b4:	bf00      	nop
 80015b6:	e7fd      	b.n	80015b4 <NMI_Handler+0x4>

080015b8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015b8:	b480      	push	{r7}
 80015ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015bc:	bf00      	nop
 80015be:	e7fd      	b.n	80015bc <HardFault_Handler+0x4>

080015c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015c0:	b480      	push	{r7}
 80015c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015c4:	bf00      	nop
 80015c6:	e7fd      	b.n	80015c4 <MemManage_Handler+0x4>

080015c8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015c8:	b480      	push	{r7}
 80015ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015cc:	bf00      	nop
 80015ce:	e7fd      	b.n	80015cc <BusFault_Handler+0x4>

080015d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015d0:	b480      	push	{r7}
 80015d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015d4:	bf00      	nop
 80015d6:	e7fd      	b.n	80015d4 <UsageFault_Handler+0x4>

080015d8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015d8:	b480      	push	{r7}
 80015da:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80015dc:	bf00      	nop
 80015de:	46bd      	mov	sp, r7
 80015e0:	bc80      	pop	{r7}
 80015e2:	4770      	bx	lr

080015e4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015e4:	b480      	push	{r7}
 80015e6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015e8:	bf00      	nop
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bc80      	pop	{r7}
 80015ee:	4770      	bx	lr

080015f0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80015f0:	b480      	push	{r7}
 80015f2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80015f4:	bf00      	nop
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bc80      	pop	{r7}
 80015fa:	4770      	bx	lr

080015fc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001600:	f000 f940 	bl	8001884 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001604:	bf00      	nop
 8001606:	bd80      	pop	{r7, pc}

08001608 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800160c:	4802      	ldr	r0, [pc, #8]	@ (8001618 <TIM2_IRQHandler+0x10>)
 800160e:	f001 f9e7 	bl	80029e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001612:	bf00      	nop
 8001614:	bd80      	pop	{r7, pc}
 8001616:	bf00      	nop
 8001618:	200001f4 	.word	0x200001f4

0800161c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800161c:	b480      	push	{r7}
 800161e:	af00      	add	r7, sp, #0
  return 1;
 8001620:	2301      	movs	r3, #1
}
 8001622:	4618      	mov	r0, r3
 8001624:	46bd      	mov	sp, r7
 8001626:	bc80      	pop	{r7}
 8001628:	4770      	bx	lr

0800162a <_kill>:

int _kill(int pid, int sig)
{
 800162a:	b580      	push	{r7, lr}
 800162c:	b082      	sub	sp, #8
 800162e:	af00      	add	r7, sp, #0
 8001630:	6078      	str	r0, [r7, #4]
 8001632:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001634:	f003 f906 	bl	8004844 <__errno>
 8001638:	4603      	mov	r3, r0
 800163a:	2216      	movs	r2, #22
 800163c:	601a      	str	r2, [r3, #0]
  return -1;
 800163e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001642:	4618      	mov	r0, r3
 8001644:	3708      	adds	r7, #8
 8001646:	46bd      	mov	sp, r7
 8001648:	bd80      	pop	{r7, pc}

0800164a <_exit>:

void _exit (int status)
{
 800164a:	b580      	push	{r7, lr}
 800164c:	b082      	sub	sp, #8
 800164e:	af00      	add	r7, sp, #0
 8001650:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001652:	f04f 31ff 	mov.w	r1, #4294967295
 8001656:	6878      	ldr	r0, [r7, #4]
 8001658:	f7ff ffe7 	bl	800162a <_kill>
  while (1) {}    /* Make sure we hang here */
 800165c:	bf00      	nop
 800165e:	e7fd      	b.n	800165c <_exit+0x12>

08001660 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b086      	sub	sp, #24
 8001664:	af00      	add	r7, sp, #0
 8001666:	60f8      	str	r0, [r7, #12]
 8001668:	60b9      	str	r1, [r7, #8]
 800166a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800166c:	2300      	movs	r3, #0
 800166e:	617b      	str	r3, [r7, #20]
 8001670:	e00a      	b.n	8001688 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001672:	f3af 8000 	nop.w
 8001676:	4601      	mov	r1, r0
 8001678:	68bb      	ldr	r3, [r7, #8]
 800167a:	1c5a      	adds	r2, r3, #1
 800167c:	60ba      	str	r2, [r7, #8]
 800167e:	b2ca      	uxtb	r2, r1
 8001680:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001682:	697b      	ldr	r3, [r7, #20]
 8001684:	3301      	adds	r3, #1
 8001686:	617b      	str	r3, [r7, #20]
 8001688:	697a      	ldr	r2, [r7, #20]
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	429a      	cmp	r2, r3
 800168e:	dbf0      	blt.n	8001672 <_read+0x12>
  }

  return len;
 8001690:	687b      	ldr	r3, [r7, #4]
}
 8001692:	4618      	mov	r0, r3
 8001694:	3718      	adds	r7, #24
 8001696:	46bd      	mov	sp, r7
 8001698:	bd80      	pop	{r7, pc}

0800169a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800169a:	b580      	push	{r7, lr}
 800169c:	b086      	sub	sp, #24
 800169e:	af00      	add	r7, sp, #0
 80016a0:	60f8      	str	r0, [r7, #12]
 80016a2:	60b9      	str	r1, [r7, #8]
 80016a4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016a6:	2300      	movs	r3, #0
 80016a8:	617b      	str	r3, [r7, #20]
 80016aa:	e009      	b.n	80016c0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80016ac:	68bb      	ldr	r3, [r7, #8]
 80016ae:	1c5a      	adds	r2, r3, #1
 80016b0:	60ba      	str	r2, [r7, #8]
 80016b2:	781b      	ldrb	r3, [r3, #0]
 80016b4:	4618      	mov	r0, r3
 80016b6:	f7ff fceb 	bl	8001090 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016ba:	697b      	ldr	r3, [r7, #20]
 80016bc:	3301      	adds	r3, #1
 80016be:	617b      	str	r3, [r7, #20]
 80016c0:	697a      	ldr	r2, [r7, #20]
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	429a      	cmp	r2, r3
 80016c6:	dbf1      	blt.n	80016ac <_write+0x12>
  }
  return len;
 80016c8:	687b      	ldr	r3, [r7, #4]
}
 80016ca:	4618      	mov	r0, r3
 80016cc:	3718      	adds	r7, #24
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd80      	pop	{r7, pc}

080016d2 <_close>:

int _close(int file)
{
 80016d2:	b480      	push	{r7}
 80016d4:	b083      	sub	sp, #12
 80016d6:	af00      	add	r7, sp, #0
 80016d8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80016da:	f04f 33ff 	mov.w	r3, #4294967295
}
 80016de:	4618      	mov	r0, r3
 80016e0:	370c      	adds	r7, #12
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bc80      	pop	{r7}
 80016e6:	4770      	bx	lr

080016e8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80016e8:	b480      	push	{r7}
 80016ea:	b083      	sub	sp, #12
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
 80016f0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80016f2:	683b      	ldr	r3, [r7, #0]
 80016f4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80016f8:	605a      	str	r2, [r3, #4]
  return 0;
 80016fa:	2300      	movs	r3, #0
}
 80016fc:	4618      	mov	r0, r3
 80016fe:	370c      	adds	r7, #12
 8001700:	46bd      	mov	sp, r7
 8001702:	bc80      	pop	{r7}
 8001704:	4770      	bx	lr

08001706 <_isatty>:

int _isatty(int file)
{
 8001706:	b480      	push	{r7}
 8001708:	b083      	sub	sp, #12
 800170a:	af00      	add	r7, sp, #0
 800170c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800170e:	2301      	movs	r3, #1
}
 8001710:	4618      	mov	r0, r3
 8001712:	370c      	adds	r7, #12
 8001714:	46bd      	mov	sp, r7
 8001716:	bc80      	pop	{r7}
 8001718:	4770      	bx	lr

0800171a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800171a:	b480      	push	{r7}
 800171c:	b085      	sub	sp, #20
 800171e:	af00      	add	r7, sp, #0
 8001720:	60f8      	str	r0, [r7, #12]
 8001722:	60b9      	str	r1, [r7, #8]
 8001724:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001726:	2300      	movs	r3, #0
}
 8001728:	4618      	mov	r0, r3
 800172a:	3714      	adds	r7, #20
 800172c:	46bd      	mov	sp, r7
 800172e:	bc80      	pop	{r7}
 8001730:	4770      	bx	lr
	...

08001734 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b086      	sub	sp, #24
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800173c:	4a14      	ldr	r2, [pc, #80]	@ (8001790 <_sbrk+0x5c>)
 800173e:	4b15      	ldr	r3, [pc, #84]	@ (8001794 <_sbrk+0x60>)
 8001740:	1ad3      	subs	r3, r2, r3
 8001742:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001744:	697b      	ldr	r3, [r7, #20]
 8001746:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001748:	4b13      	ldr	r3, [pc, #76]	@ (8001798 <_sbrk+0x64>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	2b00      	cmp	r3, #0
 800174e:	d102      	bne.n	8001756 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001750:	4b11      	ldr	r3, [pc, #68]	@ (8001798 <_sbrk+0x64>)
 8001752:	4a12      	ldr	r2, [pc, #72]	@ (800179c <_sbrk+0x68>)
 8001754:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001756:	4b10      	ldr	r3, [pc, #64]	@ (8001798 <_sbrk+0x64>)
 8001758:	681a      	ldr	r2, [r3, #0]
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	4413      	add	r3, r2
 800175e:	693a      	ldr	r2, [r7, #16]
 8001760:	429a      	cmp	r2, r3
 8001762:	d207      	bcs.n	8001774 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001764:	f003 f86e 	bl	8004844 <__errno>
 8001768:	4603      	mov	r3, r0
 800176a:	220c      	movs	r2, #12
 800176c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800176e:	f04f 33ff 	mov.w	r3, #4294967295
 8001772:	e009      	b.n	8001788 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001774:	4b08      	ldr	r3, [pc, #32]	@ (8001798 <_sbrk+0x64>)
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800177a:	4b07      	ldr	r3, [pc, #28]	@ (8001798 <_sbrk+0x64>)
 800177c:	681a      	ldr	r2, [r3, #0]
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	4413      	add	r3, r2
 8001782:	4a05      	ldr	r2, [pc, #20]	@ (8001798 <_sbrk+0x64>)
 8001784:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001786:	68fb      	ldr	r3, [r7, #12]
}
 8001788:	4618      	mov	r0, r3
 800178a:	3718      	adds	r7, #24
 800178c:	46bd      	mov	sp, r7
 800178e:	bd80      	pop	{r7, pc}
 8001790:	20005000 	.word	0x20005000
 8001794:	00000400 	.word	0x00000400
 8001798:	20000290 	.word	0x20000290
 800179c:	200003e8 	.word	0x200003e8

080017a0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80017a0:	b480      	push	{r7}
 80017a2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80017a4:	bf00      	nop
 80017a6:	46bd      	mov	sp, r7
 80017a8:	bc80      	pop	{r7}
 80017aa:	4770      	bx	lr

080017ac <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80017ac:	f7ff fff8 	bl	80017a0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80017b0:	480b      	ldr	r0, [pc, #44]	@ (80017e0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80017b2:	490c      	ldr	r1, [pc, #48]	@ (80017e4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80017b4:	4a0c      	ldr	r2, [pc, #48]	@ (80017e8 <LoopFillZerobss+0x16>)
  movs r3, #0
 80017b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80017b8:	e002      	b.n	80017c0 <LoopCopyDataInit>

080017ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017be:	3304      	adds	r3, #4

080017c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017c4:	d3f9      	bcc.n	80017ba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017c6:	4a09      	ldr	r2, [pc, #36]	@ (80017ec <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80017c8:	4c09      	ldr	r4, [pc, #36]	@ (80017f0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80017ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017cc:	e001      	b.n	80017d2 <LoopFillZerobss>

080017ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017d0:	3204      	adds	r2, #4

080017d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017d4:	d3fb      	bcc.n	80017ce <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80017d6:	f003 f83b 	bl	8004850 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80017da:	f7ff fcb9 	bl	8001150 <main>
  bx lr
 80017de:	4770      	bx	lr
  ldr r0, =_sdata
 80017e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017e4:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 80017e8:	080083c4 	.word	0x080083c4
  ldr r2, =_sbss
 80017ec:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 80017f0:	200003e4 	.word	0x200003e4

080017f4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80017f4:	e7fe      	b.n	80017f4 <ADC1_2_IRQHandler>
	...

080017f8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017fc:	4b08      	ldr	r3, [pc, #32]	@ (8001820 <HAL_Init+0x28>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	4a07      	ldr	r2, [pc, #28]	@ (8001820 <HAL_Init+0x28>)
 8001802:	f043 0310 	orr.w	r3, r3, #16
 8001806:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001808:	2003      	movs	r0, #3
 800180a:	f000 f947 	bl	8001a9c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800180e:	200f      	movs	r0, #15
 8001810:	f000 f808 	bl	8001824 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001814:	f7ff fe0a 	bl	800142c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001818:	2300      	movs	r3, #0
}
 800181a:	4618      	mov	r0, r3
 800181c:	bd80      	pop	{r7, pc}
 800181e:	bf00      	nop
 8001820:	40022000 	.word	0x40022000

08001824 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	b082      	sub	sp, #8
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800182c:	4b12      	ldr	r3, [pc, #72]	@ (8001878 <HAL_InitTick+0x54>)
 800182e:	681a      	ldr	r2, [r3, #0]
 8001830:	4b12      	ldr	r3, [pc, #72]	@ (800187c <HAL_InitTick+0x58>)
 8001832:	781b      	ldrb	r3, [r3, #0]
 8001834:	4619      	mov	r1, r3
 8001836:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800183a:	fbb3 f3f1 	udiv	r3, r3, r1
 800183e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001842:	4618      	mov	r0, r3
 8001844:	f000 f95f 	bl	8001b06 <HAL_SYSTICK_Config>
 8001848:	4603      	mov	r3, r0
 800184a:	2b00      	cmp	r3, #0
 800184c:	d001      	beq.n	8001852 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800184e:	2301      	movs	r3, #1
 8001850:	e00e      	b.n	8001870 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	2b0f      	cmp	r3, #15
 8001856:	d80a      	bhi.n	800186e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001858:	2200      	movs	r2, #0
 800185a:	6879      	ldr	r1, [r7, #4]
 800185c:	f04f 30ff 	mov.w	r0, #4294967295
 8001860:	f000 f927 	bl	8001ab2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001864:	4a06      	ldr	r2, [pc, #24]	@ (8001880 <HAL_InitTick+0x5c>)
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800186a:	2300      	movs	r3, #0
 800186c:	e000      	b.n	8001870 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800186e:	2301      	movs	r3, #1
}
 8001870:	4618      	mov	r0, r3
 8001872:	3708      	adds	r7, #8
 8001874:	46bd      	mov	sp, r7
 8001876:	bd80      	pop	{r7, pc}
 8001878:	20000004 	.word	0x20000004
 800187c:	2000000c 	.word	0x2000000c
 8001880:	20000008 	.word	0x20000008

08001884 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001884:	b480      	push	{r7}
 8001886:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001888:	4b05      	ldr	r3, [pc, #20]	@ (80018a0 <HAL_IncTick+0x1c>)
 800188a:	781b      	ldrb	r3, [r3, #0]
 800188c:	461a      	mov	r2, r3
 800188e:	4b05      	ldr	r3, [pc, #20]	@ (80018a4 <HAL_IncTick+0x20>)
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	4413      	add	r3, r2
 8001894:	4a03      	ldr	r2, [pc, #12]	@ (80018a4 <HAL_IncTick+0x20>)
 8001896:	6013      	str	r3, [r2, #0]
}
 8001898:	bf00      	nop
 800189a:	46bd      	mov	sp, r7
 800189c:	bc80      	pop	{r7}
 800189e:	4770      	bx	lr
 80018a0:	2000000c 	.word	0x2000000c
 80018a4:	20000294 	.word	0x20000294

080018a8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018a8:	b480      	push	{r7}
 80018aa:	af00      	add	r7, sp, #0
  return uwTick;
 80018ac:	4b02      	ldr	r3, [pc, #8]	@ (80018b8 <HAL_GetTick+0x10>)
 80018ae:	681b      	ldr	r3, [r3, #0]
}
 80018b0:	4618      	mov	r0, r3
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bc80      	pop	{r7}
 80018b6:	4770      	bx	lr
 80018b8:	20000294 	.word	0x20000294

080018bc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b084      	sub	sp, #16
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80018c4:	f7ff fff0 	bl	80018a8 <HAL_GetTick>
 80018c8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018d4:	d005      	beq.n	80018e2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80018d6:	4b0a      	ldr	r3, [pc, #40]	@ (8001900 <HAL_Delay+0x44>)
 80018d8:	781b      	ldrb	r3, [r3, #0]
 80018da:	461a      	mov	r2, r3
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	4413      	add	r3, r2
 80018e0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80018e2:	bf00      	nop
 80018e4:	f7ff ffe0 	bl	80018a8 <HAL_GetTick>
 80018e8:	4602      	mov	r2, r0
 80018ea:	68bb      	ldr	r3, [r7, #8]
 80018ec:	1ad3      	subs	r3, r2, r3
 80018ee:	68fa      	ldr	r2, [r7, #12]
 80018f0:	429a      	cmp	r2, r3
 80018f2:	d8f7      	bhi.n	80018e4 <HAL_Delay+0x28>
  {
  }
}
 80018f4:	bf00      	nop
 80018f6:	bf00      	nop
 80018f8:	3710      	adds	r7, #16
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bd80      	pop	{r7, pc}
 80018fe:	bf00      	nop
 8001900:	2000000c 	.word	0x2000000c

08001904 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001904:	b480      	push	{r7}
 8001906:	b085      	sub	sp, #20
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	f003 0307 	and.w	r3, r3, #7
 8001912:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001914:	4b0c      	ldr	r3, [pc, #48]	@ (8001948 <__NVIC_SetPriorityGrouping+0x44>)
 8001916:	68db      	ldr	r3, [r3, #12]
 8001918:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800191a:	68ba      	ldr	r2, [r7, #8]
 800191c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001920:	4013      	ands	r3, r2
 8001922:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001928:	68bb      	ldr	r3, [r7, #8]
 800192a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800192c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001930:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001934:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001936:	4a04      	ldr	r2, [pc, #16]	@ (8001948 <__NVIC_SetPriorityGrouping+0x44>)
 8001938:	68bb      	ldr	r3, [r7, #8]
 800193a:	60d3      	str	r3, [r2, #12]
}
 800193c:	bf00      	nop
 800193e:	3714      	adds	r7, #20
 8001940:	46bd      	mov	sp, r7
 8001942:	bc80      	pop	{r7}
 8001944:	4770      	bx	lr
 8001946:	bf00      	nop
 8001948:	e000ed00 	.word	0xe000ed00

0800194c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800194c:	b480      	push	{r7}
 800194e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001950:	4b04      	ldr	r3, [pc, #16]	@ (8001964 <__NVIC_GetPriorityGrouping+0x18>)
 8001952:	68db      	ldr	r3, [r3, #12]
 8001954:	0a1b      	lsrs	r3, r3, #8
 8001956:	f003 0307 	and.w	r3, r3, #7
}
 800195a:	4618      	mov	r0, r3
 800195c:	46bd      	mov	sp, r7
 800195e:	bc80      	pop	{r7}
 8001960:	4770      	bx	lr
 8001962:	bf00      	nop
 8001964:	e000ed00 	.word	0xe000ed00

08001968 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001968:	b480      	push	{r7}
 800196a:	b083      	sub	sp, #12
 800196c:	af00      	add	r7, sp, #0
 800196e:	4603      	mov	r3, r0
 8001970:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001972:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001976:	2b00      	cmp	r3, #0
 8001978:	db0b      	blt.n	8001992 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800197a:	79fb      	ldrb	r3, [r7, #7]
 800197c:	f003 021f 	and.w	r2, r3, #31
 8001980:	4906      	ldr	r1, [pc, #24]	@ (800199c <__NVIC_EnableIRQ+0x34>)
 8001982:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001986:	095b      	lsrs	r3, r3, #5
 8001988:	2001      	movs	r0, #1
 800198a:	fa00 f202 	lsl.w	r2, r0, r2
 800198e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001992:	bf00      	nop
 8001994:	370c      	adds	r7, #12
 8001996:	46bd      	mov	sp, r7
 8001998:	bc80      	pop	{r7}
 800199a:	4770      	bx	lr
 800199c:	e000e100 	.word	0xe000e100

080019a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80019a0:	b480      	push	{r7}
 80019a2:	b083      	sub	sp, #12
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	4603      	mov	r3, r0
 80019a8:	6039      	str	r1, [r7, #0]
 80019aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	db0a      	blt.n	80019ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019b4:	683b      	ldr	r3, [r7, #0]
 80019b6:	b2da      	uxtb	r2, r3
 80019b8:	490c      	ldr	r1, [pc, #48]	@ (80019ec <__NVIC_SetPriority+0x4c>)
 80019ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019be:	0112      	lsls	r2, r2, #4
 80019c0:	b2d2      	uxtb	r2, r2
 80019c2:	440b      	add	r3, r1
 80019c4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019c8:	e00a      	b.n	80019e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019ca:	683b      	ldr	r3, [r7, #0]
 80019cc:	b2da      	uxtb	r2, r3
 80019ce:	4908      	ldr	r1, [pc, #32]	@ (80019f0 <__NVIC_SetPriority+0x50>)
 80019d0:	79fb      	ldrb	r3, [r7, #7]
 80019d2:	f003 030f 	and.w	r3, r3, #15
 80019d6:	3b04      	subs	r3, #4
 80019d8:	0112      	lsls	r2, r2, #4
 80019da:	b2d2      	uxtb	r2, r2
 80019dc:	440b      	add	r3, r1
 80019de:	761a      	strb	r2, [r3, #24]
}
 80019e0:	bf00      	nop
 80019e2:	370c      	adds	r7, #12
 80019e4:	46bd      	mov	sp, r7
 80019e6:	bc80      	pop	{r7}
 80019e8:	4770      	bx	lr
 80019ea:	bf00      	nop
 80019ec:	e000e100 	.word	0xe000e100
 80019f0:	e000ed00 	.word	0xe000ed00

080019f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019f4:	b480      	push	{r7}
 80019f6:	b089      	sub	sp, #36	@ 0x24
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	60f8      	str	r0, [r7, #12]
 80019fc:	60b9      	str	r1, [r7, #8]
 80019fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	f003 0307 	and.w	r3, r3, #7
 8001a06:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a08:	69fb      	ldr	r3, [r7, #28]
 8001a0a:	f1c3 0307 	rsb	r3, r3, #7
 8001a0e:	2b04      	cmp	r3, #4
 8001a10:	bf28      	it	cs
 8001a12:	2304      	movcs	r3, #4
 8001a14:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a16:	69fb      	ldr	r3, [r7, #28]
 8001a18:	3304      	adds	r3, #4
 8001a1a:	2b06      	cmp	r3, #6
 8001a1c:	d902      	bls.n	8001a24 <NVIC_EncodePriority+0x30>
 8001a1e:	69fb      	ldr	r3, [r7, #28]
 8001a20:	3b03      	subs	r3, #3
 8001a22:	e000      	b.n	8001a26 <NVIC_EncodePriority+0x32>
 8001a24:	2300      	movs	r3, #0
 8001a26:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a28:	f04f 32ff 	mov.w	r2, #4294967295
 8001a2c:	69bb      	ldr	r3, [r7, #24]
 8001a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a32:	43da      	mvns	r2, r3
 8001a34:	68bb      	ldr	r3, [r7, #8]
 8001a36:	401a      	ands	r2, r3
 8001a38:	697b      	ldr	r3, [r7, #20]
 8001a3a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a3c:	f04f 31ff 	mov.w	r1, #4294967295
 8001a40:	697b      	ldr	r3, [r7, #20]
 8001a42:	fa01 f303 	lsl.w	r3, r1, r3
 8001a46:	43d9      	mvns	r1, r3
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a4c:	4313      	orrs	r3, r2
         );
}
 8001a4e:	4618      	mov	r0, r3
 8001a50:	3724      	adds	r7, #36	@ 0x24
 8001a52:	46bd      	mov	sp, r7
 8001a54:	bc80      	pop	{r7}
 8001a56:	4770      	bx	lr

08001a58 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b082      	sub	sp, #8
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	3b01      	subs	r3, #1
 8001a64:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001a68:	d301      	bcc.n	8001a6e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a6a:	2301      	movs	r3, #1
 8001a6c:	e00f      	b.n	8001a8e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a6e:	4a0a      	ldr	r2, [pc, #40]	@ (8001a98 <SysTick_Config+0x40>)
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	3b01      	subs	r3, #1
 8001a74:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a76:	210f      	movs	r1, #15
 8001a78:	f04f 30ff 	mov.w	r0, #4294967295
 8001a7c:	f7ff ff90 	bl	80019a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a80:	4b05      	ldr	r3, [pc, #20]	@ (8001a98 <SysTick_Config+0x40>)
 8001a82:	2200      	movs	r2, #0
 8001a84:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a86:	4b04      	ldr	r3, [pc, #16]	@ (8001a98 <SysTick_Config+0x40>)
 8001a88:	2207      	movs	r2, #7
 8001a8a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a8c:	2300      	movs	r3, #0
}
 8001a8e:	4618      	mov	r0, r3
 8001a90:	3708      	adds	r7, #8
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	bf00      	nop
 8001a98:	e000e010 	.word	0xe000e010

08001a9c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b082      	sub	sp, #8
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001aa4:	6878      	ldr	r0, [r7, #4]
 8001aa6:	f7ff ff2d 	bl	8001904 <__NVIC_SetPriorityGrouping>
}
 8001aaa:	bf00      	nop
 8001aac:	3708      	adds	r7, #8
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bd80      	pop	{r7, pc}

08001ab2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ab2:	b580      	push	{r7, lr}
 8001ab4:	b086      	sub	sp, #24
 8001ab6:	af00      	add	r7, sp, #0
 8001ab8:	4603      	mov	r3, r0
 8001aba:	60b9      	str	r1, [r7, #8]
 8001abc:	607a      	str	r2, [r7, #4]
 8001abe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ac4:	f7ff ff42 	bl	800194c <__NVIC_GetPriorityGrouping>
 8001ac8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001aca:	687a      	ldr	r2, [r7, #4]
 8001acc:	68b9      	ldr	r1, [r7, #8]
 8001ace:	6978      	ldr	r0, [r7, #20]
 8001ad0:	f7ff ff90 	bl	80019f4 <NVIC_EncodePriority>
 8001ad4:	4602      	mov	r2, r0
 8001ad6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ada:	4611      	mov	r1, r2
 8001adc:	4618      	mov	r0, r3
 8001ade:	f7ff ff5f 	bl	80019a0 <__NVIC_SetPriority>
}
 8001ae2:	bf00      	nop
 8001ae4:	3718      	adds	r7, #24
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	bd80      	pop	{r7, pc}

08001aea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001aea:	b580      	push	{r7, lr}
 8001aec:	b082      	sub	sp, #8
 8001aee:	af00      	add	r7, sp, #0
 8001af0:	4603      	mov	r3, r0
 8001af2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001af4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001af8:	4618      	mov	r0, r3
 8001afa:	f7ff ff35 	bl	8001968 <__NVIC_EnableIRQ>
}
 8001afe:	bf00      	nop
 8001b00:	3708      	adds	r7, #8
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bd80      	pop	{r7, pc}

08001b06 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b06:	b580      	push	{r7, lr}
 8001b08:	b082      	sub	sp, #8
 8001b0a:	af00      	add	r7, sp, #0
 8001b0c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b0e:	6878      	ldr	r0, [r7, #4]
 8001b10:	f7ff ffa2 	bl	8001a58 <SysTick_Config>
 8001b14:	4603      	mov	r3, r0
}
 8001b16:	4618      	mov	r0, r3
 8001b18:	3708      	adds	r7, #8
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	bd80      	pop	{r7, pc}
	...

08001b20 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b20:	b480      	push	{r7}
 8001b22:	b08b      	sub	sp, #44	@ 0x2c
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
 8001b28:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b32:	e169      	b.n	8001e08 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001b34:	2201      	movs	r2, #1
 8001b36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b38:	fa02 f303 	lsl.w	r3, r2, r3
 8001b3c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b3e:	683b      	ldr	r3, [r7, #0]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	69fa      	ldr	r2, [r7, #28]
 8001b44:	4013      	ands	r3, r2
 8001b46:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001b48:	69ba      	ldr	r2, [r7, #24]
 8001b4a:	69fb      	ldr	r3, [r7, #28]
 8001b4c:	429a      	cmp	r2, r3
 8001b4e:	f040 8158 	bne.w	8001e02 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001b52:	683b      	ldr	r3, [r7, #0]
 8001b54:	685b      	ldr	r3, [r3, #4]
 8001b56:	4a9a      	ldr	r2, [pc, #616]	@ (8001dc0 <HAL_GPIO_Init+0x2a0>)
 8001b58:	4293      	cmp	r3, r2
 8001b5a:	d05e      	beq.n	8001c1a <HAL_GPIO_Init+0xfa>
 8001b5c:	4a98      	ldr	r2, [pc, #608]	@ (8001dc0 <HAL_GPIO_Init+0x2a0>)
 8001b5e:	4293      	cmp	r3, r2
 8001b60:	d875      	bhi.n	8001c4e <HAL_GPIO_Init+0x12e>
 8001b62:	4a98      	ldr	r2, [pc, #608]	@ (8001dc4 <HAL_GPIO_Init+0x2a4>)
 8001b64:	4293      	cmp	r3, r2
 8001b66:	d058      	beq.n	8001c1a <HAL_GPIO_Init+0xfa>
 8001b68:	4a96      	ldr	r2, [pc, #600]	@ (8001dc4 <HAL_GPIO_Init+0x2a4>)
 8001b6a:	4293      	cmp	r3, r2
 8001b6c:	d86f      	bhi.n	8001c4e <HAL_GPIO_Init+0x12e>
 8001b6e:	4a96      	ldr	r2, [pc, #600]	@ (8001dc8 <HAL_GPIO_Init+0x2a8>)
 8001b70:	4293      	cmp	r3, r2
 8001b72:	d052      	beq.n	8001c1a <HAL_GPIO_Init+0xfa>
 8001b74:	4a94      	ldr	r2, [pc, #592]	@ (8001dc8 <HAL_GPIO_Init+0x2a8>)
 8001b76:	4293      	cmp	r3, r2
 8001b78:	d869      	bhi.n	8001c4e <HAL_GPIO_Init+0x12e>
 8001b7a:	4a94      	ldr	r2, [pc, #592]	@ (8001dcc <HAL_GPIO_Init+0x2ac>)
 8001b7c:	4293      	cmp	r3, r2
 8001b7e:	d04c      	beq.n	8001c1a <HAL_GPIO_Init+0xfa>
 8001b80:	4a92      	ldr	r2, [pc, #584]	@ (8001dcc <HAL_GPIO_Init+0x2ac>)
 8001b82:	4293      	cmp	r3, r2
 8001b84:	d863      	bhi.n	8001c4e <HAL_GPIO_Init+0x12e>
 8001b86:	4a92      	ldr	r2, [pc, #584]	@ (8001dd0 <HAL_GPIO_Init+0x2b0>)
 8001b88:	4293      	cmp	r3, r2
 8001b8a:	d046      	beq.n	8001c1a <HAL_GPIO_Init+0xfa>
 8001b8c:	4a90      	ldr	r2, [pc, #576]	@ (8001dd0 <HAL_GPIO_Init+0x2b0>)
 8001b8e:	4293      	cmp	r3, r2
 8001b90:	d85d      	bhi.n	8001c4e <HAL_GPIO_Init+0x12e>
 8001b92:	2b12      	cmp	r3, #18
 8001b94:	d82a      	bhi.n	8001bec <HAL_GPIO_Init+0xcc>
 8001b96:	2b12      	cmp	r3, #18
 8001b98:	d859      	bhi.n	8001c4e <HAL_GPIO_Init+0x12e>
 8001b9a:	a201      	add	r2, pc, #4	@ (adr r2, 8001ba0 <HAL_GPIO_Init+0x80>)
 8001b9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ba0:	08001c1b 	.word	0x08001c1b
 8001ba4:	08001bf5 	.word	0x08001bf5
 8001ba8:	08001c07 	.word	0x08001c07
 8001bac:	08001c49 	.word	0x08001c49
 8001bb0:	08001c4f 	.word	0x08001c4f
 8001bb4:	08001c4f 	.word	0x08001c4f
 8001bb8:	08001c4f 	.word	0x08001c4f
 8001bbc:	08001c4f 	.word	0x08001c4f
 8001bc0:	08001c4f 	.word	0x08001c4f
 8001bc4:	08001c4f 	.word	0x08001c4f
 8001bc8:	08001c4f 	.word	0x08001c4f
 8001bcc:	08001c4f 	.word	0x08001c4f
 8001bd0:	08001c4f 	.word	0x08001c4f
 8001bd4:	08001c4f 	.word	0x08001c4f
 8001bd8:	08001c4f 	.word	0x08001c4f
 8001bdc:	08001c4f 	.word	0x08001c4f
 8001be0:	08001c4f 	.word	0x08001c4f
 8001be4:	08001bfd 	.word	0x08001bfd
 8001be8:	08001c11 	.word	0x08001c11
 8001bec:	4a79      	ldr	r2, [pc, #484]	@ (8001dd4 <HAL_GPIO_Init+0x2b4>)
 8001bee:	4293      	cmp	r3, r2
 8001bf0:	d013      	beq.n	8001c1a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001bf2:	e02c      	b.n	8001c4e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001bf4:	683b      	ldr	r3, [r7, #0]
 8001bf6:	68db      	ldr	r3, [r3, #12]
 8001bf8:	623b      	str	r3, [r7, #32]
          break;
 8001bfa:	e029      	b.n	8001c50 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001bfc:	683b      	ldr	r3, [r7, #0]
 8001bfe:	68db      	ldr	r3, [r3, #12]
 8001c00:	3304      	adds	r3, #4
 8001c02:	623b      	str	r3, [r7, #32]
          break;
 8001c04:	e024      	b.n	8001c50 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001c06:	683b      	ldr	r3, [r7, #0]
 8001c08:	68db      	ldr	r3, [r3, #12]
 8001c0a:	3308      	adds	r3, #8
 8001c0c:	623b      	str	r3, [r7, #32]
          break;
 8001c0e:	e01f      	b.n	8001c50 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001c10:	683b      	ldr	r3, [r7, #0]
 8001c12:	68db      	ldr	r3, [r3, #12]
 8001c14:	330c      	adds	r3, #12
 8001c16:	623b      	str	r3, [r7, #32]
          break;
 8001c18:	e01a      	b.n	8001c50 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001c1a:	683b      	ldr	r3, [r7, #0]
 8001c1c:	689b      	ldr	r3, [r3, #8]
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d102      	bne.n	8001c28 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001c22:	2304      	movs	r3, #4
 8001c24:	623b      	str	r3, [r7, #32]
          break;
 8001c26:	e013      	b.n	8001c50 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001c28:	683b      	ldr	r3, [r7, #0]
 8001c2a:	689b      	ldr	r3, [r3, #8]
 8001c2c:	2b01      	cmp	r3, #1
 8001c2e:	d105      	bne.n	8001c3c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001c30:	2308      	movs	r3, #8
 8001c32:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	69fa      	ldr	r2, [r7, #28]
 8001c38:	611a      	str	r2, [r3, #16]
          break;
 8001c3a:	e009      	b.n	8001c50 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001c3c:	2308      	movs	r3, #8
 8001c3e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	69fa      	ldr	r2, [r7, #28]
 8001c44:	615a      	str	r2, [r3, #20]
          break;
 8001c46:	e003      	b.n	8001c50 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001c48:	2300      	movs	r3, #0
 8001c4a:	623b      	str	r3, [r7, #32]
          break;
 8001c4c:	e000      	b.n	8001c50 <HAL_GPIO_Init+0x130>
          break;
 8001c4e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001c50:	69bb      	ldr	r3, [r7, #24]
 8001c52:	2bff      	cmp	r3, #255	@ 0xff
 8001c54:	d801      	bhi.n	8001c5a <HAL_GPIO_Init+0x13a>
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	e001      	b.n	8001c5e <HAL_GPIO_Init+0x13e>
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	3304      	adds	r3, #4
 8001c5e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001c60:	69bb      	ldr	r3, [r7, #24]
 8001c62:	2bff      	cmp	r3, #255	@ 0xff
 8001c64:	d802      	bhi.n	8001c6c <HAL_GPIO_Init+0x14c>
 8001c66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c68:	009b      	lsls	r3, r3, #2
 8001c6a:	e002      	b.n	8001c72 <HAL_GPIO_Init+0x152>
 8001c6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c6e:	3b08      	subs	r3, #8
 8001c70:	009b      	lsls	r3, r3, #2
 8001c72:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001c74:	697b      	ldr	r3, [r7, #20]
 8001c76:	681a      	ldr	r2, [r3, #0]
 8001c78:	210f      	movs	r1, #15
 8001c7a:	693b      	ldr	r3, [r7, #16]
 8001c7c:	fa01 f303 	lsl.w	r3, r1, r3
 8001c80:	43db      	mvns	r3, r3
 8001c82:	401a      	ands	r2, r3
 8001c84:	6a39      	ldr	r1, [r7, #32]
 8001c86:	693b      	ldr	r3, [r7, #16]
 8001c88:	fa01 f303 	lsl.w	r3, r1, r3
 8001c8c:	431a      	orrs	r2, r3
 8001c8e:	697b      	ldr	r3, [r7, #20]
 8001c90:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001c92:	683b      	ldr	r3, [r7, #0]
 8001c94:	685b      	ldr	r3, [r3, #4]
 8001c96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	f000 80b1 	beq.w	8001e02 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001ca0:	4b4d      	ldr	r3, [pc, #308]	@ (8001dd8 <HAL_GPIO_Init+0x2b8>)
 8001ca2:	699b      	ldr	r3, [r3, #24]
 8001ca4:	4a4c      	ldr	r2, [pc, #304]	@ (8001dd8 <HAL_GPIO_Init+0x2b8>)
 8001ca6:	f043 0301 	orr.w	r3, r3, #1
 8001caa:	6193      	str	r3, [r2, #24]
 8001cac:	4b4a      	ldr	r3, [pc, #296]	@ (8001dd8 <HAL_GPIO_Init+0x2b8>)
 8001cae:	699b      	ldr	r3, [r3, #24]
 8001cb0:	f003 0301 	and.w	r3, r3, #1
 8001cb4:	60bb      	str	r3, [r7, #8]
 8001cb6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001cb8:	4a48      	ldr	r2, [pc, #288]	@ (8001ddc <HAL_GPIO_Init+0x2bc>)
 8001cba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cbc:	089b      	lsrs	r3, r3, #2
 8001cbe:	3302      	adds	r3, #2
 8001cc0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001cc4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001cc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cc8:	f003 0303 	and.w	r3, r3, #3
 8001ccc:	009b      	lsls	r3, r3, #2
 8001cce:	220f      	movs	r2, #15
 8001cd0:	fa02 f303 	lsl.w	r3, r2, r3
 8001cd4:	43db      	mvns	r3, r3
 8001cd6:	68fa      	ldr	r2, [r7, #12]
 8001cd8:	4013      	ands	r3, r2
 8001cda:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	4a40      	ldr	r2, [pc, #256]	@ (8001de0 <HAL_GPIO_Init+0x2c0>)
 8001ce0:	4293      	cmp	r3, r2
 8001ce2:	d013      	beq.n	8001d0c <HAL_GPIO_Init+0x1ec>
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	4a3f      	ldr	r2, [pc, #252]	@ (8001de4 <HAL_GPIO_Init+0x2c4>)
 8001ce8:	4293      	cmp	r3, r2
 8001cea:	d00d      	beq.n	8001d08 <HAL_GPIO_Init+0x1e8>
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	4a3e      	ldr	r2, [pc, #248]	@ (8001de8 <HAL_GPIO_Init+0x2c8>)
 8001cf0:	4293      	cmp	r3, r2
 8001cf2:	d007      	beq.n	8001d04 <HAL_GPIO_Init+0x1e4>
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	4a3d      	ldr	r2, [pc, #244]	@ (8001dec <HAL_GPIO_Init+0x2cc>)
 8001cf8:	4293      	cmp	r3, r2
 8001cfa:	d101      	bne.n	8001d00 <HAL_GPIO_Init+0x1e0>
 8001cfc:	2303      	movs	r3, #3
 8001cfe:	e006      	b.n	8001d0e <HAL_GPIO_Init+0x1ee>
 8001d00:	2304      	movs	r3, #4
 8001d02:	e004      	b.n	8001d0e <HAL_GPIO_Init+0x1ee>
 8001d04:	2302      	movs	r3, #2
 8001d06:	e002      	b.n	8001d0e <HAL_GPIO_Init+0x1ee>
 8001d08:	2301      	movs	r3, #1
 8001d0a:	e000      	b.n	8001d0e <HAL_GPIO_Init+0x1ee>
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001d10:	f002 0203 	and.w	r2, r2, #3
 8001d14:	0092      	lsls	r2, r2, #2
 8001d16:	4093      	lsls	r3, r2
 8001d18:	68fa      	ldr	r2, [r7, #12]
 8001d1a:	4313      	orrs	r3, r2
 8001d1c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001d1e:	492f      	ldr	r1, [pc, #188]	@ (8001ddc <HAL_GPIO_Init+0x2bc>)
 8001d20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d22:	089b      	lsrs	r3, r3, #2
 8001d24:	3302      	adds	r3, #2
 8001d26:	68fa      	ldr	r2, [r7, #12]
 8001d28:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001d2c:	683b      	ldr	r3, [r7, #0]
 8001d2e:	685b      	ldr	r3, [r3, #4]
 8001d30:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d006      	beq.n	8001d46 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001d38:	4b2d      	ldr	r3, [pc, #180]	@ (8001df0 <HAL_GPIO_Init+0x2d0>)
 8001d3a:	689a      	ldr	r2, [r3, #8]
 8001d3c:	492c      	ldr	r1, [pc, #176]	@ (8001df0 <HAL_GPIO_Init+0x2d0>)
 8001d3e:	69bb      	ldr	r3, [r7, #24]
 8001d40:	4313      	orrs	r3, r2
 8001d42:	608b      	str	r3, [r1, #8]
 8001d44:	e006      	b.n	8001d54 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001d46:	4b2a      	ldr	r3, [pc, #168]	@ (8001df0 <HAL_GPIO_Init+0x2d0>)
 8001d48:	689a      	ldr	r2, [r3, #8]
 8001d4a:	69bb      	ldr	r3, [r7, #24]
 8001d4c:	43db      	mvns	r3, r3
 8001d4e:	4928      	ldr	r1, [pc, #160]	@ (8001df0 <HAL_GPIO_Init+0x2d0>)
 8001d50:	4013      	ands	r3, r2
 8001d52:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001d54:	683b      	ldr	r3, [r7, #0]
 8001d56:	685b      	ldr	r3, [r3, #4]
 8001d58:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d006      	beq.n	8001d6e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001d60:	4b23      	ldr	r3, [pc, #140]	@ (8001df0 <HAL_GPIO_Init+0x2d0>)
 8001d62:	68da      	ldr	r2, [r3, #12]
 8001d64:	4922      	ldr	r1, [pc, #136]	@ (8001df0 <HAL_GPIO_Init+0x2d0>)
 8001d66:	69bb      	ldr	r3, [r7, #24]
 8001d68:	4313      	orrs	r3, r2
 8001d6a:	60cb      	str	r3, [r1, #12]
 8001d6c:	e006      	b.n	8001d7c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001d6e:	4b20      	ldr	r3, [pc, #128]	@ (8001df0 <HAL_GPIO_Init+0x2d0>)
 8001d70:	68da      	ldr	r2, [r3, #12]
 8001d72:	69bb      	ldr	r3, [r7, #24]
 8001d74:	43db      	mvns	r3, r3
 8001d76:	491e      	ldr	r1, [pc, #120]	@ (8001df0 <HAL_GPIO_Init+0x2d0>)
 8001d78:	4013      	ands	r3, r2
 8001d7a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001d7c:	683b      	ldr	r3, [r7, #0]
 8001d7e:	685b      	ldr	r3, [r3, #4]
 8001d80:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d006      	beq.n	8001d96 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001d88:	4b19      	ldr	r3, [pc, #100]	@ (8001df0 <HAL_GPIO_Init+0x2d0>)
 8001d8a:	685a      	ldr	r2, [r3, #4]
 8001d8c:	4918      	ldr	r1, [pc, #96]	@ (8001df0 <HAL_GPIO_Init+0x2d0>)
 8001d8e:	69bb      	ldr	r3, [r7, #24]
 8001d90:	4313      	orrs	r3, r2
 8001d92:	604b      	str	r3, [r1, #4]
 8001d94:	e006      	b.n	8001da4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001d96:	4b16      	ldr	r3, [pc, #88]	@ (8001df0 <HAL_GPIO_Init+0x2d0>)
 8001d98:	685a      	ldr	r2, [r3, #4]
 8001d9a:	69bb      	ldr	r3, [r7, #24]
 8001d9c:	43db      	mvns	r3, r3
 8001d9e:	4914      	ldr	r1, [pc, #80]	@ (8001df0 <HAL_GPIO_Init+0x2d0>)
 8001da0:	4013      	ands	r3, r2
 8001da2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001da4:	683b      	ldr	r3, [r7, #0]
 8001da6:	685b      	ldr	r3, [r3, #4]
 8001da8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d021      	beq.n	8001df4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001db0:	4b0f      	ldr	r3, [pc, #60]	@ (8001df0 <HAL_GPIO_Init+0x2d0>)
 8001db2:	681a      	ldr	r2, [r3, #0]
 8001db4:	490e      	ldr	r1, [pc, #56]	@ (8001df0 <HAL_GPIO_Init+0x2d0>)
 8001db6:	69bb      	ldr	r3, [r7, #24]
 8001db8:	4313      	orrs	r3, r2
 8001dba:	600b      	str	r3, [r1, #0]
 8001dbc:	e021      	b.n	8001e02 <HAL_GPIO_Init+0x2e2>
 8001dbe:	bf00      	nop
 8001dc0:	10320000 	.word	0x10320000
 8001dc4:	10310000 	.word	0x10310000
 8001dc8:	10220000 	.word	0x10220000
 8001dcc:	10210000 	.word	0x10210000
 8001dd0:	10120000 	.word	0x10120000
 8001dd4:	10110000 	.word	0x10110000
 8001dd8:	40021000 	.word	0x40021000
 8001ddc:	40010000 	.word	0x40010000
 8001de0:	40010800 	.word	0x40010800
 8001de4:	40010c00 	.word	0x40010c00
 8001de8:	40011000 	.word	0x40011000
 8001dec:	40011400 	.word	0x40011400
 8001df0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001df4:	4b0b      	ldr	r3, [pc, #44]	@ (8001e24 <HAL_GPIO_Init+0x304>)
 8001df6:	681a      	ldr	r2, [r3, #0]
 8001df8:	69bb      	ldr	r3, [r7, #24]
 8001dfa:	43db      	mvns	r3, r3
 8001dfc:	4909      	ldr	r1, [pc, #36]	@ (8001e24 <HAL_GPIO_Init+0x304>)
 8001dfe:	4013      	ands	r3, r2
 8001e00:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001e02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e04:	3301      	adds	r3, #1
 8001e06:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e08:	683b      	ldr	r3, [r7, #0]
 8001e0a:	681a      	ldr	r2, [r3, #0]
 8001e0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e0e:	fa22 f303 	lsr.w	r3, r2, r3
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	f47f ae8e 	bne.w	8001b34 <HAL_GPIO_Init+0x14>
  }
}
 8001e18:	bf00      	nop
 8001e1a:	bf00      	nop
 8001e1c:	372c      	adds	r7, #44	@ 0x2c
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	bc80      	pop	{r7}
 8001e22:	4770      	bx	lr
 8001e24:	40010400 	.word	0x40010400

08001e28 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e28:	b480      	push	{r7}
 8001e2a:	b083      	sub	sp, #12
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
 8001e30:	460b      	mov	r3, r1
 8001e32:	807b      	strh	r3, [r7, #2]
 8001e34:	4613      	mov	r3, r2
 8001e36:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001e38:	787b      	ldrb	r3, [r7, #1]
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d003      	beq.n	8001e46 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001e3e:	887a      	ldrh	r2, [r7, #2]
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001e44:	e003      	b.n	8001e4e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001e46:	887b      	ldrh	r3, [r7, #2]
 8001e48:	041a      	lsls	r2, r3, #16
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	611a      	str	r2, [r3, #16]
}
 8001e4e:	bf00      	nop
 8001e50:	370c      	adds	r7, #12
 8001e52:	46bd      	mov	sp, r7
 8001e54:	bc80      	pop	{r7}
 8001e56:	4770      	bx	lr

08001e58 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b086      	sub	sp, #24
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d101      	bne.n	8001e6a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001e66:	2301      	movs	r3, #1
 8001e68:	e272      	b.n	8002350 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f003 0301 	and.w	r3, r3, #1
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	f000 8087 	beq.w	8001f86 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001e78:	4b92      	ldr	r3, [pc, #584]	@ (80020c4 <HAL_RCC_OscConfig+0x26c>)
 8001e7a:	685b      	ldr	r3, [r3, #4]
 8001e7c:	f003 030c 	and.w	r3, r3, #12
 8001e80:	2b04      	cmp	r3, #4
 8001e82:	d00c      	beq.n	8001e9e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001e84:	4b8f      	ldr	r3, [pc, #572]	@ (80020c4 <HAL_RCC_OscConfig+0x26c>)
 8001e86:	685b      	ldr	r3, [r3, #4]
 8001e88:	f003 030c 	and.w	r3, r3, #12
 8001e8c:	2b08      	cmp	r3, #8
 8001e8e:	d112      	bne.n	8001eb6 <HAL_RCC_OscConfig+0x5e>
 8001e90:	4b8c      	ldr	r3, [pc, #560]	@ (80020c4 <HAL_RCC_OscConfig+0x26c>)
 8001e92:	685b      	ldr	r3, [r3, #4]
 8001e94:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e98:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001e9c:	d10b      	bne.n	8001eb6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e9e:	4b89      	ldr	r3, [pc, #548]	@ (80020c4 <HAL_RCC_OscConfig+0x26c>)
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d06c      	beq.n	8001f84 <HAL_RCC_OscConfig+0x12c>
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	685b      	ldr	r3, [r3, #4]
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d168      	bne.n	8001f84 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001eb2:	2301      	movs	r3, #1
 8001eb4:	e24c      	b.n	8002350 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	685b      	ldr	r3, [r3, #4]
 8001eba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001ebe:	d106      	bne.n	8001ece <HAL_RCC_OscConfig+0x76>
 8001ec0:	4b80      	ldr	r3, [pc, #512]	@ (80020c4 <HAL_RCC_OscConfig+0x26c>)
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	4a7f      	ldr	r2, [pc, #508]	@ (80020c4 <HAL_RCC_OscConfig+0x26c>)
 8001ec6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001eca:	6013      	str	r3, [r2, #0]
 8001ecc:	e02e      	b.n	8001f2c <HAL_RCC_OscConfig+0xd4>
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	685b      	ldr	r3, [r3, #4]
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d10c      	bne.n	8001ef0 <HAL_RCC_OscConfig+0x98>
 8001ed6:	4b7b      	ldr	r3, [pc, #492]	@ (80020c4 <HAL_RCC_OscConfig+0x26c>)
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	4a7a      	ldr	r2, [pc, #488]	@ (80020c4 <HAL_RCC_OscConfig+0x26c>)
 8001edc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001ee0:	6013      	str	r3, [r2, #0]
 8001ee2:	4b78      	ldr	r3, [pc, #480]	@ (80020c4 <HAL_RCC_OscConfig+0x26c>)
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	4a77      	ldr	r2, [pc, #476]	@ (80020c4 <HAL_RCC_OscConfig+0x26c>)
 8001ee8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001eec:	6013      	str	r3, [r2, #0]
 8001eee:	e01d      	b.n	8001f2c <HAL_RCC_OscConfig+0xd4>
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	685b      	ldr	r3, [r3, #4]
 8001ef4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001ef8:	d10c      	bne.n	8001f14 <HAL_RCC_OscConfig+0xbc>
 8001efa:	4b72      	ldr	r3, [pc, #456]	@ (80020c4 <HAL_RCC_OscConfig+0x26c>)
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	4a71      	ldr	r2, [pc, #452]	@ (80020c4 <HAL_RCC_OscConfig+0x26c>)
 8001f00:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001f04:	6013      	str	r3, [r2, #0]
 8001f06:	4b6f      	ldr	r3, [pc, #444]	@ (80020c4 <HAL_RCC_OscConfig+0x26c>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	4a6e      	ldr	r2, [pc, #440]	@ (80020c4 <HAL_RCC_OscConfig+0x26c>)
 8001f0c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f10:	6013      	str	r3, [r2, #0]
 8001f12:	e00b      	b.n	8001f2c <HAL_RCC_OscConfig+0xd4>
 8001f14:	4b6b      	ldr	r3, [pc, #428]	@ (80020c4 <HAL_RCC_OscConfig+0x26c>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	4a6a      	ldr	r2, [pc, #424]	@ (80020c4 <HAL_RCC_OscConfig+0x26c>)
 8001f1a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001f1e:	6013      	str	r3, [r2, #0]
 8001f20:	4b68      	ldr	r3, [pc, #416]	@ (80020c4 <HAL_RCC_OscConfig+0x26c>)
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	4a67      	ldr	r2, [pc, #412]	@ (80020c4 <HAL_RCC_OscConfig+0x26c>)
 8001f26:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001f2a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	685b      	ldr	r3, [r3, #4]
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d013      	beq.n	8001f5c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f34:	f7ff fcb8 	bl	80018a8 <HAL_GetTick>
 8001f38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f3a:	e008      	b.n	8001f4e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f3c:	f7ff fcb4 	bl	80018a8 <HAL_GetTick>
 8001f40:	4602      	mov	r2, r0
 8001f42:	693b      	ldr	r3, [r7, #16]
 8001f44:	1ad3      	subs	r3, r2, r3
 8001f46:	2b64      	cmp	r3, #100	@ 0x64
 8001f48:	d901      	bls.n	8001f4e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001f4a:	2303      	movs	r3, #3
 8001f4c:	e200      	b.n	8002350 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f4e:	4b5d      	ldr	r3, [pc, #372]	@ (80020c4 <HAL_RCC_OscConfig+0x26c>)
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d0f0      	beq.n	8001f3c <HAL_RCC_OscConfig+0xe4>
 8001f5a:	e014      	b.n	8001f86 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f5c:	f7ff fca4 	bl	80018a8 <HAL_GetTick>
 8001f60:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f62:	e008      	b.n	8001f76 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f64:	f7ff fca0 	bl	80018a8 <HAL_GetTick>
 8001f68:	4602      	mov	r2, r0
 8001f6a:	693b      	ldr	r3, [r7, #16]
 8001f6c:	1ad3      	subs	r3, r2, r3
 8001f6e:	2b64      	cmp	r3, #100	@ 0x64
 8001f70:	d901      	bls.n	8001f76 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001f72:	2303      	movs	r3, #3
 8001f74:	e1ec      	b.n	8002350 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f76:	4b53      	ldr	r3, [pc, #332]	@ (80020c4 <HAL_RCC_OscConfig+0x26c>)
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d1f0      	bne.n	8001f64 <HAL_RCC_OscConfig+0x10c>
 8001f82:	e000      	b.n	8001f86 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f84:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	f003 0302 	and.w	r3, r3, #2
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d063      	beq.n	800205a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001f92:	4b4c      	ldr	r3, [pc, #304]	@ (80020c4 <HAL_RCC_OscConfig+0x26c>)
 8001f94:	685b      	ldr	r3, [r3, #4]
 8001f96:	f003 030c 	and.w	r3, r3, #12
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d00b      	beq.n	8001fb6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001f9e:	4b49      	ldr	r3, [pc, #292]	@ (80020c4 <HAL_RCC_OscConfig+0x26c>)
 8001fa0:	685b      	ldr	r3, [r3, #4]
 8001fa2:	f003 030c 	and.w	r3, r3, #12
 8001fa6:	2b08      	cmp	r3, #8
 8001fa8:	d11c      	bne.n	8001fe4 <HAL_RCC_OscConfig+0x18c>
 8001faa:	4b46      	ldr	r3, [pc, #280]	@ (80020c4 <HAL_RCC_OscConfig+0x26c>)
 8001fac:	685b      	ldr	r3, [r3, #4]
 8001fae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d116      	bne.n	8001fe4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001fb6:	4b43      	ldr	r3, [pc, #268]	@ (80020c4 <HAL_RCC_OscConfig+0x26c>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f003 0302 	and.w	r3, r3, #2
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d005      	beq.n	8001fce <HAL_RCC_OscConfig+0x176>
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	691b      	ldr	r3, [r3, #16]
 8001fc6:	2b01      	cmp	r3, #1
 8001fc8:	d001      	beq.n	8001fce <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001fca:	2301      	movs	r3, #1
 8001fcc:	e1c0      	b.n	8002350 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fce:	4b3d      	ldr	r3, [pc, #244]	@ (80020c4 <HAL_RCC_OscConfig+0x26c>)
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	695b      	ldr	r3, [r3, #20]
 8001fda:	00db      	lsls	r3, r3, #3
 8001fdc:	4939      	ldr	r1, [pc, #228]	@ (80020c4 <HAL_RCC_OscConfig+0x26c>)
 8001fde:	4313      	orrs	r3, r2
 8001fe0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001fe2:	e03a      	b.n	800205a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	691b      	ldr	r3, [r3, #16]
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d020      	beq.n	800202e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001fec:	4b36      	ldr	r3, [pc, #216]	@ (80020c8 <HAL_RCC_OscConfig+0x270>)
 8001fee:	2201      	movs	r2, #1
 8001ff0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ff2:	f7ff fc59 	bl	80018a8 <HAL_GetTick>
 8001ff6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ff8:	e008      	b.n	800200c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ffa:	f7ff fc55 	bl	80018a8 <HAL_GetTick>
 8001ffe:	4602      	mov	r2, r0
 8002000:	693b      	ldr	r3, [r7, #16]
 8002002:	1ad3      	subs	r3, r2, r3
 8002004:	2b02      	cmp	r3, #2
 8002006:	d901      	bls.n	800200c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002008:	2303      	movs	r3, #3
 800200a:	e1a1      	b.n	8002350 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800200c:	4b2d      	ldr	r3, [pc, #180]	@ (80020c4 <HAL_RCC_OscConfig+0x26c>)
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f003 0302 	and.w	r3, r3, #2
 8002014:	2b00      	cmp	r3, #0
 8002016:	d0f0      	beq.n	8001ffa <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002018:	4b2a      	ldr	r3, [pc, #168]	@ (80020c4 <HAL_RCC_OscConfig+0x26c>)
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	695b      	ldr	r3, [r3, #20]
 8002024:	00db      	lsls	r3, r3, #3
 8002026:	4927      	ldr	r1, [pc, #156]	@ (80020c4 <HAL_RCC_OscConfig+0x26c>)
 8002028:	4313      	orrs	r3, r2
 800202a:	600b      	str	r3, [r1, #0]
 800202c:	e015      	b.n	800205a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800202e:	4b26      	ldr	r3, [pc, #152]	@ (80020c8 <HAL_RCC_OscConfig+0x270>)
 8002030:	2200      	movs	r2, #0
 8002032:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002034:	f7ff fc38 	bl	80018a8 <HAL_GetTick>
 8002038:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800203a:	e008      	b.n	800204e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800203c:	f7ff fc34 	bl	80018a8 <HAL_GetTick>
 8002040:	4602      	mov	r2, r0
 8002042:	693b      	ldr	r3, [r7, #16]
 8002044:	1ad3      	subs	r3, r2, r3
 8002046:	2b02      	cmp	r3, #2
 8002048:	d901      	bls.n	800204e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800204a:	2303      	movs	r3, #3
 800204c:	e180      	b.n	8002350 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800204e:	4b1d      	ldr	r3, [pc, #116]	@ (80020c4 <HAL_RCC_OscConfig+0x26c>)
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f003 0302 	and.w	r3, r3, #2
 8002056:	2b00      	cmp	r3, #0
 8002058:	d1f0      	bne.n	800203c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f003 0308 	and.w	r3, r3, #8
 8002062:	2b00      	cmp	r3, #0
 8002064:	d03a      	beq.n	80020dc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	699b      	ldr	r3, [r3, #24]
 800206a:	2b00      	cmp	r3, #0
 800206c:	d019      	beq.n	80020a2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800206e:	4b17      	ldr	r3, [pc, #92]	@ (80020cc <HAL_RCC_OscConfig+0x274>)
 8002070:	2201      	movs	r2, #1
 8002072:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002074:	f7ff fc18 	bl	80018a8 <HAL_GetTick>
 8002078:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800207a:	e008      	b.n	800208e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800207c:	f7ff fc14 	bl	80018a8 <HAL_GetTick>
 8002080:	4602      	mov	r2, r0
 8002082:	693b      	ldr	r3, [r7, #16]
 8002084:	1ad3      	subs	r3, r2, r3
 8002086:	2b02      	cmp	r3, #2
 8002088:	d901      	bls.n	800208e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800208a:	2303      	movs	r3, #3
 800208c:	e160      	b.n	8002350 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800208e:	4b0d      	ldr	r3, [pc, #52]	@ (80020c4 <HAL_RCC_OscConfig+0x26c>)
 8002090:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002092:	f003 0302 	and.w	r3, r3, #2
 8002096:	2b00      	cmp	r3, #0
 8002098:	d0f0      	beq.n	800207c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800209a:	2001      	movs	r0, #1
 800209c:	f000 face 	bl	800263c <RCC_Delay>
 80020a0:	e01c      	b.n	80020dc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80020a2:	4b0a      	ldr	r3, [pc, #40]	@ (80020cc <HAL_RCC_OscConfig+0x274>)
 80020a4:	2200      	movs	r2, #0
 80020a6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020a8:	f7ff fbfe 	bl	80018a8 <HAL_GetTick>
 80020ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80020ae:	e00f      	b.n	80020d0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020b0:	f7ff fbfa 	bl	80018a8 <HAL_GetTick>
 80020b4:	4602      	mov	r2, r0
 80020b6:	693b      	ldr	r3, [r7, #16]
 80020b8:	1ad3      	subs	r3, r2, r3
 80020ba:	2b02      	cmp	r3, #2
 80020bc:	d908      	bls.n	80020d0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80020be:	2303      	movs	r3, #3
 80020c0:	e146      	b.n	8002350 <HAL_RCC_OscConfig+0x4f8>
 80020c2:	bf00      	nop
 80020c4:	40021000 	.word	0x40021000
 80020c8:	42420000 	.word	0x42420000
 80020cc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80020d0:	4b92      	ldr	r3, [pc, #584]	@ (800231c <HAL_RCC_OscConfig+0x4c4>)
 80020d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020d4:	f003 0302 	and.w	r3, r3, #2
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d1e9      	bne.n	80020b0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f003 0304 	and.w	r3, r3, #4
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	f000 80a6 	beq.w	8002236 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80020ea:	2300      	movs	r3, #0
 80020ec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80020ee:	4b8b      	ldr	r3, [pc, #556]	@ (800231c <HAL_RCC_OscConfig+0x4c4>)
 80020f0:	69db      	ldr	r3, [r3, #28]
 80020f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d10d      	bne.n	8002116 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80020fa:	4b88      	ldr	r3, [pc, #544]	@ (800231c <HAL_RCC_OscConfig+0x4c4>)
 80020fc:	69db      	ldr	r3, [r3, #28]
 80020fe:	4a87      	ldr	r2, [pc, #540]	@ (800231c <HAL_RCC_OscConfig+0x4c4>)
 8002100:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002104:	61d3      	str	r3, [r2, #28]
 8002106:	4b85      	ldr	r3, [pc, #532]	@ (800231c <HAL_RCC_OscConfig+0x4c4>)
 8002108:	69db      	ldr	r3, [r3, #28]
 800210a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800210e:	60bb      	str	r3, [r7, #8]
 8002110:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002112:	2301      	movs	r3, #1
 8002114:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002116:	4b82      	ldr	r3, [pc, #520]	@ (8002320 <HAL_RCC_OscConfig+0x4c8>)
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800211e:	2b00      	cmp	r3, #0
 8002120:	d118      	bne.n	8002154 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002122:	4b7f      	ldr	r3, [pc, #508]	@ (8002320 <HAL_RCC_OscConfig+0x4c8>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	4a7e      	ldr	r2, [pc, #504]	@ (8002320 <HAL_RCC_OscConfig+0x4c8>)
 8002128:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800212c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800212e:	f7ff fbbb 	bl	80018a8 <HAL_GetTick>
 8002132:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002134:	e008      	b.n	8002148 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002136:	f7ff fbb7 	bl	80018a8 <HAL_GetTick>
 800213a:	4602      	mov	r2, r0
 800213c:	693b      	ldr	r3, [r7, #16]
 800213e:	1ad3      	subs	r3, r2, r3
 8002140:	2b64      	cmp	r3, #100	@ 0x64
 8002142:	d901      	bls.n	8002148 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002144:	2303      	movs	r3, #3
 8002146:	e103      	b.n	8002350 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002148:	4b75      	ldr	r3, [pc, #468]	@ (8002320 <HAL_RCC_OscConfig+0x4c8>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002150:	2b00      	cmp	r3, #0
 8002152:	d0f0      	beq.n	8002136 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	68db      	ldr	r3, [r3, #12]
 8002158:	2b01      	cmp	r3, #1
 800215a:	d106      	bne.n	800216a <HAL_RCC_OscConfig+0x312>
 800215c:	4b6f      	ldr	r3, [pc, #444]	@ (800231c <HAL_RCC_OscConfig+0x4c4>)
 800215e:	6a1b      	ldr	r3, [r3, #32]
 8002160:	4a6e      	ldr	r2, [pc, #440]	@ (800231c <HAL_RCC_OscConfig+0x4c4>)
 8002162:	f043 0301 	orr.w	r3, r3, #1
 8002166:	6213      	str	r3, [r2, #32]
 8002168:	e02d      	b.n	80021c6 <HAL_RCC_OscConfig+0x36e>
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	68db      	ldr	r3, [r3, #12]
 800216e:	2b00      	cmp	r3, #0
 8002170:	d10c      	bne.n	800218c <HAL_RCC_OscConfig+0x334>
 8002172:	4b6a      	ldr	r3, [pc, #424]	@ (800231c <HAL_RCC_OscConfig+0x4c4>)
 8002174:	6a1b      	ldr	r3, [r3, #32]
 8002176:	4a69      	ldr	r2, [pc, #420]	@ (800231c <HAL_RCC_OscConfig+0x4c4>)
 8002178:	f023 0301 	bic.w	r3, r3, #1
 800217c:	6213      	str	r3, [r2, #32]
 800217e:	4b67      	ldr	r3, [pc, #412]	@ (800231c <HAL_RCC_OscConfig+0x4c4>)
 8002180:	6a1b      	ldr	r3, [r3, #32]
 8002182:	4a66      	ldr	r2, [pc, #408]	@ (800231c <HAL_RCC_OscConfig+0x4c4>)
 8002184:	f023 0304 	bic.w	r3, r3, #4
 8002188:	6213      	str	r3, [r2, #32]
 800218a:	e01c      	b.n	80021c6 <HAL_RCC_OscConfig+0x36e>
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	68db      	ldr	r3, [r3, #12]
 8002190:	2b05      	cmp	r3, #5
 8002192:	d10c      	bne.n	80021ae <HAL_RCC_OscConfig+0x356>
 8002194:	4b61      	ldr	r3, [pc, #388]	@ (800231c <HAL_RCC_OscConfig+0x4c4>)
 8002196:	6a1b      	ldr	r3, [r3, #32]
 8002198:	4a60      	ldr	r2, [pc, #384]	@ (800231c <HAL_RCC_OscConfig+0x4c4>)
 800219a:	f043 0304 	orr.w	r3, r3, #4
 800219e:	6213      	str	r3, [r2, #32]
 80021a0:	4b5e      	ldr	r3, [pc, #376]	@ (800231c <HAL_RCC_OscConfig+0x4c4>)
 80021a2:	6a1b      	ldr	r3, [r3, #32]
 80021a4:	4a5d      	ldr	r2, [pc, #372]	@ (800231c <HAL_RCC_OscConfig+0x4c4>)
 80021a6:	f043 0301 	orr.w	r3, r3, #1
 80021aa:	6213      	str	r3, [r2, #32]
 80021ac:	e00b      	b.n	80021c6 <HAL_RCC_OscConfig+0x36e>
 80021ae:	4b5b      	ldr	r3, [pc, #364]	@ (800231c <HAL_RCC_OscConfig+0x4c4>)
 80021b0:	6a1b      	ldr	r3, [r3, #32]
 80021b2:	4a5a      	ldr	r2, [pc, #360]	@ (800231c <HAL_RCC_OscConfig+0x4c4>)
 80021b4:	f023 0301 	bic.w	r3, r3, #1
 80021b8:	6213      	str	r3, [r2, #32]
 80021ba:	4b58      	ldr	r3, [pc, #352]	@ (800231c <HAL_RCC_OscConfig+0x4c4>)
 80021bc:	6a1b      	ldr	r3, [r3, #32]
 80021be:	4a57      	ldr	r2, [pc, #348]	@ (800231c <HAL_RCC_OscConfig+0x4c4>)
 80021c0:	f023 0304 	bic.w	r3, r3, #4
 80021c4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	68db      	ldr	r3, [r3, #12]
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d015      	beq.n	80021fa <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021ce:	f7ff fb6b 	bl	80018a8 <HAL_GetTick>
 80021d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021d4:	e00a      	b.n	80021ec <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021d6:	f7ff fb67 	bl	80018a8 <HAL_GetTick>
 80021da:	4602      	mov	r2, r0
 80021dc:	693b      	ldr	r3, [r7, #16]
 80021de:	1ad3      	subs	r3, r2, r3
 80021e0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021e4:	4293      	cmp	r3, r2
 80021e6:	d901      	bls.n	80021ec <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80021e8:	2303      	movs	r3, #3
 80021ea:	e0b1      	b.n	8002350 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021ec:	4b4b      	ldr	r3, [pc, #300]	@ (800231c <HAL_RCC_OscConfig+0x4c4>)
 80021ee:	6a1b      	ldr	r3, [r3, #32]
 80021f0:	f003 0302 	and.w	r3, r3, #2
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d0ee      	beq.n	80021d6 <HAL_RCC_OscConfig+0x37e>
 80021f8:	e014      	b.n	8002224 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021fa:	f7ff fb55 	bl	80018a8 <HAL_GetTick>
 80021fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002200:	e00a      	b.n	8002218 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002202:	f7ff fb51 	bl	80018a8 <HAL_GetTick>
 8002206:	4602      	mov	r2, r0
 8002208:	693b      	ldr	r3, [r7, #16]
 800220a:	1ad3      	subs	r3, r2, r3
 800220c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002210:	4293      	cmp	r3, r2
 8002212:	d901      	bls.n	8002218 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002214:	2303      	movs	r3, #3
 8002216:	e09b      	b.n	8002350 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002218:	4b40      	ldr	r3, [pc, #256]	@ (800231c <HAL_RCC_OscConfig+0x4c4>)
 800221a:	6a1b      	ldr	r3, [r3, #32]
 800221c:	f003 0302 	and.w	r3, r3, #2
 8002220:	2b00      	cmp	r3, #0
 8002222:	d1ee      	bne.n	8002202 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002224:	7dfb      	ldrb	r3, [r7, #23]
 8002226:	2b01      	cmp	r3, #1
 8002228:	d105      	bne.n	8002236 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800222a:	4b3c      	ldr	r3, [pc, #240]	@ (800231c <HAL_RCC_OscConfig+0x4c4>)
 800222c:	69db      	ldr	r3, [r3, #28]
 800222e:	4a3b      	ldr	r2, [pc, #236]	@ (800231c <HAL_RCC_OscConfig+0x4c4>)
 8002230:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002234:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	69db      	ldr	r3, [r3, #28]
 800223a:	2b00      	cmp	r3, #0
 800223c:	f000 8087 	beq.w	800234e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002240:	4b36      	ldr	r3, [pc, #216]	@ (800231c <HAL_RCC_OscConfig+0x4c4>)
 8002242:	685b      	ldr	r3, [r3, #4]
 8002244:	f003 030c 	and.w	r3, r3, #12
 8002248:	2b08      	cmp	r3, #8
 800224a:	d061      	beq.n	8002310 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	69db      	ldr	r3, [r3, #28]
 8002250:	2b02      	cmp	r3, #2
 8002252:	d146      	bne.n	80022e2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002254:	4b33      	ldr	r3, [pc, #204]	@ (8002324 <HAL_RCC_OscConfig+0x4cc>)
 8002256:	2200      	movs	r2, #0
 8002258:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800225a:	f7ff fb25 	bl	80018a8 <HAL_GetTick>
 800225e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002260:	e008      	b.n	8002274 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002262:	f7ff fb21 	bl	80018a8 <HAL_GetTick>
 8002266:	4602      	mov	r2, r0
 8002268:	693b      	ldr	r3, [r7, #16]
 800226a:	1ad3      	subs	r3, r2, r3
 800226c:	2b02      	cmp	r3, #2
 800226e:	d901      	bls.n	8002274 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002270:	2303      	movs	r3, #3
 8002272:	e06d      	b.n	8002350 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002274:	4b29      	ldr	r3, [pc, #164]	@ (800231c <HAL_RCC_OscConfig+0x4c4>)
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800227c:	2b00      	cmp	r3, #0
 800227e:	d1f0      	bne.n	8002262 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	6a1b      	ldr	r3, [r3, #32]
 8002284:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002288:	d108      	bne.n	800229c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800228a:	4b24      	ldr	r3, [pc, #144]	@ (800231c <HAL_RCC_OscConfig+0x4c4>)
 800228c:	685b      	ldr	r3, [r3, #4]
 800228e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	689b      	ldr	r3, [r3, #8]
 8002296:	4921      	ldr	r1, [pc, #132]	@ (800231c <HAL_RCC_OscConfig+0x4c4>)
 8002298:	4313      	orrs	r3, r2
 800229a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800229c:	4b1f      	ldr	r3, [pc, #124]	@ (800231c <HAL_RCC_OscConfig+0x4c4>)
 800229e:	685b      	ldr	r3, [r3, #4]
 80022a0:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	6a19      	ldr	r1, [r3, #32]
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022ac:	430b      	orrs	r3, r1
 80022ae:	491b      	ldr	r1, [pc, #108]	@ (800231c <HAL_RCC_OscConfig+0x4c4>)
 80022b0:	4313      	orrs	r3, r2
 80022b2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80022b4:	4b1b      	ldr	r3, [pc, #108]	@ (8002324 <HAL_RCC_OscConfig+0x4cc>)
 80022b6:	2201      	movs	r2, #1
 80022b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022ba:	f7ff faf5 	bl	80018a8 <HAL_GetTick>
 80022be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80022c0:	e008      	b.n	80022d4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022c2:	f7ff faf1 	bl	80018a8 <HAL_GetTick>
 80022c6:	4602      	mov	r2, r0
 80022c8:	693b      	ldr	r3, [r7, #16]
 80022ca:	1ad3      	subs	r3, r2, r3
 80022cc:	2b02      	cmp	r3, #2
 80022ce:	d901      	bls.n	80022d4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80022d0:	2303      	movs	r3, #3
 80022d2:	e03d      	b.n	8002350 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80022d4:	4b11      	ldr	r3, [pc, #68]	@ (800231c <HAL_RCC_OscConfig+0x4c4>)
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d0f0      	beq.n	80022c2 <HAL_RCC_OscConfig+0x46a>
 80022e0:	e035      	b.n	800234e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022e2:	4b10      	ldr	r3, [pc, #64]	@ (8002324 <HAL_RCC_OscConfig+0x4cc>)
 80022e4:	2200      	movs	r2, #0
 80022e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022e8:	f7ff fade 	bl	80018a8 <HAL_GetTick>
 80022ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022ee:	e008      	b.n	8002302 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022f0:	f7ff fada 	bl	80018a8 <HAL_GetTick>
 80022f4:	4602      	mov	r2, r0
 80022f6:	693b      	ldr	r3, [r7, #16]
 80022f8:	1ad3      	subs	r3, r2, r3
 80022fa:	2b02      	cmp	r3, #2
 80022fc:	d901      	bls.n	8002302 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80022fe:	2303      	movs	r3, #3
 8002300:	e026      	b.n	8002350 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002302:	4b06      	ldr	r3, [pc, #24]	@ (800231c <HAL_RCC_OscConfig+0x4c4>)
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800230a:	2b00      	cmp	r3, #0
 800230c:	d1f0      	bne.n	80022f0 <HAL_RCC_OscConfig+0x498>
 800230e:	e01e      	b.n	800234e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	69db      	ldr	r3, [r3, #28]
 8002314:	2b01      	cmp	r3, #1
 8002316:	d107      	bne.n	8002328 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002318:	2301      	movs	r3, #1
 800231a:	e019      	b.n	8002350 <HAL_RCC_OscConfig+0x4f8>
 800231c:	40021000 	.word	0x40021000
 8002320:	40007000 	.word	0x40007000
 8002324:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002328:	4b0b      	ldr	r3, [pc, #44]	@ (8002358 <HAL_RCC_OscConfig+0x500>)
 800232a:	685b      	ldr	r3, [r3, #4]
 800232c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	6a1b      	ldr	r3, [r3, #32]
 8002338:	429a      	cmp	r2, r3
 800233a:	d106      	bne.n	800234a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002346:	429a      	cmp	r2, r3
 8002348:	d001      	beq.n	800234e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800234a:	2301      	movs	r3, #1
 800234c:	e000      	b.n	8002350 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800234e:	2300      	movs	r3, #0
}
 8002350:	4618      	mov	r0, r3
 8002352:	3718      	adds	r7, #24
 8002354:	46bd      	mov	sp, r7
 8002356:	bd80      	pop	{r7, pc}
 8002358:	40021000 	.word	0x40021000

0800235c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b084      	sub	sp, #16
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
 8002364:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	2b00      	cmp	r3, #0
 800236a:	d101      	bne.n	8002370 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800236c:	2301      	movs	r3, #1
 800236e:	e0d0      	b.n	8002512 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002370:	4b6a      	ldr	r3, [pc, #424]	@ (800251c <HAL_RCC_ClockConfig+0x1c0>)
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	f003 0307 	and.w	r3, r3, #7
 8002378:	683a      	ldr	r2, [r7, #0]
 800237a:	429a      	cmp	r2, r3
 800237c:	d910      	bls.n	80023a0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800237e:	4b67      	ldr	r3, [pc, #412]	@ (800251c <HAL_RCC_ClockConfig+0x1c0>)
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f023 0207 	bic.w	r2, r3, #7
 8002386:	4965      	ldr	r1, [pc, #404]	@ (800251c <HAL_RCC_ClockConfig+0x1c0>)
 8002388:	683b      	ldr	r3, [r7, #0]
 800238a:	4313      	orrs	r3, r2
 800238c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800238e:	4b63      	ldr	r3, [pc, #396]	@ (800251c <HAL_RCC_ClockConfig+0x1c0>)
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f003 0307 	and.w	r3, r3, #7
 8002396:	683a      	ldr	r2, [r7, #0]
 8002398:	429a      	cmp	r2, r3
 800239a:	d001      	beq.n	80023a0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800239c:	2301      	movs	r3, #1
 800239e:	e0b8      	b.n	8002512 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f003 0302 	and.w	r3, r3, #2
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d020      	beq.n	80023ee <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f003 0304 	and.w	r3, r3, #4
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d005      	beq.n	80023c4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80023b8:	4b59      	ldr	r3, [pc, #356]	@ (8002520 <HAL_RCC_ClockConfig+0x1c4>)
 80023ba:	685b      	ldr	r3, [r3, #4]
 80023bc:	4a58      	ldr	r2, [pc, #352]	@ (8002520 <HAL_RCC_ClockConfig+0x1c4>)
 80023be:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80023c2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f003 0308 	and.w	r3, r3, #8
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d005      	beq.n	80023dc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80023d0:	4b53      	ldr	r3, [pc, #332]	@ (8002520 <HAL_RCC_ClockConfig+0x1c4>)
 80023d2:	685b      	ldr	r3, [r3, #4]
 80023d4:	4a52      	ldr	r2, [pc, #328]	@ (8002520 <HAL_RCC_ClockConfig+0x1c4>)
 80023d6:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80023da:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80023dc:	4b50      	ldr	r3, [pc, #320]	@ (8002520 <HAL_RCC_ClockConfig+0x1c4>)
 80023de:	685b      	ldr	r3, [r3, #4]
 80023e0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	689b      	ldr	r3, [r3, #8]
 80023e8:	494d      	ldr	r1, [pc, #308]	@ (8002520 <HAL_RCC_ClockConfig+0x1c4>)
 80023ea:	4313      	orrs	r3, r2
 80023ec:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f003 0301 	and.w	r3, r3, #1
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d040      	beq.n	800247c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	685b      	ldr	r3, [r3, #4]
 80023fe:	2b01      	cmp	r3, #1
 8002400:	d107      	bne.n	8002412 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002402:	4b47      	ldr	r3, [pc, #284]	@ (8002520 <HAL_RCC_ClockConfig+0x1c4>)
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800240a:	2b00      	cmp	r3, #0
 800240c:	d115      	bne.n	800243a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800240e:	2301      	movs	r3, #1
 8002410:	e07f      	b.n	8002512 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	685b      	ldr	r3, [r3, #4]
 8002416:	2b02      	cmp	r3, #2
 8002418:	d107      	bne.n	800242a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800241a:	4b41      	ldr	r3, [pc, #260]	@ (8002520 <HAL_RCC_ClockConfig+0x1c4>)
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002422:	2b00      	cmp	r3, #0
 8002424:	d109      	bne.n	800243a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002426:	2301      	movs	r3, #1
 8002428:	e073      	b.n	8002512 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800242a:	4b3d      	ldr	r3, [pc, #244]	@ (8002520 <HAL_RCC_ClockConfig+0x1c4>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f003 0302 	and.w	r3, r3, #2
 8002432:	2b00      	cmp	r3, #0
 8002434:	d101      	bne.n	800243a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002436:	2301      	movs	r3, #1
 8002438:	e06b      	b.n	8002512 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800243a:	4b39      	ldr	r3, [pc, #228]	@ (8002520 <HAL_RCC_ClockConfig+0x1c4>)
 800243c:	685b      	ldr	r3, [r3, #4]
 800243e:	f023 0203 	bic.w	r2, r3, #3
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	685b      	ldr	r3, [r3, #4]
 8002446:	4936      	ldr	r1, [pc, #216]	@ (8002520 <HAL_RCC_ClockConfig+0x1c4>)
 8002448:	4313      	orrs	r3, r2
 800244a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800244c:	f7ff fa2c 	bl	80018a8 <HAL_GetTick>
 8002450:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002452:	e00a      	b.n	800246a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002454:	f7ff fa28 	bl	80018a8 <HAL_GetTick>
 8002458:	4602      	mov	r2, r0
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	1ad3      	subs	r3, r2, r3
 800245e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002462:	4293      	cmp	r3, r2
 8002464:	d901      	bls.n	800246a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002466:	2303      	movs	r3, #3
 8002468:	e053      	b.n	8002512 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800246a:	4b2d      	ldr	r3, [pc, #180]	@ (8002520 <HAL_RCC_ClockConfig+0x1c4>)
 800246c:	685b      	ldr	r3, [r3, #4]
 800246e:	f003 020c 	and.w	r2, r3, #12
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	685b      	ldr	r3, [r3, #4]
 8002476:	009b      	lsls	r3, r3, #2
 8002478:	429a      	cmp	r2, r3
 800247a:	d1eb      	bne.n	8002454 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800247c:	4b27      	ldr	r3, [pc, #156]	@ (800251c <HAL_RCC_ClockConfig+0x1c0>)
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f003 0307 	and.w	r3, r3, #7
 8002484:	683a      	ldr	r2, [r7, #0]
 8002486:	429a      	cmp	r2, r3
 8002488:	d210      	bcs.n	80024ac <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800248a:	4b24      	ldr	r3, [pc, #144]	@ (800251c <HAL_RCC_ClockConfig+0x1c0>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f023 0207 	bic.w	r2, r3, #7
 8002492:	4922      	ldr	r1, [pc, #136]	@ (800251c <HAL_RCC_ClockConfig+0x1c0>)
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	4313      	orrs	r3, r2
 8002498:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800249a:	4b20      	ldr	r3, [pc, #128]	@ (800251c <HAL_RCC_ClockConfig+0x1c0>)
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f003 0307 	and.w	r3, r3, #7
 80024a2:	683a      	ldr	r2, [r7, #0]
 80024a4:	429a      	cmp	r2, r3
 80024a6:	d001      	beq.n	80024ac <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80024a8:	2301      	movs	r3, #1
 80024aa:	e032      	b.n	8002512 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f003 0304 	and.w	r3, r3, #4
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d008      	beq.n	80024ca <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80024b8:	4b19      	ldr	r3, [pc, #100]	@ (8002520 <HAL_RCC_ClockConfig+0x1c4>)
 80024ba:	685b      	ldr	r3, [r3, #4]
 80024bc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	68db      	ldr	r3, [r3, #12]
 80024c4:	4916      	ldr	r1, [pc, #88]	@ (8002520 <HAL_RCC_ClockConfig+0x1c4>)
 80024c6:	4313      	orrs	r3, r2
 80024c8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	f003 0308 	and.w	r3, r3, #8
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d009      	beq.n	80024ea <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80024d6:	4b12      	ldr	r3, [pc, #72]	@ (8002520 <HAL_RCC_ClockConfig+0x1c4>)
 80024d8:	685b      	ldr	r3, [r3, #4]
 80024da:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	691b      	ldr	r3, [r3, #16]
 80024e2:	00db      	lsls	r3, r3, #3
 80024e4:	490e      	ldr	r1, [pc, #56]	@ (8002520 <HAL_RCC_ClockConfig+0x1c4>)
 80024e6:	4313      	orrs	r3, r2
 80024e8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80024ea:	f000 f821 	bl	8002530 <HAL_RCC_GetSysClockFreq>
 80024ee:	4602      	mov	r2, r0
 80024f0:	4b0b      	ldr	r3, [pc, #44]	@ (8002520 <HAL_RCC_ClockConfig+0x1c4>)
 80024f2:	685b      	ldr	r3, [r3, #4]
 80024f4:	091b      	lsrs	r3, r3, #4
 80024f6:	f003 030f 	and.w	r3, r3, #15
 80024fa:	490a      	ldr	r1, [pc, #40]	@ (8002524 <HAL_RCC_ClockConfig+0x1c8>)
 80024fc:	5ccb      	ldrb	r3, [r1, r3]
 80024fe:	fa22 f303 	lsr.w	r3, r2, r3
 8002502:	4a09      	ldr	r2, [pc, #36]	@ (8002528 <HAL_RCC_ClockConfig+0x1cc>)
 8002504:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002506:	4b09      	ldr	r3, [pc, #36]	@ (800252c <HAL_RCC_ClockConfig+0x1d0>)
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	4618      	mov	r0, r3
 800250c:	f7ff f98a 	bl	8001824 <HAL_InitTick>

  return HAL_OK;
 8002510:	2300      	movs	r3, #0
}
 8002512:	4618      	mov	r0, r3
 8002514:	3710      	adds	r7, #16
 8002516:	46bd      	mov	sp, r7
 8002518:	bd80      	pop	{r7, pc}
 800251a:	bf00      	nop
 800251c:	40022000 	.word	0x40022000
 8002520:	40021000 	.word	0x40021000
 8002524:	08007f64 	.word	0x08007f64
 8002528:	20000004 	.word	0x20000004
 800252c:	20000008 	.word	0x20000008

08002530 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002530:	b480      	push	{r7}
 8002532:	b087      	sub	sp, #28
 8002534:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002536:	2300      	movs	r3, #0
 8002538:	60fb      	str	r3, [r7, #12]
 800253a:	2300      	movs	r3, #0
 800253c:	60bb      	str	r3, [r7, #8]
 800253e:	2300      	movs	r3, #0
 8002540:	617b      	str	r3, [r7, #20]
 8002542:	2300      	movs	r3, #0
 8002544:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002546:	2300      	movs	r3, #0
 8002548:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800254a:	4b1e      	ldr	r3, [pc, #120]	@ (80025c4 <HAL_RCC_GetSysClockFreq+0x94>)
 800254c:	685b      	ldr	r3, [r3, #4]
 800254e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	f003 030c 	and.w	r3, r3, #12
 8002556:	2b04      	cmp	r3, #4
 8002558:	d002      	beq.n	8002560 <HAL_RCC_GetSysClockFreq+0x30>
 800255a:	2b08      	cmp	r3, #8
 800255c:	d003      	beq.n	8002566 <HAL_RCC_GetSysClockFreq+0x36>
 800255e:	e027      	b.n	80025b0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002560:	4b19      	ldr	r3, [pc, #100]	@ (80025c8 <HAL_RCC_GetSysClockFreq+0x98>)
 8002562:	613b      	str	r3, [r7, #16]
      break;
 8002564:	e027      	b.n	80025b6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	0c9b      	lsrs	r3, r3, #18
 800256a:	f003 030f 	and.w	r3, r3, #15
 800256e:	4a17      	ldr	r2, [pc, #92]	@ (80025cc <HAL_RCC_GetSysClockFreq+0x9c>)
 8002570:	5cd3      	ldrb	r3, [r2, r3]
 8002572:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800257a:	2b00      	cmp	r3, #0
 800257c:	d010      	beq.n	80025a0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800257e:	4b11      	ldr	r3, [pc, #68]	@ (80025c4 <HAL_RCC_GetSysClockFreq+0x94>)
 8002580:	685b      	ldr	r3, [r3, #4]
 8002582:	0c5b      	lsrs	r3, r3, #17
 8002584:	f003 0301 	and.w	r3, r3, #1
 8002588:	4a11      	ldr	r2, [pc, #68]	@ (80025d0 <HAL_RCC_GetSysClockFreq+0xa0>)
 800258a:	5cd3      	ldrb	r3, [r2, r3]
 800258c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	4a0d      	ldr	r2, [pc, #52]	@ (80025c8 <HAL_RCC_GetSysClockFreq+0x98>)
 8002592:	fb03 f202 	mul.w	r2, r3, r2
 8002596:	68bb      	ldr	r3, [r7, #8]
 8002598:	fbb2 f3f3 	udiv	r3, r2, r3
 800259c:	617b      	str	r3, [r7, #20]
 800259e:	e004      	b.n	80025aa <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	4a0c      	ldr	r2, [pc, #48]	@ (80025d4 <HAL_RCC_GetSysClockFreq+0xa4>)
 80025a4:	fb02 f303 	mul.w	r3, r2, r3
 80025a8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80025aa:	697b      	ldr	r3, [r7, #20]
 80025ac:	613b      	str	r3, [r7, #16]
      break;
 80025ae:	e002      	b.n	80025b6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80025b0:	4b05      	ldr	r3, [pc, #20]	@ (80025c8 <HAL_RCC_GetSysClockFreq+0x98>)
 80025b2:	613b      	str	r3, [r7, #16]
      break;
 80025b4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80025b6:	693b      	ldr	r3, [r7, #16]
}
 80025b8:	4618      	mov	r0, r3
 80025ba:	371c      	adds	r7, #28
 80025bc:	46bd      	mov	sp, r7
 80025be:	bc80      	pop	{r7}
 80025c0:	4770      	bx	lr
 80025c2:	bf00      	nop
 80025c4:	40021000 	.word	0x40021000
 80025c8:	007a1200 	.word	0x007a1200
 80025cc:	08007f7c 	.word	0x08007f7c
 80025d0:	08007f8c 	.word	0x08007f8c
 80025d4:	003d0900 	.word	0x003d0900

080025d8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80025d8:	b480      	push	{r7}
 80025da:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80025dc:	4b02      	ldr	r3, [pc, #8]	@ (80025e8 <HAL_RCC_GetHCLKFreq+0x10>)
 80025de:	681b      	ldr	r3, [r3, #0]
}
 80025e0:	4618      	mov	r0, r3
 80025e2:	46bd      	mov	sp, r7
 80025e4:	bc80      	pop	{r7}
 80025e6:	4770      	bx	lr
 80025e8:	20000004 	.word	0x20000004

080025ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80025f0:	f7ff fff2 	bl	80025d8 <HAL_RCC_GetHCLKFreq>
 80025f4:	4602      	mov	r2, r0
 80025f6:	4b05      	ldr	r3, [pc, #20]	@ (800260c <HAL_RCC_GetPCLK1Freq+0x20>)
 80025f8:	685b      	ldr	r3, [r3, #4]
 80025fa:	0a1b      	lsrs	r3, r3, #8
 80025fc:	f003 0307 	and.w	r3, r3, #7
 8002600:	4903      	ldr	r1, [pc, #12]	@ (8002610 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002602:	5ccb      	ldrb	r3, [r1, r3]
 8002604:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002608:	4618      	mov	r0, r3
 800260a:	bd80      	pop	{r7, pc}
 800260c:	40021000 	.word	0x40021000
 8002610:	08007f74 	.word	0x08007f74

08002614 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002618:	f7ff ffde 	bl	80025d8 <HAL_RCC_GetHCLKFreq>
 800261c:	4602      	mov	r2, r0
 800261e:	4b05      	ldr	r3, [pc, #20]	@ (8002634 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002620:	685b      	ldr	r3, [r3, #4]
 8002622:	0adb      	lsrs	r3, r3, #11
 8002624:	f003 0307 	and.w	r3, r3, #7
 8002628:	4903      	ldr	r1, [pc, #12]	@ (8002638 <HAL_RCC_GetPCLK2Freq+0x24>)
 800262a:	5ccb      	ldrb	r3, [r1, r3]
 800262c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002630:	4618      	mov	r0, r3
 8002632:	bd80      	pop	{r7, pc}
 8002634:	40021000 	.word	0x40021000
 8002638:	08007f74 	.word	0x08007f74

0800263c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800263c:	b480      	push	{r7}
 800263e:	b085      	sub	sp, #20
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002644:	4b0a      	ldr	r3, [pc, #40]	@ (8002670 <RCC_Delay+0x34>)
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	4a0a      	ldr	r2, [pc, #40]	@ (8002674 <RCC_Delay+0x38>)
 800264a:	fba2 2303 	umull	r2, r3, r2, r3
 800264e:	0a5b      	lsrs	r3, r3, #9
 8002650:	687a      	ldr	r2, [r7, #4]
 8002652:	fb02 f303 	mul.w	r3, r2, r3
 8002656:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002658:	bf00      	nop
  }
  while (Delay --);
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	1e5a      	subs	r2, r3, #1
 800265e:	60fa      	str	r2, [r7, #12]
 8002660:	2b00      	cmp	r3, #0
 8002662:	d1f9      	bne.n	8002658 <RCC_Delay+0x1c>
}
 8002664:	bf00      	nop
 8002666:	bf00      	nop
 8002668:	3714      	adds	r7, #20
 800266a:	46bd      	mov	sp, r7
 800266c:	bc80      	pop	{r7}
 800266e:	4770      	bx	lr
 8002670:	20000004 	.word	0x20000004
 8002674:	10624dd3 	.word	0x10624dd3

08002678 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002678:	b580      	push	{r7, lr}
 800267a:	b082      	sub	sp, #8
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	2b00      	cmp	r3, #0
 8002684:	d101      	bne.n	800268a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002686:	2301      	movs	r3, #1
 8002688:	e041      	b.n	800270e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002690:	b2db      	uxtb	r3, r3
 8002692:	2b00      	cmp	r3, #0
 8002694:	d106      	bne.n	80026a4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	2200      	movs	r2, #0
 800269a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800269e:	6878      	ldr	r0, [r7, #4]
 80026a0:	f7fe fef6 	bl	8001490 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	2202      	movs	r2, #2
 80026a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681a      	ldr	r2, [r3, #0]
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	3304      	adds	r3, #4
 80026b4:	4619      	mov	r1, r3
 80026b6:	4610      	mov	r0, r2
 80026b8:	f000 fc0a 	bl	8002ed0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	2201      	movs	r2, #1
 80026c0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	2201      	movs	r2, #1
 80026c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	2201      	movs	r2, #1
 80026d0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	2201      	movs	r2, #1
 80026d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	2201      	movs	r2, #1
 80026e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	2201      	movs	r2, #1
 80026e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	2201      	movs	r2, #1
 80026f0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	2201      	movs	r2, #1
 80026f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	2201      	movs	r2, #1
 8002700:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	2201      	movs	r2, #1
 8002708:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800270c:	2300      	movs	r3, #0
}
 800270e:	4618      	mov	r0, r3
 8002710:	3708      	adds	r7, #8
 8002712:	46bd      	mov	sp, r7
 8002714:	bd80      	pop	{r7, pc}

08002716 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8002716:	b580      	push	{r7, lr}
 8002718:	b082      	sub	sp, #8
 800271a:	af00      	add	r7, sp, #0
 800271c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	2b00      	cmp	r3, #0
 8002722:	d101      	bne.n	8002728 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8002724:	2301      	movs	r3, #1
 8002726:	e041      	b.n	80027ac <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800272e:	b2db      	uxtb	r3, r3
 8002730:	2b00      	cmp	r3, #0
 8002732:	d106      	bne.n	8002742 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2200      	movs	r2, #0
 8002738:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800273c:	6878      	ldr	r0, [r7, #4]
 800273e:	f000 f839 	bl	80027b4 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	2202      	movs	r2, #2
 8002746:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681a      	ldr	r2, [r3, #0]
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	3304      	adds	r3, #4
 8002752:	4619      	mov	r1, r3
 8002754:	4610      	mov	r0, r2
 8002756:	f000 fbbb 	bl	8002ed0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	2201      	movs	r2, #1
 800275e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	2201      	movs	r2, #1
 8002766:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	2201      	movs	r2, #1
 800276e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	2201      	movs	r2, #1
 8002776:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	2201      	movs	r2, #1
 800277e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	2201      	movs	r2, #1
 8002786:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	2201      	movs	r2, #1
 800278e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	2201      	movs	r2, #1
 8002796:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	2201      	movs	r2, #1
 800279e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	2201      	movs	r2, #1
 80027a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80027aa:	2300      	movs	r3, #0
}
 80027ac:	4618      	mov	r0, r3
 80027ae:	3708      	adds	r7, #8
 80027b0:	46bd      	mov	sp, r7
 80027b2:	bd80      	pop	{r7, pc}

080027b4 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80027b4:	b480      	push	{r7}
 80027b6:	b083      	sub	sp, #12
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80027bc:	bf00      	nop
 80027be:	370c      	adds	r7, #12
 80027c0:	46bd      	mov	sp, r7
 80027c2:	bc80      	pop	{r7}
 80027c4:	4770      	bx	lr
	...

080027c8 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b084      	sub	sp, #16
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
 80027d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80027d2:	2300      	movs	r3, #0
 80027d4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80027d6:	683b      	ldr	r3, [r7, #0]
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d104      	bne.n	80027e6 <HAL_TIM_IC_Start_IT+0x1e>
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80027e2:	b2db      	uxtb	r3, r3
 80027e4:	e013      	b.n	800280e <HAL_TIM_IC_Start_IT+0x46>
 80027e6:	683b      	ldr	r3, [r7, #0]
 80027e8:	2b04      	cmp	r3, #4
 80027ea:	d104      	bne.n	80027f6 <HAL_TIM_IC_Start_IT+0x2e>
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80027f2:	b2db      	uxtb	r3, r3
 80027f4:	e00b      	b.n	800280e <HAL_TIM_IC_Start_IT+0x46>
 80027f6:	683b      	ldr	r3, [r7, #0]
 80027f8:	2b08      	cmp	r3, #8
 80027fa:	d104      	bne.n	8002806 <HAL_TIM_IC_Start_IT+0x3e>
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002802:	b2db      	uxtb	r3, r3
 8002804:	e003      	b.n	800280e <HAL_TIM_IC_Start_IT+0x46>
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800280c:	b2db      	uxtb	r3, r3
 800280e:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8002810:	683b      	ldr	r3, [r7, #0]
 8002812:	2b00      	cmp	r3, #0
 8002814:	d104      	bne.n	8002820 <HAL_TIM_IC_Start_IT+0x58>
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800281c:	b2db      	uxtb	r3, r3
 800281e:	e013      	b.n	8002848 <HAL_TIM_IC_Start_IT+0x80>
 8002820:	683b      	ldr	r3, [r7, #0]
 8002822:	2b04      	cmp	r3, #4
 8002824:	d104      	bne.n	8002830 <HAL_TIM_IC_Start_IT+0x68>
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800282c:	b2db      	uxtb	r3, r3
 800282e:	e00b      	b.n	8002848 <HAL_TIM_IC_Start_IT+0x80>
 8002830:	683b      	ldr	r3, [r7, #0]
 8002832:	2b08      	cmp	r3, #8
 8002834:	d104      	bne.n	8002840 <HAL_TIM_IC_Start_IT+0x78>
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800283c:	b2db      	uxtb	r3, r3
 800283e:	e003      	b.n	8002848 <HAL_TIM_IC_Start_IT+0x80>
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002846:	b2db      	uxtb	r3, r3
 8002848:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800284a:	7bbb      	ldrb	r3, [r7, #14]
 800284c:	2b01      	cmp	r3, #1
 800284e:	d102      	bne.n	8002856 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8002850:	7b7b      	ldrb	r3, [r7, #13]
 8002852:	2b01      	cmp	r3, #1
 8002854:	d001      	beq.n	800285a <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8002856:	2301      	movs	r3, #1
 8002858:	e0b8      	b.n	80029cc <HAL_TIM_IC_Start_IT+0x204>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800285a:	683b      	ldr	r3, [r7, #0]
 800285c:	2b00      	cmp	r3, #0
 800285e:	d104      	bne.n	800286a <HAL_TIM_IC_Start_IT+0xa2>
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	2202      	movs	r2, #2
 8002864:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002868:	e013      	b.n	8002892 <HAL_TIM_IC_Start_IT+0xca>
 800286a:	683b      	ldr	r3, [r7, #0]
 800286c:	2b04      	cmp	r3, #4
 800286e:	d104      	bne.n	800287a <HAL_TIM_IC_Start_IT+0xb2>
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	2202      	movs	r2, #2
 8002874:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002878:	e00b      	b.n	8002892 <HAL_TIM_IC_Start_IT+0xca>
 800287a:	683b      	ldr	r3, [r7, #0]
 800287c:	2b08      	cmp	r3, #8
 800287e:	d104      	bne.n	800288a <HAL_TIM_IC_Start_IT+0xc2>
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	2202      	movs	r2, #2
 8002884:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002888:	e003      	b.n	8002892 <HAL_TIM_IC_Start_IT+0xca>
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	2202      	movs	r2, #2
 800288e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002892:	683b      	ldr	r3, [r7, #0]
 8002894:	2b00      	cmp	r3, #0
 8002896:	d104      	bne.n	80028a2 <HAL_TIM_IC_Start_IT+0xda>
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	2202      	movs	r2, #2
 800289c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80028a0:	e013      	b.n	80028ca <HAL_TIM_IC_Start_IT+0x102>
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	2b04      	cmp	r3, #4
 80028a6:	d104      	bne.n	80028b2 <HAL_TIM_IC_Start_IT+0xea>
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	2202      	movs	r2, #2
 80028ac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80028b0:	e00b      	b.n	80028ca <HAL_TIM_IC_Start_IT+0x102>
 80028b2:	683b      	ldr	r3, [r7, #0]
 80028b4:	2b08      	cmp	r3, #8
 80028b6:	d104      	bne.n	80028c2 <HAL_TIM_IC_Start_IT+0xfa>
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	2202      	movs	r2, #2
 80028bc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80028c0:	e003      	b.n	80028ca <HAL_TIM_IC_Start_IT+0x102>
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	2202      	movs	r2, #2
 80028c6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 80028ca:	683b      	ldr	r3, [r7, #0]
 80028cc:	2b0c      	cmp	r3, #12
 80028ce:	d841      	bhi.n	8002954 <HAL_TIM_IC_Start_IT+0x18c>
 80028d0:	a201      	add	r2, pc, #4	@ (adr r2, 80028d8 <HAL_TIM_IC_Start_IT+0x110>)
 80028d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028d6:	bf00      	nop
 80028d8:	0800290d 	.word	0x0800290d
 80028dc:	08002955 	.word	0x08002955
 80028e0:	08002955 	.word	0x08002955
 80028e4:	08002955 	.word	0x08002955
 80028e8:	0800291f 	.word	0x0800291f
 80028ec:	08002955 	.word	0x08002955
 80028f0:	08002955 	.word	0x08002955
 80028f4:	08002955 	.word	0x08002955
 80028f8:	08002931 	.word	0x08002931
 80028fc:	08002955 	.word	0x08002955
 8002900:	08002955 	.word	0x08002955
 8002904:	08002955 	.word	0x08002955
 8002908:	08002943 	.word	0x08002943
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	68da      	ldr	r2, [r3, #12]
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f042 0202 	orr.w	r2, r2, #2
 800291a:	60da      	str	r2, [r3, #12]
      break;
 800291c:	e01d      	b.n	800295a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	68da      	ldr	r2, [r3, #12]
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f042 0204 	orr.w	r2, r2, #4
 800292c:	60da      	str	r2, [r3, #12]
      break;
 800292e:	e014      	b.n	800295a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	68da      	ldr	r2, [r3, #12]
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f042 0208 	orr.w	r2, r2, #8
 800293e:	60da      	str	r2, [r3, #12]
      break;
 8002940:	e00b      	b.n	800295a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	68da      	ldr	r2, [r3, #12]
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f042 0210 	orr.w	r2, r2, #16
 8002950:	60da      	str	r2, [r3, #12]
      break;
 8002952:	e002      	b.n	800295a <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8002954:	2301      	movs	r3, #1
 8002956:	73fb      	strb	r3, [r7, #15]
      break;
 8002958:	bf00      	nop
  }

  if (status == HAL_OK)
 800295a:	7bfb      	ldrb	r3, [r7, #15]
 800295c:	2b00      	cmp	r3, #0
 800295e:	d134      	bne.n	80029ca <HAL_TIM_IC_Start_IT+0x202>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	2201      	movs	r2, #1
 8002966:	6839      	ldr	r1, [r7, #0]
 8002968:	4618      	mov	r0, r3
 800296a:	f000 fcc2 	bl	80032f2 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	4a18      	ldr	r2, [pc, #96]	@ (80029d4 <HAL_TIM_IC_Start_IT+0x20c>)
 8002974:	4293      	cmp	r3, r2
 8002976:	d00e      	beq.n	8002996 <HAL_TIM_IC_Start_IT+0x1ce>
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002980:	d009      	beq.n	8002996 <HAL_TIM_IC_Start_IT+0x1ce>
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	4a14      	ldr	r2, [pc, #80]	@ (80029d8 <HAL_TIM_IC_Start_IT+0x210>)
 8002988:	4293      	cmp	r3, r2
 800298a:	d004      	beq.n	8002996 <HAL_TIM_IC_Start_IT+0x1ce>
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	4a12      	ldr	r2, [pc, #72]	@ (80029dc <HAL_TIM_IC_Start_IT+0x214>)
 8002992:	4293      	cmp	r3, r2
 8002994:	d111      	bne.n	80029ba <HAL_TIM_IC_Start_IT+0x1f2>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	689b      	ldr	r3, [r3, #8]
 800299c:	f003 0307 	and.w	r3, r3, #7
 80029a0:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80029a2:	68bb      	ldr	r3, [r7, #8]
 80029a4:	2b06      	cmp	r3, #6
 80029a6:	d010      	beq.n	80029ca <HAL_TIM_IC_Start_IT+0x202>
      {
        __HAL_TIM_ENABLE(htim);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	681a      	ldr	r2, [r3, #0]
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f042 0201 	orr.w	r2, r2, #1
 80029b6:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80029b8:	e007      	b.n	80029ca <HAL_TIM_IC_Start_IT+0x202>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	681a      	ldr	r2, [r3, #0]
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f042 0201 	orr.w	r2, r2, #1
 80029c8:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80029ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80029cc:	4618      	mov	r0, r3
 80029ce:	3710      	adds	r7, #16
 80029d0:	46bd      	mov	sp, r7
 80029d2:	bd80      	pop	{r7, pc}
 80029d4:	40012c00 	.word	0x40012c00
 80029d8:	40000400 	.word	0x40000400
 80029dc:	40000800 	.word	0x40000800

080029e0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b084      	sub	sp, #16
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	68db      	ldr	r3, [r3, #12]
 80029ee:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	691b      	ldr	r3, [r3, #16]
 80029f6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80029f8:	68bb      	ldr	r3, [r7, #8]
 80029fa:	f003 0302 	and.w	r3, r3, #2
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d020      	beq.n	8002a44 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	f003 0302 	and.w	r3, r3, #2
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d01b      	beq.n	8002a44 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f06f 0202 	mvn.w	r2, #2
 8002a14:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	2201      	movs	r2, #1
 8002a1a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	699b      	ldr	r3, [r3, #24]
 8002a22:	f003 0303 	and.w	r3, r3, #3
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d003      	beq.n	8002a32 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002a2a:	6878      	ldr	r0, [r7, #4]
 8002a2c:	f7fe fb42 	bl	80010b4 <HAL_TIM_IC_CaptureCallback>
 8002a30:	e005      	b.n	8002a3e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a32:	6878      	ldr	r0, [r7, #4]
 8002a34:	f000 fa30 	bl	8002e98 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a38:	6878      	ldr	r0, [r7, #4]
 8002a3a:	f000 fa36 	bl	8002eaa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	2200      	movs	r2, #0
 8002a42:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002a44:	68bb      	ldr	r3, [r7, #8]
 8002a46:	f003 0304 	and.w	r3, r3, #4
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d020      	beq.n	8002a90 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	f003 0304 	and.w	r3, r3, #4
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d01b      	beq.n	8002a90 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f06f 0204 	mvn.w	r2, #4
 8002a60:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	2202      	movs	r2, #2
 8002a66:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	699b      	ldr	r3, [r3, #24]
 8002a6e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d003      	beq.n	8002a7e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a76:	6878      	ldr	r0, [r7, #4]
 8002a78:	f7fe fb1c 	bl	80010b4 <HAL_TIM_IC_CaptureCallback>
 8002a7c:	e005      	b.n	8002a8a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a7e:	6878      	ldr	r0, [r7, #4]
 8002a80:	f000 fa0a 	bl	8002e98 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a84:	6878      	ldr	r0, [r7, #4]
 8002a86:	f000 fa10 	bl	8002eaa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002a90:	68bb      	ldr	r3, [r7, #8]
 8002a92:	f003 0308 	and.w	r3, r3, #8
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d020      	beq.n	8002adc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	f003 0308 	and.w	r3, r3, #8
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d01b      	beq.n	8002adc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f06f 0208 	mvn.w	r2, #8
 8002aac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	2204      	movs	r2, #4
 8002ab2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	69db      	ldr	r3, [r3, #28]
 8002aba:	f003 0303 	and.w	r3, r3, #3
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d003      	beq.n	8002aca <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002ac2:	6878      	ldr	r0, [r7, #4]
 8002ac4:	f7fe faf6 	bl	80010b4 <HAL_TIM_IC_CaptureCallback>
 8002ac8:	e005      	b.n	8002ad6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002aca:	6878      	ldr	r0, [r7, #4]
 8002acc:	f000 f9e4 	bl	8002e98 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ad0:	6878      	ldr	r0, [r7, #4]
 8002ad2:	f000 f9ea 	bl	8002eaa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	2200      	movs	r2, #0
 8002ada:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002adc:	68bb      	ldr	r3, [r7, #8]
 8002ade:	f003 0310 	and.w	r3, r3, #16
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d020      	beq.n	8002b28 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	f003 0310 	and.w	r3, r3, #16
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d01b      	beq.n	8002b28 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f06f 0210 	mvn.w	r2, #16
 8002af8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	2208      	movs	r2, #8
 8002afe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	69db      	ldr	r3, [r3, #28]
 8002b06:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d003      	beq.n	8002b16 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002b0e:	6878      	ldr	r0, [r7, #4]
 8002b10:	f7fe fad0 	bl	80010b4 <HAL_TIM_IC_CaptureCallback>
 8002b14:	e005      	b.n	8002b22 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b16:	6878      	ldr	r0, [r7, #4]
 8002b18:	f000 f9be 	bl	8002e98 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b1c:	6878      	ldr	r0, [r7, #4]
 8002b1e:	f000 f9c4 	bl	8002eaa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	2200      	movs	r2, #0
 8002b26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002b28:	68bb      	ldr	r3, [r7, #8]
 8002b2a:	f003 0301 	and.w	r3, r3, #1
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d00c      	beq.n	8002b4c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	f003 0301 	and.w	r3, r3, #1
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d007      	beq.n	8002b4c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f06f 0201 	mvn.w	r2, #1
 8002b44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002b46:	6878      	ldr	r0, [r7, #4]
 8002b48:	f000 f99d 	bl	8002e86 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002b4c:	68bb      	ldr	r3, [r7, #8]
 8002b4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d00c      	beq.n	8002b70 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d007      	beq.n	8002b70 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002b68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002b6a:	6878      	ldr	r0, [r7, #4]
 8002b6c:	f000 fc4d 	bl	800340a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002b70:	68bb      	ldr	r3, [r7, #8]
 8002b72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d00c      	beq.n	8002b94 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d007      	beq.n	8002b94 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002b8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002b8e:	6878      	ldr	r0, [r7, #4]
 8002b90:	f000 f994 	bl	8002ebc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002b94:	68bb      	ldr	r3, [r7, #8]
 8002b96:	f003 0320 	and.w	r3, r3, #32
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d00c      	beq.n	8002bb8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	f003 0320 	and.w	r3, r3, #32
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d007      	beq.n	8002bb8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f06f 0220 	mvn.w	r2, #32
 8002bb0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002bb2:	6878      	ldr	r0, [r7, #4]
 8002bb4:	f000 fc20 	bl	80033f8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002bb8:	bf00      	nop
 8002bba:	3710      	adds	r7, #16
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	bd80      	pop	{r7, pc}

08002bc0 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b086      	sub	sp, #24
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	60f8      	str	r0, [r7, #12]
 8002bc8:	60b9      	str	r1, [r7, #8]
 8002bca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002bcc:	2300      	movs	r3, #0
 8002bce:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002bd6:	2b01      	cmp	r3, #1
 8002bd8:	d101      	bne.n	8002bde <HAL_TIM_IC_ConfigChannel+0x1e>
 8002bda:	2302      	movs	r3, #2
 8002bdc:	e088      	b.n	8002cf0 <HAL_TIM_IC_ConfigChannel+0x130>
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	2201      	movs	r2, #1
 8002be2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d11b      	bne.n	8002c24 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8002bf0:	68bb      	ldr	r3, [r7, #8]
 8002bf2:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8002bf4:	68bb      	ldr	r3, [r7, #8]
 8002bf6:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8002bf8:	68bb      	ldr	r3, [r7, #8]
 8002bfa:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8002bfc:	f000 f9d6 	bl	8002fac <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	699a      	ldr	r2, [r3, #24]
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f022 020c 	bic.w	r2, r2, #12
 8002c0e:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	6999      	ldr	r1, [r3, #24]
 8002c16:	68bb      	ldr	r3, [r7, #8]
 8002c18:	689a      	ldr	r2, [r3, #8]
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	430a      	orrs	r2, r1
 8002c20:	619a      	str	r2, [r3, #24]
 8002c22:	e060      	b.n	8002ce6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	2b04      	cmp	r3, #4
 8002c28:	d11c      	bne.n	8002c64 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8002c2e:	68bb      	ldr	r3, [r7, #8]
 8002c30:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8002c32:	68bb      	ldr	r3, [r7, #8]
 8002c34:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8002c36:	68bb      	ldr	r3, [r7, #8]
 8002c38:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8002c3a:	f000 fa3f 	bl	80030bc <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	699a      	ldr	r2, [r3, #24]
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8002c4c:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	6999      	ldr	r1, [r3, #24]
 8002c54:	68bb      	ldr	r3, [r7, #8]
 8002c56:	689b      	ldr	r3, [r3, #8]
 8002c58:	021a      	lsls	r2, r3, #8
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	430a      	orrs	r2, r1
 8002c60:	619a      	str	r2, [r3, #24]
 8002c62:	e040      	b.n	8002ce6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2b08      	cmp	r3, #8
 8002c68:	d11b      	bne.n	8002ca2 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8002c6e:	68bb      	ldr	r3, [r7, #8]
 8002c70:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8002c72:	68bb      	ldr	r3, [r7, #8]
 8002c74:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8002c76:	68bb      	ldr	r3, [r7, #8]
 8002c78:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8002c7a:	f000 fa8a 	bl	8003192 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	69da      	ldr	r2, [r3, #28]
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f022 020c 	bic.w	r2, r2, #12
 8002c8c:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	69d9      	ldr	r1, [r3, #28]
 8002c94:	68bb      	ldr	r3, [r7, #8]
 8002c96:	689a      	ldr	r2, [r3, #8]
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	430a      	orrs	r2, r1
 8002c9e:	61da      	str	r2, [r3, #28]
 8002ca0:	e021      	b.n	8002ce6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	2b0c      	cmp	r3, #12
 8002ca6:	d11c      	bne.n	8002ce2 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8002cac:	68bb      	ldr	r3, [r7, #8]
 8002cae:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8002cb0:	68bb      	ldr	r3, [r7, #8]
 8002cb2:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8002cb4:	68bb      	ldr	r3, [r7, #8]
 8002cb6:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8002cb8:	f000 faa6 	bl	8003208 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	69da      	ldr	r2, [r3, #28]
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8002cca:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	69d9      	ldr	r1, [r3, #28]
 8002cd2:	68bb      	ldr	r3, [r7, #8]
 8002cd4:	689b      	ldr	r3, [r3, #8]
 8002cd6:	021a      	lsls	r2, r3, #8
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	430a      	orrs	r2, r1
 8002cde:	61da      	str	r2, [r3, #28]
 8002ce0:	e001      	b.n	8002ce6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	2200      	movs	r2, #0
 8002cea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002cee:	7dfb      	ldrb	r3, [r7, #23]
}
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	3718      	adds	r7, #24
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	bd80      	pop	{r7, pc}

08002cf8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	b084      	sub	sp, #16
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]
 8002d00:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002d02:	2300      	movs	r3, #0
 8002d04:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002d0c:	2b01      	cmp	r3, #1
 8002d0e:	d101      	bne.n	8002d14 <HAL_TIM_ConfigClockSource+0x1c>
 8002d10:	2302      	movs	r3, #2
 8002d12:	e0b4      	b.n	8002e7e <HAL_TIM_ConfigClockSource+0x186>
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	2201      	movs	r2, #1
 8002d18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	2202      	movs	r2, #2
 8002d20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	689b      	ldr	r3, [r3, #8]
 8002d2a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002d2c:	68bb      	ldr	r3, [r7, #8]
 8002d2e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002d32:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002d34:	68bb      	ldr	r3, [r7, #8]
 8002d36:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002d3a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	68ba      	ldr	r2, [r7, #8]
 8002d42:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002d44:	683b      	ldr	r3, [r7, #0]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002d4c:	d03e      	beq.n	8002dcc <HAL_TIM_ConfigClockSource+0xd4>
 8002d4e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002d52:	f200 8087 	bhi.w	8002e64 <HAL_TIM_ConfigClockSource+0x16c>
 8002d56:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002d5a:	f000 8086 	beq.w	8002e6a <HAL_TIM_ConfigClockSource+0x172>
 8002d5e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002d62:	d87f      	bhi.n	8002e64 <HAL_TIM_ConfigClockSource+0x16c>
 8002d64:	2b70      	cmp	r3, #112	@ 0x70
 8002d66:	d01a      	beq.n	8002d9e <HAL_TIM_ConfigClockSource+0xa6>
 8002d68:	2b70      	cmp	r3, #112	@ 0x70
 8002d6a:	d87b      	bhi.n	8002e64 <HAL_TIM_ConfigClockSource+0x16c>
 8002d6c:	2b60      	cmp	r3, #96	@ 0x60
 8002d6e:	d050      	beq.n	8002e12 <HAL_TIM_ConfigClockSource+0x11a>
 8002d70:	2b60      	cmp	r3, #96	@ 0x60
 8002d72:	d877      	bhi.n	8002e64 <HAL_TIM_ConfigClockSource+0x16c>
 8002d74:	2b50      	cmp	r3, #80	@ 0x50
 8002d76:	d03c      	beq.n	8002df2 <HAL_TIM_ConfigClockSource+0xfa>
 8002d78:	2b50      	cmp	r3, #80	@ 0x50
 8002d7a:	d873      	bhi.n	8002e64 <HAL_TIM_ConfigClockSource+0x16c>
 8002d7c:	2b40      	cmp	r3, #64	@ 0x40
 8002d7e:	d058      	beq.n	8002e32 <HAL_TIM_ConfigClockSource+0x13a>
 8002d80:	2b40      	cmp	r3, #64	@ 0x40
 8002d82:	d86f      	bhi.n	8002e64 <HAL_TIM_ConfigClockSource+0x16c>
 8002d84:	2b30      	cmp	r3, #48	@ 0x30
 8002d86:	d064      	beq.n	8002e52 <HAL_TIM_ConfigClockSource+0x15a>
 8002d88:	2b30      	cmp	r3, #48	@ 0x30
 8002d8a:	d86b      	bhi.n	8002e64 <HAL_TIM_ConfigClockSource+0x16c>
 8002d8c:	2b20      	cmp	r3, #32
 8002d8e:	d060      	beq.n	8002e52 <HAL_TIM_ConfigClockSource+0x15a>
 8002d90:	2b20      	cmp	r3, #32
 8002d92:	d867      	bhi.n	8002e64 <HAL_TIM_ConfigClockSource+0x16c>
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d05c      	beq.n	8002e52 <HAL_TIM_ConfigClockSource+0x15a>
 8002d98:	2b10      	cmp	r3, #16
 8002d9a:	d05a      	beq.n	8002e52 <HAL_TIM_ConfigClockSource+0x15a>
 8002d9c:	e062      	b.n	8002e64 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002da2:	683b      	ldr	r3, [r7, #0]
 8002da4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002da6:	683b      	ldr	r3, [r7, #0]
 8002da8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002daa:	683b      	ldr	r3, [r7, #0]
 8002dac:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002dae:	f000 fa81 	bl	80032b4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	689b      	ldr	r3, [r3, #8]
 8002db8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002dba:	68bb      	ldr	r3, [r7, #8]
 8002dbc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002dc0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	68ba      	ldr	r2, [r7, #8]
 8002dc8:	609a      	str	r2, [r3, #8]
      break;
 8002dca:	e04f      	b.n	8002e6c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002dd0:	683b      	ldr	r3, [r7, #0]
 8002dd2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002dd4:	683b      	ldr	r3, [r7, #0]
 8002dd6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002dd8:	683b      	ldr	r3, [r7, #0]
 8002dda:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002ddc:	f000 fa6a 	bl	80032b4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	689a      	ldr	r2, [r3, #8]
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002dee:	609a      	str	r2, [r3, #8]
      break;
 8002df0:	e03c      	b.n	8002e6c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002df6:	683b      	ldr	r3, [r7, #0]
 8002df8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002dfa:	683b      	ldr	r3, [r7, #0]
 8002dfc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002dfe:	461a      	mov	r2, r3
 8002e00:	f000 f92e 	bl	8003060 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	2150      	movs	r1, #80	@ 0x50
 8002e0a:	4618      	mov	r0, r3
 8002e0c:	f000 fa38 	bl	8003280 <TIM_ITRx_SetConfig>
      break;
 8002e10:	e02c      	b.n	8002e6c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002e16:	683b      	ldr	r3, [r7, #0]
 8002e18:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002e1a:	683b      	ldr	r3, [r7, #0]
 8002e1c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002e1e:	461a      	mov	r2, r3
 8002e20:	f000 f988 	bl	8003134 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	2160      	movs	r1, #96	@ 0x60
 8002e2a:	4618      	mov	r0, r3
 8002e2c:	f000 fa28 	bl	8003280 <TIM_ITRx_SetConfig>
      break;
 8002e30:	e01c      	b.n	8002e6c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002e36:	683b      	ldr	r3, [r7, #0]
 8002e38:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002e3a:	683b      	ldr	r3, [r7, #0]
 8002e3c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002e3e:	461a      	mov	r2, r3
 8002e40:	f000 f90e 	bl	8003060 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	2140      	movs	r1, #64	@ 0x40
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	f000 fa18 	bl	8003280 <TIM_ITRx_SetConfig>
      break;
 8002e50:	e00c      	b.n	8002e6c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681a      	ldr	r2, [r3, #0]
 8002e56:	683b      	ldr	r3, [r7, #0]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	4619      	mov	r1, r3
 8002e5c:	4610      	mov	r0, r2
 8002e5e:	f000 fa0f 	bl	8003280 <TIM_ITRx_SetConfig>
      break;
 8002e62:	e003      	b.n	8002e6c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002e64:	2301      	movs	r3, #1
 8002e66:	73fb      	strb	r3, [r7, #15]
      break;
 8002e68:	e000      	b.n	8002e6c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002e6a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	2201      	movs	r2, #1
 8002e70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	2200      	movs	r2, #0
 8002e78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002e7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e7e:	4618      	mov	r0, r3
 8002e80:	3710      	adds	r7, #16
 8002e82:	46bd      	mov	sp, r7
 8002e84:	bd80      	pop	{r7, pc}

08002e86 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002e86:	b480      	push	{r7}
 8002e88:	b083      	sub	sp, #12
 8002e8a:	af00      	add	r7, sp, #0
 8002e8c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8002e8e:	bf00      	nop
 8002e90:	370c      	adds	r7, #12
 8002e92:	46bd      	mov	sp, r7
 8002e94:	bc80      	pop	{r7}
 8002e96:	4770      	bx	lr

08002e98 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002e98:	b480      	push	{r7}
 8002e9a:	b083      	sub	sp, #12
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002ea0:	bf00      	nop
 8002ea2:	370c      	adds	r7, #12
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	bc80      	pop	{r7}
 8002ea8:	4770      	bx	lr

08002eaa <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002eaa:	b480      	push	{r7}
 8002eac:	b083      	sub	sp, #12
 8002eae:	af00      	add	r7, sp, #0
 8002eb0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002eb2:	bf00      	nop
 8002eb4:	370c      	adds	r7, #12
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	bc80      	pop	{r7}
 8002eba:	4770      	bx	lr

08002ebc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002ebc:	b480      	push	{r7}
 8002ebe:	b083      	sub	sp, #12
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002ec4:	bf00      	nop
 8002ec6:	370c      	adds	r7, #12
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	bc80      	pop	{r7}
 8002ecc:	4770      	bx	lr
	...

08002ed0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002ed0:	b480      	push	{r7}
 8002ed2:	b085      	sub	sp, #20
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
 8002ed8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	4a2f      	ldr	r2, [pc, #188]	@ (8002fa0 <TIM_Base_SetConfig+0xd0>)
 8002ee4:	4293      	cmp	r3, r2
 8002ee6:	d00b      	beq.n	8002f00 <TIM_Base_SetConfig+0x30>
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002eee:	d007      	beq.n	8002f00 <TIM_Base_SetConfig+0x30>
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	4a2c      	ldr	r2, [pc, #176]	@ (8002fa4 <TIM_Base_SetConfig+0xd4>)
 8002ef4:	4293      	cmp	r3, r2
 8002ef6:	d003      	beq.n	8002f00 <TIM_Base_SetConfig+0x30>
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	4a2b      	ldr	r2, [pc, #172]	@ (8002fa8 <TIM_Base_SetConfig+0xd8>)
 8002efc:	4293      	cmp	r3, r2
 8002efe:	d108      	bne.n	8002f12 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002f06:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002f08:	683b      	ldr	r3, [r7, #0]
 8002f0a:	685b      	ldr	r3, [r3, #4]
 8002f0c:	68fa      	ldr	r2, [r7, #12]
 8002f0e:	4313      	orrs	r3, r2
 8002f10:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	4a22      	ldr	r2, [pc, #136]	@ (8002fa0 <TIM_Base_SetConfig+0xd0>)
 8002f16:	4293      	cmp	r3, r2
 8002f18:	d00b      	beq.n	8002f32 <TIM_Base_SetConfig+0x62>
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002f20:	d007      	beq.n	8002f32 <TIM_Base_SetConfig+0x62>
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	4a1f      	ldr	r2, [pc, #124]	@ (8002fa4 <TIM_Base_SetConfig+0xd4>)
 8002f26:	4293      	cmp	r3, r2
 8002f28:	d003      	beq.n	8002f32 <TIM_Base_SetConfig+0x62>
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	4a1e      	ldr	r2, [pc, #120]	@ (8002fa8 <TIM_Base_SetConfig+0xd8>)
 8002f2e:	4293      	cmp	r3, r2
 8002f30:	d108      	bne.n	8002f44 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002f38:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002f3a:	683b      	ldr	r3, [r7, #0]
 8002f3c:	68db      	ldr	r3, [r3, #12]
 8002f3e:	68fa      	ldr	r2, [r7, #12]
 8002f40:	4313      	orrs	r3, r2
 8002f42:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002f4a:	683b      	ldr	r3, [r7, #0]
 8002f4c:	695b      	ldr	r3, [r3, #20]
 8002f4e:	4313      	orrs	r3, r2
 8002f50:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	68fa      	ldr	r2, [r7, #12]
 8002f56:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002f58:	683b      	ldr	r3, [r7, #0]
 8002f5a:	689a      	ldr	r2, [r3, #8]
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002f60:	683b      	ldr	r3, [r7, #0]
 8002f62:	681a      	ldr	r2, [r3, #0]
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	4a0d      	ldr	r2, [pc, #52]	@ (8002fa0 <TIM_Base_SetConfig+0xd0>)
 8002f6c:	4293      	cmp	r3, r2
 8002f6e:	d103      	bne.n	8002f78 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002f70:	683b      	ldr	r3, [r7, #0]
 8002f72:	691a      	ldr	r2, [r3, #16]
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2201      	movs	r2, #1
 8002f7c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	691b      	ldr	r3, [r3, #16]
 8002f82:	f003 0301 	and.w	r3, r3, #1
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d005      	beq.n	8002f96 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	691b      	ldr	r3, [r3, #16]
 8002f8e:	f023 0201 	bic.w	r2, r3, #1
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	611a      	str	r2, [r3, #16]
  }
}
 8002f96:	bf00      	nop
 8002f98:	3714      	adds	r7, #20
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	bc80      	pop	{r7}
 8002f9e:	4770      	bx	lr
 8002fa0:	40012c00 	.word	0x40012c00
 8002fa4:	40000400 	.word	0x40000400
 8002fa8:	40000800 	.word	0x40000800

08002fac <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8002fac:	b480      	push	{r7}
 8002fae:	b087      	sub	sp, #28
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	60f8      	str	r0, [r7, #12]
 8002fb4:	60b9      	str	r1, [r7, #8]
 8002fb6:	607a      	str	r2, [r7, #4]
 8002fb8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	6a1b      	ldr	r3, [r3, #32]
 8002fbe:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	6a1b      	ldr	r3, [r3, #32]
 8002fc4:	f023 0201 	bic.w	r2, r3, #1
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	699b      	ldr	r3, [r3, #24]
 8002fd0:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	4a1f      	ldr	r2, [pc, #124]	@ (8003054 <TIM_TI1_SetConfig+0xa8>)
 8002fd6:	4293      	cmp	r3, r2
 8002fd8:	d00b      	beq.n	8002ff2 <TIM_TI1_SetConfig+0x46>
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002fe0:	d007      	beq.n	8002ff2 <TIM_TI1_SetConfig+0x46>
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	4a1c      	ldr	r2, [pc, #112]	@ (8003058 <TIM_TI1_SetConfig+0xac>)
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	d003      	beq.n	8002ff2 <TIM_TI1_SetConfig+0x46>
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	4a1b      	ldr	r2, [pc, #108]	@ (800305c <TIM_TI1_SetConfig+0xb0>)
 8002fee:	4293      	cmp	r3, r2
 8002ff0:	d101      	bne.n	8002ff6 <TIM_TI1_SetConfig+0x4a>
 8002ff2:	2301      	movs	r3, #1
 8002ff4:	e000      	b.n	8002ff8 <TIM_TI1_SetConfig+0x4c>
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d008      	beq.n	800300e <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8002ffc:	697b      	ldr	r3, [r7, #20]
 8002ffe:	f023 0303 	bic.w	r3, r3, #3
 8003002:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8003004:	697a      	ldr	r2, [r7, #20]
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	4313      	orrs	r3, r2
 800300a:	617b      	str	r3, [r7, #20]
 800300c:	e003      	b.n	8003016 <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800300e:	697b      	ldr	r3, [r7, #20]
 8003010:	f043 0301 	orr.w	r3, r3, #1
 8003014:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003016:	697b      	ldr	r3, [r7, #20]
 8003018:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800301c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800301e:	683b      	ldr	r3, [r7, #0]
 8003020:	011b      	lsls	r3, r3, #4
 8003022:	b2db      	uxtb	r3, r3
 8003024:	697a      	ldr	r2, [r7, #20]
 8003026:	4313      	orrs	r3, r2
 8003028:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800302a:	693b      	ldr	r3, [r7, #16]
 800302c:	f023 030a 	bic.w	r3, r3, #10
 8003030:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8003032:	68bb      	ldr	r3, [r7, #8]
 8003034:	f003 030a 	and.w	r3, r3, #10
 8003038:	693a      	ldr	r2, [r7, #16]
 800303a:	4313      	orrs	r3, r2
 800303c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	697a      	ldr	r2, [r7, #20]
 8003042:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	693a      	ldr	r2, [r7, #16]
 8003048:	621a      	str	r2, [r3, #32]
}
 800304a:	bf00      	nop
 800304c:	371c      	adds	r7, #28
 800304e:	46bd      	mov	sp, r7
 8003050:	bc80      	pop	{r7}
 8003052:	4770      	bx	lr
 8003054:	40012c00 	.word	0x40012c00
 8003058:	40000400 	.word	0x40000400
 800305c:	40000800 	.word	0x40000800

08003060 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003060:	b480      	push	{r7}
 8003062:	b087      	sub	sp, #28
 8003064:	af00      	add	r7, sp, #0
 8003066:	60f8      	str	r0, [r7, #12]
 8003068:	60b9      	str	r1, [r7, #8]
 800306a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	6a1b      	ldr	r3, [r3, #32]
 8003070:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	6a1b      	ldr	r3, [r3, #32]
 8003076:	f023 0201 	bic.w	r2, r3, #1
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	699b      	ldr	r3, [r3, #24]
 8003082:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003084:	693b      	ldr	r3, [r7, #16]
 8003086:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800308a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	011b      	lsls	r3, r3, #4
 8003090:	693a      	ldr	r2, [r7, #16]
 8003092:	4313      	orrs	r3, r2
 8003094:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003096:	697b      	ldr	r3, [r7, #20]
 8003098:	f023 030a 	bic.w	r3, r3, #10
 800309c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800309e:	697a      	ldr	r2, [r7, #20]
 80030a0:	68bb      	ldr	r3, [r7, #8]
 80030a2:	4313      	orrs	r3, r2
 80030a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	693a      	ldr	r2, [r7, #16]
 80030aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	697a      	ldr	r2, [r7, #20]
 80030b0:	621a      	str	r2, [r3, #32]
}
 80030b2:	bf00      	nop
 80030b4:	371c      	adds	r7, #28
 80030b6:	46bd      	mov	sp, r7
 80030b8:	bc80      	pop	{r7}
 80030ba:	4770      	bx	lr

080030bc <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80030bc:	b480      	push	{r7}
 80030be:	b087      	sub	sp, #28
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	60f8      	str	r0, [r7, #12]
 80030c4:	60b9      	str	r1, [r7, #8]
 80030c6:	607a      	str	r2, [r7, #4]
 80030c8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	6a1b      	ldr	r3, [r3, #32]
 80030ce:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	6a1b      	ldr	r3, [r3, #32]
 80030d4:	f023 0210 	bic.w	r2, r3, #16
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	699b      	ldr	r3, [r3, #24]
 80030e0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80030e2:	693b      	ldr	r3, [r7, #16]
 80030e4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80030e8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	021b      	lsls	r3, r3, #8
 80030ee:	693a      	ldr	r2, [r7, #16]
 80030f0:	4313      	orrs	r3, r2
 80030f2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80030f4:	693b      	ldr	r3, [r7, #16]
 80030f6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80030fa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	031b      	lsls	r3, r3, #12
 8003100:	b29b      	uxth	r3, r3
 8003102:	693a      	ldr	r2, [r7, #16]
 8003104:	4313      	orrs	r3, r2
 8003106:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003108:	697b      	ldr	r3, [r7, #20]
 800310a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800310e:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8003110:	68bb      	ldr	r3, [r7, #8]
 8003112:	011b      	lsls	r3, r3, #4
 8003114:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8003118:	697a      	ldr	r2, [r7, #20]
 800311a:	4313      	orrs	r3, r2
 800311c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	693a      	ldr	r2, [r7, #16]
 8003122:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	697a      	ldr	r2, [r7, #20]
 8003128:	621a      	str	r2, [r3, #32]
}
 800312a:	bf00      	nop
 800312c:	371c      	adds	r7, #28
 800312e:	46bd      	mov	sp, r7
 8003130:	bc80      	pop	{r7}
 8003132:	4770      	bx	lr

08003134 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003134:	b480      	push	{r7}
 8003136:	b087      	sub	sp, #28
 8003138:	af00      	add	r7, sp, #0
 800313a:	60f8      	str	r0, [r7, #12]
 800313c:	60b9      	str	r1, [r7, #8]
 800313e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	6a1b      	ldr	r3, [r3, #32]
 8003144:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	6a1b      	ldr	r3, [r3, #32]
 800314a:	f023 0210 	bic.w	r2, r3, #16
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	699b      	ldr	r3, [r3, #24]
 8003156:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003158:	693b      	ldr	r3, [r7, #16]
 800315a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800315e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	031b      	lsls	r3, r3, #12
 8003164:	693a      	ldr	r2, [r7, #16]
 8003166:	4313      	orrs	r3, r2
 8003168:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800316a:	697b      	ldr	r3, [r7, #20]
 800316c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003170:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003172:	68bb      	ldr	r3, [r7, #8]
 8003174:	011b      	lsls	r3, r3, #4
 8003176:	697a      	ldr	r2, [r7, #20]
 8003178:	4313      	orrs	r3, r2
 800317a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	693a      	ldr	r2, [r7, #16]
 8003180:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	697a      	ldr	r2, [r7, #20]
 8003186:	621a      	str	r2, [r3, #32]
}
 8003188:	bf00      	nop
 800318a:	371c      	adds	r7, #28
 800318c:	46bd      	mov	sp, r7
 800318e:	bc80      	pop	{r7}
 8003190:	4770      	bx	lr

08003192 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003192:	b480      	push	{r7}
 8003194:	b087      	sub	sp, #28
 8003196:	af00      	add	r7, sp, #0
 8003198:	60f8      	str	r0, [r7, #12]
 800319a:	60b9      	str	r1, [r7, #8]
 800319c:	607a      	str	r2, [r7, #4]
 800319e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	6a1b      	ldr	r3, [r3, #32]
 80031a4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	6a1b      	ldr	r3, [r3, #32]
 80031aa:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	69db      	ldr	r3, [r3, #28]
 80031b6:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80031b8:	693b      	ldr	r3, [r7, #16]
 80031ba:	f023 0303 	bic.w	r3, r3, #3
 80031be:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 80031c0:	693a      	ldr	r2, [r7, #16]
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	4313      	orrs	r3, r2
 80031c6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80031c8:	693b      	ldr	r3, [r7, #16]
 80031ca:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80031ce:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80031d0:	683b      	ldr	r3, [r7, #0]
 80031d2:	011b      	lsls	r3, r3, #4
 80031d4:	b2db      	uxtb	r3, r3
 80031d6:	693a      	ldr	r2, [r7, #16]
 80031d8:	4313      	orrs	r3, r2
 80031da:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 80031dc:	697b      	ldr	r3, [r7, #20]
 80031de:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80031e2:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 80031e4:	68bb      	ldr	r3, [r7, #8]
 80031e6:	021b      	lsls	r3, r3, #8
 80031e8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80031ec:	697a      	ldr	r2, [r7, #20]
 80031ee:	4313      	orrs	r3, r2
 80031f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	693a      	ldr	r2, [r7, #16]
 80031f6:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	697a      	ldr	r2, [r7, #20]
 80031fc:	621a      	str	r2, [r3, #32]
}
 80031fe:	bf00      	nop
 8003200:	371c      	adds	r7, #28
 8003202:	46bd      	mov	sp, r7
 8003204:	bc80      	pop	{r7}
 8003206:	4770      	bx	lr

08003208 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003208:	b480      	push	{r7}
 800320a:	b087      	sub	sp, #28
 800320c:	af00      	add	r7, sp, #0
 800320e:	60f8      	str	r0, [r7, #12]
 8003210:	60b9      	str	r1, [r7, #8]
 8003212:	607a      	str	r2, [r7, #4]
 8003214:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	6a1b      	ldr	r3, [r3, #32]
 800321a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	6a1b      	ldr	r3, [r3, #32]
 8003220:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	69db      	ldr	r3, [r3, #28]
 800322c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800322e:	693b      	ldr	r3, [r7, #16]
 8003230:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003234:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	021b      	lsls	r3, r3, #8
 800323a:	693a      	ldr	r2, [r7, #16]
 800323c:	4313      	orrs	r3, r2
 800323e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8003240:	693b      	ldr	r3, [r7, #16]
 8003242:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003246:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8003248:	683b      	ldr	r3, [r7, #0]
 800324a:	031b      	lsls	r3, r3, #12
 800324c:	b29b      	uxth	r3, r3
 800324e:	693a      	ldr	r2, [r7, #16]
 8003250:	4313      	orrs	r3, r2
 8003252:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 8003254:	697b      	ldr	r3, [r7, #20]
 8003256:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800325a:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 800325c:	68bb      	ldr	r3, [r7, #8]
 800325e:	031b      	lsls	r3, r3, #12
 8003260:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003264:	697a      	ldr	r2, [r7, #20]
 8003266:	4313      	orrs	r3, r2
 8003268:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	693a      	ldr	r2, [r7, #16]
 800326e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	697a      	ldr	r2, [r7, #20]
 8003274:	621a      	str	r2, [r3, #32]
}
 8003276:	bf00      	nop
 8003278:	371c      	adds	r7, #28
 800327a:	46bd      	mov	sp, r7
 800327c:	bc80      	pop	{r7}
 800327e:	4770      	bx	lr

08003280 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003280:	b480      	push	{r7}
 8003282:	b085      	sub	sp, #20
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
 8003288:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	689b      	ldr	r3, [r3, #8]
 800328e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003296:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003298:	683a      	ldr	r2, [r7, #0]
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	4313      	orrs	r3, r2
 800329e:	f043 0307 	orr.w	r3, r3, #7
 80032a2:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	68fa      	ldr	r2, [r7, #12]
 80032a8:	609a      	str	r2, [r3, #8]
}
 80032aa:	bf00      	nop
 80032ac:	3714      	adds	r7, #20
 80032ae:	46bd      	mov	sp, r7
 80032b0:	bc80      	pop	{r7}
 80032b2:	4770      	bx	lr

080032b4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80032b4:	b480      	push	{r7}
 80032b6:	b087      	sub	sp, #28
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	60f8      	str	r0, [r7, #12]
 80032bc:	60b9      	str	r1, [r7, #8]
 80032be:	607a      	str	r2, [r7, #4]
 80032c0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	689b      	ldr	r3, [r3, #8]
 80032c6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80032c8:	697b      	ldr	r3, [r7, #20]
 80032ca:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80032ce:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80032d0:	683b      	ldr	r3, [r7, #0]
 80032d2:	021a      	lsls	r2, r3, #8
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	431a      	orrs	r2, r3
 80032d8:	68bb      	ldr	r3, [r7, #8]
 80032da:	4313      	orrs	r3, r2
 80032dc:	697a      	ldr	r2, [r7, #20]
 80032de:	4313      	orrs	r3, r2
 80032e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	697a      	ldr	r2, [r7, #20]
 80032e6:	609a      	str	r2, [r3, #8]
}
 80032e8:	bf00      	nop
 80032ea:	371c      	adds	r7, #28
 80032ec:	46bd      	mov	sp, r7
 80032ee:	bc80      	pop	{r7}
 80032f0:	4770      	bx	lr

080032f2 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80032f2:	b480      	push	{r7}
 80032f4:	b087      	sub	sp, #28
 80032f6:	af00      	add	r7, sp, #0
 80032f8:	60f8      	str	r0, [r7, #12]
 80032fa:	60b9      	str	r1, [r7, #8]
 80032fc:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80032fe:	68bb      	ldr	r3, [r7, #8]
 8003300:	f003 031f 	and.w	r3, r3, #31
 8003304:	2201      	movs	r2, #1
 8003306:	fa02 f303 	lsl.w	r3, r2, r3
 800330a:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	6a1a      	ldr	r2, [r3, #32]
 8003310:	697b      	ldr	r3, [r7, #20]
 8003312:	43db      	mvns	r3, r3
 8003314:	401a      	ands	r2, r3
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	6a1a      	ldr	r2, [r3, #32]
 800331e:	68bb      	ldr	r3, [r7, #8]
 8003320:	f003 031f 	and.w	r3, r3, #31
 8003324:	6879      	ldr	r1, [r7, #4]
 8003326:	fa01 f303 	lsl.w	r3, r1, r3
 800332a:	431a      	orrs	r2, r3
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	621a      	str	r2, [r3, #32]
}
 8003330:	bf00      	nop
 8003332:	371c      	adds	r7, #28
 8003334:	46bd      	mov	sp, r7
 8003336:	bc80      	pop	{r7}
 8003338:	4770      	bx	lr
	...

0800333c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800333c:	b480      	push	{r7}
 800333e:	b085      	sub	sp, #20
 8003340:	af00      	add	r7, sp, #0
 8003342:	6078      	str	r0, [r7, #4]
 8003344:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800334c:	2b01      	cmp	r3, #1
 800334e:	d101      	bne.n	8003354 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003350:	2302      	movs	r3, #2
 8003352:	e046      	b.n	80033e2 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	2201      	movs	r2, #1
 8003358:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2202      	movs	r2, #2
 8003360:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	685b      	ldr	r3, [r3, #4]
 800336a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	689b      	ldr	r3, [r3, #8]
 8003372:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800337a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	68fa      	ldr	r2, [r7, #12]
 8003382:	4313      	orrs	r3, r2
 8003384:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	68fa      	ldr	r2, [r7, #12]
 800338c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	4a16      	ldr	r2, [pc, #88]	@ (80033ec <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003394:	4293      	cmp	r3, r2
 8003396:	d00e      	beq.n	80033b6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80033a0:	d009      	beq.n	80033b6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	4a12      	ldr	r2, [pc, #72]	@ (80033f0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80033a8:	4293      	cmp	r3, r2
 80033aa:	d004      	beq.n	80033b6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	4a10      	ldr	r2, [pc, #64]	@ (80033f4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80033b2:	4293      	cmp	r3, r2
 80033b4:	d10c      	bne.n	80033d0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80033b6:	68bb      	ldr	r3, [r7, #8]
 80033b8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80033bc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80033be:	683b      	ldr	r3, [r7, #0]
 80033c0:	685b      	ldr	r3, [r3, #4]
 80033c2:	68ba      	ldr	r2, [r7, #8]
 80033c4:	4313      	orrs	r3, r2
 80033c6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	68ba      	ldr	r2, [r7, #8]
 80033ce:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2201      	movs	r2, #1
 80033d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	2200      	movs	r2, #0
 80033dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80033e0:	2300      	movs	r3, #0
}
 80033e2:	4618      	mov	r0, r3
 80033e4:	3714      	adds	r7, #20
 80033e6:	46bd      	mov	sp, r7
 80033e8:	bc80      	pop	{r7}
 80033ea:	4770      	bx	lr
 80033ec:	40012c00 	.word	0x40012c00
 80033f0:	40000400 	.word	0x40000400
 80033f4:	40000800 	.word	0x40000800

080033f8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80033f8:	b480      	push	{r7}
 80033fa:	b083      	sub	sp, #12
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003400:	bf00      	nop
 8003402:	370c      	adds	r7, #12
 8003404:	46bd      	mov	sp, r7
 8003406:	bc80      	pop	{r7}
 8003408:	4770      	bx	lr

0800340a <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800340a:	b480      	push	{r7}
 800340c:	b083      	sub	sp, #12
 800340e:	af00      	add	r7, sp, #0
 8003410:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003412:	bf00      	nop
 8003414:	370c      	adds	r7, #12
 8003416:	46bd      	mov	sp, r7
 8003418:	bc80      	pop	{r7}
 800341a:	4770      	bx	lr

0800341c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800341c:	b580      	push	{r7, lr}
 800341e:	b082      	sub	sp, #8
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2b00      	cmp	r3, #0
 8003428:	d101      	bne.n	800342e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800342a:	2301      	movs	r3, #1
 800342c:	e042      	b.n	80034b4 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003434:	b2db      	uxtb	r3, r3
 8003436:	2b00      	cmp	r3, #0
 8003438:	d106      	bne.n	8003448 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	2200      	movs	r2, #0
 800343e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003442:	6878      	ldr	r0, [r7, #4]
 8003444:	f7fe f868 	bl	8001518 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	2224      	movs	r2, #36	@ 0x24
 800344c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	68da      	ldr	r2, [r3, #12]
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800345e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003460:	6878      	ldr	r0, [r7, #4]
 8003462:	f000 f971 	bl	8003748 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	691a      	ldr	r2, [r3, #16]
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003474:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	695a      	ldr	r2, [r3, #20]
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003484:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	68da      	ldr	r2, [r3, #12]
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003494:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	2200      	movs	r2, #0
 800349a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	2220      	movs	r2, #32
 80034a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	2220      	movs	r2, #32
 80034a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	2200      	movs	r2, #0
 80034b0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80034b2:	2300      	movs	r3, #0
}
 80034b4:	4618      	mov	r0, r3
 80034b6:	3708      	adds	r7, #8
 80034b8:	46bd      	mov	sp, r7
 80034ba:	bd80      	pop	{r7, pc}

080034bc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80034bc:	b580      	push	{r7, lr}
 80034be:	b08a      	sub	sp, #40	@ 0x28
 80034c0:	af02      	add	r7, sp, #8
 80034c2:	60f8      	str	r0, [r7, #12]
 80034c4:	60b9      	str	r1, [r7, #8]
 80034c6:	603b      	str	r3, [r7, #0]
 80034c8:	4613      	mov	r3, r2
 80034ca:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80034cc:	2300      	movs	r3, #0
 80034ce:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80034d6:	b2db      	uxtb	r3, r3
 80034d8:	2b20      	cmp	r3, #32
 80034da:	d175      	bne.n	80035c8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80034dc:	68bb      	ldr	r3, [r7, #8]
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d002      	beq.n	80034e8 <HAL_UART_Transmit+0x2c>
 80034e2:	88fb      	ldrh	r3, [r7, #6]
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d101      	bne.n	80034ec <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80034e8:	2301      	movs	r3, #1
 80034ea:	e06e      	b.n	80035ca <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	2200      	movs	r2, #0
 80034f0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	2221      	movs	r2, #33	@ 0x21
 80034f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80034fa:	f7fe f9d5 	bl	80018a8 <HAL_GetTick>
 80034fe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	88fa      	ldrh	r2, [r7, #6]
 8003504:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	88fa      	ldrh	r2, [r7, #6]
 800350a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	689b      	ldr	r3, [r3, #8]
 8003510:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003514:	d108      	bne.n	8003528 <HAL_UART_Transmit+0x6c>
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	691b      	ldr	r3, [r3, #16]
 800351a:	2b00      	cmp	r3, #0
 800351c:	d104      	bne.n	8003528 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800351e:	2300      	movs	r3, #0
 8003520:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003522:	68bb      	ldr	r3, [r7, #8]
 8003524:	61bb      	str	r3, [r7, #24]
 8003526:	e003      	b.n	8003530 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003528:	68bb      	ldr	r3, [r7, #8]
 800352a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800352c:	2300      	movs	r3, #0
 800352e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003530:	e02e      	b.n	8003590 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003532:	683b      	ldr	r3, [r7, #0]
 8003534:	9300      	str	r3, [sp, #0]
 8003536:	697b      	ldr	r3, [r7, #20]
 8003538:	2200      	movs	r2, #0
 800353a:	2180      	movs	r1, #128	@ 0x80
 800353c:	68f8      	ldr	r0, [r7, #12]
 800353e:	f000 f848 	bl	80035d2 <UART_WaitOnFlagUntilTimeout>
 8003542:	4603      	mov	r3, r0
 8003544:	2b00      	cmp	r3, #0
 8003546:	d005      	beq.n	8003554 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	2220      	movs	r2, #32
 800354c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003550:	2303      	movs	r3, #3
 8003552:	e03a      	b.n	80035ca <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003554:	69fb      	ldr	r3, [r7, #28]
 8003556:	2b00      	cmp	r3, #0
 8003558:	d10b      	bne.n	8003572 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800355a:	69bb      	ldr	r3, [r7, #24]
 800355c:	881b      	ldrh	r3, [r3, #0]
 800355e:	461a      	mov	r2, r3
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003568:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800356a:	69bb      	ldr	r3, [r7, #24]
 800356c:	3302      	adds	r3, #2
 800356e:	61bb      	str	r3, [r7, #24]
 8003570:	e007      	b.n	8003582 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003572:	69fb      	ldr	r3, [r7, #28]
 8003574:	781a      	ldrb	r2, [r3, #0]
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800357c:	69fb      	ldr	r3, [r7, #28]
 800357e:	3301      	adds	r3, #1
 8003580:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003586:	b29b      	uxth	r3, r3
 8003588:	3b01      	subs	r3, #1
 800358a:	b29a      	uxth	r2, r3
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003594:	b29b      	uxth	r3, r3
 8003596:	2b00      	cmp	r3, #0
 8003598:	d1cb      	bne.n	8003532 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	9300      	str	r3, [sp, #0]
 800359e:	697b      	ldr	r3, [r7, #20]
 80035a0:	2200      	movs	r2, #0
 80035a2:	2140      	movs	r1, #64	@ 0x40
 80035a4:	68f8      	ldr	r0, [r7, #12]
 80035a6:	f000 f814 	bl	80035d2 <UART_WaitOnFlagUntilTimeout>
 80035aa:	4603      	mov	r3, r0
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d005      	beq.n	80035bc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	2220      	movs	r2, #32
 80035b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80035b8:	2303      	movs	r3, #3
 80035ba:	e006      	b.n	80035ca <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	2220      	movs	r2, #32
 80035c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80035c4:	2300      	movs	r3, #0
 80035c6:	e000      	b.n	80035ca <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80035c8:	2302      	movs	r3, #2
  }
}
 80035ca:	4618      	mov	r0, r3
 80035cc:	3720      	adds	r7, #32
 80035ce:	46bd      	mov	sp, r7
 80035d0:	bd80      	pop	{r7, pc}

080035d2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80035d2:	b580      	push	{r7, lr}
 80035d4:	b086      	sub	sp, #24
 80035d6:	af00      	add	r7, sp, #0
 80035d8:	60f8      	str	r0, [r7, #12]
 80035da:	60b9      	str	r1, [r7, #8]
 80035dc:	603b      	str	r3, [r7, #0]
 80035de:	4613      	mov	r3, r2
 80035e0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80035e2:	e03b      	b.n	800365c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80035e4:	6a3b      	ldr	r3, [r7, #32]
 80035e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035ea:	d037      	beq.n	800365c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035ec:	f7fe f95c 	bl	80018a8 <HAL_GetTick>
 80035f0:	4602      	mov	r2, r0
 80035f2:	683b      	ldr	r3, [r7, #0]
 80035f4:	1ad3      	subs	r3, r2, r3
 80035f6:	6a3a      	ldr	r2, [r7, #32]
 80035f8:	429a      	cmp	r2, r3
 80035fa:	d302      	bcc.n	8003602 <UART_WaitOnFlagUntilTimeout+0x30>
 80035fc:	6a3b      	ldr	r3, [r7, #32]
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d101      	bne.n	8003606 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003602:	2303      	movs	r3, #3
 8003604:	e03a      	b.n	800367c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	68db      	ldr	r3, [r3, #12]
 800360c:	f003 0304 	and.w	r3, r3, #4
 8003610:	2b00      	cmp	r3, #0
 8003612:	d023      	beq.n	800365c <UART_WaitOnFlagUntilTimeout+0x8a>
 8003614:	68bb      	ldr	r3, [r7, #8]
 8003616:	2b80      	cmp	r3, #128	@ 0x80
 8003618:	d020      	beq.n	800365c <UART_WaitOnFlagUntilTimeout+0x8a>
 800361a:	68bb      	ldr	r3, [r7, #8]
 800361c:	2b40      	cmp	r3, #64	@ 0x40
 800361e:	d01d      	beq.n	800365c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f003 0308 	and.w	r3, r3, #8
 800362a:	2b08      	cmp	r3, #8
 800362c:	d116      	bne.n	800365c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800362e:	2300      	movs	r3, #0
 8003630:	617b      	str	r3, [r7, #20]
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	617b      	str	r3, [r7, #20]
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	685b      	ldr	r3, [r3, #4]
 8003640:	617b      	str	r3, [r7, #20]
 8003642:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003644:	68f8      	ldr	r0, [r7, #12]
 8003646:	f000 f81d 	bl	8003684 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	2208      	movs	r2, #8
 800364e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	2200      	movs	r2, #0
 8003654:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003658:	2301      	movs	r3, #1
 800365a:	e00f      	b.n	800367c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	681a      	ldr	r2, [r3, #0]
 8003662:	68bb      	ldr	r3, [r7, #8]
 8003664:	4013      	ands	r3, r2
 8003666:	68ba      	ldr	r2, [r7, #8]
 8003668:	429a      	cmp	r2, r3
 800366a:	bf0c      	ite	eq
 800366c:	2301      	moveq	r3, #1
 800366e:	2300      	movne	r3, #0
 8003670:	b2db      	uxtb	r3, r3
 8003672:	461a      	mov	r2, r3
 8003674:	79fb      	ldrb	r3, [r7, #7]
 8003676:	429a      	cmp	r2, r3
 8003678:	d0b4      	beq.n	80035e4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800367a:	2300      	movs	r3, #0
}
 800367c:	4618      	mov	r0, r3
 800367e:	3718      	adds	r7, #24
 8003680:	46bd      	mov	sp, r7
 8003682:	bd80      	pop	{r7, pc}

08003684 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003684:	b480      	push	{r7}
 8003686:	b095      	sub	sp, #84	@ 0x54
 8003688:	af00      	add	r7, sp, #0
 800368a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	330c      	adds	r3, #12
 8003692:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003694:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003696:	e853 3f00 	ldrex	r3, [r3]
 800369a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800369c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800369e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80036a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	330c      	adds	r3, #12
 80036aa:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80036ac:	643a      	str	r2, [r7, #64]	@ 0x40
 80036ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036b0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80036b2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80036b4:	e841 2300 	strex	r3, r2, [r1]
 80036b8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80036ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d1e5      	bne.n	800368c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	3314      	adds	r3, #20
 80036c6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036c8:	6a3b      	ldr	r3, [r7, #32]
 80036ca:	e853 3f00 	ldrex	r3, [r3]
 80036ce:	61fb      	str	r3, [r7, #28]
   return(result);
 80036d0:	69fb      	ldr	r3, [r7, #28]
 80036d2:	f023 0301 	bic.w	r3, r3, #1
 80036d6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	3314      	adds	r3, #20
 80036de:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80036e0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80036e2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036e4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80036e6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80036e8:	e841 2300 	strex	r3, r2, [r1]
 80036ec:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80036ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d1e5      	bne.n	80036c0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036f8:	2b01      	cmp	r3, #1
 80036fa:	d119      	bne.n	8003730 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	330c      	adds	r3, #12
 8003702:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	e853 3f00 	ldrex	r3, [r3]
 800370a:	60bb      	str	r3, [r7, #8]
   return(result);
 800370c:	68bb      	ldr	r3, [r7, #8]
 800370e:	f023 0310 	bic.w	r3, r3, #16
 8003712:	647b      	str	r3, [r7, #68]	@ 0x44
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	330c      	adds	r3, #12
 800371a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800371c:	61ba      	str	r2, [r7, #24]
 800371e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003720:	6979      	ldr	r1, [r7, #20]
 8003722:	69ba      	ldr	r2, [r7, #24]
 8003724:	e841 2300 	strex	r3, r2, [r1]
 8003728:	613b      	str	r3, [r7, #16]
   return(result);
 800372a:	693b      	ldr	r3, [r7, #16]
 800372c:	2b00      	cmp	r3, #0
 800372e:	d1e5      	bne.n	80036fc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	2220      	movs	r2, #32
 8003734:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2200      	movs	r2, #0
 800373c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800373e:	bf00      	nop
 8003740:	3754      	adds	r7, #84	@ 0x54
 8003742:	46bd      	mov	sp, r7
 8003744:	bc80      	pop	{r7}
 8003746:	4770      	bx	lr

08003748 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003748:	b580      	push	{r7, lr}
 800374a:	b084      	sub	sp, #16
 800374c:	af00      	add	r7, sp, #0
 800374e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	691b      	ldr	r3, [r3, #16]
 8003756:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	68da      	ldr	r2, [r3, #12]
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	430a      	orrs	r2, r1
 8003764:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	689a      	ldr	r2, [r3, #8]
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	691b      	ldr	r3, [r3, #16]
 800376e:	431a      	orrs	r2, r3
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	695b      	ldr	r3, [r3, #20]
 8003774:	4313      	orrs	r3, r2
 8003776:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	68db      	ldr	r3, [r3, #12]
 800377e:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8003782:	f023 030c 	bic.w	r3, r3, #12
 8003786:	687a      	ldr	r2, [r7, #4]
 8003788:	6812      	ldr	r2, [r2, #0]
 800378a:	68b9      	ldr	r1, [r7, #8]
 800378c:	430b      	orrs	r3, r1
 800378e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	695b      	ldr	r3, [r3, #20]
 8003796:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	699a      	ldr	r2, [r3, #24]
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	430a      	orrs	r2, r1
 80037a4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	4a2c      	ldr	r2, [pc, #176]	@ (800385c <UART_SetConfig+0x114>)
 80037ac:	4293      	cmp	r3, r2
 80037ae:	d103      	bne.n	80037b8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80037b0:	f7fe ff30 	bl	8002614 <HAL_RCC_GetPCLK2Freq>
 80037b4:	60f8      	str	r0, [r7, #12]
 80037b6:	e002      	b.n	80037be <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80037b8:	f7fe ff18 	bl	80025ec <HAL_RCC_GetPCLK1Freq>
 80037bc:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80037be:	68fa      	ldr	r2, [r7, #12]
 80037c0:	4613      	mov	r3, r2
 80037c2:	009b      	lsls	r3, r3, #2
 80037c4:	4413      	add	r3, r2
 80037c6:	009a      	lsls	r2, r3, #2
 80037c8:	441a      	add	r2, r3
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	685b      	ldr	r3, [r3, #4]
 80037ce:	009b      	lsls	r3, r3, #2
 80037d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80037d4:	4a22      	ldr	r2, [pc, #136]	@ (8003860 <UART_SetConfig+0x118>)
 80037d6:	fba2 2303 	umull	r2, r3, r2, r3
 80037da:	095b      	lsrs	r3, r3, #5
 80037dc:	0119      	lsls	r1, r3, #4
 80037de:	68fa      	ldr	r2, [r7, #12]
 80037e0:	4613      	mov	r3, r2
 80037e2:	009b      	lsls	r3, r3, #2
 80037e4:	4413      	add	r3, r2
 80037e6:	009a      	lsls	r2, r3, #2
 80037e8:	441a      	add	r2, r3
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	685b      	ldr	r3, [r3, #4]
 80037ee:	009b      	lsls	r3, r3, #2
 80037f0:	fbb2 f2f3 	udiv	r2, r2, r3
 80037f4:	4b1a      	ldr	r3, [pc, #104]	@ (8003860 <UART_SetConfig+0x118>)
 80037f6:	fba3 0302 	umull	r0, r3, r3, r2
 80037fa:	095b      	lsrs	r3, r3, #5
 80037fc:	2064      	movs	r0, #100	@ 0x64
 80037fe:	fb00 f303 	mul.w	r3, r0, r3
 8003802:	1ad3      	subs	r3, r2, r3
 8003804:	011b      	lsls	r3, r3, #4
 8003806:	3332      	adds	r3, #50	@ 0x32
 8003808:	4a15      	ldr	r2, [pc, #84]	@ (8003860 <UART_SetConfig+0x118>)
 800380a:	fba2 2303 	umull	r2, r3, r2, r3
 800380e:	095b      	lsrs	r3, r3, #5
 8003810:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003814:	4419      	add	r1, r3
 8003816:	68fa      	ldr	r2, [r7, #12]
 8003818:	4613      	mov	r3, r2
 800381a:	009b      	lsls	r3, r3, #2
 800381c:	4413      	add	r3, r2
 800381e:	009a      	lsls	r2, r3, #2
 8003820:	441a      	add	r2, r3
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	685b      	ldr	r3, [r3, #4]
 8003826:	009b      	lsls	r3, r3, #2
 8003828:	fbb2 f2f3 	udiv	r2, r2, r3
 800382c:	4b0c      	ldr	r3, [pc, #48]	@ (8003860 <UART_SetConfig+0x118>)
 800382e:	fba3 0302 	umull	r0, r3, r3, r2
 8003832:	095b      	lsrs	r3, r3, #5
 8003834:	2064      	movs	r0, #100	@ 0x64
 8003836:	fb00 f303 	mul.w	r3, r0, r3
 800383a:	1ad3      	subs	r3, r2, r3
 800383c:	011b      	lsls	r3, r3, #4
 800383e:	3332      	adds	r3, #50	@ 0x32
 8003840:	4a07      	ldr	r2, [pc, #28]	@ (8003860 <UART_SetConfig+0x118>)
 8003842:	fba2 2303 	umull	r2, r3, r2, r3
 8003846:	095b      	lsrs	r3, r3, #5
 8003848:	f003 020f 	and.w	r2, r3, #15
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	440a      	add	r2, r1
 8003852:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003854:	bf00      	nop
 8003856:	3710      	adds	r7, #16
 8003858:	46bd      	mov	sp, r7
 800385a:	bd80      	pop	{r7, pc}
 800385c:	40013800 	.word	0x40013800
 8003860:	51eb851f 	.word	0x51eb851f

08003864 <__cvt>:
 8003864:	2b00      	cmp	r3, #0
 8003866:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800386a:	461d      	mov	r5, r3
 800386c:	bfbb      	ittet	lt
 800386e:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8003872:	461d      	movlt	r5, r3
 8003874:	2300      	movge	r3, #0
 8003876:	232d      	movlt	r3, #45	@ 0x2d
 8003878:	b088      	sub	sp, #32
 800387a:	4614      	mov	r4, r2
 800387c:	bfb8      	it	lt
 800387e:	4614      	movlt	r4, r2
 8003880:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8003882:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8003884:	7013      	strb	r3, [r2, #0]
 8003886:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8003888:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 800388c:	f023 0820 	bic.w	r8, r3, #32
 8003890:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003894:	d005      	beq.n	80038a2 <__cvt+0x3e>
 8003896:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800389a:	d100      	bne.n	800389e <__cvt+0x3a>
 800389c:	3601      	adds	r6, #1
 800389e:	2302      	movs	r3, #2
 80038a0:	e000      	b.n	80038a4 <__cvt+0x40>
 80038a2:	2303      	movs	r3, #3
 80038a4:	aa07      	add	r2, sp, #28
 80038a6:	9204      	str	r2, [sp, #16]
 80038a8:	aa06      	add	r2, sp, #24
 80038aa:	e9cd a202 	strd	sl, r2, [sp, #8]
 80038ae:	e9cd 3600 	strd	r3, r6, [sp]
 80038b2:	4622      	mov	r2, r4
 80038b4:	462b      	mov	r3, r5
 80038b6:	f001 f88f 	bl	80049d8 <_dtoa_r>
 80038ba:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80038be:	4607      	mov	r7, r0
 80038c0:	d119      	bne.n	80038f6 <__cvt+0x92>
 80038c2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80038c4:	07db      	lsls	r3, r3, #31
 80038c6:	d50e      	bpl.n	80038e6 <__cvt+0x82>
 80038c8:	eb00 0906 	add.w	r9, r0, r6
 80038cc:	2200      	movs	r2, #0
 80038ce:	2300      	movs	r3, #0
 80038d0:	4620      	mov	r0, r4
 80038d2:	4629      	mov	r1, r5
 80038d4:	f7fd f868 	bl	80009a8 <__aeabi_dcmpeq>
 80038d8:	b108      	cbz	r0, 80038de <__cvt+0x7a>
 80038da:	f8cd 901c 	str.w	r9, [sp, #28]
 80038de:	2230      	movs	r2, #48	@ 0x30
 80038e0:	9b07      	ldr	r3, [sp, #28]
 80038e2:	454b      	cmp	r3, r9
 80038e4:	d31e      	bcc.n	8003924 <__cvt+0xc0>
 80038e6:	4638      	mov	r0, r7
 80038e8:	9b07      	ldr	r3, [sp, #28]
 80038ea:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80038ec:	1bdb      	subs	r3, r3, r7
 80038ee:	6013      	str	r3, [r2, #0]
 80038f0:	b008      	add	sp, #32
 80038f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80038f6:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80038fa:	eb00 0906 	add.w	r9, r0, r6
 80038fe:	d1e5      	bne.n	80038cc <__cvt+0x68>
 8003900:	7803      	ldrb	r3, [r0, #0]
 8003902:	2b30      	cmp	r3, #48	@ 0x30
 8003904:	d10a      	bne.n	800391c <__cvt+0xb8>
 8003906:	2200      	movs	r2, #0
 8003908:	2300      	movs	r3, #0
 800390a:	4620      	mov	r0, r4
 800390c:	4629      	mov	r1, r5
 800390e:	f7fd f84b 	bl	80009a8 <__aeabi_dcmpeq>
 8003912:	b918      	cbnz	r0, 800391c <__cvt+0xb8>
 8003914:	f1c6 0601 	rsb	r6, r6, #1
 8003918:	f8ca 6000 	str.w	r6, [sl]
 800391c:	f8da 3000 	ldr.w	r3, [sl]
 8003920:	4499      	add	r9, r3
 8003922:	e7d3      	b.n	80038cc <__cvt+0x68>
 8003924:	1c59      	adds	r1, r3, #1
 8003926:	9107      	str	r1, [sp, #28]
 8003928:	701a      	strb	r2, [r3, #0]
 800392a:	e7d9      	b.n	80038e0 <__cvt+0x7c>

0800392c <__exponent>:
 800392c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800392e:	2900      	cmp	r1, #0
 8003930:	bfb6      	itet	lt
 8003932:	232d      	movlt	r3, #45	@ 0x2d
 8003934:	232b      	movge	r3, #43	@ 0x2b
 8003936:	4249      	neglt	r1, r1
 8003938:	2909      	cmp	r1, #9
 800393a:	7002      	strb	r2, [r0, #0]
 800393c:	7043      	strb	r3, [r0, #1]
 800393e:	dd29      	ble.n	8003994 <__exponent+0x68>
 8003940:	f10d 0307 	add.w	r3, sp, #7
 8003944:	461d      	mov	r5, r3
 8003946:	270a      	movs	r7, #10
 8003948:	fbb1 f6f7 	udiv	r6, r1, r7
 800394c:	461a      	mov	r2, r3
 800394e:	fb07 1416 	mls	r4, r7, r6, r1
 8003952:	3430      	adds	r4, #48	@ 0x30
 8003954:	f802 4c01 	strb.w	r4, [r2, #-1]
 8003958:	460c      	mov	r4, r1
 800395a:	2c63      	cmp	r4, #99	@ 0x63
 800395c:	4631      	mov	r1, r6
 800395e:	f103 33ff 	add.w	r3, r3, #4294967295
 8003962:	dcf1      	bgt.n	8003948 <__exponent+0x1c>
 8003964:	3130      	adds	r1, #48	@ 0x30
 8003966:	1e94      	subs	r4, r2, #2
 8003968:	f803 1c01 	strb.w	r1, [r3, #-1]
 800396c:	4623      	mov	r3, r4
 800396e:	1c41      	adds	r1, r0, #1
 8003970:	42ab      	cmp	r3, r5
 8003972:	d30a      	bcc.n	800398a <__exponent+0x5e>
 8003974:	f10d 0309 	add.w	r3, sp, #9
 8003978:	1a9b      	subs	r3, r3, r2
 800397a:	42ac      	cmp	r4, r5
 800397c:	bf88      	it	hi
 800397e:	2300      	movhi	r3, #0
 8003980:	3302      	adds	r3, #2
 8003982:	4403      	add	r3, r0
 8003984:	1a18      	subs	r0, r3, r0
 8003986:	b003      	add	sp, #12
 8003988:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800398a:	f813 6b01 	ldrb.w	r6, [r3], #1
 800398e:	f801 6f01 	strb.w	r6, [r1, #1]!
 8003992:	e7ed      	b.n	8003970 <__exponent+0x44>
 8003994:	2330      	movs	r3, #48	@ 0x30
 8003996:	3130      	adds	r1, #48	@ 0x30
 8003998:	7083      	strb	r3, [r0, #2]
 800399a:	70c1      	strb	r1, [r0, #3]
 800399c:	1d03      	adds	r3, r0, #4
 800399e:	e7f1      	b.n	8003984 <__exponent+0x58>

080039a0 <_printf_float>:
 80039a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80039a4:	b091      	sub	sp, #68	@ 0x44
 80039a6:	460c      	mov	r4, r1
 80039a8:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 80039ac:	4616      	mov	r6, r2
 80039ae:	461f      	mov	r7, r3
 80039b0:	4605      	mov	r5, r0
 80039b2:	f000 fefd 	bl	80047b0 <_localeconv_r>
 80039b6:	6803      	ldr	r3, [r0, #0]
 80039b8:	4618      	mov	r0, r3
 80039ba:	9308      	str	r3, [sp, #32]
 80039bc:	f7fc fbc8 	bl	8000150 <strlen>
 80039c0:	2300      	movs	r3, #0
 80039c2:	930e      	str	r3, [sp, #56]	@ 0x38
 80039c4:	f8d8 3000 	ldr.w	r3, [r8]
 80039c8:	9009      	str	r0, [sp, #36]	@ 0x24
 80039ca:	3307      	adds	r3, #7
 80039cc:	f023 0307 	bic.w	r3, r3, #7
 80039d0:	f103 0208 	add.w	r2, r3, #8
 80039d4:	f894 a018 	ldrb.w	sl, [r4, #24]
 80039d8:	f8d4 b000 	ldr.w	fp, [r4]
 80039dc:	f8c8 2000 	str.w	r2, [r8]
 80039e0:	e9d3 8900 	ldrd	r8, r9, [r3]
 80039e4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80039e8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80039ea:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 80039ee:	f04f 32ff 	mov.w	r2, #4294967295
 80039f2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80039f6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80039fa:	4b9c      	ldr	r3, [pc, #624]	@ (8003c6c <_printf_float+0x2cc>)
 80039fc:	f7fd f806 	bl	8000a0c <__aeabi_dcmpun>
 8003a00:	bb70      	cbnz	r0, 8003a60 <_printf_float+0xc0>
 8003a02:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8003a06:	f04f 32ff 	mov.w	r2, #4294967295
 8003a0a:	4b98      	ldr	r3, [pc, #608]	@ (8003c6c <_printf_float+0x2cc>)
 8003a0c:	f7fc ffe0 	bl	80009d0 <__aeabi_dcmple>
 8003a10:	bb30      	cbnz	r0, 8003a60 <_printf_float+0xc0>
 8003a12:	2200      	movs	r2, #0
 8003a14:	2300      	movs	r3, #0
 8003a16:	4640      	mov	r0, r8
 8003a18:	4649      	mov	r1, r9
 8003a1a:	f7fc ffcf 	bl	80009bc <__aeabi_dcmplt>
 8003a1e:	b110      	cbz	r0, 8003a26 <_printf_float+0x86>
 8003a20:	232d      	movs	r3, #45	@ 0x2d
 8003a22:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003a26:	4a92      	ldr	r2, [pc, #584]	@ (8003c70 <_printf_float+0x2d0>)
 8003a28:	4b92      	ldr	r3, [pc, #584]	@ (8003c74 <_printf_float+0x2d4>)
 8003a2a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8003a2e:	bf8c      	ite	hi
 8003a30:	4690      	movhi	r8, r2
 8003a32:	4698      	movls	r8, r3
 8003a34:	2303      	movs	r3, #3
 8003a36:	f04f 0900 	mov.w	r9, #0
 8003a3a:	6123      	str	r3, [r4, #16]
 8003a3c:	f02b 0304 	bic.w	r3, fp, #4
 8003a40:	6023      	str	r3, [r4, #0]
 8003a42:	4633      	mov	r3, r6
 8003a44:	4621      	mov	r1, r4
 8003a46:	4628      	mov	r0, r5
 8003a48:	9700      	str	r7, [sp, #0]
 8003a4a:	aa0f      	add	r2, sp, #60	@ 0x3c
 8003a4c:	f000 f9d4 	bl	8003df8 <_printf_common>
 8003a50:	3001      	adds	r0, #1
 8003a52:	f040 8090 	bne.w	8003b76 <_printf_float+0x1d6>
 8003a56:	f04f 30ff 	mov.w	r0, #4294967295
 8003a5a:	b011      	add	sp, #68	@ 0x44
 8003a5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003a60:	4642      	mov	r2, r8
 8003a62:	464b      	mov	r3, r9
 8003a64:	4640      	mov	r0, r8
 8003a66:	4649      	mov	r1, r9
 8003a68:	f7fc ffd0 	bl	8000a0c <__aeabi_dcmpun>
 8003a6c:	b148      	cbz	r0, 8003a82 <_printf_float+0xe2>
 8003a6e:	464b      	mov	r3, r9
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	bfb8      	it	lt
 8003a74:	232d      	movlt	r3, #45	@ 0x2d
 8003a76:	4a80      	ldr	r2, [pc, #512]	@ (8003c78 <_printf_float+0x2d8>)
 8003a78:	bfb8      	it	lt
 8003a7a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8003a7e:	4b7f      	ldr	r3, [pc, #508]	@ (8003c7c <_printf_float+0x2dc>)
 8003a80:	e7d3      	b.n	8003a2a <_printf_float+0x8a>
 8003a82:	6863      	ldr	r3, [r4, #4]
 8003a84:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8003a88:	1c5a      	adds	r2, r3, #1
 8003a8a:	d13f      	bne.n	8003b0c <_printf_float+0x16c>
 8003a8c:	2306      	movs	r3, #6
 8003a8e:	6063      	str	r3, [r4, #4]
 8003a90:	2200      	movs	r2, #0
 8003a92:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8003a96:	6023      	str	r3, [r4, #0]
 8003a98:	9206      	str	r2, [sp, #24]
 8003a9a:	aa0e      	add	r2, sp, #56	@ 0x38
 8003a9c:	e9cd a204 	strd	sl, r2, [sp, #16]
 8003aa0:	aa0d      	add	r2, sp, #52	@ 0x34
 8003aa2:	9203      	str	r2, [sp, #12]
 8003aa4:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8003aa8:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8003aac:	6863      	ldr	r3, [r4, #4]
 8003aae:	4642      	mov	r2, r8
 8003ab0:	9300      	str	r3, [sp, #0]
 8003ab2:	4628      	mov	r0, r5
 8003ab4:	464b      	mov	r3, r9
 8003ab6:	910a      	str	r1, [sp, #40]	@ 0x28
 8003ab8:	f7ff fed4 	bl	8003864 <__cvt>
 8003abc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8003abe:	4680      	mov	r8, r0
 8003ac0:	2947      	cmp	r1, #71	@ 0x47
 8003ac2:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8003ac4:	d128      	bne.n	8003b18 <_printf_float+0x178>
 8003ac6:	1cc8      	adds	r0, r1, #3
 8003ac8:	db02      	blt.n	8003ad0 <_printf_float+0x130>
 8003aca:	6863      	ldr	r3, [r4, #4]
 8003acc:	4299      	cmp	r1, r3
 8003ace:	dd40      	ble.n	8003b52 <_printf_float+0x1b2>
 8003ad0:	f1aa 0a02 	sub.w	sl, sl, #2
 8003ad4:	fa5f fa8a 	uxtb.w	sl, sl
 8003ad8:	4652      	mov	r2, sl
 8003ada:	3901      	subs	r1, #1
 8003adc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8003ae0:	910d      	str	r1, [sp, #52]	@ 0x34
 8003ae2:	f7ff ff23 	bl	800392c <__exponent>
 8003ae6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8003ae8:	4681      	mov	r9, r0
 8003aea:	1813      	adds	r3, r2, r0
 8003aec:	2a01      	cmp	r2, #1
 8003aee:	6123      	str	r3, [r4, #16]
 8003af0:	dc02      	bgt.n	8003af8 <_printf_float+0x158>
 8003af2:	6822      	ldr	r2, [r4, #0]
 8003af4:	07d2      	lsls	r2, r2, #31
 8003af6:	d501      	bpl.n	8003afc <_printf_float+0x15c>
 8003af8:	3301      	adds	r3, #1
 8003afa:	6123      	str	r3, [r4, #16]
 8003afc:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d09e      	beq.n	8003a42 <_printf_float+0xa2>
 8003b04:	232d      	movs	r3, #45	@ 0x2d
 8003b06:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003b0a:	e79a      	b.n	8003a42 <_printf_float+0xa2>
 8003b0c:	2947      	cmp	r1, #71	@ 0x47
 8003b0e:	d1bf      	bne.n	8003a90 <_printf_float+0xf0>
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d1bd      	bne.n	8003a90 <_printf_float+0xf0>
 8003b14:	2301      	movs	r3, #1
 8003b16:	e7ba      	b.n	8003a8e <_printf_float+0xee>
 8003b18:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8003b1c:	d9dc      	bls.n	8003ad8 <_printf_float+0x138>
 8003b1e:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8003b22:	d118      	bne.n	8003b56 <_printf_float+0x1b6>
 8003b24:	2900      	cmp	r1, #0
 8003b26:	6863      	ldr	r3, [r4, #4]
 8003b28:	dd0b      	ble.n	8003b42 <_printf_float+0x1a2>
 8003b2a:	6121      	str	r1, [r4, #16]
 8003b2c:	b913      	cbnz	r3, 8003b34 <_printf_float+0x194>
 8003b2e:	6822      	ldr	r2, [r4, #0]
 8003b30:	07d0      	lsls	r0, r2, #31
 8003b32:	d502      	bpl.n	8003b3a <_printf_float+0x19a>
 8003b34:	3301      	adds	r3, #1
 8003b36:	440b      	add	r3, r1
 8003b38:	6123      	str	r3, [r4, #16]
 8003b3a:	f04f 0900 	mov.w	r9, #0
 8003b3e:	65a1      	str	r1, [r4, #88]	@ 0x58
 8003b40:	e7dc      	b.n	8003afc <_printf_float+0x15c>
 8003b42:	b913      	cbnz	r3, 8003b4a <_printf_float+0x1aa>
 8003b44:	6822      	ldr	r2, [r4, #0]
 8003b46:	07d2      	lsls	r2, r2, #31
 8003b48:	d501      	bpl.n	8003b4e <_printf_float+0x1ae>
 8003b4a:	3302      	adds	r3, #2
 8003b4c:	e7f4      	b.n	8003b38 <_printf_float+0x198>
 8003b4e:	2301      	movs	r3, #1
 8003b50:	e7f2      	b.n	8003b38 <_printf_float+0x198>
 8003b52:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8003b56:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8003b58:	4299      	cmp	r1, r3
 8003b5a:	db05      	blt.n	8003b68 <_printf_float+0x1c8>
 8003b5c:	6823      	ldr	r3, [r4, #0]
 8003b5e:	6121      	str	r1, [r4, #16]
 8003b60:	07d8      	lsls	r0, r3, #31
 8003b62:	d5ea      	bpl.n	8003b3a <_printf_float+0x19a>
 8003b64:	1c4b      	adds	r3, r1, #1
 8003b66:	e7e7      	b.n	8003b38 <_printf_float+0x198>
 8003b68:	2900      	cmp	r1, #0
 8003b6a:	bfcc      	ite	gt
 8003b6c:	2201      	movgt	r2, #1
 8003b6e:	f1c1 0202 	rsble	r2, r1, #2
 8003b72:	4413      	add	r3, r2
 8003b74:	e7e0      	b.n	8003b38 <_printf_float+0x198>
 8003b76:	6823      	ldr	r3, [r4, #0]
 8003b78:	055a      	lsls	r2, r3, #21
 8003b7a:	d407      	bmi.n	8003b8c <_printf_float+0x1ec>
 8003b7c:	6923      	ldr	r3, [r4, #16]
 8003b7e:	4642      	mov	r2, r8
 8003b80:	4631      	mov	r1, r6
 8003b82:	4628      	mov	r0, r5
 8003b84:	47b8      	blx	r7
 8003b86:	3001      	adds	r0, #1
 8003b88:	d12b      	bne.n	8003be2 <_printf_float+0x242>
 8003b8a:	e764      	b.n	8003a56 <_printf_float+0xb6>
 8003b8c:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8003b90:	f240 80dc 	bls.w	8003d4c <_printf_float+0x3ac>
 8003b94:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8003b98:	2200      	movs	r2, #0
 8003b9a:	2300      	movs	r3, #0
 8003b9c:	f7fc ff04 	bl	80009a8 <__aeabi_dcmpeq>
 8003ba0:	2800      	cmp	r0, #0
 8003ba2:	d033      	beq.n	8003c0c <_printf_float+0x26c>
 8003ba4:	2301      	movs	r3, #1
 8003ba6:	4631      	mov	r1, r6
 8003ba8:	4628      	mov	r0, r5
 8003baa:	4a35      	ldr	r2, [pc, #212]	@ (8003c80 <_printf_float+0x2e0>)
 8003bac:	47b8      	blx	r7
 8003bae:	3001      	adds	r0, #1
 8003bb0:	f43f af51 	beq.w	8003a56 <_printf_float+0xb6>
 8003bb4:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8003bb8:	4543      	cmp	r3, r8
 8003bba:	db02      	blt.n	8003bc2 <_printf_float+0x222>
 8003bbc:	6823      	ldr	r3, [r4, #0]
 8003bbe:	07d8      	lsls	r0, r3, #31
 8003bc0:	d50f      	bpl.n	8003be2 <_printf_float+0x242>
 8003bc2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003bc6:	4631      	mov	r1, r6
 8003bc8:	4628      	mov	r0, r5
 8003bca:	47b8      	blx	r7
 8003bcc:	3001      	adds	r0, #1
 8003bce:	f43f af42 	beq.w	8003a56 <_printf_float+0xb6>
 8003bd2:	f04f 0900 	mov.w	r9, #0
 8003bd6:	f108 38ff 	add.w	r8, r8, #4294967295
 8003bda:	f104 0a1a 	add.w	sl, r4, #26
 8003bde:	45c8      	cmp	r8, r9
 8003be0:	dc09      	bgt.n	8003bf6 <_printf_float+0x256>
 8003be2:	6823      	ldr	r3, [r4, #0]
 8003be4:	079b      	lsls	r3, r3, #30
 8003be6:	f100 8102 	bmi.w	8003dee <_printf_float+0x44e>
 8003bea:	68e0      	ldr	r0, [r4, #12]
 8003bec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8003bee:	4298      	cmp	r0, r3
 8003bf0:	bfb8      	it	lt
 8003bf2:	4618      	movlt	r0, r3
 8003bf4:	e731      	b.n	8003a5a <_printf_float+0xba>
 8003bf6:	2301      	movs	r3, #1
 8003bf8:	4652      	mov	r2, sl
 8003bfa:	4631      	mov	r1, r6
 8003bfc:	4628      	mov	r0, r5
 8003bfe:	47b8      	blx	r7
 8003c00:	3001      	adds	r0, #1
 8003c02:	f43f af28 	beq.w	8003a56 <_printf_float+0xb6>
 8003c06:	f109 0901 	add.w	r9, r9, #1
 8003c0a:	e7e8      	b.n	8003bde <_printf_float+0x23e>
 8003c0c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	dc38      	bgt.n	8003c84 <_printf_float+0x2e4>
 8003c12:	2301      	movs	r3, #1
 8003c14:	4631      	mov	r1, r6
 8003c16:	4628      	mov	r0, r5
 8003c18:	4a19      	ldr	r2, [pc, #100]	@ (8003c80 <_printf_float+0x2e0>)
 8003c1a:	47b8      	blx	r7
 8003c1c:	3001      	adds	r0, #1
 8003c1e:	f43f af1a 	beq.w	8003a56 <_printf_float+0xb6>
 8003c22:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8003c26:	ea59 0303 	orrs.w	r3, r9, r3
 8003c2a:	d102      	bne.n	8003c32 <_printf_float+0x292>
 8003c2c:	6823      	ldr	r3, [r4, #0]
 8003c2e:	07d9      	lsls	r1, r3, #31
 8003c30:	d5d7      	bpl.n	8003be2 <_printf_float+0x242>
 8003c32:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003c36:	4631      	mov	r1, r6
 8003c38:	4628      	mov	r0, r5
 8003c3a:	47b8      	blx	r7
 8003c3c:	3001      	adds	r0, #1
 8003c3e:	f43f af0a 	beq.w	8003a56 <_printf_float+0xb6>
 8003c42:	f04f 0a00 	mov.w	sl, #0
 8003c46:	f104 0b1a 	add.w	fp, r4, #26
 8003c4a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003c4c:	425b      	negs	r3, r3
 8003c4e:	4553      	cmp	r3, sl
 8003c50:	dc01      	bgt.n	8003c56 <_printf_float+0x2b6>
 8003c52:	464b      	mov	r3, r9
 8003c54:	e793      	b.n	8003b7e <_printf_float+0x1de>
 8003c56:	2301      	movs	r3, #1
 8003c58:	465a      	mov	r2, fp
 8003c5a:	4631      	mov	r1, r6
 8003c5c:	4628      	mov	r0, r5
 8003c5e:	47b8      	blx	r7
 8003c60:	3001      	adds	r0, #1
 8003c62:	f43f aef8 	beq.w	8003a56 <_printf_float+0xb6>
 8003c66:	f10a 0a01 	add.w	sl, sl, #1
 8003c6a:	e7ee      	b.n	8003c4a <_printf_float+0x2aa>
 8003c6c:	7fefffff 	.word	0x7fefffff
 8003c70:	08007f92 	.word	0x08007f92
 8003c74:	08007f8e 	.word	0x08007f8e
 8003c78:	08007f9a 	.word	0x08007f9a
 8003c7c:	08007f96 	.word	0x08007f96
 8003c80:	08007f9e 	.word	0x08007f9e
 8003c84:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003c86:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8003c8a:	4553      	cmp	r3, sl
 8003c8c:	bfa8      	it	ge
 8003c8e:	4653      	movge	r3, sl
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	4699      	mov	r9, r3
 8003c94:	dc36      	bgt.n	8003d04 <_printf_float+0x364>
 8003c96:	f04f 0b00 	mov.w	fp, #0
 8003c9a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003c9e:	f104 021a 	add.w	r2, r4, #26
 8003ca2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003ca4:	930a      	str	r3, [sp, #40]	@ 0x28
 8003ca6:	eba3 0309 	sub.w	r3, r3, r9
 8003caa:	455b      	cmp	r3, fp
 8003cac:	dc31      	bgt.n	8003d12 <_printf_float+0x372>
 8003cae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003cb0:	459a      	cmp	sl, r3
 8003cb2:	dc3a      	bgt.n	8003d2a <_printf_float+0x38a>
 8003cb4:	6823      	ldr	r3, [r4, #0]
 8003cb6:	07da      	lsls	r2, r3, #31
 8003cb8:	d437      	bmi.n	8003d2a <_printf_float+0x38a>
 8003cba:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003cbc:	ebaa 0903 	sub.w	r9, sl, r3
 8003cc0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003cc2:	ebaa 0303 	sub.w	r3, sl, r3
 8003cc6:	4599      	cmp	r9, r3
 8003cc8:	bfa8      	it	ge
 8003cca:	4699      	movge	r9, r3
 8003ccc:	f1b9 0f00 	cmp.w	r9, #0
 8003cd0:	dc33      	bgt.n	8003d3a <_printf_float+0x39a>
 8003cd2:	f04f 0800 	mov.w	r8, #0
 8003cd6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003cda:	f104 0b1a 	add.w	fp, r4, #26
 8003cde:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003ce0:	ebaa 0303 	sub.w	r3, sl, r3
 8003ce4:	eba3 0309 	sub.w	r3, r3, r9
 8003ce8:	4543      	cmp	r3, r8
 8003cea:	f77f af7a 	ble.w	8003be2 <_printf_float+0x242>
 8003cee:	2301      	movs	r3, #1
 8003cf0:	465a      	mov	r2, fp
 8003cf2:	4631      	mov	r1, r6
 8003cf4:	4628      	mov	r0, r5
 8003cf6:	47b8      	blx	r7
 8003cf8:	3001      	adds	r0, #1
 8003cfa:	f43f aeac 	beq.w	8003a56 <_printf_float+0xb6>
 8003cfe:	f108 0801 	add.w	r8, r8, #1
 8003d02:	e7ec      	b.n	8003cde <_printf_float+0x33e>
 8003d04:	4642      	mov	r2, r8
 8003d06:	4631      	mov	r1, r6
 8003d08:	4628      	mov	r0, r5
 8003d0a:	47b8      	blx	r7
 8003d0c:	3001      	adds	r0, #1
 8003d0e:	d1c2      	bne.n	8003c96 <_printf_float+0x2f6>
 8003d10:	e6a1      	b.n	8003a56 <_printf_float+0xb6>
 8003d12:	2301      	movs	r3, #1
 8003d14:	4631      	mov	r1, r6
 8003d16:	4628      	mov	r0, r5
 8003d18:	920a      	str	r2, [sp, #40]	@ 0x28
 8003d1a:	47b8      	blx	r7
 8003d1c:	3001      	adds	r0, #1
 8003d1e:	f43f ae9a 	beq.w	8003a56 <_printf_float+0xb6>
 8003d22:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8003d24:	f10b 0b01 	add.w	fp, fp, #1
 8003d28:	e7bb      	b.n	8003ca2 <_printf_float+0x302>
 8003d2a:	4631      	mov	r1, r6
 8003d2c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003d30:	4628      	mov	r0, r5
 8003d32:	47b8      	blx	r7
 8003d34:	3001      	adds	r0, #1
 8003d36:	d1c0      	bne.n	8003cba <_printf_float+0x31a>
 8003d38:	e68d      	b.n	8003a56 <_printf_float+0xb6>
 8003d3a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8003d3c:	464b      	mov	r3, r9
 8003d3e:	4631      	mov	r1, r6
 8003d40:	4628      	mov	r0, r5
 8003d42:	4442      	add	r2, r8
 8003d44:	47b8      	blx	r7
 8003d46:	3001      	adds	r0, #1
 8003d48:	d1c3      	bne.n	8003cd2 <_printf_float+0x332>
 8003d4a:	e684      	b.n	8003a56 <_printf_float+0xb6>
 8003d4c:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8003d50:	f1ba 0f01 	cmp.w	sl, #1
 8003d54:	dc01      	bgt.n	8003d5a <_printf_float+0x3ba>
 8003d56:	07db      	lsls	r3, r3, #31
 8003d58:	d536      	bpl.n	8003dc8 <_printf_float+0x428>
 8003d5a:	2301      	movs	r3, #1
 8003d5c:	4642      	mov	r2, r8
 8003d5e:	4631      	mov	r1, r6
 8003d60:	4628      	mov	r0, r5
 8003d62:	47b8      	blx	r7
 8003d64:	3001      	adds	r0, #1
 8003d66:	f43f ae76 	beq.w	8003a56 <_printf_float+0xb6>
 8003d6a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003d6e:	4631      	mov	r1, r6
 8003d70:	4628      	mov	r0, r5
 8003d72:	47b8      	blx	r7
 8003d74:	3001      	adds	r0, #1
 8003d76:	f43f ae6e 	beq.w	8003a56 <_printf_float+0xb6>
 8003d7a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8003d7e:	2200      	movs	r2, #0
 8003d80:	2300      	movs	r3, #0
 8003d82:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003d86:	f7fc fe0f 	bl	80009a8 <__aeabi_dcmpeq>
 8003d8a:	b9c0      	cbnz	r0, 8003dbe <_printf_float+0x41e>
 8003d8c:	4653      	mov	r3, sl
 8003d8e:	f108 0201 	add.w	r2, r8, #1
 8003d92:	4631      	mov	r1, r6
 8003d94:	4628      	mov	r0, r5
 8003d96:	47b8      	blx	r7
 8003d98:	3001      	adds	r0, #1
 8003d9a:	d10c      	bne.n	8003db6 <_printf_float+0x416>
 8003d9c:	e65b      	b.n	8003a56 <_printf_float+0xb6>
 8003d9e:	2301      	movs	r3, #1
 8003da0:	465a      	mov	r2, fp
 8003da2:	4631      	mov	r1, r6
 8003da4:	4628      	mov	r0, r5
 8003da6:	47b8      	blx	r7
 8003da8:	3001      	adds	r0, #1
 8003daa:	f43f ae54 	beq.w	8003a56 <_printf_float+0xb6>
 8003dae:	f108 0801 	add.w	r8, r8, #1
 8003db2:	45d0      	cmp	r8, sl
 8003db4:	dbf3      	blt.n	8003d9e <_printf_float+0x3fe>
 8003db6:	464b      	mov	r3, r9
 8003db8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8003dbc:	e6e0      	b.n	8003b80 <_printf_float+0x1e0>
 8003dbe:	f04f 0800 	mov.w	r8, #0
 8003dc2:	f104 0b1a 	add.w	fp, r4, #26
 8003dc6:	e7f4      	b.n	8003db2 <_printf_float+0x412>
 8003dc8:	2301      	movs	r3, #1
 8003dca:	4642      	mov	r2, r8
 8003dcc:	e7e1      	b.n	8003d92 <_printf_float+0x3f2>
 8003dce:	2301      	movs	r3, #1
 8003dd0:	464a      	mov	r2, r9
 8003dd2:	4631      	mov	r1, r6
 8003dd4:	4628      	mov	r0, r5
 8003dd6:	47b8      	blx	r7
 8003dd8:	3001      	adds	r0, #1
 8003dda:	f43f ae3c 	beq.w	8003a56 <_printf_float+0xb6>
 8003dde:	f108 0801 	add.w	r8, r8, #1
 8003de2:	68e3      	ldr	r3, [r4, #12]
 8003de4:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8003de6:	1a5b      	subs	r3, r3, r1
 8003de8:	4543      	cmp	r3, r8
 8003dea:	dcf0      	bgt.n	8003dce <_printf_float+0x42e>
 8003dec:	e6fd      	b.n	8003bea <_printf_float+0x24a>
 8003dee:	f04f 0800 	mov.w	r8, #0
 8003df2:	f104 0919 	add.w	r9, r4, #25
 8003df6:	e7f4      	b.n	8003de2 <_printf_float+0x442>

08003df8 <_printf_common>:
 8003df8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003dfc:	4616      	mov	r6, r2
 8003dfe:	4698      	mov	r8, r3
 8003e00:	688a      	ldr	r2, [r1, #8]
 8003e02:	690b      	ldr	r3, [r1, #16]
 8003e04:	4607      	mov	r7, r0
 8003e06:	4293      	cmp	r3, r2
 8003e08:	bfb8      	it	lt
 8003e0a:	4613      	movlt	r3, r2
 8003e0c:	6033      	str	r3, [r6, #0]
 8003e0e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003e12:	460c      	mov	r4, r1
 8003e14:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003e18:	b10a      	cbz	r2, 8003e1e <_printf_common+0x26>
 8003e1a:	3301      	adds	r3, #1
 8003e1c:	6033      	str	r3, [r6, #0]
 8003e1e:	6823      	ldr	r3, [r4, #0]
 8003e20:	0699      	lsls	r1, r3, #26
 8003e22:	bf42      	ittt	mi
 8003e24:	6833      	ldrmi	r3, [r6, #0]
 8003e26:	3302      	addmi	r3, #2
 8003e28:	6033      	strmi	r3, [r6, #0]
 8003e2a:	6825      	ldr	r5, [r4, #0]
 8003e2c:	f015 0506 	ands.w	r5, r5, #6
 8003e30:	d106      	bne.n	8003e40 <_printf_common+0x48>
 8003e32:	f104 0a19 	add.w	sl, r4, #25
 8003e36:	68e3      	ldr	r3, [r4, #12]
 8003e38:	6832      	ldr	r2, [r6, #0]
 8003e3a:	1a9b      	subs	r3, r3, r2
 8003e3c:	42ab      	cmp	r3, r5
 8003e3e:	dc2b      	bgt.n	8003e98 <_printf_common+0xa0>
 8003e40:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003e44:	6822      	ldr	r2, [r4, #0]
 8003e46:	3b00      	subs	r3, #0
 8003e48:	bf18      	it	ne
 8003e4a:	2301      	movne	r3, #1
 8003e4c:	0692      	lsls	r2, r2, #26
 8003e4e:	d430      	bmi.n	8003eb2 <_printf_common+0xba>
 8003e50:	4641      	mov	r1, r8
 8003e52:	4638      	mov	r0, r7
 8003e54:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003e58:	47c8      	blx	r9
 8003e5a:	3001      	adds	r0, #1
 8003e5c:	d023      	beq.n	8003ea6 <_printf_common+0xae>
 8003e5e:	6823      	ldr	r3, [r4, #0]
 8003e60:	6922      	ldr	r2, [r4, #16]
 8003e62:	f003 0306 	and.w	r3, r3, #6
 8003e66:	2b04      	cmp	r3, #4
 8003e68:	bf14      	ite	ne
 8003e6a:	2500      	movne	r5, #0
 8003e6c:	6833      	ldreq	r3, [r6, #0]
 8003e6e:	f04f 0600 	mov.w	r6, #0
 8003e72:	bf08      	it	eq
 8003e74:	68e5      	ldreq	r5, [r4, #12]
 8003e76:	f104 041a 	add.w	r4, r4, #26
 8003e7a:	bf08      	it	eq
 8003e7c:	1aed      	subeq	r5, r5, r3
 8003e7e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8003e82:	bf08      	it	eq
 8003e84:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003e88:	4293      	cmp	r3, r2
 8003e8a:	bfc4      	itt	gt
 8003e8c:	1a9b      	subgt	r3, r3, r2
 8003e8e:	18ed      	addgt	r5, r5, r3
 8003e90:	42b5      	cmp	r5, r6
 8003e92:	d11a      	bne.n	8003eca <_printf_common+0xd2>
 8003e94:	2000      	movs	r0, #0
 8003e96:	e008      	b.n	8003eaa <_printf_common+0xb2>
 8003e98:	2301      	movs	r3, #1
 8003e9a:	4652      	mov	r2, sl
 8003e9c:	4641      	mov	r1, r8
 8003e9e:	4638      	mov	r0, r7
 8003ea0:	47c8      	blx	r9
 8003ea2:	3001      	adds	r0, #1
 8003ea4:	d103      	bne.n	8003eae <_printf_common+0xb6>
 8003ea6:	f04f 30ff 	mov.w	r0, #4294967295
 8003eaa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003eae:	3501      	adds	r5, #1
 8003eb0:	e7c1      	b.n	8003e36 <_printf_common+0x3e>
 8003eb2:	2030      	movs	r0, #48	@ 0x30
 8003eb4:	18e1      	adds	r1, r4, r3
 8003eb6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003eba:	1c5a      	adds	r2, r3, #1
 8003ebc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003ec0:	4422      	add	r2, r4
 8003ec2:	3302      	adds	r3, #2
 8003ec4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003ec8:	e7c2      	b.n	8003e50 <_printf_common+0x58>
 8003eca:	2301      	movs	r3, #1
 8003ecc:	4622      	mov	r2, r4
 8003ece:	4641      	mov	r1, r8
 8003ed0:	4638      	mov	r0, r7
 8003ed2:	47c8      	blx	r9
 8003ed4:	3001      	adds	r0, #1
 8003ed6:	d0e6      	beq.n	8003ea6 <_printf_common+0xae>
 8003ed8:	3601      	adds	r6, #1
 8003eda:	e7d9      	b.n	8003e90 <_printf_common+0x98>

08003edc <_printf_i>:
 8003edc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003ee0:	7e0f      	ldrb	r7, [r1, #24]
 8003ee2:	4691      	mov	r9, r2
 8003ee4:	2f78      	cmp	r7, #120	@ 0x78
 8003ee6:	4680      	mov	r8, r0
 8003ee8:	460c      	mov	r4, r1
 8003eea:	469a      	mov	sl, r3
 8003eec:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003eee:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003ef2:	d807      	bhi.n	8003f04 <_printf_i+0x28>
 8003ef4:	2f62      	cmp	r7, #98	@ 0x62
 8003ef6:	d80a      	bhi.n	8003f0e <_printf_i+0x32>
 8003ef8:	2f00      	cmp	r7, #0
 8003efa:	f000 80d1 	beq.w	80040a0 <_printf_i+0x1c4>
 8003efe:	2f58      	cmp	r7, #88	@ 0x58
 8003f00:	f000 80b8 	beq.w	8004074 <_printf_i+0x198>
 8003f04:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003f08:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003f0c:	e03a      	b.n	8003f84 <_printf_i+0xa8>
 8003f0e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003f12:	2b15      	cmp	r3, #21
 8003f14:	d8f6      	bhi.n	8003f04 <_printf_i+0x28>
 8003f16:	a101      	add	r1, pc, #4	@ (adr r1, 8003f1c <_printf_i+0x40>)
 8003f18:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003f1c:	08003f75 	.word	0x08003f75
 8003f20:	08003f89 	.word	0x08003f89
 8003f24:	08003f05 	.word	0x08003f05
 8003f28:	08003f05 	.word	0x08003f05
 8003f2c:	08003f05 	.word	0x08003f05
 8003f30:	08003f05 	.word	0x08003f05
 8003f34:	08003f89 	.word	0x08003f89
 8003f38:	08003f05 	.word	0x08003f05
 8003f3c:	08003f05 	.word	0x08003f05
 8003f40:	08003f05 	.word	0x08003f05
 8003f44:	08003f05 	.word	0x08003f05
 8003f48:	08004087 	.word	0x08004087
 8003f4c:	08003fb3 	.word	0x08003fb3
 8003f50:	08004041 	.word	0x08004041
 8003f54:	08003f05 	.word	0x08003f05
 8003f58:	08003f05 	.word	0x08003f05
 8003f5c:	080040a9 	.word	0x080040a9
 8003f60:	08003f05 	.word	0x08003f05
 8003f64:	08003fb3 	.word	0x08003fb3
 8003f68:	08003f05 	.word	0x08003f05
 8003f6c:	08003f05 	.word	0x08003f05
 8003f70:	08004049 	.word	0x08004049
 8003f74:	6833      	ldr	r3, [r6, #0]
 8003f76:	1d1a      	adds	r2, r3, #4
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	6032      	str	r2, [r6, #0]
 8003f7c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003f80:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003f84:	2301      	movs	r3, #1
 8003f86:	e09c      	b.n	80040c2 <_printf_i+0x1e6>
 8003f88:	6833      	ldr	r3, [r6, #0]
 8003f8a:	6820      	ldr	r0, [r4, #0]
 8003f8c:	1d19      	adds	r1, r3, #4
 8003f8e:	6031      	str	r1, [r6, #0]
 8003f90:	0606      	lsls	r6, r0, #24
 8003f92:	d501      	bpl.n	8003f98 <_printf_i+0xbc>
 8003f94:	681d      	ldr	r5, [r3, #0]
 8003f96:	e003      	b.n	8003fa0 <_printf_i+0xc4>
 8003f98:	0645      	lsls	r5, r0, #25
 8003f9a:	d5fb      	bpl.n	8003f94 <_printf_i+0xb8>
 8003f9c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003fa0:	2d00      	cmp	r5, #0
 8003fa2:	da03      	bge.n	8003fac <_printf_i+0xd0>
 8003fa4:	232d      	movs	r3, #45	@ 0x2d
 8003fa6:	426d      	negs	r5, r5
 8003fa8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003fac:	230a      	movs	r3, #10
 8003fae:	4858      	ldr	r0, [pc, #352]	@ (8004110 <_printf_i+0x234>)
 8003fb0:	e011      	b.n	8003fd6 <_printf_i+0xfa>
 8003fb2:	6821      	ldr	r1, [r4, #0]
 8003fb4:	6833      	ldr	r3, [r6, #0]
 8003fb6:	0608      	lsls	r0, r1, #24
 8003fb8:	f853 5b04 	ldr.w	r5, [r3], #4
 8003fbc:	d402      	bmi.n	8003fc4 <_printf_i+0xe8>
 8003fbe:	0649      	lsls	r1, r1, #25
 8003fc0:	bf48      	it	mi
 8003fc2:	b2ad      	uxthmi	r5, r5
 8003fc4:	2f6f      	cmp	r7, #111	@ 0x6f
 8003fc6:	6033      	str	r3, [r6, #0]
 8003fc8:	bf14      	ite	ne
 8003fca:	230a      	movne	r3, #10
 8003fcc:	2308      	moveq	r3, #8
 8003fce:	4850      	ldr	r0, [pc, #320]	@ (8004110 <_printf_i+0x234>)
 8003fd0:	2100      	movs	r1, #0
 8003fd2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003fd6:	6866      	ldr	r6, [r4, #4]
 8003fd8:	2e00      	cmp	r6, #0
 8003fda:	60a6      	str	r6, [r4, #8]
 8003fdc:	db05      	blt.n	8003fea <_printf_i+0x10e>
 8003fde:	6821      	ldr	r1, [r4, #0]
 8003fe0:	432e      	orrs	r6, r5
 8003fe2:	f021 0104 	bic.w	r1, r1, #4
 8003fe6:	6021      	str	r1, [r4, #0]
 8003fe8:	d04b      	beq.n	8004082 <_printf_i+0x1a6>
 8003fea:	4616      	mov	r6, r2
 8003fec:	fbb5 f1f3 	udiv	r1, r5, r3
 8003ff0:	fb03 5711 	mls	r7, r3, r1, r5
 8003ff4:	5dc7      	ldrb	r7, [r0, r7]
 8003ff6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003ffa:	462f      	mov	r7, r5
 8003ffc:	42bb      	cmp	r3, r7
 8003ffe:	460d      	mov	r5, r1
 8004000:	d9f4      	bls.n	8003fec <_printf_i+0x110>
 8004002:	2b08      	cmp	r3, #8
 8004004:	d10b      	bne.n	800401e <_printf_i+0x142>
 8004006:	6823      	ldr	r3, [r4, #0]
 8004008:	07df      	lsls	r7, r3, #31
 800400a:	d508      	bpl.n	800401e <_printf_i+0x142>
 800400c:	6923      	ldr	r3, [r4, #16]
 800400e:	6861      	ldr	r1, [r4, #4]
 8004010:	4299      	cmp	r1, r3
 8004012:	bfde      	ittt	le
 8004014:	2330      	movle	r3, #48	@ 0x30
 8004016:	f806 3c01 	strble.w	r3, [r6, #-1]
 800401a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800401e:	1b92      	subs	r2, r2, r6
 8004020:	6122      	str	r2, [r4, #16]
 8004022:	464b      	mov	r3, r9
 8004024:	4621      	mov	r1, r4
 8004026:	4640      	mov	r0, r8
 8004028:	f8cd a000 	str.w	sl, [sp]
 800402c:	aa03      	add	r2, sp, #12
 800402e:	f7ff fee3 	bl	8003df8 <_printf_common>
 8004032:	3001      	adds	r0, #1
 8004034:	d14a      	bne.n	80040cc <_printf_i+0x1f0>
 8004036:	f04f 30ff 	mov.w	r0, #4294967295
 800403a:	b004      	add	sp, #16
 800403c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004040:	6823      	ldr	r3, [r4, #0]
 8004042:	f043 0320 	orr.w	r3, r3, #32
 8004046:	6023      	str	r3, [r4, #0]
 8004048:	2778      	movs	r7, #120	@ 0x78
 800404a:	4832      	ldr	r0, [pc, #200]	@ (8004114 <_printf_i+0x238>)
 800404c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004050:	6823      	ldr	r3, [r4, #0]
 8004052:	6831      	ldr	r1, [r6, #0]
 8004054:	061f      	lsls	r7, r3, #24
 8004056:	f851 5b04 	ldr.w	r5, [r1], #4
 800405a:	d402      	bmi.n	8004062 <_printf_i+0x186>
 800405c:	065f      	lsls	r7, r3, #25
 800405e:	bf48      	it	mi
 8004060:	b2ad      	uxthmi	r5, r5
 8004062:	6031      	str	r1, [r6, #0]
 8004064:	07d9      	lsls	r1, r3, #31
 8004066:	bf44      	itt	mi
 8004068:	f043 0320 	orrmi.w	r3, r3, #32
 800406c:	6023      	strmi	r3, [r4, #0]
 800406e:	b11d      	cbz	r5, 8004078 <_printf_i+0x19c>
 8004070:	2310      	movs	r3, #16
 8004072:	e7ad      	b.n	8003fd0 <_printf_i+0xf4>
 8004074:	4826      	ldr	r0, [pc, #152]	@ (8004110 <_printf_i+0x234>)
 8004076:	e7e9      	b.n	800404c <_printf_i+0x170>
 8004078:	6823      	ldr	r3, [r4, #0]
 800407a:	f023 0320 	bic.w	r3, r3, #32
 800407e:	6023      	str	r3, [r4, #0]
 8004080:	e7f6      	b.n	8004070 <_printf_i+0x194>
 8004082:	4616      	mov	r6, r2
 8004084:	e7bd      	b.n	8004002 <_printf_i+0x126>
 8004086:	6833      	ldr	r3, [r6, #0]
 8004088:	6825      	ldr	r5, [r4, #0]
 800408a:	1d18      	adds	r0, r3, #4
 800408c:	6961      	ldr	r1, [r4, #20]
 800408e:	6030      	str	r0, [r6, #0]
 8004090:	062e      	lsls	r6, r5, #24
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	d501      	bpl.n	800409a <_printf_i+0x1be>
 8004096:	6019      	str	r1, [r3, #0]
 8004098:	e002      	b.n	80040a0 <_printf_i+0x1c4>
 800409a:	0668      	lsls	r0, r5, #25
 800409c:	d5fb      	bpl.n	8004096 <_printf_i+0x1ba>
 800409e:	8019      	strh	r1, [r3, #0]
 80040a0:	2300      	movs	r3, #0
 80040a2:	4616      	mov	r6, r2
 80040a4:	6123      	str	r3, [r4, #16]
 80040a6:	e7bc      	b.n	8004022 <_printf_i+0x146>
 80040a8:	6833      	ldr	r3, [r6, #0]
 80040aa:	2100      	movs	r1, #0
 80040ac:	1d1a      	adds	r2, r3, #4
 80040ae:	6032      	str	r2, [r6, #0]
 80040b0:	681e      	ldr	r6, [r3, #0]
 80040b2:	6862      	ldr	r2, [r4, #4]
 80040b4:	4630      	mov	r0, r6
 80040b6:	f000 fbf2 	bl	800489e <memchr>
 80040ba:	b108      	cbz	r0, 80040c0 <_printf_i+0x1e4>
 80040bc:	1b80      	subs	r0, r0, r6
 80040be:	6060      	str	r0, [r4, #4]
 80040c0:	6863      	ldr	r3, [r4, #4]
 80040c2:	6123      	str	r3, [r4, #16]
 80040c4:	2300      	movs	r3, #0
 80040c6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80040ca:	e7aa      	b.n	8004022 <_printf_i+0x146>
 80040cc:	4632      	mov	r2, r6
 80040ce:	4649      	mov	r1, r9
 80040d0:	4640      	mov	r0, r8
 80040d2:	6923      	ldr	r3, [r4, #16]
 80040d4:	47d0      	blx	sl
 80040d6:	3001      	adds	r0, #1
 80040d8:	d0ad      	beq.n	8004036 <_printf_i+0x15a>
 80040da:	6823      	ldr	r3, [r4, #0]
 80040dc:	079b      	lsls	r3, r3, #30
 80040de:	d413      	bmi.n	8004108 <_printf_i+0x22c>
 80040e0:	68e0      	ldr	r0, [r4, #12]
 80040e2:	9b03      	ldr	r3, [sp, #12]
 80040e4:	4298      	cmp	r0, r3
 80040e6:	bfb8      	it	lt
 80040e8:	4618      	movlt	r0, r3
 80040ea:	e7a6      	b.n	800403a <_printf_i+0x15e>
 80040ec:	2301      	movs	r3, #1
 80040ee:	4632      	mov	r2, r6
 80040f0:	4649      	mov	r1, r9
 80040f2:	4640      	mov	r0, r8
 80040f4:	47d0      	blx	sl
 80040f6:	3001      	adds	r0, #1
 80040f8:	d09d      	beq.n	8004036 <_printf_i+0x15a>
 80040fa:	3501      	adds	r5, #1
 80040fc:	68e3      	ldr	r3, [r4, #12]
 80040fe:	9903      	ldr	r1, [sp, #12]
 8004100:	1a5b      	subs	r3, r3, r1
 8004102:	42ab      	cmp	r3, r5
 8004104:	dcf2      	bgt.n	80040ec <_printf_i+0x210>
 8004106:	e7eb      	b.n	80040e0 <_printf_i+0x204>
 8004108:	2500      	movs	r5, #0
 800410a:	f104 0619 	add.w	r6, r4, #25
 800410e:	e7f5      	b.n	80040fc <_printf_i+0x220>
 8004110:	08007fa0 	.word	0x08007fa0
 8004114:	08007fb1 	.word	0x08007fb1

08004118 <_scanf_float>:
 8004118:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800411c:	b087      	sub	sp, #28
 800411e:	9303      	str	r3, [sp, #12]
 8004120:	688b      	ldr	r3, [r1, #8]
 8004122:	4691      	mov	r9, r2
 8004124:	1e5a      	subs	r2, r3, #1
 8004126:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800412a:	bf82      	ittt	hi
 800412c:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8004130:	eb03 0b05 	addhi.w	fp, r3, r5
 8004134:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8004138:	460a      	mov	r2, r1
 800413a:	f04f 0500 	mov.w	r5, #0
 800413e:	bf88      	it	hi
 8004140:	608b      	strhi	r3, [r1, #8]
 8004142:	680b      	ldr	r3, [r1, #0]
 8004144:	4680      	mov	r8, r0
 8004146:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800414a:	f842 3b1c 	str.w	r3, [r2], #28
 800414e:	460c      	mov	r4, r1
 8004150:	bf98      	it	ls
 8004152:	f04f 0b00 	movls.w	fp, #0
 8004156:	4616      	mov	r6, r2
 8004158:	46aa      	mov	sl, r5
 800415a:	462f      	mov	r7, r5
 800415c:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8004160:	9201      	str	r2, [sp, #4]
 8004162:	9502      	str	r5, [sp, #8]
 8004164:	68a2      	ldr	r2, [r4, #8]
 8004166:	b15a      	cbz	r2, 8004180 <_scanf_float+0x68>
 8004168:	f8d9 3000 	ldr.w	r3, [r9]
 800416c:	781b      	ldrb	r3, [r3, #0]
 800416e:	2b4e      	cmp	r3, #78	@ 0x4e
 8004170:	d862      	bhi.n	8004238 <_scanf_float+0x120>
 8004172:	2b40      	cmp	r3, #64	@ 0x40
 8004174:	d83a      	bhi.n	80041ec <_scanf_float+0xd4>
 8004176:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800417a:	b2c8      	uxtb	r0, r1
 800417c:	280e      	cmp	r0, #14
 800417e:	d938      	bls.n	80041f2 <_scanf_float+0xda>
 8004180:	b11f      	cbz	r7, 800418a <_scanf_float+0x72>
 8004182:	6823      	ldr	r3, [r4, #0]
 8004184:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004188:	6023      	str	r3, [r4, #0]
 800418a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800418e:	f1ba 0f01 	cmp.w	sl, #1
 8004192:	f200 8114 	bhi.w	80043be <_scanf_float+0x2a6>
 8004196:	9b01      	ldr	r3, [sp, #4]
 8004198:	429e      	cmp	r6, r3
 800419a:	f200 8105 	bhi.w	80043a8 <_scanf_float+0x290>
 800419e:	2001      	movs	r0, #1
 80041a0:	b007      	add	sp, #28
 80041a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80041a6:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80041aa:	2a0d      	cmp	r2, #13
 80041ac:	d8e8      	bhi.n	8004180 <_scanf_float+0x68>
 80041ae:	a101      	add	r1, pc, #4	@ (adr r1, 80041b4 <_scanf_float+0x9c>)
 80041b0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80041b4:	080042fd 	.word	0x080042fd
 80041b8:	08004181 	.word	0x08004181
 80041bc:	08004181 	.word	0x08004181
 80041c0:	08004181 	.word	0x08004181
 80041c4:	08004359 	.word	0x08004359
 80041c8:	08004333 	.word	0x08004333
 80041cc:	08004181 	.word	0x08004181
 80041d0:	08004181 	.word	0x08004181
 80041d4:	0800430b 	.word	0x0800430b
 80041d8:	08004181 	.word	0x08004181
 80041dc:	08004181 	.word	0x08004181
 80041e0:	08004181 	.word	0x08004181
 80041e4:	08004181 	.word	0x08004181
 80041e8:	080042c7 	.word	0x080042c7
 80041ec:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80041f0:	e7db      	b.n	80041aa <_scanf_float+0x92>
 80041f2:	290e      	cmp	r1, #14
 80041f4:	d8c4      	bhi.n	8004180 <_scanf_float+0x68>
 80041f6:	a001      	add	r0, pc, #4	@ (adr r0, 80041fc <_scanf_float+0xe4>)
 80041f8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80041fc:	080042b7 	.word	0x080042b7
 8004200:	08004181 	.word	0x08004181
 8004204:	080042b7 	.word	0x080042b7
 8004208:	08004347 	.word	0x08004347
 800420c:	08004181 	.word	0x08004181
 8004210:	08004259 	.word	0x08004259
 8004214:	0800429d 	.word	0x0800429d
 8004218:	0800429d 	.word	0x0800429d
 800421c:	0800429d 	.word	0x0800429d
 8004220:	0800429d 	.word	0x0800429d
 8004224:	0800429d 	.word	0x0800429d
 8004228:	0800429d 	.word	0x0800429d
 800422c:	0800429d 	.word	0x0800429d
 8004230:	0800429d 	.word	0x0800429d
 8004234:	0800429d 	.word	0x0800429d
 8004238:	2b6e      	cmp	r3, #110	@ 0x6e
 800423a:	d809      	bhi.n	8004250 <_scanf_float+0x138>
 800423c:	2b60      	cmp	r3, #96	@ 0x60
 800423e:	d8b2      	bhi.n	80041a6 <_scanf_float+0x8e>
 8004240:	2b54      	cmp	r3, #84	@ 0x54
 8004242:	d07b      	beq.n	800433c <_scanf_float+0x224>
 8004244:	2b59      	cmp	r3, #89	@ 0x59
 8004246:	d19b      	bne.n	8004180 <_scanf_float+0x68>
 8004248:	2d07      	cmp	r5, #7
 800424a:	d199      	bne.n	8004180 <_scanf_float+0x68>
 800424c:	2508      	movs	r5, #8
 800424e:	e02f      	b.n	80042b0 <_scanf_float+0x198>
 8004250:	2b74      	cmp	r3, #116	@ 0x74
 8004252:	d073      	beq.n	800433c <_scanf_float+0x224>
 8004254:	2b79      	cmp	r3, #121	@ 0x79
 8004256:	e7f6      	b.n	8004246 <_scanf_float+0x12e>
 8004258:	6821      	ldr	r1, [r4, #0]
 800425a:	05c8      	lsls	r0, r1, #23
 800425c:	d51e      	bpl.n	800429c <_scanf_float+0x184>
 800425e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8004262:	6021      	str	r1, [r4, #0]
 8004264:	3701      	adds	r7, #1
 8004266:	f1bb 0f00 	cmp.w	fp, #0
 800426a:	d003      	beq.n	8004274 <_scanf_float+0x15c>
 800426c:	3201      	adds	r2, #1
 800426e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004272:	60a2      	str	r2, [r4, #8]
 8004274:	68a3      	ldr	r3, [r4, #8]
 8004276:	3b01      	subs	r3, #1
 8004278:	60a3      	str	r3, [r4, #8]
 800427a:	6923      	ldr	r3, [r4, #16]
 800427c:	3301      	adds	r3, #1
 800427e:	6123      	str	r3, [r4, #16]
 8004280:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8004284:	3b01      	subs	r3, #1
 8004286:	2b00      	cmp	r3, #0
 8004288:	f8c9 3004 	str.w	r3, [r9, #4]
 800428c:	f340 8083 	ble.w	8004396 <_scanf_float+0x27e>
 8004290:	f8d9 3000 	ldr.w	r3, [r9]
 8004294:	3301      	adds	r3, #1
 8004296:	f8c9 3000 	str.w	r3, [r9]
 800429a:	e763      	b.n	8004164 <_scanf_float+0x4c>
 800429c:	eb1a 0105 	adds.w	r1, sl, r5
 80042a0:	f47f af6e 	bne.w	8004180 <_scanf_float+0x68>
 80042a4:	460d      	mov	r5, r1
 80042a6:	468a      	mov	sl, r1
 80042a8:	6822      	ldr	r2, [r4, #0]
 80042aa:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80042ae:	6022      	str	r2, [r4, #0]
 80042b0:	f806 3b01 	strb.w	r3, [r6], #1
 80042b4:	e7de      	b.n	8004274 <_scanf_float+0x15c>
 80042b6:	6822      	ldr	r2, [r4, #0]
 80042b8:	0610      	lsls	r0, r2, #24
 80042ba:	f57f af61 	bpl.w	8004180 <_scanf_float+0x68>
 80042be:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80042c2:	6022      	str	r2, [r4, #0]
 80042c4:	e7f4      	b.n	80042b0 <_scanf_float+0x198>
 80042c6:	f1ba 0f00 	cmp.w	sl, #0
 80042ca:	d10c      	bne.n	80042e6 <_scanf_float+0x1ce>
 80042cc:	b977      	cbnz	r7, 80042ec <_scanf_float+0x1d4>
 80042ce:	6822      	ldr	r2, [r4, #0]
 80042d0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80042d4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80042d8:	d108      	bne.n	80042ec <_scanf_float+0x1d4>
 80042da:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80042de:	f04f 0a01 	mov.w	sl, #1
 80042e2:	6022      	str	r2, [r4, #0]
 80042e4:	e7e4      	b.n	80042b0 <_scanf_float+0x198>
 80042e6:	f1ba 0f02 	cmp.w	sl, #2
 80042ea:	d051      	beq.n	8004390 <_scanf_float+0x278>
 80042ec:	2d01      	cmp	r5, #1
 80042ee:	d002      	beq.n	80042f6 <_scanf_float+0x1de>
 80042f0:	2d04      	cmp	r5, #4
 80042f2:	f47f af45 	bne.w	8004180 <_scanf_float+0x68>
 80042f6:	3501      	adds	r5, #1
 80042f8:	b2ed      	uxtb	r5, r5
 80042fa:	e7d9      	b.n	80042b0 <_scanf_float+0x198>
 80042fc:	f1ba 0f01 	cmp.w	sl, #1
 8004300:	f47f af3e 	bne.w	8004180 <_scanf_float+0x68>
 8004304:	f04f 0a02 	mov.w	sl, #2
 8004308:	e7d2      	b.n	80042b0 <_scanf_float+0x198>
 800430a:	b975      	cbnz	r5, 800432a <_scanf_float+0x212>
 800430c:	2f00      	cmp	r7, #0
 800430e:	f47f af38 	bne.w	8004182 <_scanf_float+0x6a>
 8004312:	6822      	ldr	r2, [r4, #0]
 8004314:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8004318:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800431c:	f040 80ff 	bne.w	800451e <_scanf_float+0x406>
 8004320:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004324:	2501      	movs	r5, #1
 8004326:	6022      	str	r2, [r4, #0]
 8004328:	e7c2      	b.n	80042b0 <_scanf_float+0x198>
 800432a:	2d03      	cmp	r5, #3
 800432c:	d0e3      	beq.n	80042f6 <_scanf_float+0x1de>
 800432e:	2d05      	cmp	r5, #5
 8004330:	e7df      	b.n	80042f2 <_scanf_float+0x1da>
 8004332:	2d02      	cmp	r5, #2
 8004334:	f47f af24 	bne.w	8004180 <_scanf_float+0x68>
 8004338:	2503      	movs	r5, #3
 800433a:	e7b9      	b.n	80042b0 <_scanf_float+0x198>
 800433c:	2d06      	cmp	r5, #6
 800433e:	f47f af1f 	bne.w	8004180 <_scanf_float+0x68>
 8004342:	2507      	movs	r5, #7
 8004344:	e7b4      	b.n	80042b0 <_scanf_float+0x198>
 8004346:	6822      	ldr	r2, [r4, #0]
 8004348:	0591      	lsls	r1, r2, #22
 800434a:	f57f af19 	bpl.w	8004180 <_scanf_float+0x68>
 800434e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8004352:	6022      	str	r2, [r4, #0]
 8004354:	9702      	str	r7, [sp, #8]
 8004356:	e7ab      	b.n	80042b0 <_scanf_float+0x198>
 8004358:	6822      	ldr	r2, [r4, #0]
 800435a:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800435e:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8004362:	d005      	beq.n	8004370 <_scanf_float+0x258>
 8004364:	0550      	lsls	r0, r2, #21
 8004366:	f57f af0b 	bpl.w	8004180 <_scanf_float+0x68>
 800436a:	2f00      	cmp	r7, #0
 800436c:	f000 80d7 	beq.w	800451e <_scanf_float+0x406>
 8004370:	0591      	lsls	r1, r2, #22
 8004372:	bf58      	it	pl
 8004374:	9902      	ldrpl	r1, [sp, #8]
 8004376:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800437a:	bf58      	it	pl
 800437c:	1a79      	subpl	r1, r7, r1
 800437e:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8004382:	f04f 0700 	mov.w	r7, #0
 8004386:	bf58      	it	pl
 8004388:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800438c:	6022      	str	r2, [r4, #0]
 800438e:	e78f      	b.n	80042b0 <_scanf_float+0x198>
 8004390:	f04f 0a03 	mov.w	sl, #3
 8004394:	e78c      	b.n	80042b0 <_scanf_float+0x198>
 8004396:	4649      	mov	r1, r9
 8004398:	4640      	mov	r0, r8
 800439a:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800439e:	4798      	blx	r3
 80043a0:	2800      	cmp	r0, #0
 80043a2:	f43f aedf 	beq.w	8004164 <_scanf_float+0x4c>
 80043a6:	e6eb      	b.n	8004180 <_scanf_float+0x68>
 80043a8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80043ac:	464a      	mov	r2, r9
 80043ae:	4640      	mov	r0, r8
 80043b0:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80043b4:	4798      	blx	r3
 80043b6:	6923      	ldr	r3, [r4, #16]
 80043b8:	3b01      	subs	r3, #1
 80043ba:	6123      	str	r3, [r4, #16]
 80043bc:	e6eb      	b.n	8004196 <_scanf_float+0x7e>
 80043be:	1e6b      	subs	r3, r5, #1
 80043c0:	2b06      	cmp	r3, #6
 80043c2:	d824      	bhi.n	800440e <_scanf_float+0x2f6>
 80043c4:	2d02      	cmp	r5, #2
 80043c6:	d836      	bhi.n	8004436 <_scanf_float+0x31e>
 80043c8:	9b01      	ldr	r3, [sp, #4]
 80043ca:	429e      	cmp	r6, r3
 80043cc:	f67f aee7 	bls.w	800419e <_scanf_float+0x86>
 80043d0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80043d4:	464a      	mov	r2, r9
 80043d6:	4640      	mov	r0, r8
 80043d8:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80043dc:	4798      	blx	r3
 80043de:	6923      	ldr	r3, [r4, #16]
 80043e0:	3b01      	subs	r3, #1
 80043e2:	6123      	str	r3, [r4, #16]
 80043e4:	e7f0      	b.n	80043c8 <_scanf_float+0x2b0>
 80043e6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80043ea:	464a      	mov	r2, r9
 80043ec:	4640      	mov	r0, r8
 80043ee:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 80043f2:	4798      	blx	r3
 80043f4:	6923      	ldr	r3, [r4, #16]
 80043f6:	3b01      	subs	r3, #1
 80043f8:	6123      	str	r3, [r4, #16]
 80043fa:	f10a 3aff 	add.w	sl, sl, #4294967295
 80043fe:	fa5f fa8a 	uxtb.w	sl, sl
 8004402:	f1ba 0f02 	cmp.w	sl, #2
 8004406:	d1ee      	bne.n	80043e6 <_scanf_float+0x2ce>
 8004408:	3d03      	subs	r5, #3
 800440a:	b2ed      	uxtb	r5, r5
 800440c:	1b76      	subs	r6, r6, r5
 800440e:	6823      	ldr	r3, [r4, #0]
 8004410:	05da      	lsls	r2, r3, #23
 8004412:	d530      	bpl.n	8004476 <_scanf_float+0x35e>
 8004414:	055b      	lsls	r3, r3, #21
 8004416:	d511      	bpl.n	800443c <_scanf_float+0x324>
 8004418:	9b01      	ldr	r3, [sp, #4]
 800441a:	429e      	cmp	r6, r3
 800441c:	f67f aebf 	bls.w	800419e <_scanf_float+0x86>
 8004420:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004424:	464a      	mov	r2, r9
 8004426:	4640      	mov	r0, r8
 8004428:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800442c:	4798      	blx	r3
 800442e:	6923      	ldr	r3, [r4, #16]
 8004430:	3b01      	subs	r3, #1
 8004432:	6123      	str	r3, [r4, #16]
 8004434:	e7f0      	b.n	8004418 <_scanf_float+0x300>
 8004436:	46aa      	mov	sl, r5
 8004438:	46b3      	mov	fp, r6
 800443a:	e7de      	b.n	80043fa <_scanf_float+0x2e2>
 800443c:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8004440:	6923      	ldr	r3, [r4, #16]
 8004442:	2965      	cmp	r1, #101	@ 0x65
 8004444:	f103 33ff 	add.w	r3, r3, #4294967295
 8004448:	f106 35ff 	add.w	r5, r6, #4294967295
 800444c:	6123      	str	r3, [r4, #16]
 800444e:	d00c      	beq.n	800446a <_scanf_float+0x352>
 8004450:	2945      	cmp	r1, #69	@ 0x45
 8004452:	d00a      	beq.n	800446a <_scanf_float+0x352>
 8004454:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004458:	464a      	mov	r2, r9
 800445a:	4640      	mov	r0, r8
 800445c:	4798      	blx	r3
 800445e:	6923      	ldr	r3, [r4, #16]
 8004460:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8004464:	3b01      	subs	r3, #1
 8004466:	1eb5      	subs	r5, r6, #2
 8004468:	6123      	str	r3, [r4, #16]
 800446a:	464a      	mov	r2, r9
 800446c:	4640      	mov	r0, r8
 800446e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004472:	4798      	blx	r3
 8004474:	462e      	mov	r6, r5
 8004476:	6822      	ldr	r2, [r4, #0]
 8004478:	f012 0210 	ands.w	r2, r2, #16
 800447c:	d001      	beq.n	8004482 <_scanf_float+0x36a>
 800447e:	2000      	movs	r0, #0
 8004480:	e68e      	b.n	80041a0 <_scanf_float+0x88>
 8004482:	7032      	strb	r2, [r6, #0]
 8004484:	6823      	ldr	r3, [r4, #0]
 8004486:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800448a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800448e:	d125      	bne.n	80044dc <_scanf_float+0x3c4>
 8004490:	9b02      	ldr	r3, [sp, #8]
 8004492:	429f      	cmp	r7, r3
 8004494:	d00a      	beq.n	80044ac <_scanf_float+0x394>
 8004496:	1bda      	subs	r2, r3, r7
 8004498:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800449c:	429e      	cmp	r6, r3
 800449e:	bf28      	it	cs
 80044a0:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 80044a4:	4630      	mov	r0, r6
 80044a6:	491f      	ldr	r1, [pc, #124]	@ (8004524 <_scanf_float+0x40c>)
 80044a8:	f000 f914 	bl	80046d4 <siprintf>
 80044ac:	2200      	movs	r2, #0
 80044ae:	4640      	mov	r0, r8
 80044b0:	9901      	ldr	r1, [sp, #4]
 80044b2:	f002 fbfd 	bl	8006cb0 <_strtod_r>
 80044b6:	9b03      	ldr	r3, [sp, #12]
 80044b8:	6825      	ldr	r5, [r4, #0]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f015 0f02 	tst.w	r5, #2
 80044c0:	4606      	mov	r6, r0
 80044c2:	460f      	mov	r7, r1
 80044c4:	f103 0204 	add.w	r2, r3, #4
 80044c8:	d015      	beq.n	80044f6 <_scanf_float+0x3de>
 80044ca:	9903      	ldr	r1, [sp, #12]
 80044cc:	600a      	str	r2, [r1, #0]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	e9c3 6700 	strd	r6, r7, [r3]
 80044d4:	68e3      	ldr	r3, [r4, #12]
 80044d6:	3301      	adds	r3, #1
 80044d8:	60e3      	str	r3, [r4, #12]
 80044da:	e7d0      	b.n	800447e <_scanf_float+0x366>
 80044dc:	9b04      	ldr	r3, [sp, #16]
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d0e4      	beq.n	80044ac <_scanf_float+0x394>
 80044e2:	9905      	ldr	r1, [sp, #20]
 80044e4:	230a      	movs	r3, #10
 80044e6:	4640      	mov	r0, r8
 80044e8:	3101      	adds	r1, #1
 80044ea:	f002 fc61 	bl	8006db0 <_strtol_r>
 80044ee:	9b04      	ldr	r3, [sp, #16]
 80044f0:	9e05      	ldr	r6, [sp, #20]
 80044f2:	1ac2      	subs	r2, r0, r3
 80044f4:	e7d0      	b.n	8004498 <_scanf_float+0x380>
 80044f6:	076d      	lsls	r5, r5, #29
 80044f8:	d4e7      	bmi.n	80044ca <_scanf_float+0x3b2>
 80044fa:	9d03      	ldr	r5, [sp, #12]
 80044fc:	602a      	str	r2, [r5, #0]
 80044fe:	681d      	ldr	r5, [r3, #0]
 8004500:	4602      	mov	r2, r0
 8004502:	460b      	mov	r3, r1
 8004504:	f7fc fa82 	bl	8000a0c <__aeabi_dcmpun>
 8004508:	b120      	cbz	r0, 8004514 <_scanf_float+0x3fc>
 800450a:	4807      	ldr	r0, [pc, #28]	@ (8004528 <_scanf_float+0x410>)
 800450c:	f000 f9d6 	bl	80048bc <nanf>
 8004510:	6028      	str	r0, [r5, #0]
 8004512:	e7df      	b.n	80044d4 <_scanf_float+0x3bc>
 8004514:	4630      	mov	r0, r6
 8004516:	4639      	mov	r1, r7
 8004518:	f7fc fad6 	bl	8000ac8 <__aeabi_d2f>
 800451c:	e7f8      	b.n	8004510 <_scanf_float+0x3f8>
 800451e:	2700      	movs	r7, #0
 8004520:	e633      	b.n	800418a <_scanf_float+0x72>
 8004522:	bf00      	nop
 8004524:	08007fc2 	.word	0x08007fc2
 8004528:	08008103 	.word	0x08008103

0800452c <std>:
 800452c:	2300      	movs	r3, #0
 800452e:	b510      	push	{r4, lr}
 8004530:	4604      	mov	r4, r0
 8004532:	e9c0 3300 	strd	r3, r3, [r0]
 8004536:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800453a:	6083      	str	r3, [r0, #8]
 800453c:	8181      	strh	r1, [r0, #12]
 800453e:	6643      	str	r3, [r0, #100]	@ 0x64
 8004540:	81c2      	strh	r2, [r0, #14]
 8004542:	6183      	str	r3, [r0, #24]
 8004544:	4619      	mov	r1, r3
 8004546:	2208      	movs	r2, #8
 8004548:	305c      	adds	r0, #92	@ 0x5c
 800454a:	f000 f928 	bl	800479e <memset>
 800454e:	4b0d      	ldr	r3, [pc, #52]	@ (8004584 <std+0x58>)
 8004550:	6224      	str	r4, [r4, #32]
 8004552:	6263      	str	r3, [r4, #36]	@ 0x24
 8004554:	4b0c      	ldr	r3, [pc, #48]	@ (8004588 <std+0x5c>)
 8004556:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004558:	4b0c      	ldr	r3, [pc, #48]	@ (800458c <std+0x60>)
 800455a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800455c:	4b0c      	ldr	r3, [pc, #48]	@ (8004590 <std+0x64>)
 800455e:	6323      	str	r3, [r4, #48]	@ 0x30
 8004560:	4b0c      	ldr	r3, [pc, #48]	@ (8004594 <std+0x68>)
 8004562:	429c      	cmp	r4, r3
 8004564:	d006      	beq.n	8004574 <std+0x48>
 8004566:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800456a:	4294      	cmp	r4, r2
 800456c:	d002      	beq.n	8004574 <std+0x48>
 800456e:	33d0      	adds	r3, #208	@ 0xd0
 8004570:	429c      	cmp	r4, r3
 8004572:	d105      	bne.n	8004580 <std+0x54>
 8004574:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004578:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800457c:	f000 b98c 	b.w	8004898 <__retarget_lock_init_recursive>
 8004580:	bd10      	pop	{r4, pc}
 8004582:	bf00      	nop
 8004584:	08004719 	.word	0x08004719
 8004588:	0800473b 	.word	0x0800473b
 800458c:	08004773 	.word	0x08004773
 8004590:	08004797 	.word	0x08004797
 8004594:	20000298 	.word	0x20000298

08004598 <stdio_exit_handler>:
 8004598:	4a02      	ldr	r2, [pc, #8]	@ (80045a4 <stdio_exit_handler+0xc>)
 800459a:	4903      	ldr	r1, [pc, #12]	@ (80045a8 <stdio_exit_handler+0x10>)
 800459c:	4803      	ldr	r0, [pc, #12]	@ (80045ac <stdio_exit_handler+0x14>)
 800459e:	f000 b869 	b.w	8004674 <_fwalk_sglue>
 80045a2:	bf00      	nop
 80045a4:	20000010 	.word	0x20000010
 80045a8:	080073e5 	.word	0x080073e5
 80045ac:	20000020 	.word	0x20000020

080045b0 <cleanup_stdio>:
 80045b0:	6841      	ldr	r1, [r0, #4]
 80045b2:	4b0c      	ldr	r3, [pc, #48]	@ (80045e4 <cleanup_stdio+0x34>)
 80045b4:	b510      	push	{r4, lr}
 80045b6:	4299      	cmp	r1, r3
 80045b8:	4604      	mov	r4, r0
 80045ba:	d001      	beq.n	80045c0 <cleanup_stdio+0x10>
 80045bc:	f002 ff12 	bl	80073e4 <_fflush_r>
 80045c0:	68a1      	ldr	r1, [r4, #8]
 80045c2:	4b09      	ldr	r3, [pc, #36]	@ (80045e8 <cleanup_stdio+0x38>)
 80045c4:	4299      	cmp	r1, r3
 80045c6:	d002      	beq.n	80045ce <cleanup_stdio+0x1e>
 80045c8:	4620      	mov	r0, r4
 80045ca:	f002 ff0b 	bl	80073e4 <_fflush_r>
 80045ce:	68e1      	ldr	r1, [r4, #12]
 80045d0:	4b06      	ldr	r3, [pc, #24]	@ (80045ec <cleanup_stdio+0x3c>)
 80045d2:	4299      	cmp	r1, r3
 80045d4:	d004      	beq.n	80045e0 <cleanup_stdio+0x30>
 80045d6:	4620      	mov	r0, r4
 80045d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80045dc:	f002 bf02 	b.w	80073e4 <_fflush_r>
 80045e0:	bd10      	pop	{r4, pc}
 80045e2:	bf00      	nop
 80045e4:	20000298 	.word	0x20000298
 80045e8:	20000300 	.word	0x20000300
 80045ec:	20000368 	.word	0x20000368

080045f0 <global_stdio_init.part.0>:
 80045f0:	b510      	push	{r4, lr}
 80045f2:	4b0b      	ldr	r3, [pc, #44]	@ (8004620 <global_stdio_init.part.0+0x30>)
 80045f4:	4c0b      	ldr	r4, [pc, #44]	@ (8004624 <global_stdio_init.part.0+0x34>)
 80045f6:	4a0c      	ldr	r2, [pc, #48]	@ (8004628 <global_stdio_init.part.0+0x38>)
 80045f8:	4620      	mov	r0, r4
 80045fa:	601a      	str	r2, [r3, #0]
 80045fc:	2104      	movs	r1, #4
 80045fe:	2200      	movs	r2, #0
 8004600:	f7ff ff94 	bl	800452c <std>
 8004604:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004608:	2201      	movs	r2, #1
 800460a:	2109      	movs	r1, #9
 800460c:	f7ff ff8e 	bl	800452c <std>
 8004610:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004614:	2202      	movs	r2, #2
 8004616:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800461a:	2112      	movs	r1, #18
 800461c:	f7ff bf86 	b.w	800452c <std>
 8004620:	200003d0 	.word	0x200003d0
 8004624:	20000298 	.word	0x20000298
 8004628:	08004599 	.word	0x08004599

0800462c <__sfp_lock_acquire>:
 800462c:	4801      	ldr	r0, [pc, #4]	@ (8004634 <__sfp_lock_acquire+0x8>)
 800462e:	f000 b934 	b.w	800489a <__retarget_lock_acquire_recursive>
 8004632:	bf00      	nop
 8004634:	200003d9 	.word	0x200003d9

08004638 <__sfp_lock_release>:
 8004638:	4801      	ldr	r0, [pc, #4]	@ (8004640 <__sfp_lock_release+0x8>)
 800463a:	f000 b92f 	b.w	800489c <__retarget_lock_release_recursive>
 800463e:	bf00      	nop
 8004640:	200003d9 	.word	0x200003d9

08004644 <__sinit>:
 8004644:	b510      	push	{r4, lr}
 8004646:	4604      	mov	r4, r0
 8004648:	f7ff fff0 	bl	800462c <__sfp_lock_acquire>
 800464c:	6a23      	ldr	r3, [r4, #32]
 800464e:	b11b      	cbz	r3, 8004658 <__sinit+0x14>
 8004650:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004654:	f7ff bff0 	b.w	8004638 <__sfp_lock_release>
 8004658:	4b04      	ldr	r3, [pc, #16]	@ (800466c <__sinit+0x28>)
 800465a:	6223      	str	r3, [r4, #32]
 800465c:	4b04      	ldr	r3, [pc, #16]	@ (8004670 <__sinit+0x2c>)
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	2b00      	cmp	r3, #0
 8004662:	d1f5      	bne.n	8004650 <__sinit+0xc>
 8004664:	f7ff ffc4 	bl	80045f0 <global_stdio_init.part.0>
 8004668:	e7f2      	b.n	8004650 <__sinit+0xc>
 800466a:	bf00      	nop
 800466c:	080045b1 	.word	0x080045b1
 8004670:	200003d0 	.word	0x200003d0

08004674 <_fwalk_sglue>:
 8004674:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004678:	4607      	mov	r7, r0
 800467a:	4688      	mov	r8, r1
 800467c:	4614      	mov	r4, r2
 800467e:	2600      	movs	r6, #0
 8004680:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004684:	f1b9 0901 	subs.w	r9, r9, #1
 8004688:	d505      	bpl.n	8004696 <_fwalk_sglue+0x22>
 800468a:	6824      	ldr	r4, [r4, #0]
 800468c:	2c00      	cmp	r4, #0
 800468e:	d1f7      	bne.n	8004680 <_fwalk_sglue+0xc>
 8004690:	4630      	mov	r0, r6
 8004692:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004696:	89ab      	ldrh	r3, [r5, #12]
 8004698:	2b01      	cmp	r3, #1
 800469a:	d907      	bls.n	80046ac <_fwalk_sglue+0x38>
 800469c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80046a0:	3301      	adds	r3, #1
 80046a2:	d003      	beq.n	80046ac <_fwalk_sglue+0x38>
 80046a4:	4629      	mov	r1, r5
 80046a6:	4638      	mov	r0, r7
 80046a8:	47c0      	blx	r8
 80046aa:	4306      	orrs	r6, r0
 80046ac:	3568      	adds	r5, #104	@ 0x68
 80046ae:	e7e9      	b.n	8004684 <_fwalk_sglue+0x10>

080046b0 <iprintf>:
 80046b0:	b40f      	push	{r0, r1, r2, r3}
 80046b2:	b507      	push	{r0, r1, r2, lr}
 80046b4:	4906      	ldr	r1, [pc, #24]	@ (80046d0 <iprintf+0x20>)
 80046b6:	ab04      	add	r3, sp, #16
 80046b8:	6808      	ldr	r0, [r1, #0]
 80046ba:	f853 2b04 	ldr.w	r2, [r3], #4
 80046be:	6881      	ldr	r1, [r0, #8]
 80046c0:	9301      	str	r3, [sp, #4]
 80046c2:	f002 fcf7 	bl	80070b4 <_vfiprintf_r>
 80046c6:	b003      	add	sp, #12
 80046c8:	f85d eb04 	ldr.w	lr, [sp], #4
 80046cc:	b004      	add	sp, #16
 80046ce:	4770      	bx	lr
 80046d0:	2000001c 	.word	0x2000001c

080046d4 <siprintf>:
 80046d4:	b40e      	push	{r1, r2, r3}
 80046d6:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80046da:	b510      	push	{r4, lr}
 80046dc:	2400      	movs	r4, #0
 80046de:	b09d      	sub	sp, #116	@ 0x74
 80046e0:	ab1f      	add	r3, sp, #124	@ 0x7c
 80046e2:	9002      	str	r0, [sp, #8]
 80046e4:	9006      	str	r0, [sp, #24]
 80046e6:	9107      	str	r1, [sp, #28]
 80046e8:	9104      	str	r1, [sp, #16]
 80046ea:	4809      	ldr	r0, [pc, #36]	@ (8004710 <siprintf+0x3c>)
 80046ec:	4909      	ldr	r1, [pc, #36]	@ (8004714 <siprintf+0x40>)
 80046ee:	f853 2b04 	ldr.w	r2, [r3], #4
 80046f2:	9105      	str	r1, [sp, #20]
 80046f4:	6800      	ldr	r0, [r0, #0]
 80046f6:	a902      	add	r1, sp, #8
 80046f8:	9301      	str	r3, [sp, #4]
 80046fa:	941b      	str	r4, [sp, #108]	@ 0x6c
 80046fc:	f002 fbb6 	bl	8006e6c <_svfiprintf_r>
 8004700:	9b02      	ldr	r3, [sp, #8]
 8004702:	701c      	strb	r4, [r3, #0]
 8004704:	b01d      	add	sp, #116	@ 0x74
 8004706:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800470a:	b003      	add	sp, #12
 800470c:	4770      	bx	lr
 800470e:	bf00      	nop
 8004710:	2000001c 	.word	0x2000001c
 8004714:	ffff0208 	.word	0xffff0208

08004718 <__sread>:
 8004718:	b510      	push	{r4, lr}
 800471a:	460c      	mov	r4, r1
 800471c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004720:	f000 f86c 	bl	80047fc <_read_r>
 8004724:	2800      	cmp	r0, #0
 8004726:	bfab      	itete	ge
 8004728:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800472a:	89a3      	ldrhlt	r3, [r4, #12]
 800472c:	181b      	addge	r3, r3, r0
 800472e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004732:	bfac      	ite	ge
 8004734:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004736:	81a3      	strhlt	r3, [r4, #12]
 8004738:	bd10      	pop	{r4, pc}

0800473a <__swrite>:
 800473a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800473e:	461f      	mov	r7, r3
 8004740:	898b      	ldrh	r3, [r1, #12]
 8004742:	4605      	mov	r5, r0
 8004744:	05db      	lsls	r3, r3, #23
 8004746:	460c      	mov	r4, r1
 8004748:	4616      	mov	r6, r2
 800474a:	d505      	bpl.n	8004758 <__swrite+0x1e>
 800474c:	2302      	movs	r3, #2
 800474e:	2200      	movs	r2, #0
 8004750:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004754:	f000 f840 	bl	80047d8 <_lseek_r>
 8004758:	89a3      	ldrh	r3, [r4, #12]
 800475a:	4632      	mov	r2, r6
 800475c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004760:	81a3      	strh	r3, [r4, #12]
 8004762:	4628      	mov	r0, r5
 8004764:	463b      	mov	r3, r7
 8004766:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800476a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800476e:	f000 b857 	b.w	8004820 <_write_r>

08004772 <__sseek>:
 8004772:	b510      	push	{r4, lr}
 8004774:	460c      	mov	r4, r1
 8004776:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800477a:	f000 f82d 	bl	80047d8 <_lseek_r>
 800477e:	1c43      	adds	r3, r0, #1
 8004780:	89a3      	ldrh	r3, [r4, #12]
 8004782:	bf15      	itete	ne
 8004784:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004786:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800478a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800478e:	81a3      	strheq	r3, [r4, #12]
 8004790:	bf18      	it	ne
 8004792:	81a3      	strhne	r3, [r4, #12]
 8004794:	bd10      	pop	{r4, pc}

08004796 <__sclose>:
 8004796:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800479a:	f000 b80d 	b.w	80047b8 <_close_r>

0800479e <memset>:
 800479e:	4603      	mov	r3, r0
 80047a0:	4402      	add	r2, r0
 80047a2:	4293      	cmp	r3, r2
 80047a4:	d100      	bne.n	80047a8 <memset+0xa>
 80047a6:	4770      	bx	lr
 80047a8:	f803 1b01 	strb.w	r1, [r3], #1
 80047ac:	e7f9      	b.n	80047a2 <memset+0x4>
	...

080047b0 <_localeconv_r>:
 80047b0:	4800      	ldr	r0, [pc, #0]	@ (80047b4 <_localeconv_r+0x4>)
 80047b2:	4770      	bx	lr
 80047b4:	2000015c 	.word	0x2000015c

080047b8 <_close_r>:
 80047b8:	b538      	push	{r3, r4, r5, lr}
 80047ba:	2300      	movs	r3, #0
 80047bc:	4d05      	ldr	r5, [pc, #20]	@ (80047d4 <_close_r+0x1c>)
 80047be:	4604      	mov	r4, r0
 80047c0:	4608      	mov	r0, r1
 80047c2:	602b      	str	r3, [r5, #0]
 80047c4:	f7fc ff85 	bl	80016d2 <_close>
 80047c8:	1c43      	adds	r3, r0, #1
 80047ca:	d102      	bne.n	80047d2 <_close_r+0x1a>
 80047cc:	682b      	ldr	r3, [r5, #0]
 80047ce:	b103      	cbz	r3, 80047d2 <_close_r+0x1a>
 80047d0:	6023      	str	r3, [r4, #0]
 80047d2:	bd38      	pop	{r3, r4, r5, pc}
 80047d4:	200003d4 	.word	0x200003d4

080047d8 <_lseek_r>:
 80047d8:	b538      	push	{r3, r4, r5, lr}
 80047da:	4604      	mov	r4, r0
 80047dc:	4608      	mov	r0, r1
 80047de:	4611      	mov	r1, r2
 80047e0:	2200      	movs	r2, #0
 80047e2:	4d05      	ldr	r5, [pc, #20]	@ (80047f8 <_lseek_r+0x20>)
 80047e4:	602a      	str	r2, [r5, #0]
 80047e6:	461a      	mov	r2, r3
 80047e8:	f7fc ff97 	bl	800171a <_lseek>
 80047ec:	1c43      	adds	r3, r0, #1
 80047ee:	d102      	bne.n	80047f6 <_lseek_r+0x1e>
 80047f0:	682b      	ldr	r3, [r5, #0]
 80047f2:	b103      	cbz	r3, 80047f6 <_lseek_r+0x1e>
 80047f4:	6023      	str	r3, [r4, #0]
 80047f6:	bd38      	pop	{r3, r4, r5, pc}
 80047f8:	200003d4 	.word	0x200003d4

080047fc <_read_r>:
 80047fc:	b538      	push	{r3, r4, r5, lr}
 80047fe:	4604      	mov	r4, r0
 8004800:	4608      	mov	r0, r1
 8004802:	4611      	mov	r1, r2
 8004804:	2200      	movs	r2, #0
 8004806:	4d05      	ldr	r5, [pc, #20]	@ (800481c <_read_r+0x20>)
 8004808:	602a      	str	r2, [r5, #0]
 800480a:	461a      	mov	r2, r3
 800480c:	f7fc ff28 	bl	8001660 <_read>
 8004810:	1c43      	adds	r3, r0, #1
 8004812:	d102      	bne.n	800481a <_read_r+0x1e>
 8004814:	682b      	ldr	r3, [r5, #0]
 8004816:	b103      	cbz	r3, 800481a <_read_r+0x1e>
 8004818:	6023      	str	r3, [r4, #0]
 800481a:	bd38      	pop	{r3, r4, r5, pc}
 800481c:	200003d4 	.word	0x200003d4

08004820 <_write_r>:
 8004820:	b538      	push	{r3, r4, r5, lr}
 8004822:	4604      	mov	r4, r0
 8004824:	4608      	mov	r0, r1
 8004826:	4611      	mov	r1, r2
 8004828:	2200      	movs	r2, #0
 800482a:	4d05      	ldr	r5, [pc, #20]	@ (8004840 <_write_r+0x20>)
 800482c:	602a      	str	r2, [r5, #0]
 800482e:	461a      	mov	r2, r3
 8004830:	f7fc ff33 	bl	800169a <_write>
 8004834:	1c43      	adds	r3, r0, #1
 8004836:	d102      	bne.n	800483e <_write_r+0x1e>
 8004838:	682b      	ldr	r3, [r5, #0]
 800483a:	b103      	cbz	r3, 800483e <_write_r+0x1e>
 800483c:	6023      	str	r3, [r4, #0]
 800483e:	bd38      	pop	{r3, r4, r5, pc}
 8004840:	200003d4 	.word	0x200003d4

08004844 <__errno>:
 8004844:	4b01      	ldr	r3, [pc, #4]	@ (800484c <__errno+0x8>)
 8004846:	6818      	ldr	r0, [r3, #0]
 8004848:	4770      	bx	lr
 800484a:	bf00      	nop
 800484c:	2000001c 	.word	0x2000001c

08004850 <__libc_init_array>:
 8004850:	b570      	push	{r4, r5, r6, lr}
 8004852:	2600      	movs	r6, #0
 8004854:	4d0c      	ldr	r5, [pc, #48]	@ (8004888 <__libc_init_array+0x38>)
 8004856:	4c0d      	ldr	r4, [pc, #52]	@ (800488c <__libc_init_array+0x3c>)
 8004858:	1b64      	subs	r4, r4, r5
 800485a:	10a4      	asrs	r4, r4, #2
 800485c:	42a6      	cmp	r6, r4
 800485e:	d109      	bne.n	8004874 <__libc_init_array+0x24>
 8004860:	f003 fb6e 	bl	8007f40 <_init>
 8004864:	2600      	movs	r6, #0
 8004866:	4d0a      	ldr	r5, [pc, #40]	@ (8004890 <__libc_init_array+0x40>)
 8004868:	4c0a      	ldr	r4, [pc, #40]	@ (8004894 <__libc_init_array+0x44>)
 800486a:	1b64      	subs	r4, r4, r5
 800486c:	10a4      	asrs	r4, r4, #2
 800486e:	42a6      	cmp	r6, r4
 8004870:	d105      	bne.n	800487e <__libc_init_array+0x2e>
 8004872:	bd70      	pop	{r4, r5, r6, pc}
 8004874:	f855 3b04 	ldr.w	r3, [r5], #4
 8004878:	4798      	blx	r3
 800487a:	3601      	adds	r6, #1
 800487c:	e7ee      	b.n	800485c <__libc_init_array+0xc>
 800487e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004882:	4798      	blx	r3
 8004884:	3601      	adds	r6, #1
 8004886:	e7f2      	b.n	800486e <__libc_init_array+0x1e>
 8004888:	080083bc 	.word	0x080083bc
 800488c:	080083bc 	.word	0x080083bc
 8004890:	080083bc 	.word	0x080083bc
 8004894:	080083c0 	.word	0x080083c0

08004898 <__retarget_lock_init_recursive>:
 8004898:	4770      	bx	lr

0800489a <__retarget_lock_acquire_recursive>:
 800489a:	4770      	bx	lr

0800489c <__retarget_lock_release_recursive>:
 800489c:	4770      	bx	lr

0800489e <memchr>:
 800489e:	4603      	mov	r3, r0
 80048a0:	b510      	push	{r4, lr}
 80048a2:	b2c9      	uxtb	r1, r1
 80048a4:	4402      	add	r2, r0
 80048a6:	4293      	cmp	r3, r2
 80048a8:	4618      	mov	r0, r3
 80048aa:	d101      	bne.n	80048b0 <memchr+0x12>
 80048ac:	2000      	movs	r0, #0
 80048ae:	e003      	b.n	80048b8 <memchr+0x1a>
 80048b0:	7804      	ldrb	r4, [r0, #0]
 80048b2:	3301      	adds	r3, #1
 80048b4:	428c      	cmp	r4, r1
 80048b6:	d1f6      	bne.n	80048a6 <memchr+0x8>
 80048b8:	bd10      	pop	{r4, pc}
	...

080048bc <nanf>:
 80048bc:	4800      	ldr	r0, [pc, #0]	@ (80048c0 <nanf+0x4>)
 80048be:	4770      	bx	lr
 80048c0:	7fc00000 	.word	0x7fc00000

080048c4 <quorem>:
 80048c4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80048c8:	6903      	ldr	r3, [r0, #16]
 80048ca:	690c      	ldr	r4, [r1, #16]
 80048cc:	4607      	mov	r7, r0
 80048ce:	42a3      	cmp	r3, r4
 80048d0:	db7e      	blt.n	80049d0 <quorem+0x10c>
 80048d2:	3c01      	subs	r4, #1
 80048d4:	00a3      	lsls	r3, r4, #2
 80048d6:	f100 0514 	add.w	r5, r0, #20
 80048da:	f101 0814 	add.w	r8, r1, #20
 80048de:	9300      	str	r3, [sp, #0]
 80048e0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80048e4:	9301      	str	r3, [sp, #4]
 80048e6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80048ea:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80048ee:	3301      	adds	r3, #1
 80048f0:	429a      	cmp	r2, r3
 80048f2:	fbb2 f6f3 	udiv	r6, r2, r3
 80048f6:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80048fa:	d32e      	bcc.n	800495a <quorem+0x96>
 80048fc:	f04f 0a00 	mov.w	sl, #0
 8004900:	46c4      	mov	ip, r8
 8004902:	46ae      	mov	lr, r5
 8004904:	46d3      	mov	fp, sl
 8004906:	f85c 3b04 	ldr.w	r3, [ip], #4
 800490a:	b298      	uxth	r0, r3
 800490c:	fb06 a000 	mla	r0, r6, r0, sl
 8004910:	0c1b      	lsrs	r3, r3, #16
 8004912:	0c02      	lsrs	r2, r0, #16
 8004914:	fb06 2303 	mla	r3, r6, r3, r2
 8004918:	f8de 2000 	ldr.w	r2, [lr]
 800491c:	b280      	uxth	r0, r0
 800491e:	b292      	uxth	r2, r2
 8004920:	1a12      	subs	r2, r2, r0
 8004922:	445a      	add	r2, fp
 8004924:	f8de 0000 	ldr.w	r0, [lr]
 8004928:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800492c:	b29b      	uxth	r3, r3
 800492e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8004932:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8004936:	b292      	uxth	r2, r2
 8004938:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800493c:	45e1      	cmp	r9, ip
 800493e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8004942:	f84e 2b04 	str.w	r2, [lr], #4
 8004946:	d2de      	bcs.n	8004906 <quorem+0x42>
 8004948:	9b00      	ldr	r3, [sp, #0]
 800494a:	58eb      	ldr	r3, [r5, r3]
 800494c:	b92b      	cbnz	r3, 800495a <quorem+0x96>
 800494e:	9b01      	ldr	r3, [sp, #4]
 8004950:	3b04      	subs	r3, #4
 8004952:	429d      	cmp	r5, r3
 8004954:	461a      	mov	r2, r3
 8004956:	d32f      	bcc.n	80049b8 <quorem+0xf4>
 8004958:	613c      	str	r4, [r7, #16]
 800495a:	4638      	mov	r0, r7
 800495c:	f001 f9ca 	bl	8005cf4 <__mcmp>
 8004960:	2800      	cmp	r0, #0
 8004962:	db25      	blt.n	80049b0 <quorem+0xec>
 8004964:	4629      	mov	r1, r5
 8004966:	2000      	movs	r0, #0
 8004968:	f858 2b04 	ldr.w	r2, [r8], #4
 800496c:	f8d1 c000 	ldr.w	ip, [r1]
 8004970:	fa1f fe82 	uxth.w	lr, r2
 8004974:	fa1f f38c 	uxth.w	r3, ip
 8004978:	eba3 030e 	sub.w	r3, r3, lr
 800497c:	4403      	add	r3, r0
 800497e:	0c12      	lsrs	r2, r2, #16
 8004980:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8004984:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8004988:	b29b      	uxth	r3, r3
 800498a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800498e:	45c1      	cmp	r9, r8
 8004990:	ea4f 4022 	mov.w	r0, r2, asr #16
 8004994:	f841 3b04 	str.w	r3, [r1], #4
 8004998:	d2e6      	bcs.n	8004968 <quorem+0xa4>
 800499a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800499e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80049a2:	b922      	cbnz	r2, 80049ae <quorem+0xea>
 80049a4:	3b04      	subs	r3, #4
 80049a6:	429d      	cmp	r5, r3
 80049a8:	461a      	mov	r2, r3
 80049aa:	d30b      	bcc.n	80049c4 <quorem+0x100>
 80049ac:	613c      	str	r4, [r7, #16]
 80049ae:	3601      	adds	r6, #1
 80049b0:	4630      	mov	r0, r6
 80049b2:	b003      	add	sp, #12
 80049b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80049b8:	6812      	ldr	r2, [r2, #0]
 80049ba:	3b04      	subs	r3, #4
 80049bc:	2a00      	cmp	r2, #0
 80049be:	d1cb      	bne.n	8004958 <quorem+0x94>
 80049c0:	3c01      	subs	r4, #1
 80049c2:	e7c6      	b.n	8004952 <quorem+0x8e>
 80049c4:	6812      	ldr	r2, [r2, #0]
 80049c6:	3b04      	subs	r3, #4
 80049c8:	2a00      	cmp	r2, #0
 80049ca:	d1ef      	bne.n	80049ac <quorem+0xe8>
 80049cc:	3c01      	subs	r4, #1
 80049ce:	e7ea      	b.n	80049a6 <quorem+0xe2>
 80049d0:	2000      	movs	r0, #0
 80049d2:	e7ee      	b.n	80049b2 <quorem+0xee>
 80049d4:	0000      	movs	r0, r0
	...

080049d8 <_dtoa_r>:
 80049d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80049dc:	4614      	mov	r4, r2
 80049de:	461d      	mov	r5, r3
 80049e0:	69c7      	ldr	r7, [r0, #28]
 80049e2:	b097      	sub	sp, #92	@ 0x5c
 80049e4:	4681      	mov	r9, r0
 80049e6:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80049ea:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 80049ec:	b97f      	cbnz	r7, 8004a0e <_dtoa_r+0x36>
 80049ee:	2010      	movs	r0, #16
 80049f0:	f000 fe0e 	bl	8005610 <malloc>
 80049f4:	4602      	mov	r2, r0
 80049f6:	f8c9 001c 	str.w	r0, [r9, #28]
 80049fa:	b920      	cbnz	r0, 8004a06 <_dtoa_r+0x2e>
 80049fc:	21ef      	movs	r1, #239	@ 0xef
 80049fe:	4bac      	ldr	r3, [pc, #688]	@ (8004cb0 <_dtoa_r+0x2d8>)
 8004a00:	48ac      	ldr	r0, [pc, #688]	@ (8004cb4 <_dtoa_r+0x2dc>)
 8004a02:	f002 fdfb 	bl	80075fc <__assert_func>
 8004a06:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8004a0a:	6007      	str	r7, [r0, #0]
 8004a0c:	60c7      	str	r7, [r0, #12]
 8004a0e:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8004a12:	6819      	ldr	r1, [r3, #0]
 8004a14:	b159      	cbz	r1, 8004a2e <_dtoa_r+0x56>
 8004a16:	685a      	ldr	r2, [r3, #4]
 8004a18:	2301      	movs	r3, #1
 8004a1a:	4093      	lsls	r3, r2
 8004a1c:	604a      	str	r2, [r1, #4]
 8004a1e:	608b      	str	r3, [r1, #8]
 8004a20:	4648      	mov	r0, r9
 8004a22:	f000 feeb 	bl	80057fc <_Bfree>
 8004a26:	2200      	movs	r2, #0
 8004a28:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8004a2c:	601a      	str	r2, [r3, #0]
 8004a2e:	1e2b      	subs	r3, r5, #0
 8004a30:	bfaf      	iteee	ge
 8004a32:	2300      	movge	r3, #0
 8004a34:	2201      	movlt	r2, #1
 8004a36:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8004a3a:	9307      	strlt	r3, [sp, #28]
 8004a3c:	bfa8      	it	ge
 8004a3e:	6033      	strge	r3, [r6, #0]
 8004a40:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8004a44:	4b9c      	ldr	r3, [pc, #624]	@ (8004cb8 <_dtoa_r+0x2e0>)
 8004a46:	bfb8      	it	lt
 8004a48:	6032      	strlt	r2, [r6, #0]
 8004a4a:	ea33 0308 	bics.w	r3, r3, r8
 8004a4e:	d112      	bne.n	8004a76 <_dtoa_r+0x9e>
 8004a50:	f242 730f 	movw	r3, #9999	@ 0x270f
 8004a54:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8004a56:	6013      	str	r3, [r2, #0]
 8004a58:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8004a5c:	4323      	orrs	r3, r4
 8004a5e:	f000 855e 	beq.w	800551e <_dtoa_r+0xb46>
 8004a62:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8004a64:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8004cbc <_dtoa_r+0x2e4>
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	f000 8560 	beq.w	800552e <_dtoa_r+0xb56>
 8004a6e:	f10a 0303 	add.w	r3, sl, #3
 8004a72:	f000 bd5a 	b.w	800552a <_dtoa_r+0xb52>
 8004a76:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004a7a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8004a7e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004a82:	2200      	movs	r2, #0
 8004a84:	2300      	movs	r3, #0
 8004a86:	f7fb ff8f 	bl	80009a8 <__aeabi_dcmpeq>
 8004a8a:	4607      	mov	r7, r0
 8004a8c:	b158      	cbz	r0, 8004aa6 <_dtoa_r+0xce>
 8004a8e:	2301      	movs	r3, #1
 8004a90:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8004a92:	6013      	str	r3, [r2, #0]
 8004a94:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8004a96:	b113      	cbz	r3, 8004a9e <_dtoa_r+0xc6>
 8004a98:	4b89      	ldr	r3, [pc, #548]	@ (8004cc0 <_dtoa_r+0x2e8>)
 8004a9a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8004a9c:	6013      	str	r3, [r2, #0]
 8004a9e:	f8df a224 	ldr.w	sl, [pc, #548]	@ 8004cc4 <_dtoa_r+0x2ec>
 8004aa2:	f000 bd44 	b.w	800552e <_dtoa_r+0xb56>
 8004aa6:	ab14      	add	r3, sp, #80	@ 0x50
 8004aa8:	9301      	str	r3, [sp, #4]
 8004aaa:	ab15      	add	r3, sp, #84	@ 0x54
 8004aac:	9300      	str	r3, [sp, #0]
 8004aae:	4648      	mov	r0, r9
 8004ab0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8004ab4:	f001 fa36 	bl	8005f24 <__d2b>
 8004ab8:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8004abc:	9003      	str	r0, [sp, #12]
 8004abe:	2e00      	cmp	r6, #0
 8004ac0:	d078      	beq.n	8004bb4 <_dtoa_r+0x1dc>
 8004ac2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004ac6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004ac8:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8004acc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004ad0:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8004ad4:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8004ad8:	9712      	str	r7, [sp, #72]	@ 0x48
 8004ada:	4619      	mov	r1, r3
 8004adc:	2200      	movs	r2, #0
 8004ade:	4b7a      	ldr	r3, [pc, #488]	@ (8004cc8 <_dtoa_r+0x2f0>)
 8004ae0:	f7fb fb42 	bl	8000168 <__aeabi_dsub>
 8004ae4:	a36c      	add	r3, pc, #432	@ (adr r3, 8004c98 <_dtoa_r+0x2c0>)
 8004ae6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004aea:	f7fb fcf5 	bl	80004d8 <__aeabi_dmul>
 8004aee:	a36c      	add	r3, pc, #432	@ (adr r3, 8004ca0 <_dtoa_r+0x2c8>)
 8004af0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004af4:	f7fb fb3a 	bl	800016c <__adddf3>
 8004af8:	4604      	mov	r4, r0
 8004afa:	4630      	mov	r0, r6
 8004afc:	460d      	mov	r5, r1
 8004afe:	f7fb fc81 	bl	8000404 <__aeabi_i2d>
 8004b02:	a369      	add	r3, pc, #420	@ (adr r3, 8004ca8 <_dtoa_r+0x2d0>)
 8004b04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b08:	f7fb fce6 	bl	80004d8 <__aeabi_dmul>
 8004b0c:	4602      	mov	r2, r0
 8004b0e:	460b      	mov	r3, r1
 8004b10:	4620      	mov	r0, r4
 8004b12:	4629      	mov	r1, r5
 8004b14:	f7fb fb2a 	bl	800016c <__adddf3>
 8004b18:	4604      	mov	r4, r0
 8004b1a:	460d      	mov	r5, r1
 8004b1c:	f7fb ff8c 	bl	8000a38 <__aeabi_d2iz>
 8004b20:	2200      	movs	r2, #0
 8004b22:	4607      	mov	r7, r0
 8004b24:	2300      	movs	r3, #0
 8004b26:	4620      	mov	r0, r4
 8004b28:	4629      	mov	r1, r5
 8004b2a:	f7fb ff47 	bl	80009bc <__aeabi_dcmplt>
 8004b2e:	b140      	cbz	r0, 8004b42 <_dtoa_r+0x16a>
 8004b30:	4638      	mov	r0, r7
 8004b32:	f7fb fc67 	bl	8000404 <__aeabi_i2d>
 8004b36:	4622      	mov	r2, r4
 8004b38:	462b      	mov	r3, r5
 8004b3a:	f7fb ff35 	bl	80009a8 <__aeabi_dcmpeq>
 8004b3e:	b900      	cbnz	r0, 8004b42 <_dtoa_r+0x16a>
 8004b40:	3f01      	subs	r7, #1
 8004b42:	2f16      	cmp	r7, #22
 8004b44:	d854      	bhi.n	8004bf0 <_dtoa_r+0x218>
 8004b46:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004b4a:	4b60      	ldr	r3, [pc, #384]	@ (8004ccc <_dtoa_r+0x2f4>)
 8004b4c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004b50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b54:	f7fb ff32 	bl	80009bc <__aeabi_dcmplt>
 8004b58:	2800      	cmp	r0, #0
 8004b5a:	d04b      	beq.n	8004bf4 <_dtoa_r+0x21c>
 8004b5c:	2300      	movs	r3, #0
 8004b5e:	3f01      	subs	r7, #1
 8004b60:	930f      	str	r3, [sp, #60]	@ 0x3c
 8004b62:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004b64:	1b9b      	subs	r3, r3, r6
 8004b66:	1e5a      	subs	r2, r3, #1
 8004b68:	bf49      	itett	mi
 8004b6a:	f1c3 0301 	rsbmi	r3, r3, #1
 8004b6e:	2300      	movpl	r3, #0
 8004b70:	9304      	strmi	r3, [sp, #16]
 8004b72:	2300      	movmi	r3, #0
 8004b74:	9209      	str	r2, [sp, #36]	@ 0x24
 8004b76:	bf54      	ite	pl
 8004b78:	9304      	strpl	r3, [sp, #16]
 8004b7a:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8004b7c:	2f00      	cmp	r7, #0
 8004b7e:	db3b      	blt.n	8004bf8 <_dtoa_r+0x220>
 8004b80:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004b82:	970e      	str	r7, [sp, #56]	@ 0x38
 8004b84:	443b      	add	r3, r7
 8004b86:	9309      	str	r3, [sp, #36]	@ 0x24
 8004b88:	2300      	movs	r3, #0
 8004b8a:	930a      	str	r3, [sp, #40]	@ 0x28
 8004b8c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004b8e:	2b09      	cmp	r3, #9
 8004b90:	d865      	bhi.n	8004c5e <_dtoa_r+0x286>
 8004b92:	2b05      	cmp	r3, #5
 8004b94:	bfc4      	itt	gt
 8004b96:	3b04      	subgt	r3, #4
 8004b98:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8004b9a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004b9c:	bfc8      	it	gt
 8004b9e:	2400      	movgt	r4, #0
 8004ba0:	f1a3 0302 	sub.w	r3, r3, #2
 8004ba4:	bfd8      	it	le
 8004ba6:	2401      	movle	r4, #1
 8004ba8:	2b03      	cmp	r3, #3
 8004baa:	d864      	bhi.n	8004c76 <_dtoa_r+0x29e>
 8004bac:	e8df f003 	tbb	[pc, r3]
 8004bb0:	2c385553 	.word	0x2c385553
 8004bb4:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8004bb8:	441e      	add	r6, r3
 8004bba:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8004bbe:	2b20      	cmp	r3, #32
 8004bc0:	bfc1      	itttt	gt
 8004bc2:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8004bc6:	fa08 f803 	lslgt.w	r8, r8, r3
 8004bca:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8004bce:	fa24 f303 	lsrgt.w	r3, r4, r3
 8004bd2:	bfd6      	itet	le
 8004bd4:	f1c3 0320 	rsble	r3, r3, #32
 8004bd8:	ea48 0003 	orrgt.w	r0, r8, r3
 8004bdc:	fa04 f003 	lslle.w	r0, r4, r3
 8004be0:	f7fb fc00 	bl	80003e4 <__aeabi_ui2d>
 8004be4:	2201      	movs	r2, #1
 8004be6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8004bea:	3e01      	subs	r6, #1
 8004bec:	9212      	str	r2, [sp, #72]	@ 0x48
 8004bee:	e774      	b.n	8004ada <_dtoa_r+0x102>
 8004bf0:	2301      	movs	r3, #1
 8004bf2:	e7b5      	b.n	8004b60 <_dtoa_r+0x188>
 8004bf4:	900f      	str	r0, [sp, #60]	@ 0x3c
 8004bf6:	e7b4      	b.n	8004b62 <_dtoa_r+0x18a>
 8004bf8:	9b04      	ldr	r3, [sp, #16]
 8004bfa:	1bdb      	subs	r3, r3, r7
 8004bfc:	9304      	str	r3, [sp, #16]
 8004bfe:	427b      	negs	r3, r7
 8004c00:	930a      	str	r3, [sp, #40]	@ 0x28
 8004c02:	2300      	movs	r3, #0
 8004c04:	930e      	str	r3, [sp, #56]	@ 0x38
 8004c06:	e7c1      	b.n	8004b8c <_dtoa_r+0x1b4>
 8004c08:	2301      	movs	r3, #1
 8004c0a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004c0c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004c0e:	eb07 0b03 	add.w	fp, r7, r3
 8004c12:	f10b 0301 	add.w	r3, fp, #1
 8004c16:	2b01      	cmp	r3, #1
 8004c18:	9308      	str	r3, [sp, #32]
 8004c1a:	bfb8      	it	lt
 8004c1c:	2301      	movlt	r3, #1
 8004c1e:	e006      	b.n	8004c2e <_dtoa_r+0x256>
 8004c20:	2301      	movs	r3, #1
 8004c22:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004c24:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	dd28      	ble.n	8004c7c <_dtoa_r+0x2a4>
 8004c2a:	469b      	mov	fp, r3
 8004c2c:	9308      	str	r3, [sp, #32]
 8004c2e:	2100      	movs	r1, #0
 8004c30:	2204      	movs	r2, #4
 8004c32:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8004c36:	f102 0514 	add.w	r5, r2, #20
 8004c3a:	429d      	cmp	r5, r3
 8004c3c:	d926      	bls.n	8004c8c <_dtoa_r+0x2b4>
 8004c3e:	6041      	str	r1, [r0, #4]
 8004c40:	4648      	mov	r0, r9
 8004c42:	f000 fd9b 	bl	800577c <_Balloc>
 8004c46:	4682      	mov	sl, r0
 8004c48:	2800      	cmp	r0, #0
 8004c4a:	d143      	bne.n	8004cd4 <_dtoa_r+0x2fc>
 8004c4c:	4602      	mov	r2, r0
 8004c4e:	f240 11af 	movw	r1, #431	@ 0x1af
 8004c52:	4b1f      	ldr	r3, [pc, #124]	@ (8004cd0 <_dtoa_r+0x2f8>)
 8004c54:	e6d4      	b.n	8004a00 <_dtoa_r+0x28>
 8004c56:	2300      	movs	r3, #0
 8004c58:	e7e3      	b.n	8004c22 <_dtoa_r+0x24a>
 8004c5a:	2300      	movs	r3, #0
 8004c5c:	e7d5      	b.n	8004c0a <_dtoa_r+0x232>
 8004c5e:	2401      	movs	r4, #1
 8004c60:	2300      	movs	r3, #0
 8004c62:	940b      	str	r4, [sp, #44]	@ 0x2c
 8004c64:	9320      	str	r3, [sp, #128]	@ 0x80
 8004c66:	f04f 3bff 	mov.w	fp, #4294967295
 8004c6a:	2200      	movs	r2, #0
 8004c6c:	2312      	movs	r3, #18
 8004c6e:	f8cd b020 	str.w	fp, [sp, #32]
 8004c72:	9221      	str	r2, [sp, #132]	@ 0x84
 8004c74:	e7db      	b.n	8004c2e <_dtoa_r+0x256>
 8004c76:	2301      	movs	r3, #1
 8004c78:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004c7a:	e7f4      	b.n	8004c66 <_dtoa_r+0x28e>
 8004c7c:	f04f 0b01 	mov.w	fp, #1
 8004c80:	465b      	mov	r3, fp
 8004c82:	f8cd b020 	str.w	fp, [sp, #32]
 8004c86:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 8004c8a:	e7d0      	b.n	8004c2e <_dtoa_r+0x256>
 8004c8c:	3101      	adds	r1, #1
 8004c8e:	0052      	lsls	r2, r2, #1
 8004c90:	e7d1      	b.n	8004c36 <_dtoa_r+0x25e>
 8004c92:	bf00      	nop
 8004c94:	f3af 8000 	nop.w
 8004c98:	636f4361 	.word	0x636f4361
 8004c9c:	3fd287a7 	.word	0x3fd287a7
 8004ca0:	8b60c8b3 	.word	0x8b60c8b3
 8004ca4:	3fc68a28 	.word	0x3fc68a28
 8004ca8:	509f79fb 	.word	0x509f79fb
 8004cac:	3fd34413 	.word	0x3fd34413
 8004cb0:	08007fd4 	.word	0x08007fd4
 8004cb4:	08007feb 	.word	0x08007feb
 8004cb8:	7ff00000 	.word	0x7ff00000
 8004cbc:	08007fd0 	.word	0x08007fd0
 8004cc0:	08007f9f 	.word	0x08007f9f
 8004cc4:	08007f9e 	.word	0x08007f9e
 8004cc8:	3ff80000 	.word	0x3ff80000
 8004ccc:	08008198 	.word	0x08008198
 8004cd0:	08008043 	.word	0x08008043
 8004cd4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8004cd8:	6018      	str	r0, [r3, #0]
 8004cda:	9b08      	ldr	r3, [sp, #32]
 8004cdc:	2b0e      	cmp	r3, #14
 8004cde:	f200 80a1 	bhi.w	8004e24 <_dtoa_r+0x44c>
 8004ce2:	2c00      	cmp	r4, #0
 8004ce4:	f000 809e 	beq.w	8004e24 <_dtoa_r+0x44c>
 8004ce8:	2f00      	cmp	r7, #0
 8004cea:	dd33      	ble.n	8004d54 <_dtoa_r+0x37c>
 8004cec:	4b9c      	ldr	r3, [pc, #624]	@ (8004f60 <_dtoa_r+0x588>)
 8004cee:	f007 020f 	and.w	r2, r7, #15
 8004cf2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004cf6:	05f8      	lsls	r0, r7, #23
 8004cf8:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004cfc:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8004d00:	ea4f 1427 	mov.w	r4, r7, asr #4
 8004d04:	d516      	bpl.n	8004d34 <_dtoa_r+0x35c>
 8004d06:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004d0a:	4b96      	ldr	r3, [pc, #600]	@ (8004f64 <_dtoa_r+0x58c>)
 8004d0c:	2603      	movs	r6, #3
 8004d0e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004d12:	f7fb fd0b 	bl	800072c <__aeabi_ddiv>
 8004d16:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004d1a:	f004 040f 	and.w	r4, r4, #15
 8004d1e:	4d91      	ldr	r5, [pc, #580]	@ (8004f64 <_dtoa_r+0x58c>)
 8004d20:	b954      	cbnz	r4, 8004d38 <_dtoa_r+0x360>
 8004d22:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8004d26:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004d2a:	f7fb fcff 	bl	800072c <__aeabi_ddiv>
 8004d2e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004d32:	e028      	b.n	8004d86 <_dtoa_r+0x3ae>
 8004d34:	2602      	movs	r6, #2
 8004d36:	e7f2      	b.n	8004d1e <_dtoa_r+0x346>
 8004d38:	07e1      	lsls	r1, r4, #31
 8004d3a:	d508      	bpl.n	8004d4e <_dtoa_r+0x376>
 8004d3c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8004d40:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004d44:	f7fb fbc8 	bl	80004d8 <__aeabi_dmul>
 8004d48:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004d4c:	3601      	adds	r6, #1
 8004d4e:	1064      	asrs	r4, r4, #1
 8004d50:	3508      	adds	r5, #8
 8004d52:	e7e5      	b.n	8004d20 <_dtoa_r+0x348>
 8004d54:	f000 80af 	beq.w	8004eb6 <_dtoa_r+0x4de>
 8004d58:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004d5c:	427c      	negs	r4, r7
 8004d5e:	4b80      	ldr	r3, [pc, #512]	@ (8004f60 <_dtoa_r+0x588>)
 8004d60:	f004 020f 	and.w	r2, r4, #15
 8004d64:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004d68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d6c:	f7fb fbb4 	bl	80004d8 <__aeabi_dmul>
 8004d70:	2602      	movs	r6, #2
 8004d72:	2300      	movs	r3, #0
 8004d74:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004d78:	4d7a      	ldr	r5, [pc, #488]	@ (8004f64 <_dtoa_r+0x58c>)
 8004d7a:	1124      	asrs	r4, r4, #4
 8004d7c:	2c00      	cmp	r4, #0
 8004d7e:	f040 808f 	bne.w	8004ea0 <_dtoa_r+0x4c8>
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d1d3      	bne.n	8004d2e <_dtoa_r+0x356>
 8004d86:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8004d8a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	f000 8094 	beq.w	8004eba <_dtoa_r+0x4e2>
 8004d92:	2200      	movs	r2, #0
 8004d94:	4620      	mov	r0, r4
 8004d96:	4629      	mov	r1, r5
 8004d98:	4b73      	ldr	r3, [pc, #460]	@ (8004f68 <_dtoa_r+0x590>)
 8004d9a:	f7fb fe0f 	bl	80009bc <__aeabi_dcmplt>
 8004d9e:	2800      	cmp	r0, #0
 8004da0:	f000 808b 	beq.w	8004eba <_dtoa_r+0x4e2>
 8004da4:	9b08      	ldr	r3, [sp, #32]
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	f000 8087 	beq.w	8004eba <_dtoa_r+0x4e2>
 8004dac:	f1bb 0f00 	cmp.w	fp, #0
 8004db0:	dd34      	ble.n	8004e1c <_dtoa_r+0x444>
 8004db2:	4620      	mov	r0, r4
 8004db4:	2200      	movs	r2, #0
 8004db6:	4629      	mov	r1, r5
 8004db8:	4b6c      	ldr	r3, [pc, #432]	@ (8004f6c <_dtoa_r+0x594>)
 8004dba:	f7fb fb8d 	bl	80004d8 <__aeabi_dmul>
 8004dbe:	465c      	mov	r4, fp
 8004dc0:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004dc4:	f107 38ff 	add.w	r8, r7, #4294967295
 8004dc8:	3601      	adds	r6, #1
 8004dca:	4630      	mov	r0, r6
 8004dcc:	f7fb fb1a 	bl	8000404 <__aeabi_i2d>
 8004dd0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004dd4:	f7fb fb80 	bl	80004d8 <__aeabi_dmul>
 8004dd8:	2200      	movs	r2, #0
 8004dda:	4b65      	ldr	r3, [pc, #404]	@ (8004f70 <_dtoa_r+0x598>)
 8004ddc:	f7fb f9c6 	bl	800016c <__adddf3>
 8004de0:	4605      	mov	r5, r0
 8004de2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8004de6:	2c00      	cmp	r4, #0
 8004de8:	d16a      	bne.n	8004ec0 <_dtoa_r+0x4e8>
 8004dea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004dee:	2200      	movs	r2, #0
 8004df0:	4b60      	ldr	r3, [pc, #384]	@ (8004f74 <_dtoa_r+0x59c>)
 8004df2:	f7fb f9b9 	bl	8000168 <__aeabi_dsub>
 8004df6:	4602      	mov	r2, r0
 8004df8:	460b      	mov	r3, r1
 8004dfa:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8004dfe:	462a      	mov	r2, r5
 8004e00:	4633      	mov	r3, r6
 8004e02:	f7fb fdf9 	bl	80009f8 <__aeabi_dcmpgt>
 8004e06:	2800      	cmp	r0, #0
 8004e08:	f040 8298 	bne.w	800533c <_dtoa_r+0x964>
 8004e0c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004e10:	462a      	mov	r2, r5
 8004e12:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8004e16:	f7fb fdd1 	bl	80009bc <__aeabi_dcmplt>
 8004e1a:	bb38      	cbnz	r0, 8004e6c <_dtoa_r+0x494>
 8004e1c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8004e20:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8004e24:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	f2c0 8157 	blt.w	80050da <_dtoa_r+0x702>
 8004e2c:	2f0e      	cmp	r7, #14
 8004e2e:	f300 8154 	bgt.w	80050da <_dtoa_r+0x702>
 8004e32:	4b4b      	ldr	r3, [pc, #300]	@ (8004f60 <_dtoa_r+0x588>)
 8004e34:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004e38:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004e3c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8004e40:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	f280 80e5 	bge.w	8005012 <_dtoa_r+0x63a>
 8004e48:	9b08      	ldr	r3, [sp, #32]
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	f300 80e1 	bgt.w	8005012 <_dtoa_r+0x63a>
 8004e50:	d10c      	bne.n	8004e6c <_dtoa_r+0x494>
 8004e52:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004e56:	2200      	movs	r2, #0
 8004e58:	4b46      	ldr	r3, [pc, #280]	@ (8004f74 <_dtoa_r+0x59c>)
 8004e5a:	f7fb fb3d 	bl	80004d8 <__aeabi_dmul>
 8004e5e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004e62:	f7fb fdbf 	bl	80009e4 <__aeabi_dcmpge>
 8004e66:	2800      	cmp	r0, #0
 8004e68:	f000 8266 	beq.w	8005338 <_dtoa_r+0x960>
 8004e6c:	2400      	movs	r4, #0
 8004e6e:	4625      	mov	r5, r4
 8004e70:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004e72:	4656      	mov	r6, sl
 8004e74:	ea6f 0803 	mvn.w	r8, r3
 8004e78:	2700      	movs	r7, #0
 8004e7a:	4621      	mov	r1, r4
 8004e7c:	4648      	mov	r0, r9
 8004e7e:	f000 fcbd 	bl	80057fc <_Bfree>
 8004e82:	2d00      	cmp	r5, #0
 8004e84:	f000 80bd 	beq.w	8005002 <_dtoa_r+0x62a>
 8004e88:	b12f      	cbz	r7, 8004e96 <_dtoa_r+0x4be>
 8004e8a:	42af      	cmp	r7, r5
 8004e8c:	d003      	beq.n	8004e96 <_dtoa_r+0x4be>
 8004e8e:	4639      	mov	r1, r7
 8004e90:	4648      	mov	r0, r9
 8004e92:	f000 fcb3 	bl	80057fc <_Bfree>
 8004e96:	4629      	mov	r1, r5
 8004e98:	4648      	mov	r0, r9
 8004e9a:	f000 fcaf 	bl	80057fc <_Bfree>
 8004e9e:	e0b0      	b.n	8005002 <_dtoa_r+0x62a>
 8004ea0:	07e2      	lsls	r2, r4, #31
 8004ea2:	d505      	bpl.n	8004eb0 <_dtoa_r+0x4d8>
 8004ea4:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004ea8:	f7fb fb16 	bl	80004d8 <__aeabi_dmul>
 8004eac:	2301      	movs	r3, #1
 8004eae:	3601      	adds	r6, #1
 8004eb0:	1064      	asrs	r4, r4, #1
 8004eb2:	3508      	adds	r5, #8
 8004eb4:	e762      	b.n	8004d7c <_dtoa_r+0x3a4>
 8004eb6:	2602      	movs	r6, #2
 8004eb8:	e765      	b.n	8004d86 <_dtoa_r+0x3ae>
 8004eba:	46b8      	mov	r8, r7
 8004ebc:	9c08      	ldr	r4, [sp, #32]
 8004ebe:	e784      	b.n	8004dca <_dtoa_r+0x3f2>
 8004ec0:	4b27      	ldr	r3, [pc, #156]	@ (8004f60 <_dtoa_r+0x588>)
 8004ec2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8004ec4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004ec8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004ecc:	4454      	add	r4, sl
 8004ece:	2900      	cmp	r1, #0
 8004ed0:	d054      	beq.n	8004f7c <_dtoa_r+0x5a4>
 8004ed2:	2000      	movs	r0, #0
 8004ed4:	4928      	ldr	r1, [pc, #160]	@ (8004f78 <_dtoa_r+0x5a0>)
 8004ed6:	f7fb fc29 	bl	800072c <__aeabi_ddiv>
 8004eda:	4633      	mov	r3, r6
 8004edc:	462a      	mov	r2, r5
 8004ede:	f7fb f943 	bl	8000168 <__aeabi_dsub>
 8004ee2:	4656      	mov	r6, sl
 8004ee4:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004ee8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004eec:	f7fb fda4 	bl	8000a38 <__aeabi_d2iz>
 8004ef0:	4605      	mov	r5, r0
 8004ef2:	f7fb fa87 	bl	8000404 <__aeabi_i2d>
 8004ef6:	4602      	mov	r2, r0
 8004ef8:	460b      	mov	r3, r1
 8004efa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004efe:	f7fb f933 	bl	8000168 <__aeabi_dsub>
 8004f02:	4602      	mov	r2, r0
 8004f04:	460b      	mov	r3, r1
 8004f06:	3530      	adds	r5, #48	@ 0x30
 8004f08:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8004f0c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8004f10:	f806 5b01 	strb.w	r5, [r6], #1
 8004f14:	f7fb fd52 	bl	80009bc <__aeabi_dcmplt>
 8004f18:	2800      	cmp	r0, #0
 8004f1a:	d172      	bne.n	8005002 <_dtoa_r+0x62a>
 8004f1c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004f20:	2000      	movs	r0, #0
 8004f22:	4911      	ldr	r1, [pc, #68]	@ (8004f68 <_dtoa_r+0x590>)
 8004f24:	f7fb f920 	bl	8000168 <__aeabi_dsub>
 8004f28:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8004f2c:	f7fb fd46 	bl	80009bc <__aeabi_dcmplt>
 8004f30:	2800      	cmp	r0, #0
 8004f32:	f040 80b4 	bne.w	800509e <_dtoa_r+0x6c6>
 8004f36:	42a6      	cmp	r6, r4
 8004f38:	f43f af70 	beq.w	8004e1c <_dtoa_r+0x444>
 8004f3c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8004f40:	2200      	movs	r2, #0
 8004f42:	4b0a      	ldr	r3, [pc, #40]	@ (8004f6c <_dtoa_r+0x594>)
 8004f44:	f7fb fac8 	bl	80004d8 <__aeabi_dmul>
 8004f48:	2200      	movs	r2, #0
 8004f4a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004f4e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004f52:	4b06      	ldr	r3, [pc, #24]	@ (8004f6c <_dtoa_r+0x594>)
 8004f54:	f7fb fac0 	bl	80004d8 <__aeabi_dmul>
 8004f58:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004f5c:	e7c4      	b.n	8004ee8 <_dtoa_r+0x510>
 8004f5e:	bf00      	nop
 8004f60:	08008198 	.word	0x08008198
 8004f64:	08008170 	.word	0x08008170
 8004f68:	3ff00000 	.word	0x3ff00000
 8004f6c:	40240000 	.word	0x40240000
 8004f70:	401c0000 	.word	0x401c0000
 8004f74:	40140000 	.word	0x40140000
 8004f78:	3fe00000 	.word	0x3fe00000
 8004f7c:	4631      	mov	r1, r6
 8004f7e:	4628      	mov	r0, r5
 8004f80:	f7fb faaa 	bl	80004d8 <__aeabi_dmul>
 8004f84:	4656      	mov	r6, sl
 8004f86:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004f8a:	9413      	str	r4, [sp, #76]	@ 0x4c
 8004f8c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004f90:	f7fb fd52 	bl	8000a38 <__aeabi_d2iz>
 8004f94:	4605      	mov	r5, r0
 8004f96:	f7fb fa35 	bl	8000404 <__aeabi_i2d>
 8004f9a:	4602      	mov	r2, r0
 8004f9c:	460b      	mov	r3, r1
 8004f9e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004fa2:	f7fb f8e1 	bl	8000168 <__aeabi_dsub>
 8004fa6:	4602      	mov	r2, r0
 8004fa8:	460b      	mov	r3, r1
 8004faa:	3530      	adds	r5, #48	@ 0x30
 8004fac:	f806 5b01 	strb.w	r5, [r6], #1
 8004fb0:	42a6      	cmp	r6, r4
 8004fb2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8004fb6:	f04f 0200 	mov.w	r2, #0
 8004fba:	d124      	bne.n	8005006 <_dtoa_r+0x62e>
 8004fbc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8004fc0:	4bae      	ldr	r3, [pc, #696]	@ (800527c <_dtoa_r+0x8a4>)
 8004fc2:	f7fb f8d3 	bl	800016c <__adddf3>
 8004fc6:	4602      	mov	r2, r0
 8004fc8:	460b      	mov	r3, r1
 8004fca:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004fce:	f7fb fd13 	bl	80009f8 <__aeabi_dcmpgt>
 8004fd2:	2800      	cmp	r0, #0
 8004fd4:	d163      	bne.n	800509e <_dtoa_r+0x6c6>
 8004fd6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8004fda:	2000      	movs	r0, #0
 8004fdc:	49a7      	ldr	r1, [pc, #668]	@ (800527c <_dtoa_r+0x8a4>)
 8004fde:	f7fb f8c3 	bl	8000168 <__aeabi_dsub>
 8004fe2:	4602      	mov	r2, r0
 8004fe4:	460b      	mov	r3, r1
 8004fe6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004fea:	f7fb fce7 	bl	80009bc <__aeabi_dcmplt>
 8004fee:	2800      	cmp	r0, #0
 8004ff0:	f43f af14 	beq.w	8004e1c <_dtoa_r+0x444>
 8004ff4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8004ff6:	1e73      	subs	r3, r6, #1
 8004ff8:	9313      	str	r3, [sp, #76]	@ 0x4c
 8004ffa:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8004ffe:	2b30      	cmp	r3, #48	@ 0x30
 8005000:	d0f8      	beq.n	8004ff4 <_dtoa_r+0x61c>
 8005002:	4647      	mov	r7, r8
 8005004:	e03b      	b.n	800507e <_dtoa_r+0x6a6>
 8005006:	4b9e      	ldr	r3, [pc, #632]	@ (8005280 <_dtoa_r+0x8a8>)
 8005008:	f7fb fa66 	bl	80004d8 <__aeabi_dmul>
 800500c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005010:	e7bc      	b.n	8004f8c <_dtoa_r+0x5b4>
 8005012:	4656      	mov	r6, sl
 8005014:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8005018:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800501c:	4620      	mov	r0, r4
 800501e:	4629      	mov	r1, r5
 8005020:	f7fb fb84 	bl	800072c <__aeabi_ddiv>
 8005024:	f7fb fd08 	bl	8000a38 <__aeabi_d2iz>
 8005028:	4680      	mov	r8, r0
 800502a:	f7fb f9eb 	bl	8000404 <__aeabi_i2d>
 800502e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005032:	f7fb fa51 	bl	80004d8 <__aeabi_dmul>
 8005036:	4602      	mov	r2, r0
 8005038:	460b      	mov	r3, r1
 800503a:	4620      	mov	r0, r4
 800503c:	4629      	mov	r1, r5
 800503e:	f7fb f893 	bl	8000168 <__aeabi_dsub>
 8005042:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8005046:	9d08      	ldr	r5, [sp, #32]
 8005048:	f806 4b01 	strb.w	r4, [r6], #1
 800504c:	eba6 040a 	sub.w	r4, r6, sl
 8005050:	42a5      	cmp	r5, r4
 8005052:	4602      	mov	r2, r0
 8005054:	460b      	mov	r3, r1
 8005056:	d133      	bne.n	80050c0 <_dtoa_r+0x6e8>
 8005058:	f7fb f888 	bl	800016c <__adddf3>
 800505c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005060:	4604      	mov	r4, r0
 8005062:	460d      	mov	r5, r1
 8005064:	f7fb fcc8 	bl	80009f8 <__aeabi_dcmpgt>
 8005068:	b9c0      	cbnz	r0, 800509c <_dtoa_r+0x6c4>
 800506a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800506e:	4620      	mov	r0, r4
 8005070:	4629      	mov	r1, r5
 8005072:	f7fb fc99 	bl	80009a8 <__aeabi_dcmpeq>
 8005076:	b110      	cbz	r0, 800507e <_dtoa_r+0x6a6>
 8005078:	f018 0f01 	tst.w	r8, #1
 800507c:	d10e      	bne.n	800509c <_dtoa_r+0x6c4>
 800507e:	4648      	mov	r0, r9
 8005080:	9903      	ldr	r1, [sp, #12]
 8005082:	f000 fbbb 	bl	80057fc <_Bfree>
 8005086:	2300      	movs	r3, #0
 8005088:	7033      	strb	r3, [r6, #0]
 800508a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800508c:	3701      	adds	r7, #1
 800508e:	601f      	str	r7, [r3, #0]
 8005090:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005092:	2b00      	cmp	r3, #0
 8005094:	f000 824b 	beq.w	800552e <_dtoa_r+0xb56>
 8005098:	601e      	str	r6, [r3, #0]
 800509a:	e248      	b.n	800552e <_dtoa_r+0xb56>
 800509c:	46b8      	mov	r8, r7
 800509e:	4633      	mov	r3, r6
 80050a0:	461e      	mov	r6, r3
 80050a2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80050a6:	2a39      	cmp	r2, #57	@ 0x39
 80050a8:	d106      	bne.n	80050b8 <_dtoa_r+0x6e0>
 80050aa:	459a      	cmp	sl, r3
 80050ac:	d1f8      	bne.n	80050a0 <_dtoa_r+0x6c8>
 80050ae:	2230      	movs	r2, #48	@ 0x30
 80050b0:	f108 0801 	add.w	r8, r8, #1
 80050b4:	f88a 2000 	strb.w	r2, [sl]
 80050b8:	781a      	ldrb	r2, [r3, #0]
 80050ba:	3201      	adds	r2, #1
 80050bc:	701a      	strb	r2, [r3, #0]
 80050be:	e7a0      	b.n	8005002 <_dtoa_r+0x62a>
 80050c0:	2200      	movs	r2, #0
 80050c2:	4b6f      	ldr	r3, [pc, #444]	@ (8005280 <_dtoa_r+0x8a8>)
 80050c4:	f7fb fa08 	bl	80004d8 <__aeabi_dmul>
 80050c8:	2200      	movs	r2, #0
 80050ca:	2300      	movs	r3, #0
 80050cc:	4604      	mov	r4, r0
 80050ce:	460d      	mov	r5, r1
 80050d0:	f7fb fc6a 	bl	80009a8 <__aeabi_dcmpeq>
 80050d4:	2800      	cmp	r0, #0
 80050d6:	d09f      	beq.n	8005018 <_dtoa_r+0x640>
 80050d8:	e7d1      	b.n	800507e <_dtoa_r+0x6a6>
 80050da:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80050dc:	2a00      	cmp	r2, #0
 80050de:	f000 80ea 	beq.w	80052b6 <_dtoa_r+0x8de>
 80050e2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80050e4:	2a01      	cmp	r2, #1
 80050e6:	f300 80cd 	bgt.w	8005284 <_dtoa_r+0x8ac>
 80050ea:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80050ec:	2a00      	cmp	r2, #0
 80050ee:	f000 80c1 	beq.w	8005274 <_dtoa_r+0x89c>
 80050f2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80050f6:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80050f8:	9e04      	ldr	r6, [sp, #16]
 80050fa:	9a04      	ldr	r2, [sp, #16]
 80050fc:	2101      	movs	r1, #1
 80050fe:	441a      	add	r2, r3
 8005100:	9204      	str	r2, [sp, #16]
 8005102:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005104:	4648      	mov	r0, r9
 8005106:	441a      	add	r2, r3
 8005108:	9209      	str	r2, [sp, #36]	@ 0x24
 800510a:	f000 fc75 	bl	80059f8 <__i2b>
 800510e:	4605      	mov	r5, r0
 8005110:	b166      	cbz	r6, 800512c <_dtoa_r+0x754>
 8005112:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005114:	2b00      	cmp	r3, #0
 8005116:	dd09      	ble.n	800512c <_dtoa_r+0x754>
 8005118:	42b3      	cmp	r3, r6
 800511a:	bfa8      	it	ge
 800511c:	4633      	movge	r3, r6
 800511e:	9a04      	ldr	r2, [sp, #16]
 8005120:	1af6      	subs	r6, r6, r3
 8005122:	1ad2      	subs	r2, r2, r3
 8005124:	9204      	str	r2, [sp, #16]
 8005126:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005128:	1ad3      	subs	r3, r2, r3
 800512a:	9309      	str	r3, [sp, #36]	@ 0x24
 800512c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800512e:	b30b      	cbz	r3, 8005174 <_dtoa_r+0x79c>
 8005130:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005132:	2b00      	cmp	r3, #0
 8005134:	f000 80c6 	beq.w	80052c4 <_dtoa_r+0x8ec>
 8005138:	2c00      	cmp	r4, #0
 800513a:	f000 80c0 	beq.w	80052be <_dtoa_r+0x8e6>
 800513e:	4629      	mov	r1, r5
 8005140:	4622      	mov	r2, r4
 8005142:	4648      	mov	r0, r9
 8005144:	f000 fd10 	bl	8005b68 <__pow5mult>
 8005148:	9a03      	ldr	r2, [sp, #12]
 800514a:	4601      	mov	r1, r0
 800514c:	4605      	mov	r5, r0
 800514e:	4648      	mov	r0, r9
 8005150:	f000 fc68 	bl	8005a24 <__multiply>
 8005154:	9903      	ldr	r1, [sp, #12]
 8005156:	4680      	mov	r8, r0
 8005158:	4648      	mov	r0, r9
 800515a:	f000 fb4f 	bl	80057fc <_Bfree>
 800515e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005160:	1b1b      	subs	r3, r3, r4
 8005162:	930a      	str	r3, [sp, #40]	@ 0x28
 8005164:	f000 80b1 	beq.w	80052ca <_dtoa_r+0x8f2>
 8005168:	4641      	mov	r1, r8
 800516a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800516c:	4648      	mov	r0, r9
 800516e:	f000 fcfb 	bl	8005b68 <__pow5mult>
 8005172:	9003      	str	r0, [sp, #12]
 8005174:	2101      	movs	r1, #1
 8005176:	4648      	mov	r0, r9
 8005178:	f000 fc3e 	bl	80059f8 <__i2b>
 800517c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800517e:	4604      	mov	r4, r0
 8005180:	2b00      	cmp	r3, #0
 8005182:	f000 81d8 	beq.w	8005536 <_dtoa_r+0xb5e>
 8005186:	461a      	mov	r2, r3
 8005188:	4601      	mov	r1, r0
 800518a:	4648      	mov	r0, r9
 800518c:	f000 fcec 	bl	8005b68 <__pow5mult>
 8005190:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005192:	4604      	mov	r4, r0
 8005194:	2b01      	cmp	r3, #1
 8005196:	f300 809f 	bgt.w	80052d8 <_dtoa_r+0x900>
 800519a:	9b06      	ldr	r3, [sp, #24]
 800519c:	2b00      	cmp	r3, #0
 800519e:	f040 8097 	bne.w	80052d0 <_dtoa_r+0x8f8>
 80051a2:	9b07      	ldr	r3, [sp, #28]
 80051a4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	f040 8093 	bne.w	80052d4 <_dtoa_r+0x8fc>
 80051ae:	9b07      	ldr	r3, [sp, #28]
 80051b0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80051b4:	0d1b      	lsrs	r3, r3, #20
 80051b6:	051b      	lsls	r3, r3, #20
 80051b8:	b133      	cbz	r3, 80051c8 <_dtoa_r+0x7f0>
 80051ba:	9b04      	ldr	r3, [sp, #16]
 80051bc:	3301      	adds	r3, #1
 80051be:	9304      	str	r3, [sp, #16]
 80051c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80051c2:	3301      	adds	r3, #1
 80051c4:	9309      	str	r3, [sp, #36]	@ 0x24
 80051c6:	2301      	movs	r3, #1
 80051c8:	930a      	str	r3, [sp, #40]	@ 0x28
 80051ca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	f000 81b8 	beq.w	8005542 <_dtoa_r+0xb6a>
 80051d2:	6923      	ldr	r3, [r4, #16]
 80051d4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80051d8:	6918      	ldr	r0, [r3, #16]
 80051da:	f000 fbc1 	bl	8005960 <__hi0bits>
 80051de:	f1c0 0020 	rsb	r0, r0, #32
 80051e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80051e4:	4418      	add	r0, r3
 80051e6:	f010 001f 	ands.w	r0, r0, #31
 80051ea:	f000 8082 	beq.w	80052f2 <_dtoa_r+0x91a>
 80051ee:	f1c0 0320 	rsb	r3, r0, #32
 80051f2:	2b04      	cmp	r3, #4
 80051f4:	dd73      	ble.n	80052de <_dtoa_r+0x906>
 80051f6:	9b04      	ldr	r3, [sp, #16]
 80051f8:	f1c0 001c 	rsb	r0, r0, #28
 80051fc:	4403      	add	r3, r0
 80051fe:	9304      	str	r3, [sp, #16]
 8005200:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005202:	4406      	add	r6, r0
 8005204:	4403      	add	r3, r0
 8005206:	9309      	str	r3, [sp, #36]	@ 0x24
 8005208:	9b04      	ldr	r3, [sp, #16]
 800520a:	2b00      	cmp	r3, #0
 800520c:	dd05      	ble.n	800521a <_dtoa_r+0x842>
 800520e:	461a      	mov	r2, r3
 8005210:	4648      	mov	r0, r9
 8005212:	9903      	ldr	r1, [sp, #12]
 8005214:	f000 fd02 	bl	8005c1c <__lshift>
 8005218:	9003      	str	r0, [sp, #12]
 800521a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800521c:	2b00      	cmp	r3, #0
 800521e:	dd05      	ble.n	800522c <_dtoa_r+0x854>
 8005220:	4621      	mov	r1, r4
 8005222:	461a      	mov	r2, r3
 8005224:	4648      	mov	r0, r9
 8005226:	f000 fcf9 	bl	8005c1c <__lshift>
 800522a:	4604      	mov	r4, r0
 800522c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800522e:	2b00      	cmp	r3, #0
 8005230:	d061      	beq.n	80052f6 <_dtoa_r+0x91e>
 8005232:	4621      	mov	r1, r4
 8005234:	9803      	ldr	r0, [sp, #12]
 8005236:	f000 fd5d 	bl	8005cf4 <__mcmp>
 800523a:	2800      	cmp	r0, #0
 800523c:	da5b      	bge.n	80052f6 <_dtoa_r+0x91e>
 800523e:	2300      	movs	r3, #0
 8005240:	220a      	movs	r2, #10
 8005242:	4648      	mov	r0, r9
 8005244:	9903      	ldr	r1, [sp, #12]
 8005246:	f000 fafb 	bl	8005840 <__multadd>
 800524a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800524c:	f107 38ff 	add.w	r8, r7, #4294967295
 8005250:	9003      	str	r0, [sp, #12]
 8005252:	2b00      	cmp	r3, #0
 8005254:	f000 8177 	beq.w	8005546 <_dtoa_r+0xb6e>
 8005258:	4629      	mov	r1, r5
 800525a:	2300      	movs	r3, #0
 800525c:	220a      	movs	r2, #10
 800525e:	4648      	mov	r0, r9
 8005260:	f000 faee 	bl	8005840 <__multadd>
 8005264:	f1bb 0f00 	cmp.w	fp, #0
 8005268:	4605      	mov	r5, r0
 800526a:	dc6f      	bgt.n	800534c <_dtoa_r+0x974>
 800526c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800526e:	2b02      	cmp	r3, #2
 8005270:	dc49      	bgt.n	8005306 <_dtoa_r+0x92e>
 8005272:	e06b      	b.n	800534c <_dtoa_r+0x974>
 8005274:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005276:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800527a:	e73c      	b.n	80050f6 <_dtoa_r+0x71e>
 800527c:	3fe00000 	.word	0x3fe00000
 8005280:	40240000 	.word	0x40240000
 8005284:	9b08      	ldr	r3, [sp, #32]
 8005286:	1e5c      	subs	r4, r3, #1
 8005288:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800528a:	42a3      	cmp	r3, r4
 800528c:	db09      	blt.n	80052a2 <_dtoa_r+0x8ca>
 800528e:	1b1c      	subs	r4, r3, r4
 8005290:	9b08      	ldr	r3, [sp, #32]
 8005292:	2b00      	cmp	r3, #0
 8005294:	f6bf af30 	bge.w	80050f8 <_dtoa_r+0x720>
 8005298:	9b04      	ldr	r3, [sp, #16]
 800529a:	9a08      	ldr	r2, [sp, #32]
 800529c:	1a9e      	subs	r6, r3, r2
 800529e:	2300      	movs	r3, #0
 80052a0:	e72b      	b.n	80050fa <_dtoa_r+0x722>
 80052a2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80052a4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80052a6:	1ae3      	subs	r3, r4, r3
 80052a8:	441a      	add	r2, r3
 80052aa:	940a      	str	r4, [sp, #40]	@ 0x28
 80052ac:	9e04      	ldr	r6, [sp, #16]
 80052ae:	2400      	movs	r4, #0
 80052b0:	9b08      	ldr	r3, [sp, #32]
 80052b2:	920e      	str	r2, [sp, #56]	@ 0x38
 80052b4:	e721      	b.n	80050fa <_dtoa_r+0x722>
 80052b6:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80052b8:	9e04      	ldr	r6, [sp, #16]
 80052ba:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80052bc:	e728      	b.n	8005110 <_dtoa_r+0x738>
 80052be:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80052c2:	e751      	b.n	8005168 <_dtoa_r+0x790>
 80052c4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80052c6:	9903      	ldr	r1, [sp, #12]
 80052c8:	e750      	b.n	800516c <_dtoa_r+0x794>
 80052ca:	f8cd 800c 	str.w	r8, [sp, #12]
 80052ce:	e751      	b.n	8005174 <_dtoa_r+0x79c>
 80052d0:	2300      	movs	r3, #0
 80052d2:	e779      	b.n	80051c8 <_dtoa_r+0x7f0>
 80052d4:	9b06      	ldr	r3, [sp, #24]
 80052d6:	e777      	b.n	80051c8 <_dtoa_r+0x7f0>
 80052d8:	2300      	movs	r3, #0
 80052da:	930a      	str	r3, [sp, #40]	@ 0x28
 80052dc:	e779      	b.n	80051d2 <_dtoa_r+0x7fa>
 80052de:	d093      	beq.n	8005208 <_dtoa_r+0x830>
 80052e0:	9a04      	ldr	r2, [sp, #16]
 80052e2:	331c      	adds	r3, #28
 80052e4:	441a      	add	r2, r3
 80052e6:	9204      	str	r2, [sp, #16]
 80052e8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80052ea:	441e      	add	r6, r3
 80052ec:	441a      	add	r2, r3
 80052ee:	9209      	str	r2, [sp, #36]	@ 0x24
 80052f0:	e78a      	b.n	8005208 <_dtoa_r+0x830>
 80052f2:	4603      	mov	r3, r0
 80052f4:	e7f4      	b.n	80052e0 <_dtoa_r+0x908>
 80052f6:	9b08      	ldr	r3, [sp, #32]
 80052f8:	46b8      	mov	r8, r7
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	dc20      	bgt.n	8005340 <_dtoa_r+0x968>
 80052fe:	469b      	mov	fp, r3
 8005300:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005302:	2b02      	cmp	r3, #2
 8005304:	dd1e      	ble.n	8005344 <_dtoa_r+0x96c>
 8005306:	f1bb 0f00 	cmp.w	fp, #0
 800530a:	f47f adb1 	bne.w	8004e70 <_dtoa_r+0x498>
 800530e:	4621      	mov	r1, r4
 8005310:	465b      	mov	r3, fp
 8005312:	2205      	movs	r2, #5
 8005314:	4648      	mov	r0, r9
 8005316:	f000 fa93 	bl	8005840 <__multadd>
 800531a:	4601      	mov	r1, r0
 800531c:	4604      	mov	r4, r0
 800531e:	9803      	ldr	r0, [sp, #12]
 8005320:	f000 fce8 	bl	8005cf4 <__mcmp>
 8005324:	2800      	cmp	r0, #0
 8005326:	f77f ada3 	ble.w	8004e70 <_dtoa_r+0x498>
 800532a:	4656      	mov	r6, sl
 800532c:	2331      	movs	r3, #49	@ 0x31
 800532e:	f108 0801 	add.w	r8, r8, #1
 8005332:	f806 3b01 	strb.w	r3, [r6], #1
 8005336:	e59f      	b.n	8004e78 <_dtoa_r+0x4a0>
 8005338:	46b8      	mov	r8, r7
 800533a:	9c08      	ldr	r4, [sp, #32]
 800533c:	4625      	mov	r5, r4
 800533e:	e7f4      	b.n	800532a <_dtoa_r+0x952>
 8005340:	f8dd b020 	ldr.w	fp, [sp, #32]
 8005344:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005346:	2b00      	cmp	r3, #0
 8005348:	f000 8101 	beq.w	800554e <_dtoa_r+0xb76>
 800534c:	2e00      	cmp	r6, #0
 800534e:	dd05      	ble.n	800535c <_dtoa_r+0x984>
 8005350:	4629      	mov	r1, r5
 8005352:	4632      	mov	r2, r6
 8005354:	4648      	mov	r0, r9
 8005356:	f000 fc61 	bl	8005c1c <__lshift>
 800535a:	4605      	mov	r5, r0
 800535c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800535e:	2b00      	cmp	r3, #0
 8005360:	d05c      	beq.n	800541c <_dtoa_r+0xa44>
 8005362:	4648      	mov	r0, r9
 8005364:	6869      	ldr	r1, [r5, #4]
 8005366:	f000 fa09 	bl	800577c <_Balloc>
 800536a:	4606      	mov	r6, r0
 800536c:	b928      	cbnz	r0, 800537a <_dtoa_r+0x9a2>
 800536e:	4602      	mov	r2, r0
 8005370:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8005374:	4b80      	ldr	r3, [pc, #512]	@ (8005578 <_dtoa_r+0xba0>)
 8005376:	f7ff bb43 	b.w	8004a00 <_dtoa_r+0x28>
 800537a:	692a      	ldr	r2, [r5, #16]
 800537c:	f105 010c 	add.w	r1, r5, #12
 8005380:	3202      	adds	r2, #2
 8005382:	0092      	lsls	r2, r2, #2
 8005384:	300c      	adds	r0, #12
 8005386:	f002 f925 	bl	80075d4 <memcpy>
 800538a:	2201      	movs	r2, #1
 800538c:	4631      	mov	r1, r6
 800538e:	4648      	mov	r0, r9
 8005390:	f000 fc44 	bl	8005c1c <__lshift>
 8005394:	462f      	mov	r7, r5
 8005396:	4605      	mov	r5, r0
 8005398:	f10a 0301 	add.w	r3, sl, #1
 800539c:	9304      	str	r3, [sp, #16]
 800539e:	eb0a 030b 	add.w	r3, sl, fp
 80053a2:	930a      	str	r3, [sp, #40]	@ 0x28
 80053a4:	9b06      	ldr	r3, [sp, #24]
 80053a6:	f003 0301 	and.w	r3, r3, #1
 80053aa:	9309      	str	r3, [sp, #36]	@ 0x24
 80053ac:	9b04      	ldr	r3, [sp, #16]
 80053ae:	4621      	mov	r1, r4
 80053b0:	9803      	ldr	r0, [sp, #12]
 80053b2:	f103 3bff 	add.w	fp, r3, #4294967295
 80053b6:	f7ff fa85 	bl	80048c4 <quorem>
 80053ba:	4603      	mov	r3, r0
 80053bc:	4639      	mov	r1, r7
 80053be:	3330      	adds	r3, #48	@ 0x30
 80053c0:	9006      	str	r0, [sp, #24]
 80053c2:	9803      	ldr	r0, [sp, #12]
 80053c4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80053c6:	f000 fc95 	bl	8005cf4 <__mcmp>
 80053ca:	462a      	mov	r2, r5
 80053cc:	9008      	str	r0, [sp, #32]
 80053ce:	4621      	mov	r1, r4
 80053d0:	4648      	mov	r0, r9
 80053d2:	f000 fcab 	bl	8005d2c <__mdiff>
 80053d6:	68c2      	ldr	r2, [r0, #12]
 80053d8:	4606      	mov	r6, r0
 80053da:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80053dc:	bb02      	cbnz	r2, 8005420 <_dtoa_r+0xa48>
 80053de:	4601      	mov	r1, r0
 80053e0:	9803      	ldr	r0, [sp, #12]
 80053e2:	f000 fc87 	bl	8005cf4 <__mcmp>
 80053e6:	4602      	mov	r2, r0
 80053e8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80053ea:	4631      	mov	r1, r6
 80053ec:	4648      	mov	r0, r9
 80053ee:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 80053f2:	f000 fa03 	bl	80057fc <_Bfree>
 80053f6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80053f8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80053fa:	9e04      	ldr	r6, [sp, #16]
 80053fc:	ea42 0103 	orr.w	r1, r2, r3
 8005400:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005402:	4319      	orrs	r1, r3
 8005404:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005406:	d10d      	bne.n	8005424 <_dtoa_r+0xa4c>
 8005408:	2b39      	cmp	r3, #57	@ 0x39
 800540a:	d027      	beq.n	800545c <_dtoa_r+0xa84>
 800540c:	9a08      	ldr	r2, [sp, #32]
 800540e:	2a00      	cmp	r2, #0
 8005410:	dd01      	ble.n	8005416 <_dtoa_r+0xa3e>
 8005412:	9b06      	ldr	r3, [sp, #24]
 8005414:	3331      	adds	r3, #49	@ 0x31
 8005416:	f88b 3000 	strb.w	r3, [fp]
 800541a:	e52e      	b.n	8004e7a <_dtoa_r+0x4a2>
 800541c:	4628      	mov	r0, r5
 800541e:	e7b9      	b.n	8005394 <_dtoa_r+0x9bc>
 8005420:	2201      	movs	r2, #1
 8005422:	e7e2      	b.n	80053ea <_dtoa_r+0xa12>
 8005424:	9908      	ldr	r1, [sp, #32]
 8005426:	2900      	cmp	r1, #0
 8005428:	db04      	blt.n	8005434 <_dtoa_r+0xa5c>
 800542a:	9820      	ldr	r0, [sp, #128]	@ 0x80
 800542c:	4301      	orrs	r1, r0
 800542e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005430:	4301      	orrs	r1, r0
 8005432:	d120      	bne.n	8005476 <_dtoa_r+0xa9e>
 8005434:	2a00      	cmp	r2, #0
 8005436:	ddee      	ble.n	8005416 <_dtoa_r+0xa3e>
 8005438:	2201      	movs	r2, #1
 800543a:	9903      	ldr	r1, [sp, #12]
 800543c:	4648      	mov	r0, r9
 800543e:	9304      	str	r3, [sp, #16]
 8005440:	f000 fbec 	bl	8005c1c <__lshift>
 8005444:	4621      	mov	r1, r4
 8005446:	9003      	str	r0, [sp, #12]
 8005448:	f000 fc54 	bl	8005cf4 <__mcmp>
 800544c:	2800      	cmp	r0, #0
 800544e:	9b04      	ldr	r3, [sp, #16]
 8005450:	dc02      	bgt.n	8005458 <_dtoa_r+0xa80>
 8005452:	d1e0      	bne.n	8005416 <_dtoa_r+0xa3e>
 8005454:	07da      	lsls	r2, r3, #31
 8005456:	d5de      	bpl.n	8005416 <_dtoa_r+0xa3e>
 8005458:	2b39      	cmp	r3, #57	@ 0x39
 800545a:	d1da      	bne.n	8005412 <_dtoa_r+0xa3a>
 800545c:	2339      	movs	r3, #57	@ 0x39
 800545e:	f88b 3000 	strb.w	r3, [fp]
 8005462:	4633      	mov	r3, r6
 8005464:	461e      	mov	r6, r3
 8005466:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800546a:	3b01      	subs	r3, #1
 800546c:	2a39      	cmp	r2, #57	@ 0x39
 800546e:	d04e      	beq.n	800550e <_dtoa_r+0xb36>
 8005470:	3201      	adds	r2, #1
 8005472:	701a      	strb	r2, [r3, #0]
 8005474:	e501      	b.n	8004e7a <_dtoa_r+0x4a2>
 8005476:	2a00      	cmp	r2, #0
 8005478:	dd03      	ble.n	8005482 <_dtoa_r+0xaaa>
 800547a:	2b39      	cmp	r3, #57	@ 0x39
 800547c:	d0ee      	beq.n	800545c <_dtoa_r+0xa84>
 800547e:	3301      	adds	r3, #1
 8005480:	e7c9      	b.n	8005416 <_dtoa_r+0xa3e>
 8005482:	9a04      	ldr	r2, [sp, #16]
 8005484:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005486:	f802 3c01 	strb.w	r3, [r2, #-1]
 800548a:	428a      	cmp	r2, r1
 800548c:	d028      	beq.n	80054e0 <_dtoa_r+0xb08>
 800548e:	2300      	movs	r3, #0
 8005490:	220a      	movs	r2, #10
 8005492:	9903      	ldr	r1, [sp, #12]
 8005494:	4648      	mov	r0, r9
 8005496:	f000 f9d3 	bl	8005840 <__multadd>
 800549a:	42af      	cmp	r7, r5
 800549c:	9003      	str	r0, [sp, #12]
 800549e:	f04f 0300 	mov.w	r3, #0
 80054a2:	f04f 020a 	mov.w	r2, #10
 80054a6:	4639      	mov	r1, r7
 80054a8:	4648      	mov	r0, r9
 80054aa:	d107      	bne.n	80054bc <_dtoa_r+0xae4>
 80054ac:	f000 f9c8 	bl	8005840 <__multadd>
 80054b0:	4607      	mov	r7, r0
 80054b2:	4605      	mov	r5, r0
 80054b4:	9b04      	ldr	r3, [sp, #16]
 80054b6:	3301      	adds	r3, #1
 80054b8:	9304      	str	r3, [sp, #16]
 80054ba:	e777      	b.n	80053ac <_dtoa_r+0x9d4>
 80054bc:	f000 f9c0 	bl	8005840 <__multadd>
 80054c0:	4629      	mov	r1, r5
 80054c2:	4607      	mov	r7, r0
 80054c4:	2300      	movs	r3, #0
 80054c6:	220a      	movs	r2, #10
 80054c8:	4648      	mov	r0, r9
 80054ca:	f000 f9b9 	bl	8005840 <__multadd>
 80054ce:	4605      	mov	r5, r0
 80054d0:	e7f0      	b.n	80054b4 <_dtoa_r+0xadc>
 80054d2:	f1bb 0f00 	cmp.w	fp, #0
 80054d6:	bfcc      	ite	gt
 80054d8:	465e      	movgt	r6, fp
 80054da:	2601      	movle	r6, #1
 80054dc:	2700      	movs	r7, #0
 80054de:	4456      	add	r6, sl
 80054e0:	2201      	movs	r2, #1
 80054e2:	9903      	ldr	r1, [sp, #12]
 80054e4:	4648      	mov	r0, r9
 80054e6:	9304      	str	r3, [sp, #16]
 80054e8:	f000 fb98 	bl	8005c1c <__lshift>
 80054ec:	4621      	mov	r1, r4
 80054ee:	9003      	str	r0, [sp, #12]
 80054f0:	f000 fc00 	bl	8005cf4 <__mcmp>
 80054f4:	2800      	cmp	r0, #0
 80054f6:	dcb4      	bgt.n	8005462 <_dtoa_r+0xa8a>
 80054f8:	d102      	bne.n	8005500 <_dtoa_r+0xb28>
 80054fa:	9b04      	ldr	r3, [sp, #16]
 80054fc:	07db      	lsls	r3, r3, #31
 80054fe:	d4b0      	bmi.n	8005462 <_dtoa_r+0xa8a>
 8005500:	4633      	mov	r3, r6
 8005502:	461e      	mov	r6, r3
 8005504:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005508:	2a30      	cmp	r2, #48	@ 0x30
 800550a:	d0fa      	beq.n	8005502 <_dtoa_r+0xb2a>
 800550c:	e4b5      	b.n	8004e7a <_dtoa_r+0x4a2>
 800550e:	459a      	cmp	sl, r3
 8005510:	d1a8      	bne.n	8005464 <_dtoa_r+0xa8c>
 8005512:	2331      	movs	r3, #49	@ 0x31
 8005514:	f108 0801 	add.w	r8, r8, #1
 8005518:	f88a 3000 	strb.w	r3, [sl]
 800551c:	e4ad      	b.n	8004e7a <_dtoa_r+0x4a2>
 800551e:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005520:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800557c <_dtoa_r+0xba4>
 8005524:	b11b      	cbz	r3, 800552e <_dtoa_r+0xb56>
 8005526:	f10a 0308 	add.w	r3, sl, #8
 800552a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800552c:	6013      	str	r3, [r2, #0]
 800552e:	4650      	mov	r0, sl
 8005530:	b017      	add	sp, #92	@ 0x5c
 8005532:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005536:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005538:	2b01      	cmp	r3, #1
 800553a:	f77f ae2e 	ble.w	800519a <_dtoa_r+0x7c2>
 800553e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005540:	930a      	str	r3, [sp, #40]	@ 0x28
 8005542:	2001      	movs	r0, #1
 8005544:	e64d      	b.n	80051e2 <_dtoa_r+0x80a>
 8005546:	f1bb 0f00 	cmp.w	fp, #0
 800554a:	f77f aed9 	ble.w	8005300 <_dtoa_r+0x928>
 800554e:	4656      	mov	r6, sl
 8005550:	4621      	mov	r1, r4
 8005552:	9803      	ldr	r0, [sp, #12]
 8005554:	f7ff f9b6 	bl	80048c4 <quorem>
 8005558:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800555c:	f806 3b01 	strb.w	r3, [r6], #1
 8005560:	eba6 020a 	sub.w	r2, r6, sl
 8005564:	4593      	cmp	fp, r2
 8005566:	ddb4      	ble.n	80054d2 <_dtoa_r+0xafa>
 8005568:	2300      	movs	r3, #0
 800556a:	220a      	movs	r2, #10
 800556c:	4648      	mov	r0, r9
 800556e:	9903      	ldr	r1, [sp, #12]
 8005570:	f000 f966 	bl	8005840 <__multadd>
 8005574:	9003      	str	r0, [sp, #12]
 8005576:	e7eb      	b.n	8005550 <_dtoa_r+0xb78>
 8005578:	08008043 	.word	0x08008043
 800557c:	08007fc7 	.word	0x08007fc7

08005580 <_free_r>:
 8005580:	b538      	push	{r3, r4, r5, lr}
 8005582:	4605      	mov	r5, r0
 8005584:	2900      	cmp	r1, #0
 8005586:	d040      	beq.n	800560a <_free_r+0x8a>
 8005588:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800558c:	1f0c      	subs	r4, r1, #4
 800558e:	2b00      	cmp	r3, #0
 8005590:	bfb8      	it	lt
 8005592:	18e4      	addlt	r4, r4, r3
 8005594:	f000 f8e6 	bl	8005764 <__malloc_lock>
 8005598:	4a1c      	ldr	r2, [pc, #112]	@ (800560c <_free_r+0x8c>)
 800559a:	6813      	ldr	r3, [r2, #0]
 800559c:	b933      	cbnz	r3, 80055ac <_free_r+0x2c>
 800559e:	6063      	str	r3, [r4, #4]
 80055a0:	6014      	str	r4, [r2, #0]
 80055a2:	4628      	mov	r0, r5
 80055a4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80055a8:	f000 b8e2 	b.w	8005770 <__malloc_unlock>
 80055ac:	42a3      	cmp	r3, r4
 80055ae:	d908      	bls.n	80055c2 <_free_r+0x42>
 80055b0:	6820      	ldr	r0, [r4, #0]
 80055b2:	1821      	adds	r1, r4, r0
 80055b4:	428b      	cmp	r3, r1
 80055b6:	bf01      	itttt	eq
 80055b8:	6819      	ldreq	r1, [r3, #0]
 80055ba:	685b      	ldreq	r3, [r3, #4]
 80055bc:	1809      	addeq	r1, r1, r0
 80055be:	6021      	streq	r1, [r4, #0]
 80055c0:	e7ed      	b.n	800559e <_free_r+0x1e>
 80055c2:	461a      	mov	r2, r3
 80055c4:	685b      	ldr	r3, [r3, #4]
 80055c6:	b10b      	cbz	r3, 80055cc <_free_r+0x4c>
 80055c8:	42a3      	cmp	r3, r4
 80055ca:	d9fa      	bls.n	80055c2 <_free_r+0x42>
 80055cc:	6811      	ldr	r1, [r2, #0]
 80055ce:	1850      	adds	r0, r2, r1
 80055d0:	42a0      	cmp	r0, r4
 80055d2:	d10b      	bne.n	80055ec <_free_r+0x6c>
 80055d4:	6820      	ldr	r0, [r4, #0]
 80055d6:	4401      	add	r1, r0
 80055d8:	1850      	adds	r0, r2, r1
 80055da:	4283      	cmp	r3, r0
 80055dc:	6011      	str	r1, [r2, #0]
 80055de:	d1e0      	bne.n	80055a2 <_free_r+0x22>
 80055e0:	6818      	ldr	r0, [r3, #0]
 80055e2:	685b      	ldr	r3, [r3, #4]
 80055e4:	4408      	add	r0, r1
 80055e6:	6010      	str	r0, [r2, #0]
 80055e8:	6053      	str	r3, [r2, #4]
 80055ea:	e7da      	b.n	80055a2 <_free_r+0x22>
 80055ec:	d902      	bls.n	80055f4 <_free_r+0x74>
 80055ee:	230c      	movs	r3, #12
 80055f0:	602b      	str	r3, [r5, #0]
 80055f2:	e7d6      	b.n	80055a2 <_free_r+0x22>
 80055f4:	6820      	ldr	r0, [r4, #0]
 80055f6:	1821      	adds	r1, r4, r0
 80055f8:	428b      	cmp	r3, r1
 80055fa:	bf01      	itttt	eq
 80055fc:	6819      	ldreq	r1, [r3, #0]
 80055fe:	685b      	ldreq	r3, [r3, #4]
 8005600:	1809      	addeq	r1, r1, r0
 8005602:	6021      	streq	r1, [r4, #0]
 8005604:	6063      	str	r3, [r4, #4]
 8005606:	6054      	str	r4, [r2, #4]
 8005608:	e7cb      	b.n	80055a2 <_free_r+0x22>
 800560a:	bd38      	pop	{r3, r4, r5, pc}
 800560c:	200003e0 	.word	0x200003e0

08005610 <malloc>:
 8005610:	4b02      	ldr	r3, [pc, #8]	@ (800561c <malloc+0xc>)
 8005612:	4601      	mov	r1, r0
 8005614:	6818      	ldr	r0, [r3, #0]
 8005616:	f000 b825 	b.w	8005664 <_malloc_r>
 800561a:	bf00      	nop
 800561c:	2000001c 	.word	0x2000001c

08005620 <sbrk_aligned>:
 8005620:	b570      	push	{r4, r5, r6, lr}
 8005622:	4e0f      	ldr	r6, [pc, #60]	@ (8005660 <sbrk_aligned+0x40>)
 8005624:	460c      	mov	r4, r1
 8005626:	6831      	ldr	r1, [r6, #0]
 8005628:	4605      	mov	r5, r0
 800562a:	b911      	cbnz	r1, 8005632 <sbrk_aligned+0x12>
 800562c:	f001 ffc2 	bl	80075b4 <_sbrk_r>
 8005630:	6030      	str	r0, [r6, #0]
 8005632:	4621      	mov	r1, r4
 8005634:	4628      	mov	r0, r5
 8005636:	f001 ffbd 	bl	80075b4 <_sbrk_r>
 800563a:	1c43      	adds	r3, r0, #1
 800563c:	d103      	bne.n	8005646 <sbrk_aligned+0x26>
 800563e:	f04f 34ff 	mov.w	r4, #4294967295
 8005642:	4620      	mov	r0, r4
 8005644:	bd70      	pop	{r4, r5, r6, pc}
 8005646:	1cc4      	adds	r4, r0, #3
 8005648:	f024 0403 	bic.w	r4, r4, #3
 800564c:	42a0      	cmp	r0, r4
 800564e:	d0f8      	beq.n	8005642 <sbrk_aligned+0x22>
 8005650:	1a21      	subs	r1, r4, r0
 8005652:	4628      	mov	r0, r5
 8005654:	f001 ffae 	bl	80075b4 <_sbrk_r>
 8005658:	3001      	adds	r0, #1
 800565a:	d1f2      	bne.n	8005642 <sbrk_aligned+0x22>
 800565c:	e7ef      	b.n	800563e <sbrk_aligned+0x1e>
 800565e:	bf00      	nop
 8005660:	200003dc 	.word	0x200003dc

08005664 <_malloc_r>:
 8005664:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005668:	1ccd      	adds	r5, r1, #3
 800566a:	f025 0503 	bic.w	r5, r5, #3
 800566e:	3508      	adds	r5, #8
 8005670:	2d0c      	cmp	r5, #12
 8005672:	bf38      	it	cc
 8005674:	250c      	movcc	r5, #12
 8005676:	2d00      	cmp	r5, #0
 8005678:	4606      	mov	r6, r0
 800567a:	db01      	blt.n	8005680 <_malloc_r+0x1c>
 800567c:	42a9      	cmp	r1, r5
 800567e:	d904      	bls.n	800568a <_malloc_r+0x26>
 8005680:	230c      	movs	r3, #12
 8005682:	6033      	str	r3, [r6, #0]
 8005684:	2000      	movs	r0, #0
 8005686:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800568a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005760 <_malloc_r+0xfc>
 800568e:	f000 f869 	bl	8005764 <__malloc_lock>
 8005692:	f8d8 3000 	ldr.w	r3, [r8]
 8005696:	461c      	mov	r4, r3
 8005698:	bb44      	cbnz	r4, 80056ec <_malloc_r+0x88>
 800569a:	4629      	mov	r1, r5
 800569c:	4630      	mov	r0, r6
 800569e:	f7ff ffbf 	bl	8005620 <sbrk_aligned>
 80056a2:	1c43      	adds	r3, r0, #1
 80056a4:	4604      	mov	r4, r0
 80056a6:	d158      	bne.n	800575a <_malloc_r+0xf6>
 80056a8:	f8d8 4000 	ldr.w	r4, [r8]
 80056ac:	4627      	mov	r7, r4
 80056ae:	2f00      	cmp	r7, #0
 80056b0:	d143      	bne.n	800573a <_malloc_r+0xd6>
 80056b2:	2c00      	cmp	r4, #0
 80056b4:	d04b      	beq.n	800574e <_malloc_r+0xea>
 80056b6:	6823      	ldr	r3, [r4, #0]
 80056b8:	4639      	mov	r1, r7
 80056ba:	4630      	mov	r0, r6
 80056bc:	eb04 0903 	add.w	r9, r4, r3
 80056c0:	f001 ff78 	bl	80075b4 <_sbrk_r>
 80056c4:	4581      	cmp	r9, r0
 80056c6:	d142      	bne.n	800574e <_malloc_r+0xea>
 80056c8:	6821      	ldr	r1, [r4, #0]
 80056ca:	4630      	mov	r0, r6
 80056cc:	1a6d      	subs	r5, r5, r1
 80056ce:	4629      	mov	r1, r5
 80056d0:	f7ff ffa6 	bl	8005620 <sbrk_aligned>
 80056d4:	3001      	adds	r0, #1
 80056d6:	d03a      	beq.n	800574e <_malloc_r+0xea>
 80056d8:	6823      	ldr	r3, [r4, #0]
 80056da:	442b      	add	r3, r5
 80056dc:	6023      	str	r3, [r4, #0]
 80056de:	f8d8 3000 	ldr.w	r3, [r8]
 80056e2:	685a      	ldr	r2, [r3, #4]
 80056e4:	bb62      	cbnz	r2, 8005740 <_malloc_r+0xdc>
 80056e6:	f8c8 7000 	str.w	r7, [r8]
 80056ea:	e00f      	b.n	800570c <_malloc_r+0xa8>
 80056ec:	6822      	ldr	r2, [r4, #0]
 80056ee:	1b52      	subs	r2, r2, r5
 80056f0:	d420      	bmi.n	8005734 <_malloc_r+0xd0>
 80056f2:	2a0b      	cmp	r2, #11
 80056f4:	d917      	bls.n	8005726 <_malloc_r+0xc2>
 80056f6:	1961      	adds	r1, r4, r5
 80056f8:	42a3      	cmp	r3, r4
 80056fa:	6025      	str	r5, [r4, #0]
 80056fc:	bf18      	it	ne
 80056fe:	6059      	strne	r1, [r3, #4]
 8005700:	6863      	ldr	r3, [r4, #4]
 8005702:	bf08      	it	eq
 8005704:	f8c8 1000 	streq.w	r1, [r8]
 8005708:	5162      	str	r2, [r4, r5]
 800570a:	604b      	str	r3, [r1, #4]
 800570c:	4630      	mov	r0, r6
 800570e:	f000 f82f 	bl	8005770 <__malloc_unlock>
 8005712:	f104 000b 	add.w	r0, r4, #11
 8005716:	1d23      	adds	r3, r4, #4
 8005718:	f020 0007 	bic.w	r0, r0, #7
 800571c:	1ac2      	subs	r2, r0, r3
 800571e:	bf1c      	itt	ne
 8005720:	1a1b      	subne	r3, r3, r0
 8005722:	50a3      	strne	r3, [r4, r2]
 8005724:	e7af      	b.n	8005686 <_malloc_r+0x22>
 8005726:	6862      	ldr	r2, [r4, #4]
 8005728:	42a3      	cmp	r3, r4
 800572a:	bf0c      	ite	eq
 800572c:	f8c8 2000 	streq.w	r2, [r8]
 8005730:	605a      	strne	r2, [r3, #4]
 8005732:	e7eb      	b.n	800570c <_malloc_r+0xa8>
 8005734:	4623      	mov	r3, r4
 8005736:	6864      	ldr	r4, [r4, #4]
 8005738:	e7ae      	b.n	8005698 <_malloc_r+0x34>
 800573a:	463c      	mov	r4, r7
 800573c:	687f      	ldr	r7, [r7, #4]
 800573e:	e7b6      	b.n	80056ae <_malloc_r+0x4a>
 8005740:	461a      	mov	r2, r3
 8005742:	685b      	ldr	r3, [r3, #4]
 8005744:	42a3      	cmp	r3, r4
 8005746:	d1fb      	bne.n	8005740 <_malloc_r+0xdc>
 8005748:	2300      	movs	r3, #0
 800574a:	6053      	str	r3, [r2, #4]
 800574c:	e7de      	b.n	800570c <_malloc_r+0xa8>
 800574e:	230c      	movs	r3, #12
 8005750:	4630      	mov	r0, r6
 8005752:	6033      	str	r3, [r6, #0]
 8005754:	f000 f80c 	bl	8005770 <__malloc_unlock>
 8005758:	e794      	b.n	8005684 <_malloc_r+0x20>
 800575a:	6005      	str	r5, [r0, #0]
 800575c:	e7d6      	b.n	800570c <_malloc_r+0xa8>
 800575e:	bf00      	nop
 8005760:	200003e0 	.word	0x200003e0

08005764 <__malloc_lock>:
 8005764:	4801      	ldr	r0, [pc, #4]	@ (800576c <__malloc_lock+0x8>)
 8005766:	f7ff b898 	b.w	800489a <__retarget_lock_acquire_recursive>
 800576a:	bf00      	nop
 800576c:	200003d8 	.word	0x200003d8

08005770 <__malloc_unlock>:
 8005770:	4801      	ldr	r0, [pc, #4]	@ (8005778 <__malloc_unlock+0x8>)
 8005772:	f7ff b893 	b.w	800489c <__retarget_lock_release_recursive>
 8005776:	bf00      	nop
 8005778:	200003d8 	.word	0x200003d8

0800577c <_Balloc>:
 800577c:	b570      	push	{r4, r5, r6, lr}
 800577e:	69c6      	ldr	r6, [r0, #28]
 8005780:	4604      	mov	r4, r0
 8005782:	460d      	mov	r5, r1
 8005784:	b976      	cbnz	r6, 80057a4 <_Balloc+0x28>
 8005786:	2010      	movs	r0, #16
 8005788:	f7ff ff42 	bl	8005610 <malloc>
 800578c:	4602      	mov	r2, r0
 800578e:	61e0      	str	r0, [r4, #28]
 8005790:	b920      	cbnz	r0, 800579c <_Balloc+0x20>
 8005792:	216b      	movs	r1, #107	@ 0x6b
 8005794:	4b17      	ldr	r3, [pc, #92]	@ (80057f4 <_Balloc+0x78>)
 8005796:	4818      	ldr	r0, [pc, #96]	@ (80057f8 <_Balloc+0x7c>)
 8005798:	f001 ff30 	bl	80075fc <__assert_func>
 800579c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80057a0:	6006      	str	r6, [r0, #0]
 80057a2:	60c6      	str	r6, [r0, #12]
 80057a4:	69e6      	ldr	r6, [r4, #28]
 80057a6:	68f3      	ldr	r3, [r6, #12]
 80057a8:	b183      	cbz	r3, 80057cc <_Balloc+0x50>
 80057aa:	69e3      	ldr	r3, [r4, #28]
 80057ac:	68db      	ldr	r3, [r3, #12]
 80057ae:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80057b2:	b9b8      	cbnz	r0, 80057e4 <_Balloc+0x68>
 80057b4:	2101      	movs	r1, #1
 80057b6:	fa01 f605 	lsl.w	r6, r1, r5
 80057ba:	1d72      	adds	r2, r6, #5
 80057bc:	4620      	mov	r0, r4
 80057be:	0092      	lsls	r2, r2, #2
 80057c0:	f001 ff3a 	bl	8007638 <_calloc_r>
 80057c4:	b160      	cbz	r0, 80057e0 <_Balloc+0x64>
 80057c6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80057ca:	e00e      	b.n	80057ea <_Balloc+0x6e>
 80057cc:	2221      	movs	r2, #33	@ 0x21
 80057ce:	2104      	movs	r1, #4
 80057d0:	4620      	mov	r0, r4
 80057d2:	f001 ff31 	bl	8007638 <_calloc_r>
 80057d6:	69e3      	ldr	r3, [r4, #28]
 80057d8:	60f0      	str	r0, [r6, #12]
 80057da:	68db      	ldr	r3, [r3, #12]
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d1e4      	bne.n	80057aa <_Balloc+0x2e>
 80057e0:	2000      	movs	r0, #0
 80057e2:	bd70      	pop	{r4, r5, r6, pc}
 80057e4:	6802      	ldr	r2, [r0, #0]
 80057e6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80057ea:	2300      	movs	r3, #0
 80057ec:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80057f0:	e7f7      	b.n	80057e2 <_Balloc+0x66>
 80057f2:	bf00      	nop
 80057f4:	08007fd4 	.word	0x08007fd4
 80057f8:	08008054 	.word	0x08008054

080057fc <_Bfree>:
 80057fc:	b570      	push	{r4, r5, r6, lr}
 80057fe:	69c6      	ldr	r6, [r0, #28]
 8005800:	4605      	mov	r5, r0
 8005802:	460c      	mov	r4, r1
 8005804:	b976      	cbnz	r6, 8005824 <_Bfree+0x28>
 8005806:	2010      	movs	r0, #16
 8005808:	f7ff ff02 	bl	8005610 <malloc>
 800580c:	4602      	mov	r2, r0
 800580e:	61e8      	str	r0, [r5, #28]
 8005810:	b920      	cbnz	r0, 800581c <_Bfree+0x20>
 8005812:	218f      	movs	r1, #143	@ 0x8f
 8005814:	4b08      	ldr	r3, [pc, #32]	@ (8005838 <_Bfree+0x3c>)
 8005816:	4809      	ldr	r0, [pc, #36]	@ (800583c <_Bfree+0x40>)
 8005818:	f001 fef0 	bl	80075fc <__assert_func>
 800581c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005820:	6006      	str	r6, [r0, #0]
 8005822:	60c6      	str	r6, [r0, #12]
 8005824:	b13c      	cbz	r4, 8005836 <_Bfree+0x3a>
 8005826:	69eb      	ldr	r3, [r5, #28]
 8005828:	6862      	ldr	r2, [r4, #4]
 800582a:	68db      	ldr	r3, [r3, #12]
 800582c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005830:	6021      	str	r1, [r4, #0]
 8005832:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005836:	bd70      	pop	{r4, r5, r6, pc}
 8005838:	08007fd4 	.word	0x08007fd4
 800583c:	08008054 	.word	0x08008054

08005840 <__multadd>:
 8005840:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005844:	4607      	mov	r7, r0
 8005846:	460c      	mov	r4, r1
 8005848:	461e      	mov	r6, r3
 800584a:	2000      	movs	r0, #0
 800584c:	690d      	ldr	r5, [r1, #16]
 800584e:	f101 0c14 	add.w	ip, r1, #20
 8005852:	f8dc 3000 	ldr.w	r3, [ip]
 8005856:	3001      	adds	r0, #1
 8005858:	b299      	uxth	r1, r3
 800585a:	fb02 6101 	mla	r1, r2, r1, r6
 800585e:	0c1e      	lsrs	r6, r3, #16
 8005860:	0c0b      	lsrs	r3, r1, #16
 8005862:	fb02 3306 	mla	r3, r2, r6, r3
 8005866:	b289      	uxth	r1, r1
 8005868:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800586c:	4285      	cmp	r5, r0
 800586e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005872:	f84c 1b04 	str.w	r1, [ip], #4
 8005876:	dcec      	bgt.n	8005852 <__multadd+0x12>
 8005878:	b30e      	cbz	r6, 80058be <__multadd+0x7e>
 800587a:	68a3      	ldr	r3, [r4, #8]
 800587c:	42ab      	cmp	r3, r5
 800587e:	dc19      	bgt.n	80058b4 <__multadd+0x74>
 8005880:	6861      	ldr	r1, [r4, #4]
 8005882:	4638      	mov	r0, r7
 8005884:	3101      	adds	r1, #1
 8005886:	f7ff ff79 	bl	800577c <_Balloc>
 800588a:	4680      	mov	r8, r0
 800588c:	b928      	cbnz	r0, 800589a <__multadd+0x5a>
 800588e:	4602      	mov	r2, r0
 8005890:	21ba      	movs	r1, #186	@ 0xba
 8005892:	4b0c      	ldr	r3, [pc, #48]	@ (80058c4 <__multadd+0x84>)
 8005894:	480c      	ldr	r0, [pc, #48]	@ (80058c8 <__multadd+0x88>)
 8005896:	f001 feb1 	bl	80075fc <__assert_func>
 800589a:	6922      	ldr	r2, [r4, #16]
 800589c:	f104 010c 	add.w	r1, r4, #12
 80058a0:	3202      	adds	r2, #2
 80058a2:	0092      	lsls	r2, r2, #2
 80058a4:	300c      	adds	r0, #12
 80058a6:	f001 fe95 	bl	80075d4 <memcpy>
 80058aa:	4621      	mov	r1, r4
 80058ac:	4638      	mov	r0, r7
 80058ae:	f7ff ffa5 	bl	80057fc <_Bfree>
 80058b2:	4644      	mov	r4, r8
 80058b4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80058b8:	3501      	adds	r5, #1
 80058ba:	615e      	str	r6, [r3, #20]
 80058bc:	6125      	str	r5, [r4, #16]
 80058be:	4620      	mov	r0, r4
 80058c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80058c4:	08008043 	.word	0x08008043
 80058c8:	08008054 	.word	0x08008054

080058cc <__s2b>:
 80058cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80058d0:	4615      	mov	r5, r2
 80058d2:	2209      	movs	r2, #9
 80058d4:	461f      	mov	r7, r3
 80058d6:	3308      	adds	r3, #8
 80058d8:	460c      	mov	r4, r1
 80058da:	fb93 f3f2 	sdiv	r3, r3, r2
 80058de:	4606      	mov	r6, r0
 80058e0:	2201      	movs	r2, #1
 80058e2:	2100      	movs	r1, #0
 80058e4:	429a      	cmp	r2, r3
 80058e6:	db09      	blt.n	80058fc <__s2b+0x30>
 80058e8:	4630      	mov	r0, r6
 80058ea:	f7ff ff47 	bl	800577c <_Balloc>
 80058ee:	b940      	cbnz	r0, 8005902 <__s2b+0x36>
 80058f0:	4602      	mov	r2, r0
 80058f2:	21d3      	movs	r1, #211	@ 0xd3
 80058f4:	4b18      	ldr	r3, [pc, #96]	@ (8005958 <__s2b+0x8c>)
 80058f6:	4819      	ldr	r0, [pc, #100]	@ (800595c <__s2b+0x90>)
 80058f8:	f001 fe80 	bl	80075fc <__assert_func>
 80058fc:	0052      	lsls	r2, r2, #1
 80058fe:	3101      	adds	r1, #1
 8005900:	e7f0      	b.n	80058e4 <__s2b+0x18>
 8005902:	9b08      	ldr	r3, [sp, #32]
 8005904:	2d09      	cmp	r5, #9
 8005906:	6143      	str	r3, [r0, #20]
 8005908:	f04f 0301 	mov.w	r3, #1
 800590c:	6103      	str	r3, [r0, #16]
 800590e:	dd16      	ble.n	800593e <__s2b+0x72>
 8005910:	f104 0909 	add.w	r9, r4, #9
 8005914:	46c8      	mov	r8, r9
 8005916:	442c      	add	r4, r5
 8005918:	f818 3b01 	ldrb.w	r3, [r8], #1
 800591c:	4601      	mov	r1, r0
 800591e:	220a      	movs	r2, #10
 8005920:	4630      	mov	r0, r6
 8005922:	3b30      	subs	r3, #48	@ 0x30
 8005924:	f7ff ff8c 	bl	8005840 <__multadd>
 8005928:	45a0      	cmp	r8, r4
 800592a:	d1f5      	bne.n	8005918 <__s2b+0x4c>
 800592c:	f1a5 0408 	sub.w	r4, r5, #8
 8005930:	444c      	add	r4, r9
 8005932:	1b2d      	subs	r5, r5, r4
 8005934:	1963      	adds	r3, r4, r5
 8005936:	42bb      	cmp	r3, r7
 8005938:	db04      	blt.n	8005944 <__s2b+0x78>
 800593a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800593e:	2509      	movs	r5, #9
 8005940:	340a      	adds	r4, #10
 8005942:	e7f6      	b.n	8005932 <__s2b+0x66>
 8005944:	f814 3b01 	ldrb.w	r3, [r4], #1
 8005948:	4601      	mov	r1, r0
 800594a:	220a      	movs	r2, #10
 800594c:	4630      	mov	r0, r6
 800594e:	3b30      	subs	r3, #48	@ 0x30
 8005950:	f7ff ff76 	bl	8005840 <__multadd>
 8005954:	e7ee      	b.n	8005934 <__s2b+0x68>
 8005956:	bf00      	nop
 8005958:	08008043 	.word	0x08008043
 800595c:	08008054 	.word	0x08008054

08005960 <__hi0bits>:
 8005960:	4603      	mov	r3, r0
 8005962:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8005966:	bf3a      	itte	cc
 8005968:	0403      	lslcc	r3, r0, #16
 800596a:	2010      	movcc	r0, #16
 800596c:	2000      	movcs	r0, #0
 800596e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005972:	bf3c      	itt	cc
 8005974:	021b      	lslcc	r3, r3, #8
 8005976:	3008      	addcc	r0, #8
 8005978:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800597c:	bf3c      	itt	cc
 800597e:	011b      	lslcc	r3, r3, #4
 8005980:	3004      	addcc	r0, #4
 8005982:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005986:	bf3c      	itt	cc
 8005988:	009b      	lslcc	r3, r3, #2
 800598a:	3002      	addcc	r0, #2
 800598c:	2b00      	cmp	r3, #0
 800598e:	db05      	blt.n	800599c <__hi0bits+0x3c>
 8005990:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8005994:	f100 0001 	add.w	r0, r0, #1
 8005998:	bf08      	it	eq
 800599a:	2020      	moveq	r0, #32
 800599c:	4770      	bx	lr

0800599e <__lo0bits>:
 800599e:	6803      	ldr	r3, [r0, #0]
 80059a0:	4602      	mov	r2, r0
 80059a2:	f013 0007 	ands.w	r0, r3, #7
 80059a6:	d00b      	beq.n	80059c0 <__lo0bits+0x22>
 80059a8:	07d9      	lsls	r1, r3, #31
 80059aa:	d421      	bmi.n	80059f0 <__lo0bits+0x52>
 80059ac:	0798      	lsls	r0, r3, #30
 80059ae:	bf49      	itett	mi
 80059b0:	085b      	lsrmi	r3, r3, #1
 80059b2:	089b      	lsrpl	r3, r3, #2
 80059b4:	2001      	movmi	r0, #1
 80059b6:	6013      	strmi	r3, [r2, #0]
 80059b8:	bf5c      	itt	pl
 80059ba:	2002      	movpl	r0, #2
 80059bc:	6013      	strpl	r3, [r2, #0]
 80059be:	4770      	bx	lr
 80059c0:	b299      	uxth	r1, r3
 80059c2:	b909      	cbnz	r1, 80059c8 <__lo0bits+0x2a>
 80059c4:	2010      	movs	r0, #16
 80059c6:	0c1b      	lsrs	r3, r3, #16
 80059c8:	b2d9      	uxtb	r1, r3
 80059ca:	b909      	cbnz	r1, 80059d0 <__lo0bits+0x32>
 80059cc:	3008      	adds	r0, #8
 80059ce:	0a1b      	lsrs	r3, r3, #8
 80059d0:	0719      	lsls	r1, r3, #28
 80059d2:	bf04      	itt	eq
 80059d4:	091b      	lsreq	r3, r3, #4
 80059d6:	3004      	addeq	r0, #4
 80059d8:	0799      	lsls	r1, r3, #30
 80059da:	bf04      	itt	eq
 80059dc:	089b      	lsreq	r3, r3, #2
 80059de:	3002      	addeq	r0, #2
 80059e0:	07d9      	lsls	r1, r3, #31
 80059e2:	d403      	bmi.n	80059ec <__lo0bits+0x4e>
 80059e4:	085b      	lsrs	r3, r3, #1
 80059e6:	f100 0001 	add.w	r0, r0, #1
 80059ea:	d003      	beq.n	80059f4 <__lo0bits+0x56>
 80059ec:	6013      	str	r3, [r2, #0]
 80059ee:	4770      	bx	lr
 80059f0:	2000      	movs	r0, #0
 80059f2:	4770      	bx	lr
 80059f4:	2020      	movs	r0, #32
 80059f6:	4770      	bx	lr

080059f8 <__i2b>:
 80059f8:	b510      	push	{r4, lr}
 80059fa:	460c      	mov	r4, r1
 80059fc:	2101      	movs	r1, #1
 80059fe:	f7ff febd 	bl	800577c <_Balloc>
 8005a02:	4602      	mov	r2, r0
 8005a04:	b928      	cbnz	r0, 8005a12 <__i2b+0x1a>
 8005a06:	f240 1145 	movw	r1, #325	@ 0x145
 8005a0a:	4b04      	ldr	r3, [pc, #16]	@ (8005a1c <__i2b+0x24>)
 8005a0c:	4804      	ldr	r0, [pc, #16]	@ (8005a20 <__i2b+0x28>)
 8005a0e:	f001 fdf5 	bl	80075fc <__assert_func>
 8005a12:	2301      	movs	r3, #1
 8005a14:	6144      	str	r4, [r0, #20]
 8005a16:	6103      	str	r3, [r0, #16]
 8005a18:	bd10      	pop	{r4, pc}
 8005a1a:	bf00      	nop
 8005a1c:	08008043 	.word	0x08008043
 8005a20:	08008054 	.word	0x08008054

08005a24 <__multiply>:
 8005a24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a28:	4617      	mov	r7, r2
 8005a2a:	690a      	ldr	r2, [r1, #16]
 8005a2c:	693b      	ldr	r3, [r7, #16]
 8005a2e:	4689      	mov	r9, r1
 8005a30:	429a      	cmp	r2, r3
 8005a32:	bfa2      	ittt	ge
 8005a34:	463b      	movge	r3, r7
 8005a36:	460f      	movge	r7, r1
 8005a38:	4699      	movge	r9, r3
 8005a3a:	693d      	ldr	r5, [r7, #16]
 8005a3c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8005a40:	68bb      	ldr	r3, [r7, #8]
 8005a42:	6879      	ldr	r1, [r7, #4]
 8005a44:	eb05 060a 	add.w	r6, r5, sl
 8005a48:	42b3      	cmp	r3, r6
 8005a4a:	b085      	sub	sp, #20
 8005a4c:	bfb8      	it	lt
 8005a4e:	3101      	addlt	r1, #1
 8005a50:	f7ff fe94 	bl	800577c <_Balloc>
 8005a54:	b930      	cbnz	r0, 8005a64 <__multiply+0x40>
 8005a56:	4602      	mov	r2, r0
 8005a58:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8005a5c:	4b40      	ldr	r3, [pc, #256]	@ (8005b60 <__multiply+0x13c>)
 8005a5e:	4841      	ldr	r0, [pc, #260]	@ (8005b64 <__multiply+0x140>)
 8005a60:	f001 fdcc 	bl	80075fc <__assert_func>
 8005a64:	f100 0414 	add.w	r4, r0, #20
 8005a68:	4623      	mov	r3, r4
 8005a6a:	2200      	movs	r2, #0
 8005a6c:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8005a70:	4573      	cmp	r3, lr
 8005a72:	d320      	bcc.n	8005ab6 <__multiply+0x92>
 8005a74:	f107 0814 	add.w	r8, r7, #20
 8005a78:	f109 0114 	add.w	r1, r9, #20
 8005a7c:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8005a80:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8005a84:	9302      	str	r3, [sp, #8]
 8005a86:	1beb      	subs	r3, r5, r7
 8005a88:	3b15      	subs	r3, #21
 8005a8a:	f023 0303 	bic.w	r3, r3, #3
 8005a8e:	3304      	adds	r3, #4
 8005a90:	3715      	adds	r7, #21
 8005a92:	42bd      	cmp	r5, r7
 8005a94:	bf38      	it	cc
 8005a96:	2304      	movcc	r3, #4
 8005a98:	9301      	str	r3, [sp, #4]
 8005a9a:	9b02      	ldr	r3, [sp, #8]
 8005a9c:	9103      	str	r1, [sp, #12]
 8005a9e:	428b      	cmp	r3, r1
 8005aa0:	d80c      	bhi.n	8005abc <__multiply+0x98>
 8005aa2:	2e00      	cmp	r6, #0
 8005aa4:	dd03      	ble.n	8005aae <__multiply+0x8a>
 8005aa6:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d055      	beq.n	8005b5a <__multiply+0x136>
 8005aae:	6106      	str	r6, [r0, #16]
 8005ab0:	b005      	add	sp, #20
 8005ab2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ab6:	f843 2b04 	str.w	r2, [r3], #4
 8005aba:	e7d9      	b.n	8005a70 <__multiply+0x4c>
 8005abc:	f8b1 a000 	ldrh.w	sl, [r1]
 8005ac0:	f1ba 0f00 	cmp.w	sl, #0
 8005ac4:	d01f      	beq.n	8005b06 <__multiply+0xe2>
 8005ac6:	46c4      	mov	ip, r8
 8005ac8:	46a1      	mov	r9, r4
 8005aca:	2700      	movs	r7, #0
 8005acc:	f85c 2b04 	ldr.w	r2, [ip], #4
 8005ad0:	f8d9 3000 	ldr.w	r3, [r9]
 8005ad4:	fa1f fb82 	uxth.w	fp, r2
 8005ad8:	b29b      	uxth	r3, r3
 8005ada:	fb0a 330b 	mla	r3, sl, fp, r3
 8005ade:	443b      	add	r3, r7
 8005ae0:	f8d9 7000 	ldr.w	r7, [r9]
 8005ae4:	0c12      	lsrs	r2, r2, #16
 8005ae6:	0c3f      	lsrs	r7, r7, #16
 8005ae8:	fb0a 7202 	mla	r2, sl, r2, r7
 8005aec:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8005af0:	b29b      	uxth	r3, r3
 8005af2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005af6:	4565      	cmp	r5, ip
 8005af8:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8005afc:	f849 3b04 	str.w	r3, [r9], #4
 8005b00:	d8e4      	bhi.n	8005acc <__multiply+0xa8>
 8005b02:	9b01      	ldr	r3, [sp, #4]
 8005b04:	50e7      	str	r7, [r4, r3]
 8005b06:	9b03      	ldr	r3, [sp, #12]
 8005b08:	3104      	adds	r1, #4
 8005b0a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8005b0e:	f1b9 0f00 	cmp.w	r9, #0
 8005b12:	d020      	beq.n	8005b56 <__multiply+0x132>
 8005b14:	4647      	mov	r7, r8
 8005b16:	46a4      	mov	ip, r4
 8005b18:	f04f 0a00 	mov.w	sl, #0
 8005b1c:	6823      	ldr	r3, [r4, #0]
 8005b1e:	f8b7 b000 	ldrh.w	fp, [r7]
 8005b22:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8005b26:	b29b      	uxth	r3, r3
 8005b28:	fb09 220b 	mla	r2, r9, fp, r2
 8005b2c:	4452      	add	r2, sl
 8005b2e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005b32:	f84c 3b04 	str.w	r3, [ip], #4
 8005b36:	f857 3b04 	ldr.w	r3, [r7], #4
 8005b3a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005b3e:	f8bc 3000 	ldrh.w	r3, [ip]
 8005b42:	42bd      	cmp	r5, r7
 8005b44:	fb09 330a 	mla	r3, r9, sl, r3
 8005b48:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8005b4c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005b50:	d8e5      	bhi.n	8005b1e <__multiply+0xfa>
 8005b52:	9a01      	ldr	r2, [sp, #4]
 8005b54:	50a3      	str	r3, [r4, r2]
 8005b56:	3404      	adds	r4, #4
 8005b58:	e79f      	b.n	8005a9a <__multiply+0x76>
 8005b5a:	3e01      	subs	r6, #1
 8005b5c:	e7a1      	b.n	8005aa2 <__multiply+0x7e>
 8005b5e:	bf00      	nop
 8005b60:	08008043 	.word	0x08008043
 8005b64:	08008054 	.word	0x08008054

08005b68 <__pow5mult>:
 8005b68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005b6c:	4615      	mov	r5, r2
 8005b6e:	f012 0203 	ands.w	r2, r2, #3
 8005b72:	4607      	mov	r7, r0
 8005b74:	460e      	mov	r6, r1
 8005b76:	d007      	beq.n	8005b88 <__pow5mult+0x20>
 8005b78:	4c25      	ldr	r4, [pc, #148]	@ (8005c10 <__pow5mult+0xa8>)
 8005b7a:	3a01      	subs	r2, #1
 8005b7c:	2300      	movs	r3, #0
 8005b7e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005b82:	f7ff fe5d 	bl	8005840 <__multadd>
 8005b86:	4606      	mov	r6, r0
 8005b88:	10ad      	asrs	r5, r5, #2
 8005b8a:	d03d      	beq.n	8005c08 <__pow5mult+0xa0>
 8005b8c:	69fc      	ldr	r4, [r7, #28]
 8005b8e:	b97c      	cbnz	r4, 8005bb0 <__pow5mult+0x48>
 8005b90:	2010      	movs	r0, #16
 8005b92:	f7ff fd3d 	bl	8005610 <malloc>
 8005b96:	4602      	mov	r2, r0
 8005b98:	61f8      	str	r0, [r7, #28]
 8005b9a:	b928      	cbnz	r0, 8005ba8 <__pow5mult+0x40>
 8005b9c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8005ba0:	4b1c      	ldr	r3, [pc, #112]	@ (8005c14 <__pow5mult+0xac>)
 8005ba2:	481d      	ldr	r0, [pc, #116]	@ (8005c18 <__pow5mult+0xb0>)
 8005ba4:	f001 fd2a 	bl	80075fc <__assert_func>
 8005ba8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005bac:	6004      	str	r4, [r0, #0]
 8005bae:	60c4      	str	r4, [r0, #12]
 8005bb0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8005bb4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005bb8:	b94c      	cbnz	r4, 8005bce <__pow5mult+0x66>
 8005bba:	f240 2171 	movw	r1, #625	@ 0x271
 8005bbe:	4638      	mov	r0, r7
 8005bc0:	f7ff ff1a 	bl	80059f8 <__i2b>
 8005bc4:	2300      	movs	r3, #0
 8005bc6:	4604      	mov	r4, r0
 8005bc8:	f8c8 0008 	str.w	r0, [r8, #8]
 8005bcc:	6003      	str	r3, [r0, #0]
 8005bce:	f04f 0900 	mov.w	r9, #0
 8005bd2:	07eb      	lsls	r3, r5, #31
 8005bd4:	d50a      	bpl.n	8005bec <__pow5mult+0x84>
 8005bd6:	4631      	mov	r1, r6
 8005bd8:	4622      	mov	r2, r4
 8005bda:	4638      	mov	r0, r7
 8005bdc:	f7ff ff22 	bl	8005a24 <__multiply>
 8005be0:	4680      	mov	r8, r0
 8005be2:	4631      	mov	r1, r6
 8005be4:	4638      	mov	r0, r7
 8005be6:	f7ff fe09 	bl	80057fc <_Bfree>
 8005bea:	4646      	mov	r6, r8
 8005bec:	106d      	asrs	r5, r5, #1
 8005bee:	d00b      	beq.n	8005c08 <__pow5mult+0xa0>
 8005bf0:	6820      	ldr	r0, [r4, #0]
 8005bf2:	b938      	cbnz	r0, 8005c04 <__pow5mult+0x9c>
 8005bf4:	4622      	mov	r2, r4
 8005bf6:	4621      	mov	r1, r4
 8005bf8:	4638      	mov	r0, r7
 8005bfa:	f7ff ff13 	bl	8005a24 <__multiply>
 8005bfe:	6020      	str	r0, [r4, #0]
 8005c00:	f8c0 9000 	str.w	r9, [r0]
 8005c04:	4604      	mov	r4, r0
 8005c06:	e7e4      	b.n	8005bd2 <__pow5mult+0x6a>
 8005c08:	4630      	mov	r0, r6
 8005c0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005c0e:	bf00      	nop
 8005c10:	08008164 	.word	0x08008164
 8005c14:	08007fd4 	.word	0x08007fd4
 8005c18:	08008054 	.word	0x08008054

08005c1c <__lshift>:
 8005c1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005c20:	460c      	mov	r4, r1
 8005c22:	4607      	mov	r7, r0
 8005c24:	4691      	mov	r9, r2
 8005c26:	6923      	ldr	r3, [r4, #16]
 8005c28:	6849      	ldr	r1, [r1, #4]
 8005c2a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005c2e:	68a3      	ldr	r3, [r4, #8]
 8005c30:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005c34:	f108 0601 	add.w	r6, r8, #1
 8005c38:	42b3      	cmp	r3, r6
 8005c3a:	db0b      	blt.n	8005c54 <__lshift+0x38>
 8005c3c:	4638      	mov	r0, r7
 8005c3e:	f7ff fd9d 	bl	800577c <_Balloc>
 8005c42:	4605      	mov	r5, r0
 8005c44:	b948      	cbnz	r0, 8005c5a <__lshift+0x3e>
 8005c46:	4602      	mov	r2, r0
 8005c48:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8005c4c:	4b27      	ldr	r3, [pc, #156]	@ (8005cec <__lshift+0xd0>)
 8005c4e:	4828      	ldr	r0, [pc, #160]	@ (8005cf0 <__lshift+0xd4>)
 8005c50:	f001 fcd4 	bl	80075fc <__assert_func>
 8005c54:	3101      	adds	r1, #1
 8005c56:	005b      	lsls	r3, r3, #1
 8005c58:	e7ee      	b.n	8005c38 <__lshift+0x1c>
 8005c5a:	2300      	movs	r3, #0
 8005c5c:	f100 0114 	add.w	r1, r0, #20
 8005c60:	f100 0210 	add.w	r2, r0, #16
 8005c64:	4618      	mov	r0, r3
 8005c66:	4553      	cmp	r3, sl
 8005c68:	db33      	blt.n	8005cd2 <__lshift+0xb6>
 8005c6a:	6920      	ldr	r0, [r4, #16]
 8005c6c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005c70:	f104 0314 	add.w	r3, r4, #20
 8005c74:	f019 091f 	ands.w	r9, r9, #31
 8005c78:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005c7c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005c80:	d02b      	beq.n	8005cda <__lshift+0xbe>
 8005c82:	468a      	mov	sl, r1
 8005c84:	2200      	movs	r2, #0
 8005c86:	f1c9 0e20 	rsb	lr, r9, #32
 8005c8a:	6818      	ldr	r0, [r3, #0]
 8005c8c:	fa00 f009 	lsl.w	r0, r0, r9
 8005c90:	4310      	orrs	r0, r2
 8005c92:	f84a 0b04 	str.w	r0, [sl], #4
 8005c96:	f853 2b04 	ldr.w	r2, [r3], #4
 8005c9a:	459c      	cmp	ip, r3
 8005c9c:	fa22 f20e 	lsr.w	r2, r2, lr
 8005ca0:	d8f3      	bhi.n	8005c8a <__lshift+0x6e>
 8005ca2:	ebac 0304 	sub.w	r3, ip, r4
 8005ca6:	3b15      	subs	r3, #21
 8005ca8:	f023 0303 	bic.w	r3, r3, #3
 8005cac:	3304      	adds	r3, #4
 8005cae:	f104 0015 	add.w	r0, r4, #21
 8005cb2:	4560      	cmp	r0, ip
 8005cb4:	bf88      	it	hi
 8005cb6:	2304      	movhi	r3, #4
 8005cb8:	50ca      	str	r2, [r1, r3]
 8005cba:	b10a      	cbz	r2, 8005cc0 <__lshift+0xa4>
 8005cbc:	f108 0602 	add.w	r6, r8, #2
 8005cc0:	3e01      	subs	r6, #1
 8005cc2:	4638      	mov	r0, r7
 8005cc4:	4621      	mov	r1, r4
 8005cc6:	612e      	str	r6, [r5, #16]
 8005cc8:	f7ff fd98 	bl	80057fc <_Bfree>
 8005ccc:	4628      	mov	r0, r5
 8005cce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005cd2:	f842 0f04 	str.w	r0, [r2, #4]!
 8005cd6:	3301      	adds	r3, #1
 8005cd8:	e7c5      	b.n	8005c66 <__lshift+0x4a>
 8005cda:	3904      	subs	r1, #4
 8005cdc:	f853 2b04 	ldr.w	r2, [r3], #4
 8005ce0:	459c      	cmp	ip, r3
 8005ce2:	f841 2f04 	str.w	r2, [r1, #4]!
 8005ce6:	d8f9      	bhi.n	8005cdc <__lshift+0xc0>
 8005ce8:	e7ea      	b.n	8005cc0 <__lshift+0xa4>
 8005cea:	bf00      	nop
 8005cec:	08008043 	.word	0x08008043
 8005cf0:	08008054 	.word	0x08008054

08005cf4 <__mcmp>:
 8005cf4:	4603      	mov	r3, r0
 8005cf6:	690a      	ldr	r2, [r1, #16]
 8005cf8:	6900      	ldr	r0, [r0, #16]
 8005cfa:	b530      	push	{r4, r5, lr}
 8005cfc:	1a80      	subs	r0, r0, r2
 8005cfe:	d10e      	bne.n	8005d1e <__mcmp+0x2a>
 8005d00:	3314      	adds	r3, #20
 8005d02:	3114      	adds	r1, #20
 8005d04:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8005d08:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8005d0c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005d10:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005d14:	4295      	cmp	r5, r2
 8005d16:	d003      	beq.n	8005d20 <__mcmp+0x2c>
 8005d18:	d205      	bcs.n	8005d26 <__mcmp+0x32>
 8005d1a:	f04f 30ff 	mov.w	r0, #4294967295
 8005d1e:	bd30      	pop	{r4, r5, pc}
 8005d20:	42a3      	cmp	r3, r4
 8005d22:	d3f3      	bcc.n	8005d0c <__mcmp+0x18>
 8005d24:	e7fb      	b.n	8005d1e <__mcmp+0x2a>
 8005d26:	2001      	movs	r0, #1
 8005d28:	e7f9      	b.n	8005d1e <__mcmp+0x2a>
	...

08005d2c <__mdiff>:
 8005d2c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d30:	4689      	mov	r9, r1
 8005d32:	4606      	mov	r6, r0
 8005d34:	4611      	mov	r1, r2
 8005d36:	4648      	mov	r0, r9
 8005d38:	4614      	mov	r4, r2
 8005d3a:	f7ff ffdb 	bl	8005cf4 <__mcmp>
 8005d3e:	1e05      	subs	r5, r0, #0
 8005d40:	d112      	bne.n	8005d68 <__mdiff+0x3c>
 8005d42:	4629      	mov	r1, r5
 8005d44:	4630      	mov	r0, r6
 8005d46:	f7ff fd19 	bl	800577c <_Balloc>
 8005d4a:	4602      	mov	r2, r0
 8005d4c:	b928      	cbnz	r0, 8005d5a <__mdiff+0x2e>
 8005d4e:	f240 2137 	movw	r1, #567	@ 0x237
 8005d52:	4b3e      	ldr	r3, [pc, #248]	@ (8005e4c <__mdiff+0x120>)
 8005d54:	483e      	ldr	r0, [pc, #248]	@ (8005e50 <__mdiff+0x124>)
 8005d56:	f001 fc51 	bl	80075fc <__assert_func>
 8005d5a:	2301      	movs	r3, #1
 8005d5c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8005d60:	4610      	mov	r0, r2
 8005d62:	b003      	add	sp, #12
 8005d64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d68:	bfbc      	itt	lt
 8005d6a:	464b      	movlt	r3, r9
 8005d6c:	46a1      	movlt	r9, r4
 8005d6e:	4630      	mov	r0, r6
 8005d70:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8005d74:	bfba      	itte	lt
 8005d76:	461c      	movlt	r4, r3
 8005d78:	2501      	movlt	r5, #1
 8005d7a:	2500      	movge	r5, #0
 8005d7c:	f7ff fcfe 	bl	800577c <_Balloc>
 8005d80:	4602      	mov	r2, r0
 8005d82:	b918      	cbnz	r0, 8005d8c <__mdiff+0x60>
 8005d84:	f240 2145 	movw	r1, #581	@ 0x245
 8005d88:	4b30      	ldr	r3, [pc, #192]	@ (8005e4c <__mdiff+0x120>)
 8005d8a:	e7e3      	b.n	8005d54 <__mdiff+0x28>
 8005d8c:	f100 0b14 	add.w	fp, r0, #20
 8005d90:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8005d94:	f109 0310 	add.w	r3, r9, #16
 8005d98:	60c5      	str	r5, [r0, #12]
 8005d9a:	f04f 0c00 	mov.w	ip, #0
 8005d9e:	f109 0514 	add.w	r5, r9, #20
 8005da2:	46d9      	mov	r9, fp
 8005da4:	6926      	ldr	r6, [r4, #16]
 8005da6:	f104 0e14 	add.w	lr, r4, #20
 8005daa:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8005dae:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8005db2:	9301      	str	r3, [sp, #4]
 8005db4:	9b01      	ldr	r3, [sp, #4]
 8005db6:	f85e 0b04 	ldr.w	r0, [lr], #4
 8005dba:	f853 af04 	ldr.w	sl, [r3, #4]!
 8005dbe:	b281      	uxth	r1, r0
 8005dc0:	9301      	str	r3, [sp, #4]
 8005dc2:	fa1f f38a 	uxth.w	r3, sl
 8005dc6:	1a5b      	subs	r3, r3, r1
 8005dc8:	0c00      	lsrs	r0, r0, #16
 8005dca:	4463      	add	r3, ip
 8005dcc:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8005dd0:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8005dd4:	b29b      	uxth	r3, r3
 8005dd6:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8005dda:	4576      	cmp	r6, lr
 8005ddc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005de0:	f849 3b04 	str.w	r3, [r9], #4
 8005de4:	d8e6      	bhi.n	8005db4 <__mdiff+0x88>
 8005de6:	1b33      	subs	r3, r6, r4
 8005de8:	3b15      	subs	r3, #21
 8005dea:	f023 0303 	bic.w	r3, r3, #3
 8005dee:	3415      	adds	r4, #21
 8005df0:	3304      	adds	r3, #4
 8005df2:	42a6      	cmp	r6, r4
 8005df4:	bf38      	it	cc
 8005df6:	2304      	movcc	r3, #4
 8005df8:	441d      	add	r5, r3
 8005dfa:	445b      	add	r3, fp
 8005dfc:	461e      	mov	r6, r3
 8005dfe:	462c      	mov	r4, r5
 8005e00:	4544      	cmp	r4, r8
 8005e02:	d30e      	bcc.n	8005e22 <__mdiff+0xf6>
 8005e04:	f108 0103 	add.w	r1, r8, #3
 8005e08:	1b49      	subs	r1, r1, r5
 8005e0a:	f021 0103 	bic.w	r1, r1, #3
 8005e0e:	3d03      	subs	r5, #3
 8005e10:	45a8      	cmp	r8, r5
 8005e12:	bf38      	it	cc
 8005e14:	2100      	movcc	r1, #0
 8005e16:	440b      	add	r3, r1
 8005e18:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8005e1c:	b199      	cbz	r1, 8005e46 <__mdiff+0x11a>
 8005e1e:	6117      	str	r7, [r2, #16]
 8005e20:	e79e      	b.n	8005d60 <__mdiff+0x34>
 8005e22:	46e6      	mov	lr, ip
 8005e24:	f854 1b04 	ldr.w	r1, [r4], #4
 8005e28:	fa1f fc81 	uxth.w	ip, r1
 8005e2c:	44f4      	add	ip, lr
 8005e2e:	0c08      	lsrs	r0, r1, #16
 8005e30:	4471      	add	r1, lr
 8005e32:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8005e36:	b289      	uxth	r1, r1
 8005e38:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8005e3c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005e40:	f846 1b04 	str.w	r1, [r6], #4
 8005e44:	e7dc      	b.n	8005e00 <__mdiff+0xd4>
 8005e46:	3f01      	subs	r7, #1
 8005e48:	e7e6      	b.n	8005e18 <__mdiff+0xec>
 8005e4a:	bf00      	nop
 8005e4c:	08008043 	.word	0x08008043
 8005e50:	08008054 	.word	0x08008054

08005e54 <__ulp>:
 8005e54:	4b0e      	ldr	r3, [pc, #56]	@ (8005e90 <__ulp+0x3c>)
 8005e56:	400b      	ands	r3, r1
 8005e58:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	dc08      	bgt.n	8005e72 <__ulp+0x1e>
 8005e60:	425b      	negs	r3, r3
 8005e62:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8005e66:	ea4f 5223 	mov.w	r2, r3, asr #20
 8005e6a:	da04      	bge.n	8005e76 <__ulp+0x22>
 8005e6c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8005e70:	4113      	asrs	r3, r2
 8005e72:	2200      	movs	r2, #0
 8005e74:	e008      	b.n	8005e88 <__ulp+0x34>
 8005e76:	f1a2 0314 	sub.w	r3, r2, #20
 8005e7a:	2b1e      	cmp	r3, #30
 8005e7c:	bfd6      	itet	le
 8005e7e:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8005e82:	2201      	movgt	r2, #1
 8005e84:	40da      	lsrle	r2, r3
 8005e86:	2300      	movs	r3, #0
 8005e88:	4619      	mov	r1, r3
 8005e8a:	4610      	mov	r0, r2
 8005e8c:	4770      	bx	lr
 8005e8e:	bf00      	nop
 8005e90:	7ff00000 	.word	0x7ff00000

08005e94 <__b2d>:
 8005e94:	6902      	ldr	r2, [r0, #16]
 8005e96:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e98:	f100 0614 	add.w	r6, r0, #20
 8005e9c:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 8005ea0:	f852 4c04 	ldr.w	r4, [r2, #-4]
 8005ea4:	4f1e      	ldr	r7, [pc, #120]	@ (8005f20 <__b2d+0x8c>)
 8005ea6:	4620      	mov	r0, r4
 8005ea8:	f7ff fd5a 	bl	8005960 <__hi0bits>
 8005eac:	4603      	mov	r3, r0
 8005eae:	f1c0 0020 	rsb	r0, r0, #32
 8005eb2:	2b0a      	cmp	r3, #10
 8005eb4:	f1a2 0504 	sub.w	r5, r2, #4
 8005eb8:	6008      	str	r0, [r1, #0]
 8005eba:	dc12      	bgt.n	8005ee2 <__b2d+0x4e>
 8005ebc:	42ae      	cmp	r6, r5
 8005ebe:	bf2c      	ite	cs
 8005ec0:	2200      	movcs	r2, #0
 8005ec2:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8005ec6:	f1c3 0c0b 	rsb	ip, r3, #11
 8005eca:	3315      	adds	r3, #21
 8005ecc:	fa24 fe0c 	lsr.w	lr, r4, ip
 8005ed0:	fa04 f303 	lsl.w	r3, r4, r3
 8005ed4:	fa22 f20c 	lsr.w	r2, r2, ip
 8005ed8:	ea4e 0107 	orr.w	r1, lr, r7
 8005edc:	431a      	orrs	r2, r3
 8005ede:	4610      	mov	r0, r2
 8005ee0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005ee2:	42ae      	cmp	r6, r5
 8005ee4:	bf36      	itet	cc
 8005ee6:	f1a2 0508 	subcc.w	r5, r2, #8
 8005eea:	2200      	movcs	r2, #0
 8005eec:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8005ef0:	3b0b      	subs	r3, #11
 8005ef2:	d012      	beq.n	8005f1a <__b2d+0x86>
 8005ef4:	f1c3 0720 	rsb	r7, r3, #32
 8005ef8:	fa22 f107 	lsr.w	r1, r2, r7
 8005efc:	409c      	lsls	r4, r3
 8005efe:	430c      	orrs	r4, r1
 8005f00:	42b5      	cmp	r5, r6
 8005f02:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 8005f06:	bf94      	ite	ls
 8005f08:	2400      	movls	r4, #0
 8005f0a:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 8005f0e:	409a      	lsls	r2, r3
 8005f10:	40fc      	lsrs	r4, r7
 8005f12:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8005f16:	4322      	orrs	r2, r4
 8005f18:	e7e1      	b.n	8005ede <__b2d+0x4a>
 8005f1a:	ea44 0107 	orr.w	r1, r4, r7
 8005f1e:	e7de      	b.n	8005ede <__b2d+0x4a>
 8005f20:	3ff00000 	.word	0x3ff00000

08005f24 <__d2b>:
 8005f24:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8005f28:	2101      	movs	r1, #1
 8005f2a:	4690      	mov	r8, r2
 8005f2c:	4699      	mov	r9, r3
 8005f2e:	9e08      	ldr	r6, [sp, #32]
 8005f30:	f7ff fc24 	bl	800577c <_Balloc>
 8005f34:	4604      	mov	r4, r0
 8005f36:	b930      	cbnz	r0, 8005f46 <__d2b+0x22>
 8005f38:	4602      	mov	r2, r0
 8005f3a:	f240 310f 	movw	r1, #783	@ 0x30f
 8005f3e:	4b23      	ldr	r3, [pc, #140]	@ (8005fcc <__d2b+0xa8>)
 8005f40:	4823      	ldr	r0, [pc, #140]	@ (8005fd0 <__d2b+0xac>)
 8005f42:	f001 fb5b 	bl	80075fc <__assert_func>
 8005f46:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8005f4a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005f4e:	b10d      	cbz	r5, 8005f54 <__d2b+0x30>
 8005f50:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005f54:	9301      	str	r3, [sp, #4]
 8005f56:	f1b8 0300 	subs.w	r3, r8, #0
 8005f5a:	d024      	beq.n	8005fa6 <__d2b+0x82>
 8005f5c:	4668      	mov	r0, sp
 8005f5e:	9300      	str	r3, [sp, #0]
 8005f60:	f7ff fd1d 	bl	800599e <__lo0bits>
 8005f64:	e9dd 1200 	ldrd	r1, r2, [sp]
 8005f68:	b1d8      	cbz	r0, 8005fa2 <__d2b+0x7e>
 8005f6a:	f1c0 0320 	rsb	r3, r0, #32
 8005f6e:	fa02 f303 	lsl.w	r3, r2, r3
 8005f72:	430b      	orrs	r3, r1
 8005f74:	40c2      	lsrs	r2, r0
 8005f76:	6163      	str	r3, [r4, #20]
 8005f78:	9201      	str	r2, [sp, #4]
 8005f7a:	9b01      	ldr	r3, [sp, #4]
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	bf0c      	ite	eq
 8005f80:	2201      	moveq	r2, #1
 8005f82:	2202      	movne	r2, #2
 8005f84:	61a3      	str	r3, [r4, #24]
 8005f86:	6122      	str	r2, [r4, #16]
 8005f88:	b1ad      	cbz	r5, 8005fb6 <__d2b+0x92>
 8005f8a:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8005f8e:	4405      	add	r5, r0
 8005f90:	6035      	str	r5, [r6, #0]
 8005f92:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8005f96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f98:	6018      	str	r0, [r3, #0]
 8005f9a:	4620      	mov	r0, r4
 8005f9c:	b002      	add	sp, #8
 8005f9e:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8005fa2:	6161      	str	r1, [r4, #20]
 8005fa4:	e7e9      	b.n	8005f7a <__d2b+0x56>
 8005fa6:	a801      	add	r0, sp, #4
 8005fa8:	f7ff fcf9 	bl	800599e <__lo0bits>
 8005fac:	9b01      	ldr	r3, [sp, #4]
 8005fae:	2201      	movs	r2, #1
 8005fb0:	6163      	str	r3, [r4, #20]
 8005fb2:	3020      	adds	r0, #32
 8005fb4:	e7e7      	b.n	8005f86 <__d2b+0x62>
 8005fb6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8005fba:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8005fbe:	6030      	str	r0, [r6, #0]
 8005fc0:	6918      	ldr	r0, [r3, #16]
 8005fc2:	f7ff fccd 	bl	8005960 <__hi0bits>
 8005fc6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8005fca:	e7e4      	b.n	8005f96 <__d2b+0x72>
 8005fcc:	08008043 	.word	0x08008043
 8005fd0:	08008054 	.word	0x08008054

08005fd4 <__ratio>:
 8005fd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fd8:	b085      	sub	sp, #20
 8005fda:	e9cd 1000 	strd	r1, r0, [sp]
 8005fde:	a902      	add	r1, sp, #8
 8005fe0:	f7ff ff58 	bl	8005e94 <__b2d>
 8005fe4:	468b      	mov	fp, r1
 8005fe6:	4606      	mov	r6, r0
 8005fe8:	460f      	mov	r7, r1
 8005fea:	9800      	ldr	r0, [sp, #0]
 8005fec:	a903      	add	r1, sp, #12
 8005fee:	f7ff ff51 	bl	8005e94 <__b2d>
 8005ff2:	460d      	mov	r5, r1
 8005ff4:	9b01      	ldr	r3, [sp, #4]
 8005ff6:	4689      	mov	r9, r1
 8005ff8:	6919      	ldr	r1, [r3, #16]
 8005ffa:	9b00      	ldr	r3, [sp, #0]
 8005ffc:	4604      	mov	r4, r0
 8005ffe:	691b      	ldr	r3, [r3, #16]
 8006000:	4630      	mov	r0, r6
 8006002:	1ac9      	subs	r1, r1, r3
 8006004:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8006008:	1a9b      	subs	r3, r3, r2
 800600a:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800600e:	2b00      	cmp	r3, #0
 8006010:	bfcd      	iteet	gt
 8006012:	463a      	movgt	r2, r7
 8006014:	462a      	movle	r2, r5
 8006016:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800601a:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800601e:	bfd8      	it	le
 8006020:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8006024:	464b      	mov	r3, r9
 8006026:	4622      	mov	r2, r4
 8006028:	4659      	mov	r1, fp
 800602a:	f7fa fb7f 	bl	800072c <__aeabi_ddiv>
 800602e:	b005      	add	sp, #20
 8006030:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006034 <__copybits>:
 8006034:	3901      	subs	r1, #1
 8006036:	b570      	push	{r4, r5, r6, lr}
 8006038:	1149      	asrs	r1, r1, #5
 800603a:	6914      	ldr	r4, [r2, #16]
 800603c:	3101      	adds	r1, #1
 800603e:	f102 0314 	add.w	r3, r2, #20
 8006042:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8006046:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800604a:	1f05      	subs	r5, r0, #4
 800604c:	42a3      	cmp	r3, r4
 800604e:	d30c      	bcc.n	800606a <__copybits+0x36>
 8006050:	1aa3      	subs	r3, r4, r2
 8006052:	3b11      	subs	r3, #17
 8006054:	f023 0303 	bic.w	r3, r3, #3
 8006058:	3211      	adds	r2, #17
 800605a:	42a2      	cmp	r2, r4
 800605c:	bf88      	it	hi
 800605e:	2300      	movhi	r3, #0
 8006060:	4418      	add	r0, r3
 8006062:	2300      	movs	r3, #0
 8006064:	4288      	cmp	r0, r1
 8006066:	d305      	bcc.n	8006074 <__copybits+0x40>
 8006068:	bd70      	pop	{r4, r5, r6, pc}
 800606a:	f853 6b04 	ldr.w	r6, [r3], #4
 800606e:	f845 6f04 	str.w	r6, [r5, #4]!
 8006072:	e7eb      	b.n	800604c <__copybits+0x18>
 8006074:	f840 3b04 	str.w	r3, [r0], #4
 8006078:	e7f4      	b.n	8006064 <__copybits+0x30>

0800607a <__any_on>:
 800607a:	f100 0214 	add.w	r2, r0, #20
 800607e:	6900      	ldr	r0, [r0, #16]
 8006080:	114b      	asrs	r3, r1, #5
 8006082:	4298      	cmp	r0, r3
 8006084:	b510      	push	{r4, lr}
 8006086:	db11      	blt.n	80060ac <__any_on+0x32>
 8006088:	dd0a      	ble.n	80060a0 <__any_on+0x26>
 800608a:	f011 011f 	ands.w	r1, r1, #31
 800608e:	d007      	beq.n	80060a0 <__any_on+0x26>
 8006090:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8006094:	fa24 f001 	lsr.w	r0, r4, r1
 8006098:	fa00 f101 	lsl.w	r1, r0, r1
 800609c:	428c      	cmp	r4, r1
 800609e:	d10b      	bne.n	80060b8 <__any_on+0x3e>
 80060a0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80060a4:	4293      	cmp	r3, r2
 80060a6:	d803      	bhi.n	80060b0 <__any_on+0x36>
 80060a8:	2000      	movs	r0, #0
 80060aa:	bd10      	pop	{r4, pc}
 80060ac:	4603      	mov	r3, r0
 80060ae:	e7f7      	b.n	80060a0 <__any_on+0x26>
 80060b0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80060b4:	2900      	cmp	r1, #0
 80060b6:	d0f5      	beq.n	80060a4 <__any_on+0x2a>
 80060b8:	2001      	movs	r0, #1
 80060ba:	e7f6      	b.n	80060aa <__any_on+0x30>

080060bc <sulp>:
 80060bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80060c0:	460f      	mov	r7, r1
 80060c2:	4690      	mov	r8, r2
 80060c4:	f7ff fec6 	bl	8005e54 <__ulp>
 80060c8:	4604      	mov	r4, r0
 80060ca:	460d      	mov	r5, r1
 80060cc:	f1b8 0f00 	cmp.w	r8, #0
 80060d0:	d011      	beq.n	80060f6 <sulp+0x3a>
 80060d2:	f3c7 530a 	ubfx	r3, r7, #20, #11
 80060d6:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80060da:	2b00      	cmp	r3, #0
 80060dc:	dd0b      	ble.n	80060f6 <sulp+0x3a>
 80060de:	2400      	movs	r4, #0
 80060e0:	051b      	lsls	r3, r3, #20
 80060e2:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 80060e6:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 80060ea:	4622      	mov	r2, r4
 80060ec:	462b      	mov	r3, r5
 80060ee:	f7fa f9f3 	bl	80004d8 <__aeabi_dmul>
 80060f2:	4604      	mov	r4, r0
 80060f4:	460d      	mov	r5, r1
 80060f6:	4620      	mov	r0, r4
 80060f8:	4629      	mov	r1, r5
 80060fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08006100 <_strtod_l>:
 8006100:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006104:	b09f      	sub	sp, #124	@ 0x7c
 8006106:	9217      	str	r2, [sp, #92]	@ 0x5c
 8006108:	2200      	movs	r2, #0
 800610a:	460c      	mov	r4, r1
 800610c:	921a      	str	r2, [sp, #104]	@ 0x68
 800610e:	f04f 0a00 	mov.w	sl, #0
 8006112:	f04f 0b00 	mov.w	fp, #0
 8006116:	460a      	mov	r2, r1
 8006118:	9005      	str	r0, [sp, #20]
 800611a:	9219      	str	r2, [sp, #100]	@ 0x64
 800611c:	7811      	ldrb	r1, [r2, #0]
 800611e:	292b      	cmp	r1, #43	@ 0x2b
 8006120:	d048      	beq.n	80061b4 <_strtod_l+0xb4>
 8006122:	d836      	bhi.n	8006192 <_strtod_l+0x92>
 8006124:	290d      	cmp	r1, #13
 8006126:	d830      	bhi.n	800618a <_strtod_l+0x8a>
 8006128:	2908      	cmp	r1, #8
 800612a:	d830      	bhi.n	800618e <_strtod_l+0x8e>
 800612c:	2900      	cmp	r1, #0
 800612e:	d039      	beq.n	80061a4 <_strtod_l+0xa4>
 8006130:	2200      	movs	r2, #0
 8006132:	920e      	str	r2, [sp, #56]	@ 0x38
 8006134:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8006136:	782a      	ldrb	r2, [r5, #0]
 8006138:	2a30      	cmp	r2, #48	@ 0x30
 800613a:	f040 80b0 	bne.w	800629e <_strtod_l+0x19e>
 800613e:	786a      	ldrb	r2, [r5, #1]
 8006140:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8006144:	2a58      	cmp	r2, #88	@ 0x58
 8006146:	d16c      	bne.n	8006222 <_strtod_l+0x122>
 8006148:	9302      	str	r3, [sp, #8]
 800614a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800614c:	4a8f      	ldr	r2, [pc, #572]	@ (800638c <_strtod_l+0x28c>)
 800614e:	9301      	str	r3, [sp, #4]
 8006150:	ab1a      	add	r3, sp, #104	@ 0x68
 8006152:	9300      	str	r3, [sp, #0]
 8006154:	9805      	ldr	r0, [sp, #20]
 8006156:	ab1b      	add	r3, sp, #108	@ 0x6c
 8006158:	a919      	add	r1, sp, #100	@ 0x64
 800615a:	f001 fae9 	bl	8007730 <__gethex>
 800615e:	f010 060f 	ands.w	r6, r0, #15
 8006162:	4604      	mov	r4, r0
 8006164:	d005      	beq.n	8006172 <_strtod_l+0x72>
 8006166:	2e06      	cmp	r6, #6
 8006168:	d126      	bne.n	80061b8 <_strtod_l+0xb8>
 800616a:	2300      	movs	r3, #0
 800616c:	3501      	adds	r5, #1
 800616e:	9519      	str	r5, [sp, #100]	@ 0x64
 8006170:	930e      	str	r3, [sp, #56]	@ 0x38
 8006172:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006174:	2b00      	cmp	r3, #0
 8006176:	f040 8582 	bne.w	8006c7e <_strtod_l+0xb7e>
 800617a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800617c:	b1bb      	cbz	r3, 80061ae <_strtod_l+0xae>
 800617e:	4650      	mov	r0, sl
 8006180:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 8006184:	b01f      	add	sp, #124	@ 0x7c
 8006186:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800618a:	2920      	cmp	r1, #32
 800618c:	d1d0      	bne.n	8006130 <_strtod_l+0x30>
 800618e:	3201      	adds	r2, #1
 8006190:	e7c3      	b.n	800611a <_strtod_l+0x1a>
 8006192:	292d      	cmp	r1, #45	@ 0x2d
 8006194:	d1cc      	bne.n	8006130 <_strtod_l+0x30>
 8006196:	2101      	movs	r1, #1
 8006198:	910e      	str	r1, [sp, #56]	@ 0x38
 800619a:	1c51      	adds	r1, r2, #1
 800619c:	9119      	str	r1, [sp, #100]	@ 0x64
 800619e:	7852      	ldrb	r2, [r2, #1]
 80061a0:	2a00      	cmp	r2, #0
 80061a2:	d1c7      	bne.n	8006134 <_strtod_l+0x34>
 80061a4:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80061a6:	9419      	str	r4, [sp, #100]	@ 0x64
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	f040 8566 	bne.w	8006c7a <_strtod_l+0xb7a>
 80061ae:	4650      	mov	r0, sl
 80061b0:	4659      	mov	r1, fp
 80061b2:	e7e7      	b.n	8006184 <_strtod_l+0x84>
 80061b4:	2100      	movs	r1, #0
 80061b6:	e7ef      	b.n	8006198 <_strtod_l+0x98>
 80061b8:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80061ba:	b13a      	cbz	r2, 80061cc <_strtod_l+0xcc>
 80061bc:	2135      	movs	r1, #53	@ 0x35
 80061be:	a81c      	add	r0, sp, #112	@ 0x70
 80061c0:	f7ff ff38 	bl	8006034 <__copybits>
 80061c4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80061c6:	9805      	ldr	r0, [sp, #20]
 80061c8:	f7ff fb18 	bl	80057fc <_Bfree>
 80061cc:	3e01      	subs	r6, #1
 80061ce:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80061d0:	2e04      	cmp	r6, #4
 80061d2:	d806      	bhi.n	80061e2 <_strtod_l+0xe2>
 80061d4:	e8df f006 	tbb	[pc, r6]
 80061d8:	201d0314 	.word	0x201d0314
 80061dc:	14          	.byte	0x14
 80061dd:	00          	.byte	0x00
 80061de:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 80061e2:	05e1      	lsls	r1, r4, #23
 80061e4:	bf48      	it	mi
 80061e6:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80061ea:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80061ee:	0d1b      	lsrs	r3, r3, #20
 80061f0:	051b      	lsls	r3, r3, #20
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d1bd      	bne.n	8006172 <_strtod_l+0x72>
 80061f6:	f7fe fb25 	bl	8004844 <__errno>
 80061fa:	2322      	movs	r3, #34	@ 0x22
 80061fc:	6003      	str	r3, [r0, #0]
 80061fe:	e7b8      	b.n	8006172 <_strtod_l+0x72>
 8006200:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8006204:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8006208:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800620c:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8006210:	e7e7      	b.n	80061e2 <_strtod_l+0xe2>
 8006212:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8006390 <_strtod_l+0x290>
 8006216:	e7e4      	b.n	80061e2 <_strtod_l+0xe2>
 8006218:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800621c:	f04f 3aff 	mov.w	sl, #4294967295
 8006220:	e7df      	b.n	80061e2 <_strtod_l+0xe2>
 8006222:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006224:	1c5a      	adds	r2, r3, #1
 8006226:	9219      	str	r2, [sp, #100]	@ 0x64
 8006228:	785b      	ldrb	r3, [r3, #1]
 800622a:	2b30      	cmp	r3, #48	@ 0x30
 800622c:	d0f9      	beq.n	8006222 <_strtod_l+0x122>
 800622e:	2b00      	cmp	r3, #0
 8006230:	d09f      	beq.n	8006172 <_strtod_l+0x72>
 8006232:	2301      	movs	r3, #1
 8006234:	2700      	movs	r7, #0
 8006236:	220a      	movs	r2, #10
 8006238:	46b9      	mov	r9, r7
 800623a:	9308      	str	r3, [sp, #32]
 800623c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800623e:	970b      	str	r7, [sp, #44]	@ 0x2c
 8006240:	930c      	str	r3, [sp, #48]	@ 0x30
 8006242:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8006244:	7805      	ldrb	r5, [r0, #0]
 8006246:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800624a:	b2d9      	uxtb	r1, r3
 800624c:	2909      	cmp	r1, #9
 800624e:	d928      	bls.n	80062a2 <_strtod_l+0x1a2>
 8006250:	2201      	movs	r2, #1
 8006252:	4950      	ldr	r1, [pc, #320]	@ (8006394 <_strtod_l+0x294>)
 8006254:	f001 f99c 	bl	8007590 <strncmp>
 8006258:	2800      	cmp	r0, #0
 800625a:	d032      	beq.n	80062c2 <_strtod_l+0x1c2>
 800625c:	2000      	movs	r0, #0
 800625e:	462a      	mov	r2, r5
 8006260:	4603      	mov	r3, r0
 8006262:	464d      	mov	r5, r9
 8006264:	900a      	str	r0, [sp, #40]	@ 0x28
 8006266:	2a65      	cmp	r2, #101	@ 0x65
 8006268:	d001      	beq.n	800626e <_strtod_l+0x16e>
 800626a:	2a45      	cmp	r2, #69	@ 0x45
 800626c:	d114      	bne.n	8006298 <_strtod_l+0x198>
 800626e:	b91d      	cbnz	r5, 8006278 <_strtod_l+0x178>
 8006270:	9a08      	ldr	r2, [sp, #32]
 8006272:	4302      	orrs	r2, r0
 8006274:	d096      	beq.n	80061a4 <_strtod_l+0xa4>
 8006276:	2500      	movs	r5, #0
 8006278:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800627a:	1c62      	adds	r2, r4, #1
 800627c:	9219      	str	r2, [sp, #100]	@ 0x64
 800627e:	7862      	ldrb	r2, [r4, #1]
 8006280:	2a2b      	cmp	r2, #43	@ 0x2b
 8006282:	d07a      	beq.n	800637a <_strtod_l+0x27a>
 8006284:	2a2d      	cmp	r2, #45	@ 0x2d
 8006286:	d07e      	beq.n	8006386 <_strtod_l+0x286>
 8006288:	f04f 0c00 	mov.w	ip, #0
 800628c:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8006290:	2909      	cmp	r1, #9
 8006292:	f240 8085 	bls.w	80063a0 <_strtod_l+0x2a0>
 8006296:	9419      	str	r4, [sp, #100]	@ 0x64
 8006298:	f04f 0800 	mov.w	r8, #0
 800629c:	e0a5      	b.n	80063ea <_strtod_l+0x2ea>
 800629e:	2300      	movs	r3, #0
 80062a0:	e7c8      	b.n	8006234 <_strtod_l+0x134>
 80062a2:	f1b9 0f08 	cmp.w	r9, #8
 80062a6:	bfd8      	it	le
 80062a8:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 80062aa:	f100 0001 	add.w	r0, r0, #1
 80062ae:	bfd6      	itet	le
 80062b0:	fb02 3301 	mlale	r3, r2, r1, r3
 80062b4:	fb02 3707 	mlagt	r7, r2, r7, r3
 80062b8:	930b      	strle	r3, [sp, #44]	@ 0x2c
 80062ba:	f109 0901 	add.w	r9, r9, #1
 80062be:	9019      	str	r0, [sp, #100]	@ 0x64
 80062c0:	e7bf      	b.n	8006242 <_strtod_l+0x142>
 80062c2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80062c4:	1c5a      	adds	r2, r3, #1
 80062c6:	9219      	str	r2, [sp, #100]	@ 0x64
 80062c8:	785a      	ldrb	r2, [r3, #1]
 80062ca:	f1b9 0f00 	cmp.w	r9, #0
 80062ce:	d03b      	beq.n	8006348 <_strtod_l+0x248>
 80062d0:	464d      	mov	r5, r9
 80062d2:	900a      	str	r0, [sp, #40]	@ 0x28
 80062d4:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 80062d8:	2b09      	cmp	r3, #9
 80062da:	d912      	bls.n	8006302 <_strtod_l+0x202>
 80062dc:	2301      	movs	r3, #1
 80062de:	e7c2      	b.n	8006266 <_strtod_l+0x166>
 80062e0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80062e2:	3001      	adds	r0, #1
 80062e4:	1c5a      	adds	r2, r3, #1
 80062e6:	9219      	str	r2, [sp, #100]	@ 0x64
 80062e8:	785a      	ldrb	r2, [r3, #1]
 80062ea:	2a30      	cmp	r2, #48	@ 0x30
 80062ec:	d0f8      	beq.n	80062e0 <_strtod_l+0x1e0>
 80062ee:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 80062f2:	2b08      	cmp	r3, #8
 80062f4:	f200 84c8 	bhi.w	8006c88 <_strtod_l+0xb88>
 80062f8:	900a      	str	r0, [sp, #40]	@ 0x28
 80062fa:	2000      	movs	r0, #0
 80062fc:	4605      	mov	r5, r0
 80062fe:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006300:	930c      	str	r3, [sp, #48]	@ 0x30
 8006302:	3a30      	subs	r2, #48	@ 0x30
 8006304:	f100 0301 	add.w	r3, r0, #1
 8006308:	d018      	beq.n	800633c <_strtod_l+0x23c>
 800630a:	462e      	mov	r6, r5
 800630c:	f04f 0e0a 	mov.w	lr, #10
 8006310:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006312:	4419      	add	r1, r3
 8006314:	910a      	str	r1, [sp, #40]	@ 0x28
 8006316:	1c71      	adds	r1, r6, #1
 8006318:	eba1 0c05 	sub.w	ip, r1, r5
 800631c:	4563      	cmp	r3, ip
 800631e:	dc15      	bgt.n	800634c <_strtod_l+0x24c>
 8006320:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8006324:	182b      	adds	r3, r5, r0
 8006326:	2b08      	cmp	r3, #8
 8006328:	f105 0501 	add.w	r5, r5, #1
 800632c:	4405      	add	r5, r0
 800632e:	dc1a      	bgt.n	8006366 <_strtod_l+0x266>
 8006330:	230a      	movs	r3, #10
 8006332:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006334:	fb03 2301 	mla	r3, r3, r1, r2
 8006338:	930b      	str	r3, [sp, #44]	@ 0x2c
 800633a:	2300      	movs	r3, #0
 800633c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800633e:	4618      	mov	r0, r3
 8006340:	1c51      	adds	r1, r2, #1
 8006342:	9119      	str	r1, [sp, #100]	@ 0x64
 8006344:	7852      	ldrb	r2, [r2, #1]
 8006346:	e7c5      	b.n	80062d4 <_strtod_l+0x1d4>
 8006348:	4648      	mov	r0, r9
 800634a:	e7ce      	b.n	80062ea <_strtod_l+0x1ea>
 800634c:	2e08      	cmp	r6, #8
 800634e:	dc05      	bgt.n	800635c <_strtod_l+0x25c>
 8006350:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8006352:	fb0e f606 	mul.w	r6, lr, r6
 8006356:	960b      	str	r6, [sp, #44]	@ 0x2c
 8006358:	460e      	mov	r6, r1
 800635a:	e7dc      	b.n	8006316 <_strtod_l+0x216>
 800635c:	2910      	cmp	r1, #16
 800635e:	bfd8      	it	le
 8006360:	fb0e f707 	mulle.w	r7, lr, r7
 8006364:	e7f8      	b.n	8006358 <_strtod_l+0x258>
 8006366:	2b0f      	cmp	r3, #15
 8006368:	bfdc      	itt	le
 800636a:	230a      	movle	r3, #10
 800636c:	fb03 2707 	mlale	r7, r3, r7, r2
 8006370:	e7e3      	b.n	800633a <_strtod_l+0x23a>
 8006372:	2300      	movs	r3, #0
 8006374:	930a      	str	r3, [sp, #40]	@ 0x28
 8006376:	2301      	movs	r3, #1
 8006378:	e77a      	b.n	8006270 <_strtod_l+0x170>
 800637a:	f04f 0c00 	mov.w	ip, #0
 800637e:	1ca2      	adds	r2, r4, #2
 8006380:	9219      	str	r2, [sp, #100]	@ 0x64
 8006382:	78a2      	ldrb	r2, [r4, #2]
 8006384:	e782      	b.n	800628c <_strtod_l+0x18c>
 8006386:	f04f 0c01 	mov.w	ip, #1
 800638a:	e7f8      	b.n	800637e <_strtod_l+0x27e>
 800638c:	08008274 	.word	0x08008274
 8006390:	7ff00000 	.word	0x7ff00000
 8006394:	080080ad 	.word	0x080080ad
 8006398:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800639a:	1c51      	adds	r1, r2, #1
 800639c:	9119      	str	r1, [sp, #100]	@ 0x64
 800639e:	7852      	ldrb	r2, [r2, #1]
 80063a0:	2a30      	cmp	r2, #48	@ 0x30
 80063a2:	d0f9      	beq.n	8006398 <_strtod_l+0x298>
 80063a4:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 80063a8:	2908      	cmp	r1, #8
 80063aa:	f63f af75 	bhi.w	8006298 <_strtod_l+0x198>
 80063ae:	f04f 080a 	mov.w	r8, #10
 80063b2:	3a30      	subs	r2, #48	@ 0x30
 80063b4:	9209      	str	r2, [sp, #36]	@ 0x24
 80063b6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80063b8:	920f      	str	r2, [sp, #60]	@ 0x3c
 80063ba:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80063bc:	1c56      	adds	r6, r2, #1
 80063be:	9619      	str	r6, [sp, #100]	@ 0x64
 80063c0:	7852      	ldrb	r2, [r2, #1]
 80063c2:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 80063c6:	f1be 0f09 	cmp.w	lr, #9
 80063ca:	d939      	bls.n	8006440 <_strtod_l+0x340>
 80063cc:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80063ce:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 80063d2:	1a76      	subs	r6, r6, r1
 80063d4:	2e08      	cmp	r6, #8
 80063d6:	dc03      	bgt.n	80063e0 <_strtod_l+0x2e0>
 80063d8:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80063da:	4588      	cmp	r8, r1
 80063dc:	bfa8      	it	ge
 80063de:	4688      	movge	r8, r1
 80063e0:	f1bc 0f00 	cmp.w	ip, #0
 80063e4:	d001      	beq.n	80063ea <_strtod_l+0x2ea>
 80063e6:	f1c8 0800 	rsb	r8, r8, #0
 80063ea:	2d00      	cmp	r5, #0
 80063ec:	d14e      	bne.n	800648c <_strtod_l+0x38c>
 80063ee:	9908      	ldr	r1, [sp, #32]
 80063f0:	4308      	orrs	r0, r1
 80063f2:	f47f aebe 	bne.w	8006172 <_strtod_l+0x72>
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	f47f aed4 	bne.w	80061a4 <_strtod_l+0xa4>
 80063fc:	2a69      	cmp	r2, #105	@ 0x69
 80063fe:	d028      	beq.n	8006452 <_strtod_l+0x352>
 8006400:	dc25      	bgt.n	800644e <_strtod_l+0x34e>
 8006402:	2a49      	cmp	r2, #73	@ 0x49
 8006404:	d025      	beq.n	8006452 <_strtod_l+0x352>
 8006406:	2a4e      	cmp	r2, #78	@ 0x4e
 8006408:	f47f aecc 	bne.w	80061a4 <_strtod_l+0xa4>
 800640c:	4999      	ldr	r1, [pc, #612]	@ (8006674 <_strtod_l+0x574>)
 800640e:	a819      	add	r0, sp, #100	@ 0x64
 8006410:	f001 fbb0 	bl	8007b74 <__match>
 8006414:	2800      	cmp	r0, #0
 8006416:	f43f aec5 	beq.w	80061a4 <_strtod_l+0xa4>
 800641a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800641c:	781b      	ldrb	r3, [r3, #0]
 800641e:	2b28      	cmp	r3, #40	@ 0x28
 8006420:	d12e      	bne.n	8006480 <_strtod_l+0x380>
 8006422:	4995      	ldr	r1, [pc, #596]	@ (8006678 <_strtod_l+0x578>)
 8006424:	aa1c      	add	r2, sp, #112	@ 0x70
 8006426:	a819      	add	r0, sp, #100	@ 0x64
 8006428:	f001 fbb8 	bl	8007b9c <__hexnan>
 800642c:	2805      	cmp	r0, #5
 800642e:	d127      	bne.n	8006480 <_strtod_l+0x380>
 8006430:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8006432:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8006436:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800643a:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800643e:	e698      	b.n	8006172 <_strtod_l+0x72>
 8006440:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006442:	fb08 2101 	mla	r1, r8, r1, r2
 8006446:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800644a:	9209      	str	r2, [sp, #36]	@ 0x24
 800644c:	e7b5      	b.n	80063ba <_strtod_l+0x2ba>
 800644e:	2a6e      	cmp	r2, #110	@ 0x6e
 8006450:	e7da      	b.n	8006408 <_strtod_l+0x308>
 8006452:	498a      	ldr	r1, [pc, #552]	@ (800667c <_strtod_l+0x57c>)
 8006454:	a819      	add	r0, sp, #100	@ 0x64
 8006456:	f001 fb8d 	bl	8007b74 <__match>
 800645a:	2800      	cmp	r0, #0
 800645c:	f43f aea2 	beq.w	80061a4 <_strtod_l+0xa4>
 8006460:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006462:	4987      	ldr	r1, [pc, #540]	@ (8006680 <_strtod_l+0x580>)
 8006464:	3b01      	subs	r3, #1
 8006466:	a819      	add	r0, sp, #100	@ 0x64
 8006468:	9319      	str	r3, [sp, #100]	@ 0x64
 800646a:	f001 fb83 	bl	8007b74 <__match>
 800646e:	b910      	cbnz	r0, 8006476 <_strtod_l+0x376>
 8006470:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006472:	3301      	adds	r3, #1
 8006474:	9319      	str	r3, [sp, #100]	@ 0x64
 8006476:	f04f 0a00 	mov.w	sl, #0
 800647a:	f8df b208 	ldr.w	fp, [pc, #520]	@ 8006684 <_strtod_l+0x584>
 800647e:	e678      	b.n	8006172 <_strtod_l+0x72>
 8006480:	4881      	ldr	r0, [pc, #516]	@ (8006688 <_strtod_l+0x588>)
 8006482:	f001 f8b5 	bl	80075f0 <nan>
 8006486:	4682      	mov	sl, r0
 8006488:	468b      	mov	fp, r1
 800648a:	e672      	b.n	8006172 <_strtod_l+0x72>
 800648c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800648e:	f1b9 0f00 	cmp.w	r9, #0
 8006492:	bf08      	it	eq
 8006494:	46a9      	moveq	r9, r5
 8006496:	eba8 0303 	sub.w	r3, r8, r3
 800649a:	2d10      	cmp	r5, #16
 800649c:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800649e:	462c      	mov	r4, r5
 80064a0:	9309      	str	r3, [sp, #36]	@ 0x24
 80064a2:	bfa8      	it	ge
 80064a4:	2410      	movge	r4, #16
 80064a6:	f7f9 ff9d 	bl	80003e4 <__aeabi_ui2d>
 80064aa:	2d09      	cmp	r5, #9
 80064ac:	4682      	mov	sl, r0
 80064ae:	468b      	mov	fp, r1
 80064b0:	dc11      	bgt.n	80064d6 <_strtod_l+0x3d6>
 80064b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	f43f ae5c 	beq.w	8006172 <_strtod_l+0x72>
 80064ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80064bc:	dd76      	ble.n	80065ac <_strtod_l+0x4ac>
 80064be:	2b16      	cmp	r3, #22
 80064c0:	dc5d      	bgt.n	800657e <_strtod_l+0x47e>
 80064c2:	4972      	ldr	r1, [pc, #456]	@ (800668c <_strtod_l+0x58c>)
 80064c4:	4652      	mov	r2, sl
 80064c6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80064ca:	465b      	mov	r3, fp
 80064cc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80064d0:	f7fa f802 	bl	80004d8 <__aeabi_dmul>
 80064d4:	e7d7      	b.n	8006486 <_strtod_l+0x386>
 80064d6:	4b6d      	ldr	r3, [pc, #436]	@ (800668c <_strtod_l+0x58c>)
 80064d8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80064dc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 80064e0:	f7f9 fffa 	bl	80004d8 <__aeabi_dmul>
 80064e4:	4682      	mov	sl, r0
 80064e6:	4638      	mov	r0, r7
 80064e8:	468b      	mov	fp, r1
 80064ea:	f7f9 ff7b 	bl	80003e4 <__aeabi_ui2d>
 80064ee:	4602      	mov	r2, r0
 80064f0:	460b      	mov	r3, r1
 80064f2:	4650      	mov	r0, sl
 80064f4:	4659      	mov	r1, fp
 80064f6:	f7f9 fe39 	bl	800016c <__adddf3>
 80064fa:	2d0f      	cmp	r5, #15
 80064fc:	4682      	mov	sl, r0
 80064fe:	468b      	mov	fp, r1
 8006500:	ddd7      	ble.n	80064b2 <_strtod_l+0x3b2>
 8006502:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006504:	1b2c      	subs	r4, r5, r4
 8006506:	441c      	add	r4, r3
 8006508:	2c00      	cmp	r4, #0
 800650a:	f340 8093 	ble.w	8006634 <_strtod_l+0x534>
 800650e:	f014 030f 	ands.w	r3, r4, #15
 8006512:	d00a      	beq.n	800652a <_strtod_l+0x42a>
 8006514:	495d      	ldr	r1, [pc, #372]	@ (800668c <_strtod_l+0x58c>)
 8006516:	4652      	mov	r2, sl
 8006518:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800651c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006520:	465b      	mov	r3, fp
 8006522:	f7f9 ffd9 	bl	80004d8 <__aeabi_dmul>
 8006526:	4682      	mov	sl, r0
 8006528:	468b      	mov	fp, r1
 800652a:	f034 040f 	bics.w	r4, r4, #15
 800652e:	d073      	beq.n	8006618 <_strtod_l+0x518>
 8006530:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8006534:	dd49      	ble.n	80065ca <_strtod_l+0x4ca>
 8006536:	2400      	movs	r4, #0
 8006538:	46a0      	mov	r8, r4
 800653a:	46a1      	mov	r9, r4
 800653c:	940b      	str	r4, [sp, #44]	@ 0x2c
 800653e:	2322      	movs	r3, #34	@ 0x22
 8006540:	f04f 0a00 	mov.w	sl, #0
 8006544:	9a05      	ldr	r2, [sp, #20]
 8006546:	f8df b13c 	ldr.w	fp, [pc, #316]	@ 8006684 <_strtod_l+0x584>
 800654a:	6013      	str	r3, [r2, #0]
 800654c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800654e:	2b00      	cmp	r3, #0
 8006550:	f43f ae0f 	beq.w	8006172 <_strtod_l+0x72>
 8006554:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006556:	9805      	ldr	r0, [sp, #20]
 8006558:	f7ff f950 	bl	80057fc <_Bfree>
 800655c:	4649      	mov	r1, r9
 800655e:	9805      	ldr	r0, [sp, #20]
 8006560:	f7ff f94c 	bl	80057fc <_Bfree>
 8006564:	4641      	mov	r1, r8
 8006566:	9805      	ldr	r0, [sp, #20]
 8006568:	f7ff f948 	bl	80057fc <_Bfree>
 800656c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800656e:	9805      	ldr	r0, [sp, #20]
 8006570:	f7ff f944 	bl	80057fc <_Bfree>
 8006574:	4621      	mov	r1, r4
 8006576:	9805      	ldr	r0, [sp, #20]
 8006578:	f7ff f940 	bl	80057fc <_Bfree>
 800657c:	e5f9      	b.n	8006172 <_strtod_l+0x72>
 800657e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006580:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8006584:	4293      	cmp	r3, r2
 8006586:	dbbc      	blt.n	8006502 <_strtod_l+0x402>
 8006588:	4c40      	ldr	r4, [pc, #256]	@ (800668c <_strtod_l+0x58c>)
 800658a:	f1c5 050f 	rsb	r5, r5, #15
 800658e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8006592:	4652      	mov	r2, sl
 8006594:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006598:	465b      	mov	r3, fp
 800659a:	f7f9 ff9d 	bl	80004d8 <__aeabi_dmul>
 800659e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80065a0:	1b5d      	subs	r5, r3, r5
 80065a2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80065a6:	e9d4 2300 	ldrd	r2, r3, [r4]
 80065aa:	e791      	b.n	80064d0 <_strtod_l+0x3d0>
 80065ac:	3316      	adds	r3, #22
 80065ae:	dba8      	blt.n	8006502 <_strtod_l+0x402>
 80065b0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80065b2:	4650      	mov	r0, sl
 80065b4:	eba3 0808 	sub.w	r8, r3, r8
 80065b8:	4b34      	ldr	r3, [pc, #208]	@ (800668c <_strtod_l+0x58c>)
 80065ba:	4659      	mov	r1, fp
 80065bc:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 80065c0:	e9d8 2300 	ldrd	r2, r3, [r8]
 80065c4:	f7fa f8b2 	bl	800072c <__aeabi_ddiv>
 80065c8:	e75d      	b.n	8006486 <_strtod_l+0x386>
 80065ca:	2300      	movs	r3, #0
 80065cc:	4650      	mov	r0, sl
 80065ce:	4659      	mov	r1, fp
 80065d0:	461e      	mov	r6, r3
 80065d2:	4f2f      	ldr	r7, [pc, #188]	@ (8006690 <_strtod_l+0x590>)
 80065d4:	1124      	asrs	r4, r4, #4
 80065d6:	2c01      	cmp	r4, #1
 80065d8:	dc21      	bgt.n	800661e <_strtod_l+0x51e>
 80065da:	b10b      	cbz	r3, 80065e0 <_strtod_l+0x4e0>
 80065dc:	4682      	mov	sl, r0
 80065de:	468b      	mov	fp, r1
 80065e0:	492b      	ldr	r1, [pc, #172]	@ (8006690 <_strtod_l+0x590>)
 80065e2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 80065e6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 80065ea:	4652      	mov	r2, sl
 80065ec:	e9d1 0100 	ldrd	r0, r1, [r1]
 80065f0:	465b      	mov	r3, fp
 80065f2:	f7f9 ff71 	bl	80004d8 <__aeabi_dmul>
 80065f6:	4b23      	ldr	r3, [pc, #140]	@ (8006684 <_strtod_l+0x584>)
 80065f8:	460a      	mov	r2, r1
 80065fa:	400b      	ands	r3, r1
 80065fc:	4925      	ldr	r1, [pc, #148]	@ (8006694 <_strtod_l+0x594>)
 80065fe:	4682      	mov	sl, r0
 8006600:	428b      	cmp	r3, r1
 8006602:	d898      	bhi.n	8006536 <_strtod_l+0x436>
 8006604:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8006608:	428b      	cmp	r3, r1
 800660a:	bf86      	itte	hi
 800660c:	f04f 3aff 	movhi.w	sl, #4294967295
 8006610:	f8df b084 	ldrhi.w	fp, [pc, #132]	@ 8006698 <_strtod_l+0x598>
 8006614:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8006618:	2300      	movs	r3, #0
 800661a:	9308      	str	r3, [sp, #32]
 800661c:	e076      	b.n	800670c <_strtod_l+0x60c>
 800661e:	07e2      	lsls	r2, r4, #31
 8006620:	d504      	bpl.n	800662c <_strtod_l+0x52c>
 8006622:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006626:	f7f9 ff57 	bl	80004d8 <__aeabi_dmul>
 800662a:	2301      	movs	r3, #1
 800662c:	3601      	adds	r6, #1
 800662e:	1064      	asrs	r4, r4, #1
 8006630:	3708      	adds	r7, #8
 8006632:	e7d0      	b.n	80065d6 <_strtod_l+0x4d6>
 8006634:	d0f0      	beq.n	8006618 <_strtod_l+0x518>
 8006636:	4264      	negs	r4, r4
 8006638:	f014 020f 	ands.w	r2, r4, #15
 800663c:	d00a      	beq.n	8006654 <_strtod_l+0x554>
 800663e:	4b13      	ldr	r3, [pc, #76]	@ (800668c <_strtod_l+0x58c>)
 8006640:	4650      	mov	r0, sl
 8006642:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006646:	4659      	mov	r1, fp
 8006648:	e9d3 2300 	ldrd	r2, r3, [r3]
 800664c:	f7fa f86e 	bl	800072c <__aeabi_ddiv>
 8006650:	4682      	mov	sl, r0
 8006652:	468b      	mov	fp, r1
 8006654:	1124      	asrs	r4, r4, #4
 8006656:	d0df      	beq.n	8006618 <_strtod_l+0x518>
 8006658:	2c1f      	cmp	r4, #31
 800665a:	dd1f      	ble.n	800669c <_strtod_l+0x59c>
 800665c:	2400      	movs	r4, #0
 800665e:	46a0      	mov	r8, r4
 8006660:	46a1      	mov	r9, r4
 8006662:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006664:	2322      	movs	r3, #34	@ 0x22
 8006666:	9a05      	ldr	r2, [sp, #20]
 8006668:	f04f 0a00 	mov.w	sl, #0
 800666c:	f04f 0b00 	mov.w	fp, #0
 8006670:	6013      	str	r3, [r2, #0]
 8006672:	e76b      	b.n	800654c <_strtod_l+0x44c>
 8006674:	08007f9b 	.word	0x08007f9b
 8006678:	08008260 	.word	0x08008260
 800667c:	08007f93 	.word	0x08007f93
 8006680:	08007fca 	.word	0x08007fca
 8006684:	7ff00000 	.word	0x7ff00000
 8006688:	08008103 	.word	0x08008103
 800668c:	08008198 	.word	0x08008198
 8006690:	08008170 	.word	0x08008170
 8006694:	7ca00000 	.word	0x7ca00000
 8006698:	7fefffff 	.word	0x7fefffff
 800669c:	f014 0310 	ands.w	r3, r4, #16
 80066a0:	bf18      	it	ne
 80066a2:	236a      	movne	r3, #106	@ 0x6a
 80066a4:	4650      	mov	r0, sl
 80066a6:	9308      	str	r3, [sp, #32]
 80066a8:	4659      	mov	r1, fp
 80066aa:	2300      	movs	r3, #0
 80066ac:	4e77      	ldr	r6, [pc, #476]	@ (800688c <_strtod_l+0x78c>)
 80066ae:	07e7      	lsls	r7, r4, #31
 80066b0:	d504      	bpl.n	80066bc <_strtod_l+0x5bc>
 80066b2:	e9d6 2300 	ldrd	r2, r3, [r6]
 80066b6:	f7f9 ff0f 	bl	80004d8 <__aeabi_dmul>
 80066ba:	2301      	movs	r3, #1
 80066bc:	1064      	asrs	r4, r4, #1
 80066be:	f106 0608 	add.w	r6, r6, #8
 80066c2:	d1f4      	bne.n	80066ae <_strtod_l+0x5ae>
 80066c4:	b10b      	cbz	r3, 80066ca <_strtod_l+0x5ca>
 80066c6:	4682      	mov	sl, r0
 80066c8:	468b      	mov	fp, r1
 80066ca:	9b08      	ldr	r3, [sp, #32]
 80066cc:	b1b3      	cbz	r3, 80066fc <_strtod_l+0x5fc>
 80066ce:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80066d2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	4659      	mov	r1, fp
 80066da:	dd0f      	ble.n	80066fc <_strtod_l+0x5fc>
 80066dc:	2b1f      	cmp	r3, #31
 80066de:	dd58      	ble.n	8006792 <_strtod_l+0x692>
 80066e0:	2b34      	cmp	r3, #52	@ 0x34
 80066e2:	bfd8      	it	le
 80066e4:	f04f 33ff 	movle.w	r3, #4294967295
 80066e8:	f04f 0a00 	mov.w	sl, #0
 80066ec:	bfcf      	iteee	gt
 80066ee:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 80066f2:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 80066f6:	4093      	lslle	r3, r2
 80066f8:	ea03 0b01 	andle.w	fp, r3, r1
 80066fc:	2200      	movs	r2, #0
 80066fe:	2300      	movs	r3, #0
 8006700:	4650      	mov	r0, sl
 8006702:	4659      	mov	r1, fp
 8006704:	f7fa f950 	bl	80009a8 <__aeabi_dcmpeq>
 8006708:	2800      	cmp	r0, #0
 800670a:	d1a7      	bne.n	800665c <_strtod_l+0x55c>
 800670c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800670e:	464a      	mov	r2, r9
 8006710:	9300      	str	r3, [sp, #0]
 8006712:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8006714:	462b      	mov	r3, r5
 8006716:	9805      	ldr	r0, [sp, #20]
 8006718:	f7ff f8d8 	bl	80058cc <__s2b>
 800671c:	900b      	str	r0, [sp, #44]	@ 0x2c
 800671e:	2800      	cmp	r0, #0
 8006720:	f43f af09 	beq.w	8006536 <_strtod_l+0x436>
 8006724:	2400      	movs	r4, #0
 8006726:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006728:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800672a:	2a00      	cmp	r2, #0
 800672c:	eba3 0308 	sub.w	r3, r3, r8
 8006730:	bfa8      	it	ge
 8006732:	2300      	movge	r3, #0
 8006734:	46a0      	mov	r8, r4
 8006736:	9312      	str	r3, [sp, #72]	@ 0x48
 8006738:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800673c:	9316      	str	r3, [sp, #88]	@ 0x58
 800673e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006740:	9805      	ldr	r0, [sp, #20]
 8006742:	6859      	ldr	r1, [r3, #4]
 8006744:	f7ff f81a 	bl	800577c <_Balloc>
 8006748:	4681      	mov	r9, r0
 800674a:	2800      	cmp	r0, #0
 800674c:	f43f aef7 	beq.w	800653e <_strtod_l+0x43e>
 8006750:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006752:	300c      	adds	r0, #12
 8006754:	691a      	ldr	r2, [r3, #16]
 8006756:	f103 010c 	add.w	r1, r3, #12
 800675a:	3202      	adds	r2, #2
 800675c:	0092      	lsls	r2, r2, #2
 800675e:	f000 ff39 	bl	80075d4 <memcpy>
 8006762:	ab1c      	add	r3, sp, #112	@ 0x70
 8006764:	9301      	str	r3, [sp, #4]
 8006766:	ab1b      	add	r3, sp, #108	@ 0x6c
 8006768:	9300      	str	r3, [sp, #0]
 800676a:	4652      	mov	r2, sl
 800676c:	465b      	mov	r3, fp
 800676e:	9805      	ldr	r0, [sp, #20]
 8006770:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8006774:	f7ff fbd6 	bl	8005f24 <__d2b>
 8006778:	901a      	str	r0, [sp, #104]	@ 0x68
 800677a:	2800      	cmp	r0, #0
 800677c:	f43f aedf 	beq.w	800653e <_strtod_l+0x43e>
 8006780:	2101      	movs	r1, #1
 8006782:	9805      	ldr	r0, [sp, #20]
 8006784:	f7ff f938 	bl	80059f8 <__i2b>
 8006788:	4680      	mov	r8, r0
 800678a:	b948      	cbnz	r0, 80067a0 <_strtod_l+0x6a0>
 800678c:	f04f 0800 	mov.w	r8, #0
 8006790:	e6d5      	b.n	800653e <_strtod_l+0x43e>
 8006792:	f04f 32ff 	mov.w	r2, #4294967295
 8006796:	fa02 f303 	lsl.w	r3, r2, r3
 800679a:	ea03 0a0a 	and.w	sl, r3, sl
 800679e:	e7ad      	b.n	80066fc <_strtod_l+0x5fc>
 80067a0:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 80067a2:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 80067a4:	2d00      	cmp	r5, #0
 80067a6:	bfab      	itete	ge
 80067a8:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 80067aa:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 80067ac:	18ef      	addge	r7, r5, r3
 80067ae:	1b5e      	sublt	r6, r3, r5
 80067b0:	9b08      	ldr	r3, [sp, #32]
 80067b2:	bfa8      	it	ge
 80067b4:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 80067b6:	eba5 0503 	sub.w	r5, r5, r3
 80067ba:	4415      	add	r5, r2
 80067bc:	4b34      	ldr	r3, [pc, #208]	@ (8006890 <_strtod_l+0x790>)
 80067be:	f105 35ff 	add.w	r5, r5, #4294967295
 80067c2:	bfb8      	it	lt
 80067c4:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 80067c6:	429d      	cmp	r5, r3
 80067c8:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80067cc:	da50      	bge.n	8006870 <_strtod_l+0x770>
 80067ce:	1b5b      	subs	r3, r3, r5
 80067d0:	2b1f      	cmp	r3, #31
 80067d2:	f04f 0101 	mov.w	r1, #1
 80067d6:	eba2 0203 	sub.w	r2, r2, r3
 80067da:	dc3d      	bgt.n	8006858 <_strtod_l+0x758>
 80067dc:	fa01 f303 	lsl.w	r3, r1, r3
 80067e0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80067e2:	2300      	movs	r3, #0
 80067e4:	9310      	str	r3, [sp, #64]	@ 0x40
 80067e6:	18bd      	adds	r5, r7, r2
 80067e8:	9b08      	ldr	r3, [sp, #32]
 80067ea:	42af      	cmp	r7, r5
 80067ec:	4416      	add	r6, r2
 80067ee:	441e      	add	r6, r3
 80067f0:	463b      	mov	r3, r7
 80067f2:	bfa8      	it	ge
 80067f4:	462b      	movge	r3, r5
 80067f6:	42b3      	cmp	r3, r6
 80067f8:	bfa8      	it	ge
 80067fa:	4633      	movge	r3, r6
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	bfc2      	ittt	gt
 8006800:	1aed      	subgt	r5, r5, r3
 8006802:	1af6      	subgt	r6, r6, r3
 8006804:	1aff      	subgt	r7, r7, r3
 8006806:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006808:	2b00      	cmp	r3, #0
 800680a:	dd16      	ble.n	800683a <_strtod_l+0x73a>
 800680c:	4641      	mov	r1, r8
 800680e:	461a      	mov	r2, r3
 8006810:	9805      	ldr	r0, [sp, #20]
 8006812:	f7ff f9a9 	bl	8005b68 <__pow5mult>
 8006816:	4680      	mov	r8, r0
 8006818:	2800      	cmp	r0, #0
 800681a:	d0b7      	beq.n	800678c <_strtod_l+0x68c>
 800681c:	4601      	mov	r1, r0
 800681e:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8006820:	9805      	ldr	r0, [sp, #20]
 8006822:	f7ff f8ff 	bl	8005a24 <__multiply>
 8006826:	900a      	str	r0, [sp, #40]	@ 0x28
 8006828:	2800      	cmp	r0, #0
 800682a:	f43f ae88 	beq.w	800653e <_strtod_l+0x43e>
 800682e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006830:	9805      	ldr	r0, [sp, #20]
 8006832:	f7fe ffe3 	bl	80057fc <_Bfree>
 8006836:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006838:	931a      	str	r3, [sp, #104]	@ 0x68
 800683a:	2d00      	cmp	r5, #0
 800683c:	dc1d      	bgt.n	800687a <_strtod_l+0x77a>
 800683e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006840:	2b00      	cmp	r3, #0
 8006842:	dd27      	ble.n	8006894 <_strtod_l+0x794>
 8006844:	4649      	mov	r1, r9
 8006846:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8006848:	9805      	ldr	r0, [sp, #20]
 800684a:	f7ff f98d 	bl	8005b68 <__pow5mult>
 800684e:	4681      	mov	r9, r0
 8006850:	bb00      	cbnz	r0, 8006894 <_strtod_l+0x794>
 8006852:	f04f 0900 	mov.w	r9, #0
 8006856:	e672      	b.n	800653e <_strtod_l+0x43e>
 8006858:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800685c:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8006860:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8006864:	35e2      	adds	r5, #226	@ 0xe2
 8006866:	fa01 f305 	lsl.w	r3, r1, r5
 800686a:	9310      	str	r3, [sp, #64]	@ 0x40
 800686c:	9113      	str	r1, [sp, #76]	@ 0x4c
 800686e:	e7ba      	b.n	80067e6 <_strtod_l+0x6e6>
 8006870:	2300      	movs	r3, #0
 8006872:	9310      	str	r3, [sp, #64]	@ 0x40
 8006874:	2301      	movs	r3, #1
 8006876:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006878:	e7b5      	b.n	80067e6 <_strtod_l+0x6e6>
 800687a:	462a      	mov	r2, r5
 800687c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800687e:	9805      	ldr	r0, [sp, #20]
 8006880:	f7ff f9cc 	bl	8005c1c <__lshift>
 8006884:	901a      	str	r0, [sp, #104]	@ 0x68
 8006886:	2800      	cmp	r0, #0
 8006888:	d1d9      	bne.n	800683e <_strtod_l+0x73e>
 800688a:	e658      	b.n	800653e <_strtod_l+0x43e>
 800688c:	08008288 	.word	0x08008288
 8006890:	fffffc02 	.word	0xfffffc02
 8006894:	2e00      	cmp	r6, #0
 8006896:	dd07      	ble.n	80068a8 <_strtod_l+0x7a8>
 8006898:	4649      	mov	r1, r9
 800689a:	4632      	mov	r2, r6
 800689c:	9805      	ldr	r0, [sp, #20]
 800689e:	f7ff f9bd 	bl	8005c1c <__lshift>
 80068a2:	4681      	mov	r9, r0
 80068a4:	2800      	cmp	r0, #0
 80068a6:	d0d4      	beq.n	8006852 <_strtod_l+0x752>
 80068a8:	2f00      	cmp	r7, #0
 80068aa:	dd08      	ble.n	80068be <_strtod_l+0x7be>
 80068ac:	4641      	mov	r1, r8
 80068ae:	463a      	mov	r2, r7
 80068b0:	9805      	ldr	r0, [sp, #20]
 80068b2:	f7ff f9b3 	bl	8005c1c <__lshift>
 80068b6:	4680      	mov	r8, r0
 80068b8:	2800      	cmp	r0, #0
 80068ba:	f43f ae40 	beq.w	800653e <_strtod_l+0x43e>
 80068be:	464a      	mov	r2, r9
 80068c0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80068c2:	9805      	ldr	r0, [sp, #20]
 80068c4:	f7ff fa32 	bl	8005d2c <__mdiff>
 80068c8:	4604      	mov	r4, r0
 80068ca:	2800      	cmp	r0, #0
 80068cc:	f43f ae37 	beq.w	800653e <_strtod_l+0x43e>
 80068d0:	68c3      	ldr	r3, [r0, #12]
 80068d2:	4641      	mov	r1, r8
 80068d4:	930f      	str	r3, [sp, #60]	@ 0x3c
 80068d6:	2300      	movs	r3, #0
 80068d8:	60c3      	str	r3, [r0, #12]
 80068da:	f7ff fa0b 	bl	8005cf4 <__mcmp>
 80068de:	2800      	cmp	r0, #0
 80068e0:	da3d      	bge.n	800695e <_strtod_l+0x85e>
 80068e2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80068e4:	ea53 030a 	orrs.w	r3, r3, sl
 80068e8:	d163      	bne.n	80069b2 <_strtod_l+0x8b2>
 80068ea:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d15f      	bne.n	80069b2 <_strtod_l+0x8b2>
 80068f2:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80068f6:	0d1b      	lsrs	r3, r3, #20
 80068f8:	051b      	lsls	r3, r3, #20
 80068fa:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80068fe:	d958      	bls.n	80069b2 <_strtod_l+0x8b2>
 8006900:	6963      	ldr	r3, [r4, #20]
 8006902:	b913      	cbnz	r3, 800690a <_strtod_l+0x80a>
 8006904:	6923      	ldr	r3, [r4, #16]
 8006906:	2b01      	cmp	r3, #1
 8006908:	dd53      	ble.n	80069b2 <_strtod_l+0x8b2>
 800690a:	4621      	mov	r1, r4
 800690c:	2201      	movs	r2, #1
 800690e:	9805      	ldr	r0, [sp, #20]
 8006910:	f7ff f984 	bl	8005c1c <__lshift>
 8006914:	4641      	mov	r1, r8
 8006916:	4604      	mov	r4, r0
 8006918:	f7ff f9ec 	bl	8005cf4 <__mcmp>
 800691c:	2800      	cmp	r0, #0
 800691e:	dd48      	ble.n	80069b2 <_strtod_l+0x8b2>
 8006920:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006924:	9a08      	ldr	r2, [sp, #32]
 8006926:	0d1b      	lsrs	r3, r3, #20
 8006928:	051b      	lsls	r3, r3, #20
 800692a:	2a00      	cmp	r2, #0
 800692c:	d062      	beq.n	80069f4 <_strtod_l+0x8f4>
 800692e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8006932:	d85f      	bhi.n	80069f4 <_strtod_l+0x8f4>
 8006934:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8006938:	f67f ae94 	bls.w	8006664 <_strtod_l+0x564>
 800693c:	4650      	mov	r0, sl
 800693e:	4659      	mov	r1, fp
 8006940:	4ba3      	ldr	r3, [pc, #652]	@ (8006bd0 <_strtod_l+0xad0>)
 8006942:	2200      	movs	r2, #0
 8006944:	f7f9 fdc8 	bl	80004d8 <__aeabi_dmul>
 8006948:	4ba2      	ldr	r3, [pc, #648]	@ (8006bd4 <_strtod_l+0xad4>)
 800694a:	4682      	mov	sl, r0
 800694c:	400b      	ands	r3, r1
 800694e:	468b      	mov	fp, r1
 8006950:	2b00      	cmp	r3, #0
 8006952:	f47f adff 	bne.w	8006554 <_strtod_l+0x454>
 8006956:	2322      	movs	r3, #34	@ 0x22
 8006958:	9a05      	ldr	r2, [sp, #20]
 800695a:	6013      	str	r3, [r2, #0]
 800695c:	e5fa      	b.n	8006554 <_strtod_l+0x454>
 800695e:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8006962:	d165      	bne.n	8006a30 <_strtod_l+0x930>
 8006964:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8006966:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800696a:	b35a      	cbz	r2, 80069c4 <_strtod_l+0x8c4>
 800696c:	4a9a      	ldr	r2, [pc, #616]	@ (8006bd8 <_strtod_l+0xad8>)
 800696e:	4293      	cmp	r3, r2
 8006970:	d12b      	bne.n	80069ca <_strtod_l+0x8ca>
 8006972:	9b08      	ldr	r3, [sp, #32]
 8006974:	4651      	mov	r1, sl
 8006976:	b303      	cbz	r3, 80069ba <_strtod_l+0x8ba>
 8006978:	465a      	mov	r2, fp
 800697a:	4b96      	ldr	r3, [pc, #600]	@ (8006bd4 <_strtod_l+0xad4>)
 800697c:	4013      	ands	r3, r2
 800697e:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8006982:	f04f 32ff 	mov.w	r2, #4294967295
 8006986:	d81b      	bhi.n	80069c0 <_strtod_l+0x8c0>
 8006988:	0d1b      	lsrs	r3, r3, #20
 800698a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800698e:	fa02 f303 	lsl.w	r3, r2, r3
 8006992:	4299      	cmp	r1, r3
 8006994:	d119      	bne.n	80069ca <_strtod_l+0x8ca>
 8006996:	4b91      	ldr	r3, [pc, #580]	@ (8006bdc <_strtod_l+0xadc>)
 8006998:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800699a:	429a      	cmp	r2, r3
 800699c:	d102      	bne.n	80069a4 <_strtod_l+0x8a4>
 800699e:	3101      	adds	r1, #1
 80069a0:	f43f adcd 	beq.w	800653e <_strtod_l+0x43e>
 80069a4:	f04f 0a00 	mov.w	sl, #0
 80069a8:	4b8a      	ldr	r3, [pc, #552]	@ (8006bd4 <_strtod_l+0xad4>)
 80069aa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80069ac:	401a      	ands	r2, r3
 80069ae:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 80069b2:	9b08      	ldr	r3, [sp, #32]
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d1c1      	bne.n	800693c <_strtod_l+0x83c>
 80069b8:	e5cc      	b.n	8006554 <_strtod_l+0x454>
 80069ba:	f04f 33ff 	mov.w	r3, #4294967295
 80069be:	e7e8      	b.n	8006992 <_strtod_l+0x892>
 80069c0:	4613      	mov	r3, r2
 80069c2:	e7e6      	b.n	8006992 <_strtod_l+0x892>
 80069c4:	ea53 030a 	orrs.w	r3, r3, sl
 80069c8:	d0aa      	beq.n	8006920 <_strtod_l+0x820>
 80069ca:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80069cc:	b1db      	cbz	r3, 8006a06 <_strtod_l+0x906>
 80069ce:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80069d0:	4213      	tst	r3, r2
 80069d2:	d0ee      	beq.n	80069b2 <_strtod_l+0x8b2>
 80069d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80069d6:	4650      	mov	r0, sl
 80069d8:	4659      	mov	r1, fp
 80069da:	9a08      	ldr	r2, [sp, #32]
 80069dc:	b1bb      	cbz	r3, 8006a0e <_strtod_l+0x90e>
 80069de:	f7ff fb6d 	bl	80060bc <sulp>
 80069e2:	4602      	mov	r2, r0
 80069e4:	460b      	mov	r3, r1
 80069e6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80069ea:	f7f9 fbbf 	bl	800016c <__adddf3>
 80069ee:	4682      	mov	sl, r0
 80069f0:	468b      	mov	fp, r1
 80069f2:	e7de      	b.n	80069b2 <_strtod_l+0x8b2>
 80069f4:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80069f8:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80069fc:	f04f 3aff 	mov.w	sl, #4294967295
 8006a00:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8006a04:	e7d5      	b.n	80069b2 <_strtod_l+0x8b2>
 8006a06:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006a08:	ea13 0f0a 	tst.w	r3, sl
 8006a0c:	e7e1      	b.n	80069d2 <_strtod_l+0x8d2>
 8006a0e:	f7ff fb55 	bl	80060bc <sulp>
 8006a12:	4602      	mov	r2, r0
 8006a14:	460b      	mov	r3, r1
 8006a16:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006a1a:	f7f9 fba5 	bl	8000168 <__aeabi_dsub>
 8006a1e:	2200      	movs	r2, #0
 8006a20:	2300      	movs	r3, #0
 8006a22:	4682      	mov	sl, r0
 8006a24:	468b      	mov	fp, r1
 8006a26:	f7f9 ffbf 	bl	80009a8 <__aeabi_dcmpeq>
 8006a2a:	2800      	cmp	r0, #0
 8006a2c:	d0c1      	beq.n	80069b2 <_strtod_l+0x8b2>
 8006a2e:	e619      	b.n	8006664 <_strtod_l+0x564>
 8006a30:	4641      	mov	r1, r8
 8006a32:	4620      	mov	r0, r4
 8006a34:	f7ff face 	bl	8005fd4 <__ratio>
 8006a38:	2200      	movs	r2, #0
 8006a3a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8006a3e:	4606      	mov	r6, r0
 8006a40:	460f      	mov	r7, r1
 8006a42:	f7f9 ffc5 	bl	80009d0 <__aeabi_dcmple>
 8006a46:	2800      	cmp	r0, #0
 8006a48:	d06d      	beq.n	8006b26 <_strtod_l+0xa26>
 8006a4a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d178      	bne.n	8006b42 <_strtod_l+0xa42>
 8006a50:	f1ba 0f00 	cmp.w	sl, #0
 8006a54:	d156      	bne.n	8006b04 <_strtod_l+0xa04>
 8006a56:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006a58:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d158      	bne.n	8006b12 <_strtod_l+0xa12>
 8006a60:	2200      	movs	r2, #0
 8006a62:	4630      	mov	r0, r6
 8006a64:	4639      	mov	r1, r7
 8006a66:	4b5e      	ldr	r3, [pc, #376]	@ (8006be0 <_strtod_l+0xae0>)
 8006a68:	f7f9 ffa8 	bl	80009bc <__aeabi_dcmplt>
 8006a6c:	2800      	cmp	r0, #0
 8006a6e:	d157      	bne.n	8006b20 <_strtod_l+0xa20>
 8006a70:	4630      	mov	r0, r6
 8006a72:	4639      	mov	r1, r7
 8006a74:	2200      	movs	r2, #0
 8006a76:	4b5b      	ldr	r3, [pc, #364]	@ (8006be4 <_strtod_l+0xae4>)
 8006a78:	f7f9 fd2e 	bl	80004d8 <__aeabi_dmul>
 8006a7c:	4606      	mov	r6, r0
 8006a7e:	460f      	mov	r7, r1
 8006a80:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8006a84:	9606      	str	r6, [sp, #24]
 8006a86:	9307      	str	r3, [sp, #28]
 8006a88:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006a8c:	4d51      	ldr	r5, [pc, #324]	@ (8006bd4 <_strtod_l+0xad4>)
 8006a8e:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8006a92:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006a94:	401d      	ands	r5, r3
 8006a96:	4b54      	ldr	r3, [pc, #336]	@ (8006be8 <_strtod_l+0xae8>)
 8006a98:	429d      	cmp	r5, r3
 8006a9a:	f040 80ab 	bne.w	8006bf4 <_strtod_l+0xaf4>
 8006a9e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006aa0:	4650      	mov	r0, sl
 8006aa2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8006aa6:	4659      	mov	r1, fp
 8006aa8:	f7ff f9d4 	bl	8005e54 <__ulp>
 8006aac:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006ab0:	f7f9 fd12 	bl	80004d8 <__aeabi_dmul>
 8006ab4:	4652      	mov	r2, sl
 8006ab6:	465b      	mov	r3, fp
 8006ab8:	f7f9 fb58 	bl	800016c <__adddf3>
 8006abc:	460b      	mov	r3, r1
 8006abe:	4945      	ldr	r1, [pc, #276]	@ (8006bd4 <_strtod_l+0xad4>)
 8006ac0:	4a4a      	ldr	r2, [pc, #296]	@ (8006bec <_strtod_l+0xaec>)
 8006ac2:	4019      	ands	r1, r3
 8006ac4:	4291      	cmp	r1, r2
 8006ac6:	4682      	mov	sl, r0
 8006ac8:	d942      	bls.n	8006b50 <_strtod_l+0xa50>
 8006aca:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006acc:	4b43      	ldr	r3, [pc, #268]	@ (8006bdc <_strtod_l+0xadc>)
 8006ace:	429a      	cmp	r2, r3
 8006ad0:	d103      	bne.n	8006ada <_strtod_l+0x9da>
 8006ad2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006ad4:	3301      	adds	r3, #1
 8006ad6:	f43f ad32 	beq.w	800653e <_strtod_l+0x43e>
 8006ada:	f04f 3aff 	mov.w	sl, #4294967295
 8006ade:	f8df b0fc 	ldr.w	fp, [pc, #252]	@ 8006bdc <_strtod_l+0xadc>
 8006ae2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006ae4:	9805      	ldr	r0, [sp, #20]
 8006ae6:	f7fe fe89 	bl	80057fc <_Bfree>
 8006aea:	4649      	mov	r1, r9
 8006aec:	9805      	ldr	r0, [sp, #20]
 8006aee:	f7fe fe85 	bl	80057fc <_Bfree>
 8006af2:	4641      	mov	r1, r8
 8006af4:	9805      	ldr	r0, [sp, #20]
 8006af6:	f7fe fe81 	bl	80057fc <_Bfree>
 8006afa:	4621      	mov	r1, r4
 8006afc:	9805      	ldr	r0, [sp, #20]
 8006afe:	f7fe fe7d 	bl	80057fc <_Bfree>
 8006b02:	e61c      	b.n	800673e <_strtod_l+0x63e>
 8006b04:	f1ba 0f01 	cmp.w	sl, #1
 8006b08:	d103      	bne.n	8006b12 <_strtod_l+0xa12>
 8006b0a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	f43f ada9 	beq.w	8006664 <_strtod_l+0x564>
 8006b12:	2200      	movs	r2, #0
 8006b14:	4b36      	ldr	r3, [pc, #216]	@ (8006bf0 <_strtod_l+0xaf0>)
 8006b16:	2600      	movs	r6, #0
 8006b18:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006b1c:	4f30      	ldr	r7, [pc, #192]	@ (8006be0 <_strtod_l+0xae0>)
 8006b1e:	e7b3      	b.n	8006a88 <_strtod_l+0x988>
 8006b20:	2600      	movs	r6, #0
 8006b22:	4f30      	ldr	r7, [pc, #192]	@ (8006be4 <_strtod_l+0xae4>)
 8006b24:	e7ac      	b.n	8006a80 <_strtod_l+0x980>
 8006b26:	4630      	mov	r0, r6
 8006b28:	4639      	mov	r1, r7
 8006b2a:	4b2e      	ldr	r3, [pc, #184]	@ (8006be4 <_strtod_l+0xae4>)
 8006b2c:	2200      	movs	r2, #0
 8006b2e:	f7f9 fcd3 	bl	80004d8 <__aeabi_dmul>
 8006b32:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006b34:	4606      	mov	r6, r0
 8006b36:	460f      	mov	r7, r1
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d0a1      	beq.n	8006a80 <_strtod_l+0x980>
 8006b3c:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8006b40:	e7a2      	b.n	8006a88 <_strtod_l+0x988>
 8006b42:	2200      	movs	r2, #0
 8006b44:	4b26      	ldr	r3, [pc, #152]	@ (8006be0 <_strtod_l+0xae0>)
 8006b46:	4616      	mov	r6, r2
 8006b48:	461f      	mov	r7, r3
 8006b4a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006b4e:	e79b      	b.n	8006a88 <_strtod_l+0x988>
 8006b50:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8006b54:	9b08      	ldr	r3, [sp, #32]
 8006b56:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d1c1      	bne.n	8006ae2 <_strtod_l+0x9e2>
 8006b5e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006b62:	0d1b      	lsrs	r3, r3, #20
 8006b64:	051b      	lsls	r3, r3, #20
 8006b66:	429d      	cmp	r5, r3
 8006b68:	d1bb      	bne.n	8006ae2 <_strtod_l+0x9e2>
 8006b6a:	4630      	mov	r0, r6
 8006b6c:	4639      	mov	r1, r7
 8006b6e:	f7fa fa59 	bl	8001024 <__aeabi_d2lz>
 8006b72:	f7f9 fc83 	bl	800047c <__aeabi_l2d>
 8006b76:	4602      	mov	r2, r0
 8006b78:	460b      	mov	r3, r1
 8006b7a:	4630      	mov	r0, r6
 8006b7c:	4639      	mov	r1, r7
 8006b7e:	f7f9 faf3 	bl	8000168 <__aeabi_dsub>
 8006b82:	460b      	mov	r3, r1
 8006b84:	4602      	mov	r2, r0
 8006b86:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8006b8a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8006b8e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006b90:	ea46 060a 	orr.w	r6, r6, sl
 8006b94:	431e      	orrs	r6, r3
 8006b96:	d06a      	beq.n	8006c6e <_strtod_l+0xb6e>
 8006b98:	a309      	add	r3, pc, #36	@ (adr r3, 8006bc0 <_strtod_l+0xac0>)
 8006b9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b9e:	f7f9 ff0d 	bl	80009bc <__aeabi_dcmplt>
 8006ba2:	2800      	cmp	r0, #0
 8006ba4:	f47f acd6 	bne.w	8006554 <_strtod_l+0x454>
 8006ba8:	a307      	add	r3, pc, #28	@ (adr r3, 8006bc8 <_strtod_l+0xac8>)
 8006baa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bae:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006bb2:	f7f9 ff21 	bl	80009f8 <__aeabi_dcmpgt>
 8006bb6:	2800      	cmp	r0, #0
 8006bb8:	d093      	beq.n	8006ae2 <_strtod_l+0x9e2>
 8006bba:	e4cb      	b.n	8006554 <_strtod_l+0x454>
 8006bbc:	f3af 8000 	nop.w
 8006bc0:	94a03595 	.word	0x94a03595
 8006bc4:	3fdfffff 	.word	0x3fdfffff
 8006bc8:	35afe535 	.word	0x35afe535
 8006bcc:	3fe00000 	.word	0x3fe00000
 8006bd0:	39500000 	.word	0x39500000
 8006bd4:	7ff00000 	.word	0x7ff00000
 8006bd8:	000fffff 	.word	0x000fffff
 8006bdc:	7fefffff 	.word	0x7fefffff
 8006be0:	3ff00000 	.word	0x3ff00000
 8006be4:	3fe00000 	.word	0x3fe00000
 8006be8:	7fe00000 	.word	0x7fe00000
 8006bec:	7c9fffff 	.word	0x7c9fffff
 8006bf0:	bff00000 	.word	0xbff00000
 8006bf4:	9b08      	ldr	r3, [sp, #32]
 8006bf6:	b323      	cbz	r3, 8006c42 <_strtod_l+0xb42>
 8006bf8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8006bfc:	d821      	bhi.n	8006c42 <_strtod_l+0xb42>
 8006bfe:	a328      	add	r3, pc, #160	@ (adr r3, 8006ca0 <_strtod_l+0xba0>)
 8006c00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c04:	4630      	mov	r0, r6
 8006c06:	4639      	mov	r1, r7
 8006c08:	f7f9 fee2 	bl	80009d0 <__aeabi_dcmple>
 8006c0c:	b1a0      	cbz	r0, 8006c38 <_strtod_l+0xb38>
 8006c0e:	4639      	mov	r1, r7
 8006c10:	4630      	mov	r0, r6
 8006c12:	f7f9 ff39 	bl	8000a88 <__aeabi_d2uiz>
 8006c16:	2801      	cmp	r0, #1
 8006c18:	bf38      	it	cc
 8006c1a:	2001      	movcc	r0, #1
 8006c1c:	f7f9 fbe2 	bl	80003e4 <__aeabi_ui2d>
 8006c20:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006c22:	4606      	mov	r6, r0
 8006c24:	460f      	mov	r7, r1
 8006c26:	b9fb      	cbnz	r3, 8006c68 <_strtod_l+0xb68>
 8006c28:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8006c2c:	9014      	str	r0, [sp, #80]	@ 0x50
 8006c2e:	9315      	str	r3, [sp, #84]	@ 0x54
 8006c30:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8006c34:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8006c38:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006c3a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8006c3e:	1b5b      	subs	r3, r3, r5
 8006c40:	9311      	str	r3, [sp, #68]	@ 0x44
 8006c42:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006c46:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8006c4a:	f7ff f903 	bl	8005e54 <__ulp>
 8006c4e:	4602      	mov	r2, r0
 8006c50:	460b      	mov	r3, r1
 8006c52:	4650      	mov	r0, sl
 8006c54:	4659      	mov	r1, fp
 8006c56:	f7f9 fc3f 	bl	80004d8 <__aeabi_dmul>
 8006c5a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8006c5e:	f7f9 fa85 	bl	800016c <__adddf3>
 8006c62:	4682      	mov	sl, r0
 8006c64:	468b      	mov	fp, r1
 8006c66:	e775      	b.n	8006b54 <_strtod_l+0xa54>
 8006c68:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8006c6c:	e7e0      	b.n	8006c30 <_strtod_l+0xb30>
 8006c6e:	a30e      	add	r3, pc, #56	@ (adr r3, 8006ca8 <_strtod_l+0xba8>)
 8006c70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c74:	f7f9 fea2 	bl	80009bc <__aeabi_dcmplt>
 8006c78:	e79d      	b.n	8006bb6 <_strtod_l+0xab6>
 8006c7a:	2300      	movs	r3, #0
 8006c7c:	930e      	str	r3, [sp, #56]	@ 0x38
 8006c7e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006c80:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8006c82:	6013      	str	r3, [r2, #0]
 8006c84:	f7ff ba79 	b.w	800617a <_strtod_l+0x7a>
 8006c88:	2a65      	cmp	r2, #101	@ 0x65
 8006c8a:	f43f ab72 	beq.w	8006372 <_strtod_l+0x272>
 8006c8e:	2a45      	cmp	r2, #69	@ 0x45
 8006c90:	f43f ab6f 	beq.w	8006372 <_strtod_l+0x272>
 8006c94:	2301      	movs	r3, #1
 8006c96:	f7ff bbaa 	b.w	80063ee <_strtod_l+0x2ee>
 8006c9a:	bf00      	nop
 8006c9c:	f3af 8000 	nop.w
 8006ca0:	ffc00000 	.word	0xffc00000
 8006ca4:	41dfffff 	.word	0x41dfffff
 8006ca8:	94a03595 	.word	0x94a03595
 8006cac:	3fcfffff 	.word	0x3fcfffff

08006cb0 <_strtod_r>:
 8006cb0:	4b01      	ldr	r3, [pc, #4]	@ (8006cb8 <_strtod_r+0x8>)
 8006cb2:	f7ff ba25 	b.w	8006100 <_strtod_l>
 8006cb6:	bf00      	nop
 8006cb8:	2000006c 	.word	0x2000006c

08006cbc <_strtol_l.isra.0>:
 8006cbc:	2b24      	cmp	r3, #36	@ 0x24
 8006cbe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006cc2:	4686      	mov	lr, r0
 8006cc4:	4690      	mov	r8, r2
 8006cc6:	d801      	bhi.n	8006ccc <_strtol_l.isra.0+0x10>
 8006cc8:	2b01      	cmp	r3, #1
 8006cca:	d106      	bne.n	8006cda <_strtol_l.isra.0+0x1e>
 8006ccc:	f7fd fdba 	bl	8004844 <__errno>
 8006cd0:	2316      	movs	r3, #22
 8006cd2:	6003      	str	r3, [r0, #0]
 8006cd4:	2000      	movs	r0, #0
 8006cd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006cda:	460d      	mov	r5, r1
 8006cdc:	4833      	ldr	r0, [pc, #204]	@ (8006dac <_strtol_l.isra.0+0xf0>)
 8006cde:	462a      	mov	r2, r5
 8006ce0:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006ce4:	5d06      	ldrb	r6, [r0, r4]
 8006ce6:	f016 0608 	ands.w	r6, r6, #8
 8006cea:	d1f8      	bne.n	8006cde <_strtol_l.isra.0+0x22>
 8006cec:	2c2d      	cmp	r4, #45	@ 0x2d
 8006cee:	d110      	bne.n	8006d12 <_strtol_l.isra.0+0x56>
 8006cf0:	2601      	movs	r6, #1
 8006cf2:	782c      	ldrb	r4, [r5, #0]
 8006cf4:	1c95      	adds	r5, r2, #2
 8006cf6:	f033 0210 	bics.w	r2, r3, #16
 8006cfa:	d115      	bne.n	8006d28 <_strtol_l.isra.0+0x6c>
 8006cfc:	2c30      	cmp	r4, #48	@ 0x30
 8006cfe:	d10d      	bne.n	8006d1c <_strtol_l.isra.0+0x60>
 8006d00:	782a      	ldrb	r2, [r5, #0]
 8006d02:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8006d06:	2a58      	cmp	r2, #88	@ 0x58
 8006d08:	d108      	bne.n	8006d1c <_strtol_l.isra.0+0x60>
 8006d0a:	786c      	ldrb	r4, [r5, #1]
 8006d0c:	3502      	adds	r5, #2
 8006d0e:	2310      	movs	r3, #16
 8006d10:	e00a      	b.n	8006d28 <_strtol_l.isra.0+0x6c>
 8006d12:	2c2b      	cmp	r4, #43	@ 0x2b
 8006d14:	bf04      	itt	eq
 8006d16:	782c      	ldrbeq	r4, [r5, #0]
 8006d18:	1c95      	addeq	r5, r2, #2
 8006d1a:	e7ec      	b.n	8006cf6 <_strtol_l.isra.0+0x3a>
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d1f6      	bne.n	8006d0e <_strtol_l.isra.0+0x52>
 8006d20:	2c30      	cmp	r4, #48	@ 0x30
 8006d22:	bf14      	ite	ne
 8006d24:	230a      	movne	r3, #10
 8006d26:	2308      	moveq	r3, #8
 8006d28:	2200      	movs	r2, #0
 8006d2a:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8006d2e:	f10c 3cff 	add.w	ip, ip, #4294967295
 8006d32:	fbbc f9f3 	udiv	r9, ip, r3
 8006d36:	4610      	mov	r0, r2
 8006d38:	fb03 ca19 	mls	sl, r3, r9, ip
 8006d3c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8006d40:	2f09      	cmp	r7, #9
 8006d42:	d80f      	bhi.n	8006d64 <_strtol_l.isra.0+0xa8>
 8006d44:	463c      	mov	r4, r7
 8006d46:	42a3      	cmp	r3, r4
 8006d48:	dd1b      	ble.n	8006d82 <_strtol_l.isra.0+0xc6>
 8006d4a:	1c57      	adds	r7, r2, #1
 8006d4c:	d007      	beq.n	8006d5e <_strtol_l.isra.0+0xa2>
 8006d4e:	4581      	cmp	r9, r0
 8006d50:	d314      	bcc.n	8006d7c <_strtol_l.isra.0+0xc0>
 8006d52:	d101      	bne.n	8006d58 <_strtol_l.isra.0+0x9c>
 8006d54:	45a2      	cmp	sl, r4
 8006d56:	db11      	blt.n	8006d7c <_strtol_l.isra.0+0xc0>
 8006d58:	2201      	movs	r2, #1
 8006d5a:	fb00 4003 	mla	r0, r0, r3, r4
 8006d5e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006d62:	e7eb      	b.n	8006d3c <_strtol_l.isra.0+0x80>
 8006d64:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8006d68:	2f19      	cmp	r7, #25
 8006d6a:	d801      	bhi.n	8006d70 <_strtol_l.isra.0+0xb4>
 8006d6c:	3c37      	subs	r4, #55	@ 0x37
 8006d6e:	e7ea      	b.n	8006d46 <_strtol_l.isra.0+0x8a>
 8006d70:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8006d74:	2f19      	cmp	r7, #25
 8006d76:	d804      	bhi.n	8006d82 <_strtol_l.isra.0+0xc6>
 8006d78:	3c57      	subs	r4, #87	@ 0x57
 8006d7a:	e7e4      	b.n	8006d46 <_strtol_l.isra.0+0x8a>
 8006d7c:	f04f 32ff 	mov.w	r2, #4294967295
 8006d80:	e7ed      	b.n	8006d5e <_strtol_l.isra.0+0xa2>
 8006d82:	1c53      	adds	r3, r2, #1
 8006d84:	d108      	bne.n	8006d98 <_strtol_l.isra.0+0xdc>
 8006d86:	2322      	movs	r3, #34	@ 0x22
 8006d88:	4660      	mov	r0, ip
 8006d8a:	f8ce 3000 	str.w	r3, [lr]
 8006d8e:	f1b8 0f00 	cmp.w	r8, #0
 8006d92:	d0a0      	beq.n	8006cd6 <_strtol_l.isra.0+0x1a>
 8006d94:	1e69      	subs	r1, r5, #1
 8006d96:	e006      	b.n	8006da6 <_strtol_l.isra.0+0xea>
 8006d98:	b106      	cbz	r6, 8006d9c <_strtol_l.isra.0+0xe0>
 8006d9a:	4240      	negs	r0, r0
 8006d9c:	f1b8 0f00 	cmp.w	r8, #0
 8006da0:	d099      	beq.n	8006cd6 <_strtol_l.isra.0+0x1a>
 8006da2:	2a00      	cmp	r2, #0
 8006da4:	d1f6      	bne.n	8006d94 <_strtol_l.isra.0+0xd8>
 8006da6:	f8c8 1000 	str.w	r1, [r8]
 8006daa:	e794      	b.n	8006cd6 <_strtol_l.isra.0+0x1a>
 8006dac:	080082b1 	.word	0x080082b1

08006db0 <_strtol_r>:
 8006db0:	f7ff bf84 	b.w	8006cbc <_strtol_l.isra.0>

08006db4 <__ssputs_r>:
 8006db4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006db8:	461f      	mov	r7, r3
 8006dba:	688e      	ldr	r6, [r1, #8]
 8006dbc:	4682      	mov	sl, r0
 8006dbe:	42be      	cmp	r6, r7
 8006dc0:	460c      	mov	r4, r1
 8006dc2:	4690      	mov	r8, r2
 8006dc4:	680b      	ldr	r3, [r1, #0]
 8006dc6:	d82d      	bhi.n	8006e24 <__ssputs_r+0x70>
 8006dc8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006dcc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006dd0:	d026      	beq.n	8006e20 <__ssputs_r+0x6c>
 8006dd2:	6965      	ldr	r5, [r4, #20]
 8006dd4:	6909      	ldr	r1, [r1, #16]
 8006dd6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006dda:	eba3 0901 	sub.w	r9, r3, r1
 8006dde:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006de2:	1c7b      	adds	r3, r7, #1
 8006de4:	444b      	add	r3, r9
 8006de6:	106d      	asrs	r5, r5, #1
 8006de8:	429d      	cmp	r5, r3
 8006dea:	bf38      	it	cc
 8006dec:	461d      	movcc	r5, r3
 8006dee:	0553      	lsls	r3, r2, #21
 8006df0:	d527      	bpl.n	8006e42 <__ssputs_r+0x8e>
 8006df2:	4629      	mov	r1, r5
 8006df4:	f7fe fc36 	bl	8005664 <_malloc_r>
 8006df8:	4606      	mov	r6, r0
 8006dfa:	b360      	cbz	r0, 8006e56 <__ssputs_r+0xa2>
 8006dfc:	464a      	mov	r2, r9
 8006dfe:	6921      	ldr	r1, [r4, #16]
 8006e00:	f000 fbe8 	bl	80075d4 <memcpy>
 8006e04:	89a3      	ldrh	r3, [r4, #12]
 8006e06:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006e0a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006e0e:	81a3      	strh	r3, [r4, #12]
 8006e10:	6126      	str	r6, [r4, #16]
 8006e12:	444e      	add	r6, r9
 8006e14:	6026      	str	r6, [r4, #0]
 8006e16:	463e      	mov	r6, r7
 8006e18:	6165      	str	r5, [r4, #20]
 8006e1a:	eba5 0509 	sub.w	r5, r5, r9
 8006e1e:	60a5      	str	r5, [r4, #8]
 8006e20:	42be      	cmp	r6, r7
 8006e22:	d900      	bls.n	8006e26 <__ssputs_r+0x72>
 8006e24:	463e      	mov	r6, r7
 8006e26:	4632      	mov	r2, r6
 8006e28:	4641      	mov	r1, r8
 8006e2a:	6820      	ldr	r0, [r4, #0]
 8006e2c:	f000 fb96 	bl	800755c <memmove>
 8006e30:	2000      	movs	r0, #0
 8006e32:	68a3      	ldr	r3, [r4, #8]
 8006e34:	1b9b      	subs	r3, r3, r6
 8006e36:	60a3      	str	r3, [r4, #8]
 8006e38:	6823      	ldr	r3, [r4, #0]
 8006e3a:	4433      	add	r3, r6
 8006e3c:	6023      	str	r3, [r4, #0]
 8006e3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e42:	462a      	mov	r2, r5
 8006e44:	f000 ff57 	bl	8007cf6 <_realloc_r>
 8006e48:	4606      	mov	r6, r0
 8006e4a:	2800      	cmp	r0, #0
 8006e4c:	d1e0      	bne.n	8006e10 <__ssputs_r+0x5c>
 8006e4e:	4650      	mov	r0, sl
 8006e50:	6921      	ldr	r1, [r4, #16]
 8006e52:	f7fe fb95 	bl	8005580 <_free_r>
 8006e56:	230c      	movs	r3, #12
 8006e58:	f8ca 3000 	str.w	r3, [sl]
 8006e5c:	89a3      	ldrh	r3, [r4, #12]
 8006e5e:	f04f 30ff 	mov.w	r0, #4294967295
 8006e62:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006e66:	81a3      	strh	r3, [r4, #12]
 8006e68:	e7e9      	b.n	8006e3e <__ssputs_r+0x8a>
	...

08006e6c <_svfiprintf_r>:
 8006e6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e70:	4698      	mov	r8, r3
 8006e72:	898b      	ldrh	r3, [r1, #12]
 8006e74:	4607      	mov	r7, r0
 8006e76:	061b      	lsls	r3, r3, #24
 8006e78:	460d      	mov	r5, r1
 8006e7a:	4614      	mov	r4, r2
 8006e7c:	b09d      	sub	sp, #116	@ 0x74
 8006e7e:	d510      	bpl.n	8006ea2 <_svfiprintf_r+0x36>
 8006e80:	690b      	ldr	r3, [r1, #16]
 8006e82:	b973      	cbnz	r3, 8006ea2 <_svfiprintf_r+0x36>
 8006e84:	2140      	movs	r1, #64	@ 0x40
 8006e86:	f7fe fbed 	bl	8005664 <_malloc_r>
 8006e8a:	6028      	str	r0, [r5, #0]
 8006e8c:	6128      	str	r0, [r5, #16]
 8006e8e:	b930      	cbnz	r0, 8006e9e <_svfiprintf_r+0x32>
 8006e90:	230c      	movs	r3, #12
 8006e92:	603b      	str	r3, [r7, #0]
 8006e94:	f04f 30ff 	mov.w	r0, #4294967295
 8006e98:	b01d      	add	sp, #116	@ 0x74
 8006e9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e9e:	2340      	movs	r3, #64	@ 0x40
 8006ea0:	616b      	str	r3, [r5, #20]
 8006ea2:	2300      	movs	r3, #0
 8006ea4:	9309      	str	r3, [sp, #36]	@ 0x24
 8006ea6:	2320      	movs	r3, #32
 8006ea8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006eac:	2330      	movs	r3, #48	@ 0x30
 8006eae:	f04f 0901 	mov.w	r9, #1
 8006eb2:	f8cd 800c 	str.w	r8, [sp, #12]
 8006eb6:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8007050 <_svfiprintf_r+0x1e4>
 8006eba:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006ebe:	4623      	mov	r3, r4
 8006ec0:	469a      	mov	sl, r3
 8006ec2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006ec6:	b10a      	cbz	r2, 8006ecc <_svfiprintf_r+0x60>
 8006ec8:	2a25      	cmp	r2, #37	@ 0x25
 8006eca:	d1f9      	bne.n	8006ec0 <_svfiprintf_r+0x54>
 8006ecc:	ebba 0b04 	subs.w	fp, sl, r4
 8006ed0:	d00b      	beq.n	8006eea <_svfiprintf_r+0x7e>
 8006ed2:	465b      	mov	r3, fp
 8006ed4:	4622      	mov	r2, r4
 8006ed6:	4629      	mov	r1, r5
 8006ed8:	4638      	mov	r0, r7
 8006eda:	f7ff ff6b 	bl	8006db4 <__ssputs_r>
 8006ede:	3001      	adds	r0, #1
 8006ee0:	f000 80a7 	beq.w	8007032 <_svfiprintf_r+0x1c6>
 8006ee4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006ee6:	445a      	add	r2, fp
 8006ee8:	9209      	str	r2, [sp, #36]	@ 0x24
 8006eea:	f89a 3000 	ldrb.w	r3, [sl]
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	f000 809f 	beq.w	8007032 <_svfiprintf_r+0x1c6>
 8006ef4:	2300      	movs	r3, #0
 8006ef6:	f04f 32ff 	mov.w	r2, #4294967295
 8006efa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006efe:	f10a 0a01 	add.w	sl, sl, #1
 8006f02:	9304      	str	r3, [sp, #16]
 8006f04:	9307      	str	r3, [sp, #28]
 8006f06:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006f0a:	931a      	str	r3, [sp, #104]	@ 0x68
 8006f0c:	4654      	mov	r4, sl
 8006f0e:	2205      	movs	r2, #5
 8006f10:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006f14:	484e      	ldr	r0, [pc, #312]	@ (8007050 <_svfiprintf_r+0x1e4>)
 8006f16:	f7fd fcc2 	bl	800489e <memchr>
 8006f1a:	9a04      	ldr	r2, [sp, #16]
 8006f1c:	b9d8      	cbnz	r0, 8006f56 <_svfiprintf_r+0xea>
 8006f1e:	06d0      	lsls	r0, r2, #27
 8006f20:	bf44      	itt	mi
 8006f22:	2320      	movmi	r3, #32
 8006f24:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006f28:	0711      	lsls	r1, r2, #28
 8006f2a:	bf44      	itt	mi
 8006f2c:	232b      	movmi	r3, #43	@ 0x2b
 8006f2e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006f32:	f89a 3000 	ldrb.w	r3, [sl]
 8006f36:	2b2a      	cmp	r3, #42	@ 0x2a
 8006f38:	d015      	beq.n	8006f66 <_svfiprintf_r+0xfa>
 8006f3a:	4654      	mov	r4, sl
 8006f3c:	2000      	movs	r0, #0
 8006f3e:	f04f 0c0a 	mov.w	ip, #10
 8006f42:	9a07      	ldr	r2, [sp, #28]
 8006f44:	4621      	mov	r1, r4
 8006f46:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006f4a:	3b30      	subs	r3, #48	@ 0x30
 8006f4c:	2b09      	cmp	r3, #9
 8006f4e:	d94b      	bls.n	8006fe8 <_svfiprintf_r+0x17c>
 8006f50:	b1b0      	cbz	r0, 8006f80 <_svfiprintf_r+0x114>
 8006f52:	9207      	str	r2, [sp, #28]
 8006f54:	e014      	b.n	8006f80 <_svfiprintf_r+0x114>
 8006f56:	eba0 0308 	sub.w	r3, r0, r8
 8006f5a:	fa09 f303 	lsl.w	r3, r9, r3
 8006f5e:	4313      	orrs	r3, r2
 8006f60:	46a2      	mov	sl, r4
 8006f62:	9304      	str	r3, [sp, #16]
 8006f64:	e7d2      	b.n	8006f0c <_svfiprintf_r+0xa0>
 8006f66:	9b03      	ldr	r3, [sp, #12]
 8006f68:	1d19      	adds	r1, r3, #4
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	9103      	str	r1, [sp, #12]
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	bfbb      	ittet	lt
 8006f72:	425b      	neglt	r3, r3
 8006f74:	f042 0202 	orrlt.w	r2, r2, #2
 8006f78:	9307      	strge	r3, [sp, #28]
 8006f7a:	9307      	strlt	r3, [sp, #28]
 8006f7c:	bfb8      	it	lt
 8006f7e:	9204      	strlt	r2, [sp, #16]
 8006f80:	7823      	ldrb	r3, [r4, #0]
 8006f82:	2b2e      	cmp	r3, #46	@ 0x2e
 8006f84:	d10a      	bne.n	8006f9c <_svfiprintf_r+0x130>
 8006f86:	7863      	ldrb	r3, [r4, #1]
 8006f88:	2b2a      	cmp	r3, #42	@ 0x2a
 8006f8a:	d132      	bne.n	8006ff2 <_svfiprintf_r+0x186>
 8006f8c:	9b03      	ldr	r3, [sp, #12]
 8006f8e:	3402      	adds	r4, #2
 8006f90:	1d1a      	adds	r2, r3, #4
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	9203      	str	r2, [sp, #12]
 8006f96:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006f9a:	9305      	str	r3, [sp, #20]
 8006f9c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8007054 <_svfiprintf_r+0x1e8>
 8006fa0:	2203      	movs	r2, #3
 8006fa2:	4650      	mov	r0, sl
 8006fa4:	7821      	ldrb	r1, [r4, #0]
 8006fa6:	f7fd fc7a 	bl	800489e <memchr>
 8006faa:	b138      	cbz	r0, 8006fbc <_svfiprintf_r+0x150>
 8006fac:	2240      	movs	r2, #64	@ 0x40
 8006fae:	9b04      	ldr	r3, [sp, #16]
 8006fb0:	eba0 000a 	sub.w	r0, r0, sl
 8006fb4:	4082      	lsls	r2, r0
 8006fb6:	4313      	orrs	r3, r2
 8006fb8:	3401      	adds	r4, #1
 8006fba:	9304      	str	r3, [sp, #16]
 8006fbc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006fc0:	2206      	movs	r2, #6
 8006fc2:	4825      	ldr	r0, [pc, #148]	@ (8007058 <_svfiprintf_r+0x1ec>)
 8006fc4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006fc8:	f7fd fc69 	bl	800489e <memchr>
 8006fcc:	2800      	cmp	r0, #0
 8006fce:	d036      	beq.n	800703e <_svfiprintf_r+0x1d2>
 8006fd0:	4b22      	ldr	r3, [pc, #136]	@ (800705c <_svfiprintf_r+0x1f0>)
 8006fd2:	bb1b      	cbnz	r3, 800701c <_svfiprintf_r+0x1b0>
 8006fd4:	9b03      	ldr	r3, [sp, #12]
 8006fd6:	3307      	adds	r3, #7
 8006fd8:	f023 0307 	bic.w	r3, r3, #7
 8006fdc:	3308      	adds	r3, #8
 8006fde:	9303      	str	r3, [sp, #12]
 8006fe0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006fe2:	4433      	add	r3, r6
 8006fe4:	9309      	str	r3, [sp, #36]	@ 0x24
 8006fe6:	e76a      	b.n	8006ebe <_svfiprintf_r+0x52>
 8006fe8:	460c      	mov	r4, r1
 8006fea:	2001      	movs	r0, #1
 8006fec:	fb0c 3202 	mla	r2, ip, r2, r3
 8006ff0:	e7a8      	b.n	8006f44 <_svfiprintf_r+0xd8>
 8006ff2:	2300      	movs	r3, #0
 8006ff4:	f04f 0c0a 	mov.w	ip, #10
 8006ff8:	4619      	mov	r1, r3
 8006ffa:	3401      	adds	r4, #1
 8006ffc:	9305      	str	r3, [sp, #20]
 8006ffe:	4620      	mov	r0, r4
 8007000:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007004:	3a30      	subs	r2, #48	@ 0x30
 8007006:	2a09      	cmp	r2, #9
 8007008:	d903      	bls.n	8007012 <_svfiprintf_r+0x1a6>
 800700a:	2b00      	cmp	r3, #0
 800700c:	d0c6      	beq.n	8006f9c <_svfiprintf_r+0x130>
 800700e:	9105      	str	r1, [sp, #20]
 8007010:	e7c4      	b.n	8006f9c <_svfiprintf_r+0x130>
 8007012:	4604      	mov	r4, r0
 8007014:	2301      	movs	r3, #1
 8007016:	fb0c 2101 	mla	r1, ip, r1, r2
 800701a:	e7f0      	b.n	8006ffe <_svfiprintf_r+0x192>
 800701c:	ab03      	add	r3, sp, #12
 800701e:	9300      	str	r3, [sp, #0]
 8007020:	462a      	mov	r2, r5
 8007022:	4638      	mov	r0, r7
 8007024:	4b0e      	ldr	r3, [pc, #56]	@ (8007060 <_svfiprintf_r+0x1f4>)
 8007026:	a904      	add	r1, sp, #16
 8007028:	f7fc fcba 	bl	80039a0 <_printf_float>
 800702c:	1c42      	adds	r2, r0, #1
 800702e:	4606      	mov	r6, r0
 8007030:	d1d6      	bne.n	8006fe0 <_svfiprintf_r+0x174>
 8007032:	89ab      	ldrh	r3, [r5, #12]
 8007034:	065b      	lsls	r3, r3, #25
 8007036:	f53f af2d 	bmi.w	8006e94 <_svfiprintf_r+0x28>
 800703a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800703c:	e72c      	b.n	8006e98 <_svfiprintf_r+0x2c>
 800703e:	ab03      	add	r3, sp, #12
 8007040:	9300      	str	r3, [sp, #0]
 8007042:	462a      	mov	r2, r5
 8007044:	4638      	mov	r0, r7
 8007046:	4b06      	ldr	r3, [pc, #24]	@ (8007060 <_svfiprintf_r+0x1f4>)
 8007048:	a904      	add	r1, sp, #16
 800704a:	f7fc ff47 	bl	8003edc <_printf_i>
 800704e:	e7ed      	b.n	800702c <_svfiprintf_r+0x1c0>
 8007050:	080080af 	.word	0x080080af
 8007054:	080080b5 	.word	0x080080b5
 8007058:	080080b9 	.word	0x080080b9
 800705c:	080039a1 	.word	0x080039a1
 8007060:	08006db5 	.word	0x08006db5

08007064 <__sfputc_r>:
 8007064:	6893      	ldr	r3, [r2, #8]
 8007066:	b410      	push	{r4}
 8007068:	3b01      	subs	r3, #1
 800706a:	2b00      	cmp	r3, #0
 800706c:	6093      	str	r3, [r2, #8]
 800706e:	da07      	bge.n	8007080 <__sfputc_r+0x1c>
 8007070:	6994      	ldr	r4, [r2, #24]
 8007072:	42a3      	cmp	r3, r4
 8007074:	db01      	blt.n	800707a <__sfputc_r+0x16>
 8007076:	290a      	cmp	r1, #10
 8007078:	d102      	bne.n	8007080 <__sfputc_r+0x1c>
 800707a:	bc10      	pop	{r4}
 800707c:	f000 b9da 	b.w	8007434 <__swbuf_r>
 8007080:	6813      	ldr	r3, [r2, #0]
 8007082:	1c58      	adds	r0, r3, #1
 8007084:	6010      	str	r0, [r2, #0]
 8007086:	7019      	strb	r1, [r3, #0]
 8007088:	4608      	mov	r0, r1
 800708a:	bc10      	pop	{r4}
 800708c:	4770      	bx	lr

0800708e <__sfputs_r>:
 800708e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007090:	4606      	mov	r6, r0
 8007092:	460f      	mov	r7, r1
 8007094:	4614      	mov	r4, r2
 8007096:	18d5      	adds	r5, r2, r3
 8007098:	42ac      	cmp	r4, r5
 800709a:	d101      	bne.n	80070a0 <__sfputs_r+0x12>
 800709c:	2000      	movs	r0, #0
 800709e:	e007      	b.n	80070b0 <__sfputs_r+0x22>
 80070a0:	463a      	mov	r2, r7
 80070a2:	4630      	mov	r0, r6
 80070a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80070a8:	f7ff ffdc 	bl	8007064 <__sfputc_r>
 80070ac:	1c43      	adds	r3, r0, #1
 80070ae:	d1f3      	bne.n	8007098 <__sfputs_r+0xa>
 80070b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080070b4 <_vfiprintf_r>:
 80070b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070b8:	460d      	mov	r5, r1
 80070ba:	4614      	mov	r4, r2
 80070bc:	4698      	mov	r8, r3
 80070be:	4606      	mov	r6, r0
 80070c0:	b09d      	sub	sp, #116	@ 0x74
 80070c2:	b118      	cbz	r0, 80070cc <_vfiprintf_r+0x18>
 80070c4:	6a03      	ldr	r3, [r0, #32]
 80070c6:	b90b      	cbnz	r3, 80070cc <_vfiprintf_r+0x18>
 80070c8:	f7fd fabc 	bl	8004644 <__sinit>
 80070cc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80070ce:	07d9      	lsls	r1, r3, #31
 80070d0:	d405      	bmi.n	80070de <_vfiprintf_r+0x2a>
 80070d2:	89ab      	ldrh	r3, [r5, #12]
 80070d4:	059a      	lsls	r2, r3, #22
 80070d6:	d402      	bmi.n	80070de <_vfiprintf_r+0x2a>
 80070d8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80070da:	f7fd fbde 	bl	800489a <__retarget_lock_acquire_recursive>
 80070de:	89ab      	ldrh	r3, [r5, #12]
 80070e0:	071b      	lsls	r3, r3, #28
 80070e2:	d501      	bpl.n	80070e8 <_vfiprintf_r+0x34>
 80070e4:	692b      	ldr	r3, [r5, #16]
 80070e6:	b99b      	cbnz	r3, 8007110 <_vfiprintf_r+0x5c>
 80070e8:	4629      	mov	r1, r5
 80070ea:	4630      	mov	r0, r6
 80070ec:	f000 f9e0 	bl	80074b0 <__swsetup_r>
 80070f0:	b170      	cbz	r0, 8007110 <_vfiprintf_r+0x5c>
 80070f2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80070f4:	07dc      	lsls	r4, r3, #31
 80070f6:	d504      	bpl.n	8007102 <_vfiprintf_r+0x4e>
 80070f8:	f04f 30ff 	mov.w	r0, #4294967295
 80070fc:	b01d      	add	sp, #116	@ 0x74
 80070fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007102:	89ab      	ldrh	r3, [r5, #12]
 8007104:	0598      	lsls	r0, r3, #22
 8007106:	d4f7      	bmi.n	80070f8 <_vfiprintf_r+0x44>
 8007108:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800710a:	f7fd fbc7 	bl	800489c <__retarget_lock_release_recursive>
 800710e:	e7f3      	b.n	80070f8 <_vfiprintf_r+0x44>
 8007110:	2300      	movs	r3, #0
 8007112:	9309      	str	r3, [sp, #36]	@ 0x24
 8007114:	2320      	movs	r3, #32
 8007116:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800711a:	2330      	movs	r3, #48	@ 0x30
 800711c:	f04f 0901 	mov.w	r9, #1
 8007120:	f8cd 800c 	str.w	r8, [sp, #12]
 8007124:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 80072d0 <_vfiprintf_r+0x21c>
 8007128:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800712c:	4623      	mov	r3, r4
 800712e:	469a      	mov	sl, r3
 8007130:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007134:	b10a      	cbz	r2, 800713a <_vfiprintf_r+0x86>
 8007136:	2a25      	cmp	r2, #37	@ 0x25
 8007138:	d1f9      	bne.n	800712e <_vfiprintf_r+0x7a>
 800713a:	ebba 0b04 	subs.w	fp, sl, r4
 800713e:	d00b      	beq.n	8007158 <_vfiprintf_r+0xa4>
 8007140:	465b      	mov	r3, fp
 8007142:	4622      	mov	r2, r4
 8007144:	4629      	mov	r1, r5
 8007146:	4630      	mov	r0, r6
 8007148:	f7ff ffa1 	bl	800708e <__sfputs_r>
 800714c:	3001      	adds	r0, #1
 800714e:	f000 80a7 	beq.w	80072a0 <_vfiprintf_r+0x1ec>
 8007152:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007154:	445a      	add	r2, fp
 8007156:	9209      	str	r2, [sp, #36]	@ 0x24
 8007158:	f89a 3000 	ldrb.w	r3, [sl]
 800715c:	2b00      	cmp	r3, #0
 800715e:	f000 809f 	beq.w	80072a0 <_vfiprintf_r+0x1ec>
 8007162:	2300      	movs	r3, #0
 8007164:	f04f 32ff 	mov.w	r2, #4294967295
 8007168:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800716c:	f10a 0a01 	add.w	sl, sl, #1
 8007170:	9304      	str	r3, [sp, #16]
 8007172:	9307      	str	r3, [sp, #28]
 8007174:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007178:	931a      	str	r3, [sp, #104]	@ 0x68
 800717a:	4654      	mov	r4, sl
 800717c:	2205      	movs	r2, #5
 800717e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007182:	4853      	ldr	r0, [pc, #332]	@ (80072d0 <_vfiprintf_r+0x21c>)
 8007184:	f7fd fb8b 	bl	800489e <memchr>
 8007188:	9a04      	ldr	r2, [sp, #16]
 800718a:	b9d8      	cbnz	r0, 80071c4 <_vfiprintf_r+0x110>
 800718c:	06d1      	lsls	r1, r2, #27
 800718e:	bf44      	itt	mi
 8007190:	2320      	movmi	r3, #32
 8007192:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007196:	0713      	lsls	r3, r2, #28
 8007198:	bf44      	itt	mi
 800719a:	232b      	movmi	r3, #43	@ 0x2b
 800719c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80071a0:	f89a 3000 	ldrb.w	r3, [sl]
 80071a4:	2b2a      	cmp	r3, #42	@ 0x2a
 80071a6:	d015      	beq.n	80071d4 <_vfiprintf_r+0x120>
 80071a8:	4654      	mov	r4, sl
 80071aa:	2000      	movs	r0, #0
 80071ac:	f04f 0c0a 	mov.w	ip, #10
 80071b0:	9a07      	ldr	r2, [sp, #28]
 80071b2:	4621      	mov	r1, r4
 80071b4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80071b8:	3b30      	subs	r3, #48	@ 0x30
 80071ba:	2b09      	cmp	r3, #9
 80071bc:	d94b      	bls.n	8007256 <_vfiprintf_r+0x1a2>
 80071be:	b1b0      	cbz	r0, 80071ee <_vfiprintf_r+0x13a>
 80071c0:	9207      	str	r2, [sp, #28]
 80071c2:	e014      	b.n	80071ee <_vfiprintf_r+0x13a>
 80071c4:	eba0 0308 	sub.w	r3, r0, r8
 80071c8:	fa09 f303 	lsl.w	r3, r9, r3
 80071cc:	4313      	orrs	r3, r2
 80071ce:	46a2      	mov	sl, r4
 80071d0:	9304      	str	r3, [sp, #16]
 80071d2:	e7d2      	b.n	800717a <_vfiprintf_r+0xc6>
 80071d4:	9b03      	ldr	r3, [sp, #12]
 80071d6:	1d19      	adds	r1, r3, #4
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	9103      	str	r1, [sp, #12]
 80071dc:	2b00      	cmp	r3, #0
 80071de:	bfbb      	ittet	lt
 80071e0:	425b      	neglt	r3, r3
 80071e2:	f042 0202 	orrlt.w	r2, r2, #2
 80071e6:	9307      	strge	r3, [sp, #28]
 80071e8:	9307      	strlt	r3, [sp, #28]
 80071ea:	bfb8      	it	lt
 80071ec:	9204      	strlt	r2, [sp, #16]
 80071ee:	7823      	ldrb	r3, [r4, #0]
 80071f0:	2b2e      	cmp	r3, #46	@ 0x2e
 80071f2:	d10a      	bne.n	800720a <_vfiprintf_r+0x156>
 80071f4:	7863      	ldrb	r3, [r4, #1]
 80071f6:	2b2a      	cmp	r3, #42	@ 0x2a
 80071f8:	d132      	bne.n	8007260 <_vfiprintf_r+0x1ac>
 80071fa:	9b03      	ldr	r3, [sp, #12]
 80071fc:	3402      	adds	r4, #2
 80071fe:	1d1a      	adds	r2, r3, #4
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	9203      	str	r2, [sp, #12]
 8007204:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007208:	9305      	str	r3, [sp, #20]
 800720a:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 80072d4 <_vfiprintf_r+0x220>
 800720e:	2203      	movs	r2, #3
 8007210:	4650      	mov	r0, sl
 8007212:	7821      	ldrb	r1, [r4, #0]
 8007214:	f7fd fb43 	bl	800489e <memchr>
 8007218:	b138      	cbz	r0, 800722a <_vfiprintf_r+0x176>
 800721a:	2240      	movs	r2, #64	@ 0x40
 800721c:	9b04      	ldr	r3, [sp, #16]
 800721e:	eba0 000a 	sub.w	r0, r0, sl
 8007222:	4082      	lsls	r2, r0
 8007224:	4313      	orrs	r3, r2
 8007226:	3401      	adds	r4, #1
 8007228:	9304      	str	r3, [sp, #16]
 800722a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800722e:	2206      	movs	r2, #6
 8007230:	4829      	ldr	r0, [pc, #164]	@ (80072d8 <_vfiprintf_r+0x224>)
 8007232:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007236:	f7fd fb32 	bl	800489e <memchr>
 800723a:	2800      	cmp	r0, #0
 800723c:	d03f      	beq.n	80072be <_vfiprintf_r+0x20a>
 800723e:	4b27      	ldr	r3, [pc, #156]	@ (80072dc <_vfiprintf_r+0x228>)
 8007240:	bb1b      	cbnz	r3, 800728a <_vfiprintf_r+0x1d6>
 8007242:	9b03      	ldr	r3, [sp, #12]
 8007244:	3307      	adds	r3, #7
 8007246:	f023 0307 	bic.w	r3, r3, #7
 800724a:	3308      	adds	r3, #8
 800724c:	9303      	str	r3, [sp, #12]
 800724e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007250:	443b      	add	r3, r7
 8007252:	9309      	str	r3, [sp, #36]	@ 0x24
 8007254:	e76a      	b.n	800712c <_vfiprintf_r+0x78>
 8007256:	460c      	mov	r4, r1
 8007258:	2001      	movs	r0, #1
 800725a:	fb0c 3202 	mla	r2, ip, r2, r3
 800725e:	e7a8      	b.n	80071b2 <_vfiprintf_r+0xfe>
 8007260:	2300      	movs	r3, #0
 8007262:	f04f 0c0a 	mov.w	ip, #10
 8007266:	4619      	mov	r1, r3
 8007268:	3401      	adds	r4, #1
 800726a:	9305      	str	r3, [sp, #20]
 800726c:	4620      	mov	r0, r4
 800726e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007272:	3a30      	subs	r2, #48	@ 0x30
 8007274:	2a09      	cmp	r2, #9
 8007276:	d903      	bls.n	8007280 <_vfiprintf_r+0x1cc>
 8007278:	2b00      	cmp	r3, #0
 800727a:	d0c6      	beq.n	800720a <_vfiprintf_r+0x156>
 800727c:	9105      	str	r1, [sp, #20]
 800727e:	e7c4      	b.n	800720a <_vfiprintf_r+0x156>
 8007280:	4604      	mov	r4, r0
 8007282:	2301      	movs	r3, #1
 8007284:	fb0c 2101 	mla	r1, ip, r1, r2
 8007288:	e7f0      	b.n	800726c <_vfiprintf_r+0x1b8>
 800728a:	ab03      	add	r3, sp, #12
 800728c:	9300      	str	r3, [sp, #0]
 800728e:	462a      	mov	r2, r5
 8007290:	4630      	mov	r0, r6
 8007292:	4b13      	ldr	r3, [pc, #76]	@ (80072e0 <_vfiprintf_r+0x22c>)
 8007294:	a904      	add	r1, sp, #16
 8007296:	f7fc fb83 	bl	80039a0 <_printf_float>
 800729a:	4607      	mov	r7, r0
 800729c:	1c78      	adds	r0, r7, #1
 800729e:	d1d6      	bne.n	800724e <_vfiprintf_r+0x19a>
 80072a0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80072a2:	07d9      	lsls	r1, r3, #31
 80072a4:	d405      	bmi.n	80072b2 <_vfiprintf_r+0x1fe>
 80072a6:	89ab      	ldrh	r3, [r5, #12]
 80072a8:	059a      	lsls	r2, r3, #22
 80072aa:	d402      	bmi.n	80072b2 <_vfiprintf_r+0x1fe>
 80072ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80072ae:	f7fd faf5 	bl	800489c <__retarget_lock_release_recursive>
 80072b2:	89ab      	ldrh	r3, [r5, #12]
 80072b4:	065b      	lsls	r3, r3, #25
 80072b6:	f53f af1f 	bmi.w	80070f8 <_vfiprintf_r+0x44>
 80072ba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80072bc:	e71e      	b.n	80070fc <_vfiprintf_r+0x48>
 80072be:	ab03      	add	r3, sp, #12
 80072c0:	9300      	str	r3, [sp, #0]
 80072c2:	462a      	mov	r2, r5
 80072c4:	4630      	mov	r0, r6
 80072c6:	4b06      	ldr	r3, [pc, #24]	@ (80072e0 <_vfiprintf_r+0x22c>)
 80072c8:	a904      	add	r1, sp, #16
 80072ca:	f7fc fe07 	bl	8003edc <_printf_i>
 80072ce:	e7e4      	b.n	800729a <_vfiprintf_r+0x1e6>
 80072d0:	080080af 	.word	0x080080af
 80072d4:	080080b5 	.word	0x080080b5
 80072d8:	080080b9 	.word	0x080080b9
 80072dc:	080039a1 	.word	0x080039a1
 80072e0:	0800708f 	.word	0x0800708f

080072e4 <__sflush_r>:
 80072e4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80072e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072ea:	0716      	lsls	r6, r2, #28
 80072ec:	4605      	mov	r5, r0
 80072ee:	460c      	mov	r4, r1
 80072f0:	d454      	bmi.n	800739c <__sflush_r+0xb8>
 80072f2:	684b      	ldr	r3, [r1, #4]
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	dc02      	bgt.n	80072fe <__sflush_r+0x1a>
 80072f8:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	dd48      	ble.n	8007390 <__sflush_r+0xac>
 80072fe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007300:	2e00      	cmp	r6, #0
 8007302:	d045      	beq.n	8007390 <__sflush_r+0xac>
 8007304:	2300      	movs	r3, #0
 8007306:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800730a:	682f      	ldr	r7, [r5, #0]
 800730c:	6a21      	ldr	r1, [r4, #32]
 800730e:	602b      	str	r3, [r5, #0]
 8007310:	d030      	beq.n	8007374 <__sflush_r+0x90>
 8007312:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007314:	89a3      	ldrh	r3, [r4, #12]
 8007316:	0759      	lsls	r1, r3, #29
 8007318:	d505      	bpl.n	8007326 <__sflush_r+0x42>
 800731a:	6863      	ldr	r3, [r4, #4]
 800731c:	1ad2      	subs	r2, r2, r3
 800731e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007320:	b10b      	cbz	r3, 8007326 <__sflush_r+0x42>
 8007322:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007324:	1ad2      	subs	r2, r2, r3
 8007326:	2300      	movs	r3, #0
 8007328:	4628      	mov	r0, r5
 800732a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800732c:	6a21      	ldr	r1, [r4, #32]
 800732e:	47b0      	blx	r6
 8007330:	1c43      	adds	r3, r0, #1
 8007332:	89a3      	ldrh	r3, [r4, #12]
 8007334:	d106      	bne.n	8007344 <__sflush_r+0x60>
 8007336:	6829      	ldr	r1, [r5, #0]
 8007338:	291d      	cmp	r1, #29
 800733a:	d82b      	bhi.n	8007394 <__sflush_r+0xb0>
 800733c:	4a28      	ldr	r2, [pc, #160]	@ (80073e0 <__sflush_r+0xfc>)
 800733e:	40ca      	lsrs	r2, r1
 8007340:	07d6      	lsls	r6, r2, #31
 8007342:	d527      	bpl.n	8007394 <__sflush_r+0xb0>
 8007344:	2200      	movs	r2, #0
 8007346:	6062      	str	r2, [r4, #4]
 8007348:	6922      	ldr	r2, [r4, #16]
 800734a:	04d9      	lsls	r1, r3, #19
 800734c:	6022      	str	r2, [r4, #0]
 800734e:	d504      	bpl.n	800735a <__sflush_r+0x76>
 8007350:	1c42      	adds	r2, r0, #1
 8007352:	d101      	bne.n	8007358 <__sflush_r+0x74>
 8007354:	682b      	ldr	r3, [r5, #0]
 8007356:	b903      	cbnz	r3, 800735a <__sflush_r+0x76>
 8007358:	6560      	str	r0, [r4, #84]	@ 0x54
 800735a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800735c:	602f      	str	r7, [r5, #0]
 800735e:	b1b9      	cbz	r1, 8007390 <__sflush_r+0xac>
 8007360:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007364:	4299      	cmp	r1, r3
 8007366:	d002      	beq.n	800736e <__sflush_r+0x8a>
 8007368:	4628      	mov	r0, r5
 800736a:	f7fe f909 	bl	8005580 <_free_r>
 800736e:	2300      	movs	r3, #0
 8007370:	6363      	str	r3, [r4, #52]	@ 0x34
 8007372:	e00d      	b.n	8007390 <__sflush_r+0xac>
 8007374:	2301      	movs	r3, #1
 8007376:	4628      	mov	r0, r5
 8007378:	47b0      	blx	r6
 800737a:	4602      	mov	r2, r0
 800737c:	1c50      	adds	r0, r2, #1
 800737e:	d1c9      	bne.n	8007314 <__sflush_r+0x30>
 8007380:	682b      	ldr	r3, [r5, #0]
 8007382:	2b00      	cmp	r3, #0
 8007384:	d0c6      	beq.n	8007314 <__sflush_r+0x30>
 8007386:	2b1d      	cmp	r3, #29
 8007388:	d001      	beq.n	800738e <__sflush_r+0xaa>
 800738a:	2b16      	cmp	r3, #22
 800738c:	d11d      	bne.n	80073ca <__sflush_r+0xe6>
 800738e:	602f      	str	r7, [r5, #0]
 8007390:	2000      	movs	r0, #0
 8007392:	e021      	b.n	80073d8 <__sflush_r+0xf4>
 8007394:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007398:	b21b      	sxth	r3, r3
 800739a:	e01a      	b.n	80073d2 <__sflush_r+0xee>
 800739c:	690f      	ldr	r7, [r1, #16]
 800739e:	2f00      	cmp	r7, #0
 80073a0:	d0f6      	beq.n	8007390 <__sflush_r+0xac>
 80073a2:	0793      	lsls	r3, r2, #30
 80073a4:	bf18      	it	ne
 80073a6:	2300      	movne	r3, #0
 80073a8:	680e      	ldr	r6, [r1, #0]
 80073aa:	bf08      	it	eq
 80073ac:	694b      	ldreq	r3, [r1, #20]
 80073ae:	1bf6      	subs	r6, r6, r7
 80073b0:	600f      	str	r7, [r1, #0]
 80073b2:	608b      	str	r3, [r1, #8]
 80073b4:	2e00      	cmp	r6, #0
 80073b6:	ddeb      	ble.n	8007390 <__sflush_r+0xac>
 80073b8:	4633      	mov	r3, r6
 80073ba:	463a      	mov	r2, r7
 80073bc:	4628      	mov	r0, r5
 80073be:	6a21      	ldr	r1, [r4, #32]
 80073c0:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 80073c4:	47e0      	blx	ip
 80073c6:	2800      	cmp	r0, #0
 80073c8:	dc07      	bgt.n	80073da <__sflush_r+0xf6>
 80073ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80073ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80073d2:	f04f 30ff 	mov.w	r0, #4294967295
 80073d6:	81a3      	strh	r3, [r4, #12]
 80073d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80073da:	4407      	add	r7, r0
 80073dc:	1a36      	subs	r6, r6, r0
 80073de:	e7e9      	b.n	80073b4 <__sflush_r+0xd0>
 80073e0:	20400001 	.word	0x20400001

080073e4 <_fflush_r>:
 80073e4:	b538      	push	{r3, r4, r5, lr}
 80073e6:	690b      	ldr	r3, [r1, #16]
 80073e8:	4605      	mov	r5, r0
 80073ea:	460c      	mov	r4, r1
 80073ec:	b913      	cbnz	r3, 80073f4 <_fflush_r+0x10>
 80073ee:	2500      	movs	r5, #0
 80073f0:	4628      	mov	r0, r5
 80073f2:	bd38      	pop	{r3, r4, r5, pc}
 80073f4:	b118      	cbz	r0, 80073fe <_fflush_r+0x1a>
 80073f6:	6a03      	ldr	r3, [r0, #32]
 80073f8:	b90b      	cbnz	r3, 80073fe <_fflush_r+0x1a>
 80073fa:	f7fd f923 	bl	8004644 <__sinit>
 80073fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007402:	2b00      	cmp	r3, #0
 8007404:	d0f3      	beq.n	80073ee <_fflush_r+0xa>
 8007406:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007408:	07d0      	lsls	r0, r2, #31
 800740a:	d404      	bmi.n	8007416 <_fflush_r+0x32>
 800740c:	0599      	lsls	r1, r3, #22
 800740e:	d402      	bmi.n	8007416 <_fflush_r+0x32>
 8007410:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007412:	f7fd fa42 	bl	800489a <__retarget_lock_acquire_recursive>
 8007416:	4628      	mov	r0, r5
 8007418:	4621      	mov	r1, r4
 800741a:	f7ff ff63 	bl	80072e4 <__sflush_r>
 800741e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007420:	4605      	mov	r5, r0
 8007422:	07da      	lsls	r2, r3, #31
 8007424:	d4e4      	bmi.n	80073f0 <_fflush_r+0xc>
 8007426:	89a3      	ldrh	r3, [r4, #12]
 8007428:	059b      	lsls	r3, r3, #22
 800742a:	d4e1      	bmi.n	80073f0 <_fflush_r+0xc>
 800742c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800742e:	f7fd fa35 	bl	800489c <__retarget_lock_release_recursive>
 8007432:	e7dd      	b.n	80073f0 <_fflush_r+0xc>

08007434 <__swbuf_r>:
 8007434:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007436:	460e      	mov	r6, r1
 8007438:	4614      	mov	r4, r2
 800743a:	4605      	mov	r5, r0
 800743c:	b118      	cbz	r0, 8007446 <__swbuf_r+0x12>
 800743e:	6a03      	ldr	r3, [r0, #32]
 8007440:	b90b      	cbnz	r3, 8007446 <__swbuf_r+0x12>
 8007442:	f7fd f8ff 	bl	8004644 <__sinit>
 8007446:	69a3      	ldr	r3, [r4, #24]
 8007448:	60a3      	str	r3, [r4, #8]
 800744a:	89a3      	ldrh	r3, [r4, #12]
 800744c:	071a      	lsls	r2, r3, #28
 800744e:	d501      	bpl.n	8007454 <__swbuf_r+0x20>
 8007450:	6923      	ldr	r3, [r4, #16]
 8007452:	b943      	cbnz	r3, 8007466 <__swbuf_r+0x32>
 8007454:	4621      	mov	r1, r4
 8007456:	4628      	mov	r0, r5
 8007458:	f000 f82a 	bl	80074b0 <__swsetup_r>
 800745c:	b118      	cbz	r0, 8007466 <__swbuf_r+0x32>
 800745e:	f04f 37ff 	mov.w	r7, #4294967295
 8007462:	4638      	mov	r0, r7
 8007464:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007466:	6823      	ldr	r3, [r4, #0]
 8007468:	6922      	ldr	r2, [r4, #16]
 800746a:	b2f6      	uxtb	r6, r6
 800746c:	1a98      	subs	r0, r3, r2
 800746e:	6963      	ldr	r3, [r4, #20]
 8007470:	4637      	mov	r7, r6
 8007472:	4283      	cmp	r3, r0
 8007474:	dc05      	bgt.n	8007482 <__swbuf_r+0x4e>
 8007476:	4621      	mov	r1, r4
 8007478:	4628      	mov	r0, r5
 800747a:	f7ff ffb3 	bl	80073e4 <_fflush_r>
 800747e:	2800      	cmp	r0, #0
 8007480:	d1ed      	bne.n	800745e <__swbuf_r+0x2a>
 8007482:	68a3      	ldr	r3, [r4, #8]
 8007484:	3b01      	subs	r3, #1
 8007486:	60a3      	str	r3, [r4, #8]
 8007488:	6823      	ldr	r3, [r4, #0]
 800748a:	1c5a      	adds	r2, r3, #1
 800748c:	6022      	str	r2, [r4, #0]
 800748e:	701e      	strb	r6, [r3, #0]
 8007490:	6962      	ldr	r2, [r4, #20]
 8007492:	1c43      	adds	r3, r0, #1
 8007494:	429a      	cmp	r2, r3
 8007496:	d004      	beq.n	80074a2 <__swbuf_r+0x6e>
 8007498:	89a3      	ldrh	r3, [r4, #12]
 800749a:	07db      	lsls	r3, r3, #31
 800749c:	d5e1      	bpl.n	8007462 <__swbuf_r+0x2e>
 800749e:	2e0a      	cmp	r6, #10
 80074a0:	d1df      	bne.n	8007462 <__swbuf_r+0x2e>
 80074a2:	4621      	mov	r1, r4
 80074a4:	4628      	mov	r0, r5
 80074a6:	f7ff ff9d 	bl	80073e4 <_fflush_r>
 80074aa:	2800      	cmp	r0, #0
 80074ac:	d0d9      	beq.n	8007462 <__swbuf_r+0x2e>
 80074ae:	e7d6      	b.n	800745e <__swbuf_r+0x2a>

080074b0 <__swsetup_r>:
 80074b0:	b538      	push	{r3, r4, r5, lr}
 80074b2:	4b29      	ldr	r3, [pc, #164]	@ (8007558 <__swsetup_r+0xa8>)
 80074b4:	4605      	mov	r5, r0
 80074b6:	6818      	ldr	r0, [r3, #0]
 80074b8:	460c      	mov	r4, r1
 80074ba:	b118      	cbz	r0, 80074c4 <__swsetup_r+0x14>
 80074bc:	6a03      	ldr	r3, [r0, #32]
 80074be:	b90b      	cbnz	r3, 80074c4 <__swsetup_r+0x14>
 80074c0:	f7fd f8c0 	bl	8004644 <__sinit>
 80074c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80074c8:	0719      	lsls	r1, r3, #28
 80074ca:	d422      	bmi.n	8007512 <__swsetup_r+0x62>
 80074cc:	06da      	lsls	r2, r3, #27
 80074ce:	d407      	bmi.n	80074e0 <__swsetup_r+0x30>
 80074d0:	2209      	movs	r2, #9
 80074d2:	602a      	str	r2, [r5, #0]
 80074d4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80074d8:	f04f 30ff 	mov.w	r0, #4294967295
 80074dc:	81a3      	strh	r3, [r4, #12]
 80074de:	e033      	b.n	8007548 <__swsetup_r+0x98>
 80074e0:	0758      	lsls	r0, r3, #29
 80074e2:	d512      	bpl.n	800750a <__swsetup_r+0x5a>
 80074e4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80074e6:	b141      	cbz	r1, 80074fa <__swsetup_r+0x4a>
 80074e8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80074ec:	4299      	cmp	r1, r3
 80074ee:	d002      	beq.n	80074f6 <__swsetup_r+0x46>
 80074f0:	4628      	mov	r0, r5
 80074f2:	f7fe f845 	bl	8005580 <_free_r>
 80074f6:	2300      	movs	r3, #0
 80074f8:	6363      	str	r3, [r4, #52]	@ 0x34
 80074fa:	89a3      	ldrh	r3, [r4, #12]
 80074fc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007500:	81a3      	strh	r3, [r4, #12]
 8007502:	2300      	movs	r3, #0
 8007504:	6063      	str	r3, [r4, #4]
 8007506:	6923      	ldr	r3, [r4, #16]
 8007508:	6023      	str	r3, [r4, #0]
 800750a:	89a3      	ldrh	r3, [r4, #12]
 800750c:	f043 0308 	orr.w	r3, r3, #8
 8007510:	81a3      	strh	r3, [r4, #12]
 8007512:	6923      	ldr	r3, [r4, #16]
 8007514:	b94b      	cbnz	r3, 800752a <__swsetup_r+0x7a>
 8007516:	89a3      	ldrh	r3, [r4, #12]
 8007518:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800751c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007520:	d003      	beq.n	800752a <__swsetup_r+0x7a>
 8007522:	4621      	mov	r1, r4
 8007524:	4628      	mov	r0, r5
 8007526:	f000 fc58 	bl	8007dda <__smakebuf_r>
 800752a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800752e:	f013 0201 	ands.w	r2, r3, #1
 8007532:	d00a      	beq.n	800754a <__swsetup_r+0x9a>
 8007534:	2200      	movs	r2, #0
 8007536:	60a2      	str	r2, [r4, #8]
 8007538:	6962      	ldr	r2, [r4, #20]
 800753a:	4252      	negs	r2, r2
 800753c:	61a2      	str	r2, [r4, #24]
 800753e:	6922      	ldr	r2, [r4, #16]
 8007540:	b942      	cbnz	r2, 8007554 <__swsetup_r+0xa4>
 8007542:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007546:	d1c5      	bne.n	80074d4 <__swsetup_r+0x24>
 8007548:	bd38      	pop	{r3, r4, r5, pc}
 800754a:	0799      	lsls	r1, r3, #30
 800754c:	bf58      	it	pl
 800754e:	6962      	ldrpl	r2, [r4, #20]
 8007550:	60a2      	str	r2, [r4, #8]
 8007552:	e7f4      	b.n	800753e <__swsetup_r+0x8e>
 8007554:	2000      	movs	r0, #0
 8007556:	e7f7      	b.n	8007548 <__swsetup_r+0x98>
 8007558:	2000001c 	.word	0x2000001c

0800755c <memmove>:
 800755c:	4288      	cmp	r0, r1
 800755e:	b510      	push	{r4, lr}
 8007560:	eb01 0402 	add.w	r4, r1, r2
 8007564:	d902      	bls.n	800756c <memmove+0x10>
 8007566:	4284      	cmp	r4, r0
 8007568:	4623      	mov	r3, r4
 800756a:	d807      	bhi.n	800757c <memmove+0x20>
 800756c:	1e43      	subs	r3, r0, #1
 800756e:	42a1      	cmp	r1, r4
 8007570:	d008      	beq.n	8007584 <memmove+0x28>
 8007572:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007576:	f803 2f01 	strb.w	r2, [r3, #1]!
 800757a:	e7f8      	b.n	800756e <memmove+0x12>
 800757c:	4601      	mov	r1, r0
 800757e:	4402      	add	r2, r0
 8007580:	428a      	cmp	r2, r1
 8007582:	d100      	bne.n	8007586 <memmove+0x2a>
 8007584:	bd10      	pop	{r4, pc}
 8007586:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800758a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800758e:	e7f7      	b.n	8007580 <memmove+0x24>

08007590 <strncmp>:
 8007590:	b510      	push	{r4, lr}
 8007592:	b16a      	cbz	r2, 80075b0 <strncmp+0x20>
 8007594:	3901      	subs	r1, #1
 8007596:	1884      	adds	r4, r0, r2
 8007598:	f810 2b01 	ldrb.w	r2, [r0], #1
 800759c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80075a0:	429a      	cmp	r2, r3
 80075a2:	d103      	bne.n	80075ac <strncmp+0x1c>
 80075a4:	42a0      	cmp	r0, r4
 80075a6:	d001      	beq.n	80075ac <strncmp+0x1c>
 80075a8:	2a00      	cmp	r2, #0
 80075aa:	d1f5      	bne.n	8007598 <strncmp+0x8>
 80075ac:	1ad0      	subs	r0, r2, r3
 80075ae:	bd10      	pop	{r4, pc}
 80075b0:	4610      	mov	r0, r2
 80075b2:	e7fc      	b.n	80075ae <strncmp+0x1e>

080075b4 <_sbrk_r>:
 80075b4:	b538      	push	{r3, r4, r5, lr}
 80075b6:	2300      	movs	r3, #0
 80075b8:	4d05      	ldr	r5, [pc, #20]	@ (80075d0 <_sbrk_r+0x1c>)
 80075ba:	4604      	mov	r4, r0
 80075bc:	4608      	mov	r0, r1
 80075be:	602b      	str	r3, [r5, #0]
 80075c0:	f7fa f8b8 	bl	8001734 <_sbrk>
 80075c4:	1c43      	adds	r3, r0, #1
 80075c6:	d102      	bne.n	80075ce <_sbrk_r+0x1a>
 80075c8:	682b      	ldr	r3, [r5, #0]
 80075ca:	b103      	cbz	r3, 80075ce <_sbrk_r+0x1a>
 80075cc:	6023      	str	r3, [r4, #0]
 80075ce:	bd38      	pop	{r3, r4, r5, pc}
 80075d0:	200003d4 	.word	0x200003d4

080075d4 <memcpy>:
 80075d4:	440a      	add	r2, r1
 80075d6:	4291      	cmp	r1, r2
 80075d8:	f100 33ff 	add.w	r3, r0, #4294967295
 80075dc:	d100      	bne.n	80075e0 <memcpy+0xc>
 80075de:	4770      	bx	lr
 80075e0:	b510      	push	{r4, lr}
 80075e2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80075e6:	4291      	cmp	r1, r2
 80075e8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80075ec:	d1f9      	bne.n	80075e2 <memcpy+0xe>
 80075ee:	bd10      	pop	{r4, pc}

080075f0 <nan>:
 80075f0:	2000      	movs	r0, #0
 80075f2:	4901      	ldr	r1, [pc, #4]	@ (80075f8 <nan+0x8>)
 80075f4:	4770      	bx	lr
 80075f6:	bf00      	nop
 80075f8:	7ff80000 	.word	0x7ff80000

080075fc <__assert_func>:
 80075fc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80075fe:	4614      	mov	r4, r2
 8007600:	461a      	mov	r2, r3
 8007602:	4b09      	ldr	r3, [pc, #36]	@ (8007628 <__assert_func+0x2c>)
 8007604:	4605      	mov	r5, r0
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	68d8      	ldr	r0, [r3, #12]
 800760a:	b14c      	cbz	r4, 8007620 <__assert_func+0x24>
 800760c:	4b07      	ldr	r3, [pc, #28]	@ (800762c <__assert_func+0x30>)
 800760e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007612:	9100      	str	r1, [sp, #0]
 8007614:	462b      	mov	r3, r5
 8007616:	4906      	ldr	r1, [pc, #24]	@ (8007630 <__assert_func+0x34>)
 8007618:	f000 fba8 	bl	8007d6c <fiprintf>
 800761c:	f000 fc3c 	bl	8007e98 <abort>
 8007620:	4b04      	ldr	r3, [pc, #16]	@ (8007634 <__assert_func+0x38>)
 8007622:	461c      	mov	r4, r3
 8007624:	e7f3      	b.n	800760e <__assert_func+0x12>
 8007626:	bf00      	nop
 8007628:	2000001c 	.word	0x2000001c
 800762c:	080080c8 	.word	0x080080c8
 8007630:	080080d5 	.word	0x080080d5
 8007634:	08008103 	.word	0x08008103

08007638 <_calloc_r>:
 8007638:	b570      	push	{r4, r5, r6, lr}
 800763a:	fba1 5402 	umull	r5, r4, r1, r2
 800763e:	b934      	cbnz	r4, 800764e <_calloc_r+0x16>
 8007640:	4629      	mov	r1, r5
 8007642:	f7fe f80f 	bl	8005664 <_malloc_r>
 8007646:	4606      	mov	r6, r0
 8007648:	b928      	cbnz	r0, 8007656 <_calloc_r+0x1e>
 800764a:	4630      	mov	r0, r6
 800764c:	bd70      	pop	{r4, r5, r6, pc}
 800764e:	220c      	movs	r2, #12
 8007650:	2600      	movs	r6, #0
 8007652:	6002      	str	r2, [r0, #0]
 8007654:	e7f9      	b.n	800764a <_calloc_r+0x12>
 8007656:	462a      	mov	r2, r5
 8007658:	4621      	mov	r1, r4
 800765a:	f7fd f8a0 	bl	800479e <memset>
 800765e:	e7f4      	b.n	800764a <_calloc_r+0x12>

08007660 <rshift>:
 8007660:	6903      	ldr	r3, [r0, #16]
 8007662:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007666:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800766a:	f100 0414 	add.w	r4, r0, #20
 800766e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8007672:	dd46      	ble.n	8007702 <rshift+0xa2>
 8007674:	f011 011f 	ands.w	r1, r1, #31
 8007678:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800767c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8007680:	d10c      	bne.n	800769c <rshift+0x3c>
 8007682:	4629      	mov	r1, r5
 8007684:	f100 0710 	add.w	r7, r0, #16
 8007688:	42b1      	cmp	r1, r6
 800768a:	d335      	bcc.n	80076f8 <rshift+0x98>
 800768c:	1a9b      	subs	r3, r3, r2
 800768e:	009b      	lsls	r3, r3, #2
 8007690:	1eea      	subs	r2, r5, #3
 8007692:	4296      	cmp	r6, r2
 8007694:	bf38      	it	cc
 8007696:	2300      	movcc	r3, #0
 8007698:	4423      	add	r3, r4
 800769a:	e015      	b.n	80076c8 <rshift+0x68>
 800769c:	46a1      	mov	r9, r4
 800769e:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80076a2:	f1c1 0820 	rsb	r8, r1, #32
 80076a6:	40cf      	lsrs	r7, r1
 80076a8:	f105 0e04 	add.w	lr, r5, #4
 80076ac:	4576      	cmp	r6, lr
 80076ae:	46f4      	mov	ip, lr
 80076b0:	d816      	bhi.n	80076e0 <rshift+0x80>
 80076b2:	1a9a      	subs	r2, r3, r2
 80076b4:	0092      	lsls	r2, r2, #2
 80076b6:	3a04      	subs	r2, #4
 80076b8:	3501      	adds	r5, #1
 80076ba:	42ae      	cmp	r6, r5
 80076bc:	bf38      	it	cc
 80076be:	2200      	movcc	r2, #0
 80076c0:	18a3      	adds	r3, r4, r2
 80076c2:	50a7      	str	r7, [r4, r2]
 80076c4:	b107      	cbz	r7, 80076c8 <rshift+0x68>
 80076c6:	3304      	adds	r3, #4
 80076c8:	42a3      	cmp	r3, r4
 80076ca:	eba3 0204 	sub.w	r2, r3, r4
 80076ce:	bf08      	it	eq
 80076d0:	2300      	moveq	r3, #0
 80076d2:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80076d6:	6102      	str	r2, [r0, #16]
 80076d8:	bf08      	it	eq
 80076da:	6143      	streq	r3, [r0, #20]
 80076dc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80076e0:	f8dc c000 	ldr.w	ip, [ip]
 80076e4:	fa0c fc08 	lsl.w	ip, ip, r8
 80076e8:	ea4c 0707 	orr.w	r7, ip, r7
 80076ec:	f849 7b04 	str.w	r7, [r9], #4
 80076f0:	f85e 7b04 	ldr.w	r7, [lr], #4
 80076f4:	40cf      	lsrs	r7, r1
 80076f6:	e7d9      	b.n	80076ac <rshift+0x4c>
 80076f8:	f851 cb04 	ldr.w	ip, [r1], #4
 80076fc:	f847 cf04 	str.w	ip, [r7, #4]!
 8007700:	e7c2      	b.n	8007688 <rshift+0x28>
 8007702:	4623      	mov	r3, r4
 8007704:	e7e0      	b.n	80076c8 <rshift+0x68>

08007706 <__hexdig_fun>:
 8007706:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800770a:	2b09      	cmp	r3, #9
 800770c:	d802      	bhi.n	8007714 <__hexdig_fun+0xe>
 800770e:	3820      	subs	r0, #32
 8007710:	b2c0      	uxtb	r0, r0
 8007712:	4770      	bx	lr
 8007714:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8007718:	2b05      	cmp	r3, #5
 800771a:	d801      	bhi.n	8007720 <__hexdig_fun+0x1a>
 800771c:	3847      	subs	r0, #71	@ 0x47
 800771e:	e7f7      	b.n	8007710 <__hexdig_fun+0xa>
 8007720:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8007724:	2b05      	cmp	r3, #5
 8007726:	d801      	bhi.n	800772c <__hexdig_fun+0x26>
 8007728:	3827      	subs	r0, #39	@ 0x27
 800772a:	e7f1      	b.n	8007710 <__hexdig_fun+0xa>
 800772c:	2000      	movs	r0, #0
 800772e:	4770      	bx	lr

08007730 <__gethex>:
 8007730:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007734:	468a      	mov	sl, r1
 8007736:	4690      	mov	r8, r2
 8007738:	b085      	sub	sp, #20
 800773a:	9302      	str	r3, [sp, #8]
 800773c:	680b      	ldr	r3, [r1, #0]
 800773e:	9001      	str	r0, [sp, #4]
 8007740:	1c9c      	adds	r4, r3, #2
 8007742:	46a1      	mov	r9, r4
 8007744:	f814 0b01 	ldrb.w	r0, [r4], #1
 8007748:	2830      	cmp	r0, #48	@ 0x30
 800774a:	d0fa      	beq.n	8007742 <__gethex+0x12>
 800774c:	eba9 0303 	sub.w	r3, r9, r3
 8007750:	f1a3 0b02 	sub.w	fp, r3, #2
 8007754:	f7ff ffd7 	bl	8007706 <__hexdig_fun>
 8007758:	4605      	mov	r5, r0
 800775a:	2800      	cmp	r0, #0
 800775c:	d168      	bne.n	8007830 <__gethex+0x100>
 800775e:	2201      	movs	r2, #1
 8007760:	4648      	mov	r0, r9
 8007762:	499f      	ldr	r1, [pc, #636]	@ (80079e0 <__gethex+0x2b0>)
 8007764:	f7ff ff14 	bl	8007590 <strncmp>
 8007768:	4607      	mov	r7, r0
 800776a:	2800      	cmp	r0, #0
 800776c:	d167      	bne.n	800783e <__gethex+0x10e>
 800776e:	f899 0001 	ldrb.w	r0, [r9, #1]
 8007772:	4626      	mov	r6, r4
 8007774:	f7ff ffc7 	bl	8007706 <__hexdig_fun>
 8007778:	2800      	cmp	r0, #0
 800777a:	d062      	beq.n	8007842 <__gethex+0x112>
 800777c:	4623      	mov	r3, r4
 800777e:	7818      	ldrb	r0, [r3, #0]
 8007780:	4699      	mov	r9, r3
 8007782:	2830      	cmp	r0, #48	@ 0x30
 8007784:	f103 0301 	add.w	r3, r3, #1
 8007788:	d0f9      	beq.n	800777e <__gethex+0x4e>
 800778a:	f7ff ffbc 	bl	8007706 <__hexdig_fun>
 800778e:	fab0 f580 	clz	r5, r0
 8007792:	f04f 0b01 	mov.w	fp, #1
 8007796:	096d      	lsrs	r5, r5, #5
 8007798:	464a      	mov	r2, r9
 800779a:	4616      	mov	r6, r2
 800779c:	7830      	ldrb	r0, [r6, #0]
 800779e:	3201      	adds	r2, #1
 80077a0:	f7ff ffb1 	bl	8007706 <__hexdig_fun>
 80077a4:	2800      	cmp	r0, #0
 80077a6:	d1f8      	bne.n	800779a <__gethex+0x6a>
 80077a8:	2201      	movs	r2, #1
 80077aa:	4630      	mov	r0, r6
 80077ac:	498c      	ldr	r1, [pc, #560]	@ (80079e0 <__gethex+0x2b0>)
 80077ae:	f7ff feef 	bl	8007590 <strncmp>
 80077b2:	2800      	cmp	r0, #0
 80077b4:	d13f      	bne.n	8007836 <__gethex+0x106>
 80077b6:	b944      	cbnz	r4, 80077ca <__gethex+0x9a>
 80077b8:	1c74      	adds	r4, r6, #1
 80077ba:	4622      	mov	r2, r4
 80077bc:	4616      	mov	r6, r2
 80077be:	7830      	ldrb	r0, [r6, #0]
 80077c0:	3201      	adds	r2, #1
 80077c2:	f7ff ffa0 	bl	8007706 <__hexdig_fun>
 80077c6:	2800      	cmp	r0, #0
 80077c8:	d1f8      	bne.n	80077bc <__gethex+0x8c>
 80077ca:	1ba4      	subs	r4, r4, r6
 80077cc:	00a7      	lsls	r7, r4, #2
 80077ce:	7833      	ldrb	r3, [r6, #0]
 80077d0:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 80077d4:	2b50      	cmp	r3, #80	@ 0x50
 80077d6:	d13e      	bne.n	8007856 <__gethex+0x126>
 80077d8:	7873      	ldrb	r3, [r6, #1]
 80077da:	2b2b      	cmp	r3, #43	@ 0x2b
 80077dc:	d033      	beq.n	8007846 <__gethex+0x116>
 80077de:	2b2d      	cmp	r3, #45	@ 0x2d
 80077e0:	d034      	beq.n	800784c <__gethex+0x11c>
 80077e2:	2400      	movs	r4, #0
 80077e4:	1c71      	adds	r1, r6, #1
 80077e6:	7808      	ldrb	r0, [r1, #0]
 80077e8:	f7ff ff8d 	bl	8007706 <__hexdig_fun>
 80077ec:	1e43      	subs	r3, r0, #1
 80077ee:	b2db      	uxtb	r3, r3
 80077f0:	2b18      	cmp	r3, #24
 80077f2:	d830      	bhi.n	8007856 <__gethex+0x126>
 80077f4:	f1a0 0210 	sub.w	r2, r0, #16
 80077f8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80077fc:	f7ff ff83 	bl	8007706 <__hexdig_fun>
 8007800:	f100 3cff 	add.w	ip, r0, #4294967295
 8007804:	fa5f fc8c 	uxtb.w	ip, ip
 8007808:	f1bc 0f18 	cmp.w	ip, #24
 800780c:	f04f 030a 	mov.w	r3, #10
 8007810:	d91e      	bls.n	8007850 <__gethex+0x120>
 8007812:	b104      	cbz	r4, 8007816 <__gethex+0xe6>
 8007814:	4252      	negs	r2, r2
 8007816:	4417      	add	r7, r2
 8007818:	f8ca 1000 	str.w	r1, [sl]
 800781c:	b1ed      	cbz	r5, 800785a <__gethex+0x12a>
 800781e:	f1bb 0f00 	cmp.w	fp, #0
 8007822:	bf0c      	ite	eq
 8007824:	2506      	moveq	r5, #6
 8007826:	2500      	movne	r5, #0
 8007828:	4628      	mov	r0, r5
 800782a:	b005      	add	sp, #20
 800782c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007830:	2500      	movs	r5, #0
 8007832:	462c      	mov	r4, r5
 8007834:	e7b0      	b.n	8007798 <__gethex+0x68>
 8007836:	2c00      	cmp	r4, #0
 8007838:	d1c7      	bne.n	80077ca <__gethex+0x9a>
 800783a:	4627      	mov	r7, r4
 800783c:	e7c7      	b.n	80077ce <__gethex+0x9e>
 800783e:	464e      	mov	r6, r9
 8007840:	462f      	mov	r7, r5
 8007842:	2501      	movs	r5, #1
 8007844:	e7c3      	b.n	80077ce <__gethex+0x9e>
 8007846:	2400      	movs	r4, #0
 8007848:	1cb1      	adds	r1, r6, #2
 800784a:	e7cc      	b.n	80077e6 <__gethex+0xb6>
 800784c:	2401      	movs	r4, #1
 800784e:	e7fb      	b.n	8007848 <__gethex+0x118>
 8007850:	fb03 0002 	mla	r0, r3, r2, r0
 8007854:	e7ce      	b.n	80077f4 <__gethex+0xc4>
 8007856:	4631      	mov	r1, r6
 8007858:	e7de      	b.n	8007818 <__gethex+0xe8>
 800785a:	4629      	mov	r1, r5
 800785c:	eba6 0309 	sub.w	r3, r6, r9
 8007860:	3b01      	subs	r3, #1
 8007862:	2b07      	cmp	r3, #7
 8007864:	dc0a      	bgt.n	800787c <__gethex+0x14c>
 8007866:	9801      	ldr	r0, [sp, #4]
 8007868:	f7fd ff88 	bl	800577c <_Balloc>
 800786c:	4604      	mov	r4, r0
 800786e:	b940      	cbnz	r0, 8007882 <__gethex+0x152>
 8007870:	4602      	mov	r2, r0
 8007872:	21e4      	movs	r1, #228	@ 0xe4
 8007874:	4b5b      	ldr	r3, [pc, #364]	@ (80079e4 <__gethex+0x2b4>)
 8007876:	485c      	ldr	r0, [pc, #368]	@ (80079e8 <__gethex+0x2b8>)
 8007878:	f7ff fec0 	bl	80075fc <__assert_func>
 800787c:	3101      	adds	r1, #1
 800787e:	105b      	asrs	r3, r3, #1
 8007880:	e7ef      	b.n	8007862 <__gethex+0x132>
 8007882:	2300      	movs	r3, #0
 8007884:	f100 0a14 	add.w	sl, r0, #20
 8007888:	4655      	mov	r5, sl
 800788a:	469b      	mov	fp, r3
 800788c:	45b1      	cmp	r9, r6
 800788e:	d337      	bcc.n	8007900 <__gethex+0x1d0>
 8007890:	f845 bb04 	str.w	fp, [r5], #4
 8007894:	eba5 050a 	sub.w	r5, r5, sl
 8007898:	10ad      	asrs	r5, r5, #2
 800789a:	6125      	str	r5, [r4, #16]
 800789c:	4658      	mov	r0, fp
 800789e:	f7fe f85f 	bl	8005960 <__hi0bits>
 80078a2:	016d      	lsls	r5, r5, #5
 80078a4:	f8d8 6000 	ldr.w	r6, [r8]
 80078a8:	1a2d      	subs	r5, r5, r0
 80078aa:	42b5      	cmp	r5, r6
 80078ac:	dd54      	ble.n	8007958 <__gethex+0x228>
 80078ae:	1bad      	subs	r5, r5, r6
 80078b0:	4629      	mov	r1, r5
 80078b2:	4620      	mov	r0, r4
 80078b4:	f7fe fbe1 	bl	800607a <__any_on>
 80078b8:	4681      	mov	r9, r0
 80078ba:	b178      	cbz	r0, 80078dc <__gethex+0x1ac>
 80078bc:	f04f 0901 	mov.w	r9, #1
 80078c0:	1e6b      	subs	r3, r5, #1
 80078c2:	1159      	asrs	r1, r3, #5
 80078c4:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80078c8:	f003 021f 	and.w	r2, r3, #31
 80078cc:	fa09 f202 	lsl.w	r2, r9, r2
 80078d0:	420a      	tst	r2, r1
 80078d2:	d003      	beq.n	80078dc <__gethex+0x1ac>
 80078d4:	454b      	cmp	r3, r9
 80078d6:	dc36      	bgt.n	8007946 <__gethex+0x216>
 80078d8:	f04f 0902 	mov.w	r9, #2
 80078dc:	4629      	mov	r1, r5
 80078de:	4620      	mov	r0, r4
 80078e0:	f7ff febe 	bl	8007660 <rshift>
 80078e4:	442f      	add	r7, r5
 80078e6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80078ea:	42bb      	cmp	r3, r7
 80078ec:	da42      	bge.n	8007974 <__gethex+0x244>
 80078ee:	4621      	mov	r1, r4
 80078f0:	9801      	ldr	r0, [sp, #4]
 80078f2:	f7fd ff83 	bl	80057fc <_Bfree>
 80078f6:	2300      	movs	r3, #0
 80078f8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80078fa:	25a3      	movs	r5, #163	@ 0xa3
 80078fc:	6013      	str	r3, [r2, #0]
 80078fe:	e793      	b.n	8007828 <__gethex+0xf8>
 8007900:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8007904:	2a2e      	cmp	r2, #46	@ 0x2e
 8007906:	d012      	beq.n	800792e <__gethex+0x1fe>
 8007908:	2b20      	cmp	r3, #32
 800790a:	d104      	bne.n	8007916 <__gethex+0x1e6>
 800790c:	f845 bb04 	str.w	fp, [r5], #4
 8007910:	f04f 0b00 	mov.w	fp, #0
 8007914:	465b      	mov	r3, fp
 8007916:	7830      	ldrb	r0, [r6, #0]
 8007918:	9303      	str	r3, [sp, #12]
 800791a:	f7ff fef4 	bl	8007706 <__hexdig_fun>
 800791e:	9b03      	ldr	r3, [sp, #12]
 8007920:	f000 000f 	and.w	r0, r0, #15
 8007924:	4098      	lsls	r0, r3
 8007926:	ea4b 0b00 	orr.w	fp, fp, r0
 800792a:	3304      	adds	r3, #4
 800792c:	e7ae      	b.n	800788c <__gethex+0x15c>
 800792e:	45b1      	cmp	r9, r6
 8007930:	d8ea      	bhi.n	8007908 <__gethex+0x1d8>
 8007932:	2201      	movs	r2, #1
 8007934:	4630      	mov	r0, r6
 8007936:	492a      	ldr	r1, [pc, #168]	@ (80079e0 <__gethex+0x2b0>)
 8007938:	9303      	str	r3, [sp, #12]
 800793a:	f7ff fe29 	bl	8007590 <strncmp>
 800793e:	9b03      	ldr	r3, [sp, #12]
 8007940:	2800      	cmp	r0, #0
 8007942:	d1e1      	bne.n	8007908 <__gethex+0x1d8>
 8007944:	e7a2      	b.n	800788c <__gethex+0x15c>
 8007946:	4620      	mov	r0, r4
 8007948:	1ea9      	subs	r1, r5, #2
 800794a:	f7fe fb96 	bl	800607a <__any_on>
 800794e:	2800      	cmp	r0, #0
 8007950:	d0c2      	beq.n	80078d8 <__gethex+0x1a8>
 8007952:	f04f 0903 	mov.w	r9, #3
 8007956:	e7c1      	b.n	80078dc <__gethex+0x1ac>
 8007958:	da09      	bge.n	800796e <__gethex+0x23e>
 800795a:	1b75      	subs	r5, r6, r5
 800795c:	4621      	mov	r1, r4
 800795e:	462a      	mov	r2, r5
 8007960:	9801      	ldr	r0, [sp, #4]
 8007962:	f7fe f95b 	bl	8005c1c <__lshift>
 8007966:	4604      	mov	r4, r0
 8007968:	1b7f      	subs	r7, r7, r5
 800796a:	f100 0a14 	add.w	sl, r0, #20
 800796e:	f04f 0900 	mov.w	r9, #0
 8007972:	e7b8      	b.n	80078e6 <__gethex+0x1b6>
 8007974:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8007978:	42bd      	cmp	r5, r7
 800797a:	dd6f      	ble.n	8007a5c <__gethex+0x32c>
 800797c:	1bed      	subs	r5, r5, r7
 800797e:	42ae      	cmp	r6, r5
 8007980:	dc34      	bgt.n	80079ec <__gethex+0x2bc>
 8007982:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007986:	2b02      	cmp	r3, #2
 8007988:	d022      	beq.n	80079d0 <__gethex+0x2a0>
 800798a:	2b03      	cmp	r3, #3
 800798c:	d024      	beq.n	80079d8 <__gethex+0x2a8>
 800798e:	2b01      	cmp	r3, #1
 8007990:	d115      	bne.n	80079be <__gethex+0x28e>
 8007992:	42ae      	cmp	r6, r5
 8007994:	d113      	bne.n	80079be <__gethex+0x28e>
 8007996:	2e01      	cmp	r6, #1
 8007998:	d10b      	bne.n	80079b2 <__gethex+0x282>
 800799a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800799e:	9a02      	ldr	r2, [sp, #8]
 80079a0:	2562      	movs	r5, #98	@ 0x62
 80079a2:	6013      	str	r3, [r2, #0]
 80079a4:	2301      	movs	r3, #1
 80079a6:	6123      	str	r3, [r4, #16]
 80079a8:	f8ca 3000 	str.w	r3, [sl]
 80079ac:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80079ae:	601c      	str	r4, [r3, #0]
 80079b0:	e73a      	b.n	8007828 <__gethex+0xf8>
 80079b2:	4620      	mov	r0, r4
 80079b4:	1e71      	subs	r1, r6, #1
 80079b6:	f7fe fb60 	bl	800607a <__any_on>
 80079ba:	2800      	cmp	r0, #0
 80079bc:	d1ed      	bne.n	800799a <__gethex+0x26a>
 80079be:	4621      	mov	r1, r4
 80079c0:	9801      	ldr	r0, [sp, #4]
 80079c2:	f7fd ff1b 	bl	80057fc <_Bfree>
 80079c6:	2300      	movs	r3, #0
 80079c8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80079ca:	2550      	movs	r5, #80	@ 0x50
 80079cc:	6013      	str	r3, [r2, #0]
 80079ce:	e72b      	b.n	8007828 <__gethex+0xf8>
 80079d0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d1f3      	bne.n	80079be <__gethex+0x28e>
 80079d6:	e7e0      	b.n	800799a <__gethex+0x26a>
 80079d8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d1dd      	bne.n	800799a <__gethex+0x26a>
 80079de:	e7ee      	b.n	80079be <__gethex+0x28e>
 80079e0:	080080ad 	.word	0x080080ad
 80079e4:	08008043 	.word	0x08008043
 80079e8:	08008104 	.word	0x08008104
 80079ec:	1e6f      	subs	r7, r5, #1
 80079ee:	f1b9 0f00 	cmp.w	r9, #0
 80079f2:	d130      	bne.n	8007a56 <__gethex+0x326>
 80079f4:	b127      	cbz	r7, 8007a00 <__gethex+0x2d0>
 80079f6:	4639      	mov	r1, r7
 80079f8:	4620      	mov	r0, r4
 80079fa:	f7fe fb3e 	bl	800607a <__any_on>
 80079fe:	4681      	mov	r9, r0
 8007a00:	2301      	movs	r3, #1
 8007a02:	4629      	mov	r1, r5
 8007a04:	1b76      	subs	r6, r6, r5
 8007a06:	2502      	movs	r5, #2
 8007a08:	117a      	asrs	r2, r7, #5
 8007a0a:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8007a0e:	f007 071f 	and.w	r7, r7, #31
 8007a12:	40bb      	lsls	r3, r7
 8007a14:	4213      	tst	r3, r2
 8007a16:	4620      	mov	r0, r4
 8007a18:	bf18      	it	ne
 8007a1a:	f049 0902 	orrne.w	r9, r9, #2
 8007a1e:	f7ff fe1f 	bl	8007660 <rshift>
 8007a22:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8007a26:	f1b9 0f00 	cmp.w	r9, #0
 8007a2a:	d047      	beq.n	8007abc <__gethex+0x38c>
 8007a2c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007a30:	2b02      	cmp	r3, #2
 8007a32:	d015      	beq.n	8007a60 <__gethex+0x330>
 8007a34:	2b03      	cmp	r3, #3
 8007a36:	d017      	beq.n	8007a68 <__gethex+0x338>
 8007a38:	2b01      	cmp	r3, #1
 8007a3a:	d109      	bne.n	8007a50 <__gethex+0x320>
 8007a3c:	f019 0f02 	tst.w	r9, #2
 8007a40:	d006      	beq.n	8007a50 <__gethex+0x320>
 8007a42:	f8da 3000 	ldr.w	r3, [sl]
 8007a46:	ea49 0903 	orr.w	r9, r9, r3
 8007a4a:	f019 0f01 	tst.w	r9, #1
 8007a4e:	d10e      	bne.n	8007a6e <__gethex+0x33e>
 8007a50:	f045 0510 	orr.w	r5, r5, #16
 8007a54:	e032      	b.n	8007abc <__gethex+0x38c>
 8007a56:	f04f 0901 	mov.w	r9, #1
 8007a5a:	e7d1      	b.n	8007a00 <__gethex+0x2d0>
 8007a5c:	2501      	movs	r5, #1
 8007a5e:	e7e2      	b.n	8007a26 <__gethex+0x2f6>
 8007a60:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007a62:	f1c3 0301 	rsb	r3, r3, #1
 8007a66:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007a68:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d0f0      	beq.n	8007a50 <__gethex+0x320>
 8007a6e:	f04f 0c00 	mov.w	ip, #0
 8007a72:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8007a76:	f104 0314 	add.w	r3, r4, #20
 8007a7a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8007a7e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8007a82:	4618      	mov	r0, r3
 8007a84:	f853 2b04 	ldr.w	r2, [r3], #4
 8007a88:	f1b2 3fff 	cmp.w	r2, #4294967295
 8007a8c:	d01b      	beq.n	8007ac6 <__gethex+0x396>
 8007a8e:	3201      	adds	r2, #1
 8007a90:	6002      	str	r2, [r0, #0]
 8007a92:	2d02      	cmp	r5, #2
 8007a94:	f104 0314 	add.w	r3, r4, #20
 8007a98:	d13c      	bne.n	8007b14 <__gethex+0x3e4>
 8007a9a:	f8d8 2000 	ldr.w	r2, [r8]
 8007a9e:	3a01      	subs	r2, #1
 8007aa0:	42b2      	cmp	r2, r6
 8007aa2:	d109      	bne.n	8007ab8 <__gethex+0x388>
 8007aa4:	2201      	movs	r2, #1
 8007aa6:	1171      	asrs	r1, r6, #5
 8007aa8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007aac:	f006 061f 	and.w	r6, r6, #31
 8007ab0:	fa02 f606 	lsl.w	r6, r2, r6
 8007ab4:	421e      	tst	r6, r3
 8007ab6:	d13a      	bne.n	8007b2e <__gethex+0x3fe>
 8007ab8:	f045 0520 	orr.w	r5, r5, #32
 8007abc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007abe:	601c      	str	r4, [r3, #0]
 8007ac0:	9b02      	ldr	r3, [sp, #8]
 8007ac2:	601f      	str	r7, [r3, #0]
 8007ac4:	e6b0      	b.n	8007828 <__gethex+0xf8>
 8007ac6:	4299      	cmp	r1, r3
 8007ac8:	f843 cc04 	str.w	ip, [r3, #-4]
 8007acc:	d8d9      	bhi.n	8007a82 <__gethex+0x352>
 8007ace:	68a3      	ldr	r3, [r4, #8]
 8007ad0:	459b      	cmp	fp, r3
 8007ad2:	db17      	blt.n	8007b04 <__gethex+0x3d4>
 8007ad4:	6861      	ldr	r1, [r4, #4]
 8007ad6:	9801      	ldr	r0, [sp, #4]
 8007ad8:	3101      	adds	r1, #1
 8007ada:	f7fd fe4f 	bl	800577c <_Balloc>
 8007ade:	4681      	mov	r9, r0
 8007ae0:	b918      	cbnz	r0, 8007aea <__gethex+0x3ba>
 8007ae2:	4602      	mov	r2, r0
 8007ae4:	2184      	movs	r1, #132	@ 0x84
 8007ae6:	4b19      	ldr	r3, [pc, #100]	@ (8007b4c <__gethex+0x41c>)
 8007ae8:	e6c5      	b.n	8007876 <__gethex+0x146>
 8007aea:	6922      	ldr	r2, [r4, #16]
 8007aec:	f104 010c 	add.w	r1, r4, #12
 8007af0:	3202      	adds	r2, #2
 8007af2:	0092      	lsls	r2, r2, #2
 8007af4:	300c      	adds	r0, #12
 8007af6:	f7ff fd6d 	bl	80075d4 <memcpy>
 8007afa:	4621      	mov	r1, r4
 8007afc:	9801      	ldr	r0, [sp, #4]
 8007afe:	f7fd fe7d 	bl	80057fc <_Bfree>
 8007b02:	464c      	mov	r4, r9
 8007b04:	6923      	ldr	r3, [r4, #16]
 8007b06:	1c5a      	adds	r2, r3, #1
 8007b08:	6122      	str	r2, [r4, #16]
 8007b0a:	2201      	movs	r2, #1
 8007b0c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007b10:	615a      	str	r2, [r3, #20]
 8007b12:	e7be      	b.n	8007a92 <__gethex+0x362>
 8007b14:	6922      	ldr	r2, [r4, #16]
 8007b16:	455a      	cmp	r2, fp
 8007b18:	dd0b      	ble.n	8007b32 <__gethex+0x402>
 8007b1a:	2101      	movs	r1, #1
 8007b1c:	4620      	mov	r0, r4
 8007b1e:	f7ff fd9f 	bl	8007660 <rshift>
 8007b22:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007b26:	3701      	adds	r7, #1
 8007b28:	42bb      	cmp	r3, r7
 8007b2a:	f6ff aee0 	blt.w	80078ee <__gethex+0x1be>
 8007b2e:	2501      	movs	r5, #1
 8007b30:	e7c2      	b.n	8007ab8 <__gethex+0x388>
 8007b32:	f016 061f 	ands.w	r6, r6, #31
 8007b36:	d0fa      	beq.n	8007b2e <__gethex+0x3fe>
 8007b38:	4453      	add	r3, sl
 8007b3a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8007b3e:	f7fd ff0f 	bl	8005960 <__hi0bits>
 8007b42:	f1c6 0620 	rsb	r6, r6, #32
 8007b46:	42b0      	cmp	r0, r6
 8007b48:	dbe7      	blt.n	8007b1a <__gethex+0x3ea>
 8007b4a:	e7f0      	b.n	8007b2e <__gethex+0x3fe>
 8007b4c:	08008043 	.word	0x08008043

08007b50 <L_shift>:
 8007b50:	f1c2 0208 	rsb	r2, r2, #8
 8007b54:	0092      	lsls	r2, r2, #2
 8007b56:	b570      	push	{r4, r5, r6, lr}
 8007b58:	f1c2 0620 	rsb	r6, r2, #32
 8007b5c:	6843      	ldr	r3, [r0, #4]
 8007b5e:	6804      	ldr	r4, [r0, #0]
 8007b60:	fa03 f506 	lsl.w	r5, r3, r6
 8007b64:	432c      	orrs	r4, r5
 8007b66:	40d3      	lsrs	r3, r2
 8007b68:	6004      	str	r4, [r0, #0]
 8007b6a:	f840 3f04 	str.w	r3, [r0, #4]!
 8007b6e:	4288      	cmp	r0, r1
 8007b70:	d3f4      	bcc.n	8007b5c <L_shift+0xc>
 8007b72:	bd70      	pop	{r4, r5, r6, pc}

08007b74 <__match>:
 8007b74:	b530      	push	{r4, r5, lr}
 8007b76:	6803      	ldr	r3, [r0, #0]
 8007b78:	3301      	adds	r3, #1
 8007b7a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007b7e:	b914      	cbnz	r4, 8007b86 <__match+0x12>
 8007b80:	6003      	str	r3, [r0, #0]
 8007b82:	2001      	movs	r0, #1
 8007b84:	bd30      	pop	{r4, r5, pc}
 8007b86:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007b8a:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8007b8e:	2d19      	cmp	r5, #25
 8007b90:	bf98      	it	ls
 8007b92:	3220      	addls	r2, #32
 8007b94:	42a2      	cmp	r2, r4
 8007b96:	d0f0      	beq.n	8007b7a <__match+0x6>
 8007b98:	2000      	movs	r0, #0
 8007b9a:	e7f3      	b.n	8007b84 <__match+0x10>

08007b9c <__hexnan>:
 8007b9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ba0:	2500      	movs	r5, #0
 8007ba2:	680b      	ldr	r3, [r1, #0]
 8007ba4:	4682      	mov	sl, r0
 8007ba6:	115e      	asrs	r6, r3, #5
 8007ba8:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8007bac:	f013 031f 	ands.w	r3, r3, #31
 8007bb0:	bf18      	it	ne
 8007bb2:	3604      	addne	r6, #4
 8007bb4:	1f37      	subs	r7, r6, #4
 8007bb6:	4690      	mov	r8, r2
 8007bb8:	46b9      	mov	r9, r7
 8007bba:	463c      	mov	r4, r7
 8007bbc:	46ab      	mov	fp, r5
 8007bbe:	b087      	sub	sp, #28
 8007bc0:	6801      	ldr	r1, [r0, #0]
 8007bc2:	9301      	str	r3, [sp, #4]
 8007bc4:	f846 5c04 	str.w	r5, [r6, #-4]
 8007bc8:	9502      	str	r5, [sp, #8]
 8007bca:	784a      	ldrb	r2, [r1, #1]
 8007bcc:	1c4b      	adds	r3, r1, #1
 8007bce:	9303      	str	r3, [sp, #12]
 8007bd0:	b342      	cbz	r2, 8007c24 <__hexnan+0x88>
 8007bd2:	4610      	mov	r0, r2
 8007bd4:	9105      	str	r1, [sp, #20]
 8007bd6:	9204      	str	r2, [sp, #16]
 8007bd8:	f7ff fd95 	bl	8007706 <__hexdig_fun>
 8007bdc:	2800      	cmp	r0, #0
 8007bde:	d151      	bne.n	8007c84 <__hexnan+0xe8>
 8007be0:	9a04      	ldr	r2, [sp, #16]
 8007be2:	9905      	ldr	r1, [sp, #20]
 8007be4:	2a20      	cmp	r2, #32
 8007be6:	d818      	bhi.n	8007c1a <__hexnan+0x7e>
 8007be8:	9b02      	ldr	r3, [sp, #8]
 8007bea:	459b      	cmp	fp, r3
 8007bec:	dd13      	ble.n	8007c16 <__hexnan+0x7a>
 8007bee:	454c      	cmp	r4, r9
 8007bf0:	d206      	bcs.n	8007c00 <__hexnan+0x64>
 8007bf2:	2d07      	cmp	r5, #7
 8007bf4:	dc04      	bgt.n	8007c00 <__hexnan+0x64>
 8007bf6:	462a      	mov	r2, r5
 8007bf8:	4649      	mov	r1, r9
 8007bfa:	4620      	mov	r0, r4
 8007bfc:	f7ff ffa8 	bl	8007b50 <L_shift>
 8007c00:	4544      	cmp	r4, r8
 8007c02:	d952      	bls.n	8007caa <__hexnan+0x10e>
 8007c04:	2300      	movs	r3, #0
 8007c06:	f1a4 0904 	sub.w	r9, r4, #4
 8007c0a:	f844 3c04 	str.w	r3, [r4, #-4]
 8007c0e:	461d      	mov	r5, r3
 8007c10:	464c      	mov	r4, r9
 8007c12:	f8cd b008 	str.w	fp, [sp, #8]
 8007c16:	9903      	ldr	r1, [sp, #12]
 8007c18:	e7d7      	b.n	8007bca <__hexnan+0x2e>
 8007c1a:	2a29      	cmp	r2, #41	@ 0x29
 8007c1c:	d157      	bne.n	8007cce <__hexnan+0x132>
 8007c1e:	3102      	adds	r1, #2
 8007c20:	f8ca 1000 	str.w	r1, [sl]
 8007c24:	f1bb 0f00 	cmp.w	fp, #0
 8007c28:	d051      	beq.n	8007cce <__hexnan+0x132>
 8007c2a:	454c      	cmp	r4, r9
 8007c2c:	d206      	bcs.n	8007c3c <__hexnan+0xa0>
 8007c2e:	2d07      	cmp	r5, #7
 8007c30:	dc04      	bgt.n	8007c3c <__hexnan+0xa0>
 8007c32:	462a      	mov	r2, r5
 8007c34:	4649      	mov	r1, r9
 8007c36:	4620      	mov	r0, r4
 8007c38:	f7ff ff8a 	bl	8007b50 <L_shift>
 8007c3c:	4544      	cmp	r4, r8
 8007c3e:	d936      	bls.n	8007cae <__hexnan+0x112>
 8007c40:	4623      	mov	r3, r4
 8007c42:	f1a8 0204 	sub.w	r2, r8, #4
 8007c46:	f853 1b04 	ldr.w	r1, [r3], #4
 8007c4a:	429f      	cmp	r7, r3
 8007c4c:	f842 1f04 	str.w	r1, [r2, #4]!
 8007c50:	d2f9      	bcs.n	8007c46 <__hexnan+0xaa>
 8007c52:	1b3b      	subs	r3, r7, r4
 8007c54:	f023 0303 	bic.w	r3, r3, #3
 8007c58:	3304      	adds	r3, #4
 8007c5a:	3401      	adds	r4, #1
 8007c5c:	3e03      	subs	r6, #3
 8007c5e:	42b4      	cmp	r4, r6
 8007c60:	bf88      	it	hi
 8007c62:	2304      	movhi	r3, #4
 8007c64:	2200      	movs	r2, #0
 8007c66:	4443      	add	r3, r8
 8007c68:	f843 2b04 	str.w	r2, [r3], #4
 8007c6c:	429f      	cmp	r7, r3
 8007c6e:	d2fb      	bcs.n	8007c68 <__hexnan+0xcc>
 8007c70:	683b      	ldr	r3, [r7, #0]
 8007c72:	b91b      	cbnz	r3, 8007c7c <__hexnan+0xe0>
 8007c74:	4547      	cmp	r7, r8
 8007c76:	d128      	bne.n	8007cca <__hexnan+0x12e>
 8007c78:	2301      	movs	r3, #1
 8007c7a:	603b      	str	r3, [r7, #0]
 8007c7c:	2005      	movs	r0, #5
 8007c7e:	b007      	add	sp, #28
 8007c80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c84:	3501      	adds	r5, #1
 8007c86:	2d08      	cmp	r5, #8
 8007c88:	f10b 0b01 	add.w	fp, fp, #1
 8007c8c:	dd06      	ble.n	8007c9c <__hexnan+0x100>
 8007c8e:	4544      	cmp	r4, r8
 8007c90:	d9c1      	bls.n	8007c16 <__hexnan+0x7a>
 8007c92:	2300      	movs	r3, #0
 8007c94:	2501      	movs	r5, #1
 8007c96:	f844 3c04 	str.w	r3, [r4, #-4]
 8007c9a:	3c04      	subs	r4, #4
 8007c9c:	6822      	ldr	r2, [r4, #0]
 8007c9e:	f000 000f 	and.w	r0, r0, #15
 8007ca2:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8007ca6:	6020      	str	r0, [r4, #0]
 8007ca8:	e7b5      	b.n	8007c16 <__hexnan+0x7a>
 8007caa:	2508      	movs	r5, #8
 8007cac:	e7b3      	b.n	8007c16 <__hexnan+0x7a>
 8007cae:	9b01      	ldr	r3, [sp, #4]
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d0dd      	beq.n	8007c70 <__hexnan+0xd4>
 8007cb4:	f04f 32ff 	mov.w	r2, #4294967295
 8007cb8:	f1c3 0320 	rsb	r3, r3, #32
 8007cbc:	40da      	lsrs	r2, r3
 8007cbe:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8007cc2:	4013      	ands	r3, r2
 8007cc4:	f846 3c04 	str.w	r3, [r6, #-4]
 8007cc8:	e7d2      	b.n	8007c70 <__hexnan+0xd4>
 8007cca:	3f04      	subs	r7, #4
 8007ccc:	e7d0      	b.n	8007c70 <__hexnan+0xd4>
 8007cce:	2004      	movs	r0, #4
 8007cd0:	e7d5      	b.n	8007c7e <__hexnan+0xe2>

08007cd2 <__ascii_mbtowc>:
 8007cd2:	b082      	sub	sp, #8
 8007cd4:	b901      	cbnz	r1, 8007cd8 <__ascii_mbtowc+0x6>
 8007cd6:	a901      	add	r1, sp, #4
 8007cd8:	b142      	cbz	r2, 8007cec <__ascii_mbtowc+0x1a>
 8007cda:	b14b      	cbz	r3, 8007cf0 <__ascii_mbtowc+0x1e>
 8007cdc:	7813      	ldrb	r3, [r2, #0]
 8007cde:	600b      	str	r3, [r1, #0]
 8007ce0:	7812      	ldrb	r2, [r2, #0]
 8007ce2:	1e10      	subs	r0, r2, #0
 8007ce4:	bf18      	it	ne
 8007ce6:	2001      	movne	r0, #1
 8007ce8:	b002      	add	sp, #8
 8007cea:	4770      	bx	lr
 8007cec:	4610      	mov	r0, r2
 8007cee:	e7fb      	b.n	8007ce8 <__ascii_mbtowc+0x16>
 8007cf0:	f06f 0001 	mvn.w	r0, #1
 8007cf4:	e7f8      	b.n	8007ce8 <__ascii_mbtowc+0x16>

08007cf6 <_realloc_r>:
 8007cf6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007cfa:	4607      	mov	r7, r0
 8007cfc:	4614      	mov	r4, r2
 8007cfe:	460d      	mov	r5, r1
 8007d00:	b921      	cbnz	r1, 8007d0c <_realloc_r+0x16>
 8007d02:	4611      	mov	r1, r2
 8007d04:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007d08:	f7fd bcac 	b.w	8005664 <_malloc_r>
 8007d0c:	b92a      	cbnz	r2, 8007d1a <_realloc_r+0x24>
 8007d0e:	f7fd fc37 	bl	8005580 <_free_r>
 8007d12:	4625      	mov	r5, r4
 8007d14:	4628      	mov	r0, r5
 8007d16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007d1a:	f000 f8c4 	bl	8007ea6 <_malloc_usable_size_r>
 8007d1e:	4284      	cmp	r4, r0
 8007d20:	4606      	mov	r6, r0
 8007d22:	d802      	bhi.n	8007d2a <_realloc_r+0x34>
 8007d24:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007d28:	d8f4      	bhi.n	8007d14 <_realloc_r+0x1e>
 8007d2a:	4621      	mov	r1, r4
 8007d2c:	4638      	mov	r0, r7
 8007d2e:	f7fd fc99 	bl	8005664 <_malloc_r>
 8007d32:	4680      	mov	r8, r0
 8007d34:	b908      	cbnz	r0, 8007d3a <_realloc_r+0x44>
 8007d36:	4645      	mov	r5, r8
 8007d38:	e7ec      	b.n	8007d14 <_realloc_r+0x1e>
 8007d3a:	42b4      	cmp	r4, r6
 8007d3c:	4622      	mov	r2, r4
 8007d3e:	4629      	mov	r1, r5
 8007d40:	bf28      	it	cs
 8007d42:	4632      	movcs	r2, r6
 8007d44:	f7ff fc46 	bl	80075d4 <memcpy>
 8007d48:	4629      	mov	r1, r5
 8007d4a:	4638      	mov	r0, r7
 8007d4c:	f7fd fc18 	bl	8005580 <_free_r>
 8007d50:	e7f1      	b.n	8007d36 <_realloc_r+0x40>

08007d52 <__ascii_wctomb>:
 8007d52:	4603      	mov	r3, r0
 8007d54:	4608      	mov	r0, r1
 8007d56:	b141      	cbz	r1, 8007d6a <__ascii_wctomb+0x18>
 8007d58:	2aff      	cmp	r2, #255	@ 0xff
 8007d5a:	d904      	bls.n	8007d66 <__ascii_wctomb+0x14>
 8007d5c:	228a      	movs	r2, #138	@ 0x8a
 8007d5e:	f04f 30ff 	mov.w	r0, #4294967295
 8007d62:	601a      	str	r2, [r3, #0]
 8007d64:	4770      	bx	lr
 8007d66:	2001      	movs	r0, #1
 8007d68:	700a      	strb	r2, [r1, #0]
 8007d6a:	4770      	bx	lr

08007d6c <fiprintf>:
 8007d6c:	b40e      	push	{r1, r2, r3}
 8007d6e:	b503      	push	{r0, r1, lr}
 8007d70:	4601      	mov	r1, r0
 8007d72:	ab03      	add	r3, sp, #12
 8007d74:	4805      	ldr	r0, [pc, #20]	@ (8007d8c <fiprintf+0x20>)
 8007d76:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d7a:	6800      	ldr	r0, [r0, #0]
 8007d7c:	9301      	str	r3, [sp, #4]
 8007d7e:	f7ff f999 	bl	80070b4 <_vfiprintf_r>
 8007d82:	b002      	add	sp, #8
 8007d84:	f85d eb04 	ldr.w	lr, [sp], #4
 8007d88:	b003      	add	sp, #12
 8007d8a:	4770      	bx	lr
 8007d8c:	2000001c 	.word	0x2000001c

08007d90 <__swhatbuf_r>:
 8007d90:	b570      	push	{r4, r5, r6, lr}
 8007d92:	460c      	mov	r4, r1
 8007d94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d98:	4615      	mov	r5, r2
 8007d9a:	2900      	cmp	r1, #0
 8007d9c:	461e      	mov	r6, r3
 8007d9e:	b096      	sub	sp, #88	@ 0x58
 8007da0:	da0c      	bge.n	8007dbc <__swhatbuf_r+0x2c>
 8007da2:	89a3      	ldrh	r3, [r4, #12]
 8007da4:	2100      	movs	r1, #0
 8007da6:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007daa:	bf14      	ite	ne
 8007dac:	2340      	movne	r3, #64	@ 0x40
 8007dae:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007db2:	2000      	movs	r0, #0
 8007db4:	6031      	str	r1, [r6, #0]
 8007db6:	602b      	str	r3, [r5, #0]
 8007db8:	b016      	add	sp, #88	@ 0x58
 8007dba:	bd70      	pop	{r4, r5, r6, pc}
 8007dbc:	466a      	mov	r2, sp
 8007dbe:	f000 f849 	bl	8007e54 <_fstat_r>
 8007dc2:	2800      	cmp	r0, #0
 8007dc4:	dbed      	blt.n	8007da2 <__swhatbuf_r+0x12>
 8007dc6:	9901      	ldr	r1, [sp, #4]
 8007dc8:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007dcc:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007dd0:	4259      	negs	r1, r3
 8007dd2:	4159      	adcs	r1, r3
 8007dd4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007dd8:	e7eb      	b.n	8007db2 <__swhatbuf_r+0x22>

08007dda <__smakebuf_r>:
 8007dda:	898b      	ldrh	r3, [r1, #12]
 8007ddc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007dde:	079d      	lsls	r5, r3, #30
 8007de0:	4606      	mov	r6, r0
 8007de2:	460c      	mov	r4, r1
 8007de4:	d507      	bpl.n	8007df6 <__smakebuf_r+0x1c>
 8007de6:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007dea:	6023      	str	r3, [r4, #0]
 8007dec:	6123      	str	r3, [r4, #16]
 8007dee:	2301      	movs	r3, #1
 8007df0:	6163      	str	r3, [r4, #20]
 8007df2:	b003      	add	sp, #12
 8007df4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007df6:	466a      	mov	r2, sp
 8007df8:	ab01      	add	r3, sp, #4
 8007dfa:	f7ff ffc9 	bl	8007d90 <__swhatbuf_r>
 8007dfe:	9f00      	ldr	r7, [sp, #0]
 8007e00:	4605      	mov	r5, r0
 8007e02:	4639      	mov	r1, r7
 8007e04:	4630      	mov	r0, r6
 8007e06:	f7fd fc2d 	bl	8005664 <_malloc_r>
 8007e0a:	b948      	cbnz	r0, 8007e20 <__smakebuf_r+0x46>
 8007e0c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007e10:	059a      	lsls	r2, r3, #22
 8007e12:	d4ee      	bmi.n	8007df2 <__smakebuf_r+0x18>
 8007e14:	f023 0303 	bic.w	r3, r3, #3
 8007e18:	f043 0302 	orr.w	r3, r3, #2
 8007e1c:	81a3      	strh	r3, [r4, #12]
 8007e1e:	e7e2      	b.n	8007de6 <__smakebuf_r+0xc>
 8007e20:	89a3      	ldrh	r3, [r4, #12]
 8007e22:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007e26:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007e2a:	81a3      	strh	r3, [r4, #12]
 8007e2c:	9b01      	ldr	r3, [sp, #4]
 8007e2e:	6020      	str	r0, [r4, #0]
 8007e30:	b15b      	cbz	r3, 8007e4a <__smakebuf_r+0x70>
 8007e32:	4630      	mov	r0, r6
 8007e34:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007e38:	f000 f81e 	bl	8007e78 <_isatty_r>
 8007e3c:	b128      	cbz	r0, 8007e4a <__smakebuf_r+0x70>
 8007e3e:	89a3      	ldrh	r3, [r4, #12]
 8007e40:	f023 0303 	bic.w	r3, r3, #3
 8007e44:	f043 0301 	orr.w	r3, r3, #1
 8007e48:	81a3      	strh	r3, [r4, #12]
 8007e4a:	89a3      	ldrh	r3, [r4, #12]
 8007e4c:	431d      	orrs	r5, r3
 8007e4e:	81a5      	strh	r5, [r4, #12]
 8007e50:	e7cf      	b.n	8007df2 <__smakebuf_r+0x18>
	...

08007e54 <_fstat_r>:
 8007e54:	b538      	push	{r3, r4, r5, lr}
 8007e56:	2300      	movs	r3, #0
 8007e58:	4d06      	ldr	r5, [pc, #24]	@ (8007e74 <_fstat_r+0x20>)
 8007e5a:	4604      	mov	r4, r0
 8007e5c:	4608      	mov	r0, r1
 8007e5e:	4611      	mov	r1, r2
 8007e60:	602b      	str	r3, [r5, #0]
 8007e62:	f7f9 fc41 	bl	80016e8 <_fstat>
 8007e66:	1c43      	adds	r3, r0, #1
 8007e68:	d102      	bne.n	8007e70 <_fstat_r+0x1c>
 8007e6a:	682b      	ldr	r3, [r5, #0]
 8007e6c:	b103      	cbz	r3, 8007e70 <_fstat_r+0x1c>
 8007e6e:	6023      	str	r3, [r4, #0]
 8007e70:	bd38      	pop	{r3, r4, r5, pc}
 8007e72:	bf00      	nop
 8007e74:	200003d4 	.word	0x200003d4

08007e78 <_isatty_r>:
 8007e78:	b538      	push	{r3, r4, r5, lr}
 8007e7a:	2300      	movs	r3, #0
 8007e7c:	4d05      	ldr	r5, [pc, #20]	@ (8007e94 <_isatty_r+0x1c>)
 8007e7e:	4604      	mov	r4, r0
 8007e80:	4608      	mov	r0, r1
 8007e82:	602b      	str	r3, [r5, #0]
 8007e84:	f7f9 fc3f 	bl	8001706 <_isatty>
 8007e88:	1c43      	adds	r3, r0, #1
 8007e8a:	d102      	bne.n	8007e92 <_isatty_r+0x1a>
 8007e8c:	682b      	ldr	r3, [r5, #0]
 8007e8e:	b103      	cbz	r3, 8007e92 <_isatty_r+0x1a>
 8007e90:	6023      	str	r3, [r4, #0]
 8007e92:	bd38      	pop	{r3, r4, r5, pc}
 8007e94:	200003d4 	.word	0x200003d4

08007e98 <abort>:
 8007e98:	2006      	movs	r0, #6
 8007e9a:	b508      	push	{r3, lr}
 8007e9c:	f000 f834 	bl	8007f08 <raise>
 8007ea0:	2001      	movs	r0, #1
 8007ea2:	f7f9 fbd2 	bl	800164a <_exit>

08007ea6 <_malloc_usable_size_r>:
 8007ea6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007eaa:	1f18      	subs	r0, r3, #4
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	bfbc      	itt	lt
 8007eb0:	580b      	ldrlt	r3, [r1, r0]
 8007eb2:	18c0      	addlt	r0, r0, r3
 8007eb4:	4770      	bx	lr

08007eb6 <_raise_r>:
 8007eb6:	291f      	cmp	r1, #31
 8007eb8:	b538      	push	{r3, r4, r5, lr}
 8007eba:	4605      	mov	r5, r0
 8007ebc:	460c      	mov	r4, r1
 8007ebe:	d904      	bls.n	8007eca <_raise_r+0x14>
 8007ec0:	2316      	movs	r3, #22
 8007ec2:	6003      	str	r3, [r0, #0]
 8007ec4:	f04f 30ff 	mov.w	r0, #4294967295
 8007ec8:	bd38      	pop	{r3, r4, r5, pc}
 8007eca:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007ecc:	b112      	cbz	r2, 8007ed4 <_raise_r+0x1e>
 8007ece:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007ed2:	b94b      	cbnz	r3, 8007ee8 <_raise_r+0x32>
 8007ed4:	4628      	mov	r0, r5
 8007ed6:	f000 f831 	bl	8007f3c <_getpid_r>
 8007eda:	4622      	mov	r2, r4
 8007edc:	4601      	mov	r1, r0
 8007ede:	4628      	mov	r0, r5
 8007ee0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007ee4:	f000 b818 	b.w	8007f18 <_kill_r>
 8007ee8:	2b01      	cmp	r3, #1
 8007eea:	d00a      	beq.n	8007f02 <_raise_r+0x4c>
 8007eec:	1c59      	adds	r1, r3, #1
 8007eee:	d103      	bne.n	8007ef8 <_raise_r+0x42>
 8007ef0:	2316      	movs	r3, #22
 8007ef2:	6003      	str	r3, [r0, #0]
 8007ef4:	2001      	movs	r0, #1
 8007ef6:	e7e7      	b.n	8007ec8 <_raise_r+0x12>
 8007ef8:	2100      	movs	r1, #0
 8007efa:	4620      	mov	r0, r4
 8007efc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007f00:	4798      	blx	r3
 8007f02:	2000      	movs	r0, #0
 8007f04:	e7e0      	b.n	8007ec8 <_raise_r+0x12>
	...

08007f08 <raise>:
 8007f08:	4b02      	ldr	r3, [pc, #8]	@ (8007f14 <raise+0xc>)
 8007f0a:	4601      	mov	r1, r0
 8007f0c:	6818      	ldr	r0, [r3, #0]
 8007f0e:	f7ff bfd2 	b.w	8007eb6 <_raise_r>
 8007f12:	bf00      	nop
 8007f14:	2000001c 	.word	0x2000001c

08007f18 <_kill_r>:
 8007f18:	b538      	push	{r3, r4, r5, lr}
 8007f1a:	2300      	movs	r3, #0
 8007f1c:	4d06      	ldr	r5, [pc, #24]	@ (8007f38 <_kill_r+0x20>)
 8007f1e:	4604      	mov	r4, r0
 8007f20:	4608      	mov	r0, r1
 8007f22:	4611      	mov	r1, r2
 8007f24:	602b      	str	r3, [r5, #0]
 8007f26:	f7f9 fb80 	bl	800162a <_kill>
 8007f2a:	1c43      	adds	r3, r0, #1
 8007f2c:	d102      	bne.n	8007f34 <_kill_r+0x1c>
 8007f2e:	682b      	ldr	r3, [r5, #0]
 8007f30:	b103      	cbz	r3, 8007f34 <_kill_r+0x1c>
 8007f32:	6023      	str	r3, [r4, #0]
 8007f34:	bd38      	pop	{r3, r4, r5, pc}
 8007f36:	bf00      	nop
 8007f38:	200003d4 	.word	0x200003d4

08007f3c <_getpid_r>:
 8007f3c:	f7f9 bb6e 	b.w	800161c <_getpid>

08007f40 <_init>:
 8007f40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f42:	bf00      	nop
 8007f44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007f46:	bc08      	pop	{r3}
 8007f48:	469e      	mov	lr, r3
 8007f4a:	4770      	bx	lr

08007f4c <_fini>:
 8007f4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f4e:	bf00      	nop
 8007f50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007f52:	bc08      	pop	{r3}
 8007f54:	469e      	mov	lr, r3
 8007f56:	4770      	bx	lr
