Running: E:\Xilinx\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/arxitektonikh1/test_CDBunit_isim_beh.exe -prj C:/arxitektonikh1/test_CDBunit_beh.prj work.test_CDBunit 
ISim O.87xd (signature 0xc3576ebc)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Parsing VHDL file "C:/arxitektonikh1/mux.vhd" into library work
Parsing VHDL file "C:/arxitektonikh1/flipflop.vhd" into library work
Parsing VHDL file "C:/arxitektonikh1/Reg1BitR.vhd" into library work
Parsing VHDL file "C:/arxitektonikh1/mux5Bit.vhd" into library work
Parsing VHDL file "C:/arxitektonikh1/mux32Bit.vhd" into library work
Parsing VHDL file "C:/arxitektonikh1/Reg2BitR.vhd" into library work
Parsing VHDL file "C:/arxitektonikh1/mux4to1_5bit.vhd" into library work
Parsing VHDL file "C:/arxitektonikh1/mux4to1_32Bit.vhd" into library work
Parsing VHDL file "C:/arxitektonikh1/CDB_control.vhd" into library work
Parsing VHDL file "C:/arxitektonikh1/CDBunit.vhd" into library work
Parsing VHDL file "C:/arxitektonikh1/test_CDBunit.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity mux [mux_default]
Compiling architecture behavioral of entity mux32Bit [mux32bit_default]
Compiling architecture behavioral of entity mux4to1_32Bit [mux4to1_32bit_default]
Compiling architecture behavioral of entity mux5Bit [mux5bit_default]
Compiling architecture behavioral of entity mux4to1_5bit [mux4to1_5bit_default]
Compiling architecture behavioral of entity CDB_control [cdb_control_default]
Compiling architecture behavioral of entity flipflop [flipflop_default]
Compiling architecture behavioral of entity Reg1BitR [reg1bitr_default]
Compiling architecture behavioral of entity Reg2BitR [reg2bitr_default]
Compiling architecture behavioral of entity CDBunit [cdbunit_default]
Compiling architecture behavior of entity test_cdbunit
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 23 VHDL Units
Built simulation executable C:/arxitektonikh1/test_CDBunit_isim_beh.exe
Fuse Memory Usage: 32396 KB
Fuse CPU Usage: 623 ms
