#! /classes/ece2300/install/pkgs/iverilog-12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/system.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/va_math.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/v2009.vpi";
S_0x180d3e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x177ff30 .scope module, "Top" "Top" 3 10;
 .timescale 0 0;
L_0x1884130 .functor OR 1, v0x1874180_0, v0x18730b0_0, C4<0>, C4<0>;
v0x1873eb0_0 .net "clk", 0 0, v0x18729b0_0;  1 drivers
v0x1873f50_0 .var "d", 15 0;
v0x1874010_0 .var "en", 0 0;
v0x18740b0_0 .net "q", 15 0, L_0x1883fb0;  1 drivers
v0x1874180_0 .var "rst", 0 0;
v0x1874220_0 .net "rst_", 0 0, v0x18730b0_0;  1 drivers
S_0x17800c0 .scope task, "check" "check" 4 16, 4 16 0, S_0x177ff30;
 .timescale 0 0;
v0x18294d0_0 .var "d_", 15 0;
v0x181be00_0 .var "en_", 0 0;
v0x1819f50_0 .var "q_", 15 0;
v0x18180a0_0 .var "rst_", 0 0;
TD_Top.check ;
    %load/vec4 v0x1872b50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1872d00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1872d00_0, 0, 32;
    %load/vec4 v0x18180a0_0;
    %store/vec4 v0x1874180_0, 0, 1;
    %load/vec4 v0x181be00_0;
    %store/vec4 v0x1874010_0, 0, 1;
    %load/vec4 v0x18294d0_0;
    %store/vec4 v0x1873f50_0, 0, 16;
    %delay 8, 0;
    %load/vec4 v0x1872c20_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %vpi_call/w 4 33 "$display", "%3d: %b %b %h > %h", v0x1872a70_0, v0x1874180_0, v0x1874010_0, v0x1873f50_0, v0x18740b0_0 {0 0 0};
T_0.2 ;
    %load/vec4 v0x1819f50_0;
    %load/vec4 v0x18740b0_0;
    %cmp/ne;
    %jmp/0xz  T_0.4, 6;
    %load/vec4 v0x1872c20_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %vpi_call/w 4 38 "$display", "\000" {0 0 0};
    %vpi_call/w 4 39 "$display", "ERROR: Value on output port %s is incorrect on cycle %0d", "q", v0x1872a70_0 {0 0 0};
    %vpi_call/w 4 41 "$display", " - actual value   : %b", v0x18740b0_0 {0 0 0};
    %vpi_call/w 4 42 "$display", " - expected value : %b", v0x1819f50_0 {0 0 0};
T_0.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1872b50_0, 0, 1;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1872ff0_0, 0, 1;
T_0.5 ;
    %delay 2, 0;
T_0.0 ;
    %end;
S_0x1847ff0 .scope module, "register" "Register_16b_GL" 3 34, 5 11 0, S_0x177ff30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 16 "d";
    .port_info 4 /OUTPUT 16 "q";
v0x1871570_0 .net "clk", 0 0, v0x18729b0_0;  alias, 1 drivers
v0x1871630_0 .net "d", 15 0, v0x1873f50_0;  1 drivers
v0x1871710_0 .net "en", 0 0, v0x1874010_0;  1 drivers
v0x1871bc0_0 .net "q", 15 0, L_0x1883fb0;  alias, 1 drivers
v0x1871ca0_0 .net "rst", 0 0, L_0x1884130;  1 drivers
L_0x1875160 .part v0x1873f50_0, 0, 1;
L_0x18760d0 .part v0x1873f50_0, 1, 1;
L_0x1876f70 .part v0x1873f50_0, 2, 1;
L_0x1877e50 .part v0x1873f50_0, 3, 1;
L_0x1879510 .part v0x1873f50_0, 4, 1;
L_0x187a3b0 .part v0x1873f50_0, 5, 1;
L_0x187b290 .part v0x1873f50_0, 6, 1;
L_0x187c0a0 .part v0x1873f50_0, 7, 1;
L_0x187cf90 .part v0x1873f50_0, 8, 1;
L_0x187de30 .part v0x1873f50_0, 9, 1;
L_0x187ece0 .part v0x1873f50_0, 10, 1;
L_0x187fb80 .part v0x1873f50_0, 11, 1;
L_0x1880a90 .part v0x1873f50_0, 12, 1;
L_0x1881930 .part v0x1873f50_0, 13, 1;
L_0x18827e0 .part v0x1873f50_0, 14, 1;
L_0x1883e80 .part v0x1873f50_0, 15, 1;
LS_0x1883fb0_0_0 .concat8 [ 1 1 1 1], L_0x1875050, L_0x1875fc0, L_0x1876e60, L_0x1877d40;
LS_0x1883fb0_0_4 .concat8 [ 1 1 1 1], L_0x1879400, L_0x187a2a0, L_0x187b180, L_0x187bf90;
LS_0x1883fb0_0_8 .concat8 [ 1 1 1 1], L_0x187ce80, L_0x187dd20, L_0x187ebd0, L_0x187fa70;
LS_0x1883fb0_0_12 .concat8 [ 1 1 1 1], L_0x1880980, L_0x1881820, L_0x18826d0, L_0x1883d70;
L_0x1883fb0 .concat8 [ 4 4 4 4], LS_0x1883fb0_0_0, LS_0x1883fb0_0_4, LS_0x1883fb0_0_8, LS_0x1883fb0_0_12;
S_0x1848270 .scope module, "dffr0" "DFFRE_GL" 5 20, 6 14 0, S_0x1847ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x18742c0 .functor NOT 1, L_0x1884130, C4<0>, C4<0>, C4<0>;
L_0x1874360 .functor AND 1, L_0x18746e0, L_0x18742c0, C4<1>, C4<1>;
v0x184a280_0 .net "clk", 0 0, v0x18729b0_0;  alias, 1 drivers
v0x184a390_0 .net "d", 0 0, L_0x1875160;  1 drivers
v0x184a450_0 .net "din", 0 0, L_0x1874360;  1 drivers
v0x184a540_0 .net "en", 0 0, v0x1874010_0;  alias, 1 drivers
v0x184a5e0_0 .net "mux_out", 0 0, L_0x18746e0;  1 drivers
v0x184a6d0_0 .net "n_rst", 0 0, L_0x18742c0;  1 drivers
v0x184a770_0 .net "q", 0 0, L_0x1875050;  1 drivers
v0x184a810_0 .net "rst", 0 0, L_0x1884130;  alias, 1 drivers
S_0x18484d0 .scope module, "flipflop" "DFF_GL" 6 39, 7 11 0, S_0x1848270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x1874820 .functor NOT 1, v0x18729b0_0, C4<0>, C4<0>, C4<0>;
v0x1849620_0 .net "clk", 0 0, v0x18729b0_0;  alias, 1 drivers
v0x18496c0_0 .net "d", 0 0, L_0x1874360;  alias, 1 drivers
v0x1849760_0 .net "n1", 0 0, L_0x1874c50;  1 drivers
v0x1849850_0 .net "n_clk", 0 0, L_0x1874820;  1 drivers
v0x18498f0_0 .net "q", 0 0, L_0x1875050;  alias, 1 drivers
S_0x1848740 .scope module, "dlatch1" "DLatch_GL" 7 21, 8 12 0, S_0x18484d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x1874900 .functor NOT 1, L_0x1874360, C4<0>, C4<0>, C4<0>;
L_0x1874a20 .functor AND 1, L_0x1874360, L_0x1874820, C4<1>, C4<1>;
L_0x1874ab0 .functor AND 1, L_0x1874820, L_0x1874900, C4<1>, C4<1>;
L_0x1874bb0 .functor NOR 1, L_0x1874a20, L_0x1874c50, C4<0>, C4<0>;
L_0x1874c50 .functor NOR 1, L_0x1874bb0, L_0x1874ab0, C4<0>, C4<0>;
v0x18161f0_0 .net "clk", 0 0, L_0x1874820;  alias, 1 drivers
v0x1814340_0 .net "d", 0 0, L_0x1874360;  alias, 1 drivers
v0x1812460_0 .net "n_d", 0 0, L_0x1874900;  1 drivers
v0x1848a10_0 .net "q", 0 0, L_0x1874c50;  alias, 1 drivers
v0x1848af0_0 .net "r", 0 0, L_0x1874ab0;  1 drivers
v0x1848c00_0 .net "s", 0 0, L_0x1874a20;  1 drivers
v0x1848cc0_0 .net "w", 0 0, L_0x1874bb0;  1 drivers
S_0x1848e00 .scope module, "dlatch2" "DLatch_GL" 7 28, 8 12 0, S_0x18484d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x1874da0 .functor NOT 1, L_0x1874c50, C4<0>, C4<0>, C4<0>;
L_0x1874e10 .functor AND 1, L_0x1874c50, v0x18729b0_0, C4<1>, C4<1>;
L_0x1874ea0 .functor AND 1, v0x18729b0_0, L_0x1874da0, C4<1>, C4<1>;
L_0x1874f60 .functor NOR 1, L_0x1874e10, L_0x1875050, C4<0>, C4<0>;
L_0x1875050 .functor NOR 1, L_0x1874f60, L_0x1874ea0, C4<0>, C4<0>;
v0x1849030_0 .net "clk", 0 0, v0x18729b0_0;  alias, 1 drivers
v0x1849110_0 .net "d", 0 0, L_0x1874c50;  alias, 1 drivers
v0x18491d0_0 .net "n_d", 0 0, L_0x1874da0;  1 drivers
v0x1849270_0 .net "q", 0 0, L_0x1875050;  alias, 1 drivers
v0x1849310_0 .net "r", 0 0, L_0x1874ea0;  1 drivers
v0x1849420_0 .net "s", 0 0, L_0x1874e10;  1 drivers
v0x18494e0_0 .net "w", 0 0, L_0x1874f60;  1 drivers
S_0x18499e0 .scope module, "flipmux" "Mux2_1b_GL" 6 31, 9 10 0, S_0x1848270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x1874470 .functor NOT 1, v0x1874010_0, C4<0>, C4<0>, C4<0>;
L_0x1874500 .functor AND 1, L_0x1874470, L_0x1875050, C4<1>, C4<1>;
L_0x1874670 .functor AND 1, v0x1874010_0, L_0x1875160, C4<1>, C4<1>;
L_0x18746e0 .functor OR 1, L_0x1874500, L_0x1874670, C4<0>, C4<0>;
v0x1849c60_0 .net "in0", 0 0, L_0x1875050;  alias, 1 drivers
v0x1849d50_0 .net "in1", 0 0, L_0x1875160;  alias, 1 drivers
v0x1849df0_0 .net "minterm1", 0 0, L_0x1874500;  1 drivers
v0x1849e90_0 .net "minterm2", 0 0, L_0x1874670;  1 drivers
v0x1849f50_0 .net "n_sel", 0 0, L_0x1874470;  1 drivers
v0x184a060_0 .net "out", 0 0, L_0x18746e0;  alias, 1 drivers
v0x184a140_0 .net "sel", 0 0, v0x1874010_0;  alias, 1 drivers
S_0x184a940 .scope module, "dffr1" "DFFRE_GL" 5 29, 6 14 0, S_0x1847ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1875250 .functor NOT 1, L_0x1884130, C4<0>, C4<0>, C4<0>;
L_0x18752e0 .functor AND 1, L_0x1875680, L_0x1875250, C4<1>, C4<1>;
v0x184cba0_0 .net "clk", 0 0, v0x18729b0_0;  alias, 1 drivers
v0x184cc60_0 .net "d", 0 0, L_0x18760d0;  1 drivers
v0x184cd20_0 .net "din", 0 0, L_0x18752e0;  1 drivers
v0x184ce10_0 .net "en", 0 0, v0x1874010_0;  alias, 1 drivers
v0x184ceb0_0 .net "mux_out", 0 0, L_0x1875680;  1 drivers
v0x184cfa0_0 .net "n_rst", 0 0, L_0x1875250;  1 drivers
v0x184d040_0 .net "q", 0 0, L_0x1875fc0;  1 drivers
v0x184d0e0_0 .net "rst", 0 0, L_0x1884130;  alias, 1 drivers
S_0x184abc0 .scope module, "flipflop" "DFF_GL" 6 39, 7 11 0, S_0x184a940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x18757c0 .functor NOT 1, v0x18729b0_0, C4<0>, C4<0>, C4<0>;
v0x184bf10_0 .net "clk", 0 0, v0x18729b0_0;  alias, 1 drivers
v0x184bfb0_0 .net "d", 0 0, L_0x18752e0;  alias, 1 drivers
v0x184c070_0 .net "n1", 0 0, L_0x1875bc0;  1 drivers
v0x184c140_0 .net "n_clk", 0 0, L_0x18757c0;  1 drivers
v0x184c1e0_0 .net "q", 0 0, L_0x1875fc0;  alias, 1 drivers
S_0x184ae10 .scope module, "dlatch1" "DLatch_GL" 7 21, 8 12 0, S_0x184abc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x18758a0 .functor NOT 1, L_0x18752e0, C4<0>, C4<0>, C4<0>;
L_0x18759c0 .functor AND 1, L_0x18752e0, L_0x18757c0, C4<1>, C4<1>;
L_0x1875a50 .functor AND 1, L_0x18757c0, L_0x18758a0, C4<1>, C4<1>;
L_0x1875b50 .functor NOR 1, L_0x18759c0, L_0x1875bc0, C4<0>, C4<0>;
L_0x1875bc0 .functor NOR 1, L_0x1875b50, L_0x1875a50, C4<0>, C4<0>;
v0x184b080_0 .net "clk", 0 0, L_0x18757c0;  alias, 1 drivers
v0x184b160_0 .net "d", 0 0, L_0x18752e0;  alias, 1 drivers
v0x184b220_0 .net "n_d", 0 0, L_0x18758a0;  1 drivers
v0x184b2f0_0 .net "q", 0 0, L_0x1875bc0;  alias, 1 drivers
v0x184b3d0_0 .net "r", 0 0, L_0x1875a50;  1 drivers
v0x184b4e0_0 .net "s", 0 0, L_0x18759c0;  1 drivers
v0x184b5a0_0 .net "w", 0 0, L_0x1875b50;  1 drivers
S_0x184b6e0 .scope module, "dlatch2" "DLatch_GL" 7 28, 8 12 0, S_0x184abc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x1875d10 .functor NOT 1, L_0x1875bc0, C4<0>, C4<0>, C4<0>;
L_0x1875d80 .functor AND 1, L_0x1875bc0, v0x18729b0_0, C4<1>, C4<1>;
L_0x1875e10 .functor AND 1, v0x18729b0_0, L_0x1875d10, C4<1>, C4<1>;
L_0x1875ed0 .functor NOR 1, L_0x1875d80, L_0x1875fc0, C4<0>, C4<0>;
L_0x1875fc0 .functor NOR 1, L_0x1875ed0, L_0x1875e10, C4<0>, C4<0>;
v0x184b910_0 .net "clk", 0 0, v0x18729b0_0;  alias, 1 drivers
v0x184b9d0_0 .net "d", 0 0, L_0x1875bc0;  alias, 1 drivers
v0x184ba90_0 .net "n_d", 0 0, L_0x1875d10;  1 drivers
v0x184bb60_0 .net "q", 0 0, L_0x1875fc0;  alias, 1 drivers
v0x184bc00_0 .net "r", 0 0, L_0x1875e10;  1 drivers
v0x184bd10_0 .net "s", 0 0, L_0x1875d80;  1 drivers
v0x184bdd0_0 .net "w", 0 0, L_0x1875ed0;  1 drivers
S_0x184c2d0 .scope module, "flipmux" "Mux2_1b_GL" 6 31, 9 10 0, S_0x184a940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x1875410 .functor NOT 1, v0x1874010_0, C4<0>, C4<0>, C4<0>;
L_0x18754a0 .functor AND 1, L_0x1875410, L_0x1875fc0, C4<1>, C4<1>;
L_0x1875610 .functor AND 1, v0x1874010_0, L_0x18760d0, C4<1>, C4<1>;
L_0x1875680 .functor OR 1, L_0x18754a0, L_0x1875610, C4<0>, C4<0>;
v0x184c550_0 .net "in0", 0 0, L_0x1875fc0;  alias, 1 drivers
v0x184c640_0 .net "in1", 0 0, L_0x18760d0;  alias, 1 drivers
v0x184c6e0_0 .net "minterm1", 0 0, L_0x18754a0;  1 drivers
v0x184c780_0 .net "minterm2", 0 0, L_0x1875610;  1 drivers
v0x184c840_0 .net "n_sel", 0 0, L_0x1875410;  1 drivers
v0x184c950_0 .net "out", 0 0, L_0x1875680;  alias, 1 drivers
v0x184ca30_0 .net "sel", 0 0, v0x1874010_0;  alias, 1 drivers
S_0x184d1f0 .scope module, "dffr10" "DFFRE_GL" 5 110, 6 14 0, S_0x1847ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x187df30 .functor NOT 1, L_0x1884130, C4<0>, C4<0>, C4<0>;
L_0x187dfa0 .functor AND 1, L_0x187e2f0, L_0x187df30, C4<1>, C4<1>;
v0x184f460_0 .net "clk", 0 0, v0x18729b0_0;  alias, 1 drivers
v0x184f520_0 .net "d", 0 0, L_0x187ece0;  1 drivers
v0x184f5e0_0 .net "din", 0 0, L_0x187dfa0;  1 drivers
v0x184f6b0_0 .net "en", 0 0, v0x1874010_0;  alias, 1 drivers
v0x184f750_0 .net "mux_out", 0 0, L_0x187e2f0;  1 drivers
v0x184f840_0 .net "n_rst", 0 0, L_0x187df30;  1 drivers
v0x184f8e0_0 .net "q", 0 0, L_0x187ebd0;  1 drivers
v0x184f980_0 .net "rst", 0 0, L_0x1884130;  alias, 1 drivers
S_0x184d480 .scope module, "flipflop" "DFF_GL" 6 39, 7 11 0, S_0x184d1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x187e400 .functor NOT 1, v0x18729b0_0, C4<0>, C4<0>, C4<0>;
v0x184e7d0_0 .net "clk", 0 0, v0x18729b0_0;  alias, 1 drivers
v0x184e870_0 .net "d", 0 0, L_0x187dfa0;  alias, 1 drivers
v0x184e930_0 .net "n1", 0 0, L_0x187e800;  1 drivers
v0x184ea50_0 .net "n_clk", 0 0, L_0x187e400;  1 drivers
v0x184eaf0_0 .net "q", 0 0, L_0x187ebd0;  alias, 1 drivers
S_0x184d6d0 .scope module, "dlatch1" "DLatch_GL" 7 21, 8 12 0, S_0x184d480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x187e4e0 .functor NOT 1, L_0x187dfa0, C4<0>, C4<0>, C4<0>;
L_0x187e600 .functor AND 1, L_0x187dfa0, L_0x187e400, C4<1>, C4<1>;
L_0x187e690 .functor AND 1, L_0x187e400, L_0x187e4e0, C4<1>, C4<1>;
L_0x187e790 .functor NOR 1, L_0x187e600, L_0x187e800, C4<0>, C4<0>;
L_0x187e800 .functor NOR 1, L_0x187e790, L_0x187e690, C4<0>, C4<0>;
v0x184d940_0 .net "clk", 0 0, L_0x187e400;  alias, 1 drivers
v0x184da20_0 .net "d", 0 0, L_0x187dfa0;  alias, 1 drivers
v0x184dae0_0 .net "n_d", 0 0, L_0x187e4e0;  1 drivers
v0x184dbb0_0 .net "q", 0 0, L_0x187e800;  alias, 1 drivers
v0x184dc90_0 .net "r", 0 0, L_0x187e690;  1 drivers
v0x184dda0_0 .net "s", 0 0, L_0x187e600;  1 drivers
v0x184de60_0 .net "w", 0 0, L_0x187e790;  1 drivers
S_0x184dfa0 .scope module, "dlatch2" "DLatch_GL" 7 28, 8 12 0, S_0x184d480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x187e950 .functor NOT 1, L_0x187e800, C4<0>, C4<0>, C4<0>;
L_0x187e9c0 .functor AND 1, L_0x187e800, v0x18729b0_0, C4<1>, C4<1>;
L_0x187ea50 .functor AND 1, v0x18729b0_0, L_0x187e950, C4<1>, C4<1>;
L_0x187eb10 .functor NOR 1, L_0x187e9c0, L_0x187ebd0, C4<0>, C4<0>;
L_0x187ebd0 .functor NOR 1, L_0x187eb10, L_0x187ea50, C4<0>, C4<0>;
v0x184e1d0_0 .net "clk", 0 0, v0x18729b0_0;  alias, 1 drivers
v0x184e290_0 .net "d", 0 0, L_0x187e800;  alias, 1 drivers
v0x184e350_0 .net "n_d", 0 0, L_0x187e950;  1 drivers
v0x184e420_0 .net "q", 0 0, L_0x187ebd0;  alias, 1 drivers
v0x184e4c0_0 .net "r", 0 0, L_0x187ea50;  1 drivers
v0x184e5d0_0 .net "s", 0 0, L_0x187e9c0;  1 drivers
v0x184e690_0 .net "w", 0 0, L_0x187eb10;  1 drivers
S_0x184ebe0 .scope module, "flipmux" "Mux2_1b_GL" 6 31, 9 10 0, S_0x184d1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x187e080 .functor NOT 1, v0x1874010_0, C4<0>, C4<0>, C4<0>;
L_0x187e110 .functor AND 1, L_0x187e080, L_0x187ebd0, C4<1>, C4<1>;
L_0x187e280 .functor AND 1, v0x1874010_0, L_0x187ece0, C4<1>, C4<1>;
L_0x187e2f0 .functor OR 1, L_0x187e110, L_0x187e280, C4<0>, C4<0>;
v0x184ee60_0 .net "in0", 0 0, L_0x187ebd0;  alias, 1 drivers
v0x184ef50_0 .net "in1", 0 0, L_0x187ece0;  alias, 1 drivers
v0x184eff0_0 .net "minterm1", 0 0, L_0x187e110;  1 drivers
v0x184f090_0 .net "minterm2", 0 0, L_0x187e280;  1 drivers
v0x184f150_0 .net "n_sel", 0 0, L_0x187e080;  1 drivers
v0x184f260_0 .net "out", 0 0, L_0x187e2f0;  alias, 1 drivers
v0x184f340_0 .net "sel", 0 0, v0x1874010_0;  alias, 1 drivers
S_0x184fad0 .scope module, "dffr11" "DFFRE_GL" 5 119, 6 14 0, S_0x1847ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x187ed80 .functor NOT 1, L_0x1884130, C4<0>, C4<0>, C4<0>;
L_0x187edf0 .functor AND 1, L_0x187f190, L_0x187ed80, C4<1>, C4<1>;
v0x1851d00_0 .net "clk", 0 0, v0x18729b0_0;  alias, 1 drivers
v0x1851dc0_0 .net "d", 0 0, L_0x187fb80;  1 drivers
v0x1851e80_0 .net "din", 0 0, L_0x187edf0;  1 drivers
v0x1851fa0_0 .net "en", 0 0, v0x1874010_0;  alias, 1 drivers
v0x1852040_0 .net "mux_out", 0 0, L_0x187f190;  1 drivers
v0x1852130_0 .net "n_rst", 0 0, L_0x187ed80;  1 drivers
v0x18521d0_0 .net "q", 0 0, L_0x187fa70;  1 drivers
v0x1852270_0 .net "rst", 0 0, L_0x1884130;  alias, 1 drivers
S_0x184fd30 .scope module, "flipflop" "DFF_GL" 6 39, 7 11 0, S_0x184fad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x187f2a0 .functor NOT 1, v0x18729b0_0, C4<0>, C4<0>, C4<0>;
v0x1851070_0 .net "clk", 0 0, v0x18729b0_0;  alias, 1 drivers
v0x1851110_0 .net "d", 0 0, L_0x187edf0;  alias, 1 drivers
v0x18511d0_0 .net "n1", 0 0, L_0x187f6a0;  1 drivers
v0x18512f0_0 .net "n_clk", 0 0, L_0x187f2a0;  1 drivers
v0x1851390_0 .net "q", 0 0, L_0x187fa70;  alias, 1 drivers
S_0x184ffa0 .scope module, "dlatch1" "DLatch_GL" 7 21, 8 12 0, S_0x184fd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x187f380 .functor NOT 1, L_0x187edf0, C4<0>, C4<0>, C4<0>;
L_0x187f4a0 .functor AND 1, L_0x187edf0, L_0x187f2a0, C4<1>, C4<1>;
L_0x187f530 .functor AND 1, L_0x187f2a0, L_0x187f380, C4<1>, C4<1>;
L_0x187f630 .functor NOR 1, L_0x187f4a0, L_0x187f6a0, C4<0>, C4<0>;
L_0x187f6a0 .functor NOR 1, L_0x187f630, L_0x187f530, C4<0>, C4<0>;
v0x1850210_0 .net "clk", 0 0, L_0x187f2a0;  alias, 1 drivers
v0x18502f0_0 .net "d", 0 0, L_0x187edf0;  alias, 1 drivers
v0x18503b0_0 .net "n_d", 0 0, L_0x187f380;  1 drivers
v0x1850450_0 .net "q", 0 0, L_0x187f6a0;  alias, 1 drivers
v0x1850530_0 .net "r", 0 0, L_0x187f530;  1 drivers
v0x1850640_0 .net "s", 0 0, L_0x187f4a0;  1 drivers
v0x1850700_0 .net "w", 0 0, L_0x187f630;  1 drivers
S_0x1850840 .scope module, "dlatch2" "DLatch_GL" 7 28, 8 12 0, S_0x184fd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x187f7f0 .functor NOT 1, L_0x187f6a0, C4<0>, C4<0>, C4<0>;
L_0x187f860 .functor AND 1, L_0x187f6a0, v0x18729b0_0, C4<1>, C4<1>;
L_0x187f8f0 .functor AND 1, v0x18729b0_0, L_0x187f7f0, C4<1>, C4<1>;
L_0x187f9b0 .functor NOR 1, L_0x187f860, L_0x187fa70, C4<0>, C4<0>;
L_0x187fa70 .functor NOR 1, L_0x187f9b0, L_0x187f8f0, C4<0>, C4<0>;
v0x1850a70_0 .net "clk", 0 0, v0x18729b0_0;  alias, 1 drivers
v0x1850b30_0 .net "d", 0 0, L_0x187f6a0;  alias, 1 drivers
v0x1850bf0_0 .net "n_d", 0 0, L_0x187f7f0;  1 drivers
v0x1850cc0_0 .net "q", 0 0, L_0x187fa70;  alias, 1 drivers
v0x1850d60_0 .net "r", 0 0, L_0x187f8f0;  1 drivers
v0x1850e70_0 .net "s", 0 0, L_0x187f860;  1 drivers
v0x1850f30_0 .net "w", 0 0, L_0x187f9b0;  1 drivers
S_0x1851480 .scope module, "flipmux" "Mux2_1b_GL" 6 31, 9 10 0, S_0x184fad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x187ef20 .functor NOT 1, v0x1874010_0, C4<0>, C4<0>, C4<0>;
L_0x187efb0 .functor AND 1, L_0x187ef20, L_0x187fa70, C4<1>, C4<1>;
L_0x187f120 .functor AND 1, v0x1874010_0, L_0x187fb80, C4<1>, C4<1>;
L_0x187f190 .functor OR 1, L_0x187efb0, L_0x187f120, C4<0>, C4<0>;
v0x1851700_0 .net "in0", 0 0, L_0x187fa70;  alias, 1 drivers
v0x18517f0_0 .net "in1", 0 0, L_0x187fb80;  alias, 1 drivers
v0x1851890_0 .net "minterm1", 0 0, L_0x187efb0;  1 drivers
v0x1851930_0 .net "minterm2", 0 0, L_0x187f120;  1 drivers
v0x18519f0_0 .net "n_sel", 0 0, L_0x187ef20;  1 drivers
v0x1851b00_0 .net "out", 0 0, L_0x187f190;  alias, 1 drivers
v0x1851be0_0 .net "sel", 0 0, v0x1874010_0;  alias, 1 drivers
S_0x1852370 .scope module, "dffr12" "DFFRE_GL" 5 128, 6 14 0, S_0x1847ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x187fc90 .functor NOT 1, L_0x1884130, C4<0>, C4<0>, C4<0>;
L_0x187fd00 .functor AND 1, L_0x18800a0, L_0x187fc90, C4<1>, C4<1>;
v0x18545f0_0 .net "clk", 0 0, v0x18729b0_0;  alias, 1 drivers
v0x18546b0_0 .net "d", 0 0, L_0x1880a90;  1 drivers
v0x1854770_0 .net "din", 0 0, L_0x187fd00;  1 drivers
v0x1854890_0 .net "en", 0 0, v0x1874010_0;  alias, 1 drivers
v0x1854930_0 .net "mux_out", 0 0, L_0x18800a0;  1 drivers
v0x1854a20_0 .net "n_rst", 0 0, L_0x187fc90;  1 drivers
v0x1854ac0_0 .net "q", 0 0, L_0x1880980;  1 drivers
v0x1854b60_0 .net "rst", 0 0, L_0x1884130;  alias, 1 drivers
S_0x1852620 .scope module, "flipflop" "DFF_GL" 6 39, 7 11 0, S_0x1852370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x18801b0 .functor NOT 1, v0x18729b0_0, C4<0>, C4<0>, C4<0>;
v0x1853960_0 .net "clk", 0 0, v0x18729b0_0;  alias, 1 drivers
v0x1853a00_0 .net "d", 0 0, L_0x187fd00;  alias, 1 drivers
v0x1853ac0_0 .net "n1", 0 0, L_0x18805b0;  1 drivers
v0x1853be0_0 .net "n_clk", 0 0, L_0x18801b0;  1 drivers
v0x1853c80_0 .net "q", 0 0, L_0x1880980;  alias, 1 drivers
S_0x1852890 .scope module, "dlatch1" "DLatch_GL" 7 21, 8 12 0, S_0x1852620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x1880290 .functor NOT 1, L_0x187fd00, C4<0>, C4<0>, C4<0>;
L_0x18803b0 .functor AND 1, L_0x187fd00, L_0x18801b0, C4<1>, C4<1>;
L_0x1880440 .functor AND 1, L_0x18801b0, L_0x1880290, C4<1>, C4<1>;
L_0x1880540 .functor NOR 1, L_0x18803b0, L_0x18805b0, C4<0>, C4<0>;
L_0x18805b0 .functor NOR 1, L_0x1880540, L_0x1880440, C4<0>, C4<0>;
v0x1852b00_0 .net "clk", 0 0, L_0x18801b0;  alias, 1 drivers
v0x1852be0_0 .net "d", 0 0, L_0x187fd00;  alias, 1 drivers
v0x1852ca0_0 .net "n_d", 0 0, L_0x1880290;  1 drivers
v0x1852d40_0 .net "q", 0 0, L_0x18805b0;  alias, 1 drivers
v0x1852e20_0 .net "r", 0 0, L_0x1880440;  1 drivers
v0x1852f30_0 .net "s", 0 0, L_0x18803b0;  1 drivers
v0x1852ff0_0 .net "w", 0 0, L_0x1880540;  1 drivers
S_0x1853130 .scope module, "dlatch2" "DLatch_GL" 7 28, 8 12 0, S_0x1852620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x1880700 .functor NOT 1, L_0x18805b0, C4<0>, C4<0>, C4<0>;
L_0x1880770 .functor AND 1, L_0x18805b0, v0x18729b0_0, C4<1>, C4<1>;
L_0x1880800 .functor AND 1, v0x18729b0_0, L_0x1880700, C4<1>, C4<1>;
L_0x18808c0 .functor NOR 1, L_0x1880770, L_0x1880980, C4<0>, C4<0>;
L_0x1880980 .functor NOR 1, L_0x18808c0, L_0x1880800, C4<0>, C4<0>;
v0x1853360_0 .net "clk", 0 0, v0x18729b0_0;  alias, 1 drivers
v0x1853420_0 .net "d", 0 0, L_0x18805b0;  alias, 1 drivers
v0x18534e0_0 .net "n_d", 0 0, L_0x1880700;  1 drivers
v0x18535b0_0 .net "q", 0 0, L_0x1880980;  alias, 1 drivers
v0x1853650_0 .net "r", 0 0, L_0x1880800;  1 drivers
v0x1853760_0 .net "s", 0 0, L_0x1880770;  1 drivers
v0x1853820_0 .net "w", 0 0, L_0x18808c0;  1 drivers
S_0x1853d70 .scope module, "flipmux" "Mux2_1b_GL" 6 31, 9 10 0, S_0x1852370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x187fe30 .functor NOT 1, v0x1874010_0, C4<0>, C4<0>, C4<0>;
L_0x187fec0 .functor AND 1, L_0x187fe30, L_0x1880980, C4<1>, C4<1>;
L_0x1880030 .functor AND 1, v0x1874010_0, L_0x1880a90, C4<1>, C4<1>;
L_0x18800a0 .functor OR 1, L_0x187fec0, L_0x1880030, C4<0>, C4<0>;
v0x1853ff0_0 .net "in0", 0 0, L_0x1880980;  alias, 1 drivers
v0x18540e0_0 .net "in1", 0 0, L_0x1880a90;  alias, 1 drivers
v0x1854180_0 .net "minterm1", 0 0, L_0x187fec0;  1 drivers
v0x1854220_0 .net "minterm2", 0 0, L_0x1880030;  1 drivers
v0x18542e0_0 .net "n_sel", 0 0, L_0x187fe30;  1 drivers
v0x18543f0_0 .net "out", 0 0, L_0x18800a0;  alias, 1 drivers
v0x18544d0_0 .net "sel", 0 0, v0x1874010_0;  alias, 1 drivers
S_0x1854c60 .scope module, "dffr13" "DFFRE_GL" 5 137, 6 14 0, S_0x1847ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1880b30 .functor NOT 1, L_0x1884130, C4<0>, C4<0>, C4<0>;
L_0x1880ba0 .functor AND 1, L_0x1880f40, L_0x1880b30, C4<1>, C4<1>;
v0x1857080_0 .net "clk", 0 0, v0x18729b0_0;  alias, 1 drivers
v0x1857140_0 .net "d", 0 0, L_0x1881930;  1 drivers
v0x1857200_0 .net "din", 0 0, L_0x1880ba0;  1 drivers
v0x1857320_0 .net "en", 0 0, v0x1874010_0;  alias, 1 drivers
v0x18573c0_0 .net "mux_out", 0 0, L_0x1880f40;  1 drivers
v0x18574b0_0 .net "n_rst", 0 0, L_0x1880b30;  1 drivers
v0x1857550_0 .net "q", 0 0, L_0x1881820;  1 drivers
v0x18575f0_0 .net "rst", 0 0, L_0x1884130;  alias, 1 drivers
S_0x1854e70 .scope module, "flipflop" "DFF_GL" 6 39, 7 11 0, S_0x1854c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x1881050 .functor NOT 1, v0x18729b0_0, C4<0>, C4<0>, C4<0>;
v0x18561e0_0 .net "clk", 0 0, v0x18729b0_0;  alias, 1 drivers
v0x1856490_0 .net "d", 0 0, L_0x1880ba0;  alias, 1 drivers
v0x1856550_0 .net "n1", 0 0, L_0x1881450;  1 drivers
v0x1856670_0 .net "n_clk", 0 0, L_0x1881050;  1 drivers
v0x1856710_0 .net "q", 0 0, L_0x1881820;  alias, 1 drivers
S_0x18550e0 .scope module, "dlatch1" "DLatch_GL" 7 21, 8 12 0, S_0x1854e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x1881130 .functor NOT 1, L_0x1880ba0, C4<0>, C4<0>, C4<0>;
L_0x1881250 .functor AND 1, L_0x1880ba0, L_0x1881050, C4<1>, C4<1>;
L_0x18812e0 .functor AND 1, L_0x1881050, L_0x1881130, C4<1>, C4<1>;
L_0x18813e0 .functor NOR 1, L_0x1881250, L_0x1881450, C4<0>, C4<0>;
L_0x1881450 .functor NOR 1, L_0x18813e0, L_0x18812e0, C4<0>, C4<0>;
v0x1855350_0 .net "clk", 0 0, L_0x1881050;  alias, 1 drivers
v0x1855430_0 .net "d", 0 0, L_0x1880ba0;  alias, 1 drivers
v0x18554f0_0 .net "n_d", 0 0, L_0x1881130;  1 drivers
v0x18555c0_0 .net "q", 0 0, L_0x1881450;  alias, 1 drivers
v0x18556a0_0 .net "r", 0 0, L_0x18812e0;  1 drivers
v0x18557b0_0 .net "s", 0 0, L_0x1881250;  1 drivers
v0x1855870_0 .net "w", 0 0, L_0x18813e0;  1 drivers
S_0x18559b0 .scope module, "dlatch2" "DLatch_GL" 7 28, 8 12 0, S_0x1854e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x18815a0 .functor NOT 1, L_0x1881450, C4<0>, C4<0>, C4<0>;
L_0x1881610 .functor AND 1, L_0x1881450, v0x18729b0_0, C4<1>, C4<1>;
L_0x18816a0 .functor AND 1, v0x18729b0_0, L_0x18815a0, C4<1>, C4<1>;
L_0x1881760 .functor NOR 1, L_0x1881610, L_0x1881820, C4<0>, C4<0>;
L_0x1881820 .functor NOR 1, L_0x1881760, L_0x18816a0, C4<0>, C4<0>;
v0x1855be0_0 .net "clk", 0 0, v0x18729b0_0;  alias, 1 drivers
v0x1855ca0_0 .net "d", 0 0, L_0x1881450;  alias, 1 drivers
v0x1855d60_0 .net "n_d", 0 0, L_0x18815a0;  1 drivers
v0x1855e30_0 .net "q", 0 0, L_0x1881820;  alias, 1 drivers
v0x1855ed0_0 .net "r", 0 0, L_0x18816a0;  1 drivers
v0x1855fe0_0 .net "s", 0 0, L_0x1881610;  1 drivers
v0x18560a0_0 .net "w", 0 0, L_0x1881760;  1 drivers
S_0x1856800 .scope module, "flipmux" "Mux2_1b_GL" 6 31, 9 10 0, S_0x1854c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x1880cd0 .functor NOT 1, v0x1874010_0, C4<0>, C4<0>, C4<0>;
L_0x1880d60 .functor AND 1, L_0x1880cd0, L_0x1881820, C4<1>, C4<1>;
L_0x1880ed0 .functor AND 1, v0x1874010_0, L_0x1881930, C4<1>, C4<1>;
L_0x1880f40 .functor OR 1, L_0x1880d60, L_0x1880ed0, C4<0>, C4<0>;
v0x1856a80_0 .net "in0", 0 0, L_0x1881820;  alias, 1 drivers
v0x1856b70_0 .net "in1", 0 0, L_0x1881930;  alias, 1 drivers
v0x1856c10_0 .net "minterm1", 0 0, L_0x1880d60;  1 drivers
v0x1856cb0_0 .net "minterm2", 0 0, L_0x1880ed0;  1 drivers
v0x1856d70_0 .net "n_sel", 0 0, L_0x1880cd0;  1 drivers
v0x1856e80_0 .net "out", 0 0, L_0x1880f40;  alias, 1 drivers
v0x1856f60_0 .net "sel", 0 0, v0x1874010_0;  alias, 1 drivers
S_0x18576f0 .scope module, "dffr14" "DFFRE_GL" 5 146, 6 14 0, S_0x1847ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x187fc20 .functor NOT 1, L_0x1884130, C4<0>, C4<0>, C4<0>;
L_0x1881a50 .functor AND 1, L_0x1881df0, L_0x187fc20, C4<1>, C4<1>;
v0x1859950_0 .net "clk", 0 0, v0x18729b0_0;  alias, 1 drivers
v0x1859a10_0 .net "d", 0 0, L_0x18827e0;  1 drivers
v0x1859ad0_0 .net "din", 0 0, L_0x1881a50;  1 drivers
v0x1859bf0_0 .net "en", 0 0, v0x1874010_0;  alias, 1 drivers
v0x1859c90_0 .net "mux_out", 0 0, L_0x1881df0;  1 drivers
v0x1859d80_0 .net "n_rst", 0 0, L_0x187fc20;  1 drivers
v0x1859e20_0 .net "q", 0 0, L_0x18826d0;  1 drivers
v0x1859ec0_0 .net "rst", 0 0, L_0x1884130;  alias, 1 drivers
S_0x1857950 .scope module, "flipflop" "DFF_GL" 6 39, 7 11 0, S_0x18576f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x1881f00 .functor NOT 1, v0x18729b0_0, C4<0>, C4<0>, C4<0>;
v0x1858cc0_0 .net "clk", 0 0, v0x18729b0_0;  alias, 1 drivers
v0x1858d60_0 .net "d", 0 0, L_0x1881a50;  alias, 1 drivers
v0x1858e20_0 .net "n1", 0 0, L_0x1882300;  1 drivers
v0x1858f40_0 .net "n_clk", 0 0, L_0x1881f00;  1 drivers
v0x1858fe0_0 .net "q", 0 0, L_0x18826d0;  alias, 1 drivers
S_0x1857bc0 .scope module, "dlatch1" "DLatch_GL" 7 21, 8 12 0, S_0x1857950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x1881fe0 .functor NOT 1, L_0x1881a50, C4<0>, C4<0>, C4<0>;
L_0x1882100 .functor AND 1, L_0x1881a50, L_0x1881f00, C4<1>, C4<1>;
L_0x1882190 .functor AND 1, L_0x1881f00, L_0x1881fe0, C4<1>, C4<1>;
L_0x1882290 .functor NOR 1, L_0x1882100, L_0x1882300, C4<0>, C4<0>;
L_0x1882300 .functor NOR 1, L_0x1882290, L_0x1882190, C4<0>, C4<0>;
v0x1857e30_0 .net "clk", 0 0, L_0x1881f00;  alias, 1 drivers
v0x1857f10_0 .net "d", 0 0, L_0x1881a50;  alias, 1 drivers
v0x1857fd0_0 .net "n_d", 0 0, L_0x1881fe0;  1 drivers
v0x18580a0_0 .net "q", 0 0, L_0x1882300;  alias, 1 drivers
v0x1858180_0 .net "r", 0 0, L_0x1882190;  1 drivers
v0x1858290_0 .net "s", 0 0, L_0x1882100;  1 drivers
v0x1858350_0 .net "w", 0 0, L_0x1882290;  1 drivers
S_0x1858490 .scope module, "dlatch2" "DLatch_GL" 7 28, 8 12 0, S_0x1857950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x1882450 .functor NOT 1, L_0x1882300, C4<0>, C4<0>, C4<0>;
L_0x18824c0 .functor AND 1, L_0x1882300, v0x18729b0_0, C4<1>, C4<1>;
L_0x1882550 .functor AND 1, v0x18729b0_0, L_0x1882450, C4<1>, C4<1>;
L_0x1882610 .functor NOR 1, L_0x18824c0, L_0x18826d0, C4<0>, C4<0>;
L_0x18826d0 .functor NOR 1, L_0x1882610, L_0x1882550, C4<0>, C4<0>;
v0x18586c0_0 .net "clk", 0 0, v0x18729b0_0;  alias, 1 drivers
v0x1858780_0 .net "d", 0 0, L_0x1882300;  alias, 1 drivers
v0x1858840_0 .net "n_d", 0 0, L_0x1882450;  1 drivers
v0x1858910_0 .net "q", 0 0, L_0x18826d0;  alias, 1 drivers
v0x18589b0_0 .net "r", 0 0, L_0x1882550;  1 drivers
v0x1858ac0_0 .net "s", 0 0, L_0x18824c0;  1 drivers
v0x1858b80_0 .net "w", 0 0, L_0x1882610;  1 drivers
S_0x18590d0 .scope module, "flipmux" "Mux2_1b_GL" 6 31, 9 10 0, S_0x18576f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x1881b80 .functor NOT 1, v0x1874010_0, C4<0>, C4<0>, C4<0>;
L_0x1881c10 .functor AND 1, L_0x1881b80, L_0x18826d0, C4<1>, C4<1>;
L_0x1881d80 .functor AND 1, v0x1874010_0, L_0x18827e0, C4<1>, C4<1>;
L_0x1881df0 .functor OR 1, L_0x1881c10, L_0x1881d80, C4<0>, C4<0>;
v0x1859350_0 .net "in0", 0 0, L_0x18826d0;  alias, 1 drivers
v0x1859440_0 .net "in1", 0 0, L_0x18827e0;  alias, 1 drivers
v0x18594e0_0 .net "minterm1", 0 0, L_0x1881c10;  1 drivers
v0x1859580_0 .net "minterm2", 0 0, L_0x1881d80;  1 drivers
v0x1859640_0 .net "n_sel", 0 0, L_0x1881b80;  1 drivers
v0x1859750_0 .net "out", 0 0, L_0x1881df0;  alias, 1 drivers
v0x1859830_0 .net "sel", 0 0, v0x1874010_0;  alias, 1 drivers
S_0x1859fc0 .scope module, "dffr15" "DFFRE_GL" 5 155, 6 14 0, S_0x1847ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1882880 .functor NOT 1, L_0x1884130, C4<0>, C4<0>, C4<0>;
L_0x18828f0 .functor AND 1, L_0x1883480, L_0x1882880, C4<1>, C4<1>;
v0x185c220_0 .net "clk", 0 0, v0x18729b0_0;  alias, 1 drivers
v0x185c2e0_0 .net "d", 0 0, L_0x1883e80;  1 drivers
v0x185c3a0_0 .net "din", 0 0, L_0x18828f0;  1 drivers
v0x185c4c0_0 .net "en", 0 0, v0x1874010_0;  alias, 1 drivers
v0x185c560_0 .net "mux_out", 0 0, L_0x1883480;  1 drivers
v0x185c650_0 .net "n_rst", 0 0, L_0x1882880;  1 drivers
v0x185c6f0_0 .net "q", 0 0, L_0x1883d70;  1 drivers
v0x185c790_0 .net "rst", 0 0, L_0x1884130;  alias, 1 drivers
S_0x185a220 .scope module, "flipflop" "DFF_GL" 6 39, 7 11 0, S_0x1859fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x1883590 .functor NOT 1, v0x18729b0_0, C4<0>, C4<0>, C4<0>;
v0x185b590_0 .net "clk", 0 0, v0x18729b0_0;  alias, 1 drivers
v0x185b630_0 .net "d", 0 0, L_0x18828f0;  alias, 1 drivers
v0x185b6f0_0 .net "n1", 0 0, L_0x1883970;  1 drivers
v0x185b810_0 .net "n_clk", 0 0, L_0x1883590;  1 drivers
v0x185b8b0_0 .net "q", 0 0, L_0x1883d70;  alias, 1 drivers
S_0x185a490 .scope module, "dlatch1" "DLatch_GL" 7 21, 8 12 0, S_0x185a220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x1883650 .functor NOT 1, L_0x18828f0, C4<0>, C4<0>, C4<0>;
L_0x1883770 .functor AND 1, L_0x18828f0, L_0x1883590, C4<1>, C4<1>;
L_0x1883800 .functor AND 1, L_0x1883590, L_0x1883650, C4<1>, C4<1>;
L_0x1883900 .functor NOR 1, L_0x1883770, L_0x1883970, C4<0>, C4<0>;
L_0x1883970 .functor NOR 1, L_0x1883900, L_0x1883800, C4<0>, C4<0>;
v0x185a700_0 .net "clk", 0 0, L_0x1883590;  alias, 1 drivers
v0x185a7e0_0 .net "d", 0 0, L_0x18828f0;  alias, 1 drivers
v0x185a8a0_0 .net "n_d", 0 0, L_0x1883650;  1 drivers
v0x185a970_0 .net "q", 0 0, L_0x1883970;  alias, 1 drivers
v0x185aa50_0 .net "r", 0 0, L_0x1883800;  1 drivers
v0x185ab60_0 .net "s", 0 0, L_0x1883770;  1 drivers
v0x185ac20_0 .net "w", 0 0, L_0x1883900;  1 drivers
S_0x185ad60 .scope module, "dlatch2" "DLatch_GL" 7 28, 8 12 0, S_0x185a220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x1883ac0 .functor NOT 1, L_0x1883970, C4<0>, C4<0>, C4<0>;
L_0x1883b30 .functor AND 1, L_0x1883970, v0x18729b0_0, C4<1>, C4<1>;
L_0x1883bc0 .functor AND 1, v0x18729b0_0, L_0x1883ac0, C4<1>, C4<1>;
L_0x1883c80 .functor NOR 1, L_0x1883b30, L_0x1883d70, C4<0>, C4<0>;
L_0x1883d70 .functor NOR 1, L_0x1883c80, L_0x1883bc0, C4<0>, C4<0>;
v0x185af90_0 .net "clk", 0 0, v0x18729b0_0;  alias, 1 drivers
v0x185b050_0 .net "d", 0 0, L_0x1883970;  alias, 1 drivers
v0x185b110_0 .net "n_d", 0 0, L_0x1883ac0;  1 drivers
v0x185b1e0_0 .net "q", 0 0, L_0x1883d70;  alias, 1 drivers
v0x185b280_0 .net "r", 0 0, L_0x1883bc0;  1 drivers
v0x185b390_0 .net "s", 0 0, L_0x1883b30;  1 drivers
v0x185b450_0 .net "w", 0 0, L_0x1883c80;  1 drivers
S_0x185b9a0 .scope module, "flipmux" "Mux2_1b_GL" 6 31, 9 10 0, S_0x1859fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x1882a20 .functor NOT 1, v0x1874010_0, C4<0>, C4<0>, C4<0>;
L_0x18832c0 .functor AND 1, L_0x1882a20, L_0x1883d70, C4<1>, C4<1>;
L_0x1883410 .functor AND 1, v0x1874010_0, L_0x1883e80, C4<1>, C4<1>;
L_0x1883480 .functor OR 1, L_0x18832c0, L_0x1883410, C4<0>, C4<0>;
v0x185bc20_0 .net "in0", 0 0, L_0x1883d70;  alias, 1 drivers
v0x185bd10_0 .net "in1", 0 0, L_0x1883e80;  alias, 1 drivers
v0x185bdb0_0 .net "minterm1", 0 0, L_0x18832c0;  1 drivers
v0x185be50_0 .net "minterm2", 0 0, L_0x1883410;  1 drivers
v0x185bf10_0 .net "n_sel", 0 0, L_0x1882a20;  1 drivers
v0x185c020_0 .net "out", 0 0, L_0x1883480;  alias, 1 drivers
v0x185c100_0 .net "sel", 0 0, v0x1874010_0;  alias, 1 drivers
S_0x185c890 .scope module, "dffr2" "DFFRE_GL" 5 38, 6 14 0, S_0x1847ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1876170 .functor NOT 1, L_0x1884130, C4<0>, C4<0>, C4<0>;
L_0x18761e0 .functor AND 1, L_0x1876580, L_0x1876170, C4<1>, C4<1>;
v0x185ed40_0 .net "clk", 0 0, v0x18729b0_0;  alias, 1 drivers
v0x185ee00_0 .net "d", 0 0, L_0x1876f70;  1 drivers
v0x185eec0_0 .net "din", 0 0, L_0x18761e0;  1 drivers
v0x185efe0_0 .net "en", 0 0, v0x1874010_0;  alias, 1 drivers
v0x185f080_0 .net "mux_out", 0 0, L_0x1876580;  1 drivers
v0x185f170_0 .net "n_rst", 0 0, L_0x1876170;  1 drivers
v0x185f210_0 .net "q", 0 0, L_0x1876e60;  1 drivers
v0x185f2b0_0 .net "rst", 0 0, L_0x1884130;  alias, 1 drivers
S_0x185caf0 .scope module, "flipflop" "DFF_GL" 6 39, 7 11 0, S_0x185c890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x1876690 .functor NOT 1, v0x18729b0_0, C4<0>, C4<0>, C4<0>;
v0x185dea0_0 .net "clk", 0 0, v0x18729b0_0;  alias, 1 drivers
v0x185df40_0 .net "d", 0 0, L_0x18761e0;  alias, 1 drivers
v0x185e000_0 .net "n1", 0 0, L_0x1876a90;  1 drivers
v0x185e120_0 .net "n_clk", 0 0, L_0x1876690;  1 drivers
v0x185e1c0_0 .net "q", 0 0, L_0x1876e60;  alias, 1 drivers
S_0x185cd10 .scope module, "dlatch1" "DLatch_GL" 7 21, 8 12 0, S_0x185caf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x1876770 .functor NOT 1, L_0x18761e0, C4<0>, C4<0>, C4<0>;
L_0x1876890 .functor AND 1, L_0x18761e0, L_0x1876690, C4<1>, C4<1>;
L_0x1876920 .functor AND 1, L_0x1876690, L_0x1876770, C4<1>, C4<1>;
L_0x1876a20 .functor NOR 1, L_0x1876890, L_0x1876a90, C4<0>, C4<0>;
L_0x1876a90 .functor NOR 1, L_0x1876a20, L_0x1876920, C4<0>, C4<0>;
v0x185cf80_0 .net "clk", 0 0, L_0x1876690;  alias, 1 drivers
v0x185d060_0 .net "d", 0 0, L_0x18761e0;  alias, 1 drivers
v0x185d120_0 .net "n_d", 0 0, L_0x1876770;  1 drivers
v0x185d1f0_0 .net "q", 0 0, L_0x1876a90;  alias, 1 drivers
v0x185d360_0 .net "r", 0 0, L_0x1876920;  1 drivers
v0x185d470_0 .net "s", 0 0, L_0x1876890;  1 drivers
v0x185d530_0 .net "w", 0 0, L_0x1876a20;  1 drivers
S_0x185d670 .scope module, "dlatch2" "DLatch_GL" 7 28, 8 12 0, S_0x185caf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x1876be0 .functor NOT 1, L_0x1876a90, C4<0>, C4<0>, C4<0>;
L_0x1876c50 .functor AND 1, L_0x1876a90, v0x18729b0_0, C4<1>, C4<1>;
L_0x1876ce0 .functor AND 1, v0x18729b0_0, L_0x1876be0, C4<1>, C4<1>;
L_0x1876da0 .functor NOR 1, L_0x1876c50, L_0x1876e60, C4<0>, C4<0>;
L_0x1876e60 .functor NOR 1, L_0x1876da0, L_0x1876ce0, C4<0>, C4<0>;
v0x185d8a0_0 .net "clk", 0 0, v0x18729b0_0;  alias, 1 drivers
v0x185d960_0 .net "d", 0 0, L_0x1876a90;  alias, 1 drivers
v0x185da20_0 .net "n_d", 0 0, L_0x1876be0;  1 drivers
v0x185daf0_0 .net "q", 0 0, L_0x1876e60;  alias, 1 drivers
v0x185db90_0 .net "r", 0 0, L_0x1876ce0;  1 drivers
v0x185dca0_0 .net "s", 0 0, L_0x1876c50;  1 drivers
v0x185dd60_0 .net "w", 0 0, L_0x1876da0;  1 drivers
S_0x185e2b0 .scope module, "flipmux" "Mux2_1b_GL" 6 31, 9 10 0, S_0x185c890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x1876310 .functor NOT 1, v0x1874010_0, C4<0>, C4<0>, C4<0>;
L_0x18763a0 .functor AND 1, L_0x1876310, L_0x1876e60, C4<1>, C4<1>;
L_0x1876510 .functor AND 1, v0x1874010_0, L_0x1876f70, C4<1>, C4<1>;
L_0x1876580 .functor OR 1, L_0x18763a0, L_0x1876510, C4<0>, C4<0>;
v0x185e530_0 .net "in0", 0 0, L_0x1876e60;  alias, 1 drivers
v0x185e620_0 .net "in1", 0 0, L_0x1876f70;  alias, 1 drivers
v0x185e6c0_0 .net "minterm1", 0 0, L_0x18763a0;  1 drivers
v0x185e760_0 .net "minterm2", 0 0, L_0x1876510;  1 drivers
v0x185e820_0 .net "n_sel", 0 0, L_0x1876310;  1 drivers
v0x185e930_0 .net "out", 0 0, L_0x1876580;  alias, 1 drivers
v0x185ea10_0 .net "sel", 0 0, v0x1874010_0;  alias, 1 drivers
S_0x185f3b0 .scope module, "dffr3" "DFFRE_GL" 5 47, 6 14 0, S_0x1847ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x18770a0 .functor NOT 1, L_0x1884130, C4<0>, C4<0>, C4<0>;
L_0x1877110 .functor AND 1, L_0x1877460, L_0x18770a0, C4<1>, C4<1>;
v0x1861610_0 .net "clk", 0 0, v0x18729b0_0;  alias, 1 drivers
v0x18616d0_0 .net "d", 0 0, L_0x1877e50;  1 drivers
v0x1861790_0 .net "din", 0 0, L_0x1877110;  1 drivers
v0x18618b0_0 .net "en", 0 0, v0x1874010_0;  alias, 1 drivers
v0x1861950_0 .net "mux_out", 0 0, L_0x1877460;  1 drivers
v0x1861a40_0 .net "n_rst", 0 0, L_0x18770a0;  1 drivers
v0x1861ae0_0 .net "q", 0 0, L_0x1877d40;  1 drivers
v0x1861b80_0 .net "rst", 0 0, L_0x1884130;  alias, 1 drivers
S_0x185f610 .scope module, "flipflop" "DFF_GL" 6 39, 7 11 0, S_0x185f3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x1877570 .functor NOT 1, v0x18729b0_0, C4<0>, C4<0>, C4<0>;
v0x1860980_0 .net "clk", 0 0, v0x18729b0_0;  alias, 1 drivers
v0x1860a20_0 .net "d", 0 0, L_0x1877110;  alias, 1 drivers
v0x1860ae0_0 .net "n1", 0 0, L_0x1877970;  1 drivers
v0x1860c00_0 .net "n_clk", 0 0, L_0x1877570;  1 drivers
v0x1860ca0_0 .net "q", 0 0, L_0x1877d40;  alias, 1 drivers
S_0x185f880 .scope module, "dlatch1" "DLatch_GL" 7 21, 8 12 0, S_0x185f610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x1877650 .functor NOT 1, L_0x1877110, C4<0>, C4<0>, C4<0>;
L_0x1877770 .functor AND 1, L_0x1877110, L_0x1877570, C4<1>, C4<1>;
L_0x1877800 .functor AND 1, L_0x1877570, L_0x1877650, C4<1>, C4<1>;
L_0x1877900 .functor NOR 1, L_0x1877770, L_0x1877970, C4<0>, C4<0>;
L_0x1877970 .functor NOR 1, L_0x1877900, L_0x1877800, C4<0>, C4<0>;
v0x185faf0_0 .net "clk", 0 0, L_0x1877570;  alias, 1 drivers
v0x185fbd0_0 .net "d", 0 0, L_0x1877110;  alias, 1 drivers
v0x185fc90_0 .net "n_d", 0 0, L_0x1877650;  1 drivers
v0x185fd60_0 .net "q", 0 0, L_0x1877970;  alias, 1 drivers
v0x185fe40_0 .net "r", 0 0, L_0x1877800;  1 drivers
v0x185ff50_0 .net "s", 0 0, L_0x1877770;  1 drivers
v0x1860010_0 .net "w", 0 0, L_0x1877900;  1 drivers
S_0x1860150 .scope module, "dlatch2" "DLatch_GL" 7 28, 8 12 0, S_0x185f610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x1877ac0 .functor NOT 1, L_0x1877970, C4<0>, C4<0>, C4<0>;
L_0x1877b30 .functor AND 1, L_0x1877970, v0x18729b0_0, C4<1>, C4<1>;
L_0x1877bc0 .functor AND 1, v0x18729b0_0, L_0x1877ac0, C4<1>, C4<1>;
L_0x1877c80 .functor NOR 1, L_0x1877b30, L_0x1877d40, C4<0>, C4<0>;
L_0x1877d40 .functor NOR 1, L_0x1877c80, L_0x1877bc0, C4<0>, C4<0>;
v0x1860380_0 .net "clk", 0 0, v0x18729b0_0;  alias, 1 drivers
v0x1860440_0 .net "d", 0 0, L_0x1877970;  alias, 1 drivers
v0x1860500_0 .net "n_d", 0 0, L_0x1877ac0;  1 drivers
v0x18605d0_0 .net "q", 0 0, L_0x1877d40;  alias, 1 drivers
v0x1860670_0 .net "r", 0 0, L_0x1877bc0;  1 drivers
v0x1860780_0 .net "s", 0 0, L_0x1877b30;  1 drivers
v0x1860840_0 .net "w", 0 0, L_0x1877c80;  1 drivers
S_0x1860d90 .scope module, "flipmux" "Mux2_1b_GL" 6 31, 9 10 0, S_0x185f3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x18771f0 .functor NOT 1, v0x1874010_0, C4<0>, C4<0>, C4<0>;
L_0x1877280 .functor AND 1, L_0x18771f0, L_0x1877d40, C4<1>, C4<1>;
L_0x18773f0 .functor AND 1, v0x1874010_0, L_0x1877e50, C4<1>, C4<1>;
L_0x1877460 .functor OR 1, L_0x1877280, L_0x18773f0, C4<0>, C4<0>;
v0x1861010_0 .net "in0", 0 0, L_0x1877d40;  alias, 1 drivers
v0x1861100_0 .net "in1", 0 0, L_0x1877e50;  alias, 1 drivers
v0x18611a0_0 .net "minterm1", 0 0, L_0x1877280;  1 drivers
v0x1861240_0 .net "minterm2", 0 0, L_0x18773f0;  1 drivers
v0x1861300_0 .net "n_sel", 0 0, L_0x18771f0;  1 drivers
v0x1861410_0 .net "out", 0 0, L_0x1877460;  alias, 1 drivers
v0x18614f0_0 .net "sel", 0 0, v0x1874010_0;  alias, 1 drivers
S_0x1861c80 .scope module, "dffr4" "DFFRE_GL" 5 56, 6 14 0, S_0x1847ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1877f20 .functor NOT 1, L_0x1884130, C4<0>, C4<0>, C4<0>;
L_0x1877f90 .functor AND 1, L_0x1878310, L_0x1877f20, C4<1>, C4<1>;
v0x1863ee0_0 .net "clk", 0 0, v0x18729b0_0;  alias, 1 drivers
v0x18643b0_0 .net "d", 0 0, L_0x1879510;  1 drivers
v0x1864470_0 .net "din", 0 0, L_0x1877f90;  1 drivers
v0x1864590_0 .net "en", 0 0, v0x1874010_0;  alias, 1 drivers
v0x1864630_0 .net "mux_out", 0 0, L_0x1878310;  1 drivers
v0x1864720_0 .net "n_rst", 0 0, L_0x1877f20;  1 drivers
v0x18647c0_0 .net "q", 0 0, L_0x1879400;  1 drivers
v0x1864860_0 .net "rst", 0 0, L_0x1884130;  alias, 1 drivers
S_0x1861ee0 .scope module, "flipflop" "DFF_GL" 6 39, 7 11 0, S_0x1861c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x1878420 .functor NOT 1, v0x18729b0_0, C4<0>, C4<0>, C4<0>;
v0x1863250_0 .net "clk", 0 0, v0x18729b0_0;  alias, 1 drivers
v0x18632f0_0 .net "d", 0 0, L_0x1877f90;  alias, 1 drivers
v0x18633b0_0 .net "n1", 0 0, L_0x1878820;  1 drivers
v0x18634d0_0 .net "n_clk", 0 0, L_0x1878420;  1 drivers
v0x1863570_0 .net "q", 0 0, L_0x1879400;  alias, 1 drivers
S_0x1862150 .scope module, "dlatch1" "DLatch_GL" 7 21, 8 12 0, S_0x1861ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x1878500 .functor NOT 1, L_0x1877f90, C4<0>, C4<0>, C4<0>;
L_0x1878620 .functor AND 1, L_0x1877f90, L_0x1878420, C4<1>, C4<1>;
L_0x18786b0 .functor AND 1, L_0x1878420, L_0x1878500, C4<1>, C4<1>;
L_0x18787b0 .functor NOR 1, L_0x1878620, L_0x1878820, C4<0>, C4<0>;
L_0x1878820 .functor NOR 1, L_0x18787b0, L_0x18786b0, C4<0>, C4<0>;
v0x18623c0_0 .net "clk", 0 0, L_0x1878420;  alias, 1 drivers
v0x18624a0_0 .net "d", 0 0, L_0x1877f90;  alias, 1 drivers
v0x1862560_0 .net "n_d", 0 0, L_0x1878500;  1 drivers
v0x1862630_0 .net "q", 0 0, L_0x1878820;  alias, 1 drivers
v0x1862710_0 .net "r", 0 0, L_0x18786b0;  1 drivers
v0x1862820_0 .net "s", 0 0, L_0x1878620;  1 drivers
v0x18628e0_0 .net "w", 0 0, L_0x18787b0;  1 drivers
S_0x1862a20 .scope module, "dlatch2" "DLatch_GL" 7 28, 8 12 0, S_0x1861ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x1878970 .functor NOT 1, L_0x1878820, C4<0>, C4<0>, C4<0>;
L_0x18789e0 .functor AND 1, L_0x1878820, v0x18729b0_0, C4<1>, C4<1>;
L_0x1879280 .functor AND 1, v0x18729b0_0, L_0x1878970, C4<1>, C4<1>;
L_0x1879340 .functor NOR 1, L_0x18789e0, L_0x1879400, C4<0>, C4<0>;
L_0x1879400 .functor NOR 1, L_0x1879340, L_0x1879280, C4<0>, C4<0>;
v0x1862c50_0 .net "clk", 0 0, v0x18729b0_0;  alias, 1 drivers
v0x1862d10_0 .net "d", 0 0, L_0x1878820;  alias, 1 drivers
v0x1862dd0_0 .net "n_d", 0 0, L_0x1878970;  1 drivers
v0x1862ea0_0 .net "q", 0 0, L_0x1879400;  alias, 1 drivers
v0x1862f40_0 .net "r", 0 0, L_0x1879280;  1 drivers
v0x1863050_0 .net "s", 0 0, L_0x18789e0;  1 drivers
v0x1863110_0 .net "w", 0 0, L_0x1879340;  1 drivers
S_0x1863660 .scope module, "flipmux" "Mux2_1b_GL" 6 31, 9 10 0, S_0x1861c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x18780a0 .functor NOT 1, v0x1874010_0, C4<0>, C4<0>, C4<0>;
L_0x1878130 .functor AND 1, L_0x18780a0, L_0x1879400, C4<1>, C4<1>;
L_0x18782a0 .functor AND 1, v0x1874010_0, L_0x1879510, C4<1>, C4<1>;
L_0x1878310 .functor OR 1, L_0x1878130, L_0x18782a0, C4<0>, C4<0>;
v0x18638e0_0 .net "in0", 0 0, L_0x1879400;  alias, 1 drivers
v0x18639d0_0 .net "in1", 0 0, L_0x1879510;  alias, 1 drivers
v0x1863a70_0 .net "minterm1", 0 0, L_0x1878130;  1 drivers
v0x1863b10_0 .net "minterm2", 0 0, L_0x18782a0;  1 drivers
v0x1863bd0_0 .net "n_sel", 0 0, L_0x18780a0;  1 drivers
v0x1863ce0_0 .net "out", 0 0, L_0x1878310;  alias, 1 drivers
v0x1863dc0_0 .net "sel", 0 0, v0x1874010_0;  alias, 1 drivers
S_0x1864960 .scope module, "dffr5" "DFFRE_GL" 5 65, 6 14 0, S_0x1847ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x18795b0 .functor NOT 1, L_0x1884130, C4<0>, C4<0>, C4<0>;
L_0x1879620 .functor AND 1, L_0x18799c0, L_0x18795b0, C4<1>, C4<1>;
v0x1866bc0_0 .net "clk", 0 0, v0x18729b0_0;  alias, 1 drivers
v0x1866c80_0 .net "d", 0 0, L_0x187a3b0;  1 drivers
v0x1866d40_0 .net "din", 0 0, L_0x1879620;  1 drivers
v0x1866e60_0 .net "en", 0 0, v0x1874010_0;  alias, 1 drivers
v0x1866f00_0 .net "mux_out", 0 0, L_0x18799c0;  1 drivers
v0x1866ff0_0 .net "n_rst", 0 0, L_0x18795b0;  1 drivers
v0x1867090_0 .net "q", 0 0, L_0x187a2a0;  1 drivers
v0x1867130_0 .net "rst", 0 0, L_0x1884130;  alias, 1 drivers
S_0x1864bc0 .scope module, "flipflop" "DFF_GL" 6 39, 7 11 0, S_0x1864960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x1879ad0 .functor NOT 1, v0x18729b0_0, C4<0>, C4<0>, C4<0>;
v0x1865f30_0 .net "clk", 0 0, v0x18729b0_0;  alias, 1 drivers
v0x1865fd0_0 .net "d", 0 0, L_0x1879620;  alias, 1 drivers
v0x1866090_0 .net "n1", 0 0, L_0x1879ed0;  1 drivers
v0x18661b0_0 .net "n_clk", 0 0, L_0x1879ad0;  1 drivers
v0x1866250_0 .net "q", 0 0, L_0x187a2a0;  alias, 1 drivers
S_0x1864e30 .scope module, "dlatch1" "DLatch_GL" 7 21, 8 12 0, S_0x1864bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x1879bb0 .functor NOT 1, L_0x1879620, C4<0>, C4<0>, C4<0>;
L_0x1879cd0 .functor AND 1, L_0x1879620, L_0x1879ad0, C4<1>, C4<1>;
L_0x1879d60 .functor AND 1, L_0x1879ad0, L_0x1879bb0, C4<1>, C4<1>;
L_0x1879e60 .functor NOR 1, L_0x1879cd0, L_0x1879ed0, C4<0>, C4<0>;
L_0x1879ed0 .functor NOR 1, L_0x1879e60, L_0x1879d60, C4<0>, C4<0>;
v0x18650a0_0 .net "clk", 0 0, L_0x1879ad0;  alias, 1 drivers
v0x1865180_0 .net "d", 0 0, L_0x1879620;  alias, 1 drivers
v0x1865240_0 .net "n_d", 0 0, L_0x1879bb0;  1 drivers
v0x1865310_0 .net "q", 0 0, L_0x1879ed0;  alias, 1 drivers
v0x18653f0_0 .net "r", 0 0, L_0x1879d60;  1 drivers
v0x1865500_0 .net "s", 0 0, L_0x1879cd0;  1 drivers
v0x18655c0_0 .net "w", 0 0, L_0x1879e60;  1 drivers
S_0x1865700 .scope module, "dlatch2" "DLatch_GL" 7 28, 8 12 0, S_0x1864bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x187a020 .functor NOT 1, L_0x1879ed0, C4<0>, C4<0>, C4<0>;
L_0x187a090 .functor AND 1, L_0x1879ed0, v0x18729b0_0, C4<1>, C4<1>;
L_0x187a120 .functor AND 1, v0x18729b0_0, L_0x187a020, C4<1>, C4<1>;
L_0x187a1e0 .functor NOR 1, L_0x187a090, L_0x187a2a0, C4<0>, C4<0>;
L_0x187a2a0 .functor NOR 1, L_0x187a1e0, L_0x187a120, C4<0>, C4<0>;
v0x1865930_0 .net "clk", 0 0, v0x18729b0_0;  alias, 1 drivers
v0x18659f0_0 .net "d", 0 0, L_0x1879ed0;  alias, 1 drivers
v0x1865ab0_0 .net "n_d", 0 0, L_0x187a020;  1 drivers
v0x1865b80_0 .net "q", 0 0, L_0x187a2a0;  alias, 1 drivers
v0x1865c20_0 .net "r", 0 0, L_0x187a120;  1 drivers
v0x1865d30_0 .net "s", 0 0, L_0x187a090;  1 drivers
v0x1865df0_0 .net "w", 0 0, L_0x187a1e0;  1 drivers
S_0x1866340 .scope module, "flipmux" "Mux2_1b_GL" 6 31, 9 10 0, S_0x1864960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x1879750 .functor NOT 1, v0x1874010_0, C4<0>, C4<0>, C4<0>;
L_0x18797e0 .functor AND 1, L_0x1879750, L_0x187a2a0, C4<1>, C4<1>;
L_0x1879950 .functor AND 1, v0x1874010_0, L_0x187a3b0, C4<1>, C4<1>;
L_0x18799c0 .functor OR 1, L_0x18797e0, L_0x1879950, C4<0>, C4<0>;
v0x18665c0_0 .net "in0", 0 0, L_0x187a2a0;  alias, 1 drivers
v0x18666b0_0 .net "in1", 0 0, L_0x187a3b0;  alias, 1 drivers
v0x1866750_0 .net "minterm1", 0 0, L_0x18797e0;  1 drivers
v0x18667f0_0 .net "minterm2", 0 0, L_0x1879950;  1 drivers
v0x18668b0_0 .net "n_sel", 0 0, L_0x1879750;  1 drivers
v0x18669c0_0 .net "out", 0 0, L_0x18799c0;  alias, 1 drivers
v0x1866aa0_0 .net "sel", 0 0, v0x1874010_0;  alias, 1 drivers
S_0x1867230 .scope module, "dffr6" "DFFRE_GL" 5 74, 6 14 0, S_0x1847ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x187a490 .functor NOT 1, L_0x1884130, C4<0>, C4<0>, C4<0>;
L_0x187a500 .functor AND 1, L_0x187a8a0, L_0x187a490, C4<1>, C4<1>;
v0x1869490_0 .net "clk", 0 0, v0x18729b0_0;  alias, 1 drivers
v0x1869550_0 .net "d", 0 0, L_0x187b290;  1 drivers
v0x1869610_0 .net "din", 0 0, L_0x187a500;  1 drivers
v0x1869730_0 .net "en", 0 0, v0x1874010_0;  alias, 1 drivers
v0x18697d0_0 .net "mux_out", 0 0, L_0x187a8a0;  1 drivers
v0x18698c0_0 .net "n_rst", 0 0, L_0x187a490;  1 drivers
v0x1869960_0 .net "q", 0 0, L_0x187b180;  1 drivers
v0x1869a00_0 .net "rst", 0 0, L_0x1884130;  alias, 1 drivers
S_0x1867490 .scope module, "flipflop" "DFF_GL" 6 39, 7 11 0, S_0x1867230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x187a9b0 .functor NOT 1, v0x18729b0_0, C4<0>, C4<0>, C4<0>;
v0x1868800_0 .net "clk", 0 0, v0x18729b0_0;  alias, 1 drivers
v0x18688a0_0 .net "d", 0 0, L_0x187a500;  alias, 1 drivers
v0x1868960_0 .net "n1", 0 0, L_0x187adb0;  1 drivers
v0x1868a80_0 .net "n_clk", 0 0, L_0x187a9b0;  1 drivers
v0x1868b20_0 .net "q", 0 0, L_0x187b180;  alias, 1 drivers
S_0x1867700 .scope module, "dlatch1" "DLatch_GL" 7 21, 8 12 0, S_0x1867490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x187aa90 .functor NOT 1, L_0x187a500, C4<0>, C4<0>, C4<0>;
L_0x187abb0 .functor AND 1, L_0x187a500, L_0x187a9b0, C4<1>, C4<1>;
L_0x187ac40 .functor AND 1, L_0x187a9b0, L_0x187aa90, C4<1>, C4<1>;
L_0x187ad40 .functor NOR 1, L_0x187abb0, L_0x187adb0, C4<0>, C4<0>;
L_0x187adb0 .functor NOR 1, L_0x187ad40, L_0x187ac40, C4<0>, C4<0>;
v0x1867970_0 .net "clk", 0 0, L_0x187a9b0;  alias, 1 drivers
v0x1867a50_0 .net "d", 0 0, L_0x187a500;  alias, 1 drivers
v0x1867b10_0 .net "n_d", 0 0, L_0x187aa90;  1 drivers
v0x1867be0_0 .net "q", 0 0, L_0x187adb0;  alias, 1 drivers
v0x1867cc0_0 .net "r", 0 0, L_0x187ac40;  1 drivers
v0x1867dd0_0 .net "s", 0 0, L_0x187abb0;  1 drivers
v0x1867e90_0 .net "w", 0 0, L_0x187ad40;  1 drivers
S_0x1867fd0 .scope module, "dlatch2" "DLatch_GL" 7 28, 8 12 0, S_0x1867490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x187af00 .functor NOT 1, L_0x187adb0, C4<0>, C4<0>, C4<0>;
L_0x187af70 .functor AND 1, L_0x187adb0, v0x18729b0_0, C4<1>, C4<1>;
L_0x187b000 .functor AND 1, v0x18729b0_0, L_0x187af00, C4<1>, C4<1>;
L_0x187b0c0 .functor NOR 1, L_0x187af70, L_0x187b180, C4<0>, C4<0>;
L_0x187b180 .functor NOR 1, L_0x187b0c0, L_0x187b000, C4<0>, C4<0>;
v0x1868200_0 .net "clk", 0 0, v0x18729b0_0;  alias, 1 drivers
v0x18682c0_0 .net "d", 0 0, L_0x187adb0;  alias, 1 drivers
v0x1868380_0 .net "n_d", 0 0, L_0x187af00;  1 drivers
v0x1868450_0 .net "q", 0 0, L_0x187b180;  alias, 1 drivers
v0x18684f0_0 .net "r", 0 0, L_0x187b000;  1 drivers
v0x1868600_0 .net "s", 0 0, L_0x187af70;  1 drivers
v0x18686c0_0 .net "w", 0 0, L_0x187b0c0;  1 drivers
S_0x1868c10 .scope module, "flipmux" "Mux2_1b_GL" 6 31, 9 10 0, S_0x1867230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x187a630 .functor NOT 1, v0x1874010_0, C4<0>, C4<0>, C4<0>;
L_0x187a6c0 .functor AND 1, L_0x187a630, L_0x187b180, C4<1>, C4<1>;
L_0x187a830 .functor AND 1, v0x1874010_0, L_0x187b290, C4<1>, C4<1>;
L_0x187a8a0 .functor OR 1, L_0x187a6c0, L_0x187a830, C4<0>, C4<0>;
v0x1868e90_0 .net "in0", 0 0, L_0x187b180;  alias, 1 drivers
v0x1868f80_0 .net "in1", 0 0, L_0x187b290;  alias, 1 drivers
v0x1869020_0 .net "minterm1", 0 0, L_0x187a6c0;  1 drivers
v0x18690c0_0 .net "minterm2", 0 0, L_0x187a830;  1 drivers
v0x1869180_0 .net "n_sel", 0 0, L_0x187a630;  1 drivers
v0x1869290_0 .net "out", 0 0, L_0x187a8a0;  alias, 1 drivers
v0x1869370_0 .net "sel", 0 0, v0x1874010_0;  alias, 1 drivers
S_0x1869b00 .scope module, "dffr7" "DFFRE_GL" 5 83, 6 14 0, S_0x1847ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x187b330 .functor NOT 1, L_0x1884130, C4<0>, C4<0>, C4<0>;
L_0x187b3a0 .functor AND 1, L_0x187b6b0, L_0x187b330, C4<1>, C4<1>;
v0x186bd60_0 .net "clk", 0 0, v0x18729b0_0;  alias, 1 drivers
v0x186be20_0 .net "d", 0 0, L_0x187c0a0;  1 drivers
v0x186bee0_0 .net "din", 0 0, L_0x187b3a0;  1 drivers
v0x186c000_0 .net "en", 0 0, v0x1874010_0;  alias, 1 drivers
v0x186c0a0_0 .net "mux_out", 0 0, L_0x187b6b0;  1 drivers
v0x186c190_0 .net "n_rst", 0 0, L_0x187b330;  1 drivers
v0x186c230_0 .net "q", 0 0, L_0x187bf90;  1 drivers
v0x186c2d0_0 .net "rst", 0 0, L_0x1884130;  alias, 1 drivers
S_0x1869d60 .scope module, "flipflop" "DFF_GL" 6 39, 7 11 0, S_0x1869b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x187b7c0 .functor NOT 1, v0x18729b0_0, C4<0>, C4<0>, C4<0>;
v0x186b0d0_0 .net "clk", 0 0, v0x18729b0_0;  alias, 1 drivers
v0x186b170_0 .net "d", 0 0, L_0x187b3a0;  alias, 1 drivers
v0x186b230_0 .net "n1", 0 0, L_0x187bbc0;  1 drivers
v0x186b350_0 .net "n_clk", 0 0, L_0x187b7c0;  1 drivers
v0x186b3f0_0 .net "q", 0 0, L_0x187bf90;  alias, 1 drivers
S_0x1869fd0 .scope module, "dlatch1" "DLatch_GL" 7 21, 8 12 0, S_0x1869d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x187b8a0 .functor NOT 1, L_0x187b3a0, C4<0>, C4<0>, C4<0>;
L_0x187b9c0 .functor AND 1, L_0x187b3a0, L_0x187b7c0, C4<1>, C4<1>;
L_0x187ba50 .functor AND 1, L_0x187b7c0, L_0x187b8a0, C4<1>, C4<1>;
L_0x187bb50 .functor NOR 1, L_0x187b9c0, L_0x187bbc0, C4<0>, C4<0>;
L_0x187bbc0 .functor NOR 1, L_0x187bb50, L_0x187ba50, C4<0>, C4<0>;
v0x186a240_0 .net "clk", 0 0, L_0x187b7c0;  alias, 1 drivers
v0x186a320_0 .net "d", 0 0, L_0x187b3a0;  alias, 1 drivers
v0x186a3e0_0 .net "n_d", 0 0, L_0x187b8a0;  1 drivers
v0x186a4b0_0 .net "q", 0 0, L_0x187bbc0;  alias, 1 drivers
v0x186a590_0 .net "r", 0 0, L_0x187ba50;  1 drivers
v0x186a6a0_0 .net "s", 0 0, L_0x187b9c0;  1 drivers
v0x186a760_0 .net "w", 0 0, L_0x187bb50;  1 drivers
S_0x186a8a0 .scope module, "dlatch2" "DLatch_GL" 7 28, 8 12 0, S_0x1869d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x187bd10 .functor NOT 1, L_0x187bbc0, C4<0>, C4<0>, C4<0>;
L_0x187bd80 .functor AND 1, L_0x187bbc0, v0x18729b0_0, C4<1>, C4<1>;
L_0x187be10 .functor AND 1, v0x18729b0_0, L_0x187bd10, C4<1>, C4<1>;
L_0x187bed0 .functor NOR 1, L_0x187bd80, L_0x187bf90, C4<0>, C4<0>;
L_0x187bf90 .functor NOR 1, L_0x187bed0, L_0x187be10, C4<0>, C4<0>;
v0x186aad0_0 .net "clk", 0 0, v0x18729b0_0;  alias, 1 drivers
v0x186ab90_0 .net "d", 0 0, L_0x187bbc0;  alias, 1 drivers
v0x186ac50_0 .net "n_d", 0 0, L_0x187bd10;  1 drivers
v0x186ad20_0 .net "q", 0 0, L_0x187bf90;  alias, 1 drivers
v0x186adc0_0 .net "r", 0 0, L_0x187be10;  1 drivers
v0x186aed0_0 .net "s", 0 0, L_0x187bd80;  1 drivers
v0x186af90_0 .net "w", 0 0, L_0x187bed0;  1 drivers
S_0x186b4e0 .scope module, "flipmux" "Mux2_1b_GL" 6 31, 9 10 0, S_0x1869b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x187b4d0 .functor NOT 1, v0x1874010_0, C4<0>, C4<0>, C4<0>;
L_0x187b560 .functor AND 1, L_0x187b4d0, L_0x187bf90, C4<1>, C4<1>;
L_0x187b640 .functor AND 1, v0x1874010_0, L_0x187c0a0, C4<1>, C4<1>;
L_0x187b6b0 .functor OR 1, L_0x187b560, L_0x187b640, C4<0>, C4<0>;
v0x186b760_0 .net "in0", 0 0, L_0x187bf90;  alias, 1 drivers
v0x186b850_0 .net "in1", 0 0, L_0x187c0a0;  alias, 1 drivers
v0x186b8f0_0 .net "minterm1", 0 0, L_0x187b560;  1 drivers
v0x186b990_0 .net "minterm2", 0 0, L_0x187b640;  1 drivers
v0x186ba50_0 .net "n_sel", 0 0, L_0x187b4d0;  1 drivers
v0x186bb60_0 .net "out", 0 0, L_0x187b6b0;  alias, 1 drivers
v0x186bc40_0 .net "sel", 0 0, v0x1874010_0;  alias, 1 drivers
S_0x186c3d0 .scope module, "dffr8" "DFFRE_GL" 5 92, 6 14 0, S_0x1847ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x187c190 .functor NOT 1, L_0x1884130, C4<0>, C4<0>, C4<0>;
L_0x187c200 .functor AND 1, L_0x187c5a0, L_0x187c190, C4<1>, C4<1>;
v0x186e630_0 .net "clk", 0 0, v0x18729b0_0;  alias, 1 drivers
v0x186e6f0_0 .net "d", 0 0, L_0x187cf90;  1 drivers
v0x186e7b0_0 .net "din", 0 0, L_0x187c200;  1 drivers
v0x186e8d0_0 .net "en", 0 0, v0x1874010_0;  alias, 1 drivers
v0x186e970_0 .net "mux_out", 0 0, L_0x187c5a0;  1 drivers
v0x186ea60_0 .net "n_rst", 0 0, L_0x187c190;  1 drivers
v0x186eb00_0 .net "q", 0 0, L_0x187ce80;  1 drivers
v0x186eba0_0 .net "rst", 0 0, L_0x1884130;  alias, 1 drivers
S_0x186c630 .scope module, "flipflop" "DFF_GL" 6 39, 7 11 0, S_0x186c3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x187c6b0 .functor NOT 1, v0x18729b0_0, C4<0>, C4<0>, C4<0>;
v0x186d9a0_0 .net "clk", 0 0, v0x18729b0_0;  alias, 1 drivers
v0x186da40_0 .net "d", 0 0, L_0x187c200;  alias, 1 drivers
v0x186db00_0 .net "n1", 0 0, L_0x187cab0;  1 drivers
v0x186dc20_0 .net "n_clk", 0 0, L_0x187c6b0;  1 drivers
v0x186dcc0_0 .net "q", 0 0, L_0x187ce80;  alias, 1 drivers
S_0x186c8a0 .scope module, "dlatch1" "DLatch_GL" 7 21, 8 12 0, S_0x186c630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x187c790 .functor NOT 1, L_0x187c200, C4<0>, C4<0>, C4<0>;
L_0x187c8b0 .functor AND 1, L_0x187c200, L_0x187c6b0, C4<1>, C4<1>;
L_0x187c940 .functor AND 1, L_0x187c6b0, L_0x187c790, C4<1>, C4<1>;
L_0x187ca40 .functor NOR 1, L_0x187c8b0, L_0x187cab0, C4<0>, C4<0>;
L_0x187cab0 .functor NOR 1, L_0x187ca40, L_0x187c940, C4<0>, C4<0>;
v0x186cb10_0 .net "clk", 0 0, L_0x187c6b0;  alias, 1 drivers
v0x186cbf0_0 .net "d", 0 0, L_0x187c200;  alias, 1 drivers
v0x186ccb0_0 .net "n_d", 0 0, L_0x187c790;  1 drivers
v0x186cd80_0 .net "q", 0 0, L_0x187cab0;  alias, 1 drivers
v0x186ce60_0 .net "r", 0 0, L_0x187c940;  1 drivers
v0x186cf70_0 .net "s", 0 0, L_0x187c8b0;  1 drivers
v0x186d030_0 .net "w", 0 0, L_0x187ca40;  1 drivers
S_0x186d170 .scope module, "dlatch2" "DLatch_GL" 7 28, 8 12 0, S_0x186c630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x187cc00 .functor NOT 1, L_0x187cab0, C4<0>, C4<0>, C4<0>;
L_0x187cc70 .functor AND 1, L_0x187cab0, v0x18729b0_0, C4<1>, C4<1>;
L_0x187cd00 .functor AND 1, v0x18729b0_0, L_0x187cc00, C4<1>, C4<1>;
L_0x187cdc0 .functor NOR 1, L_0x187cc70, L_0x187ce80, C4<0>, C4<0>;
L_0x187ce80 .functor NOR 1, L_0x187cdc0, L_0x187cd00, C4<0>, C4<0>;
v0x186d3a0_0 .net "clk", 0 0, v0x18729b0_0;  alias, 1 drivers
v0x186d460_0 .net "d", 0 0, L_0x187cab0;  alias, 1 drivers
v0x186d520_0 .net "n_d", 0 0, L_0x187cc00;  1 drivers
v0x186d5f0_0 .net "q", 0 0, L_0x187ce80;  alias, 1 drivers
v0x186d690_0 .net "r", 0 0, L_0x187cd00;  1 drivers
v0x186d7a0_0 .net "s", 0 0, L_0x187cc70;  1 drivers
v0x186d860_0 .net "w", 0 0, L_0x187cdc0;  1 drivers
S_0x186ddb0 .scope module, "flipmux" "Mux2_1b_GL" 6 31, 9 10 0, S_0x186c3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x187c330 .functor NOT 1, v0x1874010_0, C4<0>, C4<0>, C4<0>;
L_0x187c3c0 .functor AND 1, L_0x187c330, L_0x187ce80, C4<1>, C4<1>;
L_0x187c530 .functor AND 1, v0x1874010_0, L_0x187cf90, C4<1>, C4<1>;
L_0x187c5a0 .functor OR 1, L_0x187c3c0, L_0x187c530, C4<0>, C4<0>;
v0x186e030_0 .net "in0", 0 0, L_0x187ce80;  alias, 1 drivers
v0x186e120_0 .net "in1", 0 0, L_0x187cf90;  alias, 1 drivers
v0x186e1c0_0 .net "minterm1", 0 0, L_0x187c3c0;  1 drivers
v0x186e260_0 .net "minterm2", 0 0, L_0x187c530;  1 drivers
v0x186e320_0 .net "n_sel", 0 0, L_0x187c330;  1 drivers
v0x186e430_0 .net "out", 0 0, L_0x187c5a0;  alias, 1 drivers
v0x186e510_0 .net "sel", 0 0, v0x1874010_0;  alias, 1 drivers
S_0x186eca0 .scope module, "dffr9" "DFFRE_GL" 5 101, 6 14 0, S_0x1847ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x187d030 .functor NOT 1, L_0x1884130, C4<0>, C4<0>, C4<0>;
L_0x187d0a0 .functor AND 1, L_0x187d440, L_0x187d030, C4<1>, C4<1>;
v0x1870f00_0 .net "clk", 0 0, v0x18729b0_0;  alias, 1 drivers
v0x1870fc0_0 .net "d", 0 0, L_0x187de30;  1 drivers
v0x1871080_0 .net "din", 0 0, L_0x187d0a0;  1 drivers
v0x18711a0_0 .net "en", 0 0, v0x1874010_0;  alias, 1 drivers
v0x1871240_0 .net "mux_out", 0 0, L_0x187d440;  1 drivers
v0x1871330_0 .net "n_rst", 0 0, L_0x187d030;  1 drivers
v0x18713d0_0 .net "q", 0 0, L_0x187dd20;  1 drivers
v0x1871470_0 .net "rst", 0 0, L_0x1884130;  alias, 1 drivers
S_0x186ef00 .scope module, "flipflop" "DFF_GL" 6 39, 7 11 0, S_0x186eca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x187d550 .functor NOT 1, v0x18729b0_0, C4<0>, C4<0>, C4<0>;
v0x1870270_0 .net "clk", 0 0, v0x18729b0_0;  alias, 1 drivers
v0x1870310_0 .net "d", 0 0, L_0x187d0a0;  alias, 1 drivers
v0x18703d0_0 .net "n1", 0 0, L_0x187d950;  1 drivers
v0x18704f0_0 .net "n_clk", 0 0, L_0x187d550;  1 drivers
v0x1870590_0 .net "q", 0 0, L_0x187dd20;  alias, 1 drivers
S_0x186f170 .scope module, "dlatch1" "DLatch_GL" 7 21, 8 12 0, S_0x186ef00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x187d630 .functor NOT 1, L_0x187d0a0, C4<0>, C4<0>, C4<0>;
L_0x187d750 .functor AND 1, L_0x187d0a0, L_0x187d550, C4<1>, C4<1>;
L_0x187d7e0 .functor AND 1, L_0x187d550, L_0x187d630, C4<1>, C4<1>;
L_0x187d8e0 .functor NOR 1, L_0x187d750, L_0x187d950, C4<0>, C4<0>;
L_0x187d950 .functor NOR 1, L_0x187d8e0, L_0x187d7e0, C4<0>, C4<0>;
v0x186f3e0_0 .net "clk", 0 0, L_0x187d550;  alias, 1 drivers
v0x186f4c0_0 .net "d", 0 0, L_0x187d0a0;  alias, 1 drivers
v0x186f580_0 .net "n_d", 0 0, L_0x187d630;  1 drivers
v0x186f650_0 .net "q", 0 0, L_0x187d950;  alias, 1 drivers
v0x186f730_0 .net "r", 0 0, L_0x187d7e0;  1 drivers
v0x186f840_0 .net "s", 0 0, L_0x187d750;  1 drivers
v0x186f900_0 .net "w", 0 0, L_0x187d8e0;  1 drivers
S_0x186fa40 .scope module, "dlatch2" "DLatch_GL" 7 28, 8 12 0, S_0x186ef00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x187daa0 .functor NOT 1, L_0x187d950, C4<0>, C4<0>, C4<0>;
L_0x187db10 .functor AND 1, L_0x187d950, v0x18729b0_0, C4<1>, C4<1>;
L_0x187dba0 .functor AND 1, v0x18729b0_0, L_0x187daa0, C4<1>, C4<1>;
L_0x187dc60 .functor NOR 1, L_0x187db10, L_0x187dd20, C4<0>, C4<0>;
L_0x187dd20 .functor NOR 1, L_0x187dc60, L_0x187dba0, C4<0>, C4<0>;
v0x186fc70_0 .net "clk", 0 0, v0x18729b0_0;  alias, 1 drivers
v0x186fd30_0 .net "d", 0 0, L_0x187d950;  alias, 1 drivers
v0x186fdf0_0 .net "n_d", 0 0, L_0x187daa0;  1 drivers
v0x186fec0_0 .net "q", 0 0, L_0x187dd20;  alias, 1 drivers
v0x186ff60_0 .net "r", 0 0, L_0x187dba0;  1 drivers
v0x1870070_0 .net "s", 0 0, L_0x187db10;  1 drivers
v0x1870130_0 .net "w", 0 0, L_0x187dc60;  1 drivers
S_0x1870680 .scope module, "flipmux" "Mux2_1b_GL" 6 31, 9 10 0, S_0x186eca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x187d1d0 .functor NOT 1, v0x1874010_0, C4<0>, C4<0>, C4<0>;
L_0x187d260 .functor AND 1, L_0x187d1d0, L_0x187dd20, C4<1>, C4<1>;
L_0x187d3d0 .functor AND 1, v0x1874010_0, L_0x187de30, C4<1>, C4<1>;
L_0x187d440 .functor OR 1, L_0x187d260, L_0x187d3d0, C4<0>, C4<0>;
v0x1870900_0 .net "in0", 0 0, L_0x187dd20;  alias, 1 drivers
v0x18709f0_0 .net "in1", 0 0, L_0x187de30;  alias, 1 drivers
v0x1870a90_0 .net "minterm1", 0 0, L_0x187d260;  1 drivers
v0x1870b30_0 .net "minterm2", 0 0, L_0x187d3d0;  1 drivers
v0x1870bf0_0 .net "n_sel", 0 0, L_0x187d1d0;  1 drivers
v0x1870d00_0 .net "out", 0 0, L_0x187d440;  alias, 1 drivers
v0x1870de0_0 .net "sel", 0 0, v0x1874010_0;  alias, 1 drivers
S_0x1871e30 .scope module, "t" "TestUtilsClkRst" 3 19, 10 184 0, S_0x177ff30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "rst";
P_0x1872010 .param/l "outputs_undefined" 1 10 196, +C4<00000000000000000000000000000001>;
v0x18729b0_0 .var "clk", 0 0;
v0x1872a70_0 .var/2s "cycles", 31 0;
v0x1872b50_0 .var "failed", 0 0;
v0x1872c20_0 .var/2s "n", 31 0;
v0x1872d00_0 .var/2s "num_checks", 31 0;
v0x1872e30_0 .var/2s "num_test_cases_failed", 31 0;
v0x1872f10_0 .var/2s "num_test_cases_passed", 31 0;
v0x1872ff0_0 .var "passed", 0 0;
v0x18730b0_0 .var "rst", 0 0;
v0x1873170_0 .var/2s "seed", 31 0;
v0x1873250_0 .var/str "vcd_filename";
E_0x176a6c0 .event posedge, v0x1849030_0;
S_0x1872120 .scope task, "test_bench_begin" "test_bench_begin" 10 263, 10 263 0, S_0x1871e30;
 .timescale 0 0;
TD_Top.t.test_bench_begin ;
    %vpi_call/w 10 264 "$display", "\000" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1872f10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1872e30_0, 0, 32;
    %delay 1, 0;
    %end;
S_0x1872320 .scope task, "test_bench_end" "test_bench_end" 10 274, 10 274 0, S_0x1871e30;
 .timescale 0 0;
TD_Top.t.test_bench_end ;
    %load/vec4 v0x1872c20_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.8, 5;
    %load/vec4 v0x1872c20_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.10, 4;
    %vpi_call/w 10 277 "$write", "\012" {0 0 0};
T_2.10 ;
    %vpi_call/w 10 278 "$display", "num_test_cases_passed = %2d", v0x1872f10_0 {0 0 0};
    %vpi_call/w 10 279 "$display", "num_test_cases_failed = %2d", v0x1872e30_0 {0 0 0};
    %vpi_call/w 10 280 "$write", "\012" {0 0 0};
    %jmp T_2.9;
T_2.8 ;
    %vpi_call/w 10 283 "$write", "\012" {0 0 0};
    %load/vec4 v0x1872b50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_2.14, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x1872ff0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.12, 8;
    %vpi_call/w 10 285 "$write", "\033[32m", "passed", "\033[0m" {0 0 0};
    %jmp T_2.13;
T_2.12 ;
    %vpi_call/w 10 287 "$write", "\033[31m", "FAILED", "\033[0m" {0 0 0};
T_2.13 ;
    %vpi_call/w 10 289 "$write", " (%3d checks)\012", v0x1872d00_0 {0 0 0};
    %vpi_call/w 10 291 "$write", "\012" {0 0 0};
T_2.9 ;
    %vpi_call/w 10 293 "$finish" {0 0 0};
    %end;
S_0x1872520 .scope task, "test_case_begin" "test_case_begin" 10 300, 10 300 0, S_0x1871e30;
 .timescale 0 0;
v0x1872730_0 .var/str "taskname";
TD_Top.t.test_case_begin ;
    %vpi_call/w 10 301 "$write", "%-40s ", v0x1872730_0 {0 0 0};
    %load/vec4 v0x1872c20_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_3.15, 4;
    %vpi_call/w 10 303 "$write", "\012" {0 0 0};
T_3.15 ;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x1873170_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1872d00_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1872b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1872ff0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18730b0_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18730b0_0, 0, 1;
    %end;
S_0x18727d0 .scope task, "test_case_end" "test_case_end" 10 319, 10 319 0, S_0x1871e30;
 .timescale 0 0;
TD_Top.t.test_case_end ;
    %load/vec4 v0x1872b50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.19, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x1872ff0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_4.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.17, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1872f10_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1872f10_0, 0, 32;
    %jmp T_4.18;
T_4.17 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1872e30_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1872e30_0, 0, 32;
T_4.18 ;
    %load/vec4 v0x1872c20_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.20, 4;
    %load/vec4 v0x1872b50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.24, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x1872ff0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_4.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.22, 8;
    %vpi_call/w 10 328 "$write", "\033[32m", "passed", "\033[0m" {0 0 0};
    %jmp T_4.23;
T_4.22 ;
    %vpi_call/w 10 330 "$write", "\033[31m", "FAILED", "\033[0m" {0 0 0};
T_4.23 ;
    %vpi_call/w 10 332 "$write", " (%3d checks)\012", v0x1872d00_0 {0 0 0};
T_4.20 ;
    %load/vec4 v0x1872c20_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.25, 5;
    %vpi_call/w 10 336 "$display", "\000" {0 0 0};
T_4.25 ;
    %end;
S_0x1873370 .scope task, "test_case_1_basic" "test_case_1_basic" 4 46, 4 46 0, S_0x177ff30;
 .timescale 0 0;
TD_Top.test_case_1_basic ;
    %pushi/str "test_case_1_basic";
    %store/str v0x1872730_0;
    %fork TD_Top.t.test_case_begin, S_0x1872520;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18180a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x181be00_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x18294d0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1819f50_0, 0, 16;
    %fork TD_Top.check, S_0x17800c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18180a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x181be00_0, 0, 1;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x18294d0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1819f50_0, 0, 16;
    %fork TD_Top.check, S_0x17800c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18180a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x181be00_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x18294d0_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x1819f50_0, 0, 16;
    %fork TD_Top.check, S_0x17800c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18180a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x181be00_0, 0, 1;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0x18294d0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1819f50_0, 0, 16;
    %fork TD_Top.check, S_0x17800c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18180a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x181be00_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x18294d0_0, 0, 16;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0x1819f50_0, 0, 16;
    %fork TD_Top.check, S_0x17800c0;
    %join;
    %fork TD_Top.t.test_case_end, S_0x18727d0;
    %join;
    %end;
S_0x1873500 .scope task, "test_case_2_directed_ones" "test_case_2_directed_ones" 4 64, 4 64 0, S_0x177ff30;
 .timescale 0 0;
TD_Top.test_case_2_directed_ones ;
    %pushi/str "test_case_2_directed_ones";
    %store/str v0x1872730_0;
    %fork TD_Top.t.test_case_begin, S_0x1872520;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18180a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x181be00_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x18294d0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1819f50_0, 0, 16;
    %fork TD_Top.check, S_0x17800c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18180a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x181be00_0, 0, 1;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x18294d0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1819f50_0, 0, 16;
    %fork TD_Top.check, S_0x17800c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18180a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x181be00_0, 0, 1;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0x18294d0_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x1819f50_0, 0, 16;
    %fork TD_Top.check, S_0x17800c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18180a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x181be00_0, 0, 1;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v0x18294d0_0, 0, 16;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0x1819f50_0, 0, 16;
    %fork TD_Top.check, S_0x17800c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18180a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x181be00_0, 0, 1;
    %pushi/vec4 8, 0, 16;
    %store/vec4 v0x18294d0_0, 0, 16;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v0x1819f50_0, 0, 16;
    %fork TD_Top.check, S_0x17800c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18180a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x181be00_0, 0, 1;
    %pushi/vec4 16, 0, 16;
    %store/vec4 v0x18294d0_0, 0, 16;
    %pushi/vec4 8, 0, 16;
    %store/vec4 v0x1819f50_0, 0, 16;
    %fork TD_Top.check, S_0x17800c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18180a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x181be00_0, 0, 1;
    %pushi/vec4 32, 0, 16;
    %store/vec4 v0x18294d0_0, 0, 16;
    %pushi/vec4 16, 0, 16;
    %store/vec4 v0x1819f50_0, 0, 16;
    %fork TD_Top.check, S_0x17800c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18180a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x181be00_0, 0, 1;
    %pushi/vec4 64, 0, 16;
    %store/vec4 v0x18294d0_0, 0, 16;
    %pushi/vec4 32, 0, 16;
    %store/vec4 v0x1819f50_0, 0, 16;
    %fork TD_Top.check, S_0x17800c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18180a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x181be00_0, 0, 1;
    %pushi/vec4 128, 0, 16;
    %store/vec4 v0x18294d0_0, 0, 16;
    %pushi/vec4 64, 0, 16;
    %store/vec4 v0x1819f50_0, 0, 16;
    %fork TD_Top.check, S_0x17800c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18180a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x181be00_0, 0, 1;
    %pushi/vec4 256, 0, 16;
    %store/vec4 v0x18294d0_0, 0, 16;
    %pushi/vec4 128, 0, 16;
    %store/vec4 v0x1819f50_0, 0, 16;
    %fork TD_Top.check, S_0x17800c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18180a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x181be00_0, 0, 1;
    %pushi/vec4 512, 0, 16;
    %store/vec4 v0x18294d0_0, 0, 16;
    %pushi/vec4 256, 0, 16;
    %store/vec4 v0x1819f50_0, 0, 16;
    %fork TD_Top.check, S_0x17800c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18180a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x181be00_0, 0, 1;
    %pushi/vec4 1024, 0, 16;
    %store/vec4 v0x18294d0_0, 0, 16;
    %pushi/vec4 512, 0, 16;
    %store/vec4 v0x1819f50_0, 0, 16;
    %fork TD_Top.check, S_0x17800c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18180a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x181be00_0, 0, 1;
    %pushi/vec4 2048, 0, 16;
    %store/vec4 v0x18294d0_0, 0, 16;
    %pushi/vec4 1024, 0, 16;
    %store/vec4 v0x1819f50_0, 0, 16;
    %fork TD_Top.check, S_0x17800c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18180a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x181be00_0, 0, 1;
    %pushi/vec4 4096, 0, 16;
    %store/vec4 v0x18294d0_0, 0, 16;
    %pushi/vec4 2048, 0, 16;
    %store/vec4 v0x1819f50_0, 0, 16;
    %fork TD_Top.check, S_0x17800c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18180a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x181be00_0, 0, 1;
    %pushi/vec4 8192, 0, 16;
    %store/vec4 v0x18294d0_0, 0, 16;
    %pushi/vec4 4096, 0, 16;
    %store/vec4 v0x1819f50_0, 0, 16;
    %fork TD_Top.check, S_0x17800c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18180a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x181be00_0, 0, 1;
    %pushi/vec4 16384, 0, 16;
    %store/vec4 v0x18294d0_0, 0, 16;
    %pushi/vec4 8192, 0, 16;
    %store/vec4 v0x1819f50_0, 0, 16;
    %fork TD_Top.check, S_0x17800c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18180a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x181be00_0, 0, 1;
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v0x18294d0_0, 0, 16;
    %pushi/vec4 16384, 0, 16;
    %store/vec4 v0x1819f50_0, 0, 16;
    %fork TD_Top.check, S_0x17800c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18180a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x181be00_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x18294d0_0, 0, 16;
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v0x1819f50_0, 0, 16;
    %fork TD_Top.check, S_0x17800c0;
    %join;
    %fork TD_Top.t.test_case_end, S_0x18727d0;
    %join;
    %end;
S_0x1873730 .scope task, "test_case_3_directed_values" "test_case_3_directed_values" 4 106, 4 106 0, S_0x177ff30;
 .timescale 0 0;
TD_Top.test_case_3_directed_values ;
    %pushi/str "test_case_3_directed_values";
    %store/str v0x1872730_0;
    %fork TD_Top.t.test_case_begin, S_0x1872520;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18180a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x181be00_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x18294d0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1819f50_0, 0, 16;
    %fork TD_Top.check, S_0x17800c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18180a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x181be00_0, 0, 1;
    %pushi/vec4 13107, 0, 16;
    %store/vec4 v0x18294d0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1819f50_0, 0, 16;
    %fork TD_Top.check, S_0x17800c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18180a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x181be00_0, 0, 1;
    %pushi/vec4 52428, 0, 16;
    %store/vec4 v0x18294d0_0, 0, 16;
    %pushi/vec4 13107, 0, 16;
    %store/vec4 v0x1819f50_0, 0, 16;
    %fork TD_Top.check, S_0x17800c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18180a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x181be00_0, 0, 1;
    %pushi/vec4 3855, 0, 16;
    %store/vec4 v0x18294d0_0, 0, 16;
    %pushi/vec4 52428, 0, 16;
    %store/vec4 v0x1819f50_0, 0, 16;
    %fork TD_Top.check, S_0x17800c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18180a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x181be00_0, 0, 1;
    %pushi/vec4 61680, 0, 16;
    %store/vec4 v0x18294d0_0, 0, 16;
    %pushi/vec4 3855, 0, 16;
    %store/vec4 v0x1819f50_0, 0, 16;
    %fork TD_Top.check, S_0x17800c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18180a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x181be00_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x18294d0_0, 0, 16;
    %pushi/vec4 61680, 0, 16;
    %store/vec4 v0x1819f50_0, 0, 16;
    %fork TD_Top.check, S_0x17800c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18180a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x181be00_0, 0, 1;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x18294d0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1819f50_0, 0, 16;
    %fork TD_Top.check, S_0x17800c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18180a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x181be00_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x18294d0_0, 0, 16;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x1819f50_0, 0, 16;
    %fork TD_Top.check, S_0x17800c0;
    %join;
    %fork TD_Top.t.test_case_end, S_0x18727d0;
    %join;
    %end;
S_0x1873910 .scope task, "test_case_4_directed_enable" "test_case_4_directed_enable" 4 130, 4 130 0, S_0x177ff30;
 .timescale 0 0;
TD_Top.test_case_4_directed_enable ;
    %pushi/str "test_case_4_directed_enable";
    %store/str v0x1872730_0;
    %fork TD_Top.t.test_case_begin, S_0x1872520;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18180a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x181be00_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x18294d0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1819f50_0, 0, 16;
    %fork TD_Top.check, S_0x17800c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18180a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x181be00_0, 0, 1;
    %pushi/vec4 13107, 0, 16;
    %store/vec4 v0x18294d0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1819f50_0, 0, 16;
    %fork TD_Top.check, S_0x17800c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18180a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x181be00_0, 0, 1;
    %pushi/vec4 52428, 0, 16;
    %store/vec4 v0x18294d0_0, 0, 16;
    %pushi/vec4 13107, 0, 16;
    %store/vec4 v0x1819f50_0, 0, 16;
    %fork TD_Top.check, S_0x17800c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18180a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x181be00_0, 0, 1;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x18294d0_0, 0, 16;
    %pushi/vec4 52428, 0, 16;
    %store/vec4 v0x1819f50_0, 0, 16;
    %fork TD_Top.check, S_0x17800c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18180a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x181be00_0, 0, 1;
    %pushi/vec4 61680, 0, 16;
    %store/vec4 v0x18294d0_0, 0, 16;
    %pushi/vec4 52428, 0, 16;
    %store/vec4 v0x1819f50_0, 0, 16;
    %fork TD_Top.check, S_0x17800c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18180a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x181be00_0, 0, 1;
    %pushi/vec4 3855, 0, 16;
    %store/vec4 v0x18294d0_0, 0, 16;
    %pushi/vec4 52428, 0, 16;
    %store/vec4 v0x1819f50_0, 0, 16;
    %fork TD_Top.check, S_0x17800c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18180a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x181be00_0, 0, 1;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x18294d0_0, 0, 16;
    %pushi/vec4 52428, 0, 16;
    %store/vec4 v0x1819f50_0, 0, 16;
    %fork TD_Top.check, S_0x17800c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18180a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x181be00_0, 0, 1;
    %pushi/vec4 61680, 0, 16;
    %store/vec4 v0x18294d0_0, 0, 16;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x1819f50_0, 0, 16;
    %fork TD_Top.check, S_0x17800c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18180a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x181be00_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x18294d0_0, 0, 16;
    %pushi/vec4 61680, 0, 16;
    %store/vec4 v0x1819f50_0, 0, 16;
    %fork TD_Top.check, S_0x17800c0;
    %join;
    %fork TD_Top.t.test_case_end, S_0x18727d0;
    %join;
    %end;
S_0x1873af0 .scope task, "test_case_5_directed_reset" "test_case_5_directed_reset" 4 160, 4 160 0, S_0x177ff30;
 .timescale 0 0;
TD_Top.test_case_5_directed_reset ;
    %pushi/str "test_case_5_directed_reset";
    %store/str v0x1872730_0;
    %fork TD_Top.t.test_case_begin, S_0x1872520;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18180a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x181be00_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x18294d0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1819f50_0, 0, 16;
    %fork TD_Top.check, S_0x17800c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18180a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x181be00_0, 0, 1;
    %pushi/vec4 13107, 0, 16;
    %store/vec4 v0x18294d0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1819f50_0, 0, 16;
    %fork TD_Top.check, S_0x17800c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18180a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x181be00_0, 0, 1;
    %pushi/vec4 52428, 0, 16;
    %store/vec4 v0x18294d0_0, 0, 16;
    %pushi/vec4 13107, 0, 16;
    %store/vec4 v0x1819f50_0, 0, 16;
    %fork TD_Top.check, S_0x17800c0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18180a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x181be00_0, 0, 1;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x18294d0_0, 0, 16;
    %pushi/vec4 52428, 0, 16;
    %store/vec4 v0x1819f50_0, 0, 16;
    %fork TD_Top.check, S_0x17800c0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18180a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x181be00_0, 0, 1;
    %pushi/vec4 3855, 0, 16;
    %store/vec4 v0x18294d0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1819f50_0, 0, 16;
    %fork TD_Top.check, S_0x17800c0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18180a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x181be00_0, 0, 1;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x18294d0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1819f50_0, 0, 16;
    %fork TD_Top.check, S_0x17800c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18180a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x181be00_0, 0, 1;
    %pushi/vec4 61680, 0, 16;
    %store/vec4 v0x18294d0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1819f50_0, 0, 16;
    %fork TD_Top.check, S_0x17800c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18180a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x181be00_0, 0, 1;
    %pushi/vec4 13107, 0, 16;
    %store/vec4 v0x18294d0_0, 0, 16;
    %pushi/vec4 61680, 0, 16;
    %store/vec4 v0x1819f50_0, 0, 16;
    %fork TD_Top.check, S_0x17800c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18180a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x181be00_0, 0, 1;
    %pushi/vec4 52428, 0, 16;
    %store/vec4 v0x18294d0_0, 0, 16;
    %pushi/vec4 13107, 0, 16;
    %store/vec4 v0x1819f50_0, 0, 16;
    %fork TD_Top.check, S_0x17800c0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18180a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x181be00_0, 0, 1;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x18294d0_0, 0, 16;
    %pushi/vec4 52428, 0, 16;
    %store/vec4 v0x1819f50_0, 0, 16;
    %fork TD_Top.check, S_0x17800c0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18180a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x181be00_0, 0, 1;
    %pushi/vec4 3855, 0, 16;
    %store/vec4 v0x18294d0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1819f50_0, 0, 16;
    %fork TD_Top.check, S_0x17800c0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18180a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x181be00_0, 0, 1;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x18294d0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1819f50_0, 0, 16;
    %fork TD_Top.check, S_0x17800c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18180a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x181be00_0, 0, 1;
    %pushi/vec4 61680, 0, 16;
    %store/vec4 v0x18294d0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1819f50_0, 0, 16;
    %fork TD_Top.check, S_0x17800c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18180a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x181be00_0, 0, 1;
    %pushi/vec4 13107, 0, 16;
    %store/vec4 v0x18294d0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1819f50_0, 0, 16;
    %fork TD_Top.check, S_0x17800c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18180a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x181be00_0, 0, 1;
    %pushi/vec4 52428, 0, 16;
    %store/vec4 v0x18294d0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1819f50_0, 0, 16;
    %fork TD_Top.check, S_0x17800c0;
    %join;
    %fork TD_Top.t.test_case_end, S_0x18727d0;
    %join;
    %end;
S_0x1873cd0 .scope task, "test_case_6_xprop" "test_case_6_xprop" 4 194, 4 194 0, S_0x177ff30;
 .timescale 0 0;
TD_Top.test_case_6_xprop ;
    %pushi/str "test_case_6_xprop";
    %store/str v0x1872730_0;
    %fork TD_Top.t.test_case_begin, S_0x1872520;
    %join;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x18180a0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x181be00_0, 0, 1;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x18294d0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1819f50_0, 0, 16;
    %fork TD_Top.check, S_0x17800c0;
    %join;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x18180a0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x181be00_0, 0, 1;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x18294d0_0, 0, 16;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x1819f50_0, 0, 16;
    %fork TD_Top.check, S_0x17800c0;
    %join;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x18180a0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x181be00_0, 0, 1;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x18294d0_0, 0, 16;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x1819f50_0, 0, 16;
    %fork TD_Top.check, S_0x17800c0;
    %join;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x18180a0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x181be00_0, 0, 1;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x18294d0_0, 0, 16;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x1819f50_0, 0, 16;
    %fork TD_Top.check, S_0x17800c0;
    %join;
    %fork TD_Top.t.test_case_end, S_0x18727d0;
    %join;
    %end;
    .scope S_0x1871e30;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1872b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1872ff0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1872d00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1872f10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1872e30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1872c20_0, 0, 32;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x1873170_0, 0, 32;
    %end;
    .thread T_11, $init;
    .scope S_0x1871e30;
T_12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18729b0_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x1871e30;
T_13 ;
    %delay 5, 0;
    %load/vec4 v0x18729b0_0;
    %inv;
    %store/vec4 v0x18729b0_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0x1871e30;
T_14 ;
    %vpi_func 10 214 "$value$plusargs" 32, "test-case=%d", v0x1872c20_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1872c20_0, 0, 32;
T_14.0 ;
    %vpi_func 10 217 "$value$plusargs" 32, "dump-vcd=%s", v0x1873250_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %vpi_call/w 10 218 "$dumpfile", v0x1873250_0 {0 0 0};
    %vpi_call/w 10 219 "$dumpvars" {0 0 0};
T_14.2 ;
    %end;
    .thread T_14;
    .scope S_0x1871e30;
T_15 ;
    %wait E_0x176a6c0;
    %load/vec4 v0x18730b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1872a70_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x1872a70_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0x1872a70_0, 0;
T_15.1 ;
    %load/vec4 v0x1872a70_0;
    %cmpi/s 9999, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_15.2, 5;
    %load/vec4 v0x1872c20_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_15.4, 4;
    %vpi_call/w 10 244 "$display", "\000" {0 0 0};
T_15.4 ;
    %vpi_call/w 10 245 "$display", "\033[31m", "FAILED", "\033[0m", " (timeout after %0d cycles)\012", v0x1872a70_0 {0 0 0};
    %vpi_call/w 10 248 "$display", "num_test_cases_passed = %2d", v0x1872f10_0 {0 0 0};
    %load/vec4 v0x1872e30_0;
    %addi 1, 0, 32;
    %vpi_call/w 10 249 "$display", "num_test_cases_failed = %2d", S<0,vec4,s32> {1 0 0};
    %vpi_call/w 10 250 "$write", "\012" {0 0 0};
    %vpi_call/w 10 252 "$finish" {0 0 0};
T_15.2 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x177ff30;
T_16 ;
    %fork TD_Top.t.test_bench_begin, S_0x1872120;
    %join;
    %load/vec4 v0x1872c20_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_16.2, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x1872c20_0;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_16.2;
    %jmp/0xz  T_16.0, 5;
    %fork TD_Top.test_case_1_basic, S_0x1873370;
    %join;
T_16.0 ;
    %load/vec4 v0x1872c20_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_16.5, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x1872c20_0;
    %cmpi/e 2, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_16.5;
    %jmp/0xz  T_16.3, 5;
    %fork TD_Top.test_case_2_directed_ones, S_0x1873500;
    %join;
T_16.3 ;
    %load/vec4 v0x1872c20_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_16.8, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x1872c20_0;
    %cmpi/e 3, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_16.8;
    %jmp/0xz  T_16.6, 5;
    %fork TD_Top.test_case_3_directed_values, S_0x1873730;
    %join;
T_16.6 ;
    %load/vec4 v0x1872c20_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_16.11, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x1872c20_0;
    %cmpi/e 4, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_16.11;
    %jmp/0xz  T_16.9, 5;
    %fork TD_Top.test_case_4_directed_enable, S_0x1873910;
    %join;
T_16.9 ;
    %load/vec4 v0x1872c20_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_16.14, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x1872c20_0;
    %cmpi/e 5, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_16.14;
    %jmp/0xz  T_16.12, 5;
    %fork TD_Top.test_case_5_directed_reset, S_0x1873af0;
    %join;
T_16.12 ;
    %load/vec4 v0x1872c20_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_16.17, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x1872c20_0;
    %cmpi/e 6, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_16.17;
    %jmp/0xz  T_16.15, 5;
    %fork TD_Top.test_case_6_xprop, S_0x1873cd0;
    %join;
T_16.15 ;
    %fork TD_Top.t.test_bench_end, S_0x1872320;
    %join;
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "../lab3/test/Register_16b_GL-test.v";
    "../lab3/test/Register_16b-test-cases.v";
    "../lab3/Register_16b_GL.v";
    "../lab3/DFFRE_GL.v";
    "../lab3/DFF_GL.v";
    "../lab3/DLatch_GL.v";
    "../lab2/Mux2_1b_GL.v";
    "../ece2300/ece2300-test.v";
