{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1670510031364 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1670510031364 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 08 22:33:51 2022 " "Processing started: Thu Dec 08 22:33:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1670510031364 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1670510031364 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map Nixie_Display -c Nixie_Display --generate_functional_sim_netlist " "Command: quartus_map Nixie_Display -c Nixie_Display --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1670510031364 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1670510031495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/digital-electronic-technology/lab/experiment_5_class/rtl/divider.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/digital-electronic-technology/lab/experiment_5_class/rtl/divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 Divider " "Found entity 1: Divider" {  } { { "../rtl/Divider.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Divider.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670510031514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670510031514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/digital-electronic-technology/lab/experiment_5_class/rtl/count_8.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/digital-electronic-technology/lab/experiment_5_class/rtl/count_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 count_8 " "Found entity 1: count_8" {  } { { "../rtl/count_8.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/count_8.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670510031514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670510031514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/digital-electronic-technology/lab/experiment_5_class/rtl/decoder_3_8.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/digital-electronic-technology/lab/experiment_5_class/rtl/decoder_3_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_3_8 " "Found entity 1: Decoder_3_8" {  } { { "../rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Decoder_3_8.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670510031514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670510031514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/digital-electronic-technology/lab/experiment_5_class/rtl/selector_8_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/digital-electronic-technology/lab/experiment_5_class/rtl/selector_8_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Selector_8_1 " "Found entity 1: Selector_8_1" {  } { { "../rtl/Selector_8_1.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Selector_8_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670510031514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670510031514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/digital-electronic-technology/lab/experiment_5_class/rtl/bcd_7_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/digital-electronic-technology/lab/experiment_5_class/rtl/bcd_7_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_7_Seg " "Found entity 1: BCD_7_Seg" {  } { { "../rtl/BCD_7_Seg.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/BCD_7_Seg.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670510031525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670510031525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/digital-electronic-technology/lab/experiment_5_class/rtl/nixie_display.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/digital-electronic-technology/lab/experiment_5_class/rtl/nixie_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nixie_Display " "Found entity 1: Nixie_Display" {  } { { "../rtl/Nixie_Display.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Nixie_Display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670510031525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670510031525 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_400HZ Nixie_Display.v(10) " "Verilog HDL Implicit Net warning at Nixie_Display.v(10): created implicit net for \"clk_400HZ\"" {  } { { "../rtl/Nixie_Display.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Nixie_Display.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670510031525 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Scan_cnt Nixie_Display.v(11) " "Verilog HDL Implicit Net warning at Nixie_Display.v(11): created implicit net for \"Scan_cnt\"" {  } { { "../rtl/Nixie_Display.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Nixie_Display.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670510031525 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Date_BCD Nixie_Display.v(15) " "Verilog HDL Implicit Net warning at Nixie_Display.v(15): created implicit net for \"Date_BCD\"" {  } { { "../rtl/Nixie_Display.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Nixie_Display.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670510031525 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "Q packed count_8.v(10) " "Verilog HDL Port Declaration warning at count_8.v(10): data type declaration for \"Q\" declares packed dimensions but the port declaration declaration does not" {  } { { "../rtl/count_8.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/count_8.v" 10 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1670510031525 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "Q count_8.v(9) " "HDL info at count_8.v(9): see declaration for object \"Q\"" {  } { { "../rtl/count_8.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/count_8.v" 9 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670510031525 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "F packed Decoder_3_8.v(10) " "Verilog HDL Port Declaration warning at Decoder_3_8.v(10): data type declaration for \"F\" declares packed dimensions but the port declaration declaration does not" {  } { { "../rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Decoder_3_8.v" 10 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1670510031525 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "F Decoder_3_8.v(8) " "HDL info at Decoder_3_8.v(8): see declaration for object \"F\"" {  } { { "../rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Decoder_3_8.v" 8 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670510031525 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "SEL packed Selector_8_1.v(6) " "Verilog HDL Port Declaration warning at Selector_8_1.v(6): data type declaration for \"SEL\" declares packed dimensions but the port declaration declaration does not" {  } { { "../rtl/Selector_8_1.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Selector_8_1.v" 6 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1670510031525 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "SEL Selector_8_1.v(4) " "HDL info at Selector_8_1.v(4): see declaration for object \"SEL\"" {  } { { "../rtl/Selector_8_1.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Selector_8_1.v" 4 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670510031525 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "Y packed Selector_8_1.v(7) " "Verilog HDL Port Declaration warning at Selector_8_1.v(7): data type declaration for \"Y\" declares packed dimensions but the port declaration declaration does not" {  } { { "../rtl/Selector_8_1.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Selector_8_1.v" 7 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1670510031525 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "Y Selector_8_1.v(5) " "HDL info at Selector_8_1.v(5): see declaration for object \"Y\"" {  } { { "../rtl/Selector_8_1.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Selector_8_1.v" 5 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670510031525 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "BCD packed BCD_7_Seg.v(9) " "Verilog HDL Port Declaration warning at BCD_7_Seg.v(9): data type declaration for \"BCD\" declares packed dimensions but the port declaration declaration does not" {  } { { "../rtl/BCD_7_Seg.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/BCD_7_Seg.v" 9 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1670510031525 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "BCD BCD_7_Seg.v(7) " "HDL info at BCD_7_Seg.v(7): see declaration for object \"BCD\"" {  } { { "../rtl/BCD_7_Seg.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/BCD_7_Seg.v" 7 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670510031549 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "SEG packed BCD_7_Seg.v(10) " "Verilog HDL Port Declaration warning at BCD_7_Seg.v(10): data type declaration for \"SEG\" declares packed dimensions but the port declaration declaration does not" {  } { { "../rtl/BCD_7_Seg.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/BCD_7_Seg.v" 10 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1670510031551 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "SEG BCD_7_Seg.v(8) " "HDL info at BCD_7_Seg.v(8): see declaration for object \"SEG\"" {  } { { "../rtl/BCD_7_Seg.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/BCD_7_Seg.v" 8 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670510031551 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Nixie_Display " "Elaborating entity \"Nixie_Display\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1670510031564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divider Divider:U1 " "Elaborating entity \"Divider\" for hierarchy \"Divider:U1\"" {  } { { "../rtl/Nixie_Display.v" "U1" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Nixie_Display.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670510031564 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Divider.v(25) " "Verilog HDL assignment warning at Divider.v(25): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/Divider.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Divider.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1670510031564 "|Nixie_Display|Divider:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_8 count_8:U2 " "Elaborating entity \"count_8\" for hierarchy \"count_8:U2\"" {  } { { "../rtl/Nixie_Display.v" "U2" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Nixie_Display.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670510031575 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 count_8.v(20) " "Verilog HDL assignment warning at count_8.v(20): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/count_8.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/count_8.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1670510031575 "|Nixie_Display|count_8:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_3_8 Decoder_3_8:U3 " "Elaborating entity \"Decoder_3_8\" for hierarchy \"Decoder_3_8:U3\"" {  } { { "../rtl/Nixie_Display.v" "U3" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Nixie_Display.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670510031575 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "F Decoder_3_8.v(12) " "Verilog HDL Always Construct warning at Decoder_3_8.v(12): inferring latch(es) for variable \"F\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Decoder_3_8.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1670510031575 "|Nixie_Display|Decoder_3_8:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[0\] Decoder_3_8.v(16) " "Inferred latch for \"F\[0\]\" at Decoder_3_8.v(16)" {  } { { "../rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Decoder_3_8.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1670510031575 "|Nixie_Display|Decoder_3_8:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[1\] Decoder_3_8.v(16) " "Inferred latch for \"F\[1\]\" at Decoder_3_8.v(16)" {  } { { "../rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Decoder_3_8.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1670510031575 "|Nixie_Display|Decoder_3_8:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[2\] Decoder_3_8.v(16) " "Inferred latch for \"F\[2\]\" at Decoder_3_8.v(16)" {  } { { "../rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Decoder_3_8.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1670510031575 "|Nixie_Display|Decoder_3_8:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[3\] Decoder_3_8.v(16) " "Inferred latch for \"F\[3\]\" at Decoder_3_8.v(16)" {  } { { "../rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Decoder_3_8.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1670510031575 "|Nixie_Display|Decoder_3_8:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[4\] Decoder_3_8.v(16) " "Inferred latch for \"F\[4\]\" at Decoder_3_8.v(16)" {  } { { "../rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Decoder_3_8.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1670510031575 "|Nixie_Display|Decoder_3_8:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[5\] Decoder_3_8.v(16) " "Inferred latch for \"F\[5\]\" at Decoder_3_8.v(16)" {  } { { "../rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Decoder_3_8.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1670510031575 "|Nixie_Display|Decoder_3_8:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[6\] Decoder_3_8.v(16) " "Inferred latch for \"F\[6\]\" at Decoder_3_8.v(16)" {  } { { "../rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Decoder_3_8.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1670510031575 "|Nixie_Display|Decoder_3_8:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[7\] Decoder_3_8.v(16) " "Inferred latch for \"F\[7\]\" at Decoder_3_8.v(16)" {  } { { "../rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Decoder_3_8.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1670510031575 "|Nixie_Display|Decoder_3_8:U3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Selector_8_1 Selector_8_1:U4 " "Elaborating entity \"Selector_8_1\" for hierarchy \"Selector_8_1:U4\"" {  } { { "../rtl/Nixie_Display.v" "U4" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Nixie_Display.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670510031599 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Selector_8_1.v(12) " "Verilog HDL Always Construct warning at Selector_8_1.v(12): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/Selector_8_1.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Selector_8_1.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1670510031599 "|Nixie_Display|Selector_8_1:U4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b Selector_8_1.v(13) " "Verilog HDL Always Construct warning at Selector_8_1.v(13): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/Selector_8_1.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Selector_8_1.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1670510031599 "|Nixie_Display|Selector_8_1:U4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c Selector_8_1.v(14) " "Verilog HDL Always Construct warning at Selector_8_1.v(14): variable \"c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/Selector_8_1.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Selector_8_1.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1670510031599 "|Nixie_Display|Selector_8_1:U4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d Selector_8_1.v(15) " "Verilog HDL Always Construct warning at Selector_8_1.v(15): variable \"d\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/Selector_8_1.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Selector_8_1.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1670510031599 "|Nixie_Display|Selector_8_1:U4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "e Selector_8_1.v(16) " "Verilog HDL Always Construct warning at Selector_8_1.v(16): variable \"e\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/Selector_8_1.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Selector_8_1.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1670510031599 "|Nixie_Display|Selector_8_1:U4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "f Selector_8_1.v(17) " "Verilog HDL Always Construct warning at Selector_8_1.v(17): variable \"f\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/Selector_8_1.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Selector_8_1.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1670510031599 "|Nixie_Display|Selector_8_1:U4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "g Selector_8_1.v(18) " "Verilog HDL Always Construct warning at Selector_8_1.v(18): variable \"g\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/Selector_8_1.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Selector_8_1.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1670510031615 "|Nixie_Display|Selector_8_1:U4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "h Selector_8_1.v(19) " "Verilog HDL Always Construct warning at Selector_8_1.v(19): variable \"h\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/Selector_8_1.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Selector_8_1.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1670510031615 "|Nixie_Display|Selector_8_1:U4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Selector_8_1.v(20) " "Verilog HDL Always Construct warning at Selector_8_1.v(20): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/Selector_8_1.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Selector_8_1.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1670510031615 "|Nixie_Display|Selector_8_1:U4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_7_Seg BCD_7_Seg:U5 " "Elaborating entity \"BCD_7_Seg\" for hierarchy \"BCD_7_Seg:U5\"" {  } { { "../rtl/Nixie_Display.v" "U5" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Nixie_Display.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670510031615 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "scan_cnt\[2\] " "Net \"scan_cnt\[2\]\" is missing source, defaulting to GND" {  } { { "../rtl/Nixie_Display.v" "scan_cnt\[2\]" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Nixie_Display.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1670510031619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "scan_cnt\[1\] " "Net \"scan_cnt\[1\]\" is missing source, defaulting to GND" {  } { { "../rtl/Nixie_Display.v" "scan_cnt\[1\]" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Nixie_Display.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1670510031619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "scan_cnt\[0\] " "Net \"scan_cnt\[0\]\" is missing source, defaulting to GND" {  } { { "../rtl/Nixie_Display.v" "scan_cnt\[0\]" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Nixie_Display.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1670510031619 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1670510031619 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "scan_cnt\[2\] " "Net \"scan_cnt\[2\]\" is missing source, defaulting to GND" {  } { { "../rtl/Nixie_Display.v" "scan_cnt\[2\]" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Nixie_Display.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1670510031619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "scan_cnt\[1\] " "Net \"scan_cnt\[1\]\" is missing source, defaulting to GND" {  } { { "../rtl/Nixie_Display.v" "scan_cnt\[1\]" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Nixie_Display.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1670510031619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "scan_cnt\[0\] " "Net \"scan_cnt\[0\]\" is missing source, defaulting to GND" {  } { { "../rtl/Nixie_Display.v" "scan_cnt\[0\]" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Nixie_Display.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1670510031619 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1670510031619 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "scan_cnt\[2\] " "Net \"scan_cnt\[2\]\" is missing source, defaulting to GND" {  } { { "../rtl/Nixie_Display.v" "scan_cnt\[2\]" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Nixie_Display.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1670510031624 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "scan_cnt\[1\] " "Net \"scan_cnt\[1\]\" is missing source, defaulting to GND" {  } { { "../rtl/Nixie_Display.v" "scan_cnt\[1\]" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Nixie_Display.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1670510031624 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "scan_cnt\[0\] " "Net \"scan_cnt\[0\]\" is missing source, defaulting to GND" {  } { { "../rtl/Nixie_Display.v" "scan_cnt\[0\]" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Nixie_Display.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1670510031624 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1670510031624 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Decoder_3_8:U3\|F\[4\] " "LATCH primitive \"Decoder_3_8:U3\|F\[4\]\" is permanently disabled" {  } { { "../rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Decoder_3_8.v" 16 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1670510031635 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Decoder_3_8:U3\|F\[5\] " "LATCH primitive \"Decoder_3_8:U3\|F\[5\]\" is permanently disabled" {  } { { "../rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Decoder_3_8.v" 16 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1670510031635 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Decoder_3_8:U3\|F\[6\] " "LATCH primitive \"Decoder_3_8:U3\|F\[6\]\" is permanently disabled" {  } { { "../rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Decoder_3_8.v" 16 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1670510031635 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Decoder_3_8:U3\|F\[7\] " "LATCH primitive \"Decoder_3_8:U3\|F\[7\]\" is permanently disabled" {  } { { "../rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Decoder_3_8.v" 16 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1670510031635 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Decoder_3_8:U3\|F\[1\] " "LATCH primitive \"Decoder_3_8:U3\|F\[1\]\" is permanently disabled" {  } { { "../rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Decoder_3_8.v" 16 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1670510031649 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Decoder_3_8:U3\|F\[2\] " "LATCH primitive \"Decoder_3_8:U3\|F\[2\]\" is permanently disabled" {  } { { "../rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Decoder_3_8.v" 16 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1670510031649 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Decoder_3_8:U3\|F\[3\] " "LATCH primitive \"Decoder_3_8:U3\|F\[3\]\" is permanently disabled" {  } { { "../rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Decoder_3_8.v" 16 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1670510031649 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 40 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4571 " "Peak virtual memory: 4571 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1670510031664 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 08 22:33:51 2022 " "Processing ended: Thu Dec 08 22:33:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1670510031664 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1670510031664 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1670510031664 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1670510031664 ""}
