["Jade",{"/user/zreg":{"properties":{"name":{"edit":"yes","type":"name","value":"","label":"Name"}},"schematic":[["/gates/dreg",[-24,-8,0]],["/gates/mux2",[-80,-16,0]],["wire",[-72,16,0,-16,0],{"signal":"reset"}],["wire",[-64,-8,0,40,0]],["wire",[-24,8,0,-8,0],{"signal":"clk"}],["wire",[16,-8,0,24,0],{"signal":"Q"}],["wire",[-80,-16,0,-8,0],{"signal":"init"}],["wire",[-80,0,0,-8,0],{"signal":"D"}]],"icon":[["line",[-8,16,0,24,0]],["terminal",[-16,-8,0],{"name":"D"}],["terminal",[-16,8,0],{"name":"clk"}],["terminal",[24,-8,4],{"name":"Q"}],["text",[-6,-5,0],{"text":"D","font":"4pt sans-serif"}],["text",[10,-5,0],{"text":"Q\n","font":"4pt sans-serif"}],["terminal",[-16,-40,0],{"name":"reset"}],["line",[-8,4,0,4,4]],["line",[-4,8,0,-4,4]],["line",[-8,-48,0,24,0]],["terminal",[-16,-24,0],{"name":"init"}],["text",[-6,-20,0],{"text":"init","font":"4pt sans-serif"}],["line",[-8,-48,0,0,64]],["text",[-6,-37,0],{"text":"reset","font":"4pt sans-serif"}],["line",[16,-48,0,0,64]],["property",[-7,-53,0],{"format":"{name}\n"}]],"test":[["test",".power Vdd=1\n.thresholds Vol=0 Vil=0.1 Vih=0.9 Voh=1\n\n.group inputs reset init D\n.group outputs Q\n\n.mode gate\n\n.cycle CLK=1 tran 5n assert inputs tran 45n CLK=0 tran 49n sample outputs tran 1n\n\n\n1 1 1 -\n0 1 1 1\n0 1 1 1\n0 1 1 1\n0 1 1 1\n0 1 0 1\n0 1 0 0\n0 1 0 0\n0 1 0 0\n\n\n.plot CLK\n.plot B(reset)\n.plot B(init)\n.plot B(D)\n.plot B(Q)\n"]]}}]