<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>EDMA_channelConfig_t_ Struct Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">EDMA_channelConfig_t_ Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Channel configuration. Specifies the full configuration for a DMA or QDMA channel with associated paramId and param Set configuration.  
 <a href="struct_e_d_m_a__channel_config__t__.html#details">More...</a></p>

<p><code>#include &lt;drivers/edma/edma.h&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a49d51f12071fd0d50cc921abcdba2a64"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a49d51f12071fd0d50cc921abcdba2a64"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_d_m_a__channel_config__t__.html#a49d51f12071fd0d50cc921abcdba2a64">channelType</a></td></tr>
<tr class="memdesc:a49d51f12071fd0d50cc921abcdba2a64"><td class="mdescLeft">&#160;</td><td class="mdescRight">channelType can be either <a class="el" href="edma__low__level_8h.html#a3ee8844973d72d07cf845eb13e08feeb">EDMA3_CHANNEL_TYPE_DMA</a> or <a class="el" href="edma__low__level_8h.html#a05a971c22b537dc6971831868415b0a1">EDMA3_CHANNEL_TYPE_QDMA</a> <br /></td></tr>
<tr class="separator:a49d51f12071fd0d50cc921abcdba2a64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00854ced28572068c347cc9345751a2f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a00854ced28572068c347cc9345751a2f"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_d_m_a__channel_config__t__.html#a00854ced28572068c347cc9345751a2f">qdmaParamTriggerWordOffset</a></td></tr>
<tr class="memdesc:a00854ced28572068c347cc9345751a2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">qdmaParamTriggerWordOffset represents the offset (0-7) of the PaRAM that is used when <a class="el" href="struct_e_d_m_a__channel_config__t__.html#a49d51f12071fd0d50cc921abcdba2a64">channelType</a> is <a class="el" href="edma__low__level_8h.html#a05a971c22b537dc6971831868415b0a1">EDMA3_CHANNEL_TYPE_QDMA</a>, use one of <a class="el" href="group___e_d_m_a___t_r_i_g___w_o_r_d_s.html">QDMA Trigger Word Offset Definitions</a> for convenience of specifying which parameter in the Param is to be used as the trigger word. <br /></td></tr>
<tr class="separator:a00854ced28572068c347cc9345751a2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d0692c9a6a0f4ee6a7cbfbfc7abf8fa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4d0692c9a6a0f4ee6a7cbfbfc7abf8fa"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_d_m_a__channel_config__t__.html#a4d0692c9a6a0f4ee6a7cbfbfc7abf8fa">channelId</a></td></tr>
<tr class="memdesc:a4d0692c9a6a0f4ee6a7cbfbfc7abf8fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">0 to (<a class="el" href="edma_8h.html#aacbd94fe765c78b97d65f10dc58b816f">EDMA_NUM_DMA_CHANNELS</a> - 1) when channelType is <a class="el" href="edma__low__level_8h.html#a3ee8844973d72d07cf845eb13e08feeb">EDMA3_CHANNEL_TYPE_DMA</a>. <br />
 0 to (<a class="el" href="edma_8h.html#ae08dc17408c4f087b2d3290ccb009aad">EDMA_NUM_QDMA_CHANNELS</a> - 1) when channelType is <a class="el" href="edma__low__level_8h.html#a05a971c22b537dc6971831868415b0a1">EDMA3_CHANNEL_TYPE_QDMA</a>. <br /></td></tr>
<tr class="separator:a4d0692c9a6a0f4ee6a7cbfbfc7abf8fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75425385e3370d40e765094ca20d9aa3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a75425385e3370d40e765094ca20d9aa3"></a>
uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_d_m_a__channel_config__t__.html#a75425385e3370d40e765094ca20d9aa3">paramId</a></td></tr>
<tr class="memdesc:a75425385e3370d40e765094ca20d9aa3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Id of the PaRAM set, valid range is from 0 to (N - 1), where N is the number of param sets in the EDMA's CC that is opened, must be identical to <a class="el" href="struct_e_d_m_a__channel_config__t__.html#a4d0692c9a6a0f4ee6a7cbfbfc7abf8fa">channelId</a> for DMA channel (<a class="el" href="struct_e_d_m_a__channel_config__t__.html#a49d51f12071fd0d50cc921abcdba2a64">channelType</a> is <a class="el" href="edma__low__level_8h.html#a3ee8844973d72d07cf845eb13e08feeb">EDMA3_CHANNEL_TYPE_DMA</a>) if channel mapping does not exist in the hardware. <br /></td></tr>
<tr class="separator:a75425385e3370d40e765094ca20d9aa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0483774a636d9f172be739ab7851fd7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab0483774a636d9f172be739ab7851fd7"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_d_m_a__channel_config__t__.html#ab0483774a636d9f172be739ab7851fd7">eventQueueId</a></td></tr>
<tr class="memdesc:ab0483774a636d9f172be739ab7851fd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Id of the event queue in which the channel transfer request is submitted, valid range is from 0 to (Q - 1), where Q is the number of event queues in the EDMA's CC that is opened. <br /></td></tr>
<tr class="separator:ab0483774a636d9f172be739ab7851fd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f134dfafcb469a79cad0301e9cb9e55"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2f134dfafcb469a79cad0301e9cb9e55"></a>
<a class="el" href="edma_8h.html#ad3c0c150c35626a498ae75c6eb6e7611">EDMA_paramSetConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_d_m_a__channel_config__t__.html#a2f134dfafcb469a79cad0301e9cb9e55">paramSetConfig</a></td></tr>
<tr class="memdesc:a2f134dfafcb469a79cad0301e9cb9e55"><td class="mdescLeft">&#160;</td><td class="mdescRight">configuration of the PaRAM set <br /></td></tr>
<tr class="separator:a2f134dfafcb469a79cad0301e9cb9e55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89333274cb97696b53a12e7869518727"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a89333274cb97696b53a12e7869518727"></a>
<a class="el" href="edma_8h.html#a919c730714abbf40d685918773ba9856">EDMA_transferCompletionCallbackFxn_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_d_m_a__channel_config__t__.html#a89333274cb97696b53a12e7869518727">transferCompletionCallbackFxn</a></td></tr>
<tr class="memdesc:a89333274cb97696b53a12e7869518727"><td class="mdescLeft">&#160;</td><td class="mdescRight">call back function for intermediate or final transfer completion depending on configuration of interrupt related flags in <a class="el" href="struct_e_d_m_a__channel_config__t__.html#a2f134dfafcb469a79cad0301e9cb9e55">paramSetConfig</a>. If NULL, it is assumed that the intent of the user is to poll for the completion of the transfer using <a class="el" href="group___e_d_m_a___d_r_i_v_e_r___e_x_t_e_r_n_a_l___f_u_n_c_t_i_o_n.html#ga13e7d75c91fb93b711c554ab02f06d19">EDMA_isTransferComplete</a>. <br /></td></tr>
<tr class="separator:a89333274cb97696b53a12e7869518727"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e61a7d0eaf96c24e8ea26a7d603ad94"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1e61a7d0eaf96c24e8ea26a7d603ad94"></a>
uintptr_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_d_m_a__channel_config__t__.html#a1e61a7d0eaf96c24e8ea26a7d603ad94">transferCompletionCallbackFxnArg</a></td></tr>
<tr class="memdesc:a1e61a7d0eaf96c24e8ea26a7d603ad94"><td class="mdescLeft">&#160;</td><td class="mdescRight">argument to be returned by the call back function <a class="el" href="struct_e_d_m_a__channel_config__t__.html#a89333274cb97696b53a12e7869518727">transferCompletionCallbackFxn</a>. <br /></td></tr>
<tr class="separator:a1e61a7d0eaf96c24e8ea26a7d603ad94"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Channel configuration. Specifies the full configuration for a DMA or QDMA channel with associated paramId and param Set configuration. </p>
</div><hr/>The documentation for this struct was generated from the following file:<ul>
<li>drivers/edma/<a class="el" href="edma_8h.html">edma.h</a></li>
</ul>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2018, Texas Instruments Incorporated</small>
</body>
</html>
