//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-26218862
// Cuda compilation tools, release 10.1, V10.1.168
// Based on LLVM 3.4svn
//

.version 6.4
.target sm_50
.address_size 64

	// .globl	lltorque2
.const .align 8 .f64 MUB = 0d3B266C5568970564;
.const .align 8 .f64 HBAR = 0d38E185A7054E4C91;
.const .align 8 .f64 GS = 0d4000000000000000;
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry lltorque2(
	.param .u64 lltorque2_param_0,
	.param .u64 lltorque2_param_1,
	.param .u64 lltorque2_param_2,
	.param .u64 lltorque2_param_3,
	.param .u64 lltorque2_param_4,
	.param .u64 lltorque2_param_5,
	.param .u64 lltorque2_param_6,
	.param .u64 lltorque2_param_7,
	.param .u64 lltorque2_param_8,
	.param .u64 lltorque2_param_9,
	.param .f32 lltorque2_param_10,
	.param .u32 lltorque2_param_11,
	.param .u64 lltorque2_param_12,
	.param .u64 lltorque2_param_13,
	.param .f32 lltorque2_param_14,
	.param .f32 lltorque2_param_15,
	.param .f32 lltorque2_param_16,
	.param .f32 lltorque2_param_17,
	.param .u64 lltorque2_param_18
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<41>;
	.reg .f32 	%f<272>;
	.reg .b32 	%r<223>;
	.reg .b64 	%rd<62>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd19, [lltorque2_param_0];
	ld.param.u64 	%rd20, [lltorque2_param_1];
	ld.param.u64 	%rd21, [lltorque2_param_2];
	ld.param.u64 	%rd29, [lltorque2_param_3];
	ld.param.u64 	%rd30, [lltorque2_param_4];
	ld.param.u64 	%rd31, [lltorque2_param_5];
	ld.param.u64 	%rd22, [lltorque2_param_6];
	ld.param.u64 	%rd23, [lltorque2_param_7];
	ld.param.u64 	%rd24, [lltorque2_param_8];
	ld.param.u64 	%rd25, [lltorque2_param_9];
	ld.param.f32 	%f235, [lltorque2_param_10];
	ld.param.u32 	%r86, [lltorque2_param_11];
	ld.param.u64 	%rd26, [lltorque2_param_12];
	ld.param.u64 	%rd27, [lltorque2_param_13];
	ld.param.f32 	%f104, [lltorque2_param_14];
	ld.param.f32 	%f105, [lltorque2_param_15];
	ld.param.f32 	%f106, [lltorque2_param_16];
	ld.param.f32 	%f107, [lltorque2_param_17];
	ld.param.u64 	%rd28, [lltorque2_param_18];
	cvta.to.global.u64 	%rd1, %rd31;
	cvta.to.global.u64 	%rd2, %rd30;
	cvta.to.global.u64 	%rd3, %rd29;
	mov.u32 	%r87, %nctaid.x;
	mov.u32 	%r88, %ctaid.y;
	mov.u32 	%r89, %ctaid.x;
	mad.lo.s32 	%r90, %r87, %r88, %r89;
	mov.u32 	%r91, %ntid.x;
	mov.u32 	%r92, %tid.x;
	mad.lo.s32 	%r1, %r90, %r91, %r92;
	setp.ge.s32	%p1, %r1, %r86;
	@%p1 bra 	BB0_73;

	cvta.to.global.u64 	%rd32, %rd22;
	mul.wide.s32 	%rd33, %r1, 4;
	add.s64 	%rd34, %rd3, %rd33;
	ld.global.nc.f32 	%f1, [%rd34];
	add.s64 	%rd35, %rd2, %rd33;
	ld.global.nc.f32 	%f2, [%rd35];
	add.s64 	%rd36, %rd1, %rd33;
	ld.global.nc.f32 	%f3, [%rd36];
	add.s64 	%rd37, %rd32, %rd33;
	ld.global.nc.f32 	%f4, [%rd37];
	cvta.to.global.u64 	%rd38, %rd23;
	add.s64 	%rd39, %rd38, %rd33;
	ld.global.nc.f32 	%f5, [%rd39];
	cvta.to.global.u64 	%rd40, %rd24;
	add.s64 	%rd41, %rd40, %rd33;
	ld.global.nc.f32 	%f6, [%rd41];
	setp.eq.s64	%p2, %rd25, 0;
	@%p2 bra 	BB0_3;

	cvta.to.global.u64 	%rd42, %rd25;
	add.s64 	%rd44, %rd42, %rd33;
	ld.global.nc.f32 	%f108, [%rd44];
	mul.f32 	%f235, %f108, %f235;

BB0_3:
	cvta.to.global.u64 	%rd4, %rd28;
	mul.f32 	%f109, %f3, %f5;
	mul.f32 	%f110, %f2, %f6;
	sub.f32 	%f9, %f110, %f109;
	mul.f32 	%f111, %f1, %f6;
	mul.f32 	%f112, %f3, %f4;
	sub.f32 	%f10, %f112, %f111;
	mul.f32 	%f113, %f2, %f4;
	mul.f32 	%f114, %f1, %f5;
	sub.f32 	%f11, %f114, %f113;
	fma.rn.f32 	%f12, %f235, %f235, 0f3F800000;
	cvta.to.global.u64 	%rd45, %rd26;
	ld.global.nc.f32 	%f13, [%rd45];
	add.s64 	%rd47, %rd4, %rd33;
	st.global.f32 	[%rd47], %f13;
	cvta.to.global.u64 	%rd48, %rd27;
	ld.global.nc.f32 	%f14, [%rd48];
	bar.sync 	0;
	ld.global.f32 	%f115, [%rd4];
	add.f32 	%f116, %f115, 0f00000000;
	ld.global.f32 	%f117, [%rd4+4];
	add.f32 	%f118, %f116, %f117;
	sub.f32 	%f119, %f118, %f13;
	mul.f32 	%f242, %f119, %f104;
	add.u64 	%rd5, %SPL, 0;
	abs.f32 	%f16, %f242;
	setp.neu.f32	%p3, %f16, 0f7F800000;
	mov.f32 	%f236, %f242;
	@%p3 bra 	BB0_5;

	mov.f32 	%f120, 0f00000000;
	mul.rn.f32 	%f236, %f242, %f120;

BB0_5:
	mul.f32 	%f121, %f236, 0f3F22F983;
	cvt.rni.s32.f32	%r205, %f121;
	cvt.rn.f32.s32	%f122, %r205;
	neg.f32 	%f123, %f122;
	mov.f32 	%f124, 0f3FC90FDA;
	fma.rn.f32 	%f125, %f123, %f124, %f236;
	mov.f32 	%f126, 0f33A22168;
	fma.rn.f32 	%f127, %f123, %f126, %f125;
	mov.f32 	%f128, 0f27C234C5;
	fma.rn.f32 	%f237, %f123, %f128, %f127;
	abs.f32 	%f129, %f236;
	setp.leu.f32	%p4, %f129, 0f47CE4780;
	@%p4 bra 	BB0_16;

	mov.b32 	 %r3, %f236;
	shr.u32 	%r4, %r3, 23;
	shl.b32 	%r95, %r3, 8;
	or.b32  	%r5, %r95, -2147483648;
	mov.u32 	%r197, 0;
	mov.u64 	%rd58, __cudart_i2opi_f;
	mov.u32 	%r196, -6;
	mov.u64 	%rd59, %rd5;

BB0_7:
	.pragma "nounroll";
	ld.const.u32 	%r98, [%rd58];
	// inline asm
	{
	mad.lo.cc.u32   %r96, %r98, %r5, %r197;
	madc.hi.u32     %r197, %r98, %r5,  0;
	}
	// inline asm
	st.local.u32 	[%rd59], %r96;
	add.s64 	%rd59, %rd59, 4;
	add.s64 	%rd58, %rd58, 4;
	add.s32 	%r196, %r196, 1;
	setp.ne.s32	%p5, %r196, 0;
	@%p5 bra 	BB0_7;

	and.b32  	%r101, %r4, 255;
	add.s32 	%r102, %r101, -128;
	shr.u32 	%r103, %r102, 5;
	and.b32  	%r10, %r3, -2147483648;
	st.local.u32 	[%rd5+24], %r197;
	mov.u32 	%r104, 6;
	sub.s32 	%r105, %r104, %r103;
	mul.wide.s32 	%rd51, %r105, 4;
	add.s64 	%rd10, %rd5, %rd51;
	ld.local.u32 	%r198, [%rd10];
	ld.local.u32 	%r199, [%rd10+-4];
	and.b32  	%r13, %r4, 31;
	setp.eq.s32	%p6, %r13, 0;
	@%p6 bra 	BB0_10;

	mov.u32 	%r106, 32;
	sub.s32 	%r107, %r106, %r13;
	shr.u32 	%r108, %r199, %r107;
	shl.b32 	%r109, %r198, %r13;
	add.s32 	%r198, %r108, %r109;
	ld.local.u32 	%r110, [%rd10+-8];
	shr.u32 	%r111, %r110, %r107;
	shl.b32 	%r112, %r199, %r13;
	add.s32 	%r199, %r111, %r112;

BB0_10:
	shr.u32 	%r113, %r199, 30;
	shl.b32 	%r114, %r198, 2;
	add.s32 	%r200, %r113, %r114;
	shl.b32 	%r19, %r199, 2;
	shr.u32 	%r115, %r200, 31;
	shr.u32 	%r116, %r198, 30;
	add.s32 	%r20, %r115, %r116;
	setp.eq.s32	%p7, %r115, 0;
	@%p7 bra 	BB0_11;

	not.b32 	%r117, %r200;
	neg.s32 	%r202, %r19;
	setp.eq.s32	%p8, %r19, 0;
	selp.u32	%r118, 1, 0, %p8;
	add.s32 	%r200, %r118, %r117;
	xor.b32  	%r201, %r10, -2147483648;
	bra.uni 	BB0_13;

BB0_11:
	mov.u32 	%r201, %r10;
	mov.u32 	%r202, %r19;

BB0_13:
	clz.b32 	%r204, %r200;
	setp.eq.s32	%p9, %r204, 0;
	shl.b32 	%r119, %r200, %r204;
	mov.u32 	%r120, 32;
	sub.s32 	%r121, %r120, %r204;
	shr.u32 	%r122, %r202, %r121;
	add.s32 	%r123, %r122, %r119;
	selp.b32	%r28, %r200, %r123, %p9;
	mov.u32 	%r124, -921707870;
	mul.hi.u32 	%r203, %r28, %r124;
	setp.eq.s32	%p10, %r10, 0;
	neg.s32 	%r125, %r20;
	selp.b32	%r205, %r20, %r125, %p10;
	setp.lt.s32	%p11, %r203, 1;
	@%p11 bra 	BB0_15;

	mul.lo.s32 	%r126, %r28, -921707870;
	shr.u32 	%r127, %r126, 31;
	shl.b32 	%r128, %r203, 1;
	add.s32 	%r203, %r127, %r128;
	add.s32 	%r204, %r204, 1;

BB0_15:
	mov.u32 	%r129, 126;
	sub.s32 	%r130, %r129, %r204;
	shl.b32 	%r131, %r130, 23;
	add.s32 	%r132, %r203, 1;
	shr.u32 	%r133, %r132, 7;
	add.s32 	%r134, %r133, 1;
	shr.u32 	%r135, %r134, 1;
	add.s32 	%r136, %r135, %r131;
	or.b32  	%r137, %r136, %r201;
	mov.b32 	 %f237, %r137;

BB0_16:
	mul.rn.f32 	%f22, %f237, %f237;
	and.b32  	%r36, %r205, 1;
	setp.eq.s32	%p12, %r36, 0;
	@%p12 bra 	BB0_18;

	mov.f32 	%f130, 0fBAB6061A;
	mov.f32 	%f131, 0f37CCF5CE;
	fma.rn.f32 	%f238, %f131, %f22, %f130;
	bra.uni 	BB0_19;

BB0_18:
	mov.f32 	%f132, 0f3C08839E;
	mov.f32 	%f133, 0fB94CA1F9;
	fma.rn.f32 	%f238, %f133, %f22, %f132;

BB0_19:
	@%p12 bra 	BB0_21;

	mov.f32 	%f134, 0f3D2AAAA5;
	fma.rn.f32 	%f135, %f238, %f22, %f134;
	mov.f32 	%f136, 0fBF000000;
	fma.rn.f32 	%f239, %f135, %f22, %f136;
	bra.uni 	BB0_22;

BB0_21:
	mov.f32 	%f137, 0fBE2AAAA3;
	fma.rn.f32 	%f138, %f238, %f22, %f137;
	mov.f32 	%f139, 0f00000000;
	fma.rn.f32 	%f239, %f138, %f22, %f139;

BB0_22:
	fma.rn.f32 	%f240, %f239, %f237, %f237;
	@%p12 bra 	BB0_24;

	mov.f32 	%f140, 0f3F800000;
	fma.rn.f32 	%f240, %f239, %f22, %f140;

BB0_24:
	and.b32  	%r138, %r205, 2;
	setp.eq.s32	%p15, %r138, 0;
	@%p15 bra 	BB0_26;

	mov.f32 	%f141, 0f00000000;
	mov.f32 	%f142, 0fBF800000;
	fma.rn.f32 	%f240, %f240, %f142, %f141;

BB0_26:
	ld.global.nc.f32 	%f143, [%rd3];
	ld.global.nc.f32 	%f144, [%rd2];
	mul.f32 	%f145, %f240, %f144;
	fma.rn.f32 	%f146, %f240, %f143, %f145;
	ld.global.nc.f32 	%f147, [%rd1];
	fma.rn.f32 	%f148, %f240, %f147, %f146;
	fma.rn.f32 	%f34, %f14, %f148, 0f00000000;
	@%p3 bra 	BB0_28;

	mov.f32 	%f149, 0f00000000;
	mul.rn.f32 	%f242, %f242, %f149;

BB0_28:
	mul.f32 	%f150, %f242, 0f3F22F983;
	cvt.rni.s32.f32	%r215, %f150;
	cvt.rn.f32.s32	%f151, %r215;
	neg.f32 	%f152, %f151;
	fma.rn.f32 	%f154, %f152, %f124, %f242;
	fma.rn.f32 	%f156, %f152, %f126, %f154;
	fma.rn.f32 	%f243, %f152, %f128, %f156;
	abs.f32 	%f158, %f242;
	setp.leu.f32	%p17, %f158, 0f47CE4780;
	@%p17 bra 	BB0_39;

	mov.b32 	 %r38, %f242;
	shr.u32 	%r39, %r38, 23;
	shl.b32 	%r141, %r38, 8;
	or.b32  	%r40, %r141, -2147483648;
	mov.u32 	%r207, 0;
	mov.u64 	%rd60, __cudart_i2opi_f;
	mov.u32 	%r206, -6;
	mov.u64 	%rd61, %rd5;

BB0_30:
	.pragma "nounroll";
	ld.const.u32 	%r144, [%rd60];
	// inline asm
	{
	mad.lo.cc.u32   %r142, %r144, %r40, %r207;
	madc.hi.u32     %r207, %r144, %r40,  0;
	}
	// inline asm
	st.local.u32 	[%rd61], %r142;
	add.s64 	%rd61, %rd61, 4;
	add.s64 	%rd60, %rd60, 4;
	add.s32 	%r206, %r206, 1;
	setp.ne.s32	%p18, %r206, 0;
	@%p18 bra 	BB0_30;

	and.b32  	%r147, %r39, 255;
	add.s32 	%r148, %r147, -128;
	shr.u32 	%r149, %r148, 5;
	and.b32  	%r45, %r38, -2147483648;
	st.local.u32 	[%rd5+24], %r207;
	mov.u32 	%r150, 6;
	sub.s32 	%r151, %r150, %r149;
	mul.wide.s32 	%rd53, %r151, 4;
	add.s64 	%rd15, %rd5, %rd53;
	ld.local.u32 	%r208, [%rd15];
	ld.local.u32 	%r209, [%rd15+-4];
	and.b32  	%r48, %r39, 31;
	setp.eq.s32	%p19, %r48, 0;
	@%p19 bra 	BB0_33;

	mov.u32 	%r152, 32;
	sub.s32 	%r153, %r152, %r48;
	shr.u32 	%r154, %r209, %r153;
	shl.b32 	%r155, %r208, %r48;
	add.s32 	%r208, %r154, %r155;
	ld.local.u32 	%r156, [%rd15+-8];
	shr.u32 	%r157, %r156, %r153;
	shl.b32 	%r158, %r209, %r48;
	add.s32 	%r209, %r157, %r158;

BB0_33:
	shr.u32 	%r159, %r209, 30;
	shl.b32 	%r160, %r208, 2;
	add.s32 	%r210, %r159, %r160;
	shl.b32 	%r54, %r209, 2;
	shr.u32 	%r161, %r210, 31;
	shr.u32 	%r162, %r208, 30;
	add.s32 	%r55, %r161, %r162;
	setp.eq.s32	%p20, %r161, 0;
	@%p20 bra 	BB0_34;

	not.b32 	%r163, %r210;
	neg.s32 	%r212, %r54;
	setp.eq.s32	%p21, %r54, 0;
	selp.u32	%r164, 1, 0, %p21;
	add.s32 	%r210, %r164, %r163;
	xor.b32  	%r211, %r45, -2147483648;
	bra.uni 	BB0_36;

BB0_34:
	mov.u32 	%r211, %r45;
	mov.u32 	%r212, %r54;

BB0_36:
	clz.b32 	%r214, %r210;
	setp.eq.s32	%p22, %r214, 0;
	shl.b32 	%r165, %r210, %r214;
	mov.u32 	%r166, 32;
	sub.s32 	%r167, %r166, %r214;
	shr.u32 	%r168, %r212, %r167;
	add.s32 	%r169, %r168, %r165;
	selp.b32	%r63, %r210, %r169, %p22;
	mov.u32 	%r170, -921707870;
	mul.hi.u32 	%r213, %r63, %r170;
	setp.eq.s32	%p23, %r45, 0;
	neg.s32 	%r171, %r55;
	selp.b32	%r215, %r55, %r171, %p23;
	setp.lt.s32	%p24, %r213, 1;
	@%p24 bra 	BB0_38;

	mul.lo.s32 	%r172, %r63, -921707870;
	shr.u32 	%r173, %r172, 31;
	shl.b32 	%r174, %r213, 1;
	add.s32 	%r213, %r173, %r174;
	add.s32 	%r214, %r214, 1;

BB0_38:
	mov.u32 	%r175, 126;
	sub.s32 	%r176, %r175, %r214;
	shl.b32 	%r177, %r176, 23;
	add.s32 	%r178, %r213, 1;
	shr.u32 	%r179, %r178, 7;
	add.s32 	%r180, %r179, 1;
	shr.u32 	%r181, %r180, 1;
	add.s32 	%r182, %r181, %r177;
	or.b32  	%r183, %r182, %r211;
	mov.b32 	 %f243, %r183;

BB0_39:
	mul.rn.f32 	%f40, %f243, %f243;
	and.b32  	%r71, %r215, 1;
	setp.eq.s32	%p25, %r71, 0;
	@%p25 bra 	BB0_41;

	mov.f32 	%f159, 0fBAB6061A;
	mov.f32 	%f160, 0f37CCF5CE;
	fma.rn.f32 	%f244, %f160, %f40, %f159;
	bra.uni 	BB0_42;

BB0_41:
	mov.f32 	%f161, 0f3C08839E;
	mov.f32 	%f162, 0fB94CA1F9;
	fma.rn.f32 	%f244, %f162, %f40, %f161;

BB0_42:
	@%p25 bra 	BB0_44;

	mov.f32 	%f163, 0f3D2AAAA5;
	fma.rn.f32 	%f164, %f244, %f40, %f163;
	mov.f32 	%f165, 0fBF000000;
	fma.rn.f32 	%f245, %f164, %f40, %f165;
	bra.uni 	BB0_45;

BB0_44:
	mov.f32 	%f166, 0fBE2AAAA3;
	fma.rn.f32 	%f167, %f244, %f40, %f166;
	mov.f32 	%f168, 0f00000000;
	fma.rn.f32 	%f245, %f167, %f40, %f168;

BB0_45:
	fma.rn.f32 	%f246, %f245, %f243, %f243;
	@%p25 bra 	BB0_47;

	mov.f32 	%f169, 0f3F800000;
	fma.rn.f32 	%f246, %f245, %f40, %f169;

BB0_47:
	and.b32  	%r184, %r215, 2;
	setp.eq.s32	%p28, %r184, 0;
	@%p28 bra 	BB0_49;

	mov.f32 	%f170, 0f00000000;
	mov.f32 	%f171, 0fBF800000;
	fma.rn.f32 	%f246, %f246, %f171, %f170;

BB0_49:
	ld.global.nc.f32 	%f175, [%rd3+4];
	ld.global.nc.f32 	%f176, [%rd2+4];
	mul.f32 	%f177, %f246, %f176;
	fma.rn.f32 	%f178, %f246, %f175, %f177;
	ld.global.nc.f32 	%f179, [%rd1+4];
	fma.rn.f32 	%f180, %f246, %f179, %f178;
	fma.rn.f32 	%f52, %f14, %f180, %f34;
	setp.lt.s32	%p29, %r1, 0;
	mov.f32 	%f260, 0f00000000;
	mov.f32 	%f261, %f260;
	mov.f32 	%f262, %f260;
	@%p29 bra 	BB0_58;

	mul.f32 	%f53, %f52, %f105;
	mul.f32 	%f54, %f52, %f106;
	mul.f32 	%f55, %f52, %f107;
	add.s32 	%r72, %r1, 1;
	and.b32  	%r73, %r72, 3;
	setp.eq.s32	%p30, %r73, 0;
	mov.f32 	%f260, 0f00000000;
	mov.u32 	%r218, 0;
	mov.f32 	%f261, %f260;
	mov.f32 	%f262, %f260;
	@%p30 bra 	BB0_56;

	setp.eq.s32	%p31, %r73, 1;
	mov.f32 	%f251, 0f00000000;
	mov.u32 	%r217, 0;
	mov.f32 	%f252, %f251;
	mov.f32 	%f253, %f251;
	@%p31 bra 	BB0_55;

	setp.eq.s32	%p32, %r73, 2;
	mov.f32 	%f248, 0f00000000;
	mov.u32 	%r217, 1;
	mov.f32 	%f249, %f248;
	mov.f32 	%f250, %f248;
	@%p32 bra 	BB0_54;

	add.f32 	%f250, %f53, 0f00000000;
	add.f32 	%f249, %f54, 0f00000000;
	add.f32 	%f248, %f55, 0f00000000;
	mov.u32 	%r217, 2;

BB0_54:
	add.f32 	%f253, %f53, %f250;
	add.f32 	%f252, %f54, %f249;
	add.f32 	%f251, %f55, %f248;

BB0_55:
	add.f32 	%f262, %f53, %f253;
	add.f32 	%f261, %f54, %f252;
	add.f32 	%f260, %f55, %f251;
	add.s32 	%r218, %r217, 1;

BB0_56:
	setp.lt.u32	%p33, %r72, 4;
	@%p33 bra 	BB0_58;

BB0_57:
	add.f32 	%f190, %f53, %f262;
	add.f32 	%f191, %f53, %f190;
	add.f32 	%f192, %f54, %f261;
	add.f32 	%f193, %f54, %f192;
	add.f32 	%f194, %f55, %f260;
	add.f32 	%f195, %f55, %f194;
	add.f32 	%f196, %f53, %f191;
	add.f32 	%f197, %f54, %f193;
	add.f32 	%f198, %f55, %f195;
	add.f32 	%f262, %f53, %f196;
	add.f32 	%f261, %f54, %f197;
	add.f32 	%f260, %f55, %f198;
	add.s32 	%r79, %r218, 4;
	add.s32 	%r189, %r218, 3;
	setp.lt.s32	%p34, %r189, %r1;
	mov.u32 	%r218, %r79;
	@%p34 bra 	BB0_57;

BB0_58:
	cvta.to.global.u64 	%rd16, %rd21;
	cvta.to.global.u64 	%rd17, %rd20;
	cvta.to.global.u64 	%rd18, %rd19;
	mov.f32 	%f200, 0fBF800000;
	div.rn.f32 	%f83, %f200, %f12;
	mul.f32 	%f201, %f1, %f106;
	mul.f32 	%f202, %f2, %f105;
	sub.f32 	%f84, %f201, %f202;
	mul.f32 	%f203, %f3, %f105;
	mul.f32 	%f204, %f1, %f107;
	sub.f32 	%f85, %f203, %f204;
	mul.f32 	%f205, %f2, %f107;
	mul.f32 	%f206, %f3, %f106;
	sub.f32 	%f86, %f205, %f206;
	mov.f32 	%f265, 0f3F800000;
	mov.u32 	%r220, 2;
	bra.uni 	BB0_59;

BB0_62:
	mul.rn.f32 	%f262, %f262, %f262;

BB0_59:
	and.b32  	%r191, %r220, 1;
	setp.eq.b32	%p35, %r191, 1;
	@!%p35 bra 	BB0_61;
	bra.uni 	BB0_60;

BB0_60:
	mul.rn.f32 	%f265, %f265, %f262;

BB0_61:
	shr.u32 	%r220, %r220, 1;
	setp.eq.s32	%p36, %r220, 0;
	mov.f32 	%f268, 0f3F800000;
	mov.u32 	%r221, 2;
	@%p36 bra 	BB0_66;
	bra.uni 	BB0_62;

BB0_65:
	mul.rn.f32 	%f261, %f261, %f261;

BB0_66:
	and.b32  	%r193, %r221, 1;
	setp.eq.b32	%p37, %r193, 1;
	@!%p37 bra 	BB0_64;
	bra.uni 	BB0_63;

BB0_63:
	mul.rn.f32 	%f268, %f268, %f261;

BB0_64:
	shr.u32 	%r221, %r221, 1;
	setp.eq.s32	%p38, %r221, 0;
	@%p38 bra 	BB0_67;
	bra.uni 	BB0_65;

BB0_67:
	add.f32 	%f97, %f265, %f268;
	mov.f32 	%f271, 0f3F800000;
	mov.u32 	%r222, 2;
	bra.uni 	BB0_68;

BB0_71:
	mul.rn.f32 	%f260, %f260, %f260;

BB0_68:
	and.b32  	%r195, %r222, 1;
	setp.eq.b32	%p39, %r195, 1;
	@!%p39 bra 	BB0_70;
	bra.uni 	BB0_69;

BB0_69:
	mul.rn.f32 	%f271, %f271, %f260;

BB0_70:
	shr.u32 	%r222, %r222, 1;
	setp.eq.s32	%p40, %r222, 0;
	@%p40 bra 	BB0_72;
	bra.uni 	BB0_71;

BB0_72:
	add.f32 	%f209, %f97, %f271;
	sqrt.rn.f32 	%f210, %f209;
	add.f32 	%f211, %f86, %f86;
	mul.f32 	%f212, %f211, %f210;
	add.f32 	%f213, %f85, %f85;
	mul.f32 	%f214, %f213, %f210;
	add.f32 	%f215, %f84, %f84;
	mul.f32 	%f216, %f215, %f210;
	mul.f32 	%f217, %f3, %f10;
	mul.f32 	%f218, %f2, %f11;
	sub.f32 	%f219, %f218, %f217;
	mul.f32 	%f220, %f1, %f11;
	mul.f32 	%f221, %f3, %f9;
	sub.f32 	%f222, %f221, %f220;
	mul.f32 	%f223, %f2, %f9;
	mul.f32 	%f224, %f1, %f10;
	sub.f32 	%f225, %f224, %f223;
	fma.rn.f32 	%f226, %f219, %f235, %f9;
	fma.rn.f32 	%f227, %f222, %f235, %f10;
	fma.rn.f32 	%f228, %f225, %f235, %f11;
	mul.f32 	%f229, %f83, %f226;
	mul.f32 	%f230, %f83, %f227;
	mul.f32 	%f231, %f83, %f228;
	sub.f32 	%f232, %f229, %f212;
	sub.f32 	%f233, %f230, %f214;
	sub.f32 	%f234, %f231, %f216;
	add.s64 	%rd55, %rd18, %rd33;
	st.global.f32 	[%rd55], %f232;
	add.s64 	%rd56, %rd17, %rd33;
	st.global.f32 	[%rd56], %f233;
	add.s64 	%rd57, %rd16, %rd33;
	st.global.f32 	[%rd57], %f234;

BB0_73:
	ret;
}


