// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="FFT,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=8.358000,HLS_SYN_LAT=2502,HLS_SYN_TPT=547,HLS_SYN_MEM=99,HLS_SYN_DSP=251,HLS_SYN_FF=26832,HLS_SYN_LUT=48726,HLS_VERSION=2020_1}" *)

module FFT (
        s_axi_AXILiteS_AWVALID,
        s_axi_AXILiteS_AWREADY,
        s_axi_AXILiteS_AWADDR,
        s_axi_AXILiteS_WVALID,
        s_axi_AXILiteS_WREADY,
        s_axi_AXILiteS_WDATA,
        s_axi_AXILiteS_WSTRB,
        s_axi_AXILiteS_ARVALID,
        s_axi_AXILiteS_ARREADY,
        s_axi_AXILiteS_ARADDR,
        s_axi_AXILiteS_RVALID,
        s_axi_AXILiteS_RREADY,
        s_axi_AXILiteS_RDATA,
        s_axi_AXILiteS_RRESP,
        s_axi_AXILiteS_BVALID,
        s_axi_AXILiteS_BREADY,
        s_axi_AXILiteS_BRESP,
        ap_clk,
        ap_rst_n,
        data_IN_M_real_TDATA,
        data_IN_M_imag_TDATA,
        data_OUT_M_real_TDATA,
        data_OUT_M_imag_TDATA,
        mag_OUT_TDATA,
        ap_start,
        data_IN_M_real_TVALID,
        data_IN_M_real_TREADY,
        data_IN_M_imag_TVALID,
        data_IN_M_imag_TREADY,
        mag_OUT_TVALID,
        mag_OUT_TREADY,
        data_OUT_M_real_TVALID,
        data_OUT_M_real_TREADY,
        data_OUT_M_imag_TVALID,
        data_OUT_M_imag_TREADY,
        ap_done,
        ap_ready,
        ap_idle
);

parameter    C_S_AXI_AXILITES_DATA_WIDTH = 32;
parameter    C_S_AXI_AXILITES_ADDR_WIDTH = 5;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_S_AXI_ADDR_WIDTH = 32;

parameter C_S_AXI_AXILITES_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   s_axi_AXILiteS_AWVALID;
output   s_axi_AXILiteS_AWREADY;
input  [C_S_AXI_AXILITES_ADDR_WIDTH - 1:0] s_axi_AXILiteS_AWADDR;
input   s_axi_AXILiteS_WVALID;
output   s_axi_AXILiteS_WREADY;
input  [C_S_AXI_AXILITES_DATA_WIDTH - 1:0] s_axi_AXILiteS_WDATA;
input  [C_S_AXI_AXILITES_WSTRB_WIDTH - 1:0] s_axi_AXILiteS_WSTRB;
input   s_axi_AXILiteS_ARVALID;
output   s_axi_AXILiteS_ARREADY;
input  [C_S_AXI_AXILITES_ADDR_WIDTH - 1:0] s_axi_AXILiteS_ARADDR;
output   s_axi_AXILiteS_RVALID;
input   s_axi_AXILiteS_RREADY;
output  [C_S_AXI_AXILITES_DATA_WIDTH - 1:0] s_axi_AXILiteS_RDATA;
output  [1:0] s_axi_AXILiteS_RRESP;
output   s_axi_AXILiteS_BVALID;
input   s_axi_AXILiteS_BREADY;
output  [1:0] s_axi_AXILiteS_BRESP;
input   ap_clk;
input   ap_rst_n;
input  [31:0] data_IN_M_real_TDATA;
input  [31:0] data_IN_M_imag_TDATA;
output  [31:0] data_OUT_M_real_TDATA;
output  [31:0] data_OUT_M_imag_TDATA;
output  [31:0] mag_OUT_TDATA;
input   ap_start;
input   data_IN_M_real_TVALID;
output   data_IN_M_real_TREADY;
input   data_IN_M_imag_TVALID;
output   data_IN_M_imag_TREADY;
output   mag_OUT_TVALID;
input   mag_OUT_TREADY;
output   data_OUT_M_real_TVALID;
input   data_OUT_M_real_TREADY;
output   data_OUT_M_imag_TVALID;
input   data_OUT_M_imag_TREADY;
output   ap_done;
output   ap_ready;
output   ap_idle;

 reg    ap_rst_n_inv;
wire   [7:0] win_mode;
wire    FFT_entry3_U0_ap_start;
wire    FFT_entry3_U0_ap_done;
wire    FFT_entry3_U0_ap_continue;
wire    FFT_entry3_U0_ap_idle;
wire    FFT_entry3_U0_ap_ready;
wire   [7:0] FFT_entry3_U0_win_mode_out_din;
wire    FFT_entry3_U0_win_mode_out_write;
wire    Block_codeRepl116_pr_U0_ap_start;
wire    Block_codeRepl116_pr_U0_ap_done;
wire    Block_codeRepl116_pr_U0_ap_continue;
wire    Block_codeRepl116_pr_U0_ap_idle;
wire    Block_codeRepl116_pr_U0_ap_ready;
wire    Block_codeRepl116_pr_U0_data_IN_M_real_TREADY;
wire    Block_codeRepl116_pr_U0_data_IN_M_imag_TREADY;
wire   [7:0] Block_codeRepl116_pr_U0_xin_M_imag_address0;
wire    Block_codeRepl116_pr_U0_xin_M_imag_ce0;
wire    Block_codeRepl116_pr_U0_xin_M_imag_we0;
wire   [31:0] Block_codeRepl116_pr_U0_xin_M_imag_d0;
wire   [7:0] Block_codeRepl116_pr_U0_xin_M_real_address0;
wire    Block_codeRepl116_pr_U0_xin_M_real_ce0;
wire    Block_codeRepl116_pr_U0_xin_M_real_we0;
wire   [31:0] Block_codeRepl116_pr_U0_xin_M_real_d0;
wire    Block_codeRepl116_pr_U0_win_mode_read;
wire   [7:0] Block_codeRepl116_pr_U0_win_mode_out_din;
wire    Block_codeRepl116_pr_U0_win_mode_out_write;
wire    ap_channel_done_xin_M_real;
wire    Block_codeRepl116_pr_U0_xin_M_real_full_n;
reg    ap_sync_reg_channel_write_xin_M_real;
wire    ap_sync_channel_write_xin_M_real;
wire    ap_channel_done_xin_M_imag;
wire    Block_codeRepl116_pr_U0_xin_M_imag_full_n;
reg    ap_sync_reg_channel_write_xin_M_imag;
wire    ap_sync_channel_write_xin_M_imag;
wire    mult_window_U0_ap_start;
wire    mult_window_U0_ap_done;
wire    mult_window_U0_ap_continue;
wire    mult_window_U0_ap_idle;
wire    mult_window_U0_ap_ready;
wire    mult_window_U0_win_mode_read;
wire   [7:0] mult_window_U0_xin_M_real_address0;
wire    mult_window_U0_xin_M_real_ce0;
wire   [7:0] mult_window_U0_xin_M_real_address1;
wire    mult_window_U0_xin_M_real_ce1;
wire   [7:0] mult_window_U0_xin_M_imag_address0;
wire    mult_window_U0_xin_M_imag_ce0;
wire   [7:0] mult_window_U0_xin_M_imag_address1;
wire    mult_window_U0_xin_M_imag_ce1;
wire   [7:0] mult_window_U0_win_IN_M_real_address0;
wire    mult_window_U0_win_IN_M_real_ce0;
wire    mult_window_U0_win_IN_M_real_we0;
wire   [31:0] mult_window_U0_win_IN_M_real_d0;
wire   [7:0] mult_window_U0_win_IN_M_real_address1;
wire    mult_window_U0_win_IN_M_real_ce1;
wire    mult_window_U0_win_IN_M_real_we1;
wire   [31:0] mult_window_U0_win_IN_M_real_d1;
wire   [7:0] mult_window_U0_win_IN_M_imag_address0;
wire    mult_window_U0_win_IN_M_imag_ce0;
wire    mult_window_U0_win_IN_M_imag_we0;
wire   [31:0] mult_window_U0_win_IN_M_imag_d0;
wire   [7:0] mult_window_U0_win_IN_M_imag_address1;
wire    mult_window_U0_win_IN_M_imag_ce1;
wire    mult_window_U0_win_IN_M_imag_we1;
wire   [31:0] mult_window_U0_win_IN_M_imag_d1;
wire    ap_channel_done_win_IN_M_imag;
wire    mult_window_U0_win_IN_M_imag_full_n;
reg    ap_sync_reg_channel_write_win_IN_M_imag;
wire    ap_sync_channel_write_win_IN_M_imag;
wire    ap_channel_done_win_IN_M_real;
wire    mult_window_U0_win_IN_M_real_full_n;
reg    ap_sync_reg_channel_write_win_IN_M_real;
wire    ap_sync_channel_write_win_IN_M_real;
wire    bitreverse_U0_ap_start;
wire    bitreverse_U0_ap_done;
wire    bitreverse_U0_ap_continue;
wire    bitreverse_U0_ap_idle;
wire    bitreverse_U0_ap_ready;
wire   [7:0] bitreverse_U0_win_IN_M_imag_address0;
wire    bitreverse_U0_win_IN_M_imag_ce0;
wire   [7:0] bitreverse_U0_win_IN_M_real_address0;
wire    bitreverse_U0_win_IN_M_real_ce0;
wire   [7:0] bitreverse_U0_data_OUT0_M_real_address0;
wire    bitreverse_U0_data_OUT0_M_real_ce0;
wire    bitreverse_U0_data_OUT0_M_real_we0;
wire   [31:0] bitreverse_U0_data_OUT0_M_real_d0;
wire   [7:0] bitreverse_U0_data_OUT0_M_imag_address0;
wire    bitreverse_U0_data_OUT0_M_imag_ce0;
wire    bitreverse_U0_data_OUT0_M_imag_we0;
wire   [31:0] bitreverse_U0_data_OUT0_M_imag_d0;
wire    ap_channel_done_data_OUT0_M_imag;
wire    bitreverse_U0_data_OUT0_M_imag_full_n;
reg    ap_sync_reg_channel_write_data_OUT0_M_imag;
wire    ap_sync_channel_write_data_OUT0_M_imag;
wire    ap_channel_done_data_OUT0_M_real;
wire    bitreverse_U0_data_OUT0_M_real_full_n;
reg    ap_sync_reg_channel_write_data_OUT0_M_real;
wire    ap_sync_channel_write_data_OUT0_M_real;
wire    FFT0121_U0_ap_start;
wire    FFT0121_U0_ap_done;
wire    FFT0121_U0_ap_continue;
wire    FFT0121_U0_ap_idle;
wire    FFT0121_U0_ap_ready;
wire   [7:0] FFT0121_U0_data_IN_M_real_address0;
wire    FFT0121_U0_data_IN_M_real_ce0;
wire   [7:0] FFT0121_U0_data_IN_M_real_address1;
wire    FFT0121_U0_data_IN_M_real_ce1;
wire   [7:0] FFT0121_U0_data_IN_M_imag_address0;
wire    FFT0121_U0_data_IN_M_imag_ce0;
wire   [7:0] FFT0121_U0_data_IN_M_imag_address1;
wire    FFT0121_U0_data_IN_M_imag_ce1;
wire   [7:0] FFT0121_U0_data_OUT1_M_imag_address0;
wire    FFT0121_U0_data_OUT1_M_imag_ce0;
wire    FFT0121_U0_data_OUT1_M_imag_we0;
wire   [31:0] FFT0121_U0_data_OUT1_M_imag_d0;
wire   [7:0] FFT0121_U0_data_OUT1_M_imag_address1;
wire    FFT0121_U0_data_OUT1_M_imag_ce1;
wire    FFT0121_U0_data_OUT1_M_imag_we1;
wire   [31:0] FFT0121_U0_data_OUT1_M_imag_d1;
wire   [7:0] FFT0121_U0_data_OUT1_M_real_address0;
wire    FFT0121_U0_data_OUT1_M_real_ce0;
wire    FFT0121_U0_data_OUT1_M_real_we0;
wire   [31:0] FFT0121_U0_data_OUT1_M_real_d0;
wire   [7:0] FFT0121_U0_data_OUT1_M_real_address1;
wire    FFT0121_U0_data_OUT1_M_real_ce1;
wire    FFT0121_U0_data_OUT1_M_real_we1;
wire   [31:0] FFT0121_U0_data_OUT1_M_real_d1;
wire    ap_channel_done_data_OUT1_M_real;
wire    FFT0121_U0_data_OUT1_M_real_full_n;
reg    ap_sync_reg_channel_write_data_OUT1_M_real;
wire    ap_sync_channel_write_data_OUT1_M_real;
wire    ap_channel_done_data_OUT1_M_imag;
wire    FFT0121_U0_data_OUT1_M_imag_full_n;
reg    ap_sync_reg_channel_write_data_OUT1_M_imag;
wire    ap_sync_channel_write_data_OUT1_M_imag;
wire    FFT0122_U0_ap_start;
wire    FFT0122_U0_ap_done;
wire    FFT0122_U0_ap_continue;
wire    FFT0122_U0_ap_idle;
wire    FFT0122_U0_ap_ready;
wire   [7:0] FFT0122_U0_data_OUT2_M_imag_address0;
wire    FFT0122_U0_data_OUT2_M_imag_ce0;
wire    FFT0122_U0_data_OUT2_M_imag_we0;
wire   [31:0] FFT0122_U0_data_OUT2_M_imag_d0;
wire   [7:0] FFT0122_U0_data_OUT2_M_imag_address1;
wire    FFT0122_U0_data_OUT2_M_imag_ce1;
wire    FFT0122_U0_data_OUT2_M_imag_we1;
wire   [31:0] FFT0122_U0_data_OUT2_M_imag_d1;
wire   [7:0] FFT0122_U0_data_OUT2_M_real_address0;
wire    FFT0122_U0_data_OUT2_M_real_ce0;
wire    FFT0122_U0_data_OUT2_M_real_we0;
wire   [31:0] FFT0122_U0_data_OUT2_M_real_d0;
wire   [7:0] FFT0122_U0_data_OUT2_M_real_address1;
wire    FFT0122_U0_data_OUT2_M_real_ce1;
wire    FFT0122_U0_data_OUT2_M_real_we1;
wire   [31:0] FFT0122_U0_data_OUT2_M_real_d1;
wire   [7:0] FFT0122_U0_data_OUT1_M_real_address0;
wire    FFT0122_U0_data_OUT1_M_real_ce0;
wire   [7:0] FFT0122_U0_data_OUT1_M_real_address1;
wire    FFT0122_U0_data_OUT1_M_real_ce1;
wire   [7:0] FFT0122_U0_data_OUT1_M_imag_address0;
wire    FFT0122_U0_data_OUT1_M_imag_ce0;
wire   [7:0] FFT0122_U0_data_OUT1_M_imag_address1;
wire    FFT0122_U0_data_OUT1_M_imag_ce1;
wire    ap_channel_done_data_OUT2_M_real;
wire    FFT0122_U0_data_OUT2_M_real_full_n;
reg    ap_sync_reg_channel_write_data_OUT2_M_real;
wire    ap_sync_channel_write_data_OUT2_M_real;
wire    ap_channel_done_data_OUT2_M_imag;
wire    FFT0122_U0_data_OUT2_M_imag_full_n;
reg    ap_sync_reg_channel_write_data_OUT2_M_imag;
wire    ap_sync_channel_write_data_OUT2_M_imag;
wire    FFT0123_U0_ap_start;
wire    FFT0123_U0_ap_done;
wire    FFT0123_U0_ap_continue;
wire    FFT0123_U0_ap_idle;
wire    FFT0123_U0_ap_ready;
wire   [7:0] FFT0123_U0_data_OUT3_M_imag_address0;
wire    FFT0123_U0_data_OUT3_M_imag_ce0;
wire    FFT0123_U0_data_OUT3_M_imag_we0;
wire   [31:0] FFT0123_U0_data_OUT3_M_imag_d0;
wire   [7:0] FFT0123_U0_data_OUT3_M_imag_address1;
wire    FFT0123_U0_data_OUT3_M_imag_ce1;
wire    FFT0123_U0_data_OUT3_M_imag_we1;
wire   [31:0] FFT0123_U0_data_OUT3_M_imag_d1;
wire   [7:0] FFT0123_U0_data_OUT3_M_real_address0;
wire    FFT0123_U0_data_OUT3_M_real_ce0;
wire    FFT0123_U0_data_OUT3_M_real_we0;
wire   [31:0] FFT0123_U0_data_OUT3_M_real_d0;
wire   [7:0] FFT0123_U0_data_OUT3_M_real_address1;
wire    FFT0123_U0_data_OUT3_M_real_ce1;
wire    FFT0123_U0_data_OUT3_M_real_we1;
wire   [31:0] FFT0123_U0_data_OUT3_M_real_d1;
wire   [7:0] FFT0123_U0_data_OUT2_M_real_address0;
wire    FFT0123_U0_data_OUT2_M_real_ce0;
wire   [7:0] FFT0123_U0_data_OUT2_M_real_address1;
wire    FFT0123_U0_data_OUT2_M_real_ce1;
wire   [7:0] FFT0123_U0_data_OUT2_M_imag_address0;
wire    FFT0123_U0_data_OUT2_M_imag_ce0;
wire   [7:0] FFT0123_U0_data_OUT2_M_imag_address1;
wire    FFT0123_U0_data_OUT2_M_imag_ce1;
wire    ap_channel_done_data_OUT3_M_real;
wire    FFT0123_U0_data_OUT3_M_real_full_n;
reg    ap_sync_reg_channel_write_data_OUT3_M_real;
wire    ap_sync_channel_write_data_OUT3_M_real;
wire    ap_channel_done_data_OUT3_M_imag;
wire    FFT0123_U0_data_OUT3_M_imag_full_n;
reg    ap_sync_reg_channel_write_data_OUT3_M_imag;
wire    ap_sync_channel_write_data_OUT3_M_imag;
wire    FFT0124_U0_ap_start;
wire    FFT0124_U0_ap_done;
wire    FFT0124_U0_ap_continue;
wire    FFT0124_U0_ap_idle;
wire    FFT0124_U0_ap_ready;
wire   [7:0] FFT0124_U0_data_OUT4_M_imag_address0;
wire    FFT0124_U0_data_OUT4_M_imag_ce0;
wire    FFT0124_U0_data_OUT4_M_imag_we0;
wire   [31:0] FFT0124_U0_data_OUT4_M_imag_d0;
wire   [7:0] FFT0124_U0_data_OUT4_M_imag_address1;
wire    FFT0124_U0_data_OUT4_M_imag_ce1;
wire    FFT0124_U0_data_OUT4_M_imag_we1;
wire   [31:0] FFT0124_U0_data_OUT4_M_imag_d1;
wire   [7:0] FFT0124_U0_data_OUT4_M_real_address0;
wire    FFT0124_U0_data_OUT4_M_real_ce0;
wire    FFT0124_U0_data_OUT4_M_real_we0;
wire   [31:0] FFT0124_U0_data_OUT4_M_real_d0;
wire   [7:0] FFT0124_U0_data_OUT4_M_real_address1;
wire    FFT0124_U0_data_OUT4_M_real_ce1;
wire    FFT0124_U0_data_OUT4_M_real_we1;
wire   [31:0] FFT0124_U0_data_OUT4_M_real_d1;
wire   [7:0] FFT0124_U0_data_OUT3_M_real_address0;
wire    FFT0124_U0_data_OUT3_M_real_ce0;
wire   [7:0] FFT0124_U0_data_OUT3_M_real_address1;
wire    FFT0124_U0_data_OUT3_M_real_ce1;
wire   [7:0] FFT0124_U0_data_OUT3_M_imag_address0;
wire    FFT0124_U0_data_OUT3_M_imag_ce0;
wire   [7:0] FFT0124_U0_data_OUT3_M_imag_address1;
wire    FFT0124_U0_data_OUT3_M_imag_ce1;
wire    ap_channel_done_data_OUT4_M_real;
wire    FFT0124_U0_data_OUT4_M_real_full_n;
reg    ap_sync_reg_channel_write_data_OUT4_M_real;
wire    ap_sync_channel_write_data_OUT4_M_real;
wire    ap_channel_done_data_OUT4_M_imag;
wire    FFT0124_U0_data_OUT4_M_imag_full_n;
reg    ap_sync_reg_channel_write_data_OUT4_M_imag;
wire    ap_sync_channel_write_data_OUT4_M_imag;
wire    FFT0125_U0_ap_start;
wire    FFT0125_U0_ap_done;
wire    FFT0125_U0_ap_continue;
wire    FFT0125_U0_ap_idle;
wire    FFT0125_U0_ap_ready;
wire   [7:0] FFT0125_U0_data_OUT5_M_imag_address0;
wire    FFT0125_U0_data_OUT5_M_imag_ce0;
wire    FFT0125_U0_data_OUT5_M_imag_we0;
wire   [31:0] FFT0125_U0_data_OUT5_M_imag_d0;
wire   [7:0] FFT0125_U0_data_OUT5_M_imag_address1;
wire    FFT0125_U0_data_OUT5_M_imag_ce1;
wire    FFT0125_U0_data_OUT5_M_imag_we1;
wire   [31:0] FFT0125_U0_data_OUT5_M_imag_d1;
wire   [7:0] FFT0125_U0_data_OUT5_M_real_address0;
wire    FFT0125_U0_data_OUT5_M_real_ce0;
wire    FFT0125_U0_data_OUT5_M_real_we0;
wire   [31:0] FFT0125_U0_data_OUT5_M_real_d0;
wire   [7:0] FFT0125_U0_data_OUT5_M_real_address1;
wire    FFT0125_U0_data_OUT5_M_real_ce1;
wire    FFT0125_U0_data_OUT5_M_real_we1;
wire   [31:0] FFT0125_U0_data_OUT5_M_real_d1;
wire   [7:0] FFT0125_U0_data_OUT4_M_real_address0;
wire    FFT0125_U0_data_OUT4_M_real_ce0;
wire   [7:0] FFT0125_U0_data_OUT4_M_real_address1;
wire    FFT0125_U0_data_OUT4_M_real_ce1;
wire   [7:0] FFT0125_U0_data_OUT4_M_imag_address0;
wire    FFT0125_U0_data_OUT4_M_imag_ce0;
wire   [7:0] FFT0125_U0_data_OUT4_M_imag_address1;
wire    FFT0125_U0_data_OUT4_M_imag_ce1;
wire    ap_channel_done_data_OUT5_M_real;
wire    FFT0125_U0_data_OUT5_M_real_full_n;
reg    ap_sync_reg_channel_write_data_OUT5_M_real;
wire    ap_sync_channel_write_data_OUT5_M_real;
wire    ap_channel_done_data_OUT5_M_imag;
wire    FFT0125_U0_data_OUT5_M_imag_full_n;
reg    ap_sync_reg_channel_write_data_OUT5_M_imag;
wire    ap_sync_channel_write_data_OUT5_M_imag;
wire    FFT0126_U0_ap_start;
wire    FFT0126_U0_ap_done;
wire    FFT0126_U0_ap_continue;
wire    FFT0126_U0_ap_idle;
wire    FFT0126_U0_ap_ready;
wire   [7:0] FFT0126_U0_data_OUT6_M_imag_address0;
wire    FFT0126_U0_data_OUT6_M_imag_ce0;
wire    FFT0126_U0_data_OUT6_M_imag_we0;
wire   [31:0] FFT0126_U0_data_OUT6_M_imag_d0;
wire   [7:0] FFT0126_U0_data_OUT6_M_imag_address1;
wire    FFT0126_U0_data_OUT6_M_imag_ce1;
wire    FFT0126_U0_data_OUT6_M_imag_we1;
wire   [31:0] FFT0126_U0_data_OUT6_M_imag_d1;
wire   [7:0] FFT0126_U0_data_OUT6_M_real_address0;
wire    FFT0126_U0_data_OUT6_M_real_ce0;
wire    FFT0126_U0_data_OUT6_M_real_we0;
wire   [31:0] FFT0126_U0_data_OUT6_M_real_d0;
wire   [7:0] FFT0126_U0_data_OUT6_M_real_address1;
wire    FFT0126_U0_data_OUT6_M_real_ce1;
wire    FFT0126_U0_data_OUT6_M_real_we1;
wire   [31:0] FFT0126_U0_data_OUT6_M_real_d1;
wire   [7:0] FFT0126_U0_data_OUT5_M_real_address0;
wire    FFT0126_U0_data_OUT5_M_real_ce0;
wire   [7:0] FFT0126_U0_data_OUT5_M_real_address1;
wire    FFT0126_U0_data_OUT5_M_real_ce1;
wire   [7:0] FFT0126_U0_data_OUT5_M_imag_address0;
wire    FFT0126_U0_data_OUT5_M_imag_ce0;
wire   [7:0] FFT0126_U0_data_OUT5_M_imag_address1;
wire    FFT0126_U0_data_OUT5_M_imag_ce1;
wire    ap_channel_done_data_OUT6_M_real;
wire    FFT0126_U0_data_OUT6_M_real_full_n;
reg    ap_sync_reg_channel_write_data_OUT6_M_real;
wire    ap_sync_channel_write_data_OUT6_M_real;
wire    ap_channel_done_data_OUT6_M_imag;
wire    FFT0126_U0_data_OUT6_M_imag_full_n;
reg    ap_sync_reg_channel_write_data_OUT6_M_imag;
wire    ap_sync_channel_write_data_OUT6_M_imag;
wire    FFT0127_U0_ap_start;
wire    FFT0127_U0_ap_done;
wire    FFT0127_U0_ap_continue;
wire    FFT0127_U0_ap_idle;
wire    FFT0127_U0_ap_ready;
wire   [7:0] FFT0127_U0_data_OUT7_M_imag_address0;
wire    FFT0127_U0_data_OUT7_M_imag_ce0;
wire    FFT0127_U0_data_OUT7_M_imag_we0;
wire   [31:0] FFT0127_U0_data_OUT7_M_imag_d0;
wire   [7:0] FFT0127_U0_data_OUT7_M_imag_address1;
wire    FFT0127_U0_data_OUT7_M_imag_ce1;
wire    FFT0127_U0_data_OUT7_M_imag_we1;
wire   [31:0] FFT0127_U0_data_OUT7_M_imag_d1;
wire   [7:0] FFT0127_U0_data_OUT7_M_real_address0;
wire    FFT0127_U0_data_OUT7_M_real_ce0;
wire    FFT0127_U0_data_OUT7_M_real_we0;
wire   [31:0] FFT0127_U0_data_OUT7_M_real_d0;
wire   [7:0] FFT0127_U0_data_OUT7_M_real_address1;
wire    FFT0127_U0_data_OUT7_M_real_ce1;
wire    FFT0127_U0_data_OUT7_M_real_we1;
wire   [31:0] FFT0127_U0_data_OUT7_M_real_d1;
wire   [7:0] FFT0127_U0_data_OUT6_M_real_address0;
wire    FFT0127_U0_data_OUT6_M_real_ce0;
wire   [7:0] FFT0127_U0_data_OUT6_M_real_address1;
wire    FFT0127_U0_data_OUT6_M_real_ce1;
wire   [7:0] FFT0127_U0_data_OUT6_M_imag_address0;
wire    FFT0127_U0_data_OUT6_M_imag_ce0;
wire   [7:0] FFT0127_U0_data_OUT6_M_imag_address1;
wire    FFT0127_U0_data_OUT6_M_imag_ce1;
wire    ap_channel_done_data_OUT7_M_real;
wire    FFT0127_U0_data_OUT7_M_real_full_n;
reg    ap_sync_reg_channel_write_data_OUT7_M_real;
wire    ap_sync_channel_write_data_OUT7_M_real;
wire    ap_channel_done_data_OUT7_M_imag;
wire    FFT0127_U0_data_OUT7_M_imag_full_n;
reg    ap_sync_reg_channel_write_data_OUT7_M_imag;
wire    ap_sync_channel_write_data_OUT7_M_imag;
wire    FFT0128_U0_ap_start;
wire    FFT0128_U0_ap_done;
wire    FFT0128_U0_ap_continue;
wire    FFT0128_U0_ap_idle;
wire    FFT0128_U0_ap_ready;
wire   [7:0] FFT0128_U0_data_OUT7_M_real_address0;
wire    FFT0128_U0_data_OUT7_M_real_ce0;
wire   [7:0] FFT0128_U0_data_OUT7_M_real_address1;
wire    FFT0128_U0_data_OUT7_M_real_ce1;
wire   [7:0] FFT0128_U0_data_OUT7_M_imag_address0;
wire    FFT0128_U0_data_OUT7_M_imag_ce0;
wire   [7:0] FFT0128_U0_data_OUT7_M_imag_address1;
wire    FFT0128_U0_data_OUT7_M_imag_ce1;
wire   [7:0] FFT0128_U0_data_OUT_FFT_M_real_address0;
wire    FFT0128_U0_data_OUT_FFT_M_real_ce0;
wire    FFT0128_U0_data_OUT_FFT_M_real_we0;
wire   [31:0] FFT0128_U0_data_OUT_FFT_M_real_d0;
wire   [7:0] FFT0128_U0_data_OUT_FFT_M_real_address1;
wire    FFT0128_U0_data_OUT_FFT_M_real_ce1;
wire    FFT0128_U0_data_OUT_FFT_M_real_we1;
wire   [31:0] FFT0128_U0_data_OUT_FFT_M_real_d1;
wire   [7:0] FFT0128_U0_data_OUT_FFT_M_imag_address0;
wire    FFT0128_U0_data_OUT_FFT_M_imag_ce0;
wire    FFT0128_U0_data_OUT_FFT_M_imag_we0;
wire   [31:0] FFT0128_U0_data_OUT_FFT_M_imag_d0;
wire   [7:0] FFT0128_U0_data_OUT_FFT_M_imag_address1;
wire    FFT0128_U0_data_OUT_FFT_M_imag_ce1;
wire    FFT0128_U0_data_OUT_FFT_M_imag_we1;
wire   [31:0] FFT0128_U0_data_OUT_FFT_M_imag_d1;
wire    ap_channel_done_data_OUT_FFT_M_imag;
wire    FFT0128_U0_data_OUT_FFT_M_imag_full_n;
reg    ap_sync_reg_channel_write_data_OUT_FFT_M_imag;
wire    ap_sync_channel_write_data_OUT_FFT_M_imag;
wire    ap_channel_done_data_OUT_FFT_M_real;
wire    FFT0128_U0_data_OUT_FFT_M_real_full_n;
reg    ap_sync_reg_channel_write_data_OUT_FFT_M_real;
wire    ap_sync_channel_write_data_OUT_FFT_M_real;
wire    Block_codeRepl11627_U0_ap_start;
wire    Block_codeRepl11627_U0_ap_done;
wire    Block_codeRepl11627_U0_ap_continue;
wire    Block_codeRepl11627_U0_ap_idle;
wire    Block_codeRepl11627_U0_ap_ready;
wire   [31:0] Block_codeRepl11627_U0_mag_OUT_TDATA;
wire    Block_codeRepl11627_U0_mag_OUT_TVALID;
wire   [31:0] Block_codeRepl11627_U0_data_OUT_M_real_TDATA;
wire    Block_codeRepl11627_U0_data_OUT_M_real_TVALID;
wire   [31:0] Block_codeRepl11627_U0_data_OUT_M_imag_TDATA;
wire    Block_codeRepl11627_U0_data_OUT_M_imag_TVALID;
wire   [7:0] Block_codeRepl11627_U0_data_OUT_FFT_M_imag_address0;
wire    Block_codeRepl11627_U0_data_OUT_FFT_M_imag_ce0;
wire   [7:0] Block_codeRepl11627_U0_data_OUT_FFT_M_real_address0;
wire    Block_codeRepl11627_U0_data_OUT_FFT_M_real_ce0;
wire    ap_sync_continue;
wire   [31:0] xin_M_imag_i_q0;
wire   [31:0] xin_M_imag_i_q1;
wire   [31:0] xin_M_imag_t_q0;
wire   [31:0] xin_M_imag_t_q1;
wire    xin_M_imag_i_full_n;
wire    xin_M_imag_t_empty_n;
wire   [31:0] xin_M_imag_t_d1;
wire    xin_M_imag_t_we1;
wire   [31:0] xin_M_real_i_q0;
wire   [31:0] xin_M_real_i_q1;
wire   [31:0] xin_M_real_t_q0;
wire   [31:0] xin_M_real_t_q1;
wire    xin_M_real_i_full_n;
wire    xin_M_real_t_empty_n;
wire   [31:0] xin_M_real_t_d1;
wire    xin_M_real_t_we1;
wire   [31:0] win_IN_M_real_i_q0;
wire   [31:0] win_IN_M_real_t_q0;
wire    win_IN_M_real_i_full_n;
wire    win_IN_M_real_t_empty_n;
wire   [31:0] win_IN_M_imag_i_q0;
wire   [31:0] win_IN_M_imag_t_q0;
wire    win_IN_M_imag_i_full_n;
wire    win_IN_M_imag_t_empty_n;
wire   [31:0] data_OUT0_M_real_i_q0;
wire   [31:0] data_OUT0_M_real_i_q1;
wire   [31:0] data_OUT0_M_real_t_q0;
wire   [31:0] data_OUT0_M_real_t_q1;
wire    data_OUT0_M_real_i_full_n;
wire    data_OUT0_M_real_t_empty_n;
wire   [31:0] data_OUT0_M_real_t_d1;
wire    data_OUT0_M_real_t_we1;
wire   [31:0] data_OUT0_M_imag_i_q0;
wire   [31:0] data_OUT0_M_imag_i_q1;
wire   [31:0] data_OUT0_M_imag_t_q0;
wire   [31:0] data_OUT0_M_imag_t_q1;
wire    data_OUT0_M_imag_i_full_n;
wire    data_OUT0_M_imag_t_empty_n;
wire   [31:0] data_OUT0_M_imag_t_d1;
wire    data_OUT0_M_imag_t_we1;
wire   [31:0] data_OUT1_M_imag_i_q0;
wire   [31:0] data_OUT1_M_imag_i_q1;
wire   [31:0] data_OUT1_M_imag_t_q0;
wire   [31:0] data_OUT1_M_imag_t_q1;
wire    data_OUT1_M_imag_i_full_n;
wire    data_OUT1_M_imag_t_empty_n;
wire   [31:0] data_OUT1_M_real_i_q0;
wire   [31:0] data_OUT1_M_real_i_q1;
wire   [31:0] data_OUT1_M_real_t_q0;
wire   [31:0] data_OUT1_M_real_t_q1;
wire    data_OUT1_M_real_i_full_n;
wire    data_OUT1_M_real_t_empty_n;
wire   [31:0] data_OUT2_M_imag_i_q0;
wire   [31:0] data_OUT2_M_imag_i_q1;
wire   [31:0] data_OUT2_M_imag_t_q0;
wire   [31:0] data_OUT2_M_imag_t_q1;
wire    data_OUT2_M_imag_i_full_n;
wire    data_OUT2_M_imag_t_empty_n;
wire   [31:0] data_OUT2_M_real_i_q0;
wire   [31:0] data_OUT2_M_real_i_q1;
wire   [31:0] data_OUT2_M_real_t_q0;
wire   [31:0] data_OUT2_M_real_t_q1;
wire    data_OUT2_M_real_i_full_n;
wire    data_OUT2_M_real_t_empty_n;
wire   [31:0] data_OUT3_M_imag_i_q0;
wire   [31:0] data_OUT3_M_imag_i_q1;
wire   [31:0] data_OUT3_M_imag_t_q0;
wire   [31:0] data_OUT3_M_imag_t_q1;
wire    data_OUT3_M_imag_i_full_n;
wire    data_OUT3_M_imag_t_empty_n;
wire   [31:0] data_OUT3_M_real_i_q0;
wire   [31:0] data_OUT3_M_real_i_q1;
wire   [31:0] data_OUT3_M_real_t_q0;
wire   [31:0] data_OUT3_M_real_t_q1;
wire    data_OUT3_M_real_i_full_n;
wire    data_OUT3_M_real_t_empty_n;
wire   [31:0] data_OUT4_M_imag_i_q0;
wire   [31:0] data_OUT4_M_imag_i_q1;
wire   [31:0] data_OUT4_M_imag_t_q0;
wire   [31:0] data_OUT4_M_imag_t_q1;
wire    data_OUT4_M_imag_i_full_n;
wire    data_OUT4_M_imag_t_empty_n;
wire   [31:0] data_OUT4_M_real_i_q0;
wire   [31:0] data_OUT4_M_real_i_q1;
wire   [31:0] data_OUT4_M_real_t_q0;
wire   [31:0] data_OUT4_M_real_t_q1;
wire    data_OUT4_M_real_i_full_n;
wire    data_OUT4_M_real_t_empty_n;
wire   [31:0] data_OUT5_M_imag_i_q0;
wire   [31:0] data_OUT5_M_imag_i_q1;
wire   [31:0] data_OUT5_M_imag_t_q0;
wire   [31:0] data_OUT5_M_imag_t_q1;
wire    data_OUT5_M_imag_i_full_n;
wire    data_OUT5_M_imag_t_empty_n;
wire   [31:0] data_OUT5_M_real_i_q0;
wire   [31:0] data_OUT5_M_real_i_q1;
wire   [31:0] data_OUT5_M_real_t_q0;
wire   [31:0] data_OUT5_M_real_t_q1;
wire    data_OUT5_M_real_i_full_n;
wire    data_OUT5_M_real_t_empty_n;
wire   [31:0] data_OUT6_M_imag_i_q0;
wire   [31:0] data_OUT6_M_imag_i_q1;
wire   [31:0] data_OUT6_M_imag_t_q0;
wire   [31:0] data_OUT6_M_imag_t_q1;
wire    data_OUT6_M_imag_i_full_n;
wire    data_OUT6_M_imag_t_empty_n;
wire   [31:0] data_OUT6_M_real_i_q0;
wire   [31:0] data_OUT6_M_real_i_q1;
wire   [31:0] data_OUT6_M_real_t_q0;
wire   [31:0] data_OUT6_M_real_t_q1;
wire    data_OUT6_M_real_i_full_n;
wire    data_OUT6_M_real_t_empty_n;
wire   [31:0] data_OUT7_M_imag_i_q0;
wire   [31:0] data_OUT7_M_imag_i_q1;
wire   [31:0] data_OUT7_M_imag_t_q0;
wire   [31:0] data_OUT7_M_imag_t_q1;
wire    data_OUT7_M_imag_i_full_n;
wire    data_OUT7_M_imag_t_empty_n;
wire   [31:0] data_OUT7_M_real_i_q0;
wire   [31:0] data_OUT7_M_real_i_q1;
wire   [31:0] data_OUT7_M_real_t_q0;
wire   [31:0] data_OUT7_M_real_t_q1;
wire    data_OUT7_M_real_i_full_n;
wire    data_OUT7_M_real_t_empty_n;
wire   [31:0] data_OUT_FFT_M_real_i_q0;
wire   [31:0] data_OUT_FFT_M_real_t_q0;
wire    data_OUT_FFT_M_real_i_full_n;
wire    data_OUT_FFT_M_real_t_empty_n;
wire   [31:0] data_OUT_FFT_M_imag_i_q0;
wire   [31:0] data_OUT_FFT_M_imag_t_q0;
wire    data_OUT_FFT_M_imag_i_full_n;
wire    data_OUT_FFT_M_imag_t_empty_n;
wire    win_mode_c1_full_n;
wire   [7:0] win_mode_c1_dout;
wire    win_mode_c1_empty_n;
wire    win_mode_c_full_n;
wire   [7:0] win_mode_c_dout;
wire    win_mode_c_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
reg    ap_sync_reg_FFT_entry3_U0_ap_ready;
wire    ap_sync_FFT_entry3_U0_ap_ready;
reg   [1:0] FFT_entry3_U0_ap_ready_count;
reg    ap_sync_reg_Block_codeRepl116_pr_U0_ap_ready;
wire    ap_sync_Block_codeRepl116_pr_U0_ap_ready;
reg   [1:0] Block_codeRepl116_pr_U0_ap_ready_count;
wire    FFT_entry3_U0_start_full_n;
wire    FFT_entry3_U0_start_write;
wire    Block_codeRepl116_pr_U0_start_full_n;
wire    Block_codeRepl116_pr_U0_start_write;
wire    mult_window_U0_start_full_n;
wire    mult_window_U0_start_write;
wire    bitreverse_U0_start_full_n;
wire    bitreverse_U0_start_write;
wire    FFT0121_U0_start_full_n;
wire    FFT0121_U0_start_write;
wire    FFT0122_U0_start_full_n;
wire    FFT0122_U0_start_write;
wire    FFT0123_U0_start_full_n;
wire    FFT0123_U0_start_write;
wire    FFT0124_U0_start_full_n;
wire    FFT0124_U0_start_write;
wire    FFT0125_U0_start_full_n;
wire    FFT0125_U0_start_write;
wire    FFT0126_U0_start_full_n;
wire    FFT0126_U0_start_write;
wire    FFT0127_U0_start_full_n;
wire    FFT0127_U0_start_write;
wire    FFT0128_U0_start_full_n;
wire    FFT0128_U0_start_write;
wire    Block_codeRepl11627_U0_start_full_n;
wire    Block_codeRepl11627_U0_start_write;

// power-on initialization
initial begin
#0 ap_sync_reg_channel_write_xin_M_real = 1'b0;
#0 ap_sync_reg_channel_write_xin_M_imag = 1'b0;
#0 ap_sync_reg_channel_write_win_IN_M_imag = 1'b0;
#0 ap_sync_reg_channel_write_win_IN_M_real = 1'b0;
#0 ap_sync_reg_channel_write_data_OUT0_M_imag = 1'b0;
#0 ap_sync_reg_channel_write_data_OUT0_M_real = 1'b0;
#0 ap_sync_reg_channel_write_data_OUT1_M_real = 1'b0;
#0 ap_sync_reg_channel_write_data_OUT1_M_imag = 1'b0;
#0 ap_sync_reg_channel_write_data_OUT2_M_real = 1'b0;
#0 ap_sync_reg_channel_write_data_OUT2_M_imag = 1'b0;
#0 ap_sync_reg_channel_write_data_OUT3_M_real = 1'b0;
#0 ap_sync_reg_channel_write_data_OUT3_M_imag = 1'b0;
#0 ap_sync_reg_channel_write_data_OUT4_M_real = 1'b0;
#0 ap_sync_reg_channel_write_data_OUT4_M_imag = 1'b0;
#0 ap_sync_reg_channel_write_data_OUT5_M_real = 1'b0;
#0 ap_sync_reg_channel_write_data_OUT5_M_imag = 1'b0;
#0 ap_sync_reg_channel_write_data_OUT6_M_real = 1'b0;
#0 ap_sync_reg_channel_write_data_OUT6_M_imag = 1'b0;
#0 ap_sync_reg_channel_write_data_OUT7_M_real = 1'b0;
#0 ap_sync_reg_channel_write_data_OUT7_M_imag = 1'b0;
#0 ap_sync_reg_channel_write_data_OUT_FFT_M_imag = 1'b0;
#0 ap_sync_reg_channel_write_data_OUT_FFT_M_real = 1'b0;
#0 ap_sync_reg_FFT_entry3_U0_ap_ready = 1'b0;
#0 FFT_entry3_U0_ap_ready_count = 2'd0;
#0 ap_sync_reg_Block_codeRepl116_pr_U0_ap_ready = 1'b0;
#0 Block_codeRepl116_pr_U0_ap_ready_count = 2'd0;
end

FFT_AXILiteS_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_AXILITES_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_AXILITES_DATA_WIDTH ))
FFT_AXILiteS_s_axi_U(
    .AWVALID(s_axi_AXILiteS_AWVALID),
    .AWREADY(s_axi_AXILiteS_AWREADY),
    .AWADDR(s_axi_AXILiteS_AWADDR),
    .WVALID(s_axi_AXILiteS_WVALID),
    .WREADY(s_axi_AXILiteS_WREADY),
    .WDATA(s_axi_AXILiteS_WDATA),
    .WSTRB(s_axi_AXILiteS_WSTRB),
    .ARVALID(s_axi_AXILiteS_ARVALID),
    .ARREADY(s_axi_AXILiteS_ARREADY),
    .ARADDR(s_axi_AXILiteS_ARADDR),
    .RVALID(s_axi_AXILiteS_RVALID),
    .RREADY(s_axi_AXILiteS_RREADY),
    .RDATA(s_axi_AXILiteS_RDATA),
    .RRESP(s_axi_AXILiteS_RRESP),
    .BVALID(s_axi_AXILiteS_BVALID),
    .BREADY(s_axi_AXILiteS_BREADY),
    .BRESP(s_axi_AXILiteS_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .win_mode(win_mode)
);

FFT_entry3 FFT_entry3_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(FFT_entry3_U0_ap_start),
    .ap_done(FFT_entry3_U0_ap_done),
    .ap_continue(FFT_entry3_U0_ap_continue),
    .ap_idle(FFT_entry3_U0_ap_idle),
    .ap_ready(FFT_entry3_U0_ap_ready),
    .win_mode(win_mode),
    .win_mode_out_din(FFT_entry3_U0_win_mode_out_din),
    .win_mode_out_full_n(win_mode_c1_full_n),
    .win_mode_out_write(FFT_entry3_U0_win_mode_out_write)
);

Block_codeRepl116_pr Block_codeRepl116_pr_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Block_codeRepl116_pr_U0_ap_start),
    .ap_done(Block_codeRepl116_pr_U0_ap_done),
    .ap_continue(Block_codeRepl116_pr_U0_ap_continue),
    .ap_idle(Block_codeRepl116_pr_U0_ap_idle),
    .ap_ready(Block_codeRepl116_pr_U0_ap_ready),
    .data_IN_M_real_TDATA(data_IN_M_real_TDATA),
    .data_IN_M_real_TVALID(data_IN_M_real_TVALID),
    .data_IN_M_real_TREADY(Block_codeRepl116_pr_U0_data_IN_M_real_TREADY),
    .data_IN_M_imag_TDATA(data_IN_M_imag_TDATA),
    .data_IN_M_imag_TVALID(data_IN_M_imag_TVALID),
    .data_IN_M_imag_TREADY(Block_codeRepl116_pr_U0_data_IN_M_imag_TREADY),
    .xin_M_imag_address0(Block_codeRepl116_pr_U0_xin_M_imag_address0),
    .xin_M_imag_ce0(Block_codeRepl116_pr_U0_xin_M_imag_ce0),
    .xin_M_imag_we0(Block_codeRepl116_pr_U0_xin_M_imag_we0),
    .xin_M_imag_d0(Block_codeRepl116_pr_U0_xin_M_imag_d0),
    .xin_M_real_address0(Block_codeRepl116_pr_U0_xin_M_real_address0),
    .xin_M_real_ce0(Block_codeRepl116_pr_U0_xin_M_real_ce0),
    .xin_M_real_we0(Block_codeRepl116_pr_U0_xin_M_real_we0),
    .xin_M_real_d0(Block_codeRepl116_pr_U0_xin_M_real_d0),
    .win_mode_dout(win_mode_c1_dout),
    .win_mode_empty_n(win_mode_c1_empty_n),
    .win_mode_read(Block_codeRepl116_pr_U0_win_mode_read),
    .win_mode_out_din(Block_codeRepl116_pr_U0_win_mode_out_din),
    .win_mode_out_full_n(win_mode_c_full_n),
    .win_mode_out_write(Block_codeRepl116_pr_U0_win_mode_out_write)
);

mult_window mult_window_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(mult_window_U0_ap_start),
    .ap_done(mult_window_U0_ap_done),
    .ap_continue(mult_window_U0_ap_continue),
    .ap_idle(mult_window_U0_ap_idle),
    .ap_ready(mult_window_U0_ap_ready),
    .win_mode_dout(win_mode_c_dout),
    .win_mode_empty_n(win_mode_c_empty_n),
    .win_mode_read(mult_window_U0_win_mode_read),
    .xin_M_real_address0(mult_window_U0_xin_M_real_address0),
    .xin_M_real_ce0(mult_window_U0_xin_M_real_ce0),
    .xin_M_real_q0(xin_M_real_t_q0),
    .xin_M_real_address1(mult_window_U0_xin_M_real_address1),
    .xin_M_real_ce1(mult_window_U0_xin_M_real_ce1),
    .xin_M_real_q1(xin_M_real_t_q1),
    .xin_M_imag_address0(mult_window_U0_xin_M_imag_address0),
    .xin_M_imag_ce0(mult_window_U0_xin_M_imag_ce0),
    .xin_M_imag_q0(xin_M_imag_t_q0),
    .xin_M_imag_address1(mult_window_U0_xin_M_imag_address1),
    .xin_M_imag_ce1(mult_window_U0_xin_M_imag_ce1),
    .xin_M_imag_q1(xin_M_imag_t_q1),
    .win_IN_M_real_address0(mult_window_U0_win_IN_M_real_address0),
    .win_IN_M_real_ce0(mult_window_U0_win_IN_M_real_ce0),
    .win_IN_M_real_we0(mult_window_U0_win_IN_M_real_we0),
    .win_IN_M_real_d0(mult_window_U0_win_IN_M_real_d0),
    .win_IN_M_real_address1(mult_window_U0_win_IN_M_real_address1),
    .win_IN_M_real_ce1(mult_window_U0_win_IN_M_real_ce1),
    .win_IN_M_real_we1(mult_window_U0_win_IN_M_real_we1),
    .win_IN_M_real_d1(mult_window_U0_win_IN_M_real_d1),
    .win_IN_M_imag_address0(mult_window_U0_win_IN_M_imag_address0),
    .win_IN_M_imag_ce0(mult_window_U0_win_IN_M_imag_ce0),
    .win_IN_M_imag_we0(mult_window_U0_win_IN_M_imag_we0),
    .win_IN_M_imag_d0(mult_window_U0_win_IN_M_imag_d0),
    .win_IN_M_imag_address1(mult_window_U0_win_IN_M_imag_address1),
    .win_IN_M_imag_ce1(mult_window_U0_win_IN_M_imag_ce1),
    .win_IN_M_imag_we1(mult_window_U0_win_IN_M_imag_we1),
    .win_IN_M_imag_d1(mult_window_U0_win_IN_M_imag_d1)
);

bitreverse bitreverse_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(bitreverse_U0_ap_start),
    .ap_done(bitreverse_U0_ap_done),
    .ap_continue(bitreverse_U0_ap_continue),
    .ap_idle(bitreverse_U0_ap_idle),
    .ap_ready(bitreverse_U0_ap_ready),
    .win_IN_M_imag_address0(bitreverse_U0_win_IN_M_imag_address0),
    .win_IN_M_imag_ce0(bitreverse_U0_win_IN_M_imag_ce0),
    .win_IN_M_imag_q0(win_IN_M_imag_t_q0),
    .win_IN_M_real_address0(bitreverse_U0_win_IN_M_real_address0),
    .win_IN_M_real_ce0(bitreverse_U0_win_IN_M_real_ce0),
    .win_IN_M_real_q0(win_IN_M_real_t_q0),
    .data_OUT0_M_real_address0(bitreverse_U0_data_OUT0_M_real_address0),
    .data_OUT0_M_real_ce0(bitreverse_U0_data_OUT0_M_real_ce0),
    .data_OUT0_M_real_we0(bitreverse_U0_data_OUT0_M_real_we0),
    .data_OUT0_M_real_d0(bitreverse_U0_data_OUT0_M_real_d0),
    .data_OUT0_M_imag_address0(bitreverse_U0_data_OUT0_M_imag_address0),
    .data_OUT0_M_imag_ce0(bitreverse_U0_data_OUT0_M_imag_ce0),
    .data_OUT0_M_imag_we0(bitreverse_U0_data_OUT0_M_imag_we0),
    .data_OUT0_M_imag_d0(bitreverse_U0_data_OUT0_M_imag_d0)
);

FFT0121 FFT0121_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(FFT0121_U0_ap_start),
    .ap_done(FFT0121_U0_ap_done),
    .ap_continue(FFT0121_U0_ap_continue),
    .ap_idle(FFT0121_U0_ap_idle),
    .ap_ready(FFT0121_U0_ap_ready),
    .data_IN_M_real_address0(FFT0121_U0_data_IN_M_real_address0),
    .data_IN_M_real_ce0(FFT0121_U0_data_IN_M_real_ce0),
    .data_IN_M_real_q0(data_OUT0_M_real_t_q0),
    .data_IN_M_real_address1(FFT0121_U0_data_IN_M_real_address1),
    .data_IN_M_real_ce1(FFT0121_U0_data_IN_M_real_ce1),
    .data_IN_M_real_q1(data_OUT0_M_real_t_q1),
    .data_IN_M_imag_address0(FFT0121_U0_data_IN_M_imag_address0),
    .data_IN_M_imag_ce0(FFT0121_U0_data_IN_M_imag_ce0),
    .data_IN_M_imag_q0(data_OUT0_M_imag_t_q0),
    .data_IN_M_imag_address1(FFT0121_U0_data_IN_M_imag_address1),
    .data_IN_M_imag_ce1(FFT0121_U0_data_IN_M_imag_ce1),
    .data_IN_M_imag_q1(data_OUT0_M_imag_t_q1),
    .data_OUT1_M_imag_address0(FFT0121_U0_data_OUT1_M_imag_address0),
    .data_OUT1_M_imag_ce0(FFT0121_U0_data_OUT1_M_imag_ce0),
    .data_OUT1_M_imag_we0(FFT0121_U0_data_OUT1_M_imag_we0),
    .data_OUT1_M_imag_d0(FFT0121_U0_data_OUT1_M_imag_d0),
    .data_OUT1_M_imag_address1(FFT0121_U0_data_OUT1_M_imag_address1),
    .data_OUT1_M_imag_ce1(FFT0121_U0_data_OUT1_M_imag_ce1),
    .data_OUT1_M_imag_we1(FFT0121_U0_data_OUT1_M_imag_we1),
    .data_OUT1_M_imag_d1(FFT0121_U0_data_OUT1_M_imag_d1),
    .data_OUT1_M_real_address0(FFT0121_U0_data_OUT1_M_real_address0),
    .data_OUT1_M_real_ce0(FFT0121_U0_data_OUT1_M_real_ce0),
    .data_OUT1_M_real_we0(FFT0121_U0_data_OUT1_M_real_we0),
    .data_OUT1_M_real_d0(FFT0121_U0_data_OUT1_M_real_d0),
    .data_OUT1_M_real_address1(FFT0121_U0_data_OUT1_M_real_address1),
    .data_OUT1_M_real_ce1(FFT0121_U0_data_OUT1_M_real_ce1),
    .data_OUT1_M_real_we1(FFT0121_U0_data_OUT1_M_real_we1),
    .data_OUT1_M_real_d1(FFT0121_U0_data_OUT1_M_real_d1)
);

FFT0122 FFT0122_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(FFT0122_U0_ap_start),
    .ap_done(FFT0122_U0_ap_done),
    .ap_continue(FFT0122_U0_ap_continue),
    .ap_idle(FFT0122_U0_ap_idle),
    .ap_ready(FFT0122_U0_ap_ready),
    .data_OUT2_M_imag_address0(FFT0122_U0_data_OUT2_M_imag_address0),
    .data_OUT2_M_imag_ce0(FFT0122_U0_data_OUT2_M_imag_ce0),
    .data_OUT2_M_imag_we0(FFT0122_U0_data_OUT2_M_imag_we0),
    .data_OUT2_M_imag_d0(FFT0122_U0_data_OUT2_M_imag_d0),
    .data_OUT2_M_imag_address1(FFT0122_U0_data_OUT2_M_imag_address1),
    .data_OUT2_M_imag_ce1(FFT0122_U0_data_OUT2_M_imag_ce1),
    .data_OUT2_M_imag_we1(FFT0122_U0_data_OUT2_M_imag_we1),
    .data_OUT2_M_imag_d1(FFT0122_U0_data_OUT2_M_imag_d1),
    .data_OUT2_M_real_address0(FFT0122_U0_data_OUT2_M_real_address0),
    .data_OUT2_M_real_ce0(FFT0122_U0_data_OUT2_M_real_ce0),
    .data_OUT2_M_real_we0(FFT0122_U0_data_OUT2_M_real_we0),
    .data_OUT2_M_real_d0(FFT0122_U0_data_OUT2_M_real_d0),
    .data_OUT2_M_real_address1(FFT0122_U0_data_OUT2_M_real_address1),
    .data_OUT2_M_real_ce1(FFT0122_U0_data_OUT2_M_real_ce1),
    .data_OUT2_M_real_we1(FFT0122_U0_data_OUT2_M_real_we1),
    .data_OUT2_M_real_d1(FFT0122_U0_data_OUT2_M_real_d1),
    .data_OUT1_M_real_address0(FFT0122_U0_data_OUT1_M_real_address0),
    .data_OUT1_M_real_ce0(FFT0122_U0_data_OUT1_M_real_ce0),
    .data_OUT1_M_real_q0(data_OUT1_M_real_t_q0),
    .data_OUT1_M_real_address1(FFT0122_U0_data_OUT1_M_real_address1),
    .data_OUT1_M_real_ce1(FFT0122_U0_data_OUT1_M_real_ce1),
    .data_OUT1_M_real_q1(data_OUT1_M_real_t_q1),
    .data_OUT1_M_imag_address0(FFT0122_U0_data_OUT1_M_imag_address0),
    .data_OUT1_M_imag_ce0(FFT0122_U0_data_OUT1_M_imag_ce0),
    .data_OUT1_M_imag_q0(data_OUT1_M_imag_t_q0),
    .data_OUT1_M_imag_address1(FFT0122_U0_data_OUT1_M_imag_address1),
    .data_OUT1_M_imag_ce1(FFT0122_U0_data_OUT1_M_imag_ce1),
    .data_OUT1_M_imag_q1(data_OUT1_M_imag_t_q1)
);

FFT0123 FFT0123_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(FFT0123_U0_ap_start),
    .ap_done(FFT0123_U0_ap_done),
    .ap_continue(FFT0123_U0_ap_continue),
    .ap_idle(FFT0123_U0_ap_idle),
    .ap_ready(FFT0123_U0_ap_ready),
    .data_OUT3_M_imag_address0(FFT0123_U0_data_OUT3_M_imag_address0),
    .data_OUT3_M_imag_ce0(FFT0123_U0_data_OUT3_M_imag_ce0),
    .data_OUT3_M_imag_we0(FFT0123_U0_data_OUT3_M_imag_we0),
    .data_OUT3_M_imag_d0(FFT0123_U0_data_OUT3_M_imag_d0),
    .data_OUT3_M_imag_address1(FFT0123_U0_data_OUT3_M_imag_address1),
    .data_OUT3_M_imag_ce1(FFT0123_U0_data_OUT3_M_imag_ce1),
    .data_OUT3_M_imag_we1(FFT0123_U0_data_OUT3_M_imag_we1),
    .data_OUT3_M_imag_d1(FFT0123_U0_data_OUT3_M_imag_d1),
    .data_OUT3_M_real_address0(FFT0123_U0_data_OUT3_M_real_address0),
    .data_OUT3_M_real_ce0(FFT0123_U0_data_OUT3_M_real_ce0),
    .data_OUT3_M_real_we0(FFT0123_U0_data_OUT3_M_real_we0),
    .data_OUT3_M_real_d0(FFT0123_U0_data_OUT3_M_real_d0),
    .data_OUT3_M_real_address1(FFT0123_U0_data_OUT3_M_real_address1),
    .data_OUT3_M_real_ce1(FFT0123_U0_data_OUT3_M_real_ce1),
    .data_OUT3_M_real_we1(FFT0123_U0_data_OUT3_M_real_we1),
    .data_OUT3_M_real_d1(FFT0123_U0_data_OUT3_M_real_d1),
    .data_OUT2_M_real_address0(FFT0123_U0_data_OUT2_M_real_address0),
    .data_OUT2_M_real_ce0(FFT0123_U0_data_OUT2_M_real_ce0),
    .data_OUT2_M_real_q0(data_OUT2_M_real_t_q0),
    .data_OUT2_M_real_address1(FFT0123_U0_data_OUT2_M_real_address1),
    .data_OUT2_M_real_ce1(FFT0123_U0_data_OUT2_M_real_ce1),
    .data_OUT2_M_real_q1(data_OUT2_M_real_t_q1),
    .data_OUT2_M_imag_address0(FFT0123_U0_data_OUT2_M_imag_address0),
    .data_OUT2_M_imag_ce0(FFT0123_U0_data_OUT2_M_imag_ce0),
    .data_OUT2_M_imag_q0(data_OUT2_M_imag_t_q0),
    .data_OUT2_M_imag_address1(FFT0123_U0_data_OUT2_M_imag_address1),
    .data_OUT2_M_imag_ce1(FFT0123_U0_data_OUT2_M_imag_ce1),
    .data_OUT2_M_imag_q1(data_OUT2_M_imag_t_q1)
);

FFT0124 FFT0124_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(FFT0124_U0_ap_start),
    .ap_done(FFT0124_U0_ap_done),
    .ap_continue(FFT0124_U0_ap_continue),
    .ap_idle(FFT0124_U0_ap_idle),
    .ap_ready(FFT0124_U0_ap_ready),
    .data_OUT4_M_imag_address0(FFT0124_U0_data_OUT4_M_imag_address0),
    .data_OUT4_M_imag_ce0(FFT0124_U0_data_OUT4_M_imag_ce0),
    .data_OUT4_M_imag_we0(FFT0124_U0_data_OUT4_M_imag_we0),
    .data_OUT4_M_imag_d0(FFT0124_U0_data_OUT4_M_imag_d0),
    .data_OUT4_M_imag_address1(FFT0124_U0_data_OUT4_M_imag_address1),
    .data_OUT4_M_imag_ce1(FFT0124_U0_data_OUT4_M_imag_ce1),
    .data_OUT4_M_imag_we1(FFT0124_U0_data_OUT4_M_imag_we1),
    .data_OUT4_M_imag_d1(FFT0124_U0_data_OUT4_M_imag_d1),
    .data_OUT4_M_real_address0(FFT0124_U0_data_OUT4_M_real_address0),
    .data_OUT4_M_real_ce0(FFT0124_U0_data_OUT4_M_real_ce0),
    .data_OUT4_M_real_we0(FFT0124_U0_data_OUT4_M_real_we0),
    .data_OUT4_M_real_d0(FFT0124_U0_data_OUT4_M_real_d0),
    .data_OUT4_M_real_address1(FFT0124_U0_data_OUT4_M_real_address1),
    .data_OUT4_M_real_ce1(FFT0124_U0_data_OUT4_M_real_ce1),
    .data_OUT4_M_real_we1(FFT0124_U0_data_OUT4_M_real_we1),
    .data_OUT4_M_real_d1(FFT0124_U0_data_OUT4_M_real_d1),
    .data_OUT3_M_real_address0(FFT0124_U0_data_OUT3_M_real_address0),
    .data_OUT3_M_real_ce0(FFT0124_U0_data_OUT3_M_real_ce0),
    .data_OUT3_M_real_q0(data_OUT3_M_real_t_q0),
    .data_OUT3_M_real_address1(FFT0124_U0_data_OUT3_M_real_address1),
    .data_OUT3_M_real_ce1(FFT0124_U0_data_OUT3_M_real_ce1),
    .data_OUT3_M_real_q1(data_OUT3_M_real_t_q1),
    .data_OUT3_M_imag_address0(FFT0124_U0_data_OUT3_M_imag_address0),
    .data_OUT3_M_imag_ce0(FFT0124_U0_data_OUT3_M_imag_ce0),
    .data_OUT3_M_imag_q0(data_OUT3_M_imag_t_q0),
    .data_OUT3_M_imag_address1(FFT0124_U0_data_OUT3_M_imag_address1),
    .data_OUT3_M_imag_ce1(FFT0124_U0_data_OUT3_M_imag_ce1),
    .data_OUT3_M_imag_q1(data_OUT3_M_imag_t_q1)
);

FFT0125 FFT0125_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(FFT0125_U0_ap_start),
    .ap_done(FFT0125_U0_ap_done),
    .ap_continue(FFT0125_U0_ap_continue),
    .ap_idle(FFT0125_U0_ap_idle),
    .ap_ready(FFT0125_U0_ap_ready),
    .data_OUT5_M_imag_address0(FFT0125_U0_data_OUT5_M_imag_address0),
    .data_OUT5_M_imag_ce0(FFT0125_U0_data_OUT5_M_imag_ce0),
    .data_OUT5_M_imag_we0(FFT0125_U0_data_OUT5_M_imag_we0),
    .data_OUT5_M_imag_d0(FFT0125_U0_data_OUT5_M_imag_d0),
    .data_OUT5_M_imag_address1(FFT0125_U0_data_OUT5_M_imag_address1),
    .data_OUT5_M_imag_ce1(FFT0125_U0_data_OUT5_M_imag_ce1),
    .data_OUT5_M_imag_we1(FFT0125_U0_data_OUT5_M_imag_we1),
    .data_OUT5_M_imag_d1(FFT0125_U0_data_OUT5_M_imag_d1),
    .data_OUT5_M_real_address0(FFT0125_U0_data_OUT5_M_real_address0),
    .data_OUT5_M_real_ce0(FFT0125_U0_data_OUT5_M_real_ce0),
    .data_OUT5_M_real_we0(FFT0125_U0_data_OUT5_M_real_we0),
    .data_OUT5_M_real_d0(FFT0125_U0_data_OUT5_M_real_d0),
    .data_OUT5_M_real_address1(FFT0125_U0_data_OUT5_M_real_address1),
    .data_OUT5_M_real_ce1(FFT0125_U0_data_OUT5_M_real_ce1),
    .data_OUT5_M_real_we1(FFT0125_U0_data_OUT5_M_real_we1),
    .data_OUT5_M_real_d1(FFT0125_U0_data_OUT5_M_real_d1),
    .data_OUT4_M_real_address0(FFT0125_U0_data_OUT4_M_real_address0),
    .data_OUT4_M_real_ce0(FFT0125_U0_data_OUT4_M_real_ce0),
    .data_OUT4_M_real_q0(data_OUT4_M_real_t_q0),
    .data_OUT4_M_real_address1(FFT0125_U0_data_OUT4_M_real_address1),
    .data_OUT4_M_real_ce1(FFT0125_U0_data_OUT4_M_real_ce1),
    .data_OUT4_M_real_q1(data_OUT4_M_real_t_q1),
    .data_OUT4_M_imag_address0(FFT0125_U0_data_OUT4_M_imag_address0),
    .data_OUT4_M_imag_ce0(FFT0125_U0_data_OUT4_M_imag_ce0),
    .data_OUT4_M_imag_q0(data_OUT4_M_imag_t_q0),
    .data_OUT4_M_imag_address1(FFT0125_U0_data_OUT4_M_imag_address1),
    .data_OUT4_M_imag_ce1(FFT0125_U0_data_OUT4_M_imag_ce1),
    .data_OUT4_M_imag_q1(data_OUT4_M_imag_t_q1)
);

FFT0126 FFT0126_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(FFT0126_U0_ap_start),
    .ap_done(FFT0126_U0_ap_done),
    .ap_continue(FFT0126_U0_ap_continue),
    .ap_idle(FFT0126_U0_ap_idle),
    .ap_ready(FFT0126_U0_ap_ready),
    .data_OUT6_M_imag_address0(FFT0126_U0_data_OUT6_M_imag_address0),
    .data_OUT6_M_imag_ce0(FFT0126_U0_data_OUT6_M_imag_ce0),
    .data_OUT6_M_imag_we0(FFT0126_U0_data_OUT6_M_imag_we0),
    .data_OUT6_M_imag_d0(FFT0126_U0_data_OUT6_M_imag_d0),
    .data_OUT6_M_imag_address1(FFT0126_U0_data_OUT6_M_imag_address1),
    .data_OUT6_M_imag_ce1(FFT0126_U0_data_OUT6_M_imag_ce1),
    .data_OUT6_M_imag_we1(FFT0126_U0_data_OUT6_M_imag_we1),
    .data_OUT6_M_imag_d1(FFT0126_U0_data_OUT6_M_imag_d1),
    .data_OUT6_M_real_address0(FFT0126_U0_data_OUT6_M_real_address0),
    .data_OUT6_M_real_ce0(FFT0126_U0_data_OUT6_M_real_ce0),
    .data_OUT6_M_real_we0(FFT0126_U0_data_OUT6_M_real_we0),
    .data_OUT6_M_real_d0(FFT0126_U0_data_OUT6_M_real_d0),
    .data_OUT6_M_real_address1(FFT0126_U0_data_OUT6_M_real_address1),
    .data_OUT6_M_real_ce1(FFT0126_U0_data_OUT6_M_real_ce1),
    .data_OUT6_M_real_we1(FFT0126_U0_data_OUT6_M_real_we1),
    .data_OUT6_M_real_d1(FFT0126_U0_data_OUT6_M_real_d1),
    .data_OUT5_M_real_address0(FFT0126_U0_data_OUT5_M_real_address0),
    .data_OUT5_M_real_ce0(FFT0126_U0_data_OUT5_M_real_ce0),
    .data_OUT5_M_real_q0(data_OUT5_M_real_t_q0),
    .data_OUT5_M_real_address1(FFT0126_U0_data_OUT5_M_real_address1),
    .data_OUT5_M_real_ce1(FFT0126_U0_data_OUT5_M_real_ce1),
    .data_OUT5_M_real_q1(data_OUT5_M_real_t_q1),
    .data_OUT5_M_imag_address0(FFT0126_U0_data_OUT5_M_imag_address0),
    .data_OUT5_M_imag_ce0(FFT0126_U0_data_OUT5_M_imag_ce0),
    .data_OUT5_M_imag_q0(data_OUT5_M_imag_t_q0),
    .data_OUT5_M_imag_address1(FFT0126_U0_data_OUT5_M_imag_address1),
    .data_OUT5_M_imag_ce1(FFT0126_U0_data_OUT5_M_imag_ce1),
    .data_OUT5_M_imag_q1(data_OUT5_M_imag_t_q1)
);

FFT0127 FFT0127_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(FFT0127_U0_ap_start),
    .ap_done(FFT0127_U0_ap_done),
    .ap_continue(FFT0127_U0_ap_continue),
    .ap_idle(FFT0127_U0_ap_idle),
    .ap_ready(FFT0127_U0_ap_ready),
    .data_OUT7_M_imag_address0(FFT0127_U0_data_OUT7_M_imag_address0),
    .data_OUT7_M_imag_ce0(FFT0127_U0_data_OUT7_M_imag_ce0),
    .data_OUT7_M_imag_we0(FFT0127_U0_data_OUT7_M_imag_we0),
    .data_OUT7_M_imag_d0(FFT0127_U0_data_OUT7_M_imag_d0),
    .data_OUT7_M_imag_address1(FFT0127_U0_data_OUT7_M_imag_address1),
    .data_OUT7_M_imag_ce1(FFT0127_U0_data_OUT7_M_imag_ce1),
    .data_OUT7_M_imag_we1(FFT0127_U0_data_OUT7_M_imag_we1),
    .data_OUT7_M_imag_d1(FFT0127_U0_data_OUT7_M_imag_d1),
    .data_OUT7_M_real_address0(FFT0127_U0_data_OUT7_M_real_address0),
    .data_OUT7_M_real_ce0(FFT0127_U0_data_OUT7_M_real_ce0),
    .data_OUT7_M_real_we0(FFT0127_U0_data_OUT7_M_real_we0),
    .data_OUT7_M_real_d0(FFT0127_U0_data_OUT7_M_real_d0),
    .data_OUT7_M_real_address1(FFT0127_U0_data_OUT7_M_real_address1),
    .data_OUT7_M_real_ce1(FFT0127_U0_data_OUT7_M_real_ce1),
    .data_OUT7_M_real_we1(FFT0127_U0_data_OUT7_M_real_we1),
    .data_OUT7_M_real_d1(FFT0127_U0_data_OUT7_M_real_d1),
    .data_OUT6_M_real_address0(FFT0127_U0_data_OUT6_M_real_address0),
    .data_OUT6_M_real_ce0(FFT0127_U0_data_OUT6_M_real_ce0),
    .data_OUT6_M_real_q0(data_OUT6_M_real_t_q0),
    .data_OUT6_M_real_address1(FFT0127_U0_data_OUT6_M_real_address1),
    .data_OUT6_M_real_ce1(FFT0127_U0_data_OUT6_M_real_ce1),
    .data_OUT6_M_real_q1(data_OUT6_M_real_t_q1),
    .data_OUT6_M_imag_address0(FFT0127_U0_data_OUT6_M_imag_address0),
    .data_OUT6_M_imag_ce0(FFT0127_U0_data_OUT6_M_imag_ce0),
    .data_OUT6_M_imag_q0(data_OUT6_M_imag_t_q0),
    .data_OUT6_M_imag_address1(FFT0127_U0_data_OUT6_M_imag_address1),
    .data_OUT6_M_imag_ce1(FFT0127_U0_data_OUT6_M_imag_ce1),
    .data_OUT6_M_imag_q1(data_OUT6_M_imag_t_q1)
);

FFT0128 FFT0128_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(FFT0128_U0_ap_start),
    .ap_done(FFT0128_U0_ap_done),
    .ap_continue(FFT0128_U0_ap_continue),
    .ap_idle(FFT0128_U0_ap_idle),
    .ap_ready(FFT0128_U0_ap_ready),
    .data_OUT7_M_real_address0(FFT0128_U0_data_OUT7_M_real_address0),
    .data_OUT7_M_real_ce0(FFT0128_U0_data_OUT7_M_real_ce0),
    .data_OUT7_M_real_q0(data_OUT7_M_real_t_q0),
    .data_OUT7_M_real_address1(FFT0128_U0_data_OUT7_M_real_address1),
    .data_OUT7_M_real_ce1(FFT0128_U0_data_OUT7_M_real_ce1),
    .data_OUT7_M_real_q1(data_OUT7_M_real_t_q1),
    .data_OUT7_M_imag_address0(FFT0128_U0_data_OUT7_M_imag_address0),
    .data_OUT7_M_imag_ce0(FFT0128_U0_data_OUT7_M_imag_ce0),
    .data_OUT7_M_imag_q0(data_OUT7_M_imag_t_q0),
    .data_OUT7_M_imag_address1(FFT0128_U0_data_OUT7_M_imag_address1),
    .data_OUT7_M_imag_ce1(FFT0128_U0_data_OUT7_M_imag_ce1),
    .data_OUT7_M_imag_q1(data_OUT7_M_imag_t_q1),
    .data_OUT_FFT_M_real_address0(FFT0128_U0_data_OUT_FFT_M_real_address0),
    .data_OUT_FFT_M_real_ce0(FFT0128_U0_data_OUT_FFT_M_real_ce0),
    .data_OUT_FFT_M_real_we0(FFT0128_U0_data_OUT_FFT_M_real_we0),
    .data_OUT_FFT_M_real_d0(FFT0128_U0_data_OUT_FFT_M_real_d0),
    .data_OUT_FFT_M_real_address1(FFT0128_U0_data_OUT_FFT_M_real_address1),
    .data_OUT_FFT_M_real_ce1(FFT0128_U0_data_OUT_FFT_M_real_ce1),
    .data_OUT_FFT_M_real_we1(FFT0128_U0_data_OUT_FFT_M_real_we1),
    .data_OUT_FFT_M_real_d1(FFT0128_U0_data_OUT_FFT_M_real_d1),
    .data_OUT_FFT_M_imag_address0(FFT0128_U0_data_OUT_FFT_M_imag_address0),
    .data_OUT_FFT_M_imag_ce0(FFT0128_U0_data_OUT_FFT_M_imag_ce0),
    .data_OUT_FFT_M_imag_we0(FFT0128_U0_data_OUT_FFT_M_imag_we0),
    .data_OUT_FFT_M_imag_d0(FFT0128_U0_data_OUT_FFT_M_imag_d0),
    .data_OUT_FFT_M_imag_address1(FFT0128_U0_data_OUT_FFT_M_imag_address1),
    .data_OUT_FFT_M_imag_ce1(FFT0128_U0_data_OUT_FFT_M_imag_ce1),
    .data_OUT_FFT_M_imag_we1(FFT0128_U0_data_OUT_FFT_M_imag_we1),
    .data_OUT_FFT_M_imag_d1(FFT0128_U0_data_OUT_FFT_M_imag_d1)
);

Block_codeRepl11627_s Block_codeRepl11627_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Block_codeRepl11627_U0_ap_start),
    .ap_done(Block_codeRepl11627_U0_ap_done),
    .ap_continue(Block_codeRepl11627_U0_ap_continue),
    .ap_idle(Block_codeRepl11627_U0_ap_idle),
    .ap_ready(Block_codeRepl11627_U0_ap_ready),
    .mag_OUT_TDATA(Block_codeRepl11627_U0_mag_OUT_TDATA),
    .mag_OUT_TVALID(Block_codeRepl11627_U0_mag_OUT_TVALID),
    .mag_OUT_TREADY(mag_OUT_TREADY),
    .data_OUT_M_real_TDATA(Block_codeRepl11627_U0_data_OUT_M_real_TDATA),
    .data_OUT_M_real_TVALID(Block_codeRepl11627_U0_data_OUT_M_real_TVALID),
    .data_OUT_M_real_TREADY(data_OUT_M_real_TREADY),
    .data_OUT_M_imag_TDATA(Block_codeRepl11627_U0_data_OUT_M_imag_TDATA),
    .data_OUT_M_imag_TVALID(Block_codeRepl11627_U0_data_OUT_M_imag_TVALID),
    .data_OUT_M_imag_TREADY(data_OUT_M_imag_TREADY),
    .data_OUT_FFT_M_imag_address0(Block_codeRepl11627_U0_data_OUT_FFT_M_imag_address0),
    .data_OUT_FFT_M_imag_ce0(Block_codeRepl11627_U0_data_OUT_FFT_M_imag_ce0),
    .data_OUT_FFT_M_imag_q0(data_OUT_FFT_M_imag_t_q0),
    .data_OUT_FFT_M_real_address0(Block_codeRepl11627_U0_data_OUT_FFT_M_real_address0),
    .data_OUT_FFT_M_real_ce0(Block_codeRepl11627_U0_data_OUT_FFT_M_real_ce0),
    .data_OUT_FFT_M_real_q0(data_OUT_FFT_M_real_t_q0)
);

FFT_xin_M_imag #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
xin_M_imag_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(Block_codeRepl116_pr_U0_xin_M_imag_address0),
    .i_ce0(Block_codeRepl116_pr_U0_xin_M_imag_ce0),
    .i_we0(Block_codeRepl116_pr_U0_xin_M_imag_we0),
    .i_d0(Block_codeRepl116_pr_U0_xin_M_imag_d0),
    .i_q0(xin_M_imag_i_q0),
    .i_address1(8'd0),
    .i_ce1(1'b0),
    .i_q1(xin_M_imag_i_q1),
    .t_address0(mult_window_U0_xin_M_imag_address0),
    .t_ce0(mult_window_U0_xin_M_imag_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(xin_M_imag_t_q0),
    .t_address1(mult_window_U0_xin_M_imag_address1),
    .t_ce1(mult_window_U0_xin_M_imag_ce1),
    .t_q1(xin_M_imag_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(xin_M_imag_i_full_n),
    .i_write(ap_channel_done_xin_M_imag),
    .t_empty_n(xin_M_imag_t_empty_n),
    .t_read(mult_window_U0_ap_ready)
);

FFT_xin_M_imag #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
xin_M_real_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(Block_codeRepl116_pr_U0_xin_M_real_address0),
    .i_ce0(Block_codeRepl116_pr_U0_xin_M_real_ce0),
    .i_we0(Block_codeRepl116_pr_U0_xin_M_real_we0),
    .i_d0(Block_codeRepl116_pr_U0_xin_M_real_d0),
    .i_q0(xin_M_real_i_q0),
    .i_address1(8'd0),
    .i_ce1(1'b0),
    .i_q1(xin_M_real_i_q1),
    .t_address0(mult_window_U0_xin_M_real_address0),
    .t_ce0(mult_window_U0_xin_M_real_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(xin_M_real_t_q0),
    .t_address1(mult_window_U0_xin_M_real_address1),
    .t_ce1(mult_window_U0_xin_M_real_ce1),
    .t_q1(xin_M_real_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(xin_M_real_i_full_n),
    .i_write(ap_channel_done_xin_M_real),
    .t_empty_n(xin_M_real_t_empty_n),
    .t_read(mult_window_U0_ap_ready)
);

FFT_win_IN_M_real #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
win_IN_M_real_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(mult_window_U0_win_IN_M_real_address0),
    .i_ce0(mult_window_U0_win_IN_M_real_ce0),
    .i_we0(mult_window_U0_win_IN_M_real_we0),
    .i_d0(mult_window_U0_win_IN_M_real_d0),
    .i_q0(win_IN_M_real_i_q0),
    .i_address1(mult_window_U0_win_IN_M_real_address1),
    .i_ce1(mult_window_U0_win_IN_M_real_ce1),
    .i_we1(mult_window_U0_win_IN_M_real_we1),
    .i_d1(mult_window_U0_win_IN_M_real_d1),
    .t_address0(bitreverse_U0_win_IN_M_real_address0),
    .t_ce0(bitreverse_U0_win_IN_M_real_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(win_IN_M_real_t_q0),
    .t_address1(8'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(win_IN_M_real_i_full_n),
    .i_write(ap_channel_done_win_IN_M_real),
    .t_empty_n(win_IN_M_real_t_empty_n),
    .t_read(bitreverse_U0_ap_ready)
);

FFT_win_IN_M_real #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
win_IN_M_imag_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(mult_window_U0_win_IN_M_imag_address0),
    .i_ce0(mult_window_U0_win_IN_M_imag_ce0),
    .i_we0(mult_window_U0_win_IN_M_imag_we0),
    .i_d0(mult_window_U0_win_IN_M_imag_d0),
    .i_q0(win_IN_M_imag_i_q0),
    .i_address1(mult_window_U0_win_IN_M_imag_address1),
    .i_ce1(mult_window_U0_win_IN_M_imag_ce1),
    .i_we1(mult_window_U0_win_IN_M_imag_we1),
    .i_d1(mult_window_U0_win_IN_M_imag_d1),
    .t_address0(bitreverse_U0_win_IN_M_imag_address0),
    .t_ce0(bitreverse_U0_win_IN_M_imag_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(win_IN_M_imag_t_q0),
    .t_address1(8'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(win_IN_M_imag_i_full_n),
    .i_write(ap_channel_done_win_IN_M_imag),
    .t_empty_n(win_IN_M_imag_t_empty_n),
    .t_read(bitreverse_U0_ap_ready)
);

FFT_xin_M_imag #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
data_OUT0_M_real_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(bitreverse_U0_data_OUT0_M_real_address0),
    .i_ce0(bitreverse_U0_data_OUT0_M_real_ce0),
    .i_we0(bitreverse_U0_data_OUT0_M_real_we0),
    .i_d0(bitreverse_U0_data_OUT0_M_real_d0),
    .i_q0(data_OUT0_M_real_i_q0),
    .i_address1(8'd0),
    .i_ce1(1'b0),
    .i_q1(data_OUT0_M_real_i_q1),
    .t_address0(FFT0121_U0_data_IN_M_real_address0),
    .t_ce0(FFT0121_U0_data_IN_M_real_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(data_OUT0_M_real_t_q0),
    .t_address1(FFT0121_U0_data_IN_M_real_address1),
    .t_ce1(FFT0121_U0_data_IN_M_real_ce1),
    .t_q1(data_OUT0_M_real_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(data_OUT0_M_real_i_full_n),
    .i_write(ap_channel_done_data_OUT0_M_real),
    .t_empty_n(data_OUT0_M_real_t_empty_n),
    .t_read(FFT0121_U0_ap_ready)
);

FFT_xin_M_imag #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
data_OUT0_M_imag_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(bitreverse_U0_data_OUT0_M_imag_address0),
    .i_ce0(bitreverse_U0_data_OUT0_M_imag_ce0),
    .i_we0(bitreverse_U0_data_OUT0_M_imag_we0),
    .i_d0(bitreverse_U0_data_OUT0_M_imag_d0),
    .i_q0(data_OUT0_M_imag_i_q0),
    .i_address1(8'd0),
    .i_ce1(1'b0),
    .i_q1(data_OUT0_M_imag_i_q1),
    .t_address0(FFT0121_U0_data_IN_M_imag_address0),
    .t_ce0(FFT0121_U0_data_IN_M_imag_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(data_OUT0_M_imag_t_q0),
    .t_address1(FFT0121_U0_data_IN_M_imag_address1),
    .t_ce1(FFT0121_U0_data_IN_M_imag_ce1),
    .t_q1(data_OUT0_M_imag_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(data_OUT0_M_imag_i_full_n),
    .i_write(ap_channel_done_data_OUT0_M_imag),
    .t_empty_n(data_OUT0_M_imag_t_empty_n),
    .t_read(FFT0121_U0_ap_ready)
);

FFT_data_OUT1_M_ijbC #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
data_OUT1_M_imag_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(FFT0121_U0_data_OUT1_M_imag_address0),
    .i_ce0(FFT0121_U0_data_OUT1_M_imag_ce0),
    .i_we0(FFT0121_U0_data_OUT1_M_imag_we0),
    .i_d0(FFT0121_U0_data_OUT1_M_imag_d0),
    .i_q0(data_OUT1_M_imag_i_q0),
    .i_address1(FFT0121_U0_data_OUT1_M_imag_address1),
    .i_ce1(FFT0121_U0_data_OUT1_M_imag_ce1),
    .i_we1(FFT0121_U0_data_OUT1_M_imag_we1),
    .i_d1(FFT0121_U0_data_OUT1_M_imag_d1),
    .i_q1(data_OUT1_M_imag_i_q1),
    .t_address0(FFT0122_U0_data_OUT1_M_imag_address0),
    .t_ce0(FFT0122_U0_data_OUT1_M_imag_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(data_OUT1_M_imag_t_q0),
    .t_address1(FFT0122_U0_data_OUT1_M_imag_address1),
    .t_ce1(FFT0122_U0_data_OUT1_M_imag_ce1),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .t_q1(data_OUT1_M_imag_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(data_OUT1_M_imag_i_full_n),
    .i_write(ap_channel_done_data_OUT1_M_imag),
    .t_empty_n(data_OUT1_M_imag_t_empty_n),
    .t_read(FFT0122_U0_ap_ready)
);

FFT_data_OUT1_M_ijbC #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
data_OUT1_M_real_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(FFT0121_U0_data_OUT1_M_real_address0),
    .i_ce0(FFT0121_U0_data_OUT1_M_real_ce0),
    .i_we0(FFT0121_U0_data_OUT1_M_real_we0),
    .i_d0(FFT0121_U0_data_OUT1_M_real_d0),
    .i_q0(data_OUT1_M_real_i_q0),
    .i_address1(FFT0121_U0_data_OUT1_M_real_address1),
    .i_ce1(FFT0121_U0_data_OUT1_M_real_ce1),
    .i_we1(FFT0121_U0_data_OUT1_M_real_we1),
    .i_d1(FFT0121_U0_data_OUT1_M_real_d1),
    .i_q1(data_OUT1_M_real_i_q1),
    .t_address0(FFT0122_U0_data_OUT1_M_real_address0),
    .t_ce0(FFT0122_U0_data_OUT1_M_real_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(data_OUT1_M_real_t_q0),
    .t_address1(FFT0122_U0_data_OUT1_M_real_address1),
    .t_ce1(FFT0122_U0_data_OUT1_M_real_ce1),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .t_q1(data_OUT1_M_real_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(data_OUT1_M_real_i_full_n),
    .i_write(ap_channel_done_data_OUT1_M_real),
    .t_empty_n(data_OUT1_M_real_t_empty_n),
    .t_read(FFT0122_U0_ap_ready)
);

FFT_data_OUT1_M_ijbC #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
data_OUT2_M_imag_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(FFT0122_U0_data_OUT2_M_imag_address0),
    .i_ce0(FFT0122_U0_data_OUT2_M_imag_ce0),
    .i_we0(FFT0122_U0_data_OUT2_M_imag_we0),
    .i_d0(FFT0122_U0_data_OUT2_M_imag_d0),
    .i_q0(data_OUT2_M_imag_i_q0),
    .i_address1(FFT0122_U0_data_OUT2_M_imag_address1),
    .i_ce1(FFT0122_U0_data_OUT2_M_imag_ce1),
    .i_we1(FFT0122_U0_data_OUT2_M_imag_we1),
    .i_d1(FFT0122_U0_data_OUT2_M_imag_d1),
    .i_q1(data_OUT2_M_imag_i_q1),
    .t_address0(FFT0123_U0_data_OUT2_M_imag_address0),
    .t_ce0(FFT0123_U0_data_OUT2_M_imag_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(data_OUT2_M_imag_t_q0),
    .t_address1(FFT0123_U0_data_OUT2_M_imag_address1),
    .t_ce1(FFT0123_U0_data_OUT2_M_imag_ce1),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .t_q1(data_OUT2_M_imag_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(data_OUT2_M_imag_i_full_n),
    .i_write(ap_channel_done_data_OUT2_M_imag),
    .t_empty_n(data_OUT2_M_imag_t_empty_n),
    .t_read(FFT0123_U0_ap_ready)
);

FFT_data_OUT1_M_ijbC #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
data_OUT2_M_real_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(FFT0122_U0_data_OUT2_M_real_address0),
    .i_ce0(FFT0122_U0_data_OUT2_M_real_ce0),
    .i_we0(FFT0122_U0_data_OUT2_M_real_we0),
    .i_d0(FFT0122_U0_data_OUT2_M_real_d0),
    .i_q0(data_OUT2_M_real_i_q0),
    .i_address1(FFT0122_U0_data_OUT2_M_real_address1),
    .i_ce1(FFT0122_U0_data_OUT2_M_real_ce1),
    .i_we1(FFT0122_U0_data_OUT2_M_real_we1),
    .i_d1(FFT0122_U0_data_OUT2_M_real_d1),
    .i_q1(data_OUT2_M_real_i_q1),
    .t_address0(FFT0123_U0_data_OUT2_M_real_address0),
    .t_ce0(FFT0123_U0_data_OUT2_M_real_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(data_OUT2_M_real_t_q0),
    .t_address1(FFT0123_U0_data_OUT2_M_real_address1),
    .t_ce1(FFT0123_U0_data_OUT2_M_real_ce1),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .t_q1(data_OUT2_M_real_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(data_OUT2_M_real_i_full_n),
    .i_write(ap_channel_done_data_OUT2_M_real),
    .t_empty_n(data_OUT2_M_real_t_empty_n),
    .t_read(FFT0123_U0_ap_ready)
);

FFT_data_OUT1_M_ijbC #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
data_OUT3_M_imag_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(FFT0123_U0_data_OUT3_M_imag_address0),
    .i_ce0(FFT0123_U0_data_OUT3_M_imag_ce0),
    .i_we0(FFT0123_U0_data_OUT3_M_imag_we0),
    .i_d0(FFT0123_U0_data_OUT3_M_imag_d0),
    .i_q0(data_OUT3_M_imag_i_q0),
    .i_address1(FFT0123_U0_data_OUT3_M_imag_address1),
    .i_ce1(FFT0123_U0_data_OUT3_M_imag_ce1),
    .i_we1(FFT0123_U0_data_OUT3_M_imag_we1),
    .i_d1(FFT0123_U0_data_OUT3_M_imag_d1),
    .i_q1(data_OUT3_M_imag_i_q1),
    .t_address0(FFT0124_U0_data_OUT3_M_imag_address0),
    .t_ce0(FFT0124_U0_data_OUT3_M_imag_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(data_OUT3_M_imag_t_q0),
    .t_address1(FFT0124_U0_data_OUT3_M_imag_address1),
    .t_ce1(FFT0124_U0_data_OUT3_M_imag_ce1),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .t_q1(data_OUT3_M_imag_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(data_OUT3_M_imag_i_full_n),
    .i_write(ap_channel_done_data_OUT3_M_imag),
    .t_empty_n(data_OUT3_M_imag_t_empty_n),
    .t_read(FFT0124_U0_ap_ready)
);

FFT_data_OUT1_M_ijbC #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
data_OUT3_M_real_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(FFT0123_U0_data_OUT3_M_real_address0),
    .i_ce0(FFT0123_U0_data_OUT3_M_real_ce0),
    .i_we0(FFT0123_U0_data_OUT3_M_real_we0),
    .i_d0(FFT0123_U0_data_OUT3_M_real_d0),
    .i_q0(data_OUT3_M_real_i_q0),
    .i_address1(FFT0123_U0_data_OUT3_M_real_address1),
    .i_ce1(FFT0123_U0_data_OUT3_M_real_ce1),
    .i_we1(FFT0123_U0_data_OUT3_M_real_we1),
    .i_d1(FFT0123_U0_data_OUT3_M_real_d1),
    .i_q1(data_OUT3_M_real_i_q1),
    .t_address0(FFT0124_U0_data_OUT3_M_real_address0),
    .t_ce0(FFT0124_U0_data_OUT3_M_real_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(data_OUT3_M_real_t_q0),
    .t_address1(FFT0124_U0_data_OUT3_M_real_address1),
    .t_ce1(FFT0124_U0_data_OUT3_M_real_ce1),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .t_q1(data_OUT3_M_real_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(data_OUT3_M_real_i_full_n),
    .i_write(ap_channel_done_data_OUT3_M_real),
    .t_empty_n(data_OUT3_M_real_t_empty_n),
    .t_read(FFT0124_U0_ap_ready)
);

FFT_data_OUT1_M_ijbC #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
data_OUT4_M_imag_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(FFT0124_U0_data_OUT4_M_imag_address0),
    .i_ce0(FFT0124_U0_data_OUT4_M_imag_ce0),
    .i_we0(FFT0124_U0_data_OUT4_M_imag_we0),
    .i_d0(FFT0124_U0_data_OUT4_M_imag_d0),
    .i_q0(data_OUT4_M_imag_i_q0),
    .i_address1(FFT0124_U0_data_OUT4_M_imag_address1),
    .i_ce1(FFT0124_U0_data_OUT4_M_imag_ce1),
    .i_we1(FFT0124_U0_data_OUT4_M_imag_we1),
    .i_d1(FFT0124_U0_data_OUT4_M_imag_d1),
    .i_q1(data_OUT4_M_imag_i_q1),
    .t_address0(FFT0125_U0_data_OUT4_M_imag_address0),
    .t_ce0(FFT0125_U0_data_OUT4_M_imag_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(data_OUT4_M_imag_t_q0),
    .t_address1(FFT0125_U0_data_OUT4_M_imag_address1),
    .t_ce1(FFT0125_U0_data_OUT4_M_imag_ce1),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .t_q1(data_OUT4_M_imag_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(data_OUT4_M_imag_i_full_n),
    .i_write(ap_channel_done_data_OUT4_M_imag),
    .t_empty_n(data_OUT4_M_imag_t_empty_n),
    .t_read(FFT0125_U0_ap_ready)
);

FFT_data_OUT1_M_ijbC #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
data_OUT4_M_real_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(FFT0124_U0_data_OUT4_M_real_address0),
    .i_ce0(FFT0124_U0_data_OUT4_M_real_ce0),
    .i_we0(FFT0124_U0_data_OUT4_M_real_we0),
    .i_d0(FFT0124_U0_data_OUT4_M_real_d0),
    .i_q0(data_OUT4_M_real_i_q0),
    .i_address1(FFT0124_U0_data_OUT4_M_real_address1),
    .i_ce1(FFT0124_U0_data_OUT4_M_real_ce1),
    .i_we1(FFT0124_U0_data_OUT4_M_real_we1),
    .i_d1(FFT0124_U0_data_OUT4_M_real_d1),
    .i_q1(data_OUT4_M_real_i_q1),
    .t_address0(FFT0125_U0_data_OUT4_M_real_address0),
    .t_ce0(FFT0125_U0_data_OUT4_M_real_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(data_OUT4_M_real_t_q0),
    .t_address1(FFT0125_U0_data_OUT4_M_real_address1),
    .t_ce1(FFT0125_U0_data_OUT4_M_real_ce1),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .t_q1(data_OUT4_M_real_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(data_OUT4_M_real_i_full_n),
    .i_write(ap_channel_done_data_OUT4_M_real),
    .t_empty_n(data_OUT4_M_real_t_empty_n),
    .t_read(FFT0125_U0_ap_ready)
);

FFT_data_OUT1_M_ijbC #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
data_OUT5_M_imag_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(FFT0125_U0_data_OUT5_M_imag_address0),
    .i_ce0(FFT0125_U0_data_OUT5_M_imag_ce0),
    .i_we0(FFT0125_U0_data_OUT5_M_imag_we0),
    .i_d0(FFT0125_U0_data_OUT5_M_imag_d0),
    .i_q0(data_OUT5_M_imag_i_q0),
    .i_address1(FFT0125_U0_data_OUT5_M_imag_address1),
    .i_ce1(FFT0125_U0_data_OUT5_M_imag_ce1),
    .i_we1(FFT0125_U0_data_OUT5_M_imag_we1),
    .i_d1(FFT0125_U0_data_OUT5_M_imag_d1),
    .i_q1(data_OUT5_M_imag_i_q1),
    .t_address0(FFT0126_U0_data_OUT5_M_imag_address0),
    .t_ce0(FFT0126_U0_data_OUT5_M_imag_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(data_OUT5_M_imag_t_q0),
    .t_address1(FFT0126_U0_data_OUT5_M_imag_address1),
    .t_ce1(FFT0126_U0_data_OUT5_M_imag_ce1),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .t_q1(data_OUT5_M_imag_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(data_OUT5_M_imag_i_full_n),
    .i_write(ap_channel_done_data_OUT5_M_imag),
    .t_empty_n(data_OUT5_M_imag_t_empty_n),
    .t_read(FFT0126_U0_ap_ready)
);

FFT_data_OUT1_M_ijbC #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
data_OUT5_M_real_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(FFT0125_U0_data_OUT5_M_real_address0),
    .i_ce0(FFT0125_U0_data_OUT5_M_real_ce0),
    .i_we0(FFT0125_U0_data_OUT5_M_real_we0),
    .i_d0(FFT0125_U0_data_OUT5_M_real_d0),
    .i_q0(data_OUT5_M_real_i_q0),
    .i_address1(FFT0125_U0_data_OUT5_M_real_address1),
    .i_ce1(FFT0125_U0_data_OUT5_M_real_ce1),
    .i_we1(FFT0125_U0_data_OUT5_M_real_we1),
    .i_d1(FFT0125_U0_data_OUT5_M_real_d1),
    .i_q1(data_OUT5_M_real_i_q1),
    .t_address0(FFT0126_U0_data_OUT5_M_real_address0),
    .t_ce0(FFT0126_U0_data_OUT5_M_real_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(data_OUT5_M_real_t_q0),
    .t_address1(FFT0126_U0_data_OUT5_M_real_address1),
    .t_ce1(FFT0126_U0_data_OUT5_M_real_ce1),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .t_q1(data_OUT5_M_real_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(data_OUT5_M_real_i_full_n),
    .i_write(ap_channel_done_data_OUT5_M_real),
    .t_empty_n(data_OUT5_M_real_t_empty_n),
    .t_read(FFT0126_U0_ap_ready)
);

FFT_data_OUT1_M_ijbC #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
data_OUT6_M_imag_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(FFT0126_U0_data_OUT6_M_imag_address0),
    .i_ce0(FFT0126_U0_data_OUT6_M_imag_ce0),
    .i_we0(FFT0126_U0_data_OUT6_M_imag_we0),
    .i_d0(FFT0126_U0_data_OUT6_M_imag_d0),
    .i_q0(data_OUT6_M_imag_i_q0),
    .i_address1(FFT0126_U0_data_OUT6_M_imag_address1),
    .i_ce1(FFT0126_U0_data_OUT6_M_imag_ce1),
    .i_we1(FFT0126_U0_data_OUT6_M_imag_we1),
    .i_d1(FFT0126_U0_data_OUT6_M_imag_d1),
    .i_q1(data_OUT6_M_imag_i_q1),
    .t_address0(FFT0127_U0_data_OUT6_M_imag_address0),
    .t_ce0(FFT0127_U0_data_OUT6_M_imag_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(data_OUT6_M_imag_t_q0),
    .t_address1(FFT0127_U0_data_OUT6_M_imag_address1),
    .t_ce1(FFT0127_U0_data_OUT6_M_imag_ce1),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .t_q1(data_OUT6_M_imag_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(data_OUT6_M_imag_i_full_n),
    .i_write(ap_channel_done_data_OUT6_M_imag),
    .t_empty_n(data_OUT6_M_imag_t_empty_n),
    .t_read(FFT0127_U0_ap_ready)
);

FFT_data_OUT1_M_ijbC #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
data_OUT6_M_real_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(FFT0126_U0_data_OUT6_M_real_address0),
    .i_ce0(FFT0126_U0_data_OUT6_M_real_ce0),
    .i_we0(FFT0126_U0_data_OUT6_M_real_we0),
    .i_d0(FFT0126_U0_data_OUT6_M_real_d0),
    .i_q0(data_OUT6_M_real_i_q0),
    .i_address1(FFT0126_U0_data_OUT6_M_real_address1),
    .i_ce1(FFT0126_U0_data_OUT6_M_real_ce1),
    .i_we1(FFT0126_U0_data_OUT6_M_real_we1),
    .i_d1(FFT0126_U0_data_OUT6_M_real_d1),
    .i_q1(data_OUT6_M_real_i_q1),
    .t_address0(FFT0127_U0_data_OUT6_M_real_address0),
    .t_ce0(FFT0127_U0_data_OUT6_M_real_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(data_OUT6_M_real_t_q0),
    .t_address1(FFT0127_U0_data_OUT6_M_real_address1),
    .t_ce1(FFT0127_U0_data_OUT6_M_real_ce1),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .t_q1(data_OUT6_M_real_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(data_OUT6_M_real_i_full_n),
    .i_write(ap_channel_done_data_OUT6_M_real),
    .t_empty_n(data_OUT6_M_real_t_empty_n),
    .t_read(FFT0127_U0_ap_ready)
);

FFT_data_OUT1_M_ijbC #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
data_OUT7_M_imag_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(FFT0127_U0_data_OUT7_M_imag_address0),
    .i_ce0(FFT0127_U0_data_OUT7_M_imag_ce0),
    .i_we0(FFT0127_U0_data_OUT7_M_imag_we0),
    .i_d0(FFT0127_U0_data_OUT7_M_imag_d0),
    .i_q0(data_OUT7_M_imag_i_q0),
    .i_address1(FFT0127_U0_data_OUT7_M_imag_address1),
    .i_ce1(FFT0127_U0_data_OUT7_M_imag_ce1),
    .i_we1(FFT0127_U0_data_OUT7_M_imag_we1),
    .i_d1(FFT0127_U0_data_OUT7_M_imag_d1),
    .i_q1(data_OUT7_M_imag_i_q1),
    .t_address0(FFT0128_U0_data_OUT7_M_imag_address0),
    .t_ce0(FFT0128_U0_data_OUT7_M_imag_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(data_OUT7_M_imag_t_q0),
    .t_address1(FFT0128_U0_data_OUT7_M_imag_address1),
    .t_ce1(FFT0128_U0_data_OUT7_M_imag_ce1),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .t_q1(data_OUT7_M_imag_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(data_OUT7_M_imag_i_full_n),
    .i_write(ap_channel_done_data_OUT7_M_imag),
    .t_empty_n(data_OUT7_M_imag_t_empty_n),
    .t_read(FFT0128_U0_ap_ready)
);

FFT_data_OUT1_M_ijbC #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
data_OUT7_M_real_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(FFT0127_U0_data_OUT7_M_real_address0),
    .i_ce0(FFT0127_U0_data_OUT7_M_real_ce0),
    .i_we0(FFT0127_U0_data_OUT7_M_real_we0),
    .i_d0(FFT0127_U0_data_OUT7_M_real_d0),
    .i_q0(data_OUT7_M_real_i_q0),
    .i_address1(FFT0127_U0_data_OUT7_M_real_address1),
    .i_ce1(FFT0127_U0_data_OUT7_M_real_ce1),
    .i_we1(FFT0127_U0_data_OUT7_M_real_we1),
    .i_d1(FFT0127_U0_data_OUT7_M_real_d1),
    .i_q1(data_OUT7_M_real_i_q1),
    .t_address0(FFT0128_U0_data_OUT7_M_real_address0),
    .t_ce0(FFT0128_U0_data_OUT7_M_real_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(data_OUT7_M_real_t_q0),
    .t_address1(FFT0128_U0_data_OUT7_M_real_address1),
    .t_ce1(FFT0128_U0_data_OUT7_M_real_ce1),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .t_q1(data_OUT7_M_real_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(data_OUT7_M_real_i_full_n),
    .i_write(ap_channel_done_data_OUT7_M_real),
    .t_empty_n(data_OUT7_M_real_t_empty_n),
    .t_read(FFT0128_U0_ap_ready)
);

FFT_win_IN_M_real #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
data_OUT_FFT_M_real_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(FFT0128_U0_data_OUT_FFT_M_real_address0),
    .i_ce0(FFT0128_U0_data_OUT_FFT_M_real_ce0),
    .i_we0(FFT0128_U0_data_OUT_FFT_M_real_we0),
    .i_d0(FFT0128_U0_data_OUT_FFT_M_real_d0),
    .i_q0(data_OUT_FFT_M_real_i_q0),
    .i_address1(FFT0128_U0_data_OUT_FFT_M_real_address1),
    .i_ce1(FFT0128_U0_data_OUT_FFT_M_real_ce1),
    .i_we1(FFT0128_U0_data_OUT_FFT_M_real_we1),
    .i_d1(FFT0128_U0_data_OUT_FFT_M_real_d1),
    .t_address0(Block_codeRepl11627_U0_data_OUT_FFT_M_real_address0),
    .t_ce0(Block_codeRepl11627_U0_data_OUT_FFT_M_real_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(data_OUT_FFT_M_real_t_q0),
    .t_address1(8'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(data_OUT_FFT_M_real_i_full_n),
    .i_write(ap_channel_done_data_OUT_FFT_M_real),
    .t_empty_n(data_OUT_FFT_M_real_t_empty_n),
    .t_read(Block_codeRepl11627_U0_ap_ready)
);

FFT_win_IN_M_real #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
data_OUT_FFT_M_imag_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(FFT0128_U0_data_OUT_FFT_M_imag_address0),
    .i_ce0(FFT0128_U0_data_OUT_FFT_M_imag_ce0),
    .i_we0(FFT0128_U0_data_OUT_FFT_M_imag_we0),
    .i_d0(FFT0128_U0_data_OUT_FFT_M_imag_d0),
    .i_q0(data_OUT_FFT_M_imag_i_q0),
    .i_address1(FFT0128_U0_data_OUT_FFT_M_imag_address1),
    .i_ce1(FFT0128_U0_data_OUT_FFT_M_imag_ce1),
    .i_we1(FFT0128_U0_data_OUT_FFT_M_imag_we1),
    .i_d1(FFT0128_U0_data_OUT_FFT_M_imag_d1),
    .t_address0(Block_codeRepl11627_U0_data_OUT_FFT_M_imag_address0),
    .t_ce0(Block_codeRepl11627_U0_data_OUT_FFT_M_imag_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(data_OUT_FFT_M_imag_t_q0),
    .t_address1(8'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(data_OUT_FFT_M_imag_i_full_n),
    .i_write(ap_channel_done_data_OUT_FFT_M_imag),
    .t_empty_n(data_OUT_FFT_M_imag_t_empty_n),
    .t_read(Block_codeRepl11627_U0_ap_ready)
);

fifo_w8_d2_A win_mode_c1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(FFT_entry3_U0_win_mode_out_din),
    .if_full_n(win_mode_c1_full_n),
    .if_write(FFT_entry3_U0_win_mode_out_write),
    .if_dout(win_mode_c1_dout),
    .if_empty_n(win_mode_c1_empty_n),
    .if_read(Block_codeRepl116_pr_U0_win_mode_read)
);

fifo_w8_d2_A win_mode_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_codeRepl116_pr_U0_win_mode_out_din),
    .if_full_n(win_mode_c_full_n),
    .if_write(Block_codeRepl116_pr_U0_win_mode_out_write),
    .if_dout(win_mode_c_dout),
    .if_empty_n(win_mode_c_empty_n),
    .if_read(mult_window_U0_win_mode_read)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_Block_codeRepl116_pr_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_Block_codeRepl116_pr_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_Block_codeRepl116_pr_U0_ap_ready <= ap_sync_Block_codeRepl116_pr_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_FFT_entry3_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_FFT_entry3_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_FFT_entry3_U0_ap_ready <= ap_sync_FFT_entry3_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_data_OUT0_M_imag <= 1'b0;
    end else begin
        if (((bitreverse_U0_ap_done & bitreverse_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_data_OUT0_M_imag <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_data_OUT0_M_imag <= ap_sync_channel_write_data_OUT0_M_imag;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_data_OUT0_M_real <= 1'b0;
    end else begin
        if (((bitreverse_U0_ap_done & bitreverse_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_data_OUT0_M_real <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_data_OUT0_M_real <= ap_sync_channel_write_data_OUT0_M_real;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_data_OUT1_M_imag <= 1'b0;
    end else begin
        if (((FFT0121_U0_ap_done & FFT0121_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_data_OUT1_M_imag <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_data_OUT1_M_imag <= ap_sync_channel_write_data_OUT1_M_imag;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_data_OUT1_M_real <= 1'b0;
    end else begin
        if (((FFT0121_U0_ap_done & FFT0121_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_data_OUT1_M_real <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_data_OUT1_M_real <= ap_sync_channel_write_data_OUT1_M_real;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_data_OUT2_M_imag <= 1'b0;
    end else begin
        if (((FFT0122_U0_ap_done & FFT0122_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_data_OUT2_M_imag <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_data_OUT2_M_imag <= ap_sync_channel_write_data_OUT2_M_imag;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_data_OUT2_M_real <= 1'b0;
    end else begin
        if (((FFT0122_U0_ap_done & FFT0122_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_data_OUT2_M_real <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_data_OUT2_M_real <= ap_sync_channel_write_data_OUT2_M_real;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_data_OUT3_M_imag <= 1'b0;
    end else begin
        if (((FFT0123_U0_ap_done & FFT0123_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_data_OUT3_M_imag <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_data_OUT3_M_imag <= ap_sync_channel_write_data_OUT3_M_imag;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_data_OUT3_M_real <= 1'b0;
    end else begin
        if (((FFT0123_U0_ap_done & FFT0123_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_data_OUT3_M_real <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_data_OUT3_M_real <= ap_sync_channel_write_data_OUT3_M_real;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_data_OUT4_M_imag <= 1'b0;
    end else begin
        if (((FFT0124_U0_ap_done & FFT0124_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_data_OUT4_M_imag <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_data_OUT4_M_imag <= ap_sync_channel_write_data_OUT4_M_imag;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_data_OUT4_M_real <= 1'b0;
    end else begin
        if (((FFT0124_U0_ap_done & FFT0124_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_data_OUT4_M_real <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_data_OUT4_M_real <= ap_sync_channel_write_data_OUT4_M_real;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_data_OUT5_M_imag <= 1'b0;
    end else begin
        if (((FFT0125_U0_ap_done & FFT0125_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_data_OUT5_M_imag <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_data_OUT5_M_imag <= ap_sync_channel_write_data_OUT5_M_imag;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_data_OUT5_M_real <= 1'b0;
    end else begin
        if (((FFT0125_U0_ap_done & FFT0125_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_data_OUT5_M_real <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_data_OUT5_M_real <= ap_sync_channel_write_data_OUT5_M_real;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_data_OUT6_M_imag <= 1'b0;
    end else begin
        if (((FFT0126_U0_ap_done & FFT0126_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_data_OUT6_M_imag <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_data_OUT6_M_imag <= ap_sync_channel_write_data_OUT6_M_imag;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_data_OUT6_M_real <= 1'b0;
    end else begin
        if (((FFT0126_U0_ap_done & FFT0126_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_data_OUT6_M_real <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_data_OUT6_M_real <= ap_sync_channel_write_data_OUT6_M_real;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_data_OUT7_M_imag <= 1'b0;
    end else begin
        if (((FFT0127_U0_ap_done & FFT0127_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_data_OUT7_M_imag <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_data_OUT7_M_imag <= ap_sync_channel_write_data_OUT7_M_imag;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_data_OUT7_M_real <= 1'b0;
    end else begin
        if (((FFT0127_U0_ap_done & FFT0127_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_data_OUT7_M_real <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_data_OUT7_M_real <= ap_sync_channel_write_data_OUT7_M_real;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_data_OUT_FFT_M_imag <= 1'b0;
    end else begin
        if (((FFT0128_U0_ap_done & FFT0128_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_data_OUT_FFT_M_imag <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_data_OUT_FFT_M_imag <= ap_sync_channel_write_data_OUT_FFT_M_imag;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_data_OUT_FFT_M_real <= 1'b0;
    end else begin
        if (((FFT0128_U0_ap_done & FFT0128_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_data_OUT_FFT_M_real <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_data_OUT_FFT_M_real <= ap_sync_channel_write_data_OUT_FFT_M_real;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_win_IN_M_imag <= 1'b0;
    end else begin
        if (((mult_window_U0_ap_done & mult_window_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_win_IN_M_imag <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_win_IN_M_imag <= ap_sync_channel_write_win_IN_M_imag;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_win_IN_M_real <= 1'b0;
    end else begin
        if (((mult_window_U0_ap_done & mult_window_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_win_IN_M_real <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_win_IN_M_real <= ap_sync_channel_write_win_IN_M_real;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_xin_M_imag <= 1'b0;
    end else begin
        if (((Block_codeRepl116_pr_U0_ap_done & Block_codeRepl116_pr_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_xin_M_imag <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_xin_M_imag <= ap_sync_channel_write_xin_M_imag;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_xin_M_real <= 1'b0;
    end else begin
        if (((Block_codeRepl116_pr_U0_ap_done & Block_codeRepl116_pr_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_xin_M_real <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_xin_M_real <= ap_sync_channel_write_xin_M_real;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == Block_codeRepl116_pr_U0_ap_ready) & (ap_sync_ready == 1'b1))) begin
        Block_codeRepl116_pr_U0_ap_ready_count <= (Block_codeRepl116_pr_U0_ap_ready_count - 2'd1);
    end else if (((1'b1 == Block_codeRepl116_pr_U0_ap_ready) & (ap_sync_ready == 1'b0))) begin
        Block_codeRepl116_pr_U0_ap_ready_count <= (Block_codeRepl116_pr_U0_ap_ready_count + 2'd1);
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == FFT_entry3_U0_ap_ready) & (ap_sync_ready == 1'b1))) begin
        FFT_entry3_U0_ap_ready_count <= (FFT_entry3_U0_ap_ready_count - 2'd1);
    end else if (((1'b1 == FFT_entry3_U0_ap_ready) & (ap_sync_ready == 1'b0))) begin
        FFT_entry3_U0_ap_ready_count <= (FFT_entry3_U0_ap_ready_count + 2'd1);
    end
end

assign Block_codeRepl11627_U0_ap_continue = 1'b1;

assign Block_codeRepl11627_U0_ap_start = (data_OUT_FFT_M_real_t_empty_n & data_OUT_FFT_M_imag_t_empty_n);

assign Block_codeRepl11627_U0_start_full_n = 1'b1;

assign Block_codeRepl11627_U0_start_write = 1'b0;

assign Block_codeRepl116_pr_U0_ap_continue = (ap_sync_channel_write_xin_M_real & ap_sync_channel_write_xin_M_imag);

assign Block_codeRepl116_pr_U0_ap_start = ((ap_sync_reg_Block_codeRepl116_pr_U0_ap_ready ^ 1'b1) & ap_start);

assign Block_codeRepl116_pr_U0_start_full_n = 1'b1;

assign Block_codeRepl116_pr_U0_start_write = 1'b0;

assign Block_codeRepl116_pr_U0_xin_M_imag_full_n = xin_M_imag_i_full_n;

assign Block_codeRepl116_pr_U0_xin_M_real_full_n = xin_M_real_i_full_n;

assign FFT0121_U0_ap_continue = (ap_sync_channel_write_data_OUT1_M_real & ap_sync_channel_write_data_OUT1_M_imag);

assign FFT0121_U0_ap_start = (data_OUT0_M_real_t_empty_n & data_OUT0_M_imag_t_empty_n);

assign FFT0121_U0_data_OUT1_M_imag_full_n = data_OUT1_M_imag_i_full_n;

assign FFT0121_U0_data_OUT1_M_real_full_n = data_OUT1_M_real_i_full_n;

assign FFT0121_U0_start_full_n = 1'b1;

assign FFT0121_U0_start_write = 1'b0;

assign FFT0122_U0_ap_continue = (ap_sync_channel_write_data_OUT2_M_real & ap_sync_channel_write_data_OUT2_M_imag);

assign FFT0122_U0_ap_start = (data_OUT1_M_real_t_empty_n & data_OUT1_M_imag_t_empty_n);

assign FFT0122_U0_data_OUT2_M_imag_full_n = data_OUT2_M_imag_i_full_n;

assign FFT0122_U0_data_OUT2_M_real_full_n = data_OUT2_M_real_i_full_n;

assign FFT0122_U0_start_full_n = 1'b1;

assign FFT0122_U0_start_write = 1'b0;

assign FFT0123_U0_ap_continue = (ap_sync_channel_write_data_OUT3_M_real & ap_sync_channel_write_data_OUT3_M_imag);

assign FFT0123_U0_ap_start = (data_OUT2_M_real_t_empty_n & data_OUT2_M_imag_t_empty_n);

assign FFT0123_U0_data_OUT3_M_imag_full_n = data_OUT3_M_imag_i_full_n;

assign FFT0123_U0_data_OUT3_M_real_full_n = data_OUT3_M_real_i_full_n;

assign FFT0123_U0_start_full_n = 1'b1;

assign FFT0123_U0_start_write = 1'b0;

assign FFT0124_U0_ap_continue = (ap_sync_channel_write_data_OUT4_M_real & ap_sync_channel_write_data_OUT4_M_imag);

assign FFT0124_U0_ap_start = (data_OUT3_M_real_t_empty_n & data_OUT3_M_imag_t_empty_n);

assign FFT0124_U0_data_OUT4_M_imag_full_n = data_OUT4_M_imag_i_full_n;

assign FFT0124_U0_data_OUT4_M_real_full_n = data_OUT4_M_real_i_full_n;

assign FFT0124_U0_start_full_n = 1'b1;

assign FFT0124_U0_start_write = 1'b0;

assign FFT0125_U0_ap_continue = (ap_sync_channel_write_data_OUT5_M_real & ap_sync_channel_write_data_OUT5_M_imag);

assign FFT0125_U0_ap_start = (data_OUT4_M_real_t_empty_n & data_OUT4_M_imag_t_empty_n);

assign FFT0125_U0_data_OUT5_M_imag_full_n = data_OUT5_M_imag_i_full_n;

assign FFT0125_U0_data_OUT5_M_real_full_n = data_OUT5_M_real_i_full_n;

assign FFT0125_U0_start_full_n = 1'b1;

assign FFT0125_U0_start_write = 1'b0;

assign FFT0126_U0_ap_continue = (ap_sync_channel_write_data_OUT6_M_real & ap_sync_channel_write_data_OUT6_M_imag);

assign FFT0126_U0_ap_start = (data_OUT5_M_real_t_empty_n & data_OUT5_M_imag_t_empty_n);

assign FFT0126_U0_data_OUT6_M_imag_full_n = data_OUT6_M_imag_i_full_n;

assign FFT0126_U0_data_OUT6_M_real_full_n = data_OUT6_M_real_i_full_n;

assign FFT0126_U0_start_full_n = 1'b1;

assign FFT0126_U0_start_write = 1'b0;

assign FFT0127_U0_ap_continue = (ap_sync_channel_write_data_OUT7_M_real & ap_sync_channel_write_data_OUT7_M_imag);

assign FFT0127_U0_ap_start = (data_OUT6_M_real_t_empty_n & data_OUT6_M_imag_t_empty_n);

assign FFT0127_U0_data_OUT7_M_imag_full_n = data_OUT7_M_imag_i_full_n;

assign FFT0127_U0_data_OUT7_M_real_full_n = data_OUT7_M_real_i_full_n;

assign FFT0127_U0_start_full_n = 1'b1;

assign FFT0127_U0_start_write = 1'b0;

assign FFT0128_U0_ap_continue = (ap_sync_channel_write_data_OUT_FFT_M_real & ap_sync_channel_write_data_OUT_FFT_M_imag);

assign FFT0128_U0_ap_start = (data_OUT7_M_real_t_empty_n & data_OUT7_M_imag_t_empty_n);

assign FFT0128_U0_data_OUT_FFT_M_imag_full_n = data_OUT_FFT_M_imag_i_full_n;

assign FFT0128_U0_data_OUT_FFT_M_real_full_n = data_OUT_FFT_M_real_i_full_n;

assign FFT0128_U0_start_full_n = 1'b1;

assign FFT0128_U0_start_write = 1'b0;

assign FFT_entry3_U0_ap_continue = 1'b1;

assign FFT_entry3_U0_ap_start = ((ap_sync_reg_FFT_entry3_U0_ap_ready ^ 1'b1) & ap_start);

assign FFT_entry3_U0_start_full_n = 1'b1;

assign FFT_entry3_U0_start_write = 1'b0;

assign ap_channel_done_data_OUT0_M_imag = ((ap_sync_reg_channel_write_data_OUT0_M_imag ^ 1'b1) & bitreverse_U0_ap_done);

assign ap_channel_done_data_OUT0_M_real = ((ap_sync_reg_channel_write_data_OUT0_M_real ^ 1'b1) & bitreverse_U0_ap_done);

assign ap_channel_done_data_OUT1_M_imag = ((ap_sync_reg_channel_write_data_OUT1_M_imag ^ 1'b1) & FFT0121_U0_ap_done);

assign ap_channel_done_data_OUT1_M_real = ((ap_sync_reg_channel_write_data_OUT1_M_real ^ 1'b1) & FFT0121_U0_ap_done);

assign ap_channel_done_data_OUT2_M_imag = ((ap_sync_reg_channel_write_data_OUT2_M_imag ^ 1'b1) & FFT0122_U0_ap_done);

assign ap_channel_done_data_OUT2_M_real = ((ap_sync_reg_channel_write_data_OUT2_M_real ^ 1'b1) & FFT0122_U0_ap_done);

assign ap_channel_done_data_OUT3_M_imag = ((ap_sync_reg_channel_write_data_OUT3_M_imag ^ 1'b1) & FFT0123_U0_ap_done);

assign ap_channel_done_data_OUT3_M_real = ((ap_sync_reg_channel_write_data_OUT3_M_real ^ 1'b1) & FFT0123_U0_ap_done);

assign ap_channel_done_data_OUT4_M_imag = ((ap_sync_reg_channel_write_data_OUT4_M_imag ^ 1'b1) & FFT0124_U0_ap_done);

assign ap_channel_done_data_OUT4_M_real = ((ap_sync_reg_channel_write_data_OUT4_M_real ^ 1'b1) & FFT0124_U0_ap_done);

assign ap_channel_done_data_OUT5_M_imag = ((ap_sync_reg_channel_write_data_OUT5_M_imag ^ 1'b1) & FFT0125_U0_ap_done);

assign ap_channel_done_data_OUT5_M_real = ((ap_sync_reg_channel_write_data_OUT5_M_real ^ 1'b1) & FFT0125_U0_ap_done);

assign ap_channel_done_data_OUT6_M_imag = ((ap_sync_reg_channel_write_data_OUT6_M_imag ^ 1'b1) & FFT0126_U0_ap_done);

assign ap_channel_done_data_OUT6_M_real = ((ap_sync_reg_channel_write_data_OUT6_M_real ^ 1'b1) & FFT0126_U0_ap_done);

assign ap_channel_done_data_OUT7_M_imag = ((ap_sync_reg_channel_write_data_OUT7_M_imag ^ 1'b1) & FFT0127_U0_ap_done);

assign ap_channel_done_data_OUT7_M_real = ((ap_sync_reg_channel_write_data_OUT7_M_real ^ 1'b1) & FFT0127_U0_ap_done);

assign ap_channel_done_data_OUT_FFT_M_imag = ((ap_sync_reg_channel_write_data_OUT_FFT_M_imag ^ 1'b1) & FFT0128_U0_ap_done);

assign ap_channel_done_data_OUT_FFT_M_real = ((ap_sync_reg_channel_write_data_OUT_FFT_M_real ^ 1'b1) & FFT0128_U0_ap_done);

assign ap_channel_done_win_IN_M_imag = (mult_window_U0_ap_done & (ap_sync_reg_channel_write_win_IN_M_imag ^ 1'b1));

assign ap_channel_done_win_IN_M_real = (mult_window_U0_ap_done & (ap_sync_reg_channel_write_win_IN_M_real ^ 1'b1));

assign ap_channel_done_xin_M_imag = ((ap_sync_reg_channel_write_xin_M_imag ^ 1'b1) & Block_codeRepl116_pr_U0_ap_done);

assign ap_channel_done_xin_M_real = ((ap_sync_reg_channel_write_xin_M_real ^ 1'b1) & Block_codeRepl116_pr_U0_ap_done);

assign ap_done = Block_codeRepl11627_U0_ap_done;

assign ap_idle = (mult_window_U0_ap_idle & (data_OUT2_M_imag_t_empty_n ^ 1'b1) & (data_OUT1_M_real_t_empty_n ^ 1'b1) & (data_OUT1_M_imag_t_empty_n ^ 1'b1) & (data_OUT0_M_imag_t_empty_n ^ 1'b1) & (data_OUT0_M_real_t_empty_n ^ 1'b1) & (win_IN_M_imag_t_empty_n ^ 1'b1) & (win_IN_M_real_t_empty_n ^ 1'b1) & (xin_M_real_t_empty_n ^ 1'b1) & (xin_M_imag_t_empty_n ^ 1'b1) & (data_OUT_FFT_M_imag_t_empty_n ^ 1'b1) & (data_OUT_FFT_M_real_t_empty_n ^ 1'b1) & (data_OUT7_M_real_t_empty_n ^ 1'b1) & (data_OUT7_M_imag_t_empty_n ^ 1'b1) & (data_OUT6_M_real_t_empty_n ^ 1'b1) & (data_OUT6_M_imag_t_empty_n ^ 1'b1) & (data_OUT5_M_real_t_empty_n ^ 1'b1) & (data_OUT5_M_imag_t_empty_n ^ 1'b1) & (data_OUT4_M_real_t_empty_n ^ 1'b1) & (data_OUT4_M_imag_t_empty_n ^ 1'b1) & (data_OUT3_M_real_t_empty_n ^ 1'b1) & (data_OUT3_M_imag_t_empty_n ^ 1'b1) & (data_OUT2_M_real_t_empty_n ^ 1'b1) & bitreverse_U0_ap_idle & FFT_entry3_U0_ap_idle & FFT0128_U0_ap_idle & FFT0127_U0_ap_idle & FFT0126_U0_ap_idle & FFT0125_U0_ap_idle & FFT0124_U0_ap_idle & FFT0123_U0_ap_idle & FFT0122_U0_ap_idle & FFT0121_U0_ap_idle & Block_codeRepl116_pr_U0_ap_idle & Block_codeRepl11627_U0_ap_idle);

assign ap_ready = ap_sync_ready;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ap_sync_Block_codeRepl116_pr_U0_ap_ready = (ap_sync_reg_Block_codeRepl116_pr_U0_ap_ready | Block_codeRepl116_pr_U0_ap_ready);

assign ap_sync_FFT_entry3_U0_ap_ready = (ap_sync_reg_FFT_entry3_U0_ap_ready | FFT_entry3_U0_ap_ready);

assign ap_sync_channel_write_data_OUT0_M_imag = ((bitreverse_U0_data_OUT0_M_imag_full_n & ap_channel_done_data_OUT0_M_imag) | ap_sync_reg_channel_write_data_OUT0_M_imag);

assign ap_sync_channel_write_data_OUT0_M_real = ((bitreverse_U0_data_OUT0_M_real_full_n & ap_channel_done_data_OUT0_M_real) | ap_sync_reg_channel_write_data_OUT0_M_real);

assign ap_sync_channel_write_data_OUT1_M_imag = ((ap_channel_done_data_OUT1_M_imag & FFT0121_U0_data_OUT1_M_imag_full_n) | ap_sync_reg_channel_write_data_OUT1_M_imag);

assign ap_sync_channel_write_data_OUT1_M_real = ((ap_channel_done_data_OUT1_M_real & FFT0121_U0_data_OUT1_M_real_full_n) | ap_sync_reg_channel_write_data_OUT1_M_real);

assign ap_sync_channel_write_data_OUT2_M_imag = ((ap_channel_done_data_OUT2_M_imag & FFT0122_U0_data_OUT2_M_imag_full_n) | ap_sync_reg_channel_write_data_OUT2_M_imag);

assign ap_sync_channel_write_data_OUT2_M_real = ((ap_channel_done_data_OUT2_M_real & FFT0122_U0_data_OUT2_M_real_full_n) | ap_sync_reg_channel_write_data_OUT2_M_real);

assign ap_sync_channel_write_data_OUT3_M_imag = ((ap_channel_done_data_OUT3_M_imag & FFT0123_U0_data_OUT3_M_imag_full_n) | ap_sync_reg_channel_write_data_OUT3_M_imag);

assign ap_sync_channel_write_data_OUT3_M_real = ((ap_channel_done_data_OUT3_M_real & FFT0123_U0_data_OUT3_M_real_full_n) | ap_sync_reg_channel_write_data_OUT3_M_real);

assign ap_sync_channel_write_data_OUT4_M_imag = ((ap_channel_done_data_OUT4_M_imag & FFT0124_U0_data_OUT4_M_imag_full_n) | ap_sync_reg_channel_write_data_OUT4_M_imag);

assign ap_sync_channel_write_data_OUT4_M_real = ((ap_channel_done_data_OUT4_M_real & FFT0124_U0_data_OUT4_M_real_full_n) | ap_sync_reg_channel_write_data_OUT4_M_real);

assign ap_sync_channel_write_data_OUT5_M_imag = ((ap_channel_done_data_OUT5_M_imag & FFT0125_U0_data_OUT5_M_imag_full_n) | ap_sync_reg_channel_write_data_OUT5_M_imag);

assign ap_sync_channel_write_data_OUT5_M_real = ((ap_channel_done_data_OUT5_M_real & FFT0125_U0_data_OUT5_M_real_full_n) | ap_sync_reg_channel_write_data_OUT5_M_real);

assign ap_sync_channel_write_data_OUT6_M_imag = ((ap_channel_done_data_OUT6_M_imag & FFT0126_U0_data_OUT6_M_imag_full_n) | ap_sync_reg_channel_write_data_OUT6_M_imag);

assign ap_sync_channel_write_data_OUT6_M_real = ((ap_channel_done_data_OUT6_M_real & FFT0126_U0_data_OUT6_M_real_full_n) | ap_sync_reg_channel_write_data_OUT6_M_real);

assign ap_sync_channel_write_data_OUT7_M_imag = ((ap_channel_done_data_OUT7_M_imag & FFT0127_U0_data_OUT7_M_imag_full_n) | ap_sync_reg_channel_write_data_OUT7_M_imag);

assign ap_sync_channel_write_data_OUT7_M_real = ((ap_channel_done_data_OUT7_M_real & FFT0127_U0_data_OUT7_M_real_full_n) | ap_sync_reg_channel_write_data_OUT7_M_real);

assign ap_sync_channel_write_data_OUT_FFT_M_imag = ((ap_channel_done_data_OUT_FFT_M_imag & FFT0128_U0_data_OUT_FFT_M_imag_full_n) | ap_sync_reg_channel_write_data_OUT_FFT_M_imag);

assign ap_sync_channel_write_data_OUT_FFT_M_real = ((ap_channel_done_data_OUT_FFT_M_real & FFT0128_U0_data_OUT_FFT_M_real_full_n) | ap_sync_reg_channel_write_data_OUT_FFT_M_real);

assign ap_sync_channel_write_win_IN_M_imag = ((mult_window_U0_win_IN_M_imag_full_n & ap_channel_done_win_IN_M_imag) | ap_sync_reg_channel_write_win_IN_M_imag);

assign ap_sync_channel_write_win_IN_M_real = ((mult_window_U0_win_IN_M_real_full_n & ap_channel_done_win_IN_M_real) | ap_sync_reg_channel_write_win_IN_M_real);

assign ap_sync_channel_write_xin_M_imag = ((ap_channel_done_xin_M_imag & Block_codeRepl116_pr_U0_xin_M_imag_full_n) | ap_sync_reg_channel_write_xin_M_imag);

assign ap_sync_channel_write_xin_M_real = ((ap_channel_done_xin_M_real & Block_codeRepl116_pr_U0_xin_M_real_full_n) | ap_sync_reg_channel_write_xin_M_real);

assign ap_sync_continue = 1'b1;

assign ap_sync_done = Block_codeRepl11627_U0_ap_done;

assign ap_sync_ready = (ap_sync_FFT_entry3_U0_ap_ready & ap_sync_Block_codeRepl116_pr_U0_ap_ready);

assign bitreverse_U0_ap_continue = (ap_sync_channel_write_data_OUT0_M_real & ap_sync_channel_write_data_OUT0_M_imag);

assign bitreverse_U0_ap_start = (win_IN_M_real_t_empty_n & win_IN_M_imag_t_empty_n);

assign bitreverse_U0_data_OUT0_M_imag_full_n = data_OUT0_M_imag_i_full_n;

assign bitreverse_U0_data_OUT0_M_real_full_n = data_OUT0_M_real_i_full_n;

assign bitreverse_U0_start_full_n = 1'b1;

assign bitreverse_U0_start_write = 1'b0;

assign data_IN_M_imag_TREADY = Block_codeRepl116_pr_U0_data_IN_M_imag_TREADY;

assign data_IN_M_real_TREADY = Block_codeRepl116_pr_U0_data_IN_M_real_TREADY;

assign data_OUT0_M_imag_t_d1 = 32'd0;

assign data_OUT0_M_imag_t_we1 = 1'b0;

assign data_OUT0_M_real_t_d1 = 32'd0;

assign data_OUT0_M_real_t_we1 = 1'b0;

assign data_OUT_M_imag_TDATA = Block_codeRepl11627_U0_data_OUT_M_imag_TDATA;

assign data_OUT_M_imag_TVALID = Block_codeRepl11627_U0_data_OUT_M_imag_TVALID;

assign data_OUT_M_real_TDATA = Block_codeRepl11627_U0_data_OUT_M_real_TDATA;

assign data_OUT_M_real_TVALID = Block_codeRepl11627_U0_data_OUT_M_real_TVALID;

assign mag_OUT_TDATA = Block_codeRepl11627_U0_mag_OUT_TDATA;

assign mag_OUT_TVALID = Block_codeRepl11627_U0_mag_OUT_TVALID;

assign mult_window_U0_ap_continue = (ap_sync_channel_write_win_IN_M_real & ap_sync_channel_write_win_IN_M_imag);

assign mult_window_U0_ap_start = (xin_M_real_t_empty_n & xin_M_imag_t_empty_n);

assign mult_window_U0_start_full_n = 1'b1;

assign mult_window_U0_start_write = 1'b0;

assign mult_window_U0_win_IN_M_imag_full_n = win_IN_M_imag_i_full_n;

assign mult_window_U0_win_IN_M_real_full_n = win_IN_M_real_i_full_n;

assign xin_M_imag_t_d1 = 32'd0;

assign xin_M_imag_t_we1 = 1'b0;

assign xin_M_real_t_d1 = 32'd0;

assign xin_M_real_t_we1 = 1'b0;

endmodule //FFT
