--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf
VGAconstraints.ucf -ucf constraint_led.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc3s50a,tq144,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "inst/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "inst/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: inst/DCM_SP_INST/CLKIN
  Logical resource: inst/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: inst/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 30.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: inst/DCM_SP_INST/CLKIN
  Logical resource: inst/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: inst/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 36.001ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.999ns (250.063MHz) (Tdcmpc)
  Physical resource: inst/DCM_SP_INST/CLKIN
  Logical resource: inst/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: inst/CLKIN_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "inst/CLK0_BUF" derived from  NET 
"inst/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;  duty cycle corrected to 40 nS  
HIGH 20 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 977 paths analyzed, 135 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.719ns.
--------------------------------------------------------------------------------

Paths for end point controller1/vcounter_1 (SLICE_X19Y14.G1), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     33.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller1/vcounter_0 (FF)
  Destination:          controller1/vcounter_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.685ns (Levels of Logic = 4)
  Clock Path Skew:      -0.034ns (0.226 - 0.260)
  Source Clock:         Sense_OBUF rising at 0.000ns
  Destination Clock:    Sense_OBUF rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: controller1/vcounter_0 to controller1/vcounter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y16.XQ      Tcko                  0.631   controller1/vcounter<0>
                                                       controller1/vcounter_0
    SLICE_X16Y14.G4      net (fanout=3)        1.269   controller1/vcounter<0>
    SLICE_X16Y14.Y       Tilo                  0.707   N10
                                                       controller1/vsync_not000112
    SLICE_X16Y14.F4      net (fanout=1)        0.060   controller1/vsync_not000112/O
    SLICE_X16Y14.X       Tilo                  0.692   N10
                                                       controller1/vsync_not000151_SW0
    SLICE_X16Y16.G1      net (fanout=1)        0.557   N10
    SLICE_X16Y16.Y       Tilo                  0.707   controller1/vcounter<0>
                                                       controller1/vsync_not000151
    SLICE_X19Y14.G1      net (fanout=11)       1.335   controller1/vsync_not0001
    SLICE_X19Y14.CLK     Tgck                  0.727   controller1/vcounter<1>
                                                       controller1/vcounter_mux0000<1>1
                                                       controller1/vcounter_1
    -------------------------------------------------  ---------------------------
    Total                                      6.685ns (3.464ns logic, 3.221ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller1/vcounter_1 (FF)
  Destination:          controller1/vcounter_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.353ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Sense_OBUF rising at 0.000ns
  Destination Clock:    Sense_OBUF rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: controller1/vcounter_1 to controller1/vcounter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y14.YQ      Tcko                  0.580   controller1/vcounter<1>
                                                       controller1/vcounter_1
    SLICE_X16Y14.G1      net (fanout=4)        0.988   controller1/vcounter<1>
    SLICE_X16Y14.Y       Tilo                  0.707   N10
                                                       controller1/vsync_not000112
    SLICE_X16Y14.F4      net (fanout=1)        0.060   controller1/vsync_not000112/O
    SLICE_X16Y14.X       Tilo                  0.692   N10
                                                       controller1/vsync_not000151_SW0
    SLICE_X16Y16.G1      net (fanout=1)        0.557   N10
    SLICE_X16Y16.Y       Tilo                  0.707   controller1/vcounter<0>
                                                       controller1/vsync_not000151
    SLICE_X19Y14.G1      net (fanout=11)       1.335   controller1/vsync_not0001
    SLICE_X19Y14.CLK     Tgck                  0.727   controller1/vcounter<1>
                                                       controller1/vcounter_mux0000<1>1
                                                       controller1/vcounter_1
    -------------------------------------------------  ---------------------------
    Total                                      6.353ns (3.413ns logic, 2.940ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.794ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller1/vcounter_2 (FF)
  Destination:          controller1/vcounter_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.205ns (Levels of Logic = 4)
  Clock Path Skew:      -0.001ns (0.003 - 0.004)
  Source Clock:         Sense_OBUF rising at 0.000ns
  Destination Clock:    Sense_OBUF rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: controller1/vcounter_2 to controller1/vcounter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y15.YQ      Tcko                  0.676   controller1/vcounter<3>
                                                       controller1/vcounter_2
    SLICE_X16Y14.G3      net (fanout=4)        0.744   controller1/vcounter<2>
    SLICE_X16Y14.Y       Tilo                  0.707   N10
                                                       controller1/vsync_not000112
    SLICE_X16Y14.F4      net (fanout=1)        0.060   controller1/vsync_not000112/O
    SLICE_X16Y14.X       Tilo                  0.692   N10
                                                       controller1/vsync_not000151_SW0
    SLICE_X16Y16.G1      net (fanout=1)        0.557   N10
    SLICE_X16Y16.Y       Tilo                  0.707   controller1/vcounter<0>
                                                       controller1/vsync_not000151
    SLICE_X19Y14.G1      net (fanout=11)       1.335   controller1/vsync_not0001
    SLICE_X19Y14.CLK     Tgck                  0.727   controller1/vcounter<1>
                                                       controller1/vcounter_mux0000<1>1
                                                       controller1/vcounter_1
    -------------------------------------------------  ---------------------------
    Total                                      6.205ns (3.509ns logic, 2.696ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------

Paths for end point controller1/vcounter_3 (SLICE_X18Y15.F4), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     33.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller1/vcounter_0 (FF)
  Destination:          controller1/vcounter_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.634ns (Levels of Logic = 4)
  Clock Path Skew:      -0.034ns (0.226 - 0.260)
  Source Clock:         Sense_OBUF rising at 0.000ns
  Destination Clock:    Sense_OBUF rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: controller1/vcounter_0 to controller1/vcounter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y16.XQ      Tcko                  0.631   controller1/vcounter<0>
                                                       controller1/vcounter_0
    SLICE_X16Y14.G4      net (fanout=3)        1.269   controller1/vcounter<0>
    SLICE_X16Y14.Y       Tilo                  0.707   N10
                                                       controller1/vsync_not000112
    SLICE_X16Y14.F4      net (fanout=1)        0.060   controller1/vsync_not000112/O
    SLICE_X16Y14.X       Tilo                  0.692   N10
                                                       controller1/vsync_not000151_SW0
    SLICE_X16Y16.G1      net (fanout=1)        0.557   N10
    SLICE_X16Y16.Y       Tilo                  0.707   controller1/vcounter<0>
                                                       controller1/vsync_not000151
    SLICE_X18Y15.F4      net (fanout=11)       1.209   controller1/vsync_not0001
    SLICE_X18Y15.CLK     Tfck                  0.802   controller1/vcounter<3>
                                                       controller1/vcounter_mux0000<3>1
                                                       controller1/vcounter_3
    -------------------------------------------------  ---------------------------
    Total                                      6.634ns (3.539ns logic, 3.095ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.697ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller1/vcounter_1 (FF)
  Destination:          controller1/vcounter_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.302ns (Levels of Logic = 4)
  Clock Path Skew:      -0.001ns (0.003 - 0.004)
  Source Clock:         Sense_OBUF rising at 0.000ns
  Destination Clock:    Sense_OBUF rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: controller1/vcounter_1 to controller1/vcounter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y14.YQ      Tcko                  0.580   controller1/vcounter<1>
                                                       controller1/vcounter_1
    SLICE_X16Y14.G1      net (fanout=4)        0.988   controller1/vcounter<1>
    SLICE_X16Y14.Y       Tilo                  0.707   N10
                                                       controller1/vsync_not000112
    SLICE_X16Y14.F4      net (fanout=1)        0.060   controller1/vsync_not000112/O
    SLICE_X16Y14.X       Tilo                  0.692   N10
                                                       controller1/vsync_not000151_SW0
    SLICE_X16Y16.G1      net (fanout=1)        0.557   N10
    SLICE_X16Y16.Y       Tilo                  0.707   controller1/vcounter<0>
                                                       controller1/vsync_not000151
    SLICE_X18Y15.F4      net (fanout=11)       1.209   controller1/vsync_not0001
    SLICE_X18Y15.CLK     Tfck                  0.802   controller1/vcounter<3>
                                                       controller1/vcounter_mux0000<3>1
                                                       controller1/vcounter_3
    -------------------------------------------------  ---------------------------
    Total                                      6.302ns (3.488ns logic, 2.814ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.846ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller1/vcounter_2 (FF)
  Destination:          controller1/vcounter_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.154ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Sense_OBUF rising at 0.000ns
  Destination Clock:    Sense_OBUF rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: controller1/vcounter_2 to controller1/vcounter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y15.YQ      Tcko                  0.676   controller1/vcounter<3>
                                                       controller1/vcounter_2
    SLICE_X16Y14.G3      net (fanout=4)        0.744   controller1/vcounter<2>
    SLICE_X16Y14.Y       Tilo                  0.707   N10
                                                       controller1/vsync_not000112
    SLICE_X16Y14.F4      net (fanout=1)        0.060   controller1/vsync_not000112/O
    SLICE_X16Y14.X       Tilo                  0.692   N10
                                                       controller1/vsync_not000151_SW0
    SLICE_X16Y16.G1      net (fanout=1)        0.557   N10
    SLICE_X16Y16.Y       Tilo                  0.707   controller1/vcounter<0>
                                                       controller1/vsync_not000151
    SLICE_X18Y15.F4      net (fanout=11)       1.209   controller1/vsync_not0001
    SLICE_X18Y15.CLK     Tfck                  0.802   controller1/vcounter<3>
                                                       controller1/vcounter_mux0000<3>1
                                                       controller1/vcounter_3
    -------------------------------------------------  ---------------------------
    Total                                      6.154ns (3.584ns logic, 2.570ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------

Paths for end point controller1/vcounter_6 (SLICE_X16Y18.G2), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     33.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller1/vcounter_0 (FF)
  Destination:          controller1/vcounter_6 (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.194ns (Levels of Logic = 4)
  Clock Path Skew:      0.003ns (0.007 - 0.004)
  Source Clock:         Sense_OBUF rising at 0.000ns
  Destination Clock:    Sense_OBUF rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: controller1/vcounter_0 to controller1/vcounter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y16.XQ      Tcko                  0.631   controller1/vcounter<0>
                                                       controller1/vcounter_0
    SLICE_X16Y14.G4      net (fanout=3)        1.269   controller1/vcounter<0>
    SLICE_X16Y14.Y       Tilo                  0.707   N10
                                                       controller1/vsync_not000112
    SLICE_X16Y14.F4      net (fanout=1)        0.060   controller1/vsync_not000112/O
    SLICE_X16Y14.X       Tilo                  0.692   N10
                                                       controller1/vsync_not000151_SW0
    SLICE_X16Y16.G1      net (fanout=1)        0.557   N10
    SLICE_X16Y16.Y       Tilo                  0.707   controller1/vcounter<0>
                                                       controller1/vsync_not000151
    SLICE_X16Y18.G2      net (fanout=11)       0.754   controller1/vsync_not0001
    SLICE_X16Y18.CLK     Tgck                  0.817   controller1/vcounter<7>
                                                       controller1/vcounter_mux0000<6>1
                                                       controller1/vcounter_6
    -------------------------------------------------  ---------------------------
    Total                                      6.194ns (3.554ns logic, 2.640ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller1/vcounter_1 (FF)
  Destination:          controller1/vcounter_6 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.862ns (Levels of Logic = 4)
  Clock Path Skew:      -0.040ns (0.225 - 0.265)
  Source Clock:         Sense_OBUF rising at 0.000ns
  Destination Clock:    Sense_OBUF rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: controller1/vcounter_1 to controller1/vcounter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y14.YQ      Tcko                  0.580   controller1/vcounter<1>
                                                       controller1/vcounter_1
    SLICE_X16Y14.G1      net (fanout=4)        0.988   controller1/vcounter<1>
    SLICE_X16Y14.Y       Tilo                  0.707   N10
                                                       controller1/vsync_not000112
    SLICE_X16Y14.F4      net (fanout=1)        0.060   controller1/vsync_not000112/O
    SLICE_X16Y14.X       Tilo                  0.692   N10
                                                       controller1/vsync_not000151_SW0
    SLICE_X16Y16.G1      net (fanout=1)        0.557   N10
    SLICE_X16Y16.Y       Tilo                  0.707   controller1/vcounter<0>
                                                       controller1/vsync_not000151
    SLICE_X16Y18.G2      net (fanout=11)       0.754   controller1/vsync_not0001
    SLICE_X16Y18.CLK     Tgck                  0.817   controller1/vcounter<7>
                                                       controller1/vcounter_mux0000<6>1
                                                       controller1/vcounter_6
    -------------------------------------------------  ---------------------------
    Total                                      5.862ns (3.503ns logic, 2.359ns route)
                                                       (59.8% logic, 40.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller1/vcounter_2 (FF)
  Destination:          controller1/vcounter_6 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.714ns (Levels of Logic = 4)
  Clock Path Skew:      -0.040ns (0.225 - 0.265)
  Source Clock:         Sense_OBUF rising at 0.000ns
  Destination Clock:    Sense_OBUF rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: controller1/vcounter_2 to controller1/vcounter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y15.YQ      Tcko                  0.676   controller1/vcounter<3>
                                                       controller1/vcounter_2
    SLICE_X16Y14.G3      net (fanout=4)        0.744   controller1/vcounter<2>
    SLICE_X16Y14.Y       Tilo                  0.707   N10
                                                       controller1/vsync_not000112
    SLICE_X16Y14.F4      net (fanout=1)        0.060   controller1/vsync_not000112/O
    SLICE_X16Y14.X       Tilo                  0.692   N10
                                                       controller1/vsync_not000151_SW0
    SLICE_X16Y16.G1      net (fanout=1)        0.557   N10
    SLICE_X16Y16.Y       Tilo                  0.707   controller1/vcounter<0>
                                                       controller1/vsync_not000151
    SLICE_X16Y18.G2      net (fanout=11)       0.754   controller1/vsync_not0001
    SLICE_X16Y18.CLK     Tgck                  0.817   controller1/vcounter<7>
                                                       controller1/vcounter_mux0000<6>1
                                                       controller1/vcounter_6
    -------------------------------------------------  ---------------------------
    Total                                      5.714ns (3.599ns logic, 2.115ns route)
                                                       (63.0% logic, 37.0% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "inst/CLK0_BUF" derived from
 NET "inst/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
 duty cycle corrected to 40 nS  HIGH 20 nS 

--------------------------------------------------------------------------------

Paths for end point controller1/hsync (SLICE_X20Y10.F1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.370ns (requirement - (clock path skew + uncertainty - data path))
  Source:               controller1/hcounter_6 (FF)
  Destination:          controller1/hsync (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.446ns (Levels of Logic = 1)
  Clock Path Skew:      0.076ns (0.307 - 0.231)
  Source Clock:         Sense_OBUF rising at 40.000ns
  Destination Clock:    Sense_OBUF rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: controller1/hcounter_6 to controller1/hsync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y13.YQ      Tcko                  0.464   controller1/hcounter<7>
                                                       controller1/hcounter_6
    SLICE_X20Y10.F1      net (fanout=5)        0.477   controller1/hcounter<6>
    SLICE_X20Y10.CLK     Tckf        (-Th)    -0.505   controller1/hsync
                                                       controller1/hsync_mux0000
                                                       controller1/hsync
    -------------------------------------------------  ---------------------------
    Total                                      1.446ns (0.969ns logic, 0.477ns route)
                                                       (67.0% logic, 33.0% route)

--------------------------------------------------------------------------------

Paths for end point controller1/vsync (SLICE_X16Y12.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.370ns (requirement - (clock path skew + uncertainty - data path))
  Source:               controller1/vcounter_2 (FF)
  Destination:          controller1/vsync (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.409ns (Levels of Logic = 1)
  Clock Path Skew:      0.039ns (0.265 - 0.226)
  Source Clock:         Sense_OBUF rising at 40.000ns
  Destination Clock:    Sense_OBUF rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: controller1/vcounter_2 to controller1/vsync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y15.YQ      Tcko                  0.541   controller1/vcounter<3>
                                                       controller1/vcounter_2
    SLICE_X16Y12.F3      net (fanout=4)        0.363   controller1/vcounter<2>
    SLICE_X16Y12.CLK     Tckf        (-Th)    -0.505   controller1/vsync
                                                       controller1/vsync_mux000027
                                                       controller1/vsync
    -------------------------------------------------  ---------------------------
    Total                                      1.409ns (1.046ns logic, 0.363ns route)
                                                       (74.2% logic, 25.8% route)

--------------------------------------------------------------------------------

Paths for end point controller1/hsync (SLICE_X20Y10.F2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.495ns (requirement - (clock path skew + uncertainty - data path))
  Source:               controller1/hcounter_4 (FF)
  Destination:          controller1/hsync (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.572ns (Levels of Logic = 1)
  Clock Path Skew:      0.077ns (0.307 - 0.230)
  Source Clock:         Sense_OBUF rising at 40.000ns
  Destination Clock:    Sense_OBUF rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: controller1/hcounter_4 to controller1/hsync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y10.YQ      Tcko                  0.541   controller1/hcounter<5>
                                                       controller1/hcounter_4
    SLICE_X20Y10.F2      net (fanout=5)        0.526   controller1/hcounter<4>
    SLICE_X20Y10.CLK     Tckf        (-Th)    -0.505   controller1/hsync
                                                       controller1/hsync_mux0000
                                                       controller1/hsync
    -------------------------------------------------  ---------------------------
    Total                                      1.572ns (1.046ns logic, 0.526ns route)
                                                       (66.5% logic, 33.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "inst/CLK0_BUF" derived from
 NET "inst/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
 duty cycle corrected to 40 nS  HIGH 20 nS 

--------------------------------------------------------------------------------
Slack: 36.001ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.999ns (250.063MHz) (Tdcmpco)
  Physical resource: inst/DCM_SP_INST/CLK0
  Logical resource: inst/DCM_SP_INST/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: inst/CLK0_BUF
--------------------------------------------------------------------------------
Slack: 38.398ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.801ns (Tcl)
  Physical resource: controller1/vcounter<5>/CLK
  Logical resource: controller1/vcounter_5/CK
  Location pin: SLICE_X16Y17.CLK
  Clock network: Sense_OBUF
--------------------------------------------------------------------------------
Slack: 38.398ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.801ns (Tch)
  Physical resource: controller1/vcounter<5>/CLK
  Logical resource: controller1/vcounter_5/CK
  Location pin: SLICE_X16Y17.CLK
  Clock network: Sense_OBUF
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for inst/CLKIN_IBUFG
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|inst/CLKIN_IBUFG               |     40.000ns|     10.000ns|      6.719ns|            0|            0|            0|          977|
| inst/CLK0_BUF                 |     40.000ns|      6.719ns|          N/A|            0|            0|          977|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.719|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 977 paths, 0 nets, and 248 connections

Design statistics:
   Minimum period:  10.000ns{1}   (Maximum frequency: 100.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Feb 02 18:30:44 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4524 MB



