

================================================================
== Vivado HLS Report for 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s'
================================================================
* Date:           Sat Apr  6 17:13:38 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100t-fgg676-2L


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.105|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   13|   13|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.97>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%data_4_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_4_V_read)" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 15 'read' 'data_4_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%data_3_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_3_V_read)" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 16 'read' 'data_3_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%data_2_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_2_V_read)" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 17 'read' 'data_2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%data_1_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_1_V_read)" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 18 'read' 'data_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%data_0_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_0_V_read)" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 19 'read' 'data_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.97ns)   --->   "%icmp_ln1496 = icmp slt i16 %data_0_V_read_1, %data_1_V_read_1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 20 'icmp' 'icmp_ln1496' <Predicate = true> <Delay = 1.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.97ns)   --->   "%icmp_ln1496_1 = icmp slt i16 %data_2_V_read_1, %data_3_V_read_1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 21 'icmp' 'icmp_ln1496_1' <Predicate = true> <Delay = 1.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.10>
ST_2 : Operation 22 [1/1] (1.06ns)   --->   "%select_ln65 = select i1 %icmp_ln1496, i16 %data_1_V_read_1, i16 %data_0_V_read_1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 22 'select' 'select_ln65' <Predicate = true> <Delay = 1.06> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.06ns)   --->   "%select_ln65_1 = select i1 %icmp_ln1496_1, i16 %data_3_V_read_1, i16 %data_2_V_read_1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 23 'select' 'select_ln65_1' <Predicate = true> <Delay = 1.06> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.97ns)   --->   "%icmp_ln1496_2 = icmp slt i16 %select_ln65, %select_ln65_1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 24 'icmp' 'icmp_ln1496_2' <Predicate = true> <Delay = 1.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.06ns)   --->   "%select_ln65_2 = select i1 %icmp_ln1496_2, i16 %select_ln65_1, i16 %select_ln65" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 25 'select' 'select_ln65_2' <Predicate = true> <Delay = 1.06> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.04>
ST_3 : Operation 26 [1/1] (1.97ns)   --->   "%icmp_ln1496_3 = icmp slt i16 %select_ln65_2, %data_4_V_read_1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 26 'icmp' 'icmp_ln1496_3' <Predicate = true> <Delay = 1.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (1.06ns)   --->   "%x_max_V = select i1 %icmp_ln1496_3, i16 %data_4_V_read_1, i16 %select_ln65_2" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 27 'select' 'x_max_V' <Predicate = true> <Delay = 1.06> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.96>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i16 %data_0_V_read_1 to i17" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 28 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i16 %x_max_V to i17" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 29 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (1.84ns)   --->   "%sub_ln1193 = sub i17 %sext_ln703, %sext_ln703_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 30 'sub' 'sub_ln1193' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193, i32 16)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 31 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193, i32 15)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 32 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%xor_ln786 = xor i1 %tmp_2, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 33 'xor' 'xor_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%and_ln786 = and i1 %tmp, %xor_ln786" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 34 'and' 'and_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%xor_ln340_5 = xor i1 %tmp, %tmp_2" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 35 'xor' 'xor_ln340_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%xor_ln340 = xor i1 %tmp, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 36 'xor' 'xor_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%or_ln340 = or i1 %tmp_2, %xor_ln340" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 37 'or' 'or_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln703_2 = sext i16 %data_1_V_read_1 to i17" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 38 'sext' 'sext_ln703_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (1.84ns)   --->   "%sub_ln1193_1 = sub i17 %sext_ln703_2, %sext_ln703_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 39 'sub' 'sub_ln1193_1' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_1, i32 16)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 40 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_1, i32 15)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 41 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_1)   --->   "%xor_ln786_1 = xor i1 %tmp_6, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 42 'xor' 'xor_ln786_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_1)   --->   "%and_ln786_1 = and i1 %tmp_4, %xor_ln786_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 43 'and' 'and_ln786_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node y_V_1)   --->   "%xor_ln340_6 = xor i1 %tmp_4, %tmp_6" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 44 'xor' 'xor_ln340_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node y_V_1)   --->   "%xor_ln340_1 = xor i1 %tmp_4, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 45 'xor' 'xor_ln340_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node y_V_1)   --->   "%or_ln340_1 = or i1 %tmp_6, %xor_ln340_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 46 'or' 'or_ln340_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln703_3 = sext i16 %data_2_V_read_1 to i17" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 47 'sext' 'sext_ln703_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (1.84ns)   --->   "%sub_ln1193_2 = sub i17 %sext_ln703_3, %sext_ln703_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 48 'sub' 'sub_ln1193_2' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_2, i32 16)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 49 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_2, i32 15)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 50 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_2)   --->   "%xor_ln786_2 = xor i1 %tmp_10, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 51 'xor' 'xor_ln786_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_2)   --->   "%and_ln786_2 = and i1 %tmp_8, %xor_ln786_2" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 52 'and' 'and_ln786_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node y_V_2)   --->   "%xor_ln340_7 = xor i1 %tmp_8, %tmp_10" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 53 'xor' 'xor_ln340_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node y_V_2)   --->   "%xor_ln340_2 = xor i1 %tmp_8, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 54 'xor' 'xor_ln340_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node y_V_2)   --->   "%or_ln340_2 = or i1 %tmp_10, %xor_ln340_2" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 55 'or' 'or_ln340_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln703_4 = sext i16 %data_3_V_read_1 to i17" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 56 'sext' 'sext_ln703_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (1.84ns)   --->   "%sub_ln1193_3 = sub i17 %sext_ln703_4, %sext_ln703_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 57 'sub' 'sub_ln1193_3' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_3, i32 16)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 58 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_3, i32 15)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 59 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_3)   --->   "%xor_ln786_3 = xor i1 %tmp_12, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 60 'xor' 'xor_ln786_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_3)   --->   "%and_ln786_3 = and i1 %tmp_11, %xor_ln786_3" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 61 'and' 'and_ln786_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node y_V_3)   --->   "%xor_ln340_8 = xor i1 %tmp_11, %tmp_12" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 62 'xor' 'xor_ln340_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node y_V_3)   --->   "%xor_ln340_3 = xor i1 %tmp_11, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 63 'xor' 'xor_ln340_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node y_V_3)   --->   "%or_ln340_3 = or i1 %tmp_12, %xor_ln340_3" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 64 'or' 'or_ln340_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln703_5 = sext i16 %data_4_V_read_1 to i17" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 65 'sext' 'sext_ln703_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (1.84ns)   --->   "%sub_ln1193_4 = sub i17 %sext_ln703_5, %sext_ln703_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 66 'sub' 'sub_ln1193_4' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_4, i32 16)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 67 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_4, i32 15)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 68 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_4)   --->   "%xor_ln786_4 = xor i1 %tmp_14, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 69 'xor' 'xor_ln786_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_4)   --->   "%and_ln786_4 = and i1 %tmp_13, %xor_ln786_4" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 70 'and' 'and_ln786_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node y_V_4)   --->   "%xor_ln340_9 = xor i1 %tmp_13, %tmp_14" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 71 'xor' 'xor_ln340_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node y_V_4)   --->   "%xor_ln340_4 = xor i1 %tmp_13, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 72 'xor' 'xor_ln340_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node y_V_4)   --->   "%or_ln340_4 = or i1 %tmp_14, %xor_ln340_4" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 73 'or' 'or_ln340_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_1 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %sub_ln1193, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 74 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%select_ln340 = select i1 %xor_ln340_5, i10 511, i10 %tmp_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 75 'select' 'select_ln340' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (1.06ns) (out node of the LUT)   --->   "%select_ln388 = select i1 %and_ln786, i10 -512, i10 %tmp_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 76 'select' 'select_ln388' <Predicate = true> <Delay = 1.06> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (1.06ns) (out node of the LUT)   --->   "%y_V = select i1 %or_ln340, i10 %select_ln340, i10 %select_ln388" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 77 'select' 'y_V' <Predicate = true> <Delay = 1.06> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_3 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %sub_ln1193_1, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 78 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node y_V_1)   --->   "%select_ln340_2 = select i1 %xor_ln340_6, i10 511, i10 %tmp_3" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 79 'select' 'select_ln340_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (1.06ns) (out node of the LUT)   --->   "%select_ln388_1 = select i1 %and_ln786_1, i10 -512, i10 %tmp_3" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 80 'select' 'select_ln388_1' <Predicate = true> <Delay = 1.06> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (1.06ns) (out node of the LUT)   --->   "%y_V_1 = select i1 %or_ln340_1, i10 %select_ln340_2, i10 %select_ln388_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 81 'select' 'y_V_1' <Predicate = true> <Delay = 1.06> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_5 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %sub_ln1193_2, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 82 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node y_V_2)   --->   "%select_ln340_4 = select i1 %xor_ln340_7, i10 511, i10 %tmp_5" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 83 'select' 'select_ln340_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (1.06ns) (out node of the LUT)   --->   "%select_ln388_2 = select i1 %and_ln786_2, i10 -512, i10 %tmp_5" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 84 'select' 'select_ln388_2' <Predicate = true> <Delay = 1.06> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (1.06ns) (out node of the LUT)   --->   "%y_V_2 = select i1 %or_ln340_2, i10 %select_ln340_4, i10 %select_ln388_2" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 85 'select' 'y_V_2' <Predicate = true> <Delay = 1.06> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_7 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %sub_ln1193_3, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 86 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node y_V_3)   --->   "%select_ln340_6 = select i1 %xor_ln340_8, i10 511, i10 %tmp_7" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 87 'select' 'select_ln340_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (1.06ns) (out node of the LUT)   --->   "%select_ln388_3 = select i1 %and_ln786_3, i10 -512, i10 %tmp_7" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 88 'select' 'select_ln388_3' <Predicate = true> <Delay = 1.06> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (1.06ns) (out node of the LUT)   --->   "%y_V_3 = select i1 %or_ln340_3, i10 %select_ln340_6, i10 %select_ln388_3" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 89 'select' 'y_V_3' <Predicate = true> <Delay = 1.06> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_9 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %sub_ln1193_4, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 90 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node y_V_4)   --->   "%select_ln340_8 = select i1 %xor_ln340_9, i10 511, i10 %tmp_9" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 91 'select' 'select_ln340_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (1.06ns) (out node of the LUT)   --->   "%select_ln388_4 = select i1 %and_ln786_4, i10 -512, i10 %tmp_9" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 92 'select' 'select_ln388_4' <Predicate = true> <Delay = 1.06> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (1.06ns) (out node of the LUT)   --->   "%y_V_4 = select i1 %or_ln340_4, i10 %select_ln340_8, i10 %select_ln388_4" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 93 'select' 'y_V_4' <Predicate = true> <Delay = 1.06> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.77>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln255 = zext i10 %y_V to i64" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 94 'zext' 'zext_ln255' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%exp_table1_addr = getelementptr [1024 x i18]* @exp_table1, i64 0, i64 %zext_ln255" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 95 'getelementptr' 'exp_table1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [2/2] (2.77ns)   --->   "%exp_res_0_V = load i18* %exp_table1_addr, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 96 'load' 'exp_res_0_V' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln255_1 = zext i10 %y_V_1 to i64" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 97 'zext' 'zext_ln255_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%exp_table1_addr_1 = getelementptr [1024 x i18]* @exp_table1, i64 0, i64 %zext_ln255_1" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 98 'getelementptr' 'exp_table1_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [2/2] (2.77ns)   --->   "%exp_res_1_V = load i18* %exp_table1_addr_1, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 99 'load' 'exp_res_1_V' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln255_2 = zext i10 %y_V_2 to i64" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 100 'zext' 'zext_ln255_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%exp_table1_addr_2 = getelementptr [1024 x i18]* @exp_table1, i64 0, i64 %zext_ln255_2" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 101 'getelementptr' 'exp_table1_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [2/2] (2.77ns)   --->   "%exp_res_2_V = load i18* %exp_table1_addr_2, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 102 'load' 'exp_res_2_V' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln255_4 = zext i10 %y_V_4 to i64" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 103 'zext' 'zext_ln255_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%exp_table1_addr_4 = getelementptr [1024 x i18]* @exp_table1, i64 0, i64 %zext_ln255_4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 104 'getelementptr' 'exp_table1_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [2/2] (2.77ns)   --->   "%exp_res_4_V = load i18* %exp_table1_addr_4, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 105 'load' 'exp_res_4_V' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 6 <SV = 5> <Delay = 2.77>
ST_6 : Operation 106 [1/2] (2.77ns)   --->   "%exp_res_0_V = load i18* %exp_table1_addr, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 106 'load' 'exp_res_0_V' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_6 : Operation 107 [1/2] (2.77ns)   --->   "%exp_res_1_V = load i18* %exp_table1_addr_1, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 107 'load' 'exp_res_1_V' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_6 : Operation 108 [1/2] (2.77ns)   --->   "%exp_res_2_V = load i18* %exp_table1_addr_2, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 108 'load' 'exp_res_2_V' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln255_3 = zext i10 %y_V_3 to i64" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 109 'zext' 'zext_ln255_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%exp_table1_addr_3 = getelementptr [1024 x i18]* @exp_table1, i64 0, i64 %zext_ln255_3" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 110 'getelementptr' 'exp_table1_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [2/2] (2.77ns)   --->   "%exp_res_3_V = load i18* %exp_table1_addr_3, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 111 'load' 'exp_res_3_V' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_6 : Operation 112 [1/2] (2.77ns)   --->   "%exp_res_4_V = load i18* %exp_table1_addr_4, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 112 'load' 'exp_res_4_V' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 7 <SV = 6> <Delay = 2.77>
ST_7 : Operation 113 [1/2] (2.77ns)   --->   "%exp_res_3_V = load i18* %exp_table1_addr_3, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 113 'load' 'exp_res_3_V' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_7 : Operation 114 [1/1] (1.88ns)   --->   "%add_ln703 = add i18 %exp_res_1_V, %exp_res_0_V" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 114 'add' 'add_ln703' <Predicate = true> <Delay = 1.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 115 [1/1] (1.88ns)   --->   "%add_ln703_1 = add i18 %exp_res_4_V, %exp_res_2_V" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 115 'add' 'add_ln703_1' <Predicate = true> <Delay = 1.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.36>
ST_8 : Operation 116 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_2 = add i18 %exp_res_3_V, %add_ln703_1" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 116 'add' 'add_ln703_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.68> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 117 [1/1] (3.36ns) (root node of TernaryAdder)   --->   "%exp_sum_V = add i18 %add_ln703, %add_ln703_2" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 117 'add' 'exp_sum_V' <Predicate = true> <Delay = 3.36> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.68> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%y_V_5 = call i10 @_ssdm_op_PartSelect.i10.i18.i32.i32(i18 %exp_sum_V, i32 8, i32 17)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 118 'partselect' 'y_V_5' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 2.77>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln265 = zext i10 %y_V_5 to i64" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 119 'zext' 'zext_ln265' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "%invert_table2_addr = getelementptr [1024 x i18]* @invert_table2, i64 0, i64 %zext_ln265" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 120 'getelementptr' 'invert_table2_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 121 [2/2] (2.77ns)   --->   "%inv_exp_sum_V = load i18* %invert_table2_addr, align 4" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 121 'load' 'inv_exp_sum_V' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 10 <SV = 9> <Delay = 2.77>
ST_10 : Operation 122 [1/2] (2.77ns)   --->   "%inv_exp_sum_V = load i18* %invert_table2_addr, align 4" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 122 'load' 'inv_exp_sum_V' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 11 <SV = 10> <Delay = 3.76>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i18 %inv_exp_sum_V to i30" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 123 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i18 %exp_res_0_V to i30" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 124 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 125 [3/3] (3.76ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i30 %sext_ln1118, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 125 'mul' 'mul_ln1118' <Predicate = true> <Delay = 3.76> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.76> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i18 %exp_res_1_V to i30" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 126 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 127 [3/3] (3.76ns) (root node of the DSP)   --->   "%mul_ln1118_1 = mul i30 %sext_ln1118_1, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 127 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 3.76> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.76> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i18 %exp_res_2_V to i30" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 128 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 129 [3/3] (3.76ns) (root node of the DSP)   --->   "%mul_ln1118_2 = mul i30 %sext_ln1118_2, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 129 'mul' 'mul_ln1118_2' <Predicate = true> <Delay = 3.76> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.76> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i18 %exp_res_3_V to i30" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 130 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 131 [3/3] (3.76ns) (root node of the DSP)   --->   "%mul_ln1118_3 = mul i30 %sext_ln1118_3, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 131 'mul' 'mul_ln1118_3' <Predicate = true> <Delay = 3.76> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.76> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i18 %exp_res_4_V to i30" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 132 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 133 [3/3] (3.76ns) (root node of the DSP)   --->   "%mul_ln1118_4 = mul i30 %sext_ln1118_4, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 133 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 3.76> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.76> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 3.76>
ST_12 : Operation 134 [2/3] (3.76ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i30 %sext_ln1118, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 134 'mul' 'mul_ln1118' <Predicate = true> <Delay = 3.76> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.76> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 135 [2/3] (3.76ns) (root node of the DSP)   --->   "%mul_ln1118_1 = mul i30 %sext_ln1118_1, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 135 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 3.76> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.76> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 136 [2/3] (3.76ns) (root node of the DSP)   --->   "%mul_ln1118_2 = mul i30 %sext_ln1118_2, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 136 'mul' 'mul_ln1118_2' <Predicate = true> <Delay = 3.76> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.76> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 137 [2/3] (3.76ns) (root node of the DSP)   --->   "%mul_ln1118_3 = mul i30 %sext_ln1118_3, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 137 'mul' 'mul_ln1118_3' <Predicate = true> <Delay = 3.76> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.76> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 138 [2/3] (3.76ns) (root node of the DSP)   --->   "%mul_ln1118_4 = mul i30 %sext_ln1118_4, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 138 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 3.76> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.76> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 139 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i30 %sext_ln1118, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 139 'mul' 'mul_ln1118' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.76> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 140 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_1 = mul i30 %sext_ln1118_1, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 140 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.76> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 141 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_2 = mul i30 %sext_ln1118_2, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 141 'mul' 'mul_ln1118_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.76> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 142 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_3 = mul i30 %sext_ln1118_3, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 142 'mul' 'mul_ln1118_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.76> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 143 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_4 = mul i30 %sext_ln1118_4, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 143 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.76> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str9) nounwind" [firmware/nnet_utils/nnet_activation.h:217]   --->   Operation 144 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 145 [1/1] (0.00ns)   --->   "%res_0_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln1118, i32 14, i32 29)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 145 'partselect' 'res_0_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 146 [1/1] (0.00ns)   --->   "%res_1_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln1118_1, i32 14, i32 29)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 146 'partselect' 'res_1_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 147 [1/1] (0.00ns)   --->   "%res_2_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln1118_2, i32 14, i32 29)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 147 'partselect' 'res_2_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 148 [1/1] (0.00ns)   --->   "%res_3_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln1118_3, i32 14, i32 29)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 148 'partselect' 'res_3_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 149 [1/1] (0.00ns)   --->   "%res_4_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln1118_4, i32 14, i32 29)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 149 'partselect' 'res_4_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i16, i16, i16, i16, i16 } undef, i16 %res_0_V_write_assign, 0" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 150 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 151 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i16, i16, i16, i16, i16 } %mrv, i16 %res_1_V_write_assign, 1" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 151 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 152 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i16, i16, i16, i16, i16 } %mrv_1, i16 %res_2_V_write_assign, 2" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 152 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 153 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i16, i16, i16, i16, i16 } %mrv_2, i16 %res_3_V_write_assign, 3" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 153 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 154 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i16, i16, i16, i16, i16 } %mrv_3, i16 %res_4_V_write_assign, 4" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 154 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 155 [1/1] (0.00ns)   --->   "ret { i16, i16, i16, i16, i16 } %mrv_4" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 155 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_3_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_4_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ exp_table1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[11111]; IO mode=ap_memory:ce=0
Port [ invert_table2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_4_V_read_1      (read         ) [ 011110000000000]
data_3_V_read_1      (read         ) [ 011110000000000]
data_2_V_read_1      (read         ) [ 011110000000000]
data_1_V_read_1      (read         ) [ 011110000000000]
data_0_V_read_1      (read         ) [ 011110000000000]
icmp_ln1496          (icmp         ) [ 011000000000000]
icmp_ln1496_1        (icmp         ) [ 011000000000000]
select_ln65          (select       ) [ 000000000000000]
select_ln65_1        (select       ) [ 000000000000000]
icmp_ln1496_2        (icmp         ) [ 000000000000000]
select_ln65_2        (select       ) [ 010100000000000]
icmp_ln1496_3        (icmp         ) [ 000000000000000]
x_max_V              (select       ) [ 010010000000000]
sext_ln703           (sext         ) [ 000000000000000]
sext_ln703_1         (sext         ) [ 000000000000000]
sub_ln1193           (sub          ) [ 000000000000000]
tmp                  (bitselect    ) [ 000000000000000]
tmp_2                (bitselect    ) [ 000000000000000]
xor_ln786            (xor          ) [ 000000000000000]
and_ln786            (and          ) [ 000000000000000]
xor_ln340_5          (xor          ) [ 000000000000000]
xor_ln340            (xor          ) [ 000000000000000]
or_ln340             (or           ) [ 000000000000000]
sext_ln703_2         (sext         ) [ 000000000000000]
sub_ln1193_1         (sub          ) [ 000000000000000]
tmp_4                (bitselect    ) [ 000000000000000]
tmp_6                (bitselect    ) [ 000000000000000]
xor_ln786_1          (xor          ) [ 000000000000000]
and_ln786_1          (and          ) [ 000000000000000]
xor_ln340_6          (xor          ) [ 000000000000000]
xor_ln340_1          (xor          ) [ 000000000000000]
or_ln340_1           (or           ) [ 000000000000000]
sext_ln703_3         (sext         ) [ 000000000000000]
sub_ln1193_2         (sub          ) [ 000000000000000]
tmp_8                (bitselect    ) [ 000000000000000]
tmp_10               (bitselect    ) [ 000000000000000]
xor_ln786_2          (xor          ) [ 000000000000000]
and_ln786_2          (and          ) [ 000000000000000]
xor_ln340_7          (xor          ) [ 000000000000000]
xor_ln340_2          (xor          ) [ 000000000000000]
or_ln340_2           (or           ) [ 000000000000000]
sext_ln703_4         (sext         ) [ 000000000000000]
sub_ln1193_3         (sub          ) [ 000000000000000]
tmp_11               (bitselect    ) [ 000000000000000]
tmp_12               (bitselect    ) [ 000000000000000]
xor_ln786_3          (xor          ) [ 000000000000000]
and_ln786_3          (and          ) [ 000000000000000]
xor_ln340_8          (xor          ) [ 000000000000000]
xor_ln340_3          (xor          ) [ 000000000000000]
or_ln340_3           (or           ) [ 000000000000000]
sext_ln703_5         (sext         ) [ 000000000000000]
sub_ln1193_4         (sub          ) [ 000000000000000]
tmp_13               (bitselect    ) [ 000000000000000]
tmp_14               (bitselect    ) [ 000000000000000]
xor_ln786_4          (xor          ) [ 000000000000000]
and_ln786_4          (and          ) [ 000000000000000]
xor_ln340_9          (xor          ) [ 000000000000000]
xor_ln340_4          (xor          ) [ 000000000000000]
or_ln340_4           (or           ) [ 000000000000000]
tmp_1                (partselect   ) [ 000000000000000]
select_ln340         (select       ) [ 000000000000000]
select_ln388         (select       ) [ 000000000000000]
y_V                  (select       ) [ 010001000000000]
tmp_3                (partselect   ) [ 000000000000000]
select_ln340_2       (select       ) [ 000000000000000]
select_ln388_1       (select       ) [ 000000000000000]
y_V_1                (select       ) [ 010001000000000]
tmp_5                (partselect   ) [ 000000000000000]
select_ln340_4       (select       ) [ 000000000000000]
select_ln388_2       (select       ) [ 000000000000000]
y_V_2                (select       ) [ 010001000000000]
tmp_7                (partselect   ) [ 000000000000000]
select_ln340_6       (select       ) [ 000000000000000]
select_ln388_3       (select       ) [ 000000000000000]
y_V_3                (select       ) [ 010001100000000]
tmp_9                (partselect   ) [ 000000000000000]
select_ln340_8       (select       ) [ 000000000000000]
select_ln388_4       (select       ) [ 000000000000000]
y_V_4                (select       ) [ 010001000000000]
zext_ln255           (zext         ) [ 000000000000000]
exp_table1_addr      (getelementptr) [ 010000100000000]
zext_ln255_1         (zext         ) [ 000000000000000]
exp_table1_addr_1    (getelementptr) [ 010000100000000]
zext_ln255_2         (zext         ) [ 000000000000000]
exp_table1_addr_2    (getelementptr) [ 010000100000000]
zext_ln255_4         (zext         ) [ 000000000000000]
exp_table1_addr_4    (getelementptr) [ 010000100000000]
exp_res_0_V          (load         ) [ 010000011111000]
exp_res_1_V          (load         ) [ 010000011111000]
exp_res_2_V          (load         ) [ 010000011111000]
zext_ln255_3         (zext         ) [ 000000000000000]
exp_table1_addr_3    (getelementptr) [ 010000010000000]
exp_res_4_V          (load         ) [ 010000011111000]
exp_res_3_V          (load         ) [ 010000001111000]
add_ln703            (add          ) [ 010000001000000]
add_ln703_1          (add          ) [ 010000001000000]
add_ln703_2          (add          ) [ 000000000000000]
exp_sum_V            (add          ) [ 000000000000000]
y_V_5                (partselect   ) [ 010000000100000]
zext_ln265           (zext         ) [ 000000000000000]
invert_table2_addr   (getelementptr) [ 010000000010000]
inv_exp_sum_V        (load         ) [ 010000000001000]
sext_ln1116          (sext         ) [ 010000000000110]
sext_ln1118          (sext         ) [ 010000000000110]
sext_ln1118_1        (sext         ) [ 010000000000110]
sext_ln1118_2        (sext         ) [ 010000000000110]
sext_ln1118_3        (sext         ) [ 010000000000110]
sext_ln1118_4        (sext         ) [ 010000000000110]
mul_ln1118           (mul          ) [ 010000000000001]
mul_ln1118_1         (mul          ) [ 010000000000001]
mul_ln1118_2         (mul          ) [ 010000000000001]
mul_ln1118_3         (mul          ) [ 010000000000001]
mul_ln1118_4         (mul          ) [ 010000000000001]
specpipeline_ln217   (specpipeline ) [ 000000000000000]
res_0_V_write_assign (partselect   ) [ 000000000000000]
res_1_V_write_assign (partselect   ) [ 000000000000000]
res_2_V_write_assign (partselect   ) [ 000000000000000]
res_3_V_write_assign (partselect   ) [ 000000000000000]
res_4_V_write_assign (partselect   ) [ 000000000000000]
mrv                  (insertvalue  ) [ 000000000000000]
mrv_1                (insertvalue  ) [ 000000000000000]
mrv_2                (insertvalue  ) [ 000000000000000]
mrv_3                (insertvalue  ) [ 000000000000000]
mrv_4                (insertvalue  ) [ 000000000000000]
ret_ln270            (ret          ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_0_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_1_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_2_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_3_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_3_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_4_V_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_4_V_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="exp_table1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_table1"/><MemPortTyVec>1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="invert_table2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="invert_table2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="data_4_V_read_1_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="16" slack="0"/>
<pin id="60" dir="0" index="1" bw="16" slack="0"/>
<pin id="61" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_4_V_read_1/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="data_3_V_read_1_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="16" slack="0"/>
<pin id="66" dir="0" index="1" bw="16" slack="0"/>
<pin id="67" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_3_V_read_1/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="data_2_V_read_1_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="16" slack="0"/>
<pin id="72" dir="0" index="1" bw="16" slack="0"/>
<pin id="73" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_2_V_read_1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="data_1_V_read_1_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="16" slack="0"/>
<pin id="78" dir="0" index="1" bw="16" slack="0"/>
<pin id="79" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_1_V_read_1/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="data_0_V_read_1_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="16" slack="0"/>
<pin id="84" dir="0" index="1" bw="16" slack="0"/>
<pin id="85" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_0_V_read_1/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="exp_table1_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="18" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="10" slack="0"/>
<pin id="92" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table1_addr/5 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="10" slack="0"/>
<pin id="97" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="0" slack="0"/>
<pin id="108" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="109" dir="0" index="5" bw="18" slack="0"/>
<pin id="110" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="8" bw="10" slack="0"/>
<pin id="121" dir="0" index="9" bw="18" slack="2147483647"/>
<pin id="122" dir="0" index="10" bw="0" slack="0"/>
<pin id="132" dir="0" index="12" bw="10" slack="2147483647"/>
<pin id="133" dir="0" index="13" bw="18" slack="2147483647"/>
<pin id="134" dir="0" index="14" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="16" bw="10" slack="2147483647"/>
<pin id="145" dir="0" index="17" bw="18" slack="2147483647"/>
<pin id="146" dir="0" index="18" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="3" bw="18" slack="1"/>
<pin id="111" dir="1" index="7" bw="18" slack="1"/>
<pin id="123" dir="1" index="11" bw="18" slack="1"/>
<pin id="135" dir="1" index="15" bw="18" slack="1"/>
<pin id="147" dir="1" index="19" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_res_0_V/5 exp_res_1_V/5 exp_res_2_V/5 exp_res_4_V/5 exp_res_3_V/6 "/>
</bind>
</comp>

<comp id="101" class="1004" name="exp_table1_addr_1_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="18" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="10" slack="0"/>
<pin id="105" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table1_addr_1/5 "/>
</bind>
</comp>

<comp id="113" class="1004" name="exp_table1_addr_2_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="18" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="10" slack="0"/>
<pin id="117" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table1_addr_2/5 "/>
</bind>
</comp>

<comp id="125" class="1004" name="exp_table1_addr_4_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="18" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="10" slack="0"/>
<pin id="129" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table1_addr_4/5 "/>
</bind>
</comp>

<comp id="137" class="1004" name="exp_table1_addr_3_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="18" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="10" slack="0"/>
<pin id="141" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table1_addr_3/6 "/>
</bind>
</comp>

<comp id="149" class="1004" name="invert_table2_addr_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="18" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="10" slack="0"/>
<pin id="153" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="invert_table2_addr/9 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="10" slack="0"/>
<pin id="158" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inv_exp_sum_V/9 "/>
</bind>
</comp>

<comp id="162" class="1004" name="icmp_ln1496_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="16" slack="0"/>
<pin id="164" dir="0" index="1" bw="16" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="icmp_ln1496_1_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="16" slack="0"/>
<pin id="170" dir="0" index="1" bw="16" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_1/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="select_ln65_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="1"/>
<pin id="176" dir="0" index="1" bw="16" slack="1"/>
<pin id="177" dir="0" index="2" bw="16" slack="1"/>
<pin id="178" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="select_ln65_1_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="1"/>
<pin id="181" dir="0" index="1" bw="16" slack="1"/>
<pin id="182" dir="0" index="2" bw="16" slack="1"/>
<pin id="183" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_1/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="icmp_ln1496_2_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="16" slack="0"/>
<pin id="186" dir="0" index="1" bw="16" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_2/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="select_ln65_2_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="16" slack="0"/>
<pin id="193" dir="0" index="2" bw="16" slack="0"/>
<pin id="194" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_2/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="icmp_ln1496_3_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="16" slack="1"/>
<pin id="200" dir="0" index="1" bw="16" slack="2"/>
<pin id="201" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_3/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="x_max_V_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="16" slack="2"/>
<pin id="205" dir="0" index="2" bw="16" slack="1"/>
<pin id="206" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_max_V/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="sext_ln703_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="16" slack="3"/>
<pin id="210" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/4 "/>
</bind>
</comp>

<comp id="211" class="1004" name="sext_ln703_1_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="16" slack="1"/>
<pin id="213" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_1/4 "/>
</bind>
</comp>

<comp id="214" class="1004" name="sub_ln1193_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="16" slack="0"/>
<pin id="216" dir="0" index="1" bw="16" slack="0"/>
<pin id="217" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1193/4 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="17" slack="0"/>
<pin id="223" dir="0" index="2" bw="6" slack="0"/>
<pin id="224" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_2_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="17" slack="0"/>
<pin id="231" dir="0" index="2" bw="5" slack="0"/>
<pin id="232" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="236" class="1004" name="xor_ln786_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="and_ln786_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786/4 "/>
</bind>
</comp>

<comp id="248" class="1004" name="xor_ln340_5_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_5/4 "/>
</bind>
</comp>

<comp id="254" class="1004" name="xor_ln340_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340/4 "/>
</bind>
</comp>

<comp id="260" class="1004" name="or_ln340_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340/4 "/>
</bind>
</comp>

<comp id="266" class="1004" name="sext_ln703_2_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="16" slack="3"/>
<pin id="268" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_2/4 "/>
</bind>
</comp>

<comp id="269" class="1004" name="sub_ln1193_1_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="16" slack="0"/>
<pin id="271" dir="0" index="1" bw="16" slack="0"/>
<pin id="272" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1193_1/4 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_4_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="17" slack="0"/>
<pin id="278" dir="0" index="2" bw="6" slack="0"/>
<pin id="279" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_6_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="17" slack="0"/>
<pin id="286" dir="0" index="2" bw="5" slack="0"/>
<pin id="287" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="291" class="1004" name="xor_ln786_1_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_1/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="and_ln786_1_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_1/4 "/>
</bind>
</comp>

<comp id="303" class="1004" name="xor_ln340_6_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_6/4 "/>
</bind>
</comp>

<comp id="309" class="1004" name="xor_ln340_1_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_1/4 "/>
</bind>
</comp>

<comp id="315" class="1004" name="or_ln340_1_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_1/4 "/>
</bind>
</comp>

<comp id="321" class="1004" name="sext_ln703_3_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="16" slack="3"/>
<pin id="323" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_3/4 "/>
</bind>
</comp>

<comp id="324" class="1004" name="sub_ln1193_2_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="16" slack="0"/>
<pin id="326" dir="0" index="1" bw="16" slack="0"/>
<pin id="327" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1193_2/4 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_8_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="17" slack="0"/>
<pin id="333" dir="0" index="2" bw="6" slack="0"/>
<pin id="334" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_10_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="17" slack="0"/>
<pin id="341" dir="0" index="2" bw="5" slack="0"/>
<pin id="342" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="346" class="1004" name="xor_ln786_2_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_2/4 "/>
</bind>
</comp>

<comp id="352" class="1004" name="and_ln786_2_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_2/4 "/>
</bind>
</comp>

<comp id="358" class="1004" name="xor_ln340_7_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_7/4 "/>
</bind>
</comp>

<comp id="364" class="1004" name="xor_ln340_2_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_2/4 "/>
</bind>
</comp>

<comp id="370" class="1004" name="or_ln340_2_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_2/4 "/>
</bind>
</comp>

<comp id="376" class="1004" name="sext_ln703_4_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="16" slack="3"/>
<pin id="378" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_4/4 "/>
</bind>
</comp>

<comp id="379" class="1004" name="sub_ln1193_3_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="16" slack="0"/>
<pin id="381" dir="0" index="1" bw="16" slack="0"/>
<pin id="382" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1193_3/4 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_11_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="17" slack="0"/>
<pin id="388" dir="0" index="2" bw="6" slack="0"/>
<pin id="389" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/4 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp_12_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="0" index="1" bw="17" slack="0"/>
<pin id="396" dir="0" index="2" bw="5" slack="0"/>
<pin id="397" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/4 "/>
</bind>
</comp>

<comp id="401" class="1004" name="xor_ln786_3_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_3/4 "/>
</bind>
</comp>

<comp id="407" class="1004" name="and_ln786_3_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_3/4 "/>
</bind>
</comp>

<comp id="413" class="1004" name="xor_ln340_8_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_8/4 "/>
</bind>
</comp>

<comp id="419" class="1004" name="xor_ln340_3_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_3/4 "/>
</bind>
</comp>

<comp id="425" class="1004" name="or_ln340_3_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_3/4 "/>
</bind>
</comp>

<comp id="431" class="1004" name="sext_ln703_5_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="16" slack="3"/>
<pin id="433" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_5/4 "/>
</bind>
</comp>

<comp id="434" class="1004" name="sub_ln1193_4_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="16" slack="0"/>
<pin id="436" dir="0" index="1" bw="16" slack="0"/>
<pin id="437" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1193_4/4 "/>
</bind>
</comp>

<comp id="440" class="1004" name="tmp_13_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="0" index="1" bw="17" slack="0"/>
<pin id="443" dir="0" index="2" bw="6" slack="0"/>
<pin id="444" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/4 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp_14_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="17" slack="0"/>
<pin id="451" dir="0" index="2" bw="5" slack="0"/>
<pin id="452" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/4 "/>
</bind>
</comp>

<comp id="456" class="1004" name="xor_ln786_4_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_4/4 "/>
</bind>
</comp>

<comp id="462" class="1004" name="and_ln786_4_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_4/4 "/>
</bind>
</comp>

<comp id="468" class="1004" name="xor_ln340_9_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_9/4 "/>
</bind>
</comp>

<comp id="474" class="1004" name="xor_ln340_4_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_4/4 "/>
</bind>
</comp>

<comp id="480" class="1004" name="or_ln340_4_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_4/4 "/>
</bind>
</comp>

<comp id="486" class="1004" name="tmp_1_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="10" slack="0"/>
<pin id="488" dir="0" index="1" bw="17" slack="0"/>
<pin id="489" dir="0" index="2" bw="4" slack="0"/>
<pin id="490" dir="0" index="3" bw="5" slack="0"/>
<pin id="491" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="496" class="1004" name="select_ln340_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="0" index="1" bw="10" slack="0"/>
<pin id="499" dir="0" index="2" bw="10" slack="0"/>
<pin id="500" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340/4 "/>
</bind>
</comp>

<comp id="504" class="1004" name="select_ln388_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="0"/>
<pin id="506" dir="0" index="1" bw="10" slack="0"/>
<pin id="507" dir="0" index="2" bw="10" slack="0"/>
<pin id="508" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388/4 "/>
</bind>
</comp>

<comp id="512" class="1004" name="y_V_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="0" index="1" bw="10" slack="0"/>
<pin id="515" dir="0" index="2" bw="10" slack="0"/>
<pin id="516" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_V/4 "/>
</bind>
</comp>

<comp id="520" class="1004" name="tmp_3_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="10" slack="0"/>
<pin id="522" dir="0" index="1" bw="17" slack="0"/>
<pin id="523" dir="0" index="2" bw="4" slack="0"/>
<pin id="524" dir="0" index="3" bw="5" slack="0"/>
<pin id="525" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="530" class="1004" name="select_ln340_2_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="0"/>
<pin id="532" dir="0" index="1" bw="10" slack="0"/>
<pin id="533" dir="0" index="2" bw="10" slack="0"/>
<pin id="534" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_2/4 "/>
</bind>
</comp>

<comp id="538" class="1004" name="select_ln388_1_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="0"/>
<pin id="540" dir="0" index="1" bw="10" slack="0"/>
<pin id="541" dir="0" index="2" bw="10" slack="0"/>
<pin id="542" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_1/4 "/>
</bind>
</comp>

<comp id="546" class="1004" name="y_V_1_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="0"/>
<pin id="548" dir="0" index="1" bw="10" slack="0"/>
<pin id="549" dir="0" index="2" bw="10" slack="0"/>
<pin id="550" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_V_1/4 "/>
</bind>
</comp>

<comp id="554" class="1004" name="tmp_5_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="10" slack="0"/>
<pin id="556" dir="0" index="1" bw="17" slack="0"/>
<pin id="557" dir="0" index="2" bw="4" slack="0"/>
<pin id="558" dir="0" index="3" bw="5" slack="0"/>
<pin id="559" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="564" class="1004" name="select_ln340_4_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="0"/>
<pin id="566" dir="0" index="1" bw="10" slack="0"/>
<pin id="567" dir="0" index="2" bw="10" slack="0"/>
<pin id="568" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_4/4 "/>
</bind>
</comp>

<comp id="572" class="1004" name="select_ln388_2_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="0"/>
<pin id="574" dir="0" index="1" bw="10" slack="0"/>
<pin id="575" dir="0" index="2" bw="10" slack="0"/>
<pin id="576" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_2/4 "/>
</bind>
</comp>

<comp id="580" class="1004" name="y_V_2_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="0"/>
<pin id="582" dir="0" index="1" bw="10" slack="0"/>
<pin id="583" dir="0" index="2" bw="10" slack="0"/>
<pin id="584" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_V_2/4 "/>
</bind>
</comp>

<comp id="588" class="1004" name="tmp_7_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="10" slack="0"/>
<pin id="590" dir="0" index="1" bw="17" slack="0"/>
<pin id="591" dir="0" index="2" bw="4" slack="0"/>
<pin id="592" dir="0" index="3" bw="5" slack="0"/>
<pin id="593" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="598" class="1004" name="select_ln340_6_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="0"/>
<pin id="600" dir="0" index="1" bw="10" slack="0"/>
<pin id="601" dir="0" index="2" bw="10" slack="0"/>
<pin id="602" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_6/4 "/>
</bind>
</comp>

<comp id="606" class="1004" name="select_ln388_3_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="0"/>
<pin id="608" dir="0" index="1" bw="10" slack="0"/>
<pin id="609" dir="0" index="2" bw="10" slack="0"/>
<pin id="610" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_3/4 "/>
</bind>
</comp>

<comp id="614" class="1004" name="y_V_3_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="0"/>
<pin id="616" dir="0" index="1" bw="10" slack="0"/>
<pin id="617" dir="0" index="2" bw="10" slack="0"/>
<pin id="618" dir="1" index="3" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_V_3/4 "/>
</bind>
</comp>

<comp id="622" class="1004" name="tmp_9_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="10" slack="0"/>
<pin id="624" dir="0" index="1" bw="17" slack="0"/>
<pin id="625" dir="0" index="2" bw="4" slack="0"/>
<pin id="626" dir="0" index="3" bw="5" slack="0"/>
<pin id="627" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="632" class="1004" name="select_ln340_8_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="1" slack="0"/>
<pin id="634" dir="0" index="1" bw="10" slack="0"/>
<pin id="635" dir="0" index="2" bw="10" slack="0"/>
<pin id="636" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_8/4 "/>
</bind>
</comp>

<comp id="640" class="1004" name="select_ln388_4_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="0"/>
<pin id="642" dir="0" index="1" bw="10" slack="0"/>
<pin id="643" dir="0" index="2" bw="10" slack="0"/>
<pin id="644" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_4/4 "/>
</bind>
</comp>

<comp id="648" class="1004" name="y_V_4_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="0"/>
<pin id="650" dir="0" index="1" bw="10" slack="0"/>
<pin id="651" dir="0" index="2" bw="10" slack="0"/>
<pin id="652" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_V_4/4 "/>
</bind>
</comp>

<comp id="656" class="1004" name="zext_ln255_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="10" slack="1"/>
<pin id="658" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255/5 "/>
</bind>
</comp>

<comp id="660" class="1004" name="zext_ln255_1_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="10" slack="1"/>
<pin id="662" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255_1/5 "/>
</bind>
</comp>

<comp id="664" class="1004" name="zext_ln255_2_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="10" slack="1"/>
<pin id="666" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255_2/5 "/>
</bind>
</comp>

<comp id="668" class="1004" name="zext_ln255_4_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="10" slack="1"/>
<pin id="670" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255_4/5 "/>
</bind>
</comp>

<comp id="672" class="1004" name="zext_ln255_3_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="10" slack="2"/>
<pin id="674" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255_3/6 "/>
</bind>
</comp>

<comp id="676" class="1004" name="add_ln703_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="18" slack="1"/>
<pin id="678" dir="0" index="1" bw="18" slack="1"/>
<pin id="679" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/7 "/>
</bind>
</comp>

<comp id="680" class="1004" name="add_ln703_1_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="18" slack="1"/>
<pin id="682" dir="0" index="1" bw="18" slack="1"/>
<pin id="683" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1/7 "/>
</bind>
</comp>

<comp id="684" class="1004" name="add_ln703_2_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="18" slack="1"/>
<pin id="686" dir="0" index="1" bw="18" slack="1"/>
<pin id="687" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_2/8 "/>
</bind>
</comp>

<comp id="688" class="1004" name="exp_sum_V_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="18" slack="1"/>
<pin id="690" dir="0" index="1" bw="18" slack="0"/>
<pin id="691" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_sum_V/8 "/>
</bind>
</comp>

<comp id="693" class="1004" name="y_V_5_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="10" slack="0"/>
<pin id="695" dir="0" index="1" bw="18" slack="0"/>
<pin id="696" dir="0" index="2" bw="5" slack="0"/>
<pin id="697" dir="0" index="3" bw="6" slack="0"/>
<pin id="698" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_V_5/8 "/>
</bind>
</comp>

<comp id="703" class="1004" name="zext_ln265_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="10" slack="1"/>
<pin id="705" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln265/9 "/>
</bind>
</comp>

<comp id="707" class="1004" name="sext_ln1116_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="18" slack="1"/>
<pin id="709" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/11 "/>
</bind>
</comp>

<comp id="710" class="1004" name="sext_ln1118_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="18" slack="5"/>
<pin id="712" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/11 "/>
</bind>
</comp>

<comp id="713" class="1004" name="sext_ln1118_1_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="18" slack="5"/>
<pin id="715" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/11 "/>
</bind>
</comp>

<comp id="716" class="1004" name="sext_ln1118_2_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="18" slack="5"/>
<pin id="718" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/11 "/>
</bind>
</comp>

<comp id="719" class="1004" name="sext_ln1118_3_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="18" slack="4"/>
<pin id="721" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_3/11 "/>
</bind>
</comp>

<comp id="722" class="1004" name="sext_ln1118_4_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="18" slack="5"/>
<pin id="724" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_4/11 "/>
</bind>
</comp>

<comp id="725" class="1004" name="res_0_V_write_assign_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="16" slack="0"/>
<pin id="727" dir="0" index="1" bw="30" slack="1"/>
<pin id="728" dir="0" index="2" bw="5" slack="0"/>
<pin id="729" dir="0" index="3" bw="6" slack="0"/>
<pin id="730" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_0_V_write_assign/14 "/>
</bind>
</comp>

<comp id="734" class="1004" name="res_1_V_write_assign_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="16" slack="0"/>
<pin id="736" dir="0" index="1" bw="30" slack="1"/>
<pin id="737" dir="0" index="2" bw="5" slack="0"/>
<pin id="738" dir="0" index="3" bw="6" slack="0"/>
<pin id="739" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_1_V_write_assign/14 "/>
</bind>
</comp>

<comp id="743" class="1004" name="res_2_V_write_assign_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="16" slack="0"/>
<pin id="745" dir="0" index="1" bw="30" slack="1"/>
<pin id="746" dir="0" index="2" bw="5" slack="0"/>
<pin id="747" dir="0" index="3" bw="6" slack="0"/>
<pin id="748" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_2_V_write_assign/14 "/>
</bind>
</comp>

<comp id="752" class="1004" name="res_3_V_write_assign_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="16" slack="0"/>
<pin id="754" dir="0" index="1" bw="30" slack="1"/>
<pin id="755" dir="0" index="2" bw="5" slack="0"/>
<pin id="756" dir="0" index="3" bw="6" slack="0"/>
<pin id="757" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_3_V_write_assign/14 "/>
</bind>
</comp>

<comp id="761" class="1004" name="res_4_V_write_assign_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="16" slack="0"/>
<pin id="763" dir="0" index="1" bw="30" slack="1"/>
<pin id="764" dir="0" index="2" bw="5" slack="0"/>
<pin id="765" dir="0" index="3" bw="6" slack="0"/>
<pin id="766" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_4_V_write_assign/14 "/>
</bind>
</comp>

<comp id="770" class="1004" name="mrv_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="80" slack="0"/>
<pin id="772" dir="0" index="1" bw="16" slack="0"/>
<pin id="773" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/14 "/>
</bind>
</comp>

<comp id="776" class="1004" name="mrv_1_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="80" slack="0"/>
<pin id="778" dir="0" index="1" bw="16" slack="0"/>
<pin id="779" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/14 "/>
</bind>
</comp>

<comp id="782" class="1004" name="mrv_2_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="80" slack="0"/>
<pin id="784" dir="0" index="1" bw="16" slack="0"/>
<pin id="785" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/14 "/>
</bind>
</comp>

<comp id="788" class="1004" name="mrv_3_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="80" slack="0"/>
<pin id="790" dir="0" index="1" bw="16" slack="0"/>
<pin id="791" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/14 "/>
</bind>
</comp>

<comp id="794" class="1004" name="mrv_4_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="80" slack="0"/>
<pin id="796" dir="0" index="1" bw="16" slack="0"/>
<pin id="797" dir="1" index="2" bw="80" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/14 "/>
</bind>
</comp>

<comp id="800" class="1007" name="grp_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="18" slack="0"/>
<pin id="802" dir="0" index="1" bw="18" slack="0"/>
<pin id="803" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118/11 "/>
</bind>
</comp>

<comp id="806" class="1007" name="grp_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="18" slack="0"/>
<pin id="808" dir="0" index="1" bw="18" slack="0"/>
<pin id="809" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_1/11 "/>
</bind>
</comp>

<comp id="812" class="1007" name="grp_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="18" slack="0"/>
<pin id="814" dir="0" index="1" bw="18" slack="0"/>
<pin id="815" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_2/11 "/>
</bind>
</comp>

<comp id="818" class="1007" name="grp_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="18" slack="0"/>
<pin id="820" dir="0" index="1" bw="18" slack="0"/>
<pin id="821" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_3/11 "/>
</bind>
</comp>

<comp id="824" class="1007" name="grp_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="18" slack="0"/>
<pin id="826" dir="0" index="1" bw="18" slack="0"/>
<pin id="827" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_4/11 "/>
</bind>
</comp>

<comp id="830" class="1005" name="data_4_V_read_1_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="16" slack="2"/>
<pin id="832" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="data_4_V_read_1 "/>
</bind>
</comp>

<comp id="837" class="1005" name="data_3_V_read_1_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="16" slack="1"/>
<pin id="839" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_3_V_read_1 "/>
</bind>
</comp>

<comp id="843" class="1005" name="data_2_V_read_1_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="16" slack="1"/>
<pin id="845" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_2_V_read_1 "/>
</bind>
</comp>

<comp id="849" class="1005" name="data_1_V_read_1_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="16" slack="1"/>
<pin id="851" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_1_V_read_1 "/>
</bind>
</comp>

<comp id="855" class="1005" name="data_0_V_read_1_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="16" slack="1"/>
<pin id="857" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_0_V_read_1 "/>
</bind>
</comp>

<comp id="861" class="1005" name="icmp_ln1496_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="1" slack="1"/>
<pin id="863" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1496 "/>
</bind>
</comp>

<comp id="866" class="1005" name="icmp_ln1496_1_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="1" slack="1"/>
<pin id="868" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1496_1 "/>
</bind>
</comp>

<comp id="871" class="1005" name="select_ln65_2_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="16" slack="1"/>
<pin id="873" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln65_2 "/>
</bind>
</comp>

<comp id="877" class="1005" name="x_max_V_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="16" slack="1"/>
<pin id="879" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="x_max_V "/>
</bind>
</comp>

<comp id="882" class="1005" name="y_V_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="10" slack="1"/>
<pin id="884" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_V "/>
</bind>
</comp>

<comp id="887" class="1005" name="y_V_1_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="10" slack="1"/>
<pin id="889" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_V_1 "/>
</bind>
</comp>

<comp id="892" class="1005" name="y_V_2_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="10" slack="1"/>
<pin id="894" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_V_2 "/>
</bind>
</comp>

<comp id="897" class="1005" name="y_V_3_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="10" slack="2"/>
<pin id="899" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="y_V_3 "/>
</bind>
</comp>

<comp id="902" class="1005" name="y_V_4_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="10" slack="1"/>
<pin id="904" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_V_4 "/>
</bind>
</comp>

<comp id="907" class="1005" name="exp_table1_addr_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="10" slack="1"/>
<pin id="909" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table1_addr "/>
</bind>
</comp>

<comp id="912" class="1005" name="exp_table1_addr_1_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="10" slack="1"/>
<pin id="914" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table1_addr_1 "/>
</bind>
</comp>

<comp id="917" class="1005" name="exp_table1_addr_2_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="10" slack="1"/>
<pin id="919" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table1_addr_2 "/>
</bind>
</comp>

<comp id="922" class="1005" name="exp_table1_addr_4_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="10" slack="1"/>
<pin id="924" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table1_addr_4 "/>
</bind>
</comp>

<comp id="927" class="1005" name="exp_res_0_V_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="18" slack="1"/>
<pin id="929" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="exp_res_0_V "/>
</bind>
</comp>

<comp id="933" class="1005" name="exp_res_1_V_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="18" slack="1"/>
<pin id="935" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="exp_res_1_V "/>
</bind>
</comp>

<comp id="939" class="1005" name="exp_res_2_V_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="18" slack="1"/>
<pin id="941" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="exp_res_2_V "/>
</bind>
</comp>

<comp id="945" class="1005" name="exp_table1_addr_3_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="10" slack="1"/>
<pin id="947" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table1_addr_3 "/>
</bind>
</comp>

<comp id="950" class="1005" name="exp_res_4_V_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="18" slack="1"/>
<pin id="952" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="exp_res_4_V "/>
</bind>
</comp>

<comp id="956" class="1005" name="exp_res_3_V_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="18" slack="1"/>
<pin id="958" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="exp_res_3_V "/>
</bind>
</comp>

<comp id="962" class="1005" name="add_ln703_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="18" slack="1"/>
<pin id="964" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703 "/>
</bind>
</comp>

<comp id="967" class="1005" name="add_ln703_1_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="18" slack="1"/>
<pin id="969" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_1 "/>
</bind>
</comp>

<comp id="972" class="1005" name="y_V_5_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="10" slack="1"/>
<pin id="974" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_V_5 "/>
</bind>
</comp>

<comp id="977" class="1005" name="invert_table2_addr_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="10" slack="1"/>
<pin id="979" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="invert_table2_addr "/>
</bind>
</comp>

<comp id="982" class="1005" name="inv_exp_sum_V_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="18" slack="1"/>
<pin id="984" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="inv_exp_sum_V "/>
</bind>
</comp>

<comp id="987" class="1005" name="sext_ln1116_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="30" slack="1"/>
<pin id="989" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1116 "/>
</bind>
</comp>

<comp id="996" class="1005" name="sext_ln1118_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="30" slack="1"/>
<pin id="998" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118 "/>
</bind>
</comp>

<comp id="1001" class="1005" name="sext_ln1118_1_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="30" slack="1"/>
<pin id="1003" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_1 "/>
</bind>
</comp>

<comp id="1006" class="1005" name="sext_ln1118_2_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="30" slack="1"/>
<pin id="1008" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_2 "/>
</bind>
</comp>

<comp id="1011" class="1005" name="sext_ln1118_3_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="30" slack="1"/>
<pin id="1013" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_3 "/>
</bind>
</comp>

<comp id="1016" class="1005" name="sext_ln1118_4_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="30" slack="1"/>
<pin id="1018" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_4 "/>
</bind>
</comp>

<comp id="1021" class="1005" name="mul_ln1118_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="30" slack="1"/>
<pin id="1023" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118 "/>
</bind>
</comp>

<comp id="1026" class="1005" name="mul_ln1118_1_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="30" slack="1"/>
<pin id="1028" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118_1 "/>
</bind>
</comp>

<comp id="1031" class="1005" name="mul_ln1118_2_reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="30" slack="1"/>
<pin id="1033" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118_2 "/>
</bind>
</comp>

<comp id="1036" class="1005" name="mul_ln1118_3_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="30" slack="1"/>
<pin id="1038" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118_3 "/>
</bind>
</comp>

<comp id="1041" class="1005" name="mul_ln1118_4_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="30" slack="1"/>
<pin id="1043" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="14" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="8" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="14" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="14" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="14" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="32" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="88" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="106"><net_src comp="10" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="32" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="112"><net_src comp="101" pin="3"/><net_sink comp="95" pin=2"/></net>

<net id="118"><net_src comp="10" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="32" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="124"><net_src comp="113" pin="3"/><net_sink comp="95" pin=5"/></net>

<net id="130"><net_src comp="10" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="32" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="136"><net_src comp="125" pin="3"/><net_sink comp="95" pin=8"/></net>

<net id="142"><net_src comp="10" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="32" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="148"><net_src comp="137" pin="3"/><net_sink comp="95" pin=10"/></net>

<net id="154"><net_src comp="12" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="32" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="149" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="82" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="76" pin="2"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="70" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="64" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="188"><net_src comp="174" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="179" pin="3"/><net_sink comp="184" pin=1"/></net>

<net id="195"><net_src comp="184" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="179" pin="3"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="174" pin="3"/><net_sink comp="190" pin=2"/></net>

<net id="207"><net_src comp="198" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="218"><net_src comp="208" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="211" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="225"><net_src comp="16" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="214" pin="2"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="18" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="233"><net_src comp="16" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="214" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="20" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="240"><net_src comp="228" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="22" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="220" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="236" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="220" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="228" pin="3"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="220" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="22" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="228" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="254" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="273"><net_src comp="266" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="211" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="280"><net_src comp="16" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="269" pin="2"/><net_sink comp="275" pin=1"/></net>

<net id="282"><net_src comp="18" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="288"><net_src comp="16" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="269" pin="2"/><net_sink comp="283" pin=1"/></net>

<net id="290"><net_src comp="20" pin="0"/><net_sink comp="283" pin=2"/></net>

<net id="295"><net_src comp="283" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="22" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="275" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="291" pin="2"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="275" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="283" pin="3"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="275" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="22" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="283" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="309" pin="2"/><net_sink comp="315" pin=1"/></net>

<net id="328"><net_src comp="321" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="211" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="335"><net_src comp="16" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="324" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="18" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="343"><net_src comp="16" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="324" pin="2"/><net_sink comp="338" pin=1"/></net>

<net id="345"><net_src comp="20" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="350"><net_src comp="338" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="22" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="330" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="346" pin="2"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="330" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="338" pin="3"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="330" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="22" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="338" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="364" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="383"><net_src comp="376" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="211" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="390"><net_src comp="16" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="379" pin="2"/><net_sink comp="385" pin=1"/></net>

<net id="392"><net_src comp="18" pin="0"/><net_sink comp="385" pin=2"/></net>

<net id="398"><net_src comp="16" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="399"><net_src comp="379" pin="2"/><net_sink comp="393" pin=1"/></net>

<net id="400"><net_src comp="20" pin="0"/><net_sink comp="393" pin=2"/></net>

<net id="405"><net_src comp="393" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="22" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="385" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="401" pin="2"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="385" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="393" pin="3"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="385" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="22" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="393" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="419" pin="2"/><net_sink comp="425" pin=1"/></net>

<net id="438"><net_src comp="431" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="211" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="445"><net_src comp="16" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="446"><net_src comp="434" pin="2"/><net_sink comp="440" pin=1"/></net>

<net id="447"><net_src comp="18" pin="0"/><net_sink comp="440" pin=2"/></net>

<net id="453"><net_src comp="16" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="434" pin="2"/><net_sink comp="448" pin=1"/></net>

<net id="455"><net_src comp="20" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="460"><net_src comp="448" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="22" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="440" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="456" pin="2"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="440" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="448" pin="3"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="440" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="22" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="448" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="474" pin="2"/><net_sink comp="480" pin=1"/></net>

<net id="492"><net_src comp="24" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="493"><net_src comp="214" pin="2"/><net_sink comp="486" pin=1"/></net>

<net id="494"><net_src comp="26" pin="0"/><net_sink comp="486" pin=2"/></net>

<net id="495"><net_src comp="20" pin="0"/><net_sink comp="486" pin=3"/></net>

<net id="501"><net_src comp="248" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="502"><net_src comp="28" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="503"><net_src comp="486" pin="4"/><net_sink comp="496" pin=2"/></net>

<net id="509"><net_src comp="242" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="510"><net_src comp="30" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="511"><net_src comp="486" pin="4"/><net_sink comp="504" pin=2"/></net>

<net id="517"><net_src comp="260" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="518"><net_src comp="496" pin="3"/><net_sink comp="512" pin=1"/></net>

<net id="519"><net_src comp="504" pin="3"/><net_sink comp="512" pin=2"/></net>

<net id="526"><net_src comp="24" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="527"><net_src comp="269" pin="2"/><net_sink comp="520" pin=1"/></net>

<net id="528"><net_src comp="26" pin="0"/><net_sink comp="520" pin=2"/></net>

<net id="529"><net_src comp="20" pin="0"/><net_sink comp="520" pin=3"/></net>

<net id="535"><net_src comp="303" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="536"><net_src comp="28" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="537"><net_src comp="520" pin="4"/><net_sink comp="530" pin=2"/></net>

<net id="543"><net_src comp="297" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="544"><net_src comp="30" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="545"><net_src comp="520" pin="4"/><net_sink comp="538" pin=2"/></net>

<net id="551"><net_src comp="315" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="552"><net_src comp="530" pin="3"/><net_sink comp="546" pin=1"/></net>

<net id="553"><net_src comp="538" pin="3"/><net_sink comp="546" pin=2"/></net>

<net id="560"><net_src comp="24" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="561"><net_src comp="324" pin="2"/><net_sink comp="554" pin=1"/></net>

<net id="562"><net_src comp="26" pin="0"/><net_sink comp="554" pin=2"/></net>

<net id="563"><net_src comp="20" pin="0"/><net_sink comp="554" pin=3"/></net>

<net id="569"><net_src comp="358" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="570"><net_src comp="28" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="571"><net_src comp="554" pin="4"/><net_sink comp="564" pin=2"/></net>

<net id="577"><net_src comp="352" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="578"><net_src comp="30" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="579"><net_src comp="554" pin="4"/><net_sink comp="572" pin=2"/></net>

<net id="585"><net_src comp="370" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="586"><net_src comp="564" pin="3"/><net_sink comp="580" pin=1"/></net>

<net id="587"><net_src comp="572" pin="3"/><net_sink comp="580" pin=2"/></net>

<net id="594"><net_src comp="24" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="595"><net_src comp="379" pin="2"/><net_sink comp="588" pin=1"/></net>

<net id="596"><net_src comp="26" pin="0"/><net_sink comp="588" pin=2"/></net>

<net id="597"><net_src comp="20" pin="0"/><net_sink comp="588" pin=3"/></net>

<net id="603"><net_src comp="413" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="604"><net_src comp="28" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="605"><net_src comp="588" pin="4"/><net_sink comp="598" pin=2"/></net>

<net id="611"><net_src comp="407" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="612"><net_src comp="30" pin="0"/><net_sink comp="606" pin=1"/></net>

<net id="613"><net_src comp="588" pin="4"/><net_sink comp="606" pin=2"/></net>

<net id="619"><net_src comp="425" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="620"><net_src comp="598" pin="3"/><net_sink comp="614" pin=1"/></net>

<net id="621"><net_src comp="606" pin="3"/><net_sink comp="614" pin=2"/></net>

<net id="628"><net_src comp="24" pin="0"/><net_sink comp="622" pin=0"/></net>

<net id="629"><net_src comp="434" pin="2"/><net_sink comp="622" pin=1"/></net>

<net id="630"><net_src comp="26" pin="0"/><net_sink comp="622" pin=2"/></net>

<net id="631"><net_src comp="20" pin="0"/><net_sink comp="622" pin=3"/></net>

<net id="637"><net_src comp="468" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="638"><net_src comp="28" pin="0"/><net_sink comp="632" pin=1"/></net>

<net id="639"><net_src comp="622" pin="4"/><net_sink comp="632" pin=2"/></net>

<net id="645"><net_src comp="462" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="646"><net_src comp="30" pin="0"/><net_sink comp="640" pin=1"/></net>

<net id="647"><net_src comp="622" pin="4"/><net_sink comp="640" pin=2"/></net>

<net id="653"><net_src comp="480" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="654"><net_src comp="632" pin="3"/><net_sink comp="648" pin=1"/></net>

<net id="655"><net_src comp="640" pin="3"/><net_sink comp="648" pin=2"/></net>

<net id="659"><net_src comp="656" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="663"><net_src comp="660" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="667"><net_src comp="664" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="671"><net_src comp="668" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="675"><net_src comp="672" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="692"><net_src comp="684" pin="2"/><net_sink comp="688" pin=1"/></net>

<net id="699"><net_src comp="34" pin="0"/><net_sink comp="693" pin=0"/></net>

<net id="700"><net_src comp="688" pin="2"/><net_sink comp="693" pin=1"/></net>

<net id="701"><net_src comp="36" pin="0"/><net_sink comp="693" pin=2"/></net>

<net id="702"><net_src comp="38" pin="0"/><net_sink comp="693" pin=3"/></net>

<net id="706"><net_src comp="703" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="731"><net_src comp="50" pin="0"/><net_sink comp="725" pin=0"/></net>

<net id="732"><net_src comp="52" pin="0"/><net_sink comp="725" pin=2"/></net>

<net id="733"><net_src comp="54" pin="0"/><net_sink comp="725" pin=3"/></net>

<net id="740"><net_src comp="50" pin="0"/><net_sink comp="734" pin=0"/></net>

<net id="741"><net_src comp="52" pin="0"/><net_sink comp="734" pin=2"/></net>

<net id="742"><net_src comp="54" pin="0"/><net_sink comp="734" pin=3"/></net>

<net id="749"><net_src comp="50" pin="0"/><net_sink comp="743" pin=0"/></net>

<net id="750"><net_src comp="52" pin="0"/><net_sink comp="743" pin=2"/></net>

<net id="751"><net_src comp="54" pin="0"/><net_sink comp="743" pin=3"/></net>

<net id="758"><net_src comp="50" pin="0"/><net_sink comp="752" pin=0"/></net>

<net id="759"><net_src comp="52" pin="0"/><net_sink comp="752" pin=2"/></net>

<net id="760"><net_src comp="54" pin="0"/><net_sink comp="752" pin=3"/></net>

<net id="767"><net_src comp="50" pin="0"/><net_sink comp="761" pin=0"/></net>

<net id="768"><net_src comp="52" pin="0"/><net_sink comp="761" pin=2"/></net>

<net id="769"><net_src comp="54" pin="0"/><net_sink comp="761" pin=3"/></net>

<net id="774"><net_src comp="56" pin="0"/><net_sink comp="770" pin=0"/></net>

<net id="775"><net_src comp="725" pin="4"/><net_sink comp="770" pin=1"/></net>

<net id="780"><net_src comp="770" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="781"><net_src comp="734" pin="4"/><net_sink comp="776" pin=1"/></net>

<net id="786"><net_src comp="776" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="787"><net_src comp="743" pin="4"/><net_sink comp="782" pin=1"/></net>

<net id="792"><net_src comp="782" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="793"><net_src comp="752" pin="4"/><net_sink comp="788" pin=1"/></net>

<net id="798"><net_src comp="788" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="799"><net_src comp="761" pin="4"/><net_sink comp="794" pin=1"/></net>

<net id="804"><net_src comp="710" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="805"><net_src comp="707" pin="1"/><net_sink comp="800" pin=1"/></net>

<net id="810"><net_src comp="713" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="811"><net_src comp="707" pin="1"/><net_sink comp="806" pin=1"/></net>

<net id="816"><net_src comp="716" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="817"><net_src comp="707" pin="1"/><net_sink comp="812" pin=1"/></net>

<net id="822"><net_src comp="719" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="823"><net_src comp="707" pin="1"/><net_sink comp="818" pin=1"/></net>

<net id="828"><net_src comp="722" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="829"><net_src comp="707" pin="1"/><net_sink comp="824" pin=1"/></net>

<net id="833"><net_src comp="58" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="835"><net_src comp="830" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="836"><net_src comp="830" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="840"><net_src comp="64" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="842"><net_src comp="837" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="846"><net_src comp="70" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="848"><net_src comp="843" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="852"><net_src comp="76" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="854"><net_src comp="849" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="858"><net_src comp="82" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="860"><net_src comp="855" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="864"><net_src comp="162" pin="2"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="869"><net_src comp="168" pin="2"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="874"><net_src comp="190" pin="3"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="876"><net_src comp="871" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="880"><net_src comp="202" pin="3"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="885"><net_src comp="512" pin="3"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="890"><net_src comp="546" pin="3"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="895"><net_src comp="580" pin="3"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="900"><net_src comp="614" pin="3"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="905"><net_src comp="648" pin="3"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="910"><net_src comp="88" pin="3"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="915"><net_src comp="101" pin="3"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="920"><net_src comp="113" pin="3"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="95" pin=5"/></net>

<net id="925"><net_src comp="125" pin="3"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="95" pin=8"/></net>

<net id="930"><net_src comp="95" pin="3"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="676" pin=1"/></net>

<net id="932"><net_src comp="927" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="936"><net_src comp="95" pin="7"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="938"><net_src comp="933" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="942"><net_src comp="95" pin="11"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="944"><net_src comp="939" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="948"><net_src comp="137" pin="3"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="95" pin=10"/></net>

<net id="953"><net_src comp="95" pin="15"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="955"><net_src comp="950" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="959"><net_src comp="95" pin="19"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="961"><net_src comp="956" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="965"><net_src comp="676" pin="2"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="970"><net_src comp="680" pin="2"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="684" pin=1"/></net>

<net id="975"><net_src comp="693" pin="4"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="980"><net_src comp="149" pin="3"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="985"><net_src comp="156" pin="3"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="990"><net_src comp="707" pin="1"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="800" pin=1"/></net>

<net id="992"><net_src comp="987" pin="1"/><net_sink comp="806" pin=1"/></net>

<net id="993"><net_src comp="987" pin="1"/><net_sink comp="812" pin=1"/></net>

<net id="994"><net_src comp="987" pin="1"/><net_sink comp="818" pin=1"/></net>

<net id="995"><net_src comp="987" pin="1"/><net_sink comp="824" pin=1"/></net>

<net id="999"><net_src comp="710" pin="1"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="1004"><net_src comp="713" pin="1"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="1009"><net_src comp="716" pin="1"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="1014"><net_src comp="719" pin="1"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="1019"><net_src comp="722" pin="1"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="1024"><net_src comp="800" pin="2"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="725" pin=1"/></net>

<net id="1029"><net_src comp="806" pin="2"/><net_sink comp="1026" pin=0"/></net>

<net id="1030"><net_src comp="1026" pin="1"/><net_sink comp="734" pin=1"/></net>

<net id="1034"><net_src comp="812" pin="2"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="743" pin=1"/></net>

<net id="1039"><net_src comp="818" pin="2"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="752" pin=1"/></net>

<net id="1044"><net_src comp="824" pin="2"/><net_sink comp="1041" pin=0"/></net>

<net id="1045"><net_src comp="1041" pin="1"/><net_sink comp="761" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13> : data_0_V_read | {1 }
	Port: softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13> : data_1_V_read | {1 }
	Port: softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13> : data_2_V_read | {1 }
	Port: softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13> : data_3_V_read | {1 }
	Port: softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13> : data_4_V_read | {1 }
	Port: softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13> : exp_table1 | {5 6 7 }
	Port: softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13> : invert_table2 | {9 10 }
  - Chain level:
	State 1
	State 2
		icmp_ln1496_2 : 1
		select_ln65_2 : 2
	State 3
		x_max_V : 1
	State 4
		sub_ln1193 : 1
		tmp : 2
		tmp_2 : 2
		xor_ln786 : 3
		and_ln786 : 3
		xor_ln340_5 : 3
		xor_ln340 : 3
		or_ln340 : 3
		sub_ln1193_1 : 1
		tmp_4 : 2
		tmp_6 : 2
		xor_ln786_1 : 3
		and_ln786_1 : 3
		xor_ln340_6 : 3
		xor_ln340_1 : 3
		or_ln340_1 : 3
		sub_ln1193_2 : 1
		tmp_8 : 2
		tmp_10 : 2
		xor_ln786_2 : 3
		and_ln786_2 : 3
		xor_ln340_7 : 3
		xor_ln340_2 : 3
		or_ln340_2 : 3
		sub_ln1193_3 : 1
		tmp_11 : 2
		tmp_12 : 2
		xor_ln786_3 : 3
		and_ln786_3 : 3
		xor_ln340_8 : 3
		xor_ln340_3 : 3
		or_ln340_3 : 3
		sub_ln1193_4 : 1
		tmp_13 : 2
		tmp_14 : 2
		xor_ln786_4 : 3
		and_ln786_4 : 3
		xor_ln340_9 : 3
		xor_ln340_4 : 3
		or_ln340_4 : 3
		tmp_1 : 2
		select_ln340 : 3
		select_ln388 : 3
		y_V : 4
		tmp_3 : 2
		select_ln340_2 : 3
		select_ln388_1 : 3
		y_V_1 : 4
		tmp_5 : 2
		select_ln340_4 : 3
		select_ln388_2 : 3
		y_V_2 : 4
		tmp_7 : 2
		select_ln340_6 : 3
		select_ln388_3 : 3
		y_V_3 : 4
		tmp_9 : 2
		select_ln340_8 : 3
		select_ln388_4 : 3
		y_V_4 : 4
	State 5
		exp_table1_addr : 1
		exp_res_0_V : 2
		exp_table1_addr_1 : 1
		exp_res_1_V : 2
		exp_table1_addr_2 : 1
		exp_res_2_V : 2
		exp_table1_addr_4 : 1
		exp_res_4_V : 2
	State 6
		exp_table1_addr_3 : 1
		exp_res_3_V : 2
	State 7
	State 8
		exp_sum_V : 1
		y_V_5 : 2
	State 9
		invert_table2_addr : 1
		inv_exp_sum_V : 2
	State 10
	State 11
		mul_ln1118 : 1
		mul_ln1118_1 : 1
		mul_ln1118_2 : 1
		mul_ln1118_3 : 1
		mul_ln1118_4 : 1
	State 12
	State 13
	State 14
		mrv : 1
		mrv_1 : 2
		mrv_2 : 3
		mrv_3 : 4
		mrv_4 : 5
		ret_ln270 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |      select_ln65_fu_174     |    0    |    0    |    16   |
|          |     select_ln65_1_fu_179    |    0    |    0    |    16   |
|          |     select_ln65_2_fu_190    |    0    |    0    |    16   |
|          |        x_max_V_fu_202       |    0    |    0    |    16   |
|          |     select_ln340_fu_496     |    0    |    0    |    10   |
|          |     select_ln388_fu_504     |    0    |    0    |    10   |
|          |          y_V_fu_512         |    0    |    0    |    10   |
|          |    select_ln340_2_fu_530    |    0    |    0    |    10   |
|          |    select_ln388_1_fu_538    |    0    |    0    |    10   |
|  select  |         y_V_1_fu_546        |    0    |    0    |    10   |
|          |    select_ln340_4_fu_564    |    0    |    0    |    10   |
|          |    select_ln388_2_fu_572    |    0    |    0    |    10   |
|          |         y_V_2_fu_580        |    0    |    0    |    10   |
|          |    select_ln340_6_fu_598    |    0    |    0    |    10   |
|          |    select_ln388_3_fu_606    |    0    |    0    |    10   |
|          |         y_V_3_fu_614        |    0    |    0    |    10   |
|          |    select_ln340_8_fu_632    |    0    |    0    |    10   |
|          |    select_ln388_4_fu_640    |    0    |    0    |    10   |
|          |         y_V_4_fu_648        |    0    |    0    |    10   |
|----------|-----------------------------|---------|---------|---------|
|          |      sub_ln1193_fu_214      |    0    |    0    |    23   |
|          |     sub_ln1193_1_fu_269     |    0    |    0    |    23   |
|    sub   |     sub_ln1193_2_fu_324     |    0    |    0    |    23   |
|          |     sub_ln1193_3_fu_379     |    0    |    0    |    23   |
|          |     sub_ln1193_4_fu_434     |    0    |    0    |    23   |
|----------|-----------------------------|---------|---------|---------|
|          |       add_ln703_fu_676      |    0    |    0    |    25   |
|    add   |      add_ln703_1_fu_680     |    0    |    0    |    25   |
|          |      add_ln703_2_fu_684     |    0    |    0    |    18   |
|          |       exp_sum_V_fu_688      |    0    |    0    |    18   |
|----------|-----------------------------|---------|---------|---------|
|          |      icmp_ln1496_fu_162     |    0    |    0    |    13   |
|   icmp   |     icmp_ln1496_1_fu_168    |    0    |    0    |    13   |
|          |     icmp_ln1496_2_fu_184    |    0    |    0    |    13   |
|          |     icmp_ln1496_3_fu_198    |    0    |    0    |    13   |
|----------|-----------------------------|---------|---------|---------|
|          |       xor_ln786_fu_236      |    0    |    0    |    2    |
|          |      xor_ln340_5_fu_248     |    0    |    0    |    2    |
|          |       xor_ln340_fu_254      |    0    |    0    |    2    |
|          |      xor_ln786_1_fu_291     |    0    |    0    |    2    |
|          |      xor_ln340_6_fu_303     |    0    |    0    |    2    |
|          |      xor_ln340_1_fu_309     |    0    |    0    |    2    |
|          |      xor_ln786_2_fu_346     |    0    |    0    |    2    |
|    xor   |      xor_ln340_7_fu_358     |    0    |    0    |    2    |
|          |      xor_ln340_2_fu_364     |    0    |    0    |    2    |
|          |      xor_ln786_3_fu_401     |    0    |    0    |    2    |
|          |      xor_ln340_8_fu_413     |    0    |    0    |    2    |
|          |      xor_ln340_3_fu_419     |    0    |    0    |    2    |
|          |      xor_ln786_4_fu_456     |    0    |    0    |    2    |
|          |      xor_ln340_9_fu_468     |    0    |    0    |    2    |
|          |      xor_ln340_4_fu_474     |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |       and_ln786_fu_242      |    0    |    0    |    2    |
|          |      and_ln786_1_fu_297     |    0    |    0    |    2    |
|    and   |      and_ln786_2_fu_352     |    0    |    0    |    2    |
|          |      and_ln786_3_fu_407     |    0    |    0    |    2    |
|          |      and_ln786_4_fu_462     |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |       or_ln340_fu_260       |    0    |    0    |    2    |
|          |      or_ln340_1_fu_315      |    0    |    0    |    2    |
|    or    |      or_ln340_2_fu_370      |    0    |    0    |    2    |
|          |      or_ln340_3_fu_425      |    0    |    0    |    2    |
|          |      or_ln340_4_fu_480      |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_800         |    1    |    0    |    0    |
|          |          grp_fu_806         |    1    |    0    |    0    |
|    mul   |          grp_fu_812         |    1    |    0    |    0    |
|          |          grp_fu_818         |    1    |    0    |    0    |
|          |          grp_fu_824         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |  data_4_V_read_1_read_fu_58 |    0    |    0    |    0    |
|          |  data_3_V_read_1_read_fu_64 |    0    |    0    |    0    |
|   read   |  data_2_V_read_1_read_fu_70 |    0    |    0    |    0    |
|          |  data_1_V_read_1_read_fu_76 |    0    |    0    |    0    |
|          |  data_0_V_read_1_read_fu_82 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      sext_ln703_fu_208      |    0    |    0    |    0    |
|          |     sext_ln703_1_fu_211     |    0    |    0    |    0    |
|          |     sext_ln703_2_fu_266     |    0    |    0    |    0    |
|          |     sext_ln703_3_fu_321     |    0    |    0    |    0    |
|          |     sext_ln703_4_fu_376     |    0    |    0    |    0    |
|   sext   |     sext_ln703_5_fu_431     |    0    |    0    |    0    |
|          |      sext_ln1116_fu_707     |    0    |    0    |    0    |
|          |      sext_ln1118_fu_710     |    0    |    0    |    0    |
|          |     sext_ln1118_1_fu_713    |    0    |    0    |    0    |
|          |     sext_ln1118_2_fu_716    |    0    |    0    |    0    |
|          |     sext_ln1118_3_fu_719    |    0    |    0    |    0    |
|          |     sext_ln1118_4_fu_722    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          tmp_fu_220         |    0    |    0    |    0    |
|          |         tmp_2_fu_228        |    0    |    0    |    0    |
|          |         tmp_4_fu_275        |    0    |    0    |    0    |
|          |         tmp_6_fu_283        |    0    |    0    |    0    |
| bitselect|         tmp_8_fu_330        |    0    |    0    |    0    |
|          |        tmp_10_fu_338        |    0    |    0    |    0    |
|          |        tmp_11_fu_385        |    0    |    0    |    0    |
|          |        tmp_12_fu_393        |    0    |    0    |    0    |
|          |        tmp_13_fu_440        |    0    |    0    |    0    |
|          |        tmp_14_fu_448        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_1_fu_486        |    0    |    0    |    0    |
|          |         tmp_3_fu_520        |    0    |    0    |    0    |
|          |         tmp_5_fu_554        |    0    |    0    |    0    |
|          |         tmp_7_fu_588        |    0    |    0    |    0    |
|          |         tmp_9_fu_622        |    0    |    0    |    0    |
|partselect|         y_V_5_fu_693        |    0    |    0    |    0    |
|          | res_0_V_write_assign_fu_725 |    0    |    0    |    0    |
|          | res_1_V_write_assign_fu_734 |    0    |    0    |    0    |
|          | res_2_V_write_assign_fu_743 |    0    |    0    |    0    |
|          | res_3_V_write_assign_fu_752 |    0    |    0    |    0    |
|          | res_4_V_write_assign_fu_761 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      zext_ln255_fu_656      |    0    |    0    |    0    |
|          |     zext_ln255_1_fu_660     |    0    |    0    |    0    |
|   zext   |     zext_ln255_2_fu_664     |    0    |    0    |    0    |
|          |     zext_ln255_4_fu_668     |    0    |    0    |    0    |
|          |     zext_ln255_3_fu_672     |    0    |    0    |    0    |
|          |      zext_ln265_fu_703      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          mrv_fu_770         |    0    |    0    |    0    |
|          |         mrv_1_fu_776        |    0    |    0    |    0    |
|insertvalue|         mrv_2_fu_782        |    0    |    0    |    0    |
|          |         mrv_3_fu_788        |    0    |    0    |    0    |
|          |         mrv_4_fu_794        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    5    |    0    |   517   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|    add_ln703_1_reg_967   |   18   |
|     add_ln703_reg_962    |   18   |
|  data_0_V_read_1_reg_855 |   16   |
|  data_1_V_read_1_reg_849 |   16   |
|  data_2_V_read_1_reg_843 |   16   |
|  data_3_V_read_1_reg_837 |   16   |
|  data_4_V_read_1_reg_830 |   16   |
|    exp_res_0_V_reg_927   |   18   |
|    exp_res_1_V_reg_933   |   18   |
|    exp_res_2_V_reg_939   |   18   |
|    exp_res_3_V_reg_956   |   18   |
|    exp_res_4_V_reg_950   |   18   |
| exp_table1_addr_1_reg_912|   10   |
| exp_table1_addr_2_reg_917|   10   |
| exp_table1_addr_3_reg_945|   10   |
| exp_table1_addr_4_reg_922|   10   |
|  exp_table1_addr_reg_907 |   10   |
|   icmp_ln1496_1_reg_866  |    1   |
|    icmp_ln1496_reg_861   |    1   |
|   inv_exp_sum_V_reg_982  |   18   |
|invert_table2_addr_reg_977|   10   |
|   mul_ln1118_1_reg_1026  |   30   |
|   mul_ln1118_2_reg_1031  |   30   |
|   mul_ln1118_3_reg_1036  |   30   |
|   mul_ln1118_4_reg_1041  |   30   |
|    mul_ln1118_reg_1021   |   30   |
|   select_ln65_2_reg_871  |   16   |
|    sext_ln1116_reg_987   |   30   |
|  sext_ln1118_1_reg_1001  |   30   |
|  sext_ln1118_2_reg_1006  |   30   |
|  sext_ln1118_3_reg_1011  |   30   |
|  sext_ln1118_4_reg_1016  |   30   |
|    sext_ln1118_reg_996   |   30   |
|      x_max_V_reg_877     |   16   |
|       y_V_1_reg_887      |   10   |
|       y_V_2_reg_892      |   10   |
|       y_V_3_reg_897      |   10   |
|       y_V_4_reg_902      |   10   |
|       y_V_5_reg_972      |   10   |
|        y_V_reg_882       |   10   |
+--------------------------+--------+
|           Total          |   708  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_95 |  p0  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_95 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_95 |  p5  |   2  |  18  |   36   ||    9    |
|  grp_access_fu_95 |  p8  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_95 |  p10 |   2  |   0  |    0   ||    9    |
| grp_access_fu_156 |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_800    |  p0  |   2  |  18  |   36   ||    9    |
|     grp_fu_800    |  p1  |   2  |  18  |   36   ||    9    |
|     grp_fu_806    |  p0  |   2  |  18  |   36   ||    9    |
|     grp_fu_806    |  p1  |   2  |  18  |   36   ||    9    |
|     grp_fu_812    |  p0  |   2  |  18  |   36   ||    9    |
|     grp_fu_812    |  p1  |   2  |  18  |   36   ||    9    |
|     grp_fu_818    |  p0  |   2  |  18  |   36   ||    9    |
|     grp_fu_818    |  p1  |   2  |  18  |   36   ||    9    |
|     grp_fu_824    |  p0  |   2  |  18  |   36   ||    9    |
|     grp_fu_824    |  p1  |   2  |  18  |   36   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   456  ||   21.6  ||   144   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |    0   |   517  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   21   |    -   |   144  |
|  Register |    -   |    -   |   708  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   21   |   708  |   661  |
+-----------+--------+--------+--------+--------+
