// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_HH_
#define _dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "myproject_mul_mul_6s_16s_22_1_1.h"
#include "dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_w2_V.h"
#include "dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_b2_V.h"
#include "dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_mult_V.h"
#include "dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_acc_V.h"

namespace ap_rtl {

struct dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s : public sc_module {
    // Port declarations 13
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<12> > data_V_address0;
    sc_out< sc_logic > data_V_ce0;
    sc_in< sc_lv<16> > data_V_q0;
    sc_out< sc_lv<7> > res_V_address0;
    sc_out< sc_logic > res_V_ce0;
    sc_out< sc_logic > res_V_we0;
    sc_out< sc_lv<16> > res_V_d0;


    // Module declarations
    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s(sc_module_name name);
    SC_HAS_PROCESS(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s);

    ~dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s();

    sc_trace_file* mVcdFile;

    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_w2_V* w2_V_U;
    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_b2_V* b2_V_U;
    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_mult_V* mult_V_U;
    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_acc_V* acc_V_U;
    myproject_mul_mul_6s_16s_22_1_1<1,1,6,16,22>* myproject_mul_mul_6s_16s_22_1_1_U1;
    sc_signal< sc_lv<12> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<19> > w2_V_address0;
    sc_signal< sc_logic > w2_V_ce0;
    sc_signal< sc_lv<6> > w2_V_q0;
    sc_signal< sc_lv<7> > b2_V_address0;
    sc_signal< sc_logic > b2_V_ce0;
    sc_signal< sc_lv<12> > b2_V_q0;
    sc_signal< sc_lv<19> > next_mul_fu_254_p2;
    sc_signal< sc_lv<19> > next_mul_reg_432;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<12> > ii_3_fu_266_p2;
    sc_signal< sc_lv<12> > ii_3_reg_440;
    sc_signal< sc_lv<1> > tmp_fu_260_p2;
    sc_signal< sc_lv<22> > OP1_V_cast_cast_fu_277_p1;
    sc_signal< sc_lv<22> > OP1_V_cast_cast_reg_450;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<7> > jj_3_fu_291_p2;
    sc_signal< sc_lv<7> > jj_3_reg_458;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<64> > tmp_23_fu_303_p1;
    sc_signal< sc_lv<64> > tmp_23_reg_463;
    sc_signal< sc_lv<1> > tmp_20_fu_285_p2;
    sc_signal< sc_lv<7> > iacc_2_fu_332_p2;
    sc_signal< sc_lv<7> > iacc_2_reg_476;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<64> > tmp_19_fu_338_p1;
    sc_signal< sc_lv<64> > tmp_19_reg_481;
    sc_signal< sc_lv<1> > tmp_16_fu_326_p2;
    sc_signal< sc_lv<19> > next_mul2_fu_348_p2;
    sc_signal< sc_lv<19> > next_mul2_reg_491;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<12> > ii_4_fu_360_p2;
    sc_signal< sc_lv<12> > ii_4_reg_499;
    sc_signal< sc_lv<7> > jj_4_fu_376_p2;
    sc_signal< sc_lv<7> > jj_4_reg_507;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<7> > acc_V_addr_4_reg_512;
    sc_signal< sc_lv<1> > tmp_27_fu_370_p2;
    sc_signal< sc_lv<7> > ires_2_fu_415_p2;
    sc_signal< sc_lv<7> > ires_2_reg_525;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<64> > tmp_26_fu_421_p1;
    sc_signal< sc_lv<64> > tmp_26_reg_530;
    sc_signal< sc_lv<1> > tmp_21_fu_409_p2;
    sc_signal< sc_lv<19> > mult_V_address0;
    sc_signal< sc_logic > mult_V_ce0;
    sc_signal< sc_logic > mult_V_we0;
    sc_signal< sc_lv<13> > mult_V_d0;
    sc_signal< sc_lv<13> > mult_V_q0;
    sc_signal< sc_lv<7> > acc_V_address0;
    sc_signal< sc_logic > acc_V_ce0;
    sc_signal< sc_logic > acc_V_we0;
    sc_signal< sc_lv<16> > acc_V_d0;
    sc_signal< sc_lv<16> > acc_V_q0;
    sc_signal< sc_lv<12> > ii_reg_164;
    sc_signal< sc_lv<19> > phi_mul_reg_175;
    sc_signal< sc_lv<7> > jj_reg_187;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<7> > iacc_reg_198;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<12> > ii2_reg_209;
    sc_signal< sc_lv<19> > phi_mul1_reg_220;
    sc_signal< sc_lv<7> > jj3_reg_232;
    sc_signal< sc_lv<1> > tmp_18_fu_354_p2;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<7> > ires_reg_243;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<64> > tmp_s_fu_272_p1;
    sc_signal< sc_lv<64> > tmp_28_fu_388_p1;
    sc_signal< sc_lv<64> > tmp_29_fu_393_p1;
    sc_signal< sc_lv<16> > b2_V_load_cast_fu_343_p1;
    sc_signal< sc_lv<16> > p_Val2_s_43_fu_402_p2;
    sc_signal< sc_lv<19> > jj_cast6_fu_281_p1;
    sc_signal< sc_lv<19> > index_fu_297_p2;
    sc_signal< sc_lv<22> > p_Val2_s_fu_426_p2;
    sc_signal< sc_lv<12> > tmp_767_fu_312_p4;
    sc_signal< sc_lv<19> > jj3_cast3_fu_366_p1;
    sc_signal< sc_lv<19> > index_2_fu_382_p2;
    sc_signal< sc_lv<16> > p_Val2_37_fu_398_p1;
    sc_signal< sc_lv<16> > p_Val2_s_fu_426_p1;
    sc_signal< sc_lv<12> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<12> ap_ST_fsm_state1;
    static const sc_lv<12> ap_ST_fsm_state2;
    static const sc_lv<12> ap_ST_fsm_state3;
    static const sc_lv<12> ap_ST_fsm_state4;
    static const sc_lv<12> ap_ST_fsm_state5;
    static const sc_lv<12> ap_ST_fsm_state6;
    static const sc_lv<12> ap_ST_fsm_state7;
    static const sc_lv<12> ap_ST_fsm_state8;
    static const sc_lv<12> ap_ST_fsm_state9;
    static const sc_lv<12> ap_ST_fsm_state10;
    static const sc_lv<12> ap_ST_fsm_state11;
    static const sc_lv<12> ap_ST_fsm_state12;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<19> ap_const_lv19_0;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<19> ap_const_lv19_64;
    static const sc_lv<12> ap_const_lv12_A3E;
    static const sc_lv<12> ap_const_lv12_1;
    static const sc_lv<7> ap_const_lv7_64;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<32> ap_const_lv32_15;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_OP1_V_cast_cast_fu_277_p1();
    void thread_acc_V_address0();
    void thread_acc_V_ce0();
    void thread_acc_V_d0();
    void thread_acc_V_we0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_b2_V_address0();
    void thread_b2_V_ce0();
    void thread_b2_V_load_cast_fu_343_p1();
    void thread_data_V_address0();
    void thread_data_V_ce0();
    void thread_iacc_2_fu_332_p2();
    void thread_ii_3_fu_266_p2();
    void thread_ii_4_fu_360_p2();
    void thread_index_2_fu_382_p2();
    void thread_index_fu_297_p2();
    void thread_ires_2_fu_415_p2();
    void thread_jj3_cast3_fu_366_p1();
    void thread_jj_3_fu_291_p2();
    void thread_jj_4_fu_376_p2();
    void thread_jj_cast6_fu_281_p1();
    void thread_mult_V_address0();
    void thread_mult_V_ce0();
    void thread_mult_V_d0();
    void thread_mult_V_we0();
    void thread_next_mul2_fu_348_p2();
    void thread_next_mul_fu_254_p2();
    void thread_p_Val2_37_fu_398_p1();
    void thread_p_Val2_s_43_fu_402_p2();
    void thread_p_Val2_s_fu_426_p1();
    void thread_res_V_address0();
    void thread_res_V_ce0();
    void thread_res_V_d0();
    void thread_res_V_we0();
    void thread_tmp_16_fu_326_p2();
    void thread_tmp_18_fu_354_p2();
    void thread_tmp_19_fu_338_p1();
    void thread_tmp_20_fu_285_p2();
    void thread_tmp_21_fu_409_p2();
    void thread_tmp_23_fu_303_p1();
    void thread_tmp_26_fu_421_p1();
    void thread_tmp_27_fu_370_p2();
    void thread_tmp_28_fu_388_p1();
    void thread_tmp_29_fu_393_p1();
    void thread_tmp_767_fu_312_p4();
    void thread_tmp_fu_260_p2();
    void thread_tmp_s_fu_272_p1();
    void thread_w2_V_address0();
    void thread_w2_V_ce0();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
