# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-MMD --build -cc -O3 --x-assign fast --x-initial fast --noassert --top-module top /home/pink/share/ysyx-2024/verilog_ex/add_subtractor/vsrc/adder.v /home/pink/share/ysyx-2024/verilog_ex/add_subtractor/vsrc/top.v /home/pink/share/ysyx-2024/verilog_ex/add_subtractor/csrc/main.cpp /home/pink/share/ysyx-2024/verilog_ex/add_subtractor/build/auto_bind.cpp /home/pink/share/ysyx-2024/ysyx-workbench/nvboard/build/nvboard.a -CFLAGS -MMD -CFLAGS -O3 -CFLAGS -I/usr/include/SDL2 -CFLAGS -D_REENTRANT -CFLAGS -I/home/pink/share/ysyx-2024/ysyx-workbench/nvboard/usr/include -CFLAGS -DTOP_NAME=_Vtop_ -LDFLAGS -lSDL2 -LDFLAGS -lSDL2_image -LDFLAGS -lSDL2_ttf --Mdir ./build/obj_dir --exe -o /home/pink/share/ysyx-2024/verilog_ex/add_subtractor/build/top"
T      3158     1206  1741590242           0  1741590242           0 "./build/obj_dir/Vtop.cpp"
T      2826     1205  1741590242           0  1741590242           0 "./build/obj_dir/Vtop.h"
T      2521     1214  1741590242           0  1741590242           0 "./build/obj_dir/Vtop.mk"
T       738     1203  1741590242           0  1741590242           0 "./build/obj_dir/Vtop__Syms.cpp"
T       921     1204  1741590242           0  1741590242           0 "./build/obj_dir/Vtop__Syms.h"
T      1126     1207  1741590242           0  1741590242           0 "./build/obj_dir/Vtop___024root.h"
T      1357     1211  1741590242           0  1741590242           0 "./build/obj_dir/Vtop___024root__DepSet_h84412442__0.cpp"
T       833     1209  1741590242           0  1741590242           0 "./build/obj_dir/Vtop___024root__DepSet_h84412442__0__Slow.cpp"
T      8695     1212  1741590242           0  1741590242           0 "./build/obj_dir/Vtop___024root__DepSet_heccd7ead__0.cpp"
T      5357     1210  1741590242           0  1741590242           0 "./build/obj_dir/Vtop___024root__DepSet_heccd7ead__0__Slow.cpp"
T       614     1208  1741590242           0  1741590242           0 "./build/obj_dir/Vtop___024root__Slow.cpp"
T       746     1215  1741590242           0  1741590242           0 "./build/obj_dir/Vtop__ver.d"
T         0        0  1741590242           0  1741590242           0 "./build/obj_dir/Vtop__verFiles.dat"
T      1621     1213  1741590242           0  1741590242           0 "./build/obj_dir/Vtop_classes.mk"
S       690       46  1741584573           0  1741584573           0 "/home/pink/share/ysyx-2024/verilog_ex/add_subtractor/vsrc/adder.v"
S      2588       47  1741590222           0  1741590222           0 "/home/pink/share/ysyx-2024/verilog_ex/add_subtractor/vsrc/top.v"
S  20938328  1319054  1737784464   376393045  1737784464   376393045 "/usr/local/bin/verilator_bin"
S      3275  1319124  1737784464   571401153  1737784464   571401153 "/usr/local/share/verilator/include/verilated_std.sv"
