{"vcs1":{"timestamp_begin":1701293685.683670809, "rt":0.71, "ut":0.35, "st":0.29}}
{"vcselab":{"timestamp_begin":1701293686.491666437, "rt":0.86, "ut":0.57, "st":0.26}}
{"link":{"timestamp_begin":1701293687.416427922, "rt":0.55, "ut":0.17, "st":0.36}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1701293684.880509136}
{"VCS_COMP_START_TIME": 1701293684.880509136}
{"VCS_COMP_END_TIME": 1701293688.814644171}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R library.sv task2.sv"}
{"vcs1": {"peak_mem": 336980}}
{"stitch_vcselab": {"peak_mem": 222584}}
