[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TPS75003RHLR production of TEXAS INSTRUMENTS from the text:IN1\nIN2\nIN3\nEN 1\nSS1\nEN 2\nSS2\nEN 3IS1\nSW 1\nFB 1\nIS2\nSW 2\nFB 2\nOUT3\nFB 3\nDGND3A\nBU CK 1\n3A\nBU CK 2\n300m A\nLD O\nSS3\nDGNDAG ND\nDGNDTPS75003\n+\n+\nVCCAUX\n2.5V  at 300mAVCCO\n3.3V at 3AVCCINT\n1.2V at 3A\nVCCAUX5V _Input\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.TPS75003\nSBVS052J –OCTOBER 2004 –REVISED NOVEMBER 2018\nTPS75003 Configurable Multirail PMIC\n11Features\n1•Two 95% Efficient, 3ABuck Controllers andOne\n300mA LDO\n•Tested andEndorsed byXilinx forPowering the\nSpartan ™-3,Spartan-3E andSpartan-3L FPGAs\n•Adjustable (1.2V to6.5V forBucks, 1.0V to6.5V\nforLDO) Output Voltages onAllChannels\n•Input Voltage Range: 2.2V to6.5V\n•Independent Soft-Start forEach Supply\n•Independent Enable forEach Supply forFlexible\nSequencing\n•LDO Stable with 2.2μFCeramic Output Capacitor\n•Small, Low-Profile 4.5mm ×3.5mm ×0.9mm\nVQFN Package\n2Applications\n•FPGA, DSP, andASIC Supplies\n•Set-Top Boxes\n•DSL Modems\n•Plasma TVDisplay Panels3Description\nThe TPS75003 isacomplete power management\nsolution forFPGA, DSP and other multi-supply\napplications. The device has been tested with and\nmeets alloftheXilinx Spartan-3, Spartan-3E, and\nSpartan-3L start-up profile requirements, including\nmonotonic voltage ramp and minimum voltage-rail\nrisetime. Independent enables foreach output allow\nsequencing tominimize demand onthepower supply\natstart-up. Soft-start oneach supply limits inrush\ncurrent during start-up. Two integrated buck\ncontrollers allow efficient, cost-effective voltage\nconversion forboth low and high current supplies\nsuch ascore andI/O.A300-mA LDO isintegrated to\nprovide anauxiliary railsuch asVCCAUX ontheXilinx\nSpartan-3 FPGA. Allthree output voltages are\nexternally configurable formaximum flexibility.\nTheTPS75003 isfully specified from –40°Cto+85°C\nand isoffered inaVQFN package, yielding ahighly\ncompact total solution size with high power\ndissipation capability.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nTPS75003 VQFN (20) 4.50 mm×3.50 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nTypical Application Schematic\n2TPS75003\nSBVS052J –OCTOBER 2004 –REVISED NOVEMBER 2018 www.ti.com\nProduct Folder Links: TPS75003Submit Documentation Feedback Copyright ©2004 –2018, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andFunctions ......................... 3\n6Specifications ......................................................... 4\n6.1 Absolute Maximum Ratings ...................................... 4\n6.2 ESD Ratings .............................................................. 4\n6.3 Recommended Operating Conditions ....................... 4\n6.4 Thermal Information .................................................. 5\n6.5 Electrical Characteristics ........................................... 5\n6.6 Typical Characteristics .............................................. 6\n7Detailed Description ............................................ 10\n7.1 Overview ................................................................. 10\n7.2 Functional Block Diagram ....................................... 11\n7.3 Feature Description ................................................. 118Application andImplementation ........................ 15\n8.1 Application Information ............................................ 15\n8.2 Typical Application .................................................. 16\n9Power Supply Recommendations ...................... 22\n10Layout ................................................................... 23\n10.1 Layout Guidelines ................................................. 23\n10.2 Layout Example .................................................... 24\n11Device andDocumentation Support ................. 25\n11.1 Device Support ...................................................... 25\n11.2 Documentation Support ........................................ 25\n11.3 Receiving Notification ofDocumentation Updates 25\n11.4 Community Resources .......................................... 25\n11.5 Trademarks ........................................................... 25\n11.6 Electrostatic Discharge Caution ............................ 25\n11.7 Glossary ................................................................ 25\n12Mechanical, Packaging, andOrderable\nInformation ........................................................... 26\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision I(August 2010) toRevision J Page\n•Changed thetitleofthedata sheet andupdated theformat tothelatest TIdata sheet format ........................................... 1\n•Moved theESD rating parameters forHBM andCDM from theAbsolute Maximum Ratings table totheESD Ratings\ntable ........................................................................................................................................................................................ 4\n•Added theRecommended Operating Conditions table, Overview section, Feature Description section, Design\nRequirements section, Power Supply Recommendations section, andDevice andDocumentation Support section .......... 4\n•Updated thesymbols forthethermal resistance parameters intheThermal Information table............................................. 5\nChanges from Revision H(August 2008) toRevision I Page\n•Replaced theDissipation Ratings table with theThermal Information table .......................................................................... 5\nIN3\nOUT3FB1\nFB220\n111\n10DGNDSS3 AGND EN1 SS1 DGND SW1 IN1 IS1\n19 18 17 16 15 14 13 12\nFB3 EN3 EN2 SS2\nDGNDSW2IN2 IS22 3 4 5 6 7 8 9\n3TPS75003\nwww.ti.com SBVS052J –OCTOBER 2004 –REVISED NOVEMBER 2018\nProduct Folder Links: TPS75003Submit Documentation Feedback Copyright ©2004 –2018, Texas Instruments Incorporated5PinConfiguration andFunctions\nRHL Package\n20-Pin VQFN\nTopView\nPinFunctions\nPIN\nTYPE DESCRIPTION\nNAME NO.\nAGND 18 GND Ground connection forLDO.\nDGND 6,15,PAD GNDGround connection forBUCK1 andBUCK2 converters. Pins 6and15should beconnected\ntotheback side exposed padbyashort metal trace asshown inthePCB Layout\nConsiderations section ofthisdata sheet.\nEN1 17 IDriving theenable pin(ENx) high turns onBUCK1 regulator. Driving thispinlowputs itinto\nshutdown mode, reducing operating current. Theenable pindoes nottrigger onfastnegative\ngoing transients.\nEN2 4 I Same asEN1 butforBUCK2 controller.\nEN3 3 I Same asEN1 butforLDO.\nFB1 11 I(Analog) Feedback pin.Used tosettheoutput voltage ofBUCK1 regulator.\nFB2 10 I(Analog) Same asFB1 butforBUCK2 controller.\nFB3 2 I(Analog) Same asFB1 butforLDO.\nIN1 13 I(Analog) Input supply toBUCK1.\nIN2 8 I(Analog) Input supply toBUCK2.\nIN3 20 I(Power) Input supply toLDO.\nIS1 12 I(Analog)Current sense input forBUCK1 regulator. Thevoltage difference between thispinandIN1is\ncompared toaninternal reference tosetcurrent limit. Forarobust output start-up ramp,\ncareful layout andbypassing arerequired. See theApplication Information section fordetails.\nIS2 9 I(Analog) Same asIS1butcompared toIN2andused forBUCK2 controller.\nOUT3 1 O(Power)Regulated LDO output. Asmall ceramic capacitor (≥2.2μF)isneeded from thispintoground\ntoensure stability.\nSS1 16 I(Analog)Connecting acapacitor between thispinandground increases start-up time oftheBUCK1\nregulator byslowing theramp-up ofcurrent limit. This high-impedance pinisnoise-sensitive;\ncareful layout isimportant. See theTypical Characteristics ,Application Information ,and\nPCB Layout Considerations sections fordetails.\nSS2 5 I(Analog) Same asSS1 butforBUCK2 regulator.\nSS3 19 I(Analog)Connecting acapacitor from thispintoground slows thestart-up time oftheLDO reference,\nthereby slowing output voltage ramp-up. See theApplication Information section fordetails.\nSW1 14 O(Analog) Gate drive pinforexternal BUCK1 P-channel MOSFET.\nSW2 7 O(Analog) Same asSW1 butforBUCK2 controller.\n4TPS75003\nSBVS052J –OCTOBER 2004 –REVISED NOVEMBER 2018 www.ti.com\nProduct Folder Links: TPS75003Submit Documentation Feedback Copyright ©2004 –2018, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.6Specifications\n6.1 Absolute Maximum Ratings\nOver operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nVINX IN1, IN2, IN3voltage –0.3 7 V\nVENX EN1, EN2, EN3 voltage –0.3 VINX+0.3 V\nVSWX SW1, SW2, SW3 voltage –0.3 VINX+0.3 V\nVISX IS1, IS2, IS3voltage –0.3 VINX+0.3 V\nVOUT3 OUT3 voltage –0.3 7 V\nVSSX SS1, SS2, SS3 voltage –0.3 VINX+0.3 V\nVFBX FB1, FB2, FB3 voltage –0.3 3.3 V\nIOUT3 Peak LDO output current Internally limited\nContinuous total power dissipation See Thermal Information Table\nTJ Junction temperature –55 150 °C\nTstg Storage temperature –65 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.6.2 ESD Ratings\nVALUE UNIT\nV(ESD)Electrostatic\ndischargeHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)1000\nV\nCharged-device model (CDM), perJEDEC specification JESD22-C101(2)500\n6.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nVIN1 Input voltage atIN1pin 2.2 6.5 V\nVOUT1 Output voltage ofBUCK1 1.2 VIN1 V\nIOUT1 Maximum output current ofBUCK1 3 A\nVIN2 Input voltage atIN2pin 2.2 6.5 V\nVOUT2 Output voltage ofBUCK1 1.2 VIN2 V\nIOUT2 Maximum output current ofBUCK2 3 A\nVIN3 Input voltage atIN3pin 2.2 6.5 V\nVOUT3 Output voltage ofLDO 1 VIN3–VDO V\nIOUT3 Maximum output current ofLDO 300 mA\n5TPS75003\nwww.ti.com SBVS052J –OCTOBER 2004 –REVISED NOVEMBER 2018\nProduct Folder Links: TPS75003Submit Documentation Feedback Copyright ©2004 –2018, Texas Instruments Incorporated(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport .6.4 Thermal Information\nTHERMAL METRIC(1)TPS75003\nUNIT RHL (VQFN)\n20PINS\nRθJA Junction-to-ambient thermal resistance 42.6 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 51.8 °C/W\nRθJB Junction-to-board thermal resistance 39.5 °C/W\nψJT Junction-to-top characterization parameter 0.6 °C/W\nψJB Junction-to-board characterization parameter 14.2 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance 2.8 °C/W\n(1) Tobeinregulation, minimum VIN1(orVIN2)must begreater than VOUT1,NOM (orVOUT2,NOM )byanamount determined byexternal\ncomponents. Minimum VIN3=VOUT3 +VDOor2.2V, whichever isgreater.\n(2) Maximum VOUTdepends onexternal components andwillbeless than VIN.\n(3) Depends onexternal components.6.5 Electrical Characteristics\nVEN1=VIN1,VEN2=VIN2,VEN3=VIN3,VIN1=VIN2=2.2V, VIN3=3.0V, VOUT3 =2.5V, COUT1 =COUT2 =47μF,COUT3 =2.2μF,TA=\n–40°Cto+85°C,unless otherwise noted. Typical values areatTA=+25°C.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nSupply andLogic\nVINXInput Voltage Range\n(IN1, IN2, IN3)(1) 2.2 6.5 V\nIQQuiescent Current, IQ=IDGND +\nIAGNDIOUT1 =IOUT2 =0mA, IOUT3 =1mA 75 150 μA\nISHDN Shutdown Supply Current VEN1=VEN2=VEN3=0V 0.05 3μA\nVIH1, 2Enable High, enabled\n(EN1, EN2)1.4 VINX V\nVIH3 Enable High, enabled (EN3) 1.14 VIN3 V\nVILXEnable Low, shutdown\n(EN1, EN2, EN3)0 0.3 V\nIENXEnable pincurrent\n(EN1, EN2, EN3)0.01 0.5 μA\nBuck Controllers 1and2\nVOUT1,2Adjustable Output Voltage\nRange(2) VFBX VINX V\nVFB1,2 Feedback Voltage (FB1, FB2) 1.220 V\nFeedback Voltage Accuracy(1)\n(FB1, FB2)–2% 2%\nIFB1,2 Current intoFB1, FB2 pins 0.01 0.5 μA\nVIS1,2Reference Voltage forCurrent\nSense80 100 120 mV\nIIS1,2 Current intoIS1, IS2Pins 0.01 0.5 μA\nΔVOUT% /ΔVINLine Regulation(1)Measured with thecircuit in\nFigure 18,\nVOUT+0.5V≤VIN≤6.5V0.1 %/V\nΔVOUT% /ΔIOU\nTLoad RegulationMeasured with thecircuit in\nFigure 18,\n30mA≤IOUT≤2A0.6 %/A\nn1,2 Efficiency(3) Measured with thecircuit in\nFigure 18,IOUT=1A94%\ntSTR1,2 Startup Time(3)Measured with thecircuit in\nFigure 18,\nRL=6Ω,COUT=100μF,CSS=2.2nF5 ms\n0 0.5 1.0 1.5 2.0 2.5 3.0 3.5\nIOUT(A)TA= +85TA=/c4540°C\nTA= +255\n4\n3\n2\n1\n0\n/c451\n/c452\n/c453\n/c454\n/c455/c68VOUT(%)°C°C\n0 0.5 1.0 1.5 2.0 2.5 3.0 3.5\nIOUT(A)5\n4\n3\n2\n1\n0\n/c451\n/c452\n/c453\n/c454\n/c455/c68VOUT(%)TA= +85\nTA=/c4540°CTA= +25 °C °C\n6TPS75003\nSBVS052J –OCTOBER 2004 –REVISED NOVEMBER 2018 www.ti.com\nProduct Folder Links: TPS75003Submit Documentation Feedback Copyright ©2004 –2018, Texas Instruments IncorporatedElectrical Characteristics (continued)\nVEN1=VIN1,VEN2=VIN2,VEN3=VIN3,VIN1=VIN2=2.2V, VIN3=3.0V, VOUT3 =2.5V, COUT1 =COUT2 =47μF,COUT3 =2.2μF,TA=\n–40°Cto+85°C,unless otherwise noted. Typical values areatTA=+25°C.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\n(4) VDOdoes notapply when VOUT+VDO<2.2V.RDS,ON1,2Gate Driver P-Channel andN-\nChannel MOSFET On-\nResistanceVIN1,2 >2.5V 4\nΩ\nVIN1,2 =2.2V 6\nISW1,2Gate Driver P-Channel andN-\nChannel MOSFET Drive Current100 mA\ntON Minimum OnTime 1.36 1.55 1.84 μs\ntOFF Minimum OffTime 0.44 0.65 0.86 μs\nLDO\nVOUT3 Output Voltage Range 1 6.5–VDO V\nVFB3 Feedback PinVoltage 0.507 V\nFeedback PinVoltage\nAccuracy(1)2.95V≤VIN3≤6.5V\n1mA≤IOUT3≤300mA–4% 4%\nΔVOUT% /ΔVINLine Regulation(1)VOUT3 +0.5V≤VIN3≤6.5V 0.075 %/V\nΔVOUT% /ΔIOU\nTLoad Regulation 10mA≤IOUT3≤300mA 0.01 %/mA\nVDODropout Voltage\n(VIN=VOUT(NOM) –0.1)(4) IOUT3 =300mA 250 350 mV\nICL3 Current Limit VOUT=0.9xVOUT(NOM) 375 600 1000 mA\nIFB3 Current intoFB3 pin 0.03 0.1 μA\nVn Output NoiseBW=100Hz –100kHz,\nIOUT3 =300mA400 μVRMS\ntSDThermal Shutdown Temperature\nforLDOShutdown, Temp Increasing 175\n°C\nReset, Temp Decreasing 160\nUVLOUnder-Voltage Lockout Threshold VINRising 1.80 V\nUnder-Voltage Lockout\nHysteresisVINFalling 100 mV\n6.6 Typical Characteristics\nMeasured using circuit inFigure 18.\n6.6.1 Buck Converter\nVIN=3.3V VOUT=1.2V\nFigure 1.Buck Load RegulationVIN=5V VOUT=3.3V\nFigure 2.Buck Load Regulation\n100\n90\n80\n70\n60\n50\n40\n30\n20\n10\n0Efﬁciency (%)\n0.0001 0.001 0.01 0.1 1 10\nIOUT(A)VIN= 5.0V\nVOUT= 3.3V\nVIN= 3.3V\nVOUT= 1.2VVIN= 5.0V\nVOUT= 1.2V\n600\n500\n400\n300\n200\n100\n0Switching Frequency (kHz)\n0.01 0.1 1.0 10\nIOUT(A)VIN= 5.0V\nVOUT= 1.2VVIN= 3.3V\nVOUT= 1.2VVIN= 5.0V\nVOUT= 3.3V\nVOUT= 1.2VVIN= 2.2V\n0 0.5 1.0 1.5 2.0 2.5 3.0500\n400\n300\n200\n100\n0Switching Frequency (kHz)\nIOUT(A)VIN= 3.3V\nVIN= 5.0V/c4540ºC\n+25ºC\n+85ºC\n2.0\nVIN(V)5\n4\n3\n2\n1\n0\n/c451\n/c452\n/c453\n/c454\n/c455/c68VOUT(%)\n2.5 3.0 3.5 4.0 4.5 5.0 5.5 6.0 6.5 7.0TA=/c4540°C TA= +25\nTA= +85°C\n°C\n3.0\nVIN(V)5\n4\n3\n2\n1\n0\n/c451\n/c452\n/c453\n/c454\n/c455/c68VOUT(%)\n3.5 4.0 4.5 5.0 5.5 6.0 6.5 7.0TA= +85TA= +25\nTA=/c4540°C°C\n°C\n7TPS75003\nwww.ti.com SBVS052J –OCTOBER 2004 –REVISED NOVEMBER 2018\nProduct Folder Links: TPS75003Submit Documentation Feedback Copyright ©2004 –2018, Texas Instruments IncorporatedBuck Converter (continued)\nVOUT=1.2V IOUT=2A\nFigure 3.Buck Line RegulationVOUT=3.3V IOUT=2A\nFigure 4.Buck Line Regulation\nVOUT=1.2V\nFigure 5.Buck Switching Frequency vsIOUT,TA Figure 6.Buck Switching Frequency vsIOUT\nFigure 7.Efficiency vsIOUT\n2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 6.0 6.5 7.012\n10\n8\n6\n4\n2\n0RDS,ON( )/c87\nVIN(V)TA=/c4540ºC\nTA= +25ºC\nTA= +85ºC\n2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 6.0 6.5 7.012\n10\n8\n6\n4\n2\n0RDS, ON( )/c87\nVIN(V)TA=/c4540ºCTA= +25ºC\nTA= +85ºC\n500\n400\n300\n200\n100\n0VDO(mV)\n0 50 100 150 200 250 300 350 400 450\nIOUT(mA)TA=/c4540TA= +25°C\nTA= +85\n°C°C\n450\n400\n350\n300\n250\n200\n150\n100\n50\n0VDO(mV)\nAmbient Temperature (°C)/c4540 /c4525 /c4510 5 20 35 50 65 85 80\n/c68VOUT(%)\n3.0 3.5 4.0 4.5 5.0 5.5 6.0 6.5 7.0\nVIN(V)TA= +85ºC5\n4\n3\n2\n1\n0\n/c451\n/c452\n/c453\n/c454\n/c455TA= +25ºC\nTA=/c4540ºC\n/c68VOUT(%)\n0 0.05 0.1 0.15 0.2 0.25 0.3 0.35 0.45\n4\n3\n2\n1\n0\n/c451\n/c452\n/c453\n/c454\n/c455\nIOUT(A)TA= +25ºC\nTA= +85ºCTA=/c4540ºC\n8TPS75003\nSBVS052J –OCTOBER 2004 –REVISED NOVEMBER 2018 www.ti.com\nProduct Folder Links: TPS75003Submit Documentation Feedback Copyright ©2004 –2018, Texas Instruments Incorporated6.6.2 LDO Converter\nVIN=3.3V VOUT=2.5V\nFigure 8.LDO Load RegulationVOUT=2.5V IOUT=1mA\nFigure 9.LDO Line Regulation\nVIN=3.3V VOUT=2.5V\nFigure 10.LDO Dropout vsIOUTVOUT=2.5V IOUT=300mA\nFigure 11.LDO Dropout vsTA\nFigure 12.RDS,ON PMOS vsVIN Figure 13.RDS,ON NMOS vsVIN\n2.525\n2.520\n2.515\n2.510\n2.505\n2.500\n2.495\n2.490\n2.485\n2.480\n2.475VOUT(V)\n/c4540 /c4515 10 35 60 85\nAmbient Temperature (ºC)\n9TPS75003\nwww.ti.com SBVS052J –OCTOBER 2004 –REVISED NOVEMBER 2018\nProduct Folder Links: TPS75003Submit Documentation Feedback Copyright ©2004 –2018, Texas Instruments IncorporatedLDO Converter (continued)\nVIN=3.3V\nFigure 14.LDO VOUTvsTA\n10TPS75003\nSBVS052J –OCTOBER 2004 –REVISED NOVEMBER 2018 www.ti.com\nProduct Folder Links: TPS75003Submit Documentation Feedback Copyright ©2004 –2018, Texas Instruments Incorporated7Detailed Description\n7.1 Overview\nThe TPS75003 device isapower management IC(PMIC) with twobuck controllers and one integrated LDO\nregulator. Thethree voltage regulators have independent enable pins forflexible power sequence timing, andall\noftheoutput voltages aresetbyexternal feedback resistor dividers. The independent power regulators canbe\nwired inparallel, inseries, orconnected toseparate input voltages asneeded tomeet therequirements ofthe\napplication.\nThe twobuck controllers areidentical andoperate over ainput voltage range of2.2Vto6.5Vtosupply aload\nwith anexternally configurable output voltage with upto3-Aofcurrent. The buck controllers drive thegate ofa\nsingle PMOS FET inanasynchronous buck regulator architecture. The use ofaPMOS FET lets thebuck\nregulator operate with 100% duty cycle when theinput voltage isapproximately equal toorless than thedesired\noutput voltage. The buck controllers have aneternally configurable current sense feature tolimit theoutput\ncurrent and protect thePMOS FET. The buck controllers have anexternally configurable soft-start feature that\nramps thevoltage andmeet thetiming requirements oftheload.\nThe LDO regulator integrates theFET and operates over thesame input voltage range of2.2Vto6.5Vto\nsupply aload with anexternally configurable output voltage with upto300-mA ofcurrent. The LDO regulator\nincludes integrated current limiting and thermal protection features. The LDO regulator also hasanexternally\nconfigurable soft-start feature toramp thevoltage tomeet desired timing requirements.\nVREF1Soft\nStart\nControlSwitch\nControlVIS1IS1\nSW1\nFB1EN1SS1IN1\n≤3A Buck Controller\nDGND\nVREF2Soft\nStart\nControlSwitch\nControlVIS2IS2\nSW2\nFB2EN2SS2IN2\n≤3A Buck Controller\nDGND\nFB3OUT3 IN3\nEN3\nSS3Thermal/\nCurrent\nLimit300mA LDO\nVREF3\nAGNDTPS75003\n11TPS75003\nwww.ti.com SBVS052J –OCTOBER 2004 –REVISED NOVEMBER 2018\nProduct Folder Links: TPS75003Submit Documentation Feedback Copyright ©2004 –2018, Texas Instruments Incorporated7.2 Functional Block Diagram\n7.3 Feature Description\n7.3.1 Operation (Buck Controllers)\nChannels 1and2have twoidentical non-synchronous buck controllers thatuseminimum on-time andminimum\noff-time hysteretic control (see Figure 18.For clarity, BUCK1 isused throughout thediscussion ofdevice\noperation. When VOUT1 isless than itstarget, anexternal PMOS (Q1) isturned onforatleast theminimum on-\ntime, increasing current through theinductor (L1) until VOUT1 reaches itstarget value orthecurrent limit (setby\nR1)isreached. When either ofthese conditions ismet, thePMOS isswitched offforatleast theminimum off-\ntime ofthedevice. After theminimum off-time haspassed, theoutput voltage ismonitored and theswitch is\nturned onagain when necessary.\n\x0b \x0cOUT\nRMS OUT OUT\nIN\n2\nDISS RMSVI I D IV\nP I R|  \n u \nIS1,2\nLIMIT\n1,2VIR \n0.1 F/c109R\nDQ L\nf = measured resonant\nfrequency at switch node\nR = 2 fL π\n12TPS75003\nSBVS052J –OCTOBER 2004 –REVISED NOVEMBER 2018 www.ti.com\nProduct Folder Links: TPS75003Submit Documentation Feedback Copyright ©2004 –2018, Texas Instruments IncorporatedFeature Description (continued)\nWhen output current islow, thebuck controllers operate indiscontinuous mode. Inthismode, each switching\ncycle begins atzero inductor current, rises toamaximum value, then falls back tozero current. When current\nreaches zero onthefalling edge, ringing occurs attheresonant frequency oftheinductor andstray switch node\ncapacitance. This operation isnormal; itdoes notaffect circuit performance, andcanbeminimized ifdesired by\nusing anRCsnubber, aresistor inseries with thegate ofthePMOS, orboth asshown inFigure 15.\nFigure 15.RCSnubber andSeries Gate Resistor Used toMinimize Ringing\nAthigher output currents, theTPS75003 device operates incontinuous mode. Incontinuous mode, there isno\nringing attheswitch node andVOUTisequal toVINtimes theduty cycle oftheswitching waveform.\nWhen VINapproaches orfalls toless than VOUT,thebuck controllers operate in100% duty cycle mode, fully\nturning ontheexternal PMOS toletregulation occur atalower dropout than would otherwise bepossible.\n7.3.2 Enable (Buck Controllers)\nThe enable pins (EN1 andEN2) forthebuck controllers areactive high. When theenable pinisdriven lowand\ninput voltage ispresent atIN1orIN2, anon-chip FET isturned ontodischarge thesoft-start pinSS1 orSS2,\nrespectively. Ifthesoft-start feature isbeing used, enable should bedriven high atleast 10μsafter VINisapplied\ntomake sure thatthisdischarge cycle occurs.\n7.3.3 UVLO (Buck Controllers)\nThe device hasanundervoltage lockout circuit toprevent theturnon oftheexternal PMOS (Q1 orQ2) until a\nreliable operating voltage isreached ontheappropriate regulator (IN1 orIN2). This prevents thebuck controllers\nfrom misoperation atlowinput voltages.\n7.3.4 Current Limit (Buck Controllers)\nAnexternal resistor (R1orR2)isused tosetthecurrent limit fortheexternal PMOS transistor (Q1orQ2). These\nresistors areconnected between IN1andIS1(orIN2andIS2) toprovide areference voltage across these pins\nthatisproportional tothecurrent flowing through thePMOS transistor. This reference voltage iscompared toan\ninternal reference todetermine ifanovercurrent condition exists. When current limit isexceeded, theexternal\nPMOS isturned offfortheminimum off-time. Current limit detection isdisabled for10ns anytime thePMOS is\nturned ontoavoid triggering onswitching noise. In100% duty cycle mode, current limit isalways enabled.\nCurrent limit iscalculated using theVIS1orVIS2specification intheElectrical Characteristics section asshown in\nEquation 1.\n(1)\nThe current limit resistor must beappropriately rated forthedissipated power determined byitsRMS current\ncalculated byEquation 2.\n(2)\nVIN\nCurrent\nLimit\nVSS1\nVEN1\nTime\nSoft\nStart\nControlSwitch\nControlVIS1\nEN1SW1IS1IN1\nSS1\n13TPS75003\nwww.ti.com SBVS052J –OCTOBER 2004 –REVISED NOVEMBER 2018\nProduct Folder Links: TPS75003Submit Documentation Feedback Copyright ©2004 –2018, Texas Instruments IncorporatedFeature Description (continued)\nForlow-cost applications theIS1,2pincanbeconnected tothedrain ofthePMOS, using RDS,ON instead ofR1or\nR2tosetcurrent limit. Variations inthePMOS RDS,ON must beconsidered tomake sure that current limit will\nprotect external components such astheinductor, thediode, and theswitch itself from damage asaresult of\novercurrent.\n7.3.5 Short-Circuit Protection (Buck Controllers)\nInanoverload condition, thecurrent rating oftheexternal components (PMOS, diode, and inductor) can be\nexceeded. Tohelp guard against this, theTPS75003 device increases itsminimum off-time when thevoltage at\nthefeedback pinisless than thereference voltage. When theoutput isshorted (VFBiszero), theminimum off-\ntime isincreased toapproximately 4μs.The increase inoff-time isproportional tothedifference between the\nvoltage atthefeedback pinandtheinternal reference.\n7.3.6 Soft-Start (Buck Controllers)\nThebuck controllers each have independent soft-start capability tolimit inrush during start-up andtomeet timing\nrequirements oftheXilinx Spartan-3 FPGA. Limiting inrush current byusing soft-start, orbystaggering theturnon\nofpower rails, also guards against voltage drops attheinput source duetoitsoutput impedance. Refer tothe\nsoft-start circuitry shown inFigure 16andthesoft-start timing diagram shown inFigure 17.TheBUCK1 controller\nisdiscussed inthissection; itisidentical toBUCK2. Note thatpins SS1 andSS2 arevery high-impedance and\ncannot beprobed using atypical oscilloscope setup. When input voltage isapplied atIN1andEN1 isdriven low,\nanycharge ontheSSpinisdischarged byanon-chip pulldown transistor. When EN1 isdriven high, anon-chip\ncurrent source starts charging theexternal soft-start capacitor CSS1.Thevoltage onthecapacitor iscompared to\nthevoltage across thecurrent sense resistor R1todetermine ifanovercurrent condition exists. Ifthevoltage\ndrop across thesense resistor becomes greater than thereference voltage, then theexternal PMOS isshut off\nfortheminimum off-time. This implementation provides acycle-by-cycle current limit andletstheuser configure\nthesoft-start time over awide range formost applications. Fordetailed information onselecting CSS1andCSS2,\nseetheSoft-Start Capacitor Selection (Buck Controllers) section.\nFigure 16.Soft-Start Circuitry\nFigure 17.Soft-Start Timing Diagram\n\x0b \x0cD IN3 OUT3 OUT3P V V I \x10 u\n14TPS75003\nSBVS052J –OCTOBER 2004 –REVISED NOVEMBER 2018 www.ti.com\nProduct Folder Links: TPS75003Submit Documentation Feedback Copyright ©2004 –2018, Texas Instruments Incorporated7.3.7 LDO Operation\nThe TPS75003 LDO regulator uses aPMOS pass transistor and isoffered inanadjustable version toeasily\nconfigure anyoutput voltage. When used topower VCC,AUX theLDO regulator output voltage issetto2.5V; the\nLDO regulator can optionally besettoother output voltages topower other circuitry. The LDO regulator has\nintegrated soft-start, independent enable, and short-circuit and thermal protection. The LDO regulator can be\nused topower VCC,AUX ontheXilinx Spartan-3 FPGA when 3.3V JTAG signals areused asdescribed inthe\nUsing 3.3-V Signals forSpartan-3 Configuration andJTAG Ports application note.\n7.3.8 Internal Current Limit (LDO)\nThe internal current limit oftheLDO regulator helps protect theregulator during fault conditions. When an\novercurrent condition isdetected, theoutput voltage isdecreased until thecurrent falls toalevel that willnot\ndamage thedevice. Forgood device reliability, theLDO regulator should notoperate atthecurrent limit.\n7.3.9 Enable Pin(LDO)\nThe active high enable pin(EN3) canbeused toputthedevice intoshutdown mode. Ifshutdown andsoft-start\ncapability arenotrequired, EN3 canbetiedtoIN3.\n7.3.10 Dropout Voltage (LDO)\nThe LDO regulator uses aPMOS transistor toachieve lowdropout. When (VIN–VOUT)isless than thedropout\nvoltage (VDO),thepass transistor isinitslinear region ofoperation, andtheinput-output resistance istheRDS,ON\nofthepass transistor. Inthisregion, theLDO regulator issaid tobeoutofregulation; ripple rejection, line\nregulation, andload regulation degrade as(VIN–VOUT)decreases tomuch lower than 0.5V.\n7.3.11 Transient Response (LDO)\nThe LDO regulator does nothave anon-chip pulldown circuit foroutput isovervoltage conditions. This feature\nletsthedevice beused inapplications thatconnect higher voltage sources such asanalternate power supply to\ntheoutput. This design also results inanoutput overshoot ofseveral percent iftheload current quickly drops to\nzero. The amplitude ofovershoot can bereduced byincreasing COUT;theduration ofovershoot can be\ndecreased byadding aload resistor.\n7.3.12 Thermal Protection (LDO)\nThermal protection disables theoutput when thejunction temperature, TJ,reaches unsafe levels. When the\njunction temperature cools, theoutput isenabled again. The thermal protection circuit may cycle onand off\ndepending onthepower dissipation, thermal resistance, and ambient temperature. This cycling limits the\ndissipation oftheregulator, protecting itfrom damage. Forgood long term reliability, thedevice should notbe\ncontinuously operated atornear thermal shutdown.\n7.3.13 Power Dissipation (LDO)\nThe TPS75003 device isavailable inaQFN-style package with anexposed lead frame onthepackage\nunderside. Theexposed lead frame istheprimary path forremoving heat andshould besoldered toaPCboard\nthatisconfigured toremove theamount ofpower dissipated bytheLDO regulator, ascalculated byEquation 3.\n(3)\nPower dissipation canbeminimized byusing thelowest possible input voltage necessary toensure therequired\noutput voltage. The two buck converters donotcontribute asignificant amount ofdissipated power. Using\nheavier copper willincrease theoverall effectiveness ofremoving heat from thedevice. The addition ofplated\nthrough-holes toheat-dissipating layers willalso improve theheatsink effectiveness.\n15TPS75003\nwww.ti.com SBVS052J –OCTOBER 2004 –REVISED NOVEMBER 2018\nProduct Folder Links: TPS75003Submit Documentation Feedback Copyright ©2004 –2018, Texas Instruments Incorporated8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\nTheTPS75003 isanintegrated power management ICdesigned specifically topower DSPs andFPGAs such as\ntheXilinx Spartan-3, Spartan-3E and Spartan-3L. Two non-synchronous buck controllers canbeconfigured to\nsupply upto3Aforboth CORE andI/Orails. Alowdropout linear regulator powers auxiliary rails upto300mA.\nAllchannels have independent enable andsoft-start, allowing control ofinrush current andoutput voltage ramp\ntime asrequired bytheapplication.\nTable 1through Table 4show component values that have been tested forusewith upto3Aload currents.\nInductors inTable 1aretested uptotherespective saturation currents. Other similar external components can\nbesubstituted asdesired; however, inallcases thecircuits that areused should betested forcompliance to\napplication requirements.\nTable 1.Inductors Tested with theTPS75003\nPART NUMBER MANUFACTURER INDUCTANCE DCRESISTANCE SATURATION CURRENT\nSLF7032T −100M1R4 TDK 10μH±20% 53mΩ±20% 1.4A\nSLF6025 −150MR88 TDK 15μH±20% 85mΩ±20% 0.88A\nCDRH6D28 −5R0 Sumida 5μH 23mΩ 2.4A\nCDRH6D38-5R0 Sumida 5μH 18mΩ 2.9A\nCDRH103R −100 Sumida 10μH 45mΩ 2.4A\nCDRH4D28 −100 Sumida 10μH 96mΩ 1.0A\nCDRH8D43-150 Sumida 15μH 42mΩ 2.9A\nCDRH5D18 −6R2 Sumida 6.2μH 71mΩ 1.4A\nDO3316P −472 Coilcraft 4.7μH 18mΩ 5.4A\nMSS7341-153 Coilcraft 15μH 55mΩ 1.6A\nMSS7341-223 Coilcraft 22μH 82mΩ 1.26A\n744052006 Wurth 6.2μH 80mΩ 1.45A\n74451115 Wurth 15μH 90mΩ 0.8A\nTable 2.PMOS Transistors Tested with theTPS75003\nPART NUMBER MANUFACTURER RDS,ON (TYP) VDS ID PACKAGE\nSI5457DC-T1-GE3 Vishay 0.056ΩatVGS =–2.5V –20V –6Aat+25°C 1206-8\nSI2301BDS-T1-E3 Vishay 0.15ΩatVGS =–2.5V –20V –2.0A at+25°C SOT-23\nSI2323DS-T1-E3 Vishay 0.052ΩatVGS =–2.5V –20V –4.1A at+25°C SOT-23\nFDG328P Fairchild 0.12ΩatVGS =–2.5V –20V –1.5A SC70-6\nTable 3.Diodes Tested with theTPS75003\nPART NUMBER MANUFACTURER VR IF PACKAGE\nFSV240AF ONSemiconductor /Fairchild 40V 2.0A DO-214-2\nFSV340FP ONSemiconductor /Fairchild 40V 3.0A SOD-123-2\nSS32 ONSemiconductor /Fairchild 20V 3.0A DO-214AB\nZHCS2000TA Zetex 40V 2.0A SOT-23−6\nB320AE-13 Diodes Inc. 20V 3.0A SMA\nL1\n5/c109H\nSumida\nCDRH6D38−5R0IN3\nOUT3FB1\nFB220\n111\n10DGNDSS3 AGND EN1 SS1 DGND SW1 IN1 IS1\n19 18 17 16 15 14 13 12\nFB3 EN3 EN2 SS2\nDGNDSW2IN2 IS22 3 4 5 6 7 8 9R3\n61.9k /c87\nR4\n15.4k /c87\nEN3\nEN2VINEN1\nVIN\n1.5nF1.5nF 0.01 /c109F R1\n33m /c87\n10pF\n100/c109F\nTantalum100/c109F\nTantalum\nSiliconix\nSi2323DSSiliconix\nSi2323DSQ2L2\n15/c109H\nSumida\nCDRH8D43−150\nVCCINT\n1.2V, 2A Vishay\nSS32\nD2\n0.1/c109F\n1/c109F\nVCCAUX\n2.5V , 300mA\n10/c109F\n0.1/c109F\nR5\n61.9k /c87\nON Semiconductor\nMBRM120R6\n36.5k /c87\nVCCO\n3.3V, 2AR2\n33m /c87100/c109FVIN\nQ1\n16TPS75003\nSBVS052J –OCTOBER 2004 –REVISED NOVEMBER 2018 www.ti.com\nProduct Folder Links: TPS75003Submit Documentation Feedback Copyright ©2004 –2018, Texas Instruments IncorporatedTable 4.Capacitors Tested with theTPS75003\nPART NUMBER MANUFACTURER CAPACITANCE ESR VOLTAGE RATING\n10TPB47M (PosCap) Panasonic 47μF 0.07Ω 10V\nT491D476M010AT Kemet 47μF 0.8Ω 10V\nT495D476K016ATE180 Kemet 47μF 0.18Ω 16V\nTR3C476K016C0300 Vishay 47μF 0.3Ω 16V\nT495D107M006ATE050 Kemet 100μF 0.05Ω 6.3V\nTPSC107M006R0075 AVX 100μF 0.075Ω 6.3V\n6TPE100MPB (PosCap) Panasonic 100μF 0.025Ω 6.3V\nTR3C107K6R3C0125 Vishay 100μF 0.25Ω 6.3V\n8.2 Typical Application\nFigure 18shows atypical application circuit forpowering theXilinx Spartan-3 FPGA.\nFigure 18.Typical Application Circuit forPowering theXilinx Spartan-3 FPGA\n\x0b \x0c OFF, OUT SCHOTTKY L OUT\nIN OUT OUT DS,ON L OUT\nON,t MIN V V R IV V I R R I\nt MINu \x0e \x0e u\x10 \x10 u \x10 u t\n\x0b \x0cOUT\nOUT C,IN RMS\nIN,VI I V MIN§ · \n|¨ ¸ ¨ ¸ © ¹ \n\x0b \x0c \x0b \x0c\n\x0b \x0c\x0b \x0c \x0b \x0c\n\x0b \x0c2 2 \nL OUT\nIN,\nIN IN RIPPLE RIPPLE1/2 L I 1/2 L 0.3 IC MINV V V Vu \' u u\x0e | u u \n17TPS75003\nwww.ti.com SBVS052J –OCTOBER 2004 –REVISED NOVEMBER 2018\nProduct Folder Links: TPS75003Submit Documentation Feedback Copyright ©2004 –2018, Texas Instruments IncorporatedTypical Application (continued)\n8.2.1 Design Requirements\nTable 5liststhedesign requirements thataremetbytheapplication shown inFigure 18\nTable 5.Design Parameters forXilinx Spartan-3 FPGA Design\nPARAMETER DESCRIPTION VALUE UNIT\nVINInput power supply toallregulators: BUCK1 (IN1), BUCK2 (IN2), and\nLDO (IN3)3.3to6.5 V\nVOUT1Output ofBUCK1 regulator\nVCCINT ,core railpower fortheFPGA1.2 V\nIOUT1 Load current ofFPGA forVCCINT rail 2 A\nVOUT2Output ofBUCK2 regulator\nVCCO,I/Orailpower fortheFPGA3.3 V\nIOUT2 Load current ofFPGA forVCCOrail 2 A\nVOUT3Output ofLDO regulator\nVCCAUX ,auxiliary railpower fortheFPGA2.5 V\nIOUT3 Load current ofFPGA forVCCAUX rail 300 mA\n8.2.2 Detailed Design Procedure\n8.2.2.1 Input Capacitor CIN1,CIN2Selection (Buck Controllers)\nItisgood analog design practice toplace input capacitors near theinputs ofthedevice inorder toensure alow\nimpedance input supply. 10μFto22μFofcapacitance foreach buck converter isadequate formost applications,\nand should beplaced within 100mils (0.01in, or2.54mm) oftheIN1and IN2pins tominimize theeffects of\npulsed current switching noise onthesoft-start circuitry during thefirst~1V ofoutput voltage ramp. Low ESR\ncapacitors also help tominimize noise onthesupply line. The minimum value ofcapacitance canbeestimated\nusing Equation 4:\n(4)\nNote thatthecapacitors must beable tohandle theRMS current incontinuous conduction mode, which canbe\ncalculated using Equation 5:\n(5)\n8.2.2.2 Inductor Value Selection (Buck Controllers)\nThe inductor ischosen based oninductance value andmaximum current rating. Larger inductors reduce current\nripple (and therefore, output voltage ripple) butarephysically larger and more expensive. Inductors with lower\nDCresistance typically improve efficiency, butalso have higher cost and larger physical size. The buck\nconverters work well with inductor values between 4.7μHand 47μHinmost applications. When selecting an\ninductor, thecurrent rating should exceed thecurrent limit setbyRISorRDS,ON (see theCurrent Limit (Buck\nControllers) section). Todetermine theminimum inductor size, first determine ifthedevice willoperate in\nminimum on-time orminimum off-time mode. The device willoperate inminimum on-time mode ifEquation 6is\nsatisfied:\nwhere\n•RL=theinductor DCresistance (6)\nMinimum inductor size needed when operating inminimum on-time mode isgiven byEquation 7:\n\x0b \x0c2\nOUT\nOUT\nIN OUTL I CV V Vu \'  \x10 u \'\nPP\nOUT1V I ESR 1.1 I ESR8 C fª º § · \'  \' u \x0e | \' u « » ¨ ¸ u u « » © ¹ ¬ ¼ \n\x0b \x0c\x0b \x0c \x0b \x0cOUT\nOUT OUT diode RMS\nINVI I 1 D I 1V§ · | \x10  \x10 ¨ ¸ \n© ¹ \n\x0b \x0c\x0b \x0c > @\x0b \x0c \x0b \x0c2\nOUT DS,ON J OUT DS,ON condP I D R 1 TC T 25 C I D R u u \x0e u \x10 q | u\n\x0b \x0cOUT\nOUT OUT PMOS RMS\nINVI I D IV|  \n\x0b \x0cOUT SCHOTTKY L OUT OFF,\nMIN\nLV V R I t MINLI\x0e \x0e u u \'\n\x0b \x0c IN OUT OUT DS,ON L OUT ON,\nMIN\nLV V I R R I t MIN\nLI\x10 \x10 u \x10 u u\n \'\n18TPS75003\nSBVS052J –OCTOBER 2004 –REVISED NOVEMBER 2018 www.ti.com\nProduct Folder Links: TPS75003Submit Documentation Feedback Copyright ©2004 –2018, Texas Instruments Incorporated(7)\nMinimum inductor size needed when operating inminimum off-time mode isgiven byEquation 8:\nwhere\n•ΔIL=(20% –30%) ×IOUT-MAX (8)\n8.2.2.3 External PMOS Transistor Selection (Buck Controllers)\nThe external PMOS transistor isselected based onthreshold voltage (VT),on-resistance (RDS,ON ),gate\ncapacitance (CG)and voltage rating. The PMOS VTmagnitude must bemuch lower than thelowest voltage at\nIN1orIN2thatwillbeused. AVTmagnitude thatis0.5V less than thelowest input voltage isnormally sufficient.\nThePMOS gate willseevoltages from 0Vtothemaximum input voltage, sogate-to-source breakdown should be\nafewvolts higher than themaximum input supply. Thedrain-to-source ofthedevice willalso seethisfullvoltage\nswing, andshould therefore beafewvolts higher than themaximum input supply. TheRMS current inthePMOS\ncanbeestimated byusing Equation 9:\n(9)\nThe power dissipated inthePMOS iscomprised ofboth conduction andswitching losses. Switching losses are\ntypically insignificant. Theconduction losses areafunction oftheRMS current andtheRDS,ON ofthePMOS, and\narecalculated byEquation 10:\n(10)\n8.2.2.4 Diode Selection (Buck Controllers)\nThe diode isoffwhen thePMOS ison,and onwhen thePMOS isoff.Since itwillbeturned onand offata\nrelatively high frequency, aSchottky diode isrecommended forgood performance. Thepeak current rating ofthe\ndiode should exceed thepeak current limit setbythesense resistor RIS1,2.Adiode with lowreverse leakage\ncurrent andlowforward voltage atoperating current willoptimize efficiency. Equation 11calculates theestimated\naverage power dissipation:\n(11)\n8.2.2.5 Output Capacitor Selection (Buck Controllers)\nTheoutput capacitor isselected based onoutput voltage ripple andtransient response requirements. Asaresult\nofthenature ofthehysteretic control loop, aminimum ESR ofafewtens ofmΩshould bemaintained forgood\noperation unless afeed-forward resistor isused. Low ESR bulk tantalum orPosCap capacitors work best inmost\napplications. A1.0μFceramic capacitor can beused inparallel with thiscapacitor tofilter higher frequency\nspikes. Theoutput voltage ripple canbeestimated byEquation 12:\n(12)\nTocalculate thecapacitance needed toachieve agiven voltage ripple asaresult ofaload transient from zero\noutput tofullcurrent, useEquation 13:\n(13)\n3.0A\nCurrent\nLimit\n0.7A\nTimeR1 = 33mΩ\nR1 = 143mΩCSS1= 0.022 F /c109\nCSS1= 0.022 F /c109\nCSS1= 0.01 F /c109CSS1= 0.01 F /c109\n19TPS75003\nwww.ti.com SBVS052J –OCTOBER 2004 –REVISED NOVEMBER 2018\nProduct Folder Links: TPS75003Submit Documentation Feedback Copyright ©2004 –2018, Texas Instruments IncorporatedIfonly ceramic orother very lowESR output capacitor configurations aredesired, additional voltage ripple must\nbepassed tothefeedback pin.Fordetailed application information, refer totheUsing Ceramic Output Capacitors\nwith theTPS6420x andTPS75003 Buck Controllers application report .\n8.2.2.6 Output Voltage Ripple Effect onVOUT(Buck Controllers)\nOutput voltage ripple causes VOUTtobehigher orlower than thetarget value byhalfofthepeak-to-peak voltage\nripple. Forminimum on-time, theripple adds tothevoltage; forminimum off-time, itsubtracts from thevoltage.\n8.2.2.7 Soft-Start Capacitor Selection (Buck Controllers)\nThe soft-start forBUCK1 andBUCK2 isnotintended tobeaprecision function. However, thestartup time (from\napositive transition onEnable toVOUT reaching itsfinal value) has alinear relationship toCSSupto\napproximately 800pF, which results inastartup time ofapproximately 4ms. Above thisvalue ofCSS,thevariation\ninstart-up time increases rapidly. This variation canoccur from unittounitand even between thetwoBUCK\ncontrollers inone device. Therefore, donotdepend onthesoft-start feature forsequencing multiple supplies if\nvalues ofCSSgreater than 800pF areused.\nBUCK1 isdiscussed inthissection; itisidentical toBUCK2. Soft-start isimplemented onthebuck controllers by\nramping current limit from 0toitstarget value (set byR1) over auser-defined time. This time issetbythe\nexternal soft-start capconnected topinSS1. IfSS1 isleftopen, asmall on-chip capacitor willprovide acurrent\nlimit ramp time ofapproximately 250μs.Figure 19shows theeffects ofR1andSS1 onthecurrent limit start-up\nramp.\nFigure 19.Effects ofCSS1andR1onCurrent Ramp Limit\nThis soft-start current limit ramp canbeused toprovide inrush current control oroutput voltage ramp control.\nWhile thecurrent limit ramp can beeasily understood bylooking atFigure 19,theoutput voltage ramp isa\ncomplex function ofmany variables. The dominant variables inthisprocess areVOUT1,CSS1,IOUT1,andR1.Less\nimportant variables areVIN1andL1.\nThebest way tosetatarget start-up time isthrough bench measurement under target conditions, adjusting CSS1\ntogetthedesired startup profile. Tostay above aminimum start-up time, setthenominal start-up time to\napproximately fivetimes theminimum. Tostay below amaximum time, setthenominal start-up time atone-fifth\nofthemaximum. Fastest start-up times occur atmaximum VIN1,with minimum VOUT1,L1,COUT1,CSS1,andIOUT1.\nSlowest start-up times occur under opposite conditions.\nRefer toFigure 21toFigure 25forcharacterization curves showing how thestart-up profile isaffected bythese\ncritical parameters.\nOUT FBR3V V 1R4§ ·  \x0e ¨ ¸ © ¹ \n\x0b \x0c \x0b \x0c3\n90% SS3T 2.3 480 10 C F u u P\nt\nRCOUT OUT,SETV (t) V 1 e\x10§ · \n¨ ¸  \x10 ¨ ¸ © ¹ \nOUT FBR5V V 1R6§ ·  \x0e ¨ ¸ © ¹ \n20TPS75003\nSBVS052J –OCTOBER 2004 –REVISED NOVEMBER 2018 www.ti.com\nProduct Folder Links: TPS75003Submit Documentation Feedback Copyright ©2004 –2018, Texas Instruments Incorporated8.2.2.8 Output Voltage Setting Selection (Buck Controllers)\nOutput voltage issetusing tworesistors asshown forBuck2 inFigure 18.Output voltage isthen calculated using\nEquation 14:\nwhere\n•VFB=1.22V (14)\n8.2.2.9 Input Capacitor Selection (LDO)\nAlthough aninput capacitor isnotrequired, itisgood analog design practice toconnect a0.1μFto10μFlowESR\ncapacitor across theinput supply near theregulator. This capacitor counteracts reactive input sources and\nimproves transient response, stability, andripple rejection. Ahigher value capacitor may beneeded iflarge, fast\nrise-time load transients areanticipated, orifthedevice islocated farfrom itspower source.\n8.2.2.10 Output Capacitor Selection (LDO)\nA2.2μForgreater capacitor isrequired near theoutput ofthedevice toensure stability. The LDO isstable with\nanycapacitor type, including ceramic. Ifimproved transient response orripple rejection isrequired, larger and/or\nlower ESR output capacitors canbeused.\n8.2.2.11 Soft-Start Capacitor Selection (LDO)\nThe LDO uses anexternal soft-start capacitor, CSS3,toprovide anRC-ramped reference voltage tothecontrol\nloop. See theFunctional Block Diagram .This isavoltage-controlled soft-start, ascompared tothecurrent-\ncontrolled soft-start used bythebuck controllers. Thestart-up waveform canbeapproximated byEquation 15:\nwhere\n•R=480×103\n•C=capacitance inμFfrom SS3 toGND (15)\nThetime taken toreach 90% offinal VOUTcanbeapproximated byEquation 16:\n(16)\n8.2.2.12 Setting Output Voltage (LDO)\nOutput voltage issetusing two resistors asshown inFigure 18.Output voltage isthen calculated using\nEquation 17:\nwhere\n•VFB=0.507V (17)\nEN\nIOUT= 2A,\nCSS= 560pF\nIOUT= 0.5A,\nCSS= 560pF\nIOUT= 0.5A, CSS= 1500pF\nIOUT= 2A, CSS= 1500pF\n5ms/divVOUT(2V/div)\nENVIN= 3.3V,\nIOUT= 1A,\nRS= 0.020\nVIN=5V , IOUT= 1A,\nRS= 0.033VIN= 3.3V ,\nIOUT= 1A,\nRS= 0.033VIN= 5V,\nIOUT= 1A,\nRS= 0.020\n20ms/divVOUT(1V/div)\nEN\nVIN= 5V, COUT= 330 /c109F\nVIN= 5V, COUT= 100 /c109F\nVIN= 3.3V, COUT= 680 /c109F\nVIN= 3.3V, COUT= 100 /c109F\n20ms/divVOUT(500mV/div)\nEN\nVIN= 3.3V, CSS= 0.001 /c109F\nVIN= 5V , CSS= 0.001 /c109F\nVIN= 5V , CSS= 0.01 /c109F\nVIN= 3.3V, CSS= 0.01 /c109F\n20ms/divVOUT(500mV/div)\n1 s/div/c10920mV/div\nEN\nVIN= 5V, IOUT= 0.5A\nVIN= 5V, IOUT= 1.0A\nVIN= 5V, IOUT= 2.0AVIN= 3.3V, IOUT= 1.0A\n20ms/divVOUT(500mV/div)\nVIN= 3.3V, IOUT= 2.0A\n21TPS75003\nwww.ti.com SBVS052J –OCTOBER 2004 –REVISED NOVEMBER 2018\nProduct Folder Links: TPS75003Submit Documentation Feedback Copyright ©2004 –2018, Texas Instruments Incorporated8.2.3 Application Curves\nVIN=5V VOUT=3.3V IOUT=2A\nFigure 20.Buck Output Voltage RippleSee theSoft-Start Capacitor Selection (Buck Controllers)\nsection.\nVOUT=1.2V CSS=0.01 µF\nFigure 21.Buck Start-Up vsVINandIOUT\nSee theSoft-Start Capacitor Selection (Buck Controllers)\nsection.\nVOUT=1.2V CSS=0.01 µF\nFigure 22.Buck Start-Up vsVINandCOUTSee theSoft-Start Capacitor Selection (Buck Controllers)\nsection.\nVOUT=1.2V IOUT=1A\nFigure 23.Buck Start-Up vsVINandCSS\nSee theSoft-Start Capacitor Selection (Buck Controllers)\nsection.\nVIN=5V VOUT=3.3V\nFigure 24.Buck Start-Up vsIOUTandCSSSee theSoft-Start Capacitor Selection (Buck Controllers)\nsection.\nVOUT=1.2V CSS=0.01 µF\nFigure 25.Buck Start-Up vsVINandRSENSE\n22TPS75003\nSBVS052J –OCTOBER 2004 –REVISED NOVEMBER 2018 www.ti.com\nProduct Folder Links: TPS75003Submit Documentation Feedback Copyright ©2004 –2018, Texas Instruments Incorporated9Power Supply Recommendations\nThere arethree separate blocks internal totheTPS75003 device: two identical buck controllers and one\nintegrated LDO regulator. The input voltage, VINX,totheIN1andIN2pins must bewithin therange specified in\ntheElectrical Characteristics and must begreater than thenominal output voltage ofBUCK1 orBUCK2,\nrespectively. However, themaximum output voltages, VOUT1 and VOUT2,aredetermined byexternal component\nselection andcannot bespecified. The input voltage totheLDO regulator, VIN3,must begreater than thedrop-\noutvoltage (VDO)added toVOUT3 oranabsolute value of2.2V,whichever isgreater. The power supply intothe\nIN1, IN2, and IN3pins donotneed tobeequal toeach other butallofthedesign values must adhere tothe\nminimum and maximum specifications oftheTPS75003 and external components. Other considerations are\nbased ontherelationship ofpins used inside theTPS75003 device.\nThe power supply intoIN1isused asthepower supply todrive thegate oftheswitch connected atSW1. The\ndifference between thevoltages attheIN1pinandIS1pinistheinput tothesensing which controls current limit.\nThe power supply connected atIN1must bethepower supply connected to33-mΩsense resistor, and the\nopposite terminal ofthesense resistor must connect directly toIS1andthesource pin(s) oftheeternal PMOS\nFET.\nSimilarly, thepower supply intoIN2isused asthepower supply todrive thegate oftheswitch connected at\nSW2. The difference between thevoltages attheIN2pinandIS2pinistheinput tothesensing which controls\ncurrent limit. The power supply connected atIN2must bethepower supply connected to33-mΩsense resistor,\nand theopposite terminal ofthesense resistor must connect directly toIS2and thesource pins oftheeternal\nPMOS FET.\nThe power supply intoIN3isused asthepower supply totheLDO regulator and allinternal support circuitry.\nUnlike theBUCK1 and BUCK2 controllers, thepower does notbypass theTPS75003 device. Therefore, the\noutput oftheLDO isnamed OUT3 andupto300-mA ofcurrent willgodirectly from IN3toOUT3.\nL1IN3\nOUT3FB1\nFB220\n111\n10DGNDSS3 AGND EN1 SS1 DGND SW1 IN1 IS1\n19 18 17 16 15 14 13 12\nFB3 EN3 EN2 SS2\nDGNDSW2IN2 IS22 3 4 5 6 7 8 9 R6\nR7\nEN3\nEN2VINEN1\nVIN\nC5,\nC18C3,\nC17C7\nR5\nC10\nC12, C16C13, C15\nQ1Q2L2\nVOUT1\nD2\nC9\nC6\nVOUT3\nC14\nC8R9\nD1R8\nVOUT2R4C1VIN\n23TPS75003\nwww.ti.com SBVS052J –OCTOBER 2004 –REVISED NOVEMBER 2018\nProduct Folder Links: TPS75003Submit Documentation Feedback Copyright ©2004 –2018, Texas Instruments Incorporated10Layout\n10.1 Layout Guidelines\n10.1.1 PCB Layout Considerations\nAswith anyswitching regulators, careful attention must bepaid toboard layout. Atypical application circuit and\ncorresponding recommended printed circuit board (PCB) layout with emphasis onthemost sensitive areas are\nshown inFigure 26through Figure 28.\nNote: Most sensitive areas arehighlighted bybold lines.\nFigure 26.Typical Application Circuit\n24TPS75003\nSBVS052J –OCTOBER 2004 –REVISED NOVEMBER 2018 www.ti.com\nProduct Folder Links: TPS75003Submit Documentation Feedback Copyright ©2004 –2018, Texas Instruments Incorporated10.2 Layout Example\nMost sensitive areas arehighlighted in\ngreen.\nFigure 27.Recommended PCB Layout,\nComponent Side, TopViewMost sensitive areas arehighlighted in\ngreen.\nFigure 28.Recommended PCB Layout, Bottom\nSide, TopView\n25TPS75003\nwww.ti.com SBVS052J –OCTOBER 2004 –REVISED NOVEMBER 2018\nProduct Folder Links: TPS75003Submit Documentation Feedback Copyright ©2004 –2018, Texas Instruments Incorporated11Device andDocumentation Support\n11.1 Device Support\n11.1.1 Third-Party Products Disclaimer\nTI\'S PUBLICATION OFINFORMATION REGARDING THIRD-PARTY PRODUCTS ORSERVICES DOES NOT\nCONSTITUTE ANENDORSEMENT REGARDING THE SUITABILITY OFSUCH PRODUCTS ORSERVICES\nORAWARRANTY, REPRESENTATION ORENDORSEMENT OFSUCH PRODUCTS ORSERVICES, EITHER\nALONE ORINCOMBINATION WITH ANY TIPRODUCT ORSERVICE.\n11.1.2 Development Support\nFordevelopment support, refer to:\n•Design Spreadsheet fortheTPS75003\n•TPS75003: Gerber Software forTPS75003\n11.2 Documentation Support\n11.2.1 Related Documentation\nForrelated documentation seethefollowing:\n•Texas Instruments, TPS75003EVM User \'sGuide\n•Texas Instruments, Using 3.3-V Signals forSpartan-3 Configuration andJTAG Ports application note\n•Texas Instruments, Using Ceramic Output Capacitors with theTPS6420x and TPS75003 Buck Controllers\napplication report\n11.3 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n11.4 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n11.5 Trademarks\nE2E isatrademark ofTexas Instruments.\nSpartan isatrademark ofXilinx, Inc.\nAllother trademarks aretheproperty oftheir respective owners.\n11.6 Electrostatic Discharge Caution\nThis integrated circuit can bedamaged byESD. Texas Instruments recommends that allintegrated circuits behandled with\nappropriate precautions. Failure toobserve proper handling andinstallation procedures cancause damage.\nESD damage canrange from subtle performance degradation tocomplete device failure. Precision integrated circuits may bemore\nsusceptible todamage because very small parametric changes could cause thedevice nottomeet itspublished specifications.\n11.7 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n26TPS75003\nSBVS052J –OCTOBER 2004 –REVISED NOVEMBER 2018 www.ti.com\nProduct Folder Links: TPS75003Submit Documentation Feedback Copyright ©2004 –2018, Texas Instruments Incorporated12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTPS75003RHLR ACTIVE VQFN RHL 203000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 75003\nTPS75003RHLRG4 ACTIVE VQFN RHL 203000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 75003\nTPS75003RHLT ACTIVE VQFN RHL 20250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 75003\nTPS75003RHLTG4 ACTIVE VQFN RHL 20250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 75003\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF TPS75003 :\n•Enhanced Product: TPS75003-EP\n NOTE: Qualified Version Definitions:\n•Enhanced Product - Supports Defense, Aerospace and Medical Applications\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPS75003RHLR VQFN RHL203000 330.0 12.4 3.84.81.68.012.0 Q1\nTPS75003RHLT VQFN RHL20250 180.0 12.4 3.84.81.68.012.0 Q1\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTPS75003RHLR VQFN RHL 203000 356.0 356.0 35.0\nTPS75003RHLT VQFN RHL 20250 210.0 185.0 35.0\nPack Materials-Page 2\n\nNOTES:\n1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing\nper ASME Y14.5M.\n2. This drawing is subject to change without notice.\n3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.PACKAGE OUTLINE\n4219071 / A   05/2017\nwww.ti.comVQFN - 1 mm max height\nPLASTIC QUAD FLATPACK- NO LEADRHL0020A\nA\n0.08 C\n0.1 CAB\n0.05 CB\nSYMMSYMMPIN 1 INDEX AREA\nSEATING PLANEC\n1PIN 1 ID\n(OPTIONAL)2.05±0.1\n3.05±0.13.6\n3.4\n4.6\n4.4\n1 MAX\n(0.2) TYP\n2X (0.55)2X\n3.514X  0.5\n2910 11\n12\n19\n202X  1.5\n4X (0.2)20X 0.29\n0.1920X 0.5\n0.3\n21\nNOTES: (continued)\n4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments\nliterature number SLUA271 (www.ti.com/lit/slua271) .\n5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.\n6. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to theri\nlocations shown on this view. It is recommended that vias under paste be filled, plugged or tented.EXAMPLE BOARD LAYOUT\n4219071 / A   05/2017\nwww.ti.comVQFN - 1 mm max height RHL0020A\nPLASTIC QUAD FLATPACK- NO LEAD\nSYMMSYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 18X2X (1.5)\n6X (0.525)\n4X\n(0.775)(4.3)(3.3)\n20X (0.6)\n20X (0.24)\n14X (0.5)\n(3.05)(2.05)\n(R0.05) TYP\n(Ø0.2) VIA\nTYP)1\n2\n9\n10 11121920\n0.07 MAX\nALL AROUND0.07 MIN\nALL AROUND\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK\nDEFINEDMETAL\nSOLDER MASK\nOPENINGSOLDER MASK\nOPENING\nMETAL UNDER\nSOLDER MASK21\n2X (0.75)2X (0.4)\nSOLDER MASK\nOPENING\nMETAL UNDER\nSOLDER MASK\n4X (0.2)\n2X (0.55)\nEXPOSED METALEXPOSED METAL\nNOTES: (continued)\n7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate\ndesign recommendations..EXAMPLE STENCIL DESIGN\n4219071 / A   05/2017\nwww.ti.comVQFN - 1 mm max height RHL0020A\nPLASTIC QUAD FLATPACK- NO LEAD\nSYMM\nSYMM\nSOLDER PASTE EXAMPLE\nBASED ON 0.1mm THICK STENCIL\nEXPOSED PAD\n75% PRINTED COVERAGE BY AREA\nSCALE: 20X(4.3)2X (1.5)(3.3)\n(1.05)\nTYP\n6X (0.92)6X\n(0.85)14X (0.5)20X (0.24)20X (0.6)(0.56)\nTYP\nMETAL\nTYP21\n4X (0.2)2X (0.25)(0.55)\nTYP\nSOLDER MASK EDGE\nTYP\n2X\n(0.775)1\n2\n9\n10 11121920\n(R0.05) TYP\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TPS75003RHLR

#### Key Specifications:
- **Voltage Ratings:**
  - Input Voltage Range: 2.2V to 6.5V
  - Output Voltage Range for Buck Controllers: 1.2V to 6.5V
  - Output Voltage Range for LDO: 1.0V to 6.5V

- **Current Ratings:**
  - Buck Controllers: Up to 3A each
  - LDO: 300mA

- **Power Consumption:**
  - Quiescent Current: 75 µA to 150 µA
  - Shutdown Supply Current: 0.05 µA to 3 µA

- **Operating Temperature Range:**
  - -40°C to +85°C

- **Package Type:**
  - VQFN (20 pins), dimensions: 4.5mm x 3.5mm x 0.9mm

- **Special Features:**
  - Two 95% efficient buck controllers and one LDO
  - Independent soft-start and enable for each supply
  - Configurable output voltages
  - Tested for powering Xilinx Spartan-3 series FPGAs
  - Thermal shutdown and current limit protection

- **Moisture Sensitive Level (MSL):**
  - Level 1, according to JEDEC J-STD-020E

#### Description:
The **TPS75003** is a highly integrated power management IC (PMIC) designed specifically for powering FPGAs, DSPs, and other multi-supply applications. It features two buck converters capable of delivering up to 3A each and a low-dropout (LDO) regulator that can provide 300mA. The output voltages for all channels are adjustable, allowing for flexibility in various applications. The device includes independent enable and soft-start functions for each output, which helps manage inrush current and allows for controlled voltage ramp-up during startup.

#### Typical Applications:
- **FPGA, DSP, and ASIC Supplies:** The TPS75003 is particularly well-suited for powering Xilinx Spartan-3, Spartan-3E, and Spartan-3L FPGAs, meeting their specific startup requirements.
- **Consumer Electronics:** It can be used in set-top boxes, DSL modems, and plasma TV display panels, where multiple voltage rails are needed.
- **Power Management:** The device is ideal for applications requiring efficient power conversion and management, particularly in compact designs due to its small package size.

This summary provides a comprehensive overview of the TPS75003RHLR, highlighting its key specifications, functionality, and typical applications in electronic designs.