<profile>

<section name = "Vitis HLS Report for 'matvec'" level="0">
<item name = "Date">Wed Apr  5 23:51:58 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">matvec</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck24-ubva530-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.601 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">482, 482, 2.410 us, 2.410 us, 483, 483, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_matvec_Pipeline_VITIS_LOOP_7_1_fu_363">matvec_Pipeline_VITIS_LOOP_7_1, 466, 466, 2.330 us, 2.330 us, 466, 466, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, -, -, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 90, 1483, 2357, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 219, -</column>
<column name="Register">-, -, 978, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 25, 1, 3, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_matvec_Pipeline_VITIS_LOOP_7_1_fu_363">matvec_Pipeline_VITIS_LOOP_7_1, 0, 90, 1483, 2357, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="V_address0">65, 16, 5, 80</column>
<column name="V_address1">65, 16, 5, 80</column>
<column name="ap_NS_fsm">89, 18, 1, 18</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="V_load_10_reg_513">32, 0, 32, 0</column>
<column name="V_load_11_reg_518">32, 0, 32, 0</column>
<column name="V_load_12_reg_533">32, 0, 32, 0</column>
<column name="V_load_13_reg_538">32, 0, 32, 0</column>
<column name="V_load_14_reg_553">32, 0, 32, 0</column>
<column name="V_load_15_reg_558">32, 0, 32, 0</column>
<column name="V_load_16_reg_573">32, 0, 32, 0</column>
<column name="V_load_17_reg_578">32, 0, 32, 0</column>
<column name="V_load_18_reg_593">32, 0, 32, 0</column>
<column name="V_load_19_reg_598">32, 0, 32, 0</column>
<column name="V_load_1_reg_418">32, 0, 32, 0</column>
<column name="V_load_20_reg_613">32, 0, 32, 0</column>
<column name="V_load_21_reg_618">32, 0, 32, 0</column>
<column name="V_load_22_reg_633">32, 0, 32, 0</column>
<column name="V_load_23_reg_638">32, 0, 32, 0</column>
<column name="V_load_24_reg_653">32, 0, 32, 0</column>
<column name="V_load_25_reg_658">32, 0, 32, 0</column>
<column name="V_load_26_reg_673">32, 0, 32, 0</column>
<column name="V_load_27_reg_678">32, 0, 32, 0</column>
<column name="V_load_28_reg_693">32, 0, 32, 0</column>
<column name="V_load_29_reg_698">32, 0, 32, 0</column>
<column name="V_load_2_reg_433">32, 0, 32, 0</column>
<column name="V_load_3_reg_438">32, 0, 32, 0</column>
<column name="V_load_4_reg_453">32, 0, 32, 0</column>
<column name="V_load_5_reg_458">32, 0, 32, 0</column>
<column name="V_load_6_reg_473">32, 0, 32, 0</column>
<column name="V_load_7_reg_478">32, 0, 32, 0</column>
<column name="V_load_8_reg_493">32, 0, 32, 0</column>
<column name="V_load_9_reg_498">32, 0, 32, 0</column>
<column name="V_load_reg_413">32, 0, 32, 0</column>
<column name="ap_CS_fsm">17, 0, 17, 0</column>
<column name="grp_matvec_Pipeline_VITIS_LOOP_7_1_fu_363_ap_start_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, matvec, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, matvec, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, matvec, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, matvec, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, matvec, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, matvec, return value</column>
<column name="M_address0">out, 10, ap_memory, M, array</column>
<column name="M_ce0">out, 1, ap_memory, M, array</column>
<column name="M_q0">in, 32, ap_memory, M, array</column>
<column name="M_address1">out, 10, ap_memory, M, array</column>
<column name="M_ce1">out, 1, ap_memory, M, array</column>
<column name="M_q1">in, 32, ap_memory, M, array</column>
<column name="V_address0">out, 5, ap_memory, V, array</column>
<column name="V_ce0">out, 1, ap_memory, V, array</column>
<column name="V_q0">in, 32, ap_memory, V, array</column>
<column name="V_address1">out, 5, ap_memory, V, array</column>
<column name="V_ce1">out, 1, ap_memory, V, array</column>
<column name="V_q1">in, 32, ap_memory, V, array</column>
<column name="Out_r_address0">out, 5, ap_memory, Out_r, array</column>
<column name="Out_r_ce0">out, 1, ap_memory, Out_r, array</column>
<column name="Out_r_we0">out, 1, ap_memory, Out_r, array</column>
<column name="Out_r_d0">out, 32, ap_memory, Out_r, array</column>
</table>
</item>
</section>
</profile>
