#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xce9ae0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xcfd1f0 .scope module, "tb" "tb" 3 144;
 .timescale -12 -12;
L_0xce8040 .functor NOT 1, L_0xd3d190, C4<0>, C4<0>, C4<0>;
L_0xcb3ed0 .functor XOR 4, L_0xd3cc30, L_0xd3cf10, C4<0000>, C4<0000>;
L_0xcd00d0 .functor XOR 4, L_0xcb3ed0, L_0xd3d050, C4<0000>, C4<0000>;
v0xd2a4d0_0 .net *"_ivl_10", 3 0, L_0xd3d050;  1 drivers
v0xd2a5d0_0 .net *"_ivl_12", 3 0, L_0xcd00d0;  1 drivers
v0xd2a6b0_0 .net *"_ivl_2", 3 0, L_0xd3cb90;  1 drivers
v0xd2a770_0 .net *"_ivl_4", 3 0, L_0xd3cc30;  1 drivers
v0xd2a850_0 .net *"_ivl_6", 3 0, L_0xd3cf10;  1 drivers
v0xd2a980_0 .net *"_ivl_8", 3 0, L_0xcb3ed0;  1 drivers
v0xd2aa60_0 .net "aaah_dut", 0 0, v0xd295e0_0;  1 drivers
v0xd2ab00_0 .net "aaah_ref", 0 0, L_0xce8b40;  1 drivers
v0xd2aba0_0 .net "areset", 0 0, L_0xce8640;  1 drivers
v0xd2acd0_0 .net "bump_left", 0 0, v0xd28a90_0;  1 drivers
v0xd2ad70_0 .net "bump_right", 0 0, v0xd28b30_0;  1 drivers
v0xd2ae10_0 .var "clk", 0 0;
v0xd2aeb0_0 .net "dig", 0 0, v0xd28d60_0;  1 drivers
v0xd2af50_0 .net "digging_dut", 0 0, v0xd29be0_0;  1 drivers
v0xd2aff0_0 .net "digging_ref", 0 0, L_0xcb4080;  1 drivers
v0xd2b090_0 .net "ground", 0 0, v0xd28e30_0;  1 drivers
v0xd2b130_0 .var/2u "stats1", 351 0;
v0xd2b1d0_0 .var/2u "strobe", 0 0;
v0xd2b270_0 .net "tb_match", 0 0, L_0xd3d190;  1 drivers
v0xd2b310_0 .net "tb_mismatch", 0 0, L_0xce8040;  1 drivers
v0xd2b3b0_0 .net "walk_left_dut", 0 0, v0xd29fa0_0;  1 drivers
v0xd2b450_0 .net "walk_left_ref", 0 0, L_0xd3ba80;  1 drivers
v0xd2b520_0 .net "walk_right_dut", 0 0, v0xd2a060_0;  1 drivers
v0xd2b5f0_0 .net "walk_right_ref", 0 0, L_0xd3bda0;  1 drivers
v0xd2b6c0_0 .net "wavedrom_enable", 0 0, v0xd29040_0;  1 drivers
v0xd2b790_0 .net "wavedrom_title", 511 0, v0xd290e0_0;  1 drivers
L_0xd3cb90 .concat [ 1 1 1 1], L_0xcb4080, L_0xce8b40, L_0xd3bda0, L_0xd3ba80;
L_0xd3cc30 .concat [ 1 1 1 1], L_0xcb4080, L_0xce8b40, L_0xd3bda0, L_0xd3ba80;
L_0xd3cf10 .concat [ 1 1 1 1], v0xd29be0_0, v0xd295e0_0, v0xd2a060_0, v0xd29fa0_0;
L_0xd3d050 .concat [ 1 1 1 1], L_0xcb4080, L_0xce8b40, L_0xd3bda0, L_0xd3ba80;
L_0xd3d190 .cmp/eeq 4, L_0xd3cb90, L_0xcd00d0;
S_0xcc4820 .scope module, "good1" "reference_module" 3 203, 3 4 0, S_0xcfd1f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "bump_left";
    .port_info 3 /INPUT 1 "bump_right";
    .port_info 4 /INPUT 1 "ground";
    .port_info 5 /INPUT 1 "dig";
    .port_info 6 /OUTPUT 1 "walk_left";
    .port_info 7 /OUTPUT 1 "walk_right";
    .port_info 8 /OUTPUT 1 "aaah";
    .port_info 9 /OUTPUT 1 "digging";
P_0xcc49b0 .param/l "DIGL" 0 3 16, +C4<00000000000000000000000000000100>;
P_0xcc49f0 .param/l "DIGR" 0 3 16, +C4<00000000000000000000000000000101>;
P_0xcc4a30 .param/l "FALLL" 0 3 16, +C4<00000000000000000000000000000010>;
P_0xcc4a70 .param/l "FALLR" 0 3 16, +C4<00000000000000000000000000000011>;
P_0xcc4ab0 .param/l "WL" 0 3 16, +C4<00000000000000000000000000000000>;
P_0xcc4af0 .param/l "WR" 0 3 16, +C4<00000000000000000000000000000001>;
L_0xce8b40 .functor OR 1, L_0xd3c050, L_0xd3c390, C4<0>, C4<0>;
L_0xcb4080 .functor OR 1, L_0xd3c6b0, L_0xd3c8f0, C4<0>, C4<0>;
v0xcebd10_0 .net *"_ivl_0", 31 0, L_0xd3b8d0;  1 drivers
L_0x7f9396f250f0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xcebf40_0 .net *"_ivl_11", 28 0, L_0x7f9396f250f0;  1 drivers
L_0x7f9396f25138 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xce7c10_0 .net/2u *"_ivl_12", 31 0, L_0x7f9396f25138;  1 drivers
v0xce7e50_0 .net *"_ivl_16", 31 0, L_0xd3bf60;  1 drivers
L_0x7f9396f25180 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xce80b0_0 .net *"_ivl_19", 28 0, L_0x7f9396f25180;  1 drivers
L_0x7f9396f251c8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xce8790_0 .net/2u *"_ivl_20", 31 0, L_0x7f9396f251c8;  1 drivers
v0xce8c50_0 .net *"_ivl_22", 0 0, L_0xd3c050;  1 drivers
v0xd26160_0 .net *"_ivl_24", 31 0, L_0xd3c1d0;  1 drivers
L_0x7f9396f25210 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xd26240_0 .net *"_ivl_27", 28 0, L_0x7f9396f25210;  1 drivers
L_0x7f9396f25258 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xd26320_0 .net/2u *"_ivl_28", 31 0, L_0x7f9396f25258;  1 drivers
L_0x7f9396f25060 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xd26400_0 .net *"_ivl_3", 28 0, L_0x7f9396f25060;  1 drivers
v0xd264e0_0 .net *"_ivl_30", 0 0, L_0xd3c390;  1 drivers
v0xd265a0_0 .net *"_ivl_34", 31 0, L_0xd3c5c0;  1 drivers
L_0x7f9396f252a0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xd26680_0 .net *"_ivl_37", 28 0, L_0x7f9396f252a0;  1 drivers
L_0x7f9396f252e8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xd26760_0 .net/2u *"_ivl_38", 31 0, L_0x7f9396f252e8;  1 drivers
L_0x7f9396f250a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xd26840_0 .net/2u *"_ivl_4", 31 0, L_0x7f9396f250a8;  1 drivers
v0xd26920_0 .net *"_ivl_40", 0 0, L_0xd3c6b0;  1 drivers
v0xd269e0_0 .net *"_ivl_42", 31 0, L_0xd3c850;  1 drivers
L_0x7f9396f25330 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xd26ac0_0 .net *"_ivl_45", 28 0, L_0x7f9396f25330;  1 drivers
L_0x7f9396f25378 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0xd26ba0_0 .net/2u *"_ivl_46", 31 0, L_0x7f9396f25378;  1 drivers
v0xd26c80_0 .net *"_ivl_48", 0 0, L_0xd3c8f0;  1 drivers
v0xd26d40_0 .net *"_ivl_8", 31 0, L_0xd3bc10;  1 drivers
v0xd26e20_0 .net "aaah", 0 0, L_0xce8b40;  alias, 1 drivers
v0xd26ee0_0 .net "areset", 0 0, L_0xce8640;  alias, 1 drivers
v0xd26fa0_0 .net "bump_left", 0 0, v0xd28a90_0;  alias, 1 drivers
v0xd27060_0 .net "bump_right", 0 0, v0xd28b30_0;  alias, 1 drivers
v0xd27120_0 .net "clk", 0 0, v0xd2ae10_0;  1 drivers
v0xd271e0_0 .net "dig", 0 0, v0xd28d60_0;  alias, 1 drivers
v0xd272a0_0 .net "digging", 0 0, L_0xcb4080;  alias, 1 drivers
v0xd27360_0 .net "ground", 0 0, v0xd28e30_0;  alias, 1 drivers
v0xd27420_0 .var "next", 2 0;
v0xd27500_0 .var "state", 2 0;
v0xd275e0_0 .net "walk_left", 0 0, L_0xd3ba80;  alias, 1 drivers
v0xd278b0_0 .net "walk_right", 0 0, L_0xd3bda0;  alias, 1 drivers
E_0xcbfe10 .event posedge, v0xd26ee0_0, v0xd27120_0;
E_0xcbea50/0 .event anyedge, v0xd27500_0, v0xd27360_0, v0xd271e0_0, v0xd26fa0_0;
E_0xcbea50/1 .event anyedge, v0xd27060_0;
E_0xcbea50 .event/or E_0xcbea50/0, E_0xcbea50/1;
L_0xd3b8d0 .concat [ 3 29 0 0], v0xd27500_0, L_0x7f9396f25060;
L_0xd3ba80 .cmp/eq 32, L_0xd3b8d0, L_0x7f9396f250a8;
L_0xd3bc10 .concat [ 3 29 0 0], v0xd27500_0, L_0x7f9396f250f0;
L_0xd3bda0 .cmp/eq 32, L_0xd3bc10, L_0x7f9396f25138;
L_0xd3bf60 .concat [ 3 29 0 0], v0xd27500_0, L_0x7f9396f25180;
L_0xd3c050 .cmp/eq 32, L_0xd3bf60, L_0x7f9396f251c8;
L_0xd3c1d0 .concat [ 3 29 0 0], v0xd27500_0, L_0x7f9396f25210;
L_0xd3c390 .cmp/eq 32, L_0xd3c1d0, L_0x7f9396f25258;
L_0xd3c5c0 .concat [ 3 29 0 0], v0xd27500_0, L_0x7f9396f252a0;
L_0xd3c6b0 .cmp/eq 32, L_0xd3c5c0, L_0x7f9396f252e8;
L_0xd3c850 .concat [ 3 29 0 0], v0xd27500_0, L_0x7f9396f25330;
L_0xd3c8f0 .cmp/eq 32, L_0xd3c850, L_0x7f9396f25378;
S_0xd27ab0 .scope module, "stim1" "stimulus_gen" 3 195, 3 51 0, S_0xcfd1f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "bump_left";
    .port_info 3 /OUTPUT 1 "bump_right";
    .port_info 4 /OUTPUT 1 "dig";
    .port_info 5 /OUTPUT 1 "ground";
    .port_info 6 /OUTPUT 512 "wavedrom_title";
    .port_info 7 /OUTPUT 1 "wavedrom_enable";
    .port_info 8 /INPUT 1 "tb_match";
L_0xce8640 .functor BUFZ 1, v0xd28f00_0, C4<0>, C4<0>, C4<0>;
v0xd289d0_0 .net "areset", 0 0, L_0xce8640;  alias, 1 drivers
v0xd28a90_0 .var "bump_left", 0 0;
v0xd28b30_0 .var "bump_right", 0 0;
v0xd28bd0_0 .net "clk", 0 0, v0xd2ae10_0;  alias, 1 drivers
L_0x7f9396f25018 .functor BUFT 1, C4<00100010001100101010001000000000000000110010001000100010>, C4<0>, C4<0>, C4<0>;
v0xd28c70_0 .net "d", 55 0, L_0x7f9396f25018;  1 drivers
v0xd28d60_0 .var "dig", 0 0;
v0xd28e30_0 .var "ground", 0 0;
v0xd28f00_0 .var "reset", 0 0;
v0xd28fa0_0 .net "tb_match", 0 0, L_0xd3d190;  alias, 1 drivers
v0xd29040_0 .var "wavedrom_enable", 0 0;
v0xd290e0_0 .var "wavedrom_title", 511 0;
E_0xcbeca0/0 .event negedge, v0xd27120_0;
E_0xcbeca0/1 .event posedge, v0xd27120_0;
E_0xcbeca0 .event/or E_0xcbeca0/0, E_0xcbeca0/1;
S_0xd27cd0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 129, 3 129 0, S_0xd27ab0;
 .timescale -12 -12;
v0xd27f10_0 .var/2s "i", 31 0;
E_0xc9f9f0 .event posedge, v0xd27120_0;
S_0xd28010 .scope task, "reset_test" "reset_test" 3 65, 3 65 0, S_0xd27ab0;
 .timescale -12 -12;
v0xd28230_0 .var/2u "arfail", 0 0;
v0xd28310_0 .var "async", 0 0;
v0xd283d0_0 .var/2u "datafail", 0 0;
v0xd28470_0 .var/2u "srfail", 0 0;
E_0xd096b0 .event negedge, v0xd27120_0;
TD_tb.stim1.reset_test ;
    %wait E_0xc9f9f0;
    %wait E_0xc9f9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd28f00_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xc9f9f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0xd096b0;
    %load/vec4 v0xd28fa0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xd283d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd28f00_0, 0;
    %wait E_0xc9f9f0;
    %load/vec4 v0xd28fa0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xd28230_0, 0, 1;
    %wait E_0xc9f9f0;
    %load/vec4 v0xd28fa0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xd28470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd28f00_0, 0;
    %load/vec4 v0xd28470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 79 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0xd28230_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0xd28310_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0xd283d0_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0xd28310_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 81 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0xd28530 .scope task, "wavedrom_start" "wavedrom_start" 3 92, 3 92 0, S_0xd27ab0;
 .timescale -12 -12;
v0xd28710_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xd287f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 95, 3 95 0, S_0xd27ab0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xd29280 .scope module, "top_module1" "top_module" 3 215, 4 1 0, S_0xcfd1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "bump_left";
    .port_info 3 /INPUT 1 "bump_right";
    .port_info 4 /INPUT 1 "ground";
    .port_info 5 /INPUT 1 "dig";
    .port_info 6 /OUTPUT 1 "walk_left";
    .port_info 7 /OUTPUT 1 "walk_right";
    .port_info 8 /OUTPUT 1 "aaah";
    .port_info 9 /OUTPUT 1 "digging";
enum0xca1fc0 .enum4 (3)
   "WALK_LEFT" 3'b000,
   "WALK_RIGHT" 3'b001,
   "FALL" 3'b010,
   "DIG" 3'b011
 ;
v0xd295e0_0 .var "aaah", 0 0;
v0xd296c0_0 .net "areset", 0 0, L_0xce8640;  alias, 1 drivers
v0xd297d0_0 .net "bump_left", 0 0, v0xd28a90_0;  alias, 1 drivers
v0xd298c0_0 .net "bump_right", 0 0, v0xd28b30_0;  alias, 1 drivers
v0xd299b0_0 .net "clk", 0 0, v0xd2ae10_0;  alias, 1 drivers
v0xd29af0_0 .net "dig", 0 0, v0xd28d60_0;  alias, 1 drivers
v0xd29be0_0 .var "digging", 0 0;
v0xd29c80_0 .net "ground", 0 0, v0xd28e30_0;  alias, 1 drivers
v0xd29d70_0 .var "next_state", 2 0;
v0xd29ec0_0 .var "state", 2 0;
v0xd29fa0_0 .var "walk_left", 0 0;
v0xd2a060_0 .var "walk_right", 0 0;
E_0xd099d0/0 .event anyedge, v0xd271e0_0, v0xd27360_0, v0xd27060_0, v0xd26fa0_0;
E_0xd099d0/1 .event anyedge, v0xd29ec0_0;
E_0xd099d0 .event/or E_0xd099d0/0, E_0xd099d0/1;
S_0xd2a2c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 229, 3 229 0, S_0xcfd1f0;
 .timescale -12 -12;
E_0xd2a450 .event anyedge, v0xd2b1d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xd2b1d0_0;
    %nor/r;
    %assign/vec4 v0xd2b1d0_0, 0;
    %wait E_0xd2a450;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0xd27ab0;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd28f00_0, 0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd28d60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd28e30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd28b30_0, 0;
    %assign/vec4 v0xd28a90_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xd28310_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0xd28010;
    %join;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd28f00_0, 0;
    %wait E_0xc9f9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd28f00_0, 0;
    %wait E_0xd096b0;
    %fork t_1, S_0xd27cd0;
    %jmp t_0;
    .scope S_0xd27cd0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xd27f10_0, 0, 32;
T_4.0 ; Top of for-loop 
    %load/vec4 v0xd27f10_0;
    %cmpi/s 14, 0, 32;
    %jmp/0xz T_4.1, 5;
    %wait E_0xc9f9f0;
    %load/vec4 v0xd28c70_0;
    %pushi/vec4 52, 0, 35;
    %load/vec4 v0xd27f10_0;
    %pad/s 34;
    %muli 4, 0, 34;
    %pad/s 35;
    %sub;
    %part/s 4;
    %split/vec4 1;
    %assign/vec4 v0xd28d60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd28e30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd28b30_0, 0;
    %assign/vec4 v0xd28a90_0, 0;
T_4.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd27f10_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xd27f10_0, 0, 32;
    %jmp T_4.0;
T_4.1 ; for-loop exit label
    %end;
    .scope S_0xd27ab0;
t_0 %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0xd287f0;
    %join;
    %pushi/vec4 400, 0, 32;
T_4.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.4, 5;
    %jmp/1 T_4.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xcbeca0;
    %vpi_func 3 134 "$random" 32 {0 0 0};
    %vpi_func 3 134 "$random" 32 {0 0 0};
    %and;
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0xd28a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd28b30_0, 0;
    %assign/vec4 v0xd28d60_0, 0;
    %vpi_func 3 135 "$random" 32 {0 0 0};
    %pushi/vec4 7, 0, 32;
    %and;
    %or/r;
    %assign/vec4 v0xd28e30_0, 0;
    %vpi_func 3 136 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0xd28f00_0, 0;
    %jmp T_4.3;
T_4.4 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 139 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0xcc4820;
T_5 ;
Ewait_0 .event/or E_0xcbea50, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0xd27500_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %jmp T_5.6;
T_5.0 ;
    %load/vec4 v0xd27360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0xd27420_0, 0, 3;
    %jmp T_5.8;
T_5.7 ;
    %load/vec4 v0xd271e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0xd27420_0, 0, 3;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0xd26fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0xd27420_0, 0, 3;
    %jmp T_5.12;
T_5.11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xd27420_0, 0, 3;
T_5.12 ;
T_5.10 ;
T_5.8 ;
    %jmp T_5.6;
T_5.1 ;
    %load/vec4 v0xd27360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.13, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0xd27420_0, 0, 3;
    %jmp T_5.14;
T_5.13 ;
    %load/vec4 v0xd271e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0xd27420_0, 0, 3;
    %jmp T_5.16;
T_5.15 ;
    %load/vec4 v0xd27060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.17, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xd27420_0, 0, 3;
    %jmp T_5.18;
T_5.17 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0xd27420_0, 0, 3;
T_5.18 ;
T_5.16 ;
T_5.14 ;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v0xd27360_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.19, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_5.20, 8;
T_5.19 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.20, 8;
 ; End of false expr.
    %blend;
T_5.20;
    %pad/s 3;
    %store/vec4 v0xd27420_0, 0, 3;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v0xd27360_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.21, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.22, 8;
T_5.21 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_5.22, 8;
 ; End of false expr.
    %blend;
T_5.22;
    %pad/s 3;
    %store/vec4 v0xd27420_0, 0, 3;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v0xd27360_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.23, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_5.24, 8;
T_5.23 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.24, 8;
 ; End of false expr.
    %blend;
T_5.24;
    %pad/s 3;
    %store/vec4 v0xd27420_0, 0, 3;
    %jmp T_5.6;
T_5.5 ;
    %load/vec4 v0xd27360_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.25, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_5.26, 8;
T_5.25 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_5.26, 8;
 ; End of false expr.
    %blend;
T_5.26;
    %pad/s 3;
    %store/vec4 v0xd27420_0, 0, 3;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0xcc4820;
T_6 ;
    %wait E_0xcbfe10;
    %load/vec4 v0xd26ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xd27500_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0xd27420_0;
    %assign/vec4 v0xd27500_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xd29280;
T_7 ;
    %wait E_0xcbfe10;
    %load/vec4 v0xd296c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xd29ec0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0xd29d70_0;
    %assign/vec4 v0xd29ec0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0xd29280;
T_8 ;
    %wait E_0xd099d0;
    %load/vec4 v0xd29ec0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd29fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd2a060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd295e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd29be0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xd29d70_0, 0, 3;
    %jmp T_8.5;
T_8.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xd29fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd2a060_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xd29d70_0, 0, 3;
    %load/vec4 v0xd297d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0xd29d70_0, 0, 3;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0xd298c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xd29d70_0, 0, 3;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v0xd29c80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0xd29d70_0, 0, 3;
    %jmp T_8.11;
T_8.10 ;
    %load/vec4 v0xd29af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.12, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0xd29d70_0, 0, 3;
T_8.12 ;
T_8.11 ;
T_8.9 ;
T_8.7 ;
    %jmp T_8.5;
T_8.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd29fa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xd2a060_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0xd29d70_0, 0, 3;
    %load/vec4 v0xd297d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.14, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0xd29d70_0, 0, 3;
    %jmp T_8.15;
T_8.14 ;
    %load/vec4 v0xd298c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.16, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xd29d70_0, 0, 3;
    %jmp T_8.17;
T_8.16 ;
    %load/vec4 v0xd29c80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.18, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0xd29d70_0, 0, 3;
    %jmp T_8.19;
T_8.18 ;
    %load/vec4 v0xd29af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.20, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0xd29d70_0, 0, 3;
T_8.20 ;
T_8.19 ;
T_8.17 ;
T_8.15 ;
    %jmp T_8.5;
T_8.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd29fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd2a060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xd295e0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0xd29d70_0, 0, 3;
    %load/vec4 v0xd29c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.22, 8;
    %load/vec4 v0xd29ec0_0;
    %store/vec4 v0xd29d70_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd295e0_0, 0, 1;
T_8.22 ;
    %jmp T_8.5;
T_8.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd29fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd2a060_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0xd29d70_0, 0, 3;
    %load/vec4 v0xd29c80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.24, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0xd29d70_0, 0, 3;
T_8.24 ;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0xcfd1f0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd2ae10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd2b1d0_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0xcfd1f0;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0xd2ae10_0;
    %inv;
    %store/vec4 v0xd2ae10_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0xcfd1f0;
T_11 ;
    %vpi_call/w 3 187 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 188 "$dumpvars", 32'sb00000000000000000000000000000001, v0xd28bd0_0, v0xd2b310_0, v0xd2ae10_0, v0xd2aba0_0, v0xd2acd0_0, v0xd2ad70_0, v0xd2b090_0, v0xd2aeb0_0, v0xd2b450_0, v0xd2b3b0_0, v0xd2b5f0_0, v0xd2b520_0, v0xd2ab00_0, v0xd2aa60_0, v0xd2aff0_0, v0xd2af50_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0xcfd1f0;
T_12 ;
    %load/vec4 v0xd2b130_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0xd2b130_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0xd2b130_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 238 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "walk_left", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 239 "$display", "Hint: Output '%s' has no mismatches.", "walk_left" {0 0 0};
T_12.1 ;
    %load/vec4 v0xd2b130_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0xd2b130_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xd2b130_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 240 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "walk_right", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 3 241 "$display", "Hint: Output '%s' has no mismatches.", "walk_right" {0 0 0};
T_12.3 ;
    %load/vec4 v0xd2b130_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.4, 4;
    %load/vec4 v0xd2b130_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xd2b130_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 242 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "aaah", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.5;
T_12.4 ;
    %vpi_call/w 3 243 "$display", "Hint: Output '%s' has no mismatches.", "aaah" {0 0 0};
T_12.5 ;
    %load/vec4 v0xd2b130_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %load/vec4 v0xd2b130_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xd2b130_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 244 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "digging", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.7;
T_12.6 ;
    %vpi_call/w 3 245 "$display", "Hint: Output '%s' has no mismatches.", "digging" {0 0 0};
T_12.7 ;
    %load/vec4 v0xd2b130_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0xd2b130_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 247 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 248 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xd2b130_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0xd2b130_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 249 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0xcfd1f0;
T_13 ;
    %wait E_0xcbeca0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd2b130_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd2b130_0, 4, 32;
    %load/vec4 v0xd2b270_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0xd2b130_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 260 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd2b130_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd2b130_0;
    %pushi/vec4 320, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd2b130_0, 4, 32;
T_13.0 ;
    %load/vec4 v0xd2b450_0;
    %load/vec4 v0xd2b450_0;
    %load/vec4 v0xd2b3b0_0;
    %xor;
    %load/vec4 v0xd2b450_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0xd2b130_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 264 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd2b130_0, 4, 32;
T_13.6 ;
    %load/vec4 v0xd2b130_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd2b130_0, 4, 32;
T_13.4 ;
    %load/vec4 v0xd2b5f0_0;
    %load/vec4 v0xd2b5f0_0;
    %load/vec4 v0xd2b520_0;
    %xor;
    %load/vec4 v0xd2b5f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.8, 6;
    %load/vec4 v0xd2b130_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.10, 4;
    %vpi_func 3 267 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd2b130_0, 4, 32;
T_13.10 ;
    %load/vec4 v0xd2b130_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd2b130_0, 4, 32;
T_13.8 ;
    %load/vec4 v0xd2ab00_0;
    %load/vec4 v0xd2ab00_0;
    %load/vec4 v0xd2aa60_0;
    %xor;
    %load/vec4 v0xd2ab00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.12, 6;
    %load/vec4 v0xd2b130_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.14, 4;
    %vpi_func 3 270 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd2b130_0, 4, 32;
T_13.14 ;
    %load/vec4 v0xd2b130_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd2b130_0, 4, 32;
T_13.12 ;
    %load/vec4 v0xd2aff0_0;
    %load/vec4 v0xd2aff0_0;
    %load/vec4 v0xd2af50_0;
    %xor;
    %load/vec4 v0xd2aff0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.16, 6;
    %load/vec4 v0xd2b130_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.18, 4;
    %vpi_func 3 273 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd2b130_0, 4, 32;
T_13.18 ;
    %load/vec4 v0xd2b130_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd2b130_0, 4, 32;
T_13.16 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/lemmings3/lemmings3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/human/lemmings3/iter0/response22/top_module.sv";
