/*
 * Generated by Bluespec Compiler, version 2017.07.A (build 1da80f1, 2017-07-21)
 * 
 * On Fri Aug 24 12:25:43 BST 2018
 * 
 */

/* Generation options: */
#ifndef __mkTimer_h__
#define __mkTimer_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"


/* Class declaration for the mkTimer module */
class MOD_mkTimer : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_ConfigReg<tUInt8> INST_cfg_verbosity;
  MOD_CReg<tUInt64> INST_crg_time;
  MOD_CReg<tUInt64> INST_crg_timecmp;
  MOD_Fifo<tUInt8> INST_f_reset_reqs;
  MOD_Fifo<tUInt8> INST_f_reset_rsps;
  MOD_Fifo<tUInt8> INST_f_sw_interrupt_req;
  MOD_Fifo<tUInt8> INST_f_timer_interrupt_req;
  MOD_Reg<tUInt64> INST_rg_addr_base;
  MOD_Reg<tUInt64> INST_rg_addr_lim;
  MOD_Reg<tUInt8> INST_rg_msip;
  MOD_Reg<tUInt8> INST_rg_mtip;
  MOD_Reg<tUInt8> INST_rg_state;
  MOD_Fifo<tUWide> INST_slave_xactor_f_rd_addr;
  MOD_Fifo<tUWide> INST_slave_xactor_f_rd_data;
  MOD_Fifo<tUWide> INST_slave_xactor_f_wr_addr;
  MOD_Fifo<tUWide> INST_slave_xactor_f_wr_data;
  MOD_Fifo<tUInt8> INST_slave_xactor_f_wr_resp;
 
 /* Constructor */
 public:
  MOD_mkTimer(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
  tUInt8 PORT_slave_awready;
  tUInt8 PORT_slave_wready;
  tUInt8 PORT_slave_bvalid;
  tUInt8 PORT_slave_bresp;
  tUInt8 PORT_slave_buser;
  tUInt8 PORT_slave_arready;
  tUInt8 PORT_slave_rvalid;
  tUInt8 PORT_slave_rresp;
  tUInt64 PORT_slave_rdata;
  tUInt8 PORT_slave_ruser;
  tUInt8 PORT_RDY_slave_m_awvalid;
  tUInt8 PORT_RDY_slave_m_wvalid;
  tUInt8 PORT_RDY_slave_m_bready;
  tUInt8 PORT_RDY_slave_m_arvalid;
  tUInt8 PORT_RDY_slave_m_rready;
 
 /* Publicly accessible definitions */
 public:
  tUInt64 DEF_byte_addr__h2724;
  tUInt8 DEF_rg_msip_2_EQ_slave_xactor_f_wr_data_first__7_B_ETC___d89;
  tUWide DEF_slave_xactor_f_wr_data_first____d87;
  tUWide DEF_slave_xactor_f_wr_addr_first____d82;
  tUInt64 DEF_crg_timecmp_port0__read____d17;
  tUInt64 DEF_crg_time_port0__read____d10;
  tUInt64 DEF__read__h123;
  tUInt8 DEF_rg_msip__h2399;
  tUInt64 DEF_slave_xactor_f_wr_addr_first__2_BITS_66_TO_3___d83;
  tUInt8 DEF_slave_xactor_f_wr_data_first__7_BIT_8___d88;
  tUInt8 DEF_slave_xactor_f_wr_addr_first__2_BITS_66_TO_3_3_ETC___d85;
  tUInt8 DEF_NOT_crg_time_port0__read__0_ULT_crg_timecmp_po_ETC___d19;
  tUInt8 DEF_NOT_slave_xactor_f_wr_addr_first__2_BITS_66_TO_ETC___d86;
 
 /* Local definitions */
 private:
  tUInt32 DEF_v__h4867;
  tUInt32 DEF_v__h4735;
  tUInt32 DEF_v__h4405;
  tUInt32 DEF_v__h4295;
  tUInt32 DEF_v__h3988;
  tUInt32 DEF_v__h3785;
  tUInt32 DEF_v__h3622;
  tUInt32 DEF_v__h3316;
  tUInt32 DEF_v__h3137;
  tUInt32 DEF_v__h2939;
  tUInt32 DEF_v__h2524;
  tUInt32 DEF_v__h2250;
  tUInt32 DEF_v__h2062;
  tUInt32 DEF_v__h1830;
  tUWide DEF_slave_xactor_f_rd_addr_first____d32;
  tUWide DEF_slave_xactor_f_rd_data_first____d180;
  tUInt8 DEF_x__h3960;
  tUInt8 DEF_slave_xactor_f_rd_data_i_notEmpty____d179;
  tUInt8 DEF_slave_xactor_f_rd_addr_i_notFull____d176;
  tUInt8 DEF_slave_xactor_f_wr_resp_i_notEmpty____d174;
  tUInt8 DEF_slave_xactor_f_wr_data_i_notFull____d171;
  tUInt8 DEF_slave_xactor_f_wr_addr_i_notFull____d168;
  tUInt8 DEF_NOT_cfg_verbosity_read_ULE_1_4___d25;
  tUWide DEF_slave_wdata_CONCAT_slave_wstrb___d173;
  tUWide DEF_slave_araddr_CONCAT_slave_arprot___d178;
  tUWide DEF_slave_awaddr_CONCAT_slave_awprot___d170;
  tUWide DEF_IF_slave_xactor_f_rd_addr_first__2_BITS_66_TO__ETC___d74;
 
 /* Rules */
 public:
  void RL_rl_reset();
  void RL_rl_tick_timer();
  void RL_rl_compare();
  void RL_rl_process_rd_req();
  void RL_rl_process_wr_req();
 
 /* Methods */
 public:
  tUInt8 METH_slave_m_buser();
  tUInt8 METH_RDY_slave_m_buser();
  tUInt8 METH_slave_m_ruser();
  tUInt8 METH_RDY_slave_m_ruser();
  void METH_server_reset_request_put(tUInt8 ARG_server_reset_request_put);
  tUInt8 METH_RDY_server_reset_request_put();
  void METH_server_reset_response_get();
  tUInt8 METH_RDY_server_reset_response_get();
  void METH_set_addr_map(tUInt64 ARG_set_addr_map_addr_base, tUInt64 ARG_set_addr_map_addr_lim);
  tUInt8 METH_RDY_set_addr_map();
  void METH_slave_m_awvalid(tUInt8 ARG_slave_awvalid,
			    tUInt64 ARG_slave_awaddr,
			    tUInt8 ARG_slave_awprot,
			    tUInt8 ARG_slave_awuser);
  tUInt8 METH_RDY_slave_m_awvalid();
  tUInt8 METH_slave_m_awready();
  tUInt8 METH_RDY_slave_m_awready();
  void METH_slave_m_wvalid(tUInt8 ARG_slave_wvalid, tUInt64 ARG_slave_wdata, tUInt8 ARG_slave_wstrb);
  tUInt8 METH_RDY_slave_m_wvalid();
  tUInt8 METH_slave_m_wready();
  tUInt8 METH_RDY_slave_m_wready();
  tUInt8 METH_slave_m_bvalid();
  tUInt8 METH_RDY_slave_m_bvalid();
  tUInt8 METH_slave_m_bresp();
  tUInt8 METH_RDY_slave_m_bresp();
  void METH_slave_m_bready(tUInt8 ARG_slave_bready);
  tUInt8 METH_RDY_slave_m_bready();
  void METH_slave_m_arvalid(tUInt8 ARG_slave_arvalid,
			    tUInt64 ARG_slave_araddr,
			    tUInt8 ARG_slave_arprot,
			    tUInt8 ARG_slave_aruser);
  tUInt8 METH_RDY_slave_m_arvalid();
  tUInt8 METH_slave_m_arready();
  tUInt8 METH_RDY_slave_m_arready();
  tUInt8 METH_slave_m_rvalid();
  tUInt8 METH_RDY_slave_m_rvalid();
  tUInt8 METH_slave_m_rresp();
  tUInt8 METH_RDY_slave_m_rresp();
  tUInt64 METH_slave_m_rdata();
  tUInt8 METH_RDY_slave_m_rdata();
  void METH_slave_m_rready(tUInt8 ARG_slave_rready);
  tUInt8 METH_RDY_slave_m_rready();
  tUInt8 METH_get_timer_interrupt_req_get();
  tUInt8 METH_RDY_get_timer_interrupt_req_get();
  tUInt8 METH_get_sw_interrupt_req_get();
  tUInt8 METH_RDY_get_sw_interrupt_req_get();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkTimer &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkTimer &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkTimer &backing);
};

#endif /* ifndef __mkTimer_h__ */
