INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vlad.pruteanu/Desktop/CID/Curs/Cap2/problema1/problema1.srcs/sources_1/new/equal_n.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module equal_n
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vlad.pruteanu/Desktop/CID/Curs/Cap2/problema1/problema1.srcs/sim_1/new/equal_n_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module equal_n_tb
