# ####################################################################

#  Created by Genus(TM) Synthesis Solution 16.22-s033_1 on Fri Dec 08 19:11:51 -0500 2017

# ####################################################################

set sdc_version 1.7

set_units -capacitance 1000.0fF
set_units -time 1000.0ps

# Set the current design
current_design mkAdder32

create_clock -name "clk" -add -period 1.6 -waveform {0.0 0.8} [get_ports CLK]
set_clock_transition 0.1 [get_clocks clk]
set_load -pin_load 0.005 [get_ports RDY_request_put]
set_load -pin_load 0.005 [get_ports {response_get[31]}]
set_load -pin_load 0.005 [get_ports {response_get[30]}]
set_load -pin_load 0.005 [get_ports {response_get[29]}]
set_load -pin_load 0.005 [get_ports {response_get[28]}]
set_load -pin_load 0.005 [get_ports {response_get[27]}]
set_load -pin_load 0.005 [get_ports {response_get[26]}]
set_load -pin_load 0.005 [get_ports {response_get[25]}]
set_load -pin_load 0.005 [get_ports {response_get[24]}]
set_load -pin_load 0.005 [get_ports {response_get[23]}]
set_load -pin_load 0.005 [get_ports {response_get[22]}]
set_load -pin_load 0.005 [get_ports {response_get[21]}]
set_load -pin_load 0.005 [get_ports {response_get[20]}]
set_load -pin_load 0.005 [get_ports {response_get[19]}]
set_load -pin_load 0.005 [get_ports {response_get[18]}]
set_load -pin_load 0.005 [get_ports {response_get[17]}]
set_load -pin_load 0.005 [get_ports {response_get[16]}]
set_load -pin_load 0.005 [get_ports {response_get[15]}]
set_load -pin_load 0.005 [get_ports {response_get[14]}]
set_load -pin_load 0.005 [get_ports {response_get[13]}]
set_load -pin_load 0.005 [get_ports {response_get[12]}]
set_load -pin_load 0.005 [get_ports {response_get[11]}]
set_load -pin_load 0.005 [get_ports {response_get[10]}]
set_load -pin_load 0.005 [get_ports {response_get[9]}]
set_load -pin_load 0.005 [get_ports {response_get[8]}]
set_load -pin_load 0.005 [get_ports {response_get[7]}]
set_load -pin_load 0.005 [get_ports {response_get[6]}]
set_load -pin_load 0.005 [get_ports {response_get[5]}]
set_load -pin_load 0.005 [get_ports {response_get[4]}]
set_load -pin_load 0.005 [get_ports {response_get[3]}]
set_load -pin_load 0.005 [get_ports {response_get[2]}]
set_load -pin_load 0.005 [get_ports {response_get[1]}]
set_load -pin_load 0.005 [get_ports {response_get[0]}]
set_load -pin_load 0.005 [get_ports RDY_response_get]
group_path -name cg_enable_group_clk -through [list \
  [get_pins m_c_RC_CG_HIER_INST2/enable]  \
  [get_pins m_c_RC_CG_HIER_INST2/enable]  \
  [get_pins m_c_RC_CG_HIER_INST2/enable]  \
  [get_pins RC_CG_DECLONE_HIER_INST/enable] ]
set_clock_gating_check -setup 0.0 
set_input_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports RST_N]
set_input_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {request_put[63]}]
set_input_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {request_put[62]}]
set_input_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {request_put[61]}]
set_input_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {request_put[60]}]
set_input_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {request_put[59]}]
set_input_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {request_put[58]}]
set_input_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {request_put[57]}]
set_input_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {request_put[56]}]
set_input_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {request_put[55]}]
set_input_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {request_put[54]}]
set_input_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {request_put[53]}]
set_input_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {request_put[52]}]
set_input_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {request_put[51]}]
set_input_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {request_put[50]}]
set_input_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {request_put[49]}]
set_input_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {request_put[48]}]
set_input_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {request_put[47]}]
set_input_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {request_put[46]}]
set_input_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {request_put[45]}]
set_input_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {request_put[44]}]
set_input_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {request_put[43]}]
set_input_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {request_put[42]}]
set_input_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {request_put[41]}]
set_input_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {request_put[40]}]
set_input_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {request_put[39]}]
set_input_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {request_put[38]}]
set_input_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {request_put[37]}]
set_input_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {request_put[36]}]
set_input_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {request_put[35]}]
set_input_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {request_put[34]}]
set_input_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {request_put[33]}]
set_input_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {request_put[32]}]
set_input_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {request_put[31]}]
set_input_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {request_put[30]}]
set_input_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {request_put[29]}]
set_input_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {request_put[28]}]
set_input_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {request_put[27]}]
set_input_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {request_put[26]}]
set_input_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {request_put[25]}]
set_input_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {request_put[24]}]
set_input_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {request_put[23]}]
set_input_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {request_put[22]}]
set_input_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {request_put[21]}]
set_input_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {request_put[20]}]
set_input_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {request_put[19]}]
set_input_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {request_put[18]}]
set_input_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {request_put[17]}]
set_input_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {request_put[16]}]
set_input_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {request_put[15]}]
set_input_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {request_put[14]}]
set_input_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {request_put[13]}]
set_input_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {request_put[12]}]
set_input_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {request_put[11]}]
set_input_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {request_put[10]}]
set_input_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {request_put[9]}]
set_input_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {request_put[8]}]
set_input_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {request_put[7]}]
set_input_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {request_put[6]}]
set_input_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {request_put[5]}]
set_input_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {request_put[4]}]
set_input_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {request_put[3]}]
set_input_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {request_put[2]}]
set_input_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {request_put[1]}]
set_input_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {request_put[0]}]
set_input_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports EN_request_put]
set_input_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports EN_response_get]
set_input_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports RST_N]
set_input_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {request_put[63]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {request_put[62]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {request_put[61]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {request_put[60]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {request_put[59]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {request_put[58]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {request_put[57]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {request_put[56]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {request_put[55]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {request_put[54]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {request_put[53]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {request_put[52]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {request_put[51]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {request_put[50]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {request_put[49]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {request_put[48]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {request_put[47]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {request_put[46]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {request_put[45]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {request_put[44]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {request_put[43]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {request_put[42]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {request_put[41]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {request_put[40]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {request_put[39]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {request_put[38]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {request_put[37]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {request_put[36]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {request_put[35]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {request_put[34]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {request_put[33]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {request_put[32]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {request_put[31]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {request_put[30]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {request_put[29]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {request_put[28]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {request_put[27]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {request_put[26]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {request_put[25]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {request_put[24]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {request_put[23]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {request_put[22]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {request_put[21]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {request_put[20]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {request_put[19]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {request_put[18]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {request_put[17]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {request_put[16]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {request_put[15]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {request_put[14]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {request_put[13]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {request_put[12]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {request_put[11]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {request_put[10]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {request_put[9]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {request_put[8]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {request_put[7]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {request_put[6]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {request_put[5]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {request_put[4]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {request_put[3]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {request_put[2]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {request_put[1]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {request_put[0]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports EN_request_put]
set_input_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports EN_response_get]
set_output_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports RDY_request_put]
set_output_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {response_get[31]}]
set_output_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {response_get[30]}]
set_output_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {response_get[29]}]
set_output_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {response_get[28]}]
set_output_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {response_get[27]}]
set_output_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {response_get[26]}]
set_output_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {response_get[25]}]
set_output_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {response_get[24]}]
set_output_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {response_get[23]}]
set_output_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {response_get[22]}]
set_output_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {response_get[21]}]
set_output_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {response_get[20]}]
set_output_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {response_get[19]}]
set_output_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {response_get[18]}]
set_output_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {response_get[17]}]
set_output_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {response_get[16]}]
set_output_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {response_get[15]}]
set_output_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {response_get[14]}]
set_output_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {response_get[13]}]
set_output_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {response_get[12]}]
set_output_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {response_get[11]}]
set_output_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {response_get[10]}]
set_output_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {response_get[9]}]
set_output_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {response_get[8]}]
set_output_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {response_get[7]}]
set_output_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {response_get[6]}]
set_output_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {response_get[5]}]
set_output_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {response_get[4]}]
set_output_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {response_get[3]}]
set_output_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {response_get[2]}]
set_output_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {response_get[1]}]
set_output_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports {response_get[0]}]
set_output_delay -clock [get_clocks clk] -add_delay -min 0.1 [get_ports RDY_response_get]
set_output_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports RDY_request_put]
set_output_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {response_get[31]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {response_get[30]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {response_get[29]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {response_get[28]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {response_get[27]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {response_get[26]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {response_get[25]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {response_get[24]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {response_get[23]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {response_get[22]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {response_get[21]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {response_get[20]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {response_get[19]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {response_get[18]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {response_get[17]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {response_get[16]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {response_get[15]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {response_get[14]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {response_get[13]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {response_get[12]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {response_get[11]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {response_get[10]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {response_get[9]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {response_get[8]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {response_get[7]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {response_get[6]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {response_get[5]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {response_get[4]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {response_get[3]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {response_get[2]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {response_get[1]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports {response_get[0]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 0.1 [get_ports RDY_response_get]
set_max_fanout 16.000 [current_design]
set_max_fanout 16.000 [get_ports CLK]
set_max_fanout 16.000 [get_ports RST_N]
set_max_fanout 16.000 [get_ports {request_put[63]}]
set_max_fanout 16.000 [get_ports {request_put[62]}]
set_max_fanout 16.000 [get_ports {request_put[61]}]
set_max_fanout 16.000 [get_ports {request_put[60]}]
set_max_fanout 16.000 [get_ports {request_put[59]}]
set_max_fanout 16.000 [get_ports {request_put[58]}]
set_max_fanout 16.000 [get_ports {request_put[57]}]
set_max_fanout 16.000 [get_ports {request_put[56]}]
set_max_fanout 16.000 [get_ports {request_put[55]}]
set_max_fanout 16.000 [get_ports {request_put[54]}]
set_max_fanout 16.000 [get_ports {request_put[53]}]
set_max_fanout 16.000 [get_ports {request_put[52]}]
set_max_fanout 16.000 [get_ports {request_put[51]}]
set_max_fanout 16.000 [get_ports {request_put[50]}]
set_max_fanout 16.000 [get_ports {request_put[49]}]
set_max_fanout 16.000 [get_ports {request_put[48]}]
set_max_fanout 16.000 [get_ports {request_put[47]}]
set_max_fanout 16.000 [get_ports {request_put[46]}]
set_max_fanout 16.000 [get_ports {request_put[45]}]
set_max_fanout 16.000 [get_ports {request_put[44]}]
set_max_fanout 16.000 [get_ports {request_put[43]}]
set_max_fanout 16.000 [get_ports {request_put[42]}]
set_max_fanout 16.000 [get_ports {request_put[41]}]
set_max_fanout 16.000 [get_ports {request_put[40]}]
set_max_fanout 16.000 [get_ports {request_put[39]}]
set_max_fanout 16.000 [get_ports {request_put[38]}]
set_max_fanout 16.000 [get_ports {request_put[37]}]
set_max_fanout 16.000 [get_ports {request_put[36]}]
set_max_fanout 16.000 [get_ports {request_put[35]}]
set_max_fanout 16.000 [get_ports {request_put[34]}]
set_max_fanout 16.000 [get_ports {request_put[33]}]
set_max_fanout 16.000 [get_ports {request_put[32]}]
set_max_fanout 16.000 [get_ports {request_put[31]}]
set_max_fanout 16.000 [get_ports {request_put[30]}]
set_max_fanout 16.000 [get_ports {request_put[29]}]
set_max_fanout 16.000 [get_ports {request_put[28]}]
set_max_fanout 16.000 [get_ports {request_put[27]}]
set_max_fanout 16.000 [get_ports {request_put[26]}]
set_max_fanout 16.000 [get_ports {request_put[25]}]
set_max_fanout 16.000 [get_ports {request_put[24]}]
set_max_fanout 16.000 [get_ports {request_put[23]}]
set_max_fanout 16.000 [get_ports {request_put[22]}]
set_max_fanout 16.000 [get_ports {request_put[21]}]
set_max_fanout 16.000 [get_ports {request_put[20]}]
set_max_fanout 16.000 [get_ports {request_put[19]}]
set_max_fanout 16.000 [get_ports {request_put[18]}]
set_max_fanout 16.000 [get_ports {request_put[17]}]
set_max_fanout 16.000 [get_ports {request_put[16]}]
set_max_fanout 16.000 [get_ports {request_put[15]}]
set_max_fanout 16.000 [get_ports {request_put[14]}]
set_max_fanout 16.000 [get_ports {request_put[13]}]
set_max_fanout 16.000 [get_ports {request_put[12]}]
set_max_fanout 16.000 [get_ports {request_put[11]}]
set_max_fanout 16.000 [get_ports {request_put[10]}]
set_max_fanout 16.000 [get_ports {request_put[9]}]
set_max_fanout 16.000 [get_ports {request_put[8]}]
set_max_fanout 16.000 [get_ports {request_put[7]}]
set_max_fanout 16.000 [get_ports {request_put[6]}]
set_max_fanout 16.000 [get_ports {request_put[5]}]
set_max_fanout 16.000 [get_ports {request_put[4]}]
set_max_fanout 16.000 [get_ports {request_put[3]}]
set_max_fanout 16.000 [get_ports {request_put[2]}]
set_max_fanout 16.000 [get_ports {request_put[1]}]
set_max_fanout 16.000 [get_ports {request_put[0]}]
set_max_fanout 16.000 [get_ports EN_request_put]
set_max_fanout 16.000 [get_ports EN_response_get]
set_max_transition 0.1 [current_design]
set_max_dynamic_power 0.0
set_driving_cell -lib_cell INVD2 -library tcbn65lpwc -pin "ZN" [get_ports CLK]
set_driving_cell -lib_cell INVD2 -library tcbn65lpwc -pin "ZN" [get_ports RST_N]
set_driving_cell -lib_cell INVD2 -library tcbn65lpwc -pin "ZN" [get_ports {request_put[63]}]
set_driving_cell -lib_cell INVD2 -library tcbn65lpwc -pin "ZN" [get_ports {request_put[62]}]
set_driving_cell -lib_cell INVD2 -library tcbn65lpwc -pin "ZN" [get_ports {request_put[61]}]
set_driving_cell -lib_cell INVD2 -library tcbn65lpwc -pin "ZN" [get_ports {request_put[60]}]
set_driving_cell -lib_cell INVD2 -library tcbn65lpwc -pin "ZN" [get_ports {request_put[59]}]
set_driving_cell -lib_cell INVD2 -library tcbn65lpwc -pin "ZN" [get_ports {request_put[58]}]
set_driving_cell -lib_cell INVD2 -library tcbn65lpwc -pin "ZN" [get_ports {request_put[57]}]
set_driving_cell -lib_cell INVD2 -library tcbn65lpwc -pin "ZN" [get_ports {request_put[56]}]
set_driving_cell -lib_cell INVD2 -library tcbn65lpwc -pin "ZN" [get_ports {request_put[55]}]
set_driving_cell -lib_cell INVD2 -library tcbn65lpwc -pin "ZN" [get_ports {request_put[54]}]
set_driving_cell -lib_cell INVD2 -library tcbn65lpwc -pin "ZN" [get_ports {request_put[53]}]
set_driving_cell -lib_cell INVD2 -library tcbn65lpwc -pin "ZN" [get_ports {request_put[52]}]
set_driving_cell -lib_cell INVD2 -library tcbn65lpwc -pin "ZN" [get_ports {request_put[51]}]
set_driving_cell -lib_cell INVD2 -library tcbn65lpwc -pin "ZN" [get_ports {request_put[50]}]
set_driving_cell -lib_cell INVD2 -library tcbn65lpwc -pin "ZN" [get_ports {request_put[49]}]
set_driving_cell -lib_cell INVD2 -library tcbn65lpwc -pin "ZN" [get_ports {request_put[48]}]
set_driving_cell -lib_cell INVD2 -library tcbn65lpwc -pin "ZN" [get_ports {request_put[47]}]
set_driving_cell -lib_cell INVD2 -library tcbn65lpwc -pin "ZN" [get_ports {request_put[46]}]
set_driving_cell -lib_cell INVD2 -library tcbn65lpwc -pin "ZN" [get_ports {request_put[45]}]
set_driving_cell -lib_cell INVD2 -library tcbn65lpwc -pin "ZN" [get_ports {request_put[44]}]
set_driving_cell -lib_cell INVD2 -library tcbn65lpwc -pin "ZN" [get_ports {request_put[43]}]
set_driving_cell -lib_cell INVD2 -library tcbn65lpwc -pin "ZN" [get_ports {request_put[42]}]
set_driving_cell -lib_cell INVD2 -library tcbn65lpwc -pin "ZN" [get_ports {request_put[41]}]
set_driving_cell -lib_cell INVD2 -library tcbn65lpwc -pin "ZN" [get_ports {request_put[40]}]
set_driving_cell -lib_cell INVD2 -library tcbn65lpwc -pin "ZN" [get_ports {request_put[39]}]
set_driving_cell -lib_cell INVD2 -library tcbn65lpwc -pin "ZN" [get_ports {request_put[38]}]
set_driving_cell -lib_cell INVD2 -library tcbn65lpwc -pin "ZN" [get_ports {request_put[37]}]
set_driving_cell -lib_cell INVD2 -library tcbn65lpwc -pin "ZN" [get_ports {request_put[36]}]
set_driving_cell -lib_cell INVD2 -library tcbn65lpwc -pin "ZN" [get_ports {request_put[35]}]
set_driving_cell -lib_cell INVD2 -library tcbn65lpwc -pin "ZN" [get_ports {request_put[34]}]
set_driving_cell -lib_cell INVD2 -library tcbn65lpwc -pin "ZN" [get_ports {request_put[33]}]
set_driving_cell -lib_cell INVD2 -library tcbn65lpwc -pin "ZN" [get_ports {request_put[32]}]
set_driving_cell -lib_cell INVD2 -library tcbn65lpwc -pin "ZN" [get_ports {request_put[31]}]
set_driving_cell -lib_cell INVD2 -library tcbn65lpwc -pin "ZN" [get_ports {request_put[30]}]
set_driving_cell -lib_cell INVD2 -library tcbn65lpwc -pin "ZN" [get_ports {request_put[29]}]
set_driving_cell -lib_cell INVD2 -library tcbn65lpwc -pin "ZN" [get_ports {request_put[28]}]
set_driving_cell -lib_cell INVD2 -library tcbn65lpwc -pin "ZN" [get_ports {request_put[27]}]
set_driving_cell -lib_cell INVD2 -library tcbn65lpwc -pin "ZN" [get_ports {request_put[26]}]
set_driving_cell -lib_cell INVD2 -library tcbn65lpwc -pin "ZN" [get_ports {request_put[25]}]
set_driving_cell -lib_cell INVD2 -library tcbn65lpwc -pin "ZN" [get_ports {request_put[24]}]
set_driving_cell -lib_cell INVD2 -library tcbn65lpwc -pin "ZN" [get_ports {request_put[23]}]
set_driving_cell -lib_cell INVD2 -library tcbn65lpwc -pin "ZN" [get_ports {request_put[22]}]
set_driving_cell -lib_cell INVD2 -library tcbn65lpwc -pin "ZN" [get_ports {request_put[21]}]
set_driving_cell -lib_cell INVD2 -library tcbn65lpwc -pin "ZN" [get_ports {request_put[20]}]
set_driving_cell -lib_cell INVD2 -library tcbn65lpwc -pin "ZN" [get_ports {request_put[19]}]
set_driving_cell -lib_cell INVD2 -library tcbn65lpwc -pin "ZN" [get_ports {request_put[18]}]
set_driving_cell -lib_cell INVD2 -library tcbn65lpwc -pin "ZN" [get_ports {request_put[17]}]
set_driving_cell -lib_cell INVD2 -library tcbn65lpwc -pin "ZN" [get_ports {request_put[16]}]
set_driving_cell -lib_cell INVD2 -library tcbn65lpwc -pin "ZN" [get_ports {request_put[15]}]
set_driving_cell -lib_cell INVD2 -library tcbn65lpwc -pin "ZN" [get_ports {request_put[14]}]
set_driving_cell -lib_cell INVD2 -library tcbn65lpwc -pin "ZN" [get_ports {request_put[13]}]
set_driving_cell -lib_cell INVD2 -library tcbn65lpwc -pin "ZN" [get_ports {request_put[12]}]
set_driving_cell -lib_cell INVD2 -library tcbn65lpwc -pin "ZN" [get_ports {request_put[11]}]
set_driving_cell -lib_cell INVD2 -library tcbn65lpwc -pin "ZN" [get_ports {request_put[10]}]
set_driving_cell -lib_cell INVD2 -library tcbn65lpwc -pin "ZN" [get_ports {request_put[9]}]
set_driving_cell -lib_cell INVD2 -library tcbn65lpwc -pin "ZN" [get_ports {request_put[8]}]
set_driving_cell -lib_cell INVD2 -library tcbn65lpwc -pin "ZN" [get_ports {request_put[7]}]
set_driving_cell -lib_cell INVD2 -library tcbn65lpwc -pin "ZN" [get_ports {request_put[6]}]
set_driving_cell -lib_cell INVD2 -library tcbn65lpwc -pin "ZN" [get_ports {request_put[5]}]
set_driving_cell -lib_cell INVD2 -library tcbn65lpwc -pin "ZN" [get_ports {request_put[4]}]
set_driving_cell -lib_cell INVD2 -library tcbn65lpwc -pin "ZN" [get_ports {request_put[3]}]
set_driving_cell -lib_cell INVD2 -library tcbn65lpwc -pin "ZN" [get_ports {request_put[2]}]
set_driving_cell -lib_cell INVD2 -library tcbn65lpwc -pin "ZN" [get_ports {request_put[1]}]
set_driving_cell -lib_cell INVD2 -library tcbn65lpwc -pin "ZN" [get_ports {request_put[0]}]
set_driving_cell -lib_cell INVD2 -library tcbn65lpwc -pin "ZN" [get_ports EN_request_put]
set_driving_cell -lib_cell INVD2 -library tcbn65lpwc -pin "ZN" [get_ports EN_response_get]
set_wire_load_mode "segmented"
set_wire_load_selection_group "WireAreaForZero" -library "tcbn65lpwc"
set_dont_use [get_lib_cells tcbn65lpwc/BHD]
set_dont_use [get_lib_cells tcbn65lpwc/BUFFD20]
set_dont_use [get_lib_cells tcbn65lpwc/BUFFD24]
set_dont_use [get_lib_cells tcbn65lpwc/BUFTD20]
set_dont_use [get_lib_cells tcbn65lpwc/BUFTD24]
set_dont_use [get_lib_cells tcbn65lpwc/CKBD20]
set_dont_use [get_lib_cells tcbn65lpwc/CKBD24]
set_dont_use [get_lib_cells tcbn65lpwc/CKLHQD20]
set_dont_use [get_lib_cells tcbn65lpwc/CKLHQD24]
set_dont_use [get_lib_cells tcbn65lpwc/CKLNQD20]
set_dont_use [get_lib_cells tcbn65lpwc/CKLNQD24]
set_dont_use [get_lib_cells tcbn65lpwc/CKND20]
set_dont_use [get_lib_cells tcbn65lpwc/CKND24]
set_dont_use [get_lib_cells tcbn65lpwc/GAN2D1]
set_dont_use [get_lib_cells tcbn65lpwc/GAN2D2]
set_dont_use [get_lib_cells tcbn65lpwc/GAOI21D1]
set_dont_use [get_lib_cells tcbn65lpwc/GAOI21D2]
set_dont_use [get_lib_cells tcbn65lpwc/GAOI22D1]
set_dont_use [get_lib_cells tcbn65lpwc/GBUFFD1]
set_dont_use [get_lib_cells tcbn65lpwc/GBUFFD2]
set_dont_use [get_lib_cells tcbn65lpwc/GBUFFD3]
set_dont_use [get_lib_cells tcbn65lpwc/GBUFFD4]
set_dont_use [get_lib_cells tcbn65lpwc/GBUFFD8]
set_dont_use [get_lib_cells tcbn65lpwc/GDCAP]
set_dont_use [get_lib_cells tcbn65lpwc/GDCAP10]
set_dont_use [get_lib_cells tcbn65lpwc/GDCAP2]
set_dont_use [get_lib_cells tcbn65lpwc/GDCAP3]
set_dont_use [get_lib_cells tcbn65lpwc/GDCAP4]
set_dont_use [get_lib_cells tcbn65lpwc/GDFCNQD1]
set_dont_use [get_lib_cells tcbn65lpwc/GDFQD1]
set_dont_use [get_lib_cells tcbn65lpwc/GFILL]
set_dont_use [get_lib_cells tcbn65lpwc/GFILL10]
set_dont_use [get_lib_cells tcbn65lpwc/GFILL2]
set_dont_use [get_lib_cells tcbn65lpwc/GFILL3]
set_dont_use [get_lib_cells tcbn65lpwc/GFILL4]
set_dont_use [get_lib_cells tcbn65lpwc/GINVD1]
set_dont_use [get_lib_cells tcbn65lpwc/GINVD2]
set_dont_use [get_lib_cells tcbn65lpwc/GINVD3]
set_dont_use [get_lib_cells tcbn65lpwc/GINVD4]
set_dont_use [get_lib_cells tcbn65lpwc/GINVD8]
set_dont_use [get_lib_cells tcbn65lpwc/GMUX2D1]
set_dont_use [get_lib_cells tcbn65lpwc/GMUX2D2]
set_dont_use [get_lib_cells tcbn65lpwc/GMUX2ND1]
set_dont_use [get_lib_cells tcbn65lpwc/GMUX2ND2]
set_dont_use [get_lib_cells tcbn65lpwc/GND2D1]
set_dont_use [get_lib_cells tcbn65lpwc/GND2D2]
set_dont_use [get_lib_cells tcbn65lpwc/GND2D3]
set_dont_use [get_lib_cells tcbn65lpwc/GND2D4]
set_dont_use [get_lib_cells tcbn65lpwc/GND3D1]
set_dont_use [get_lib_cells tcbn65lpwc/GND3D2]
set_dont_use [get_lib_cells tcbn65lpwc/GNR2D1]
set_dont_use [get_lib_cells tcbn65lpwc/GNR2D2]
set_dont_use [get_lib_cells tcbn65lpwc/GNR3D1]
set_dont_use [get_lib_cells tcbn65lpwc/GNR3D2]
set_dont_use [get_lib_cells tcbn65lpwc/GOAI21D1]
set_dont_use [get_lib_cells tcbn65lpwc/GOAI21D2]
set_dont_use [get_lib_cells tcbn65lpwc/GOR2D1]
set_dont_use [get_lib_cells tcbn65lpwc/GOR2D2]
set_dont_use [get_lib_cells tcbn65lpwc/GSDFCNQD1]
set_dont_use [get_lib_cells tcbn65lpwc/GTIEH]
set_dont_use [get_lib_cells tcbn65lpwc/GTIEL]
set_dont_use [get_lib_cells tcbn65lpwc/GXNR2D1]
set_dont_use [get_lib_cells tcbn65lpwc/GXNR2D2]
set_dont_use [get_lib_cells tcbn65lpwc/GXOR2D1]
set_dont_use [get_lib_cells tcbn65lpwc/GXOR2D2]
set_dont_use [get_lib_cells tcbn65lpwc/INVD20]
set_dont_use [get_lib_cells tcbn65lpwc/INVD24]
set_clock_latency  0.2 [get_clocks clk]
set_clock_uncertainty -setup 0.1 [get_clocks clk]
set_clock_uncertainty -hold 0.1 [get_clocks clk]
