---
outline: 2
---

# ALU <Badge type="info" text="MODULE_ALU.vhd"/>

![ALU Module Logic Gate Diagram](/images/referencia/componentes/module_alu.drawio.svg)

[View source code](https://github.com/pfeinsper/24a-CTI-RISCV/blob/main/src/MODULE_ALU.vhd).

## Generic Map

::: danger TO DO

Work in progress.

:::

## Port Map

::: danger TO DO

Diagrama a n√≠vel de registradores

:::

## RTL Diagram

![ALU Module RTL Diagram](/images/referencia/componentes/module_alu_netlist.svg)

## Test Cases

`test_MODULE_ALU.py`.
[View source code](https://github.com/pfeinsper/24a-CTI-RISCV/blob/main/test/test_MODULE_ALU.py).

::: danger TO DO

Work in progress.

:::
