static struct pci_dn *pnv_ioda_get_pdn(struct pci_dev *dev)\r\n{\r\nstruct device_node *np;\r\nnp = pci_device_to_OF_node(dev);\r\nif (!np)\r\nreturn NULL;\r\nreturn PCI_DN(np);\r\n}\r\nstatic int pnv_ioda_alloc_pe(struct pnv_phb *phb)\r\n{\r\nunsigned long pe;\r\ndo {\r\npe = find_next_zero_bit(phb->ioda.pe_alloc,\r\nphb->ioda.total_pe, 0);\r\nif (pe >= phb->ioda.total_pe)\r\nreturn IODA_INVALID_PE;\r\n} while(test_and_set_bit(pe, phb->ioda.pe_alloc));\r\nphb->ioda.pe_array[pe].pe_number = pe;\r\nreturn pe;\r\n}\r\nstatic void pnv_ioda_free_pe(struct pnv_phb *phb, int pe)\r\n{\r\nWARN_ON(phb->ioda.pe_array[pe].pdev);\r\nmemset(&phb->ioda.pe_array[pe], 0, sizeof(struct pnv_ioda_pe));\r\nclear_bit(pe, phb->ioda.pe_alloc);\r\n}\r\nstatic struct pnv_ioda_pe *pnv_ioda_get_pe(struct pci_dev *dev)\r\n{\r\nstruct pci_controller *hose = pci_bus_to_host(dev->bus);\r\nstruct pnv_phb *phb = hose->private_data;\r\nstruct pci_dn *pdn = pnv_ioda_get_pdn(dev);\r\nif (!pdn)\r\nreturn NULL;\r\nif (pdn->pe_number == IODA_INVALID_PE)\r\nreturn NULL;\r\nreturn &phb->ioda.pe_array[pdn->pe_number];\r\n}\r\nstatic int pnv_ioda_configure_pe(struct pnv_phb *phb, struct pnv_ioda_pe *pe)\r\n{\r\nstruct pci_dev *parent;\r\nuint8_t bcomp, dcomp, fcomp;\r\nlong rc, rid_end, rid;\r\nif (pe->pbus) {\r\nint count;\r\ndcomp = OPAL_IGNORE_RID_DEVICE_NUMBER;\r\nfcomp = OPAL_IGNORE_RID_FUNCTION_NUMBER;\r\nparent = pe->pbus->self;\r\nif (pe->flags & PNV_IODA_PE_BUS_ALL)\r\ncount = pe->pbus->busn_res.end - pe->pbus->busn_res.start + 1;\r\nelse\r\ncount = 1;\r\nswitch(count) {\r\ncase 1: bcomp = OpalPciBusAll; break;\r\ncase 2: bcomp = OpalPciBus7Bits; break;\r\ncase 4: bcomp = OpalPciBus6Bits; break;\r\ncase 8: bcomp = OpalPciBus5Bits; break;\r\ncase 16: bcomp = OpalPciBus4Bits; break;\r\ncase 32: bcomp = OpalPciBus3Bits; break;\r\ndefault:\r\npr_err("%s: Number of subordinate busses %d"\r\n" unsupported\n",\r\npci_name(pe->pbus->self), count);\r\nbcomp = OpalPciBusAll;\r\n}\r\nrid_end = pe->rid + (count << 8);\r\n} else {\r\nparent = pe->pdev->bus->self;\r\nbcomp = OpalPciBusAll;\r\ndcomp = OPAL_COMPARE_RID_DEVICE_NUMBER;\r\nfcomp = OPAL_COMPARE_RID_FUNCTION_NUMBER;\r\nrid_end = pe->rid + 1;\r\n}\r\nrc = opal_pci_set_pe(phb->opal_id, pe->pe_number, pe->rid,\r\nbcomp, dcomp, fcomp, OPAL_MAP_PE);\r\nif (rc) {\r\npe_err(pe, "OPAL error %ld trying to setup PELT table\n", rc);\r\nreturn -ENXIO;\r\n}\r\nopal_pci_eeh_freeze_clear(phb->opal_id, pe->pe_number,\r\nOPAL_EEH_ACTION_CLEAR_FREEZE_ALL);\r\nwhile (parent) {\r\nstruct pci_dn *pdn = pnv_ioda_get_pdn(parent);\r\nif (pdn && pdn->pe_number != IODA_INVALID_PE) {\r\nrc = opal_pci_set_peltv(phb->opal_id, pdn->pe_number,\r\npe->pe_number, OPAL_ADD_PE_TO_DOMAIN);\r\n}\r\nparent = parent->bus->self;\r\n}\r\nfor (rid = pe->rid; rid < rid_end; rid++)\r\nphb->ioda.pe_rmap[rid] = pe->pe_number;\r\nif (phb->type == PNV_PHB_IODA1) {\r\npe->mve_number = pe->pe_number;\r\nrc = opal_pci_set_mve(phb->opal_id, pe->mve_number,\r\npe->pe_number);\r\nif (rc) {\r\npe_err(pe, "OPAL error %ld setting up MVE %d\n",\r\nrc, pe->mve_number);\r\npe->mve_number = -1;\r\n} else {\r\nrc = opal_pci_set_mve_enable(phb->opal_id,\r\npe->mve_number, OPAL_ENABLE_MVE);\r\nif (rc) {\r\npe_err(pe, "OPAL error %ld enabling MVE %d\n",\r\nrc, pe->mve_number);\r\npe->mve_number = -1;\r\n}\r\n}\r\n} else if (phb->type == PNV_PHB_IODA2)\r\npe->mve_number = 0;\r\nreturn 0;\r\n}\r\nstatic void pnv_ioda_link_pe_by_weight(struct pnv_phb *phb,\r\nstruct pnv_ioda_pe *pe)\r\n{\r\nstruct pnv_ioda_pe *lpe;\r\nlist_for_each_entry(lpe, &phb->ioda.pe_dma_list, dma_link) {\r\nif (lpe->dma_weight < pe->dma_weight) {\r\nlist_add_tail(&pe->dma_link, &lpe->dma_link);\r\nreturn;\r\n}\r\n}\r\nlist_add_tail(&pe->dma_link, &phb->ioda.pe_dma_list);\r\n}\r\nstatic unsigned int pnv_ioda_dma_weight(struct pci_dev *dev)\r\n{\r\nif (dev->hdr_type != PCI_HEADER_TYPE_NORMAL)\r\nreturn 0;\r\nif (dev->class == PCI_CLASS_SERIAL_USB_UHCI ||\r\ndev->class == PCI_CLASS_SERIAL_USB_OHCI ||\r\ndev->class == PCI_CLASS_SERIAL_USB_EHCI)\r\nreturn 3;\r\nif ((dev->class >> 8) == PCI_CLASS_STORAGE_RAID)\r\nreturn 15;\r\nreturn 10;\r\n}\r\nstatic void pnv_ioda_setup_same_PE(struct pci_bus *bus, struct pnv_ioda_pe *pe)\r\n{\r\nstruct pci_dev *dev;\r\nlist_for_each_entry(dev, &bus->devices, bus_list) {\r\nstruct pci_dn *pdn = pnv_ioda_get_pdn(dev);\r\nif (pdn == NULL) {\r\npr_warn("%s: No device node associated with device !\n",\r\npci_name(dev));\r\ncontinue;\r\n}\r\npci_dev_get(dev);\r\npdn->pcidev = dev;\r\npdn->pe_number = pe->pe_number;\r\npe->dma_weight += pnv_ioda_dma_weight(dev);\r\nif ((pe->flags & PNV_IODA_PE_BUS_ALL) && dev->subordinate)\r\npnv_ioda_setup_same_PE(dev->subordinate, pe);\r\n}\r\n}\r\nstatic void pnv_ioda_setup_bus_PE(struct pci_bus *bus, int all)\r\n{\r\nstruct pci_controller *hose = pci_bus_to_host(bus);\r\nstruct pnv_phb *phb = hose->private_data;\r\nstruct pnv_ioda_pe *pe;\r\nint pe_num;\r\npe_num = pnv_ioda_alloc_pe(phb);\r\nif (pe_num == IODA_INVALID_PE) {\r\npr_warning("%s: Not enough PE# available for PCI bus %04x:%02x\n",\r\n__func__, pci_domain_nr(bus), bus->number);\r\nreturn;\r\n}\r\npe = &phb->ioda.pe_array[pe_num];\r\npe->flags = (all ? PNV_IODA_PE_BUS_ALL : PNV_IODA_PE_BUS);\r\npe->pbus = bus;\r\npe->pdev = NULL;\r\npe->tce32_seg = -1;\r\npe->mve_number = -1;\r\npe->rid = bus->busn_res.start << 8;\r\npe->dma_weight = 0;\r\nif (all)\r\npe_info(pe, "Secondary bus %d..%d associated with PE#%d\n",\r\nbus->busn_res.start, bus->busn_res.end, pe_num);\r\nelse\r\npe_info(pe, "Secondary bus %d associated with PE#%d\n",\r\nbus->busn_res.start, pe_num);\r\nif (pnv_ioda_configure_pe(phb, pe)) {\r\nif (pe_num)\r\npnv_ioda_free_pe(phb, pe_num);\r\npe->pbus = NULL;\r\nreturn;\r\n}\r\npnv_ioda_setup_same_PE(bus, pe);\r\nlist_add_tail(&pe->list, &phb->ioda.pe_list);\r\nif (pe->dma_weight != 0) {\r\nphb->ioda.dma_weight += pe->dma_weight;\r\nphb->ioda.dma_pe_count++;\r\n}\r\npnv_ioda_link_pe_by_weight(phb, pe);\r\n}\r\nstatic void pnv_ioda_setup_PEs(struct pci_bus *bus)\r\n{\r\nstruct pci_dev *dev;\r\npnv_ioda_setup_bus_PE(bus, 0);\r\nlist_for_each_entry(dev, &bus->devices, bus_list) {\r\nif (dev->subordinate) {\r\nif (pci_pcie_type(dev) == PCI_EXP_TYPE_PCI_BRIDGE)\r\npnv_ioda_setup_bus_PE(dev->subordinate, 1);\r\nelse\r\npnv_ioda_setup_PEs(dev->subordinate);\r\n}\r\n}\r\n}\r\nstatic void pnv_pci_ioda_setup_PEs(void)\r\n{\r\nstruct pci_controller *hose, *tmp;\r\nlist_for_each_entry_safe(hose, tmp, &hose_list, list_node) {\r\npnv_ioda_setup_PEs(hose->bus);\r\n}\r\n}\r\nstatic void pnv_pci_ioda_dma_dev_setup(struct pnv_phb *phb, struct pci_dev *dev)\r\n{\r\n}\r\nstatic void pnv_ioda_setup_bus_dma(struct pnv_ioda_pe *pe, struct pci_bus *bus)\r\n{\r\nstruct pci_dev *dev;\r\nlist_for_each_entry(dev, &bus->devices, bus_list) {\r\nset_iommu_table_base(&dev->dev, &pe->tce32_table);\r\nif (dev->subordinate)\r\npnv_ioda_setup_bus_dma(pe, dev->subordinate);\r\n}\r\n}\r\nstatic void pnv_pci_ioda_setup_dma_pe(struct pnv_phb *phb,\r\nstruct pnv_ioda_pe *pe, unsigned int base,\r\nunsigned int segs)\r\n{\r\nstruct page *tce_mem = NULL;\r\nconst __be64 *swinvp;\r\nstruct iommu_table *tbl;\r\nunsigned int i;\r\nint64_t rc;\r\nvoid *addr;\r\n#define TCE32_TABLE_SIZE ((0x10000000 / 0x1000) * 8)\r\nif (WARN_ON(pe->tce32_seg >= 0))\r\nreturn;\r\npe->tce32_seg = base;\r\npe_info(pe, " Setting up 32-bit TCE table at %08x..%08x\n",\r\n(base << 28), ((base + segs) << 28) - 1);\r\ntce_mem = alloc_pages_node(phb->hose->node, GFP_KERNEL,\r\nget_order(TCE32_TABLE_SIZE * segs));\r\nif (!tce_mem) {\r\npe_err(pe, " Failed to allocate a 32-bit TCE memory\n");\r\ngoto fail;\r\n}\r\naddr = page_address(tce_mem);\r\nmemset(addr, 0, TCE32_TABLE_SIZE * segs);\r\nfor (i = 0; i < segs; i++) {\r\nrc = opal_pci_map_pe_dma_window(phb->opal_id,\r\npe->pe_number,\r\nbase + i, 1,\r\n__pa(addr) + TCE32_TABLE_SIZE * i,\r\nTCE32_TABLE_SIZE, 0x1000);\r\nif (rc) {\r\npe_err(pe, " Failed to configure 32-bit TCE table,"\r\n" err %ld\n", rc);\r\ngoto fail;\r\n}\r\n}\r\ntbl = &pe->tce32_table;\r\npnv_pci_setup_iommu_table(tbl, addr, TCE32_TABLE_SIZE * segs,\r\nbase << 28);\r\nswinvp = of_get_property(phb->hose->dn, "ibm,opal-tce-kill", NULL);\r\nif (swinvp) {\r\ntbl->it_busno = 0;\r\ntbl->it_index = (unsigned long)ioremap(be64_to_cpup(swinvp), 8);\r\ntbl->it_type = TCE_PCI_SWINV_CREATE | TCE_PCI_SWINV_FREE\r\n| TCE_PCI_SWINV_PAIR;\r\n}\r\niommu_init_table(tbl, phb->hose->node);\r\nif (pe->pdev)\r\nset_iommu_table_base(&pe->pdev->dev, tbl);\r\nelse\r\npnv_ioda_setup_bus_dma(pe, pe->pbus);\r\nreturn;\r\nfail:\r\nif (pe->tce32_seg >= 0)\r\npe->tce32_seg = -1;\r\nif (tce_mem)\r\n__free_pages(tce_mem, get_order(TCE32_TABLE_SIZE * segs));\r\n}\r\nstatic void pnv_ioda_setup_dma(struct pnv_phb *phb)\r\n{\r\nstruct pci_controller *hose = phb->hose;\r\nunsigned int residual, remaining, segs, tw, base;\r\nstruct pnv_ioda_pe *pe;\r\nif (phb->ioda.dma_pe_count > phb->ioda.tce32_count)\r\nresidual = 0;\r\nelse\r\nresidual = phb->ioda.tce32_count -\r\nphb->ioda.dma_pe_count;\r\npr_info("PCI: Domain %04x has %ld available 32-bit DMA segments\n",\r\nhose->global_number, phb->ioda.tce32_count);\r\npr_info("PCI: %d PE# for a total weight of %d\n",\r\nphb->ioda.dma_pe_count, phb->ioda.dma_weight);\r\nremaining = phb->ioda.tce32_count;\r\ntw = phb->ioda.dma_weight;\r\nbase = 0;\r\nlist_for_each_entry(pe, &phb->ioda.pe_dma_list, dma_link) {\r\nif (!pe->dma_weight)\r\ncontinue;\r\nif (!remaining) {\r\npe_warn(pe, "No DMA32 resources available\n");\r\ncontinue;\r\n}\r\nsegs = 1;\r\nif (residual) {\r\nsegs += ((pe->dma_weight * residual) + (tw / 2)) / tw;\r\nif (segs > remaining)\r\nsegs = remaining;\r\n}\r\npe_info(pe, "DMA weight %d, assigned %d DMA32 segments\n",\r\npe->dma_weight, segs);\r\npnv_pci_ioda_setup_dma_pe(phb, pe, base, segs);\r\nremaining -= segs;\r\nbase += segs;\r\n}\r\n}\r\nstatic int pnv_pci_ioda_msi_setup(struct pnv_phb *phb, struct pci_dev *dev,\r\nunsigned int hwirq, unsigned int is_64,\r\nstruct msi_msg *msg)\r\n{\r\nstruct pnv_ioda_pe *pe = pnv_ioda_get_pe(dev);\r\nunsigned int xive_num = hwirq - phb->msi_base;\r\nuint64_t addr64;\r\nuint32_t addr32, data;\r\nint rc;\r\nif (pe == NULL)\r\nreturn -ENXIO;\r\nif (pe->mve_number < 0)\r\nreturn -ENXIO;\r\nrc = opal_pci_set_xive_pe(phb->opal_id, pe->pe_number, xive_num);\r\nif (rc) {\r\npr_warn("%s: OPAL error %d setting XIVE %d PE\n",\r\npci_name(dev), rc, xive_num);\r\nreturn -EIO;\r\n}\r\nif (is_64) {\r\nrc = opal_get_msi_64(phb->opal_id, pe->mve_number, xive_num, 1,\r\n&addr64, &data);\r\nif (rc) {\r\npr_warn("%s: OPAL error %d getting 64-bit MSI data\n",\r\npci_name(dev), rc);\r\nreturn -EIO;\r\n}\r\nmsg->address_hi = addr64 >> 32;\r\nmsg->address_lo = addr64 & 0xfffffffful;\r\n} else {\r\nrc = opal_get_msi_32(phb->opal_id, pe->mve_number, xive_num, 1,\r\n&addr32, &data);\r\nif (rc) {\r\npr_warn("%s: OPAL error %d getting 32-bit MSI data\n",\r\npci_name(dev), rc);\r\nreturn -EIO;\r\n}\r\nmsg->address_hi = 0;\r\nmsg->address_lo = addr32;\r\n}\r\nmsg->data = data;\r\npr_devel("%s: %s-bit MSI on hwirq %x (xive #%d),"\r\n" address=%x_%08x data=%x PE# %d\n",\r\npci_name(dev), is_64 ? "64" : "32", hwirq, xive_num,\r\nmsg->address_hi, msg->address_lo, data, pe->pe_number);\r\nreturn 0;\r\n}\r\nstatic void pnv_pci_init_ioda_msis(struct pnv_phb *phb)\r\n{\r\nunsigned int bmap_size;\r\nconst __be32 *prop = of_get_property(phb->hose->dn,\r\n"ibm,opal-msi-ranges", NULL);\r\nif (!prop) {\r\nprop = of_get_property(phb->hose->dn, "msi-ranges", NULL);\r\n}\r\nif (!prop)\r\nreturn;\r\nphb->msi_base = be32_to_cpup(prop);\r\nphb->msi_count = be32_to_cpup(prop + 1);\r\nbmap_size = BITS_TO_LONGS(phb->msi_count) * sizeof(unsigned long);\r\nphb->msi_map = zalloc_maybe_bootmem(bmap_size, GFP_KERNEL);\r\nif (!phb->msi_map) {\r\npr_err("PCI %d: Failed to allocate MSI bitmap !\n",\r\nphb->hose->global_number);\r\nreturn;\r\n}\r\nphb->msi_setup = pnv_pci_ioda_msi_setup;\r\nphb->msi32_support = 1;\r\npr_info(" Allocated bitmap for %d MSIs (base IRQ 0x%x)\n",\r\nphb->msi_count, phb->msi_base);\r\n}\r\nstatic void pnv_pci_init_ioda_msis(struct pnv_phb *phb) { }\r\nstatic void pnv_ioda_setup_pe_seg(struct pci_controller *hose,\r\nstruct pnv_ioda_pe *pe)\r\n{\r\nstruct pnv_phb *phb = hose->private_data;\r\nstruct pci_bus_region region;\r\nstruct resource *res;\r\nint i, index;\r\nint rc;\r\nBUG_ON(!(pe->flags & (PNV_IODA_PE_BUS | PNV_IODA_PE_BUS_ALL)));\r\npci_bus_for_each_resource(pe->pbus, res, i) {\r\nif (!res || !res->flags ||\r\nres->start > res->end)\r\ncontinue;\r\nif (res->flags & IORESOURCE_IO) {\r\nregion.start = res->start - phb->ioda.io_pci_base;\r\nregion.end = res->end - phb->ioda.io_pci_base;\r\nindex = region.start / phb->ioda.io_segsize;\r\nwhile (index < phb->ioda.total_pe &&\r\nregion.start <= region.end) {\r\nphb->ioda.io_segmap[index] = pe->pe_number;\r\nrc = opal_pci_map_pe_mmio_window(phb->opal_id,\r\npe->pe_number, OPAL_IO_WINDOW_TYPE, 0, index);\r\nif (rc != OPAL_SUCCESS) {\r\npr_err("%s: OPAL error %d when mapping IO "\r\n"segment #%d to PE#%d\n",\r\n__func__, rc, index, pe->pe_number);\r\nbreak;\r\n}\r\nregion.start += phb->ioda.io_segsize;\r\nindex++;\r\n}\r\n} else if (res->flags & IORESOURCE_MEM) {\r\nregion.start = res->start -\r\nhose->pci_mem_offset -\r\nphb->ioda.m32_pci_base;\r\nregion.end = res->end -\r\nhose->pci_mem_offset -\r\nphb->ioda.m32_pci_base;\r\nindex = region.start / phb->ioda.m32_segsize;\r\nwhile (index < phb->ioda.total_pe &&\r\nregion.start <= region.end) {\r\nphb->ioda.m32_segmap[index] = pe->pe_number;\r\nrc = opal_pci_map_pe_mmio_window(phb->opal_id,\r\npe->pe_number, OPAL_M32_WINDOW_TYPE, 0, index);\r\nif (rc != OPAL_SUCCESS) {\r\npr_err("%s: OPAL error %d when mapping M32 "\r\n"segment#%d to PE#%d",\r\n__func__, rc, index, pe->pe_number);\r\nbreak;\r\n}\r\nregion.start += phb->ioda.m32_segsize;\r\nindex++;\r\n}\r\n}\r\n}\r\n}\r\nstatic void pnv_pci_ioda_setup_seg(void)\r\n{\r\nstruct pci_controller *tmp, *hose;\r\nstruct pnv_phb *phb;\r\nstruct pnv_ioda_pe *pe;\r\nlist_for_each_entry_safe(hose, tmp, &hose_list, list_node) {\r\nphb = hose->private_data;\r\nlist_for_each_entry(pe, &phb->ioda.pe_list, list) {\r\npnv_ioda_setup_pe_seg(hose, pe);\r\n}\r\n}\r\n}\r\nstatic void pnv_pci_ioda_setup_DMA(void)\r\n{\r\nstruct pci_controller *hose, *tmp;\r\nstruct pnv_phb *phb;\r\nlist_for_each_entry_safe(hose, tmp, &hose_list, list_node) {\r\npnv_ioda_setup_dma(hose->private_data);\r\nphb = hose->private_data;\r\nphb->initialized = 1;\r\n}\r\n}\r\nstatic void pnv_pci_ioda_fixup(void)\r\n{\r\npnv_pci_ioda_setup_PEs();\r\npnv_pci_ioda_setup_seg();\r\npnv_pci_ioda_setup_DMA();\r\n}\r\nstatic resource_size_t pnv_pci_window_alignment(struct pci_bus *bus,\r\nunsigned long type)\r\n{\r\nstruct pci_dev *bridge;\r\nstruct pci_controller *hose = pci_bus_to_host(bus);\r\nstruct pnv_phb *phb = hose->private_data;\r\nint num_pci_bridges = 0;\r\nbridge = bus->self;\r\nwhile (bridge) {\r\nif (pci_pcie_type(bridge) == PCI_EXP_TYPE_PCI_BRIDGE) {\r\nnum_pci_bridges++;\r\nif (num_pci_bridges >= 2)\r\nreturn 1;\r\n}\r\nbridge = bridge->bus->self;\r\n}\r\nif (type & IORESOURCE_MEM)\r\nreturn phb->ioda.m32_segsize;\r\nreturn phb->ioda.io_segsize;\r\n}\r\nstatic int pnv_pci_enable_device_hook(struct pci_dev *dev)\r\n{\r\nstruct pci_controller *hose = pci_bus_to_host(dev->bus);\r\nstruct pnv_phb *phb = hose->private_data;\r\nstruct pci_dn *pdn;\r\nif (!phb->initialized)\r\nreturn 0;\r\npdn = pnv_ioda_get_pdn(dev);\r\nif (!pdn || pdn->pe_number == IODA_INVALID_PE)\r\nreturn -EINVAL;\r\nreturn 0;\r\n}\r\nstatic u32 pnv_ioda_bdfn_to_pe(struct pnv_phb *phb, struct pci_bus *bus,\r\nu32 devfn)\r\n{\r\nreturn phb->ioda.pe_rmap[(bus->number << 8) | devfn];\r\n}\r\nvoid __init pnv_pci_init_ioda1_phb(struct device_node *np)\r\n{\r\nstruct pci_controller *hose;\r\nstatic int primary = 1;\r\nstruct pnv_phb *phb;\r\nunsigned long size, m32map_off, iomap_off, pemap_off;\r\nconst u64 *prop64;\r\nu64 phb_id;\r\nvoid *aux;\r\nlong rc;\r\npr_info(" Initializing IODA OPAL PHB %s\n", np->full_name);\r\nprop64 = of_get_property(np, "ibm,opal-phbid", NULL);\r\nif (!prop64) {\r\npr_err(" Missing \"ibm,opal-phbid\" property !\n");\r\nreturn;\r\n}\r\nphb_id = be64_to_cpup(prop64);\r\npr_debug(" PHB-ID : 0x%016llx\n", phb_id);\r\nphb = alloc_bootmem(sizeof(struct pnv_phb));\r\nif (phb) {\r\nmemset(phb, 0, sizeof(struct pnv_phb));\r\nphb->hose = hose = pcibios_alloc_controller(np);\r\n}\r\nif (!phb || !phb->hose) {\r\npr_err("PCI: Failed to allocate PCI controller for %s\n",\r\nnp->full_name);\r\nreturn;\r\n}\r\nspin_lock_init(&phb->lock);\r\nhose->first_busno = 0;\r\nhose->last_busno = 0xff;\r\nhose->private_data = phb;\r\nphb->opal_id = phb_id;\r\nphb->type = PNV_PHB_IODA1;\r\nif (of_device_is_compatible(np, "ibm,p7ioc-pciex"))\r\nphb->model = PNV_PHB_MODEL_P7IOC;\r\nelse\r\nphb->model = PNV_PHB_MODEL_UNKNOWN;\r\npci_process_bridge_OF_ranges(phb->hose, np, primary);\r\nprimary = 0;\r\nphb->regs = of_iomap(np, 0);\r\nif (phb->regs == NULL)\r\npr_err(" Failed to map registers !\n");\r\nphb->ioda.total_pe = 128;\r\nphb->ioda.m32_size = resource_size(&hose->mem_resources[0]);\r\nphb->ioda.m32_size += 0x10000;\r\nphb->ioda.m32_segsize = phb->ioda.m32_size / phb->ioda.total_pe;\r\nphb->ioda.m32_pci_base = hose->mem_resources[0].start -\r\nhose->pci_mem_offset;\r\nphb->ioda.io_size = hose->pci_io_size;\r\nphb->ioda.io_segsize = phb->ioda.io_size / phb->ioda.total_pe;\r\nphb->ioda.io_pci_base = 0;\r\nsize = _ALIGN_UP(phb->ioda.total_pe / 8, sizeof(unsigned long));\r\nm32map_off = size;\r\nsize += phb->ioda.total_pe * sizeof(phb->ioda.m32_segmap[0]);\r\niomap_off = size;\r\nsize += phb->ioda.total_pe * sizeof(phb->ioda.io_segmap[0]);\r\npemap_off = size;\r\nsize += phb->ioda.total_pe * sizeof(struct pnv_ioda_pe);\r\naux = alloc_bootmem(size);\r\nmemset(aux, 0, size);\r\nphb->ioda.pe_alloc = aux;\r\nphb->ioda.m32_segmap = aux + m32map_off;\r\nphb->ioda.io_segmap = aux + iomap_off;\r\nphb->ioda.pe_array = aux + pemap_off;\r\nset_bit(0, phb->ioda.pe_alloc);\r\nINIT_LIST_HEAD(&phb->ioda.pe_dma_list);\r\nINIT_LIST_HEAD(&phb->ioda.pe_list);\r\nphb->ioda.tce32_count = phb->ioda.m32_pci_base >> 28;\r\nhose->mem_resources[1].flags = 0;\r\nhose->mem_resources[1].start = 0;\r\nhose->mem_resources[1].end = 0;\r\nhose->mem_resources[2].flags = 0;\r\nhose->mem_resources[2].start = 0;\r\nhose->mem_resources[2].end = 0;\r\n#if 0\r\nrc = opal_pci_set_phb_mem_window(opal->phb_id,\r\nwindow_type,\r\nwindow_num,\r\nstarting_real_address,\r\nstarting_pci_address,\r\nsegment_size);\r\n#endif\r\npr_info(" %d PE's M32: 0x%x [segment=0x%x] IO: 0x%x [segment=0x%x]\n",\r\nphb->ioda.total_pe,\r\nphb->ioda.m32_size, phb->ioda.m32_segsize,\r\nphb->ioda.io_size, phb->ioda.io_segsize);\r\nif (phb->regs) {\r\npr_devel(" BUID = 0x%016llx\n", in_be64(phb->regs + 0x100));\r\npr_devel(" PHB2_CR = 0x%016llx\n", in_be64(phb->regs + 0x160));\r\npr_devel(" IO_BAR = 0x%016llx\n", in_be64(phb->regs + 0x170));\r\npr_devel(" IO_BAMR = 0x%016llx\n", in_be64(phb->regs + 0x178));\r\npr_devel(" IO_SAR = 0x%016llx\n", in_be64(phb->regs + 0x180));\r\npr_devel(" M32_BAR = 0x%016llx\n", in_be64(phb->regs + 0x190));\r\npr_devel(" M32_BAMR = 0x%016llx\n", in_be64(phb->regs + 0x198));\r\npr_devel(" M32_SAR = 0x%016llx\n", in_be64(phb->regs + 0x1a0));\r\n}\r\nphb->hose->ops = &pnv_pci_ops;\r\nphb->bdfn_to_pe = pnv_ioda_bdfn_to_pe;\r\nphb->dma_dev_setup = pnv_pci_ioda_dma_dev_setup;\r\npnv_pci_init_ioda_msis(phb);\r\nppc_md.pcibios_fixup = pnv_pci_ioda_fixup;\r\nppc_md.pcibios_enable_device_hook = pnv_pci_enable_device_hook;\r\nppc_md.pcibios_window_alignment = pnv_pci_window_alignment;\r\npci_add_flags(PCI_REASSIGN_ALL_RSRC);\r\nrc = opal_pci_reset(phb_id, OPAL_PCI_IODA_TABLE_RESET, OPAL_ASSERT_RESET);\r\nif (rc)\r\npr_warning(" OPAL Error %ld performing IODA table reset !\n", rc);\r\nopal_pci_set_pe(phb_id, 0, 0, 7, 1, 1 , OPAL_MAP_PE);\r\n}\r\nvoid __init pnv_pci_init_ioda_hub(struct device_node *np)\r\n{\r\nstruct device_node *phbn;\r\nconst u64 *prop64;\r\nu64 hub_id;\r\npr_info("Probing IODA IO-Hub %s\n", np->full_name);\r\nprop64 = of_get_property(np, "ibm,opal-hubid", NULL);\r\nif (!prop64) {\r\npr_err(" Missing \"ibm,opal-hubid\" property !\n");\r\nreturn;\r\n}\r\nhub_id = be64_to_cpup(prop64);\r\npr_devel(" HUB-ID : 0x%016llx\n", hub_id);\r\nfor_each_child_of_node(np, phbn) {\r\nif (of_device_is_compatible(phbn, "ibm,ioda-phb"))\r\npnv_pci_init_ioda1_phb(phbn);\r\n}\r\n}
