Info: Generated by version: 22.4 build 94
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/qsys_top/clk_125.ip --block-symbol-file --output-directory=/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/qsys_top/clk_125 --family=Agilex --part=AGFB014R24B2E2V
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/qsys_top/clk_125.ip --synthesis=VERILOG --output-directory=/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/qsys_top/clk_125 --family=Agilex --part=AGFB014R24B2E2V
Info: clk_125: "Transforming system: clk_125"
Info: clk_125: "Naming system components in system: clk_125"
Info: clk_125: "Processing generation queue"
Info: clk_125: "Generating: clk_125"
Info: clk_125: Done "clk_125" with 1 modules, 1 files
Info: Finished: Create HDL design files for synthesis
