Command: vcs ahb2wb.v ahb2wb_tb.v -l run.log
                         Chronologic VCS (TM)
         Version Q-2020.03-SP2-2 -- Tue Nov 16 15:09:14 2021
               Copyright (c) 1991-2020 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file 'ahb2wb.v'
Parsing design file 'ahb2wb_tb.v'
Top Level Modules:
       ahb2wb_tb
TimeScale is 1 ns / 1 ns
Starting vcs inline pass...

2 modules and 0 UDP read.
	However, due to incremental compilation, no re-compilation is necessary.
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -z notext -m elf_i386  -Bsymbolic   -o .//../simv.daidir//_cuarc0.so \
objs/amcQw_d.o 
rm -f _cuarc0.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -m32 -m32 -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir \
-Wl,-rpath=/ad/eng/opt/synopsys/vcs/Q-2020.03-SP2/linux/lib -L/ad/eng/opt/synopsys/vcs/Q-2020.03-SP2/linux/lib \
-Wl,-rpath-link=./     _29495_archive_1.so _prev_archive_1.so _cuarc0.so  SIM_l.o \
rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o        \
-lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /ad/eng/opt/synopsys/vcs/Q-2020.03-SP2/linux/lib/vcs_tls.o \
-Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive          /ad/eng/opt/synopsys/vcs/Q-2020.03-SP2/linux/lib/vcs_save_restore_new.o \
/ad/eng/opt/synopsys/vcs/Q-2020.03-SP2/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread \
-ldl 
../simv up to date
CPU time: .191 seconds to compile + .284 seconds to elab + .164 seconds to link
