{
  "id": "ot_stateDiagram_00009",
  "source": "other",
  "source_url": "https://github.com/sean-galloway/RTLDesignSherpa/blob/47f8a16641658f570a69c3af3c9724b29ea39187/projects/components/stream/docs/stream_has/assets/mermaid/05_channel_fsm.mmd",
  "source_type": "github_search_special",
  "github_repo": "sean-galloway/RTLDesignSherpa",
  "diagram_type": "stateDiagram",
  "code": "%%{init: {'theme': 'base', 'themeVariables': { 'primaryColor': '#e8f4e8', 'primaryTextColor': '#000', 'primaryBorderColor': '#228B22', 'lineColor': '#404040', 'secondaryColor': '#f5f5f5', 'tertiaryColor': '#fff'}}}%%\nstateDiagram-v2\n    [*] --> IDLE\n    IDLE --> FETCH: Kick-off\n    FETCH --> PARSE: Complete\n    PARSE --> ARB_READ: Valid\n    PARSE --> ERROR: Invalid\n    ARB_READ --> READ: Grant\n    READ --> ARB_WRITE: Complete\n    ARB_WRITE --> WRITE: Grant\n    WRITE --> CHAIN: Complete\n    CHAIN --> FETCH: Next\n    CHAIN --> COMPLETE: Last\n    COMPLETE --> IDLE: IRQ sent\n    ERROR --> IDLE: SW clear\n",
  "content_size": 607,
  "collected_at": "2026-02-06T10:36:43.251921",
  "compilation_status": "success",
  "license": "mit",
  "license_name": "MIT License",
  "license_url": "https://api.github.com/licenses/mit",
  "repo_stars": 8,
  "repo_forks": 1,
  "repo_owner": "sean-galloway",
  "repo_name": "RTLDesignSherpa",
  "repo_description": "This site is hopefully a springboard for others to learn about coding in System Verilog and experimenting with FPGAs.",
  "repo_language": "C++",
  "repo_topics": [
    "amba-apb",
    "amba-axi",
    "cocotb",
    "crossbar",
    "dma"
  ],
  "repo_created_at": "2023-06-15T21:56:48Z",
  "repo_updated_at": "2026-02-06T00:19:01Z",
  "dialogue": [
    {
      "turn_id": 1,
      "speaker": "Speaker_B",
      "utterance": "我们来设计一下这个流程，首先需要一个开始节点。",
      "speech_act": "sequential",
      "diagram_elements_added": [],
      "timestamp_offset": 15
    },
    {
      "turn_id": 2,
      "speaker": "Speaker_A",
      "utterance": "我们需要确保这个逻辑是正确的。",
      "speech_act": "inform",
      "diagram_elements_added": [],
      "timestamp_offset": 30
    },
    {
      "turn_id": 3,
      "speaker": "Speaker_B",
      "utterance": "明白了，Generic Diagram就这样设计。",
      "speech_act": "confirm",
      "diagram_elements_added": [],
      "timestamp_offset": 45
    },
    {
      "turn_id": 4,
      "speaker": "Speaker_A",
      "utterance": "最后，流程到达Generic Diagram结束。",
      "speech_act": "sequential",
      "diagram_elements_added": [
        "root"
      ],
      "timestamp_offset": 60
    }
  ],
  "dialogue_stats": {
    "total_turns": 4,
    "speaker_distribution": {
      "Speaker_B": 2,
      "Speaker_A": 2
    },
    "speech_act_distribution": {
      "sequential": 2,
      "inform": 1,
      "confirm": 1
    },
    "avg_turn_length": 22.0,
    "dialogue_duration": 60
  }
}