// Seed: 2497466926
module module_0;
  wire id_1;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output tri1  id_0,
    output tri   id_1,
    input  wor   id_2,
    output tri1  id_3,
    input  uwire id_4,
    output tri   id_5
);
  id_7(
      .id_0(""), .id_1(id_3), .id_2(id_0)
  );
  module_0 modCall_1 ();
endmodule
module module_2 (
    output logic id_0,
    input uwire id_1,
    input wand id_2,
    output supply1 id_3,
    input uwire id_4,
    input tri1 id_5,
    input supply1 id_6,
    input wire id_7,
    input uwire id_8,
    input wand id_9
);
  final $display(id_5);
  module_0 modCall_1 ();
  initial begin : LABEL_0
    id_0 <= 1 == 1;
    id_0 = id_7 - 1 ? id_4#(
        .id_6(id_1 * 1'b0),
        .id_2(1),
        .id_7({id_6 == 1, 1}),
        .id_2(1),
        .id_8(1)
    ) < 1 : id_8 & 1;
  end
endmodule
