{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-318,-154",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port GPIO_LED -pg 1 -lvl 6 -x 1550 -y 210 -defaultsOSRD
preplace port GPIO_SW -pg 1 -lvl 6 -x 1550 -y 70 -defaultsOSRD
preplace port UART -pg 1 -lvl 6 -x 1550 -y 350 -defaultsOSRD
preplace port port-id_CLK100MHZ -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD
preplace port port-id_CPU_RESETN -pg 1 -lvl 0 -x 0 -y 150 -defaultsOSRD
preplace inst system_clock -pg 1 -lvl 1 -x 130 -y 60 -defaultsOSRD -pinDir clk_in1 left -pinY clk_in1 0L -pinDir clk_100mhz right -pinY clk_100mhz 0R
preplace inst system_reset -pg 1 -lvl 2 -x 430 -y 110 -swap {0 2 1 3 4 6 7 8 5 9} -defaultsOSRD -pinDir slowest_sync_clk left -pinY slowest_sync_clk 0L -pinDir ext_reset_in left -pinY ext_reset_in 40L -pinDir aux_reset_in left -pinY aux_reset_in 20L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 60L -pinDir dcm_locked left -pinY dcm_locked 80L -pinDir mb_reset right -pinY mb_reset 20R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 40R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 60R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 0R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 220R
preplace inst uart_axi_iface -pg 1 -lvl 3 -x 780 -y 170 -swap {4 1 2 3 8 5 6 7 0 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29} -defaultsOSRD -pinDir UART_TX_FIFO right -pinY UART_TX_FIFO 140R -pinDir UART_RX_FIFO right -pinY UART_RX_FIFO 160R -pinDir M_AXI right -pinY M_AXI 0R -pinDir M_AXI_ACLK left -pinY M_AXI_ACLK 0L -pinDir M_AXI_ARESETN left -pinY M_AXI_ARESETN 160L
preplace inst axi_interconnect -pg 1 -lvl 4 -x 1120 -y 70 -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 100L -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir M01_AXI right -pinY M01_AXI 140R -pinDir aclk left -pinY aclk 120L -pinDir aresetn left -pinY aresetn 140L
preplace inst axi_uart -pg 1 -lvl 5 -x 1410 -y 350 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 23 22} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir UART right -pinY UART 0R -pinDir s_axi_aclk left -pinY s_axi_aclk 20L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 60L -pinDir interrupt left -pinY interrupt 40L
preplace inst axi_gpio_inputs -pg 1 -lvl 5 -x 1410 -y 70 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir GPIO right -pinY GPIO 0R -pinDir s_axi_aclk left -pinY s_axi_aclk 20L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 40L
preplace inst axi_gpio_outputs -pg 1 -lvl 5 -x 1410 -y 210 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir GPIO right -pinY GPIO 0R -pinDir s_axi_aclk left -pinY s_axi_aclk 20L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 40L
preplace inst fifo_to_uart -pg 1 -lvl 4 -x 1120 -y 310 -defaultsOSRD -pinDir UART_TX_FIFO left -pinY UART_TX_FIFO 0L -pinDir UART_RX_FIFO left -pinY UART_RX_FIFO 20L -pinDir M_AXI right -pinY M_AXI 40R -pinDir UART_INT right -pinY UART_INT 80R -pinDir M_AXI_ACLK left -pinY M_AXI_ACLK 40L -pinDir M_AXI_ARESETN left -pinY M_AXI_ARESETN 80L
preplace netloc axi_uartlite_0_interrupt 1 4 1 N 390
preplace netloc clk_in1_0_1 1 0 1 NJ 60
preplace netloc ext_reset_in_0_1 1 0 2 NJ 150 NJ
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 2 3 610 390 950 450 1290
preplace netloc system_clock_clk_100mhz 1 1 4 240 50 610 90 970 10 1270
preplace netloc system_reset_interconnect_aresetn 1 2 2 N 110 950J
preplace netloc axi_interconnect_M00_AXI 1 4 1 N 70
preplace netloc axi_interconnect_M01_AXI 1 4 1 N 210
preplace netloc fifo_to_uart_M_AXI 1 4 1 N 350
preplace netloc uart_axi_iface_M_AXI 1 3 1 N 170
preplace netloc uart_axi_iface_UART_RX_FIFO 1 3 1 N 330
preplace netloc uart_axi_iface_UART_TX_FIFO 1 3 1 N 310
preplace netloc axi_gpio_outputs_GPIO 1 5 1 NJ 210
preplace netloc axi_gpio_inputs_GPIO 1 5 1 NJ 70
preplace netloc axi_uart_UART 1 5 1 NJ 350
levelinfo -pg 1 0 130 430 780 1120 1410 1550
pagesize -pg 1 -db -bbox -sgen -150 0 1670 470
",
   "No Loops_ScaleFactor":"0.829376",
   "No Loops_TopLeft":"-142,-235",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_CLK100MHZ -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD
preplace port port-id_reset -pg 1 -lvl 0 -x 0 -y 120 -defaultsOSRD
preplace inst system_clock -pg 1 -lvl 1 -x 130 -y 60 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 2 -x 430 -y 100 -defaultsOSRD
preplace netloc clk_in1_0_1 1 0 1 NJ 60
preplace netloc reset_1 1 0 2 NJ 120 240J
preplace netloc system_clock_clk_100mhz 1 1 1 NJ 60
levelinfo -pg 1 0 130 430 620
pagesize -pg 1 -db -bbox -sgen -140 0 620 200
"
}
{
   "da_axi4_cnt":"1",
   "da_board_cnt":"4",
   "da_clkrst_cnt":"3"
}
