{
  "Top": "snn_top_hls",
  "RtlTop": "snn_top_hls",
  "RtlPrefix": "",
  "RtlSubPrefix": "snn_top_hls_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "ctrl_reg": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_uint<32>",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "ctrl_reg",
          "usage": "data",
          "direction": "in"
        }]
    },
    "config_reg": {
      "index": "1",
      "direction": "in",
      "srcType": "ap_uint<32>",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "config_reg",
          "usage": "data",
          "direction": "in"
        }]
    },
    "mode_reg": {
      "index": "2",
      "direction": "in",
      "srcType": "ap_uint<32>",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "mode_reg",
          "usage": "data",
          "direction": "in"
        }]
    },
    "time_steps_reg": {
      "index": "3",
      "direction": "in",
      "srcType": "ap_uint<32>",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "time_steps_reg",
          "usage": "data",
          "direction": "in"
        }]
    },
    "learning_params": {
      "index": "4",
      "direction": "in",
      "srcType": "learning_params_t",
      "srcSize": "144",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "learning_params_1",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "learning_params_2",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "learning_params_3",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "learning_params_4",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "learning_params_5",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "encoder_config": {
      "index": "5",
      "direction": "in",
      "srcType": "encoder_config_t",
      "srcSize": "128",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "encoder_config_1",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "encoder_config_2",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "encoder_config_3",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "encoder_config_4",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "status_reg": {
      "index": "6",
      "direction": "out",
      "srcType": "ap_uint<32>&",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "status_reg",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "status_reg_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "spike_count_reg": {
      "index": "7",
      "direction": "out",
      "srcType": "ap_uint<32>&",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "spike_count_reg",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "spike_count_reg_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "weight_sum_reg": {
      "index": "8",
      "direction": "out",
      "srcType": "ap_uint<32>&",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "weight_sum_reg",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "weight_sum_reg_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "version_reg": {
      "index": "9",
      "direction": "out",
      "srcType": "ap_uint<32>&",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "version_reg",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "version_reg_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "s_axis_spikes": {
      "index": "10",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_uint<32>, 1UL, 1UL, 1UL, (unsigned char)'8', false>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "s_axis_spikes",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "s_axis_data": {
      "index": "11",
      "direction": "in",
      "srcType": "stream<input_data_t, 0>&",
      "srcSize": "576",
      "hwRefs": [{
          "type": "interface",
          "interface": "s_axis_data",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "m_axis_spikes": {
      "index": "12",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_uint<32>, 1UL, 1UL, 1UL, (unsigned char)'8', false>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "m_axis_spikes",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "m_axis_weights": {
      "index": "13",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_uint<32>, 1UL, 1UL, 1UL, (unsigned char)'8', false>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "m_axis_weights",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "reward_signal": {
      "index": "14",
      "direction": "in",
      "srcType": "ap_int<8>",
      "srcSize": "8",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "reward_signal",
          "usage": "data",
          "direction": "in"
        }]
    },
    "spike_in_valid": {
      "index": "15",
      "direction": "out",
      "srcType": "ap_uint<1>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "spike_in_valid",
          "name": "spike_in_valid",
          "usage": "data",
          "direction": "out"
        }]
    },
    "spike_in_neuron_id": {
      "index": "16",
      "direction": "out",
      "srcType": "ap_uint<8>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "spike_in_neuron_id",
          "name": "spike_in_neuron_id",
          "usage": "data",
          "direction": "out"
        }]
    },
    "spike_in_weight": {
      "index": "17",
      "direction": "out",
      "srcType": "ap_int<8>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "spike_in_weight",
          "name": "spike_in_weight",
          "usage": "data",
          "direction": "out"
        }]
    },
    "spike_in_ready": {
      "index": "18",
      "direction": "in",
      "srcType": "ap_uint<1>",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "spike_in_ready",
          "name": "spike_in_ready",
          "usage": "data",
          "direction": "in"
        }]
    },
    "spike_out_valid": {
      "index": "19",
      "direction": "in",
      "srcType": "ap_uint<1>",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "spike_out_valid",
          "name": "spike_out_valid",
          "usage": "data",
          "direction": "in"
        }]
    },
    "spike_out_neuron_id": {
      "index": "20",
      "direction": "in",
      "srcType": "ap_uint<8>",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "spike_out_neuron_id",
          "name": "spike_out_neuron_id",
          "usage": "data",
          "direction": "in"
        }]
    },
    "spike_out_weight": {
      "index": "21",
      "direction": "in",
      "srcType": "ap_int<8>",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "spike_out_weight",
          "name": "spike_out_weight",
          "usage": "data",
          "direction": "in"
        }]
    },
    "spike_out_ready": {
      "index": "22",
      "direction": "out",
      "srcType": "ap_uint<1>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "spike_out_ready",
          "name": "spike_out_ready",
          "usage": "data",
          "direction": "out"
        }]
    },
    "snn_enable": {
      "index": "23",
      "direction": "out",
      "srcType": "ap_uint<1>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "snn_enable",
          "name": "snn_enable",
          "usage": "data",
          "direction": "out"
        }]
    },
    "snn_reset": {
      "index": "24",
      "direction": "out",
      "srcType": "ap_uint<1>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "snn_reset",
          "name": "snn_reset",
          "usage": "data",
          "direction": "out"
        }]
    },
    "threshold_out": {
      "index": "25",
      "direction": "out",
      "srcType": "ap_uint<16>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "port",
          "interface": "threshold_out",
          "name": "threshold_out",
          "usage": "data",
          "direction": "out"
        }]
    },
    "leak_rate_out": {
      "index": "26",
      "direction": "out",
      "srcType": "ap_uint<16>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "port",
          "interface": "leak_rate_out",
          "name": "leak_rate_out",
          "usage": "data",
          "direction": "out"
        }]
    },
    "snn_ready": {
      "index": "27",
      "direction": "in",
      "srcType": "ap_uint<1>",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "snn_ready",
          "name": "snn_ready",
          "usage": "data",
          "direction": "in"
        }]
    },
    "snn_busy": {
      "index": "28",
      "direction": "in",
      "srcType": "ap_uint<1>",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "snn_busy",
          "name": "snn_busy",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -flow=none",
      "config_export -format=ip_catalog"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "snn_top_hls"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "30 ~ 187041182",
    "Latency": "29"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "snn_top_hls",
    "Version": "1.0",
    "DisplayName": "Snn_top_hls",
    "Revision": "2114383016",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_snn_top_hls_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/src\/snn_top_hls.cpp"],
    "Vhdl": [
      "impl\/vhdl\/snn_top_hls_apply_rstdp_reward.vhd",
      "impl\/vhdl\/snn_top_hls_apply_rstdp_reward_Pipeline_RSTDP_INNER.vhd",
      "impl\/vhdl\/snn_top_hls_ctrl_s_axi.vhd",
      "impl\/vhdl\/snn_top_hls_decay_eligibility_traces.vhd",
      "impl\/vhdl\/snn_top_hls_decay_eligibility_traces_Pipeline_DECAY_POST.vhd",
      "impl\/vhdl\/snn_top_hls_decay_eligibility_traces_Pipeline_DECAY_PRE.vhd",
      "impl\/vhdl\/snn_top_hls_encoder_frame_pixels_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/snn_top_hls_encoder_reset_temporal_state.vhd",
      "impl\/vhdl\/snn_top_hls_fifo_w41_d32_A.vhd",
      "impl\/vhdl\/snn_top_hls_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/snn_top_hls_mul_8ns_8ns_16_1_1.vhd",
      "impl\/vhdl\/snn_top_hls_mul_8ns_16ns_24_1_1.vhd",
      "impl\/vhdl\/snn_top_hls_mul_8s_8s_16_1_1.vhd",
      "impl\/vhdl\/snn_top_hls_mul_16ns_8ns_20_1_1.vhd",
      "impl\/vhdl\/snn_top_hls_p_ZL13weight_memory_0_0_RAM_2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/snn_top_hls_p_ZL15pre_eligibility_0_RAM_2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/snn_top_hls_p_ZL22encoder_temporal_fired_0_RAM_2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/snn_top_hls_p_ZL22encoder_temporal_start_0_RAM_2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/snn_top_hls_pre_traces_last_spike_time_0_RAM_2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/snn_top_hls_process_post_spike_aer.vhd",
      "impl\/vhdl\/snn_top_hls_process_post_spike_aer_Pipeline_LTP_LOOP.vhd",
      "impl\/vhdl\/snn_top_hls_process_pre_spike_aer.vhd",
      "impl\/vhdl\/snn_top_hls_process_pre_spike_aer_Pipeline_LTD_LOOP.vhd",
      "impl\/vhdl\/snn_top_hls_process_pre_spike_aer_Pipeline_LTD_LOOP_EXP_DECAY_LUT_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/snn_top_hls_regslice_both.vhd",
      "impl\/vhdl\/snn_top_hls_run_encoder_once.vhd",
      "impl\/vhdl\/snn_top_hls_run_encoder_once_Pipeline_ENCODER_LOOP.vhd",
      "impl\/vhdl\/snn_top_hls_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER.vhd",
      "impl\/vhdl\/snn_top_hls_snn_top_hls_Pipeline_RESET_ELIG.vhd",
      "impl\/vhdl\/snn_top_hls_snn_top_hls_Pipeline_RESET_ENCODER.vhd",
      "impl\/vhdl\/snn_top_hls_snn_top_hls_Pipeline_RESET_TRACES.vhd",
      "impl\/vhdl\/snn_top_hls_snn_top_hls_Pipeline_WEIGHT_SUM.vhd",
      "impl\/vhdl\/snn_top_hls_sparsemux_7_2_2_1_1.vhd",
      "impl\/vhdl\/snn_top_hls_sparsemux_9_2_8_1_1.vhd",
      "impl\/vhdl\/snn_top_hls_sparsemux_9_3_7_1_1.vhd",
      "impl\/vhdl\/snn_top_hls_sparsemux_17_3_8_1_1.vhd",
      "impl\/vhdl\/snn_top_hls_sparsemux_17_3_16_1_1.vhd",
      "impl\/vhdl\/snn_top_hls_urem_32ns_16ns_16_36_1.vhd",
      "impl\/vhdl\/snn_top_hls.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/snn_top_hls_apply_rstdp_reward.v",
      "impl\/verilog\/snn_top_hls_apply_rstdp_reward_Pipeline_RSTDP_INNER.v",
      "impl\/verilog\/snn_top_hls_ctrl_s_axi.v",
      "impl\/verilog\/snn_top_hls_decay_eligibility_traces.v",
      "impl\/verilog\/snn_top_hls_decay_eligibility_traces_Pipeline_DECAY_POST.v",
      "impl\/verilog\/snn_top_hls_decay_eligibility_traces_Pipeline_DECAY_PRE.v",
      "impl\/verilog\/snn_top_hls_encoder_frame_pixels_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/snn_top_hls_encoder_frame_pixels_RAM_AUTO_1R1W.v",
      "impl\/verilog\/snn_top_hls_encoder_reset_temporal_state.v",
      "impl\/verilog\/snn_top_hls_fifo_w41_d32_A.v",
      "impl\/verilog\/snn_top_hls_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/snn_top_hls_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/snn_top_hls_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/snn_top_hls_mul_8ns_8ns_16_1_1.v",
      "impl\/verilog\/snn_top_hls_mul_8ns_16ns_24_1_1.v",
      "impl\/verilog\/snn_top_hls_mul_8s_8s_16_1_1.v",
      "impl\/verilog\/snn_top_hls_mul_16ns_8ns_20_1_1.v",
      "impl\/verilog\/snn_top_hls_p_ZL13weight_memory_0_0_RAM_2P_BRAM_1R1W.dat",
      "impl\/verilog\/snn_top_hls_p_ZL13weight_memory_0_0_RAM_2P_BRAM_1R1W.v",
      "impl\/verilog\/snn_top_hls_p_ZL15pre_eligibility_0_RAM_2P_BRAM_1R1W.dat",
      "impl\/verilog\/snn_top_hls_p_ZL15pre_eligibility_0_RAM_2P_BRAM_1R1W.v",
      "impl\/verilog\/snn_top_hls_p_ZL22encoder_temporal_fired_0_RAM_2P_BRAM_1R1W.dat",
      "impl\/verilog\/snn_top_hls_p_ZL22encoder_temporal_fired_0_RAM_2P_BRAM_1R1W.v",
      "impl\/verilog\/snn_top_hls_p_ZL22encoder_temporal_start_0_RAM_2P_BRAM_1R1W.dat",
      "impl\/verilog\/snn_top_hls_p_ZL22encoder_temporal_start_0_RAM_2P_BRAM_1R1W.v",
      "impl\/verilog\/snn_top_hls_pre_traces_last_spike_time_0_RAM_2P_BRAM_1R1W.dat",
      "impl\/verilog\/snn_top_hls_pre_traces_last_spike_time_0_RAM_2P_BRAM_1R1W.v",
      "impl\/verilog\/snn_top_hls_process_post_spike_aer.v",
      "impl\/verilog\/snn_top_hls_process_post_spike_aer_Pipeline_LTP_LOOP.v",
      "impl\/verilog\/snn_top_hls_process_pre_spike_aer.v",
      "impl\/verilog\/snn_top_hls_process_pre_spike_aer_Pipeline_LTD_LOOP.v",
      "impl\/verilog\/snn_top_hls_process_pre_spike_aer_Pipeline_LTD_LOOP_EXP_DECAY_LUT_ROM_AUTO_1R.dat",
      "impl\/verilog\/snn_top_hls_process_pre_spike_aer_Pipeline_LTD_LOOP_EXP_DECAY_LUT_ROM_AUTO_1R.v",
      "impl\/verilog\/snn_top_hls_regslice_both.v",
      "impl\/verilog\/snn_top_hls_run_encoder_once.v",
      "impl\/verilog\/snn_top_hls_run_encoder_once_Pipeline_ENCODER_LOOP.v",
      "impl\/verilog\/snn_top_hls_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER.v",
      "impl\/verilog\/snn_top_hls_snn_top_hls_Pipeline_RESET_ELIG.v",
      "impl\/verilog\/snn_top_hls_snn_top_hls_Pipeline_RESET_ENCODER.v",
      "impl\/verilog\/snn_top_hls_snn_top_hls_Pipeline_RESET_TRACES.v",
      "impl\/verilog\/snn_top_hls_snn_top_hls_Pipeline_WEIGHT_SUM.v",
      "impl\/verilog\/snn_top_hls_sparsemux_7_2_2_1_1.v",
      "impl\/verilog\/snn_top_hls_sparsemux_9_2_8_1_1.v",
      "impl\/verilog\/snn_top_hls_sparsemux_9_3_7_1_1.v",
      "impl\/verilog\/snn_top_hls_sparsemux_17_3_8_1_1.v",
      "impl\/verilog\/snn_top_hls_sparsemux_17_3_16_1_1.v",
      "impl\/verilog\/snn_top_hls_urem_32ns_16ns_16_36_1.v",
      "impl\/verilog\/snn_top_hls.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/snn_top_hls_v1_0\/data\/snn_top_hls.mdd",
      "impl\/misc\/drivers\/snn_top_hls_v1_0\/data\/snn_top_hls.tcl",
      "impl\/misc\/drivers\/snn_top_hls_v1_0\/data\/snn_top_hls.yaml",
      "impl\/misc\/drivers\/snn_top_hls_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/snn_top_hls_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/snn_top_hls_v1_0\/src\/xsnn_top_hls.c",
      "impl\/misc\/drivers\/snn_top_hls_v1_0\/src\/xsnn_top_hls.h",
      "impl\/misc\/drivers\/snn_top_hls_v1_0\/src\/xsnn_top_hls_hw.h",
      "impl\/misc\/drivers\/snn_top_hls_v1_0\/src\/xsnn_top_hls_linux.c",
      "impl\/misc\/drivers\/snn_top_hls_v1_0\/src\/xsnn_top_hls_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/snn_top_hls.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      
    ]
  },
  "Interfaces": {
    "s_axi_ctrl": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "8",
      "portPrefix": "s_axi_ctrl_",
      "paramPrefix": "C_S_AXI_CTRL_",
      "ports": [
        "s_axi_ctrl_ARADDR",
        "s_axi_ctrl_ARREADY",
        "s_axi_ctrl_ARVALID",
        "s_axi_ctrl_AWADDR",
        "s_axi_ctrl_AWREADY",
        "s_axi_ctrl_AWVALID",
        "s_axi_ctrl_BREADY",
        "s_axi_ctrl_BRESP",
        "s_axi_ctrl_BVALID",
        "s_axi_ctrl_RDATA",
        "s_axi_ctrl_RREADY",
        "s_axi_ctrl_RRESP",
        "s_axi_ctrl_RVALID",
        "s_axi_ctrl_WDATA",
        "s_axi_ctrl_WREADY",
        "s_axi_ctrl_WSTRB",
        "s_axi_ctrl_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "ctrl_reg",
          "access": "W",
          "description": "Data signal of ctrl_reg",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "ctrl_reg",
              "access": "W",
              "description": "Bit 31 to 0 of ctrl_reg"
            }]
        },
        {
          "offset": "0x18",
          "name": "config_reg",
          "access": "W",
          "description": "Data signal of config_reg",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "config_reg",
              "access": "W",
              "description": "Bit 31 to 0 of config_reg"
            }]
        },
        {
          "offset": "0x20",
          "name": "mode_reg",
          "access": "W",
          "description": "Data signal of mode_reg",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "mode_reg",
              "access": "W",
              "description": "Bit 31 to 0 of mode_reg"
            }]
        },
        {
          "offset": "0x28",
          "name": "time_steps_reg",
          "access": "W",
          "description": "Data signal of time_steps_reg",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "time_steps_reg",
              "access": "W",
              "description": "Bit 31 to 0 of time_steps_reg"
            }]
        },
        {
          "offset": "0x30",
          "name": "learning_params_1",
          "access": "W",
          "description": "Data signal of learning_params",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "learning_params",
              "access": "W",
              "description": "Bit 31 to 0 of learning_params"
            }]
        },
        {
          "offset": "0x34",
          "name": "learning_params_2",
          "access": "W",
          "description": "Data signal of learning_params",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "learning_params",
              "access": "W",
              "description": "Bit 63 to 32 of learning_params"
            }]
        },
        {
          "offset": "0x38",
          "name": "learning_params_3",
          "access": "W",
          "description": "Data signal of learning_params",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "learning_params",
              "access": "W",
              "description": "Bit 95 to 64 of learning_params"
            }]
        },
        {
          "offset": "0x3c",
          "name": "learning_params_4",
          "access": "W",
          "description": "Data signal of learning_params",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "learning_params",
              "access": "W",
              "description": "Bit 127 to 96 of learning_params"
            }]
        },
        {
          "offset": "0x40",
          "name": "learning_params_5",
          "access": "W",
          "description": "Data signal of learning_params",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "learning_params",
              "access": "W",
              "description": "Bit 143 to 128 of learning_params"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x48",
          "name": "encoder_config_1",
          "access": "W",
          "description": "Data signal of encoder_config",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "encoder_config",
              "access": "W",
              "description": "Bit 31 to 0 of encoder_config"
            }]
        },
        {
          "offset": "0x4c",
          "name": "encoder_config_2",
          "access": "W",
          "description": "Data signal of encoder_config",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "encoder_config",
              "access": "W",
              "description": "Bit 63 to 32 of encoder_config"
            }]
        },
        {
          "offset": "0x50",
          "name": "encoder_config_3",
          "access": "W",
          "description": "Data signal of encoder_config",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "encoder_config",
              "access": "W",
              "description": "Bit 95 to 64 of encoder_config"
            }]
        },
        {
          "offset": "0x54",
          "name": "encoder_config_4",
          "access": "W",
          "description": "Data signal of encoder_config",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "encoder_config",
              "access": "W",
              "description": "Bit 127 to 96 of encoder_config"
            }]
        },
        {
          "offset": "0x5c",
          "name": "status_reg",
          "access": "R",
          "description": "Data signal of status_reg",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "status_reg",
              "access": "R",
              "description": "Bit 31 to 0 of status_reg"
            }]
        },
        {
          "offset": "0x60",
          "name": "status_reg_ctrl",
          "access": "R",
          "description": "Control signal of status_reg",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "status_reg_ap_vld",
              "access": "R",
              "description": "Control signal status_reg_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x6c",
          "name": "spike_count_reg",
          "access": "R",
          "description": "Data signal of spike_count_reg",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "spike_count_reg",
              "access": "R",
              "description": "Bit 31 to 0 of spike_count_reg"
            }]
        },
        {
          "offset": "0x70",
          "name": "spike_count_reg_ctrl",
          "access": "R",
          "description": "Control signal of spike_count_reg",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "spike_count_reg_ap_vld",
              "access": "R",
              "description": "Control signal spike_count_reg_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x7c",
          "name": "weight_sum_reg",
          "access": "R",
          "description": "Data signal of weight_sum_reg",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "weight_sum_reg",
              "access": "R",
              "description": "Bit 31 to 0 of weight_sum_reg"
            }]
        },
        {
          "offset": "0x80",
          "name": "weight_sum_reg_ctrl",
          "access": "R",
          "description": "Control signal of weight_sum_reg",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "weight_sum_reg_ap_vld",
              "access": "R",
              "description": "Control signal weight_sum_reg_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x8c",
          "name": "version_reg",
          "access": "R",
          "description": "Data signal of version_reg",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "version_reg",
              "access": "R",
              "description": "Bit 31 to 0 of version_reg"
            }]
        },
        {
          "offset": "0x90",
          "name": "version_reg_ctrl",
          "access": "R",
          "description": "Control signal of version_reg",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "version_reg_ap_vld",
              "access": "R",
              "description": "Control signal version_reg_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x9c",
          "name": "reward_signal",
          "access": "W",
          "description": "Data signal of reward_signal",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "reward_signal",
              "access": "W",
              "description": "Bit 7 to 0 of reward_signal"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "ctrl_reg"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "24",
          "argName": "config_reg"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "32",
          "argName": "mode_reg"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "time_steps_reg"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "48",
          "argName": "learning_params"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "72",
          "argName": "encoder_config"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "92",
          "argName": "status_reg"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "108",
          "argName": "spike_count_reg"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "124",
          "argName": "weight_sum_reg"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "140",
          "argName": "version_reg"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "156",
          "argName": "reward_signal"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_ctrl:s_axis_spikes:s_axis_data:m_axis_spikes:m_axis_weights",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "s_axis_spikes": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "32",
      "portPrefix": "s_axis_spikes_",
      "ports": [
        "s_axis_spikes_TDATA",
        "s_axis_spikes_TDEST",
        "s_axis_spikes_TID",
        "s_axis_spikes_TKEEP",
        "s_axis_spikes_TLAST",
        "s_axis_spikes_TREADY",
        "s_axis_spikes_TSTRB",
        "s_axis_spikes_TUSER",
        "s_axis_spikes_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "s_axis_spikes"
        }]
    },
    "s_axis_data": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "576",
      "portPrefix": "s_axis_data_",
      "ports": [
        "s_axis_data_TDATA",
        "s_axis_data_TREADY",
        "s_axis_data_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "s_axis_data"
        }]
    },
    "m_axis_spikes": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "direction": "out",
      "dataWidth": "32",
      "portPrefix": "m_axis_spikes_",
      "ports": [
        "m_axis_spikes_TDATA",
        "m_axis_spikes_TDEST",
        "m_axis_spikes_TID",
        "m_axis_spikes_TKEEP",
        "m_axis_spikes_TLAST",
        "m_axis_spikes_TREADY",
        "m_axis_spikes_TSTRB",
        "m_axis_spikes_TUSER",
        "m_axis_spikes_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "m_axis_spikes"
        }]
    },
    "m_axis_weights": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "direction": "out",
      "dataWidth": "32",
      "portPrefix": "m_axis_weights_",
      "ports": [
        "m_axis_weights_TDATA",
        "m_axis_weights_TDEST",
        "m_axis_weights_TID",
        "m_axis_weights_TKEEP",
        "m_axis_weights_TLAST",
        "m_axis_weights_TREADY",
        "m_axis_weights_TSTRB",
        "m_axis_weights_TUSER",
        "m_axis_weights_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "m_axis_weights"
        }]
    },
    "spike_in_valid": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "1",
      "portMap": {"spike_in_valid": "DATA"},
      "ports": ["spike_in_valid"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "spike_in_valid"
        }]
    },
    "spike_in_neuron_id": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"spike_in_neuron_id": "DATA"},
      "ports": ["spike_in_neuron_id"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "spike_in_neuron_id"
        }]
    },
    "spike_in_weight": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"spike_in_weight": "DATA"},
      "ports": ["spike_in_weight"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "spike_in_weight"
        }]
    },
    "spike_in_ready": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"spike_in_ready": "DATA"},
      "ports": ["spike_in_ready"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "spike_in_ready"
        }]
    },
    "spike_out_valid": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"spike_out_valid": "DATA"},
      "ports": ["spike_out_valid"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "spike_out_valid"
        }]
    },
    "spike_out_neuron_id": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"spike_out_neuron_id": "DATA"},
      "ports": ["spike_out_neuron_id"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "spike_out_neuron_id"
        }]
    },
    "spike_out_weight": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"spike_out_weight": "DATA"},
      "ports": ["spike_out_weight"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "spike_out_weight"
        }]
    },
    "spike_out_ready": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "1",
      "portMap": {"spike_out_ready": "DATA"},
      "ports": ["spike_out_ready"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "spike_out_ready"
        }]
    },
    "snn_enable": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "1",
      "portMap": {"snn_enable": "DATA"},
      "ports": ["snn_enable"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "snn_enable"
        }]
    },
    "snn_reset": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "1",
      "portMap": {"snn_reset": "DATA"},
      "ports": ["snn_reset"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "snn_reset"
        }]
    },
    "threshold_out": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"threshold_out": "DATA"},
      "ports": ["threshold_out"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "threshold_out"
        }]
    },
    "leak_rate_out": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"leak_rate_out": "DATA"},
      "ports": ["leak_rate_out"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "leak_rate_out"
        }]
    },
    "snn_ready": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"snn_ready": "DATA"},
      "ports": ["snn_ready"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "snn_ready"
        }]
    },
    "snn_busy": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"snn_busy": "DATA"},
      "ports": ["snn_busy"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "snn_busy"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_ctrl_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_AWADDR": {
      "dir": "in",
      "width": "8"
    },
    "s_axi_ctrl_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_ctrl_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_ctrl_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_ARADDR": {
      "dir": "in",
      "width": "8"
    },
    "s_axi_ctrl_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_ctrl_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_ctrl_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "s_axis_spikes_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axis_spikes_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axis_spikes_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axis_spikes_TDEST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "s_axis_spikes_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "s_axis_spikes_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axis_spikes_TUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "s_axis_spikes_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "s_axis_spikes_TID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "s_axis_data_TDATA": {
      "dir": "in",
      "width": "576"
    },
    "s_axis_data_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axis_data_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axis_spikes_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axis_spikes_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axis_spikes_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axis_spikes_TDEST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axis_spikes_TKEEP": {
      "dir": "out",
      "width": "4"
    },
    "m_axis_spikes_TSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axis_spikes_TUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axis_spikes_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axis_spikes_TID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axis_weights_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axis_weights_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axis_weights_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axis_weights_TDEST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axis_weights_TKEEP": {
      "dir": "out",
      "width": "4"
    },
    "m_axis_weights_TSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axis_weights_TUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axis_weights_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axis_weights_TID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "spike_in_valid": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "spike_in_neuron_id": {
      "dir": "out",
      "width": "8"
    },
    "spike_in_weight": {
      "dir": "out",
      "width": "8"
    },
    "spike_in_ready": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "spike_out_valid": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "spike_out_neuron_id": {
      "dir": "in",
      "width": "8"
    },
    "spike_out_weight": {
      "dir": "in",
      "width": "8"
    },
    "spike_out_ready": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "snn_enable": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "snn_reset": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "threshold_out": {
      "dir": "out",
      "width": "16"
    },
    "leak_rate_out": {
      "dir": "out",
      "width": "16"
    },
    "snn_ready": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "snn_busy": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "snn_top_hls",
      "BindInstances": "encoder_spikes_fifo_U checkpoint_mode_fu_2352_p2 stdp_mode_fu_2358_p2 stdp_active_fu_2364_p2 icmp_ln592_fu_2370_p2 time_steps_1_fu_2380_p3 xor_ln600_fu_2408_p2 or_ln600_fu_2414_p2 icmp_ln666_fu_2990_p2 and_ln666_fu_2995_p2 and_ln689_fu_3039_p2 and_ln752_fu_3043_p2 xor_ln752_fu_3047_p2 or_ln758_fu_3053_p2 xor_ln752_1_fu_3057_p2 or_ln752_fu_3062_p2 icmp_ln677_fu_3080_p2 t_2_fu_3085_p2 sparsemux_17_3_8_1_1_U449 new_elig_fu_3222_p2 icmp_ln437_fu_3238_p2 select_ln437_fu_3248_p3 add_ln721_fu_3273_p2 sparsemux_17_3_8_1_1_U450 new_elig_1_fu_3355_p2 icmp_ln444_1_fu_3371_p2 select_ln444_fu_3381_p3 and_ln752_1_fu_3406_p2 add_ln763_fu_3469_p2 tmp_71_fu_3515_p2 tmp_71_fu_3515_p4 tmp_71_fu_3515_p6 tmp_71_fu_3515_p8 sparsemux_9_2_8_1_1_U451 icmp_ln766_fu_3554_p2 icmp_ln766_1_fu_3559_p2 m_axis_weights_TLAST_int_regslice add_ln772_fu_3571_p2 icmp_ln773_fu_3592_p2 add_ln775_fu_3607_p2 select_ln776_fu_3625_p3 add_ln783_fu_3639_p2 icmp_ln677_1_fu_3091_p2 p_ZL22encoder_temporal_fired_0_U p_ZL22encoder_temporal_start_0_U p_ZL22encoder_temporal_fired_1_U p_ZL22encoder_temporal_start_1_U p_ZL22encoder_temporal_fired_2_U p_ZL22encoder_temporal_start_2_U p_ZL22encoder_temporal_fired_3_U p_ZL22encoder_temporal_start_3_U p_ZL22encoder_temporal_fired_4_U p_ZL22encoder_temporal_start_4_U p_ZL22encoder_temporal_fired_5_U p_ZL22encoder_temporal_start_5_U p_ZL22encoder_temporal_fired_6_U p_ZL22encoder_temporal_start_6_U p_ZL22encoder_temporal_fired_7_U p_ZL22encoder_temporal_start_7_U p_ZL15pre_eligibility_0_U p_ZL16post_eligibility_0_U p_ZL15pre_eligibility_1_U p_ZL16post_eligibility_1_U p_ZL15pre_eligibility_2_U p_ZL16post_eligibility_2_U p_ZL15pre_eligibility_3_U p_ZL16post_eligibility_3_U p_ZL15pre_eligibility_4_U p_ZL16post_eligibility_4_U p_ZL15pre_eligibility_5_U p_ZL16post_eligibility_5_U p_ZL15pre_eligibility_6_U p_ZL16post_eligibility_6_U p_ZL15pre_eligibility_7_U p_ZL16post_eligibility_7_U pre_traces_trace_0_U pre_traces_last_spike_time_0_U post_traces_trace_0_U post_traces_last_spike_time_0_U pre_traces_trace_1_U pre_traces_last_spike_time_1_U post_traces_trace_1_U post_traces_last_spike_time_1_U pre_traces_trace_2_U pre_traces_last_spike_time_2_U post_traces_trace_2_U post_traces_last_spike_time_2_U pre_traces_trace_3_U pre_traces_last_spike_time_3_U post_traces_trace_3_U post_traces_last_spike_time_3_U pre_traces_trace_4_U pre_traces_last_spike_time_4_U post_traces_trace_4_U post_traces_last_spike_time_4_U pre_traces_trace_5_U pre_traces_last_spike_time_5_U post_traces_trace_5_U post_traces_last_spike_time_5_U pre_traces_trace_6_U pre_traces_last_spike_time_6_U post_traces_trace_6_U post_traces_last_spike_time_6_U pre_traces_trace_7_U pre_traces_last_spike_time_7_U post_traces_trace_7_U post_traces_last_spike_time_7_U p_ZL17encoder_phase_acc_0_U p_ZL17encoder_phase_acc_1_U p_ZL17encoder_phase_acc_2_U p_ZL17encoder_phase_acc_3_U p_ZL17encoder_phase_acc_4_U p_ZL17encoder_phase_acc_5_U p_ZL17encoder_phase_acc_6_U p_ZL17encoder_phase_acc_7_U p_ZL13weight_memory_0_0_U p_ZL13weight_memory_0_1_U p_ZL13weight_memory_1_0_U p_ZL13weight_memory_1_1_U p_ZL13weight_memory_2_0_U p_ZL13weight_memory_2_1_U p_ZL13weight_memory_3_0_U p_ZL13weight_memory_3_1_U encoder_frame_pixels_U EXP_DECAY_LUT_U ctrl_s_axi_U",
      "Instances": [
        {
          "ModuleName": "encoder_reset_temporal_state",
          "InstanceName": "grp_encoder_reset_temporal_state_fu_1674",
          "BindInstances": "icmp_ln47_fu_398_p2 add_ln47_fu_404_p2"
        },
        {
          "ModuleName": "snn_top_hls_Pipeline_RESET_ELIG",
          "InstanceName": "grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1712",
          "BindInstances": "icmp_ln612_fu_390_p2 add_ln612_fu_396_p2"
        },
        {
          "ModuleName": "snn_top_hls_Pipeline_RESET_TRACES",
          "InstanceName": "grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1748",
          "BindInstances": "icmp_ln619_fu_712_p2 add_ln619_fu_718_p2"
        },
        {
          "ModuleName": "snn_top_hls_Pipeline_RESET_ENCODER",
          "InstanceName": "grp_snn_top_hls_Pipeline_RESET_ENCODER_fu_1816",
          "BindInstances": "icmp_ln627_fu_230_p2 add_ln627_fu_236_p2"
        },
        {
          "ModuleName": "snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER",
          "InstanceName": "grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1836",
          "BindInstances": "icmp_ln634_fu_250_p2 add_ln634_1_fu_256_p2 add_ln634_fu_322_p2 icmp_ln635_fu_270_p2 select_ln634_fu_276_p3 select_ln634_1_fu_328_p3 add_ln635_fu_308_p2"
        },
        {
          "ModuleName": "run_encoder_once",
          "InstanceName": "grp_run_encoder_once_fu_1856",
          "Instances": [{
              "ModuleName": "run_encoder_once_Pipeline_ENCODER_LOOP",
              "InstanceName": "grp_run_encoder_once_Pipeline_ENCODER_LOOP_fu_150",
              "BindInstances": "icmp_ln144_fu_913_p2 mul_16ns_8ns_20_1_1_U84 add_ln125_fu_1388_p2 icmp_ln126_fu_1558_p2 grp_fu_840_p2 sub_ln128_fu_1562_p2 urem_32ns_16ns_16_36_1_U83 icmp_ln101_fu_2311_p2 xor_ln107_fu_2317_p2 mul_8ns_16ns_24_1_1_U101 add_ln108_fu_2392_p2 icmp_ln108_fu_2432_p2 grp_fu_840_p2 xor_ln85_fu_1254_p2 mul_8ns_16ns_24_1_1_U85 xor_ln41_8_fu_1196_p2 xor_ln41_9_fu_1202_p2 xor_ln41_fu_1208_p2 icmp_ln87_fu_1393_p2 grp_fu_840_p2 icmp_ln144_1_fu_962_p2 mul_16ns_8ns_20_1_1_U86 add_ln125_1_fu_1397_p2 icmp_ln126_1_fu_1567_p2 grp_fu_840_p2 sub_ln128_1_fu_1571_p2 urem_32ns_16ns_16_36_1_U82 icmp_ln101_1_fu_2345_p2 xor_ln107_1_fu_2351_p2 mul_8ns_16ns_24_1_1_U102 add_ln108_1_fu_2443_p2 icmp_ln108_1_fu_2191_p2 grp_fu_840_p2 xor_ln85_1_fu_1296_p2 mul_8ns_16ns_24_1_1_U87 xor_ln41_10_fu_1348_p2 xor_ln41_11_fu_1354_p2 xor_ln41_1_fu_1360_p2 icmp_ln87_1_fu_1402_p2 grp_fu_840_p2 icmp_ln144_2_fu_1000_p2 mul_16ns_8ns_20_1_1_U88 add_ln125_2_fu_1576_p2 icmp_ln126_2_fu_1739_p2 grp_fu_840_p2 sub_ln128_2_fu_1743_p2 urem_32ns_16ns_16_36_1_U82 icmp_ln101_2_fu_2379_p2 xor_ln107_2_fu_2398_p2 mul_8ns_16ns_24_1_1_U103 add_ln108_2_fu_2202_p2 icmp_ln108_2_fu_2567_p2 grp_fu_840_p2 xor_ln85_2_fu_1424_p2 mul_8ns_16ns_24_1_1_U89 xor_ln41_12_fu_1476_p2 xor_ln41_13_fu_1482_p2 xor_ln41_2_fu_1488_p2 icmp_ln87_2_fu_1581_p2 grp_fu_840_p2 icmp_ln144_3_fu_1028_p2 mul_16ns_8ns_20_1_1_U90 add_ln125_3_fu_1585_p2 icmp_ln126_3_fu_1748_p2 grp_fu_840_p2 sub_ln128_3_fu_1752_p2 urem_32ns_16ns_16_36_1_U82 icmp_ln101_3_fu_2426_p2 xor_ln107_3_fu_2449_p2 mul_8ns_16ns_24_1_1_U104 add_ln108_3_fu_2578_p2 icmp_ln108_3_fu_2702_p2 grp_fu_840_p2 xor_ln85_3_fu_1526_p2 mul_8ns_16ns_24_1_1_U91 xor_ln41_14_fu_1618_p2 xor_ln41_15_fu_1624_p2 xor_ln41_3_fu_1630_p2 icmp_ln87_3_fu_1650_p2 grp_fu_840_p2 icmp_ln144_4_fu_1056_p2 mul_16ns_8ns_20_1_1_U92 add_ln125_4_fu_1757_p2 icmp_ln126_4_fu_1916_p2 grp_fu_840_p2 sub_ln128_4_fu_1920_p2 urem_32ns_16ns_16_36_1_U82 icmp_ln101_4_fu_2477_p2 xor_ln107_4_fu_2208_p2 mul_8ns_16ns_24_1_1_U100 add_ln108_4_fu_2713_p2 icmp_ln108_4_fu_2837_p2 grp_fu_840_p2 xor_ln85_4_fu_1673_p2 mul_8ns_16ns_24_1_1_U93 xor_ln41_16_fu_1790_p2 xor_ln41_17_fu_1796_p2 xor_ln41_4_fu_1802_p2 icmp_ln87_4_fu_1822_p2 grp_fu_840_p2 icmp_ln144_5_fu_1096_p2 mul_16ns_8ns_20_1_1_U94 add_ln125_5_fu_1827_p2 icmp_ln126_5_fu_1925_p2 grp_fu_840_p2 sub_ln128_5_fu_1929_p2 urem_32ns_16ns_16_36_1_U82 icmp_ln101_5_fu_2236_p2 xor_ln107_5_fu_2584_p2 mul_8ns_16ns_24_1_1_U105 add_ln108_5_fu_2848_p2 icmp_ln108_5_fu_2962_p2 grp_fu_840_p2 xor_ln85_5_fu_1715_p2 mul_8ns_16ns_24_1_1_U95 xor_ln41_18_fu_1962_p2 xor_ln41_19_fu_1968_p2 xor_ln41_5_fu_1974_p2 icmp_ln87_5_fu_1994_p2 grp_fu_840_p2 icmp_ln144_6_fu_1124_p2 mul_16ns_8ns_20_1_1_U96 add_ln125_6_fu_1999_p2 icmp_ln126_6_fu_2004_p2 grp_fu_840_p2 sub_ln128_6_fu_2009_p2 urem_32ns_16ns_16_36_1_U82 icmp_ln101_6_fu_2612_p2 xor_ln107_6_fu_2719_p2 mul_8ns_16ns_24_1_1_U106 add_ln108_6_fu_2973_p2 icmp_ln108_6_fu_3063_p2 grp_fu_840_p2 xor_ln85_6_fu_1850_p2 mul_8ns_16ns_24_1_1_U97 xor_ln41_20_fu_2060_p2 xor_ln41_21_fu_2066_p2 xor_ln41_6_fu_2072_p2 icmp_ln87_6_fu_2092_p2 grp_fu_840_p2 icmp_ln144_7_fu_1152_p2 mul_16ns_8ns_20_1_1_U98 add_ln125_7_fu_2014_p2 icmp_ln126_7_fu_2019_p2 grp_fu_840_p2 sub_ln128_7_fu_2024_p2 urem_32ns_16ns_16_36_1_U82 icmp_ln101_7_fu_2747_p2 xor_ln107_7_fu_2854_p2 mul_8ns_16ns_24_1_1_U107 add_ln108_7_fu_3074_p2 icmp_ln108_7_fu_3164_p2 grp_fu_840_p2 xor_ln85_7_fu_1892_p2 mul_8ns_16ns_24_1_1_U99 xor_ln41_22_fu_2270_p2 xor_ln41_23_fu_2276_p2 xor_ln41_7_fu_2282_p2 icmp_ln87_7_fu_2302_p2 grp_fu_840_p2 ch_3_fu_2097_p2"
            }]
        },
        {
          "ModuleName": "snn_top_hls_Pipeline_WEIGHT_SUM",
          "InstanceName": "grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1925",
          "BindInstances": "icmp_ln812_fu_292_p2 add_ln812_fu_298_p2 select_ln815_fu_363_p3 select_ln815_1_fu_374_p3 select_ln815_2_fu_385_p3 select_ln815_3_fu_396_p3 select_ln815_4_fu_407_p3 select_ln815_5_fu_418_p3 select_ln815_6_fu_429_p3 select_ln815_7_fu_440_p3 add_ln815_fu_451_p2 add_ln815_1_fu_457_p2 add_ln815_2_fu_484_p2 add_ln815_3_fu_463_p2 add_ln815_4_fu_469_p2 add_ln815_5_fu_500_p2 add_ln815_6_fu_510_p2 weight_sum_1_fu_520_p2"
        },
        {
          "ModuleName": "process_pre_spike_aer",
          "InstanceName": "grp_process_pre_spike_aer_fu_1946",
          "BindInstances": "sparsemux_17_3_8_1_1_U217 sparsemux_17_3_16_1_1_U216 icmp_ln216_fu_642_p2 dt_fu_577_p2 icmp_ln222_fu_592_p2 mul_8ns_8ns_16_1_1_U218 or_ln222_fu_669_p2 decayed_pre_1_fu_674_p3 new_trace_fu_686_p2 select_ln261_fu_704_p3",
          "Instances": [{
              "ModuleName": "process_pre_spike_aer_Pipeline_LTD_LOOP",
              "InstanceName": "grp_process_pre_spike_aer_Pipeline_LTD_LOOP_fu_443",
              "BindInstances": "icmp_ln271_fu_597_p2 post_t_trace_3_fu_614_p3 post_t_last_spike_time_3_fu_621_p3 icmp_ln216_fu_746_p2 dt_fu_656_p2 icmp_ln222_fu_670_p2 mul_8ns_8ns_16_1_1_U183 or_ln222_fu_841_p2 post_trace_val_1_fu_845_p3 icmp_ln275_fu_853_p2 current_w_fu_945_p3 w_fu_956_p2 icmp_ln237_fu_1064_p2 select_ln236_fu_1069_p3 post_t_trace_2_fu_628_p3 post_t_last_spike_time_2_fu_635_p3 icmp_ln216_1_fu_764_p2 dt_1_fu_681_p2 icmp_ln222_1_fu_695_p2 mul_8ns_8ns_16_1_1_U184 or_ln222_1_fu_878_p2 post_trace_val_3_fu_882_p3 icmp_ln275_1_fu_890_p2 current_w_1_fu_969_p3 w_1_fu_980_p2 icmp_ln237_1_fu_1078_p2 select_ln236_1_fu_1083_p3 post_t_trace_1_fu_782_p3 post_t_last_spike_time_1_fu_642_p3 icmp_ln216_2_fu_906_p2 dt_2_fu_706_p2 icmp_ln222_2_fu_720_p2 mul_8ns_8ns_16_1_1_U185 or_ln222_2_fu_999_p2 post_trace_val_5_fu_1003_p3 icmp_ln275_2_fu_1011_p2 current_w_2_fu_1095_p3 w_2_fu_1106_p2 icmp_ln237_2_fu_1140_p2 select_ln236_2_fu_1145_p3 post_t_trace_fu_793_p3 post_t_last_spike_time_fu_649_p3 icmp_ln216_3_fu_924_p2 dt_3_fu_726_p2 icmp_ln222_3_fu_740_p2 mul_8ns_8ns_16_1_1_U186 or_ln222_3_fu_1036_p2 post_trace_val_7_fu_1040_p3 icmp_ln275_3_fu_1048_p2 current_w_3_fu_1119_p3 w_3_fu_1130_p2 icmp_ln237_3_fu_1154_p2 select_ln236_3_fu_1159_p3 add_ln266_fu_603_p2 EXP_DECAY_LUT_U"
            }]
        },
        {
          "ModuleName": "process_post_spike_aer",
          "InstanceName": "grp_process_post_spike_aer_fu_2034",
          "BindInstances": "sparsemux_17_3_8_1_1_U301 sparsemux_17_3_16_1_1_U300 icmp_ln216_fu_658_p2 dt_fu_593_p2 icmp_ln222_fu_608_p2 mul_8ns_8ns_16_1_1_U302 or_ln222_fu_685_p2 decayed_post_1_fu_690_p3 new_trace_fu_702_p2 select_ln309_fu_720_p3",
          "Instances": [{
              "ModuleName": "process_post_spike_aer_Pipeline_LTP_LOOP",
              "InstanceName": "grp_process_post_spike_aer_Pipeline_LTP_LOOP_fu_449",
              "BindInstances": "add_ln330_fu_924_p2 icmp_ln319_fu_705_p2 pre_t_trace_3_fu_711_p3 pre_t_last_spike_time_3_fu_719_p3 icmp_ln216_fu_849_p2 dt_fu_759_p2 icmp_ln222_fu_773_p2 mul_8ns_8ns_16_1_1_U264 or_ln222_fu_950_p2 pre_trace_val_1_fu_954_p3 icmp_ln323_fu_962_p2 sparsemux_9_2_8_1_1_U268 add_ln333_fu_1093_p2 w_fu_1099_p2 icmp_ln236_fu_1268_p2 select_ln236_fu_1273_p3 pre_t_trace_2_fu_727_p3 pre_t_last_spike_time_2_fu_735_p3 icmp_ln216_4_fu_867_p2 dt_4_fu_784_p2 icmp_ln222_4_fu_798_p2 mul_8ns_8ns_16_1_1_U265 or_ln222_4_fu_987_p2 pre_trace_val_3_fu_991_p3 icmp_ln323_1_fu_999_p2 sparsemux_9_2_8_1_1_U269 add_ln333_2_fu_1148_p2 w_4_fu_1154_p2 icmp_ln236_1_fu_1284_p2 select_ln236_4_fu_1289_p3 add_ln330_1_fu_1177_p2 pre_t_trace_1_fu_885_p3 pre_t_last_spike_time_1_fu_743_p3 icmp_ln216_5_fu_1024_p2 dt_5_fu_809_p2 icmp_ln222_5_fu_823_p2 mul_8ns_8ns_16_1_1_U266 or_ln222_5_fu_1203_p2 pre_trace_val_5_fu_1207_p3 icmp_ln323_2_fu_1215_p2 sparsemux_9_2_8_1_1_U270 add_ln333_4_fu_1333_p2 w_5_fu_1339_p2 icmp_ln236_2_fu_1410_p2 select_ln236_5_fu_1415_p3 pre_t_trace_fu_896_p3 pre_t_last_spike_time_fu_751_p3 icmp_ln216_6_fu_1042_p2 dt_6_fu_829_p2 icmp_ln222_6_fu_843_p2 mul_8ns_8ns_16_1_1_U267 or_ln222_6_fu_1240_p2 pre_trace_val_7_fu_1244_p3 icmp_ln323_3_fu_1252_p2 sparsemux_9_2_8_1_1_U271 add_ln333_6_fu_1388_p2 w_6_fu_1394_p2 icmp_ln236_3_fu_1426_p2 select_ln236_6_fu_1431_p3 add_ln314_fu_691_p2 EXP_DECAY_LUT_U"
            }]
        },
        {
          "ModuleName": "apply_rstdp_reward",
          "InstanceName": "grp_apply_rstdp_reward_fu_2122",
          "BindInstances": "icmp_ln353_fu_309_p2 and_ln353_fu_315_p2 reward_mag_fu_329_p2 reward_mag_1_fu_335_p3 icmp_ln360_fu_353_p2 icmp_ln361_fu_369_p2 icmp_ln362_fu_385_p2 shift_sel_fu_419_p6 xor_ln360_fu_399_p2 and_ln361_fu_405_p2 sparsemux_7_2_2_1_1_U379 icmp_ln385_fu_444_p2 icmp_ln385_1_fu_449_p2 icmp_ln385_2_fu_454_p2 icmp_ln367_fu_462_p2 add_ln367_fu_468_p2 sparsemux_17_3_8_1_1_U380 icmp_ln371_fu_547_p2",
          "Instances": [{
              "ModuleName": "apply_rstdp_reward_Pipeline_RSTDP_INNER",
              "InstanceName": "grp_apply_rstdp_reward_Pipeline_RSTDP_INNER_fu_266",
              "BindInstances": "icmp_ln377_fu_490_p2 post_elig_fu_535_p3 icmp_ln378_fu_542_p2 mul_8s_8s_16_1_1_U346 sparsemux_9_3_7_1_1_U347 delta_fu_786_p2 delta_4_fu_792_p3 current_w_fu_678_p3 add_ln397_fu_806_p2 w_fu_811_p2 icmp_ln236_fu_827_p2 icmp_ln237_fu_833_p2 select_ln236_10_fu_1077_p3 or_ln236_fu_1084_p2 select_ln236_fu_1088_p3 post_elig_1_fu_548_p3 icmp_ln378_1_fu_555_p2 mul_8s_8s_16_1_1_U348 sparsemux_9_3_7_1_1_U349 delta_5_fu_842_p2 delta_6_fu_848_p3 current_w_7_fu_776_p3 add_ln397_2_fu_862_p2 w_7_fu_867_p2 icmp_ln236_4_fu_883_p2 icmp_ln237_4_fu_889_p2 select_ln236_11_fu_1097_p3 or_ln236_1_fu_1104_p2 select_ln236_7_fu_1108_p3 post_elig_2_fu_561_p3 icmp_ln378_2_fu_568_p2 mul_8s_8s_16_1_1_U350 sparsemux_9_3_7_1_1_U351 delta_7_fu_1120_p2 delta_8_fu_1126_p3 current_w_8_fu_1137_p3 add_ln397_4_fu_1148_p2 w_8_fu_1154_p2 icmp_ln236_5_fu_1223_p2 icmp_ln237_5_fu_1228_p2 select_ln236_12_fu_1233_p3 or_ln236_2_fu_1241_p2 select_ln236_8_fu_1247_p3 post_elig_3_fu_574_p3 icmp_ln378_3_fu_581_p2 mul_8s_8s_16_1_1_U352 sparsemux_9_3_7_1_1_U353 delta_9_fu_1173_p2 delta_10_fu_1179_p3 current_w_9_fu_1190_p3 add_ln397_6_fu_1201_p2 w_9_fu_1207_p2 icmp_ln236_6_fu_1256_p2 icmp_ln237_6_fu_1261_p2 select_ln236_13_fu_1266_p3 or_ln236_3_fu_1274_p2 select_ln236_9_fu_1280_p3 add_ln373_fu_496_p2"
            }]
        },
        {
          "ModuleName": "decay_eligibility_traces",
          "InstanceName": "grp_decay_eligibility_traces_fu_2176",
          "Instances": [
            {
              "ModuleName": "decay_eligibility_traces_Pipeline_DECAY_PRE",
              "InstanceName": "grp_decay_eligibility_traces_Pipeline_DECAY_PRE_fu_46",
              "BindInstances": "sub_ln416_fu_267_p2 sub_ln416_1_fu_287_p2 sub_ln416_2_fu_307_p2 sub_ln416_3_fu_327_p2 sub_ln416_4_fu_347_p2 sub_ln416_5_fu_367_p2 sub_ln416_6_fu_387_p2 sub_ln416_7_fu_407_p2 add_ln410_fu_242_p2"
            },
            {
              "ModuleName": "decay_eligibility_traces_Pipeline_DECAY_POST",
              "InstanceName": "grp_decay_eligibility_traces_Pipeline_DECAY_POST_fu_66",
              "BindInstances": "sub_ln425_fu_267_p2 sub_ln425_1_fu_287_p2 sub_ln425_2_fu_307_p2 sub_ln425_3_fu_327_p2 sub_ln425_4_fu_347_p2 sub_ln425_5_fu_367_p2 sub_ln425_6_fu_387_p2 sub_ln425_7_fu_407_p2 add_ln420_fu_242_p2"
            }
          ]
        }
      ]
    },
    "Info": {
      "encoder_reset_temporal_state": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "snn_top_hls_Pipeline_RESET_ELIG": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "snn_top_hls_Pipeline_RESET_TRACES": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "snn_top_hls_Pipeline_RESET_ENCODER": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "run_encoder_once_Pipeline_ENCODER_LOOP": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "run_encoder_once": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "process_pre_spike_aer_Pipeline_LTD_LOOP": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "process_pre_spike_aer": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "process_post_spike_aer_Pipeline_LTP_LOOP": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "process_post_spike_aer": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "apply_rstdp_reward_Pipeline_RSTDP_INNER": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "apply_rstdp_reward": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "decay_eligibility_traces_Pipeline_DECAY_PRE": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "decay_eligibility_traces_Pipeline_DECAY_POST": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "decay_eligibility_traces": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "snn_top_hls_Pipeline_WEIGHT_SUM": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "snn_top_hls": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "encoder_reset_temporal_state": {
        "Latency": {
          "LatencyBest": "66",
          "LatencyAvg": "66",
          "LatencyWorst": "66",
          "PipelineII": "65",
          "PipelineDepth": "",
          "PipelineType": "loop pipeline stpstp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.712"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_47_1",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "1",
            "PipelineType": "yes",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "0",
            "SourceLocation": ""
          }],
        "Area": {
          "FF": "9",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "56",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "snn_top_hls_Pipeline_RESET_ELIG": {
        "Latency": {
          "LatencyBest": "66",
          "LatencyAvg": "66",
          "LatencyWorst": "66",
          "PipelineII": "65",
          "PipelineDepth": "",
          "PipelineType": "loop pipeline stpstp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.712"
        },
        "Loops": [{
            "Name": "RESET_ELIG",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "1",
            "PipelineType": "yes",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "0",
            "SourceLocation": ""
          }],
        "Area": {
          "FF": "9",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "56",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "snn_top_hls_Pipeline_RESET_TRACES": {
        "Latency": {
          "LatencyBest": "66",
          "LatencyAvg": "66",
          "LatencyWorst": "66",
          "PipelineII": "65",
          "PipelineDepth": "",
          "PipelineType": "loop pipeline stpstp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.712"
        },
        "Loops": [{
            "Name": "RESET_TRACES",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "1",
            "PipelineType": "yes",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "0",
            "SourceLocation": ""
          }],
        "Area": {
          "FF": "9",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "56",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "snn_top_hls_Pipeline_RESET_ENCODER": {
        "Latency": {
          "LatencyBest": "66",
          "LatencyAvg": "66",
          "LatencyWorst": "66",
          "PipelineII": "65",
          "PipelineDepth": "",
          "PipelineType": "loop pipeline stpstp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.712"
        },
        "Loops": [{
            "Name": "RESET_ENCODER",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "1",
            "PipelineType": "yes",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "0",
            "SourceLocation": ""
          }],
        "Area": {
          "FF": "9",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "56",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER": {
        "Latency": {
          "LatencyBest": "4099",
          "LatencyAvg": "4099",
          "LatencyWorst": "4099",
          "PipelineII": "4097",
          "PipelineDepth": "",
          "PipelineType": "loop pipeline stpstp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.321"
        },
        "Loops": [{
            "Name": "INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER",
            "TripCount": "4096",
            "Latency": "4097",
            "PipelineII": "1",
            "PipelineDepth": "3",
            "PipelineType": "yes",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "0",
            "SourceLocation": ""
          }],
        "Area": {
          "FF": "39",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "144",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "run_encoder_once_Pipeline_ENCODER_LOOP": {
        "Latency": {
          "LatencyBest": "105",
          "LatencyAvg": "105",
          "LatencyWorst": "105",
          "PipelineII": "72",
          "PipelineDepth": "",
          "PipelineType": "loop pipeline stpstp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.570"
        },
        "Loops": [{
            "Name": "ENCODER_LOOP",
            "TripCount": "8",
            "Latency": "103",
            "PipelineII": "8",
            "PipelineDepth": "48",
            "PipelineType": "yes",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "0",
            "SourceLocation": "",
            "IssueType": "II Violation",
            "ViolationType": "Memory Dependency"
          }],
        "Area": {
          "DSP": "24",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "10",
          "FF": "8531",
          "AVAIL_FF": "106400",
          "UTIL_FF": "8",
          "LUT": "7639",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "14",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "run_encoder_once": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "54",
          "LatencyWorst": "106",
          "PipelineIIMin": "1",
          "PipelineIIMax": "106",
          "PipelineII": "1 ~ 106",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.570"
        },
        "Area": {
          "DSP": "24",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "10",
          "FF": "8566",
          "AVAIL_FF": "106400",
          "UTIL_FF": "8",
          "LUT": "7664",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "14",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "process_pre_spike_aer_Pipeline_LTD_LOOP": {
        "Latency": {
          "LatencyBest": "39",
          "LatencyAvg": "39",
          "LatencyWorst": "39",
          "PipelineII": "34",
          "PipelineDepth": "",
          "PipelineType": "loop pipeline stpstp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.492"
        },
        "Loops": [{
            "Name": "LTD_LOOP",
            "TripCount": "16",
            "Latency": "37",
            "PipelineII": "2",
            "PipelineDepth": "8",
            "PipelineType": "yes",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "0",
            "SourceLocation": ""
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "FF": "436",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "856",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "process_pre_spike_aer": {
        "Latency": {
          "LatencyBest": "46",
          "LatencyAvg": "46",
          "LatencyWorst": "46",
          "PipelineII": "46",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.241"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "FF": "538",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1111",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "process_post_spike_aer_Pipeline_LTP_LOOP": {
        "Latency": {
          "LatencyBest": "39",
          "LatencyAvg": "39",
          "LatencyWorst": "39",
          "PipelineII": "34",
          "PipelineDepth": "",
          "PipelineType": "loop pipeline stpstp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.996"
        },
        "Loops": [{
            "Name": "LTP_LOOP",
            "TripCount": "16",
            "Latency": "37",
            "PipelineII": "2",
            "PipelineDepth": "8",
            "PipelineType": "yes",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "0",
            "SourceLocation": ""
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "FF": "463",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1308",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "process_post_spike_aer": {
        "Latency": {
          "LatencyBest": "46",
          "LatencyAvg": "46",
          "LatencyWorst": "46",
          "PipelineII": "46",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.241"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "FF": "572",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1563",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "apply_rstdp_reward_Pipeline_RSTDP_INNER": {
        "Latency": {
          "LatencyBest": "37",
          "LatencyAvg": "37",
          "LatencyWorst": "37",
          "PipelineII": "34",
          "PipelineDepth": "",
          "PipelineType": "loop pipeline stpstp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.856"
        },
        "Loops": [{
            "Name": "RSTDP_INNER",
            "TripCount": "16",
            "Latency": "35",
            "PipelineII": "2",
            "PipelineDepth": "6",
            "PipelineType": "yes",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "0",
            "SourceLocation": ""
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "FF": "322",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "810",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "apply_rstdp_reward": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "738",
          "LatencyWorst": "2626",
          "PipelineIIMin": "1",
          "PipelineIIMax": "2626",
          "PipelineII": "1 ~ 2626",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.856"
        },
        "Loops": [{
            "Name": "RSTDP_OUTER",
            "TripCount": "64",
            "LatencyMin": "256",
            "LatencyMax": "2624",
            "Latency": "256 ~ 2624",
            "PipelineII": "",
            "PipelineDepthMin": "4",
            "PipelineDepthMax": "41",
            "PipelineDepth": "4 ~ 41",
            "PipelineType": "no",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "0",
            "SourceLocation": ""
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "FF": "366",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1065",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "decay_eligibility_traces_Pipeline_DECAY_PRE": {
        "Latency": {
          "LatencyBest": "11",
          "LatencyAvg": "11",
          "LatencyWorst": "11",
          "PipelineII": "9",
          "PipelineDepth": "",
          "PipelineType": "loop pipeline stpstp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.169"
        },
        "Loops": [{
            "Name": "DECAY_PRE",
            "TripCount": "8",
            "Latency": "9",
            "PipelineII": "1",
            "PipelineDepth": "3",
            "PipelineType": "yes",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "0",
            "SourceLocation": ""
          }],
        "Area": {
          "FF": "124",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "172",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "decay_eligibility_traces_Pipeline_DECAY_POST": {
        "Latency": {
          "LatencyBest": "11",
          "LatencyAvg": "11",
          "LatencyWorst": "11",
          "PipelineII": "9",
          "PipelineDepth": "",
          "PipelineType": "loop pipeline stpstp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.169"
        },
        "Loops": [{
            "Name": "DECAY_POST",
            "TripCount": "8",
            "Latency": "9",
            "PipelineII": "1",
            "PipelineDepth": "3",
            "PipelineType": "yes",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "0",
            "SourceLocation": ""
          }],
        "Area": {
          "FF": "124",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "172",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "decay_eligibility_traces": {
        "Latency": {
          "LatencyBest": "12",
          "LatencyAvg": "12",
          "LatencyWorst": "12",
          "PipelineII": "12",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.169"
        },
        "Area": {
          "FF": "252",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "360",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "snn_top_hls_Pipeline_WEIGHT_SUM": {
        "Latency": {
          "LatencyBest": "11",
          "LatencyAvg": "11",
          "LatencyWorst": "11",
          "PipelineII": "9",
          "PipelineDepth": "",
          "PipelineType": "loop pipeline stpstp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.954"
        },
        "Loops": [{
            "Name": "WEIGHT_SUM",
            "TripCount": "8",
            "Latency": "9",
            "PipelineII": "1",
            "PipelineDepth": "3",
            "PipelineType": "yes",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "0",
            "SourceLocation": ""
          }],
        "Area": {
          "FF": "61",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "248",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "snn_top_hls": {
        "Latency": {
          "LatencyBest": "29",
          "LatencyAvg": "13730485",
          "LatencyWorst": "187041181",
          "PipelineIIMin": "30",
          "PipelineIIMax": "187041182",
          "PipelineII": "30 ~ 187041182",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.241"
        },
        "Loops": [{
            "Name": "TIME_LOOP",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "187036890",
            "Latency": "0 ~ 187036890",
            "PipelineII": "",
            "PipelineDepthMin": "6",
            "PipelineDepthMax": "2854",
            "PipelineDepth": "6 ~ 2854",
            "PipelineType": "no",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "0",
            "SourceLocation": ""
          }],
        "Area": {
          "BRAM_18K": "83",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "29",
          "DSP": "24",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "10",
          "FF": "12492",
          "AVAIL_FF": "106400",
          "UTIL_FF": "11",
          "LUT": "22299",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "41",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-12-08 22:56:19 KST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2025.2"
  }
}
