,Unknown,Untouched,Logic,Declarations,Staging,Structure,Validity,Gating,Instrumentation,Comments,Whitespace,Total Meaningful Chars,Total Chars
TL-Verilog,0,286,302,0,4,51,0,0,0,19552,518,643,20713
top_gen.sv,0,0,0,17,1995,133,0,0,568,611,627,2145,3951
top.sv,0,286,424,515,0,131,0,0,0,19678,572,1356,21606
SystemVerilog Total,0,286,424,532,1995,264,0,0,568,20289,1199,3501,25557
Color,DarkGray,#305050,purple,blue,#509050,#1090c0,#E04010,orange,#C0C0F0,#C04040,gray,,
