// Seed: 3860871024
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  inout id_3;
  input id_2;
  inout id_1;
  assign id_3 = 1'b0 ? 1'd0 : id_1;
  logic id_4;
  type_8(
      ~id_2, id_2
  );
  logic id_5;
  assign id_1 = id_1;
  type_1 id_6 (
      .id_0(1 * 1),
      .id_1(id_2 & id_4),
      .id_2(id_5)
  );
endmodule
