

================================================================
== Synthesis Summary Report of 'equalizer'
================================================================
+ General Information: 
    * Date:           Wed Mar 27 17:45:56 2024
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        Audio_Equalizer_Vitis
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+--------+-----------+-----------+-----+
    |                        Modules                       | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |        |        |           |           |     |
    |                        & Loops                       | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM  |   DSP  |     FF    |    LUT    | URAM|
    +------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+--------+-----------+-----------+-----+
    |+ equalizer                                           |     -|  0.00|      168|  1.680e+03|         -|      169|     -|        no|  3 (1%)|  9 (4%)|  3226 (3%)|  3325 (6%)|    -|
    | + equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop   |     -|  0.00|       45|    450.000|         -|       45|     -|        no|       -|       -|  358 (~0%)|  257 (~0%)|    -|
    |  o Lowfreq_Shift_Accumulate_Loop                     |     -|  7.30|       43|    430.000|        12|        1|    33|       yes|       -|       -|          -|          -|    -|
    | + equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop   |     -|  0.00|       45|    450.000|         -|       45|     -|        no|       -|       -|  358 (~0%)|  257 (~0%)|    -|
    |  o Midfreq_Shift_Accumulate_Loop                     |     -|  7.30|       43|    430.000|        12|        1|    33|       yes|       -|       -|          -|          -|    -|
    | + equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop  |     -|  0.00|       45|    450.000|         -|       45|     -|        no|       -|       -|  358 (~0%)|  257 (~0%)|    -|
    |  o Highfreq_Shift_Accumulate_Loop                    |     -|  7.30|       43|    430.000|        12|        1|    33|       yes|       -|       -|          -|          -|    -|
    +------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+--------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+------------------+--------+-------+--------+-------------------------------+
| Interface     | Register         | Offset | Width | Access | Description                   |
+---------------+------------------+--------+-------+--------+-------------------------------+
| s_axi_control | lowfreq_coefs_1  | 0x10   | 32    | W      | Data signal of lowfreq_coefs  |
| s_axi_control | lowfreq_coefs_2  | 0x14   | 32    | W      | Data signal of lowfreq_coefs  |
| s_axi_control | midfreq_coefs_1  | 0x1c   | 32    | W      | Data signal of midfreq_coefs  |
| s_axi_control | midfreq_coefs_2  | 0x20   | 32    | W      | Data signal of midfreq_coefs  |
| s_axi_control | highfreq_coefs_1 | 0x28   | 32    | W      | Data signal of highfreq_coefs |
| s_axi_control | highfreq_coefs_2 | 0x2c   | 32    | W      | Data signal of highfreq_coefs |
+---------------+------------------+--------+-------+--------+-------------------------------+

* AXIS
+------------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| Interface  | Register Mode | TDATA | TDEST | TID | TKEEP | TLAST | TREADY | TSTRB | TUSER | TVALID |
+------------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| SIGNAL_IN  | both          | 32    | 6     | 5   | 4     | 1     | 1      | 4     | 2     | 1      |
| SIGNAL_OUT | both          | 32    | 6     | 5   | 4     | 1     | 1      | 4     | 2     | 1      |
+------------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------------+-----------+--------------------------------------------+
| Argument       | Direction | Datatype                                   |
+----------------+-----------+--------------------------------------------+
| SIGNAL_IN      | in        | stream<hls::axis<ap_int<32>, 2, 5, 6>, 0>& |
| SIGNAL_OUT     | out       | stream<hls::axis<ap_int<32>, 2, 5, 6>, 0>& |
| lowfreq_coefs  | in        | int*                                       |
| midfreq_coefs  | in        | int*                                       |
| highfreq_coefs | in        | int*                                       |
+----------------+-----------+--------------------------------------------+

* SW-to-HW Mapping
+----------------+---------------+-----------+----------+--------------------------------------------+
| Argument       | HW Interface  | HW Type   | HW Usage | HW Info                                    |
+----------------+---------------+-----------+----------+--------------------------------------------+
| SIGNAL_IN      | SIGNAL_IN     | interface |          |                                            |
| SIGNAL_OUT     | SIGNAL_OUT    | interface |          |                                            |
| lowfreq_coefs  | m_axi_gmem    | interface |          |                                            |
| lowfreq_coefs  | s_axi_control | register  | offset   | name=lowfreq_coefs_1 offset=0x10 range=32  |
| lowfreq_coefs  | s_axi_control | register  | offset   | name=lowfreq_coefs_2 offset=0x14 range=32  |
| midfreq_coefs  | m_axi_gmem    | interface |          |                                            |
| midfreq_coefs  | s_axi_control | register  | offset   | name=midfreq_coefs_1 offset=0x1c range=32  |
| midfreq_coefs  | s_axi_control | register  | offset   | name=midfreq_coefs_2 offset=0x20 range=32  |
| highfreq_coefs | m_axi_gmem    | interface |          |                                            |
| highfreq_coefs | s_axi_control | register  | offset   | name=highfreq_coefs_1 offset=0x28 range=32 |
| highfreq_coefs | s_axi_control | register  | offset   | name=highfreq_coefs_2 offset=0x2c range=32 |
+----------------+---------------+-----------+----------+--------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Bursts and Widening Missed
+--------------+----------------+--------------------------------+------------------------+------------+--------------------+
| HW Interface | Variable       | Loop                           | Problem                | Resolution | Location           |
+--------------+----------------+--------------------------------+------------------------+------------+--------------------+
| m_axi_gmem   | lowfreq_coefs  | Lowfreq_Shift_Accumulate_Loop  | Stride is incompatible | 214-230    | equalizer.cpp:44:2 |
| m_axi_gmem   | midfreq_coefs  | Midfreq_Shift_Accumulate_Loop  | Stride is incompatible | 214-230    | equalizer.cpp:54:2 |
| m_axi_gmem   | highfreq_coefs | Highfreq_Shift_Accumulate_Loop | Stride is incompatible | 214-230    | equalizer.cpp:64:2 |
+--------------+----------------+--------------------------------+------------------------+------------+--------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+------------------------------------------------------+-----+--------+-----------------------+-----+--------+---------+
| Name                                                 | DSP | Pragma | Variable              | Op  | Impl   | Latency |
+------------------------------------------------------+-----+--------+-----------------------+-----+--------+---------+
| + equalizer                                          | 9   |        |                       |     |        |         |
|   mul_32s_32s_32_2_1_U16                             | 3   |        | mul_ln49              | mul | auto   | 1       |
|   lowfreq_accumulate_fu_369_p2                       | -   |        | lowfreq_accumulate    | add | fabric | 0       |
|   mul_32s_32s_32_2_1_U17                             | 3   |        | mul_ln59              | mul | auto   | 1       |
|   midfreq_accumulate_fu_382_p2                       | -   |        | midfreq_accumulate    | add | fabric | 0       |
|   mul_32s_32s_32_2_1_U18                             | 3   |        | mul_ln69              | mul | auto   | 1       |
|   SIGNAL_OUT_TDATA_int_regslice                      | -   |        | highfreq_accumulate   | add | fabric | 0       |
|  + equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop  | 0   |        |                       |     |        |         |
|    add_ln44_fu_150_p2                                | -   |        | add_ln44              | add | fabric | 0       |
|    add_ln46_fu_177_p2                                | -   |        | add_ln46              | add | fabric | 0       |
|    lowfreq_accumulate_1_fu_219_p2                    | -   |        | lowfreq_accumulate_1  | add | fabric | 0       |
|  + equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop  | 0   |        |                       |     |        |         |
|    add_ln54_fu_150_p2                                | -   |        | add_ln54              | add | fabric | 0       |
|    add_ln56_fu_177_p2                                | -   |        | add_ln56              | add | fabric | 0       |
|    midfreq_accumulate_1_fu_219_p2                    | -   |        | midfreq_accumulate_1  | add | fabric | 0       |
|  + equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop | 0   |        |                       |     |        |         |
|    add_ln64_fu_150_p2                                | -   |        | add_ln64              | add | fabric | 0       |
|    add_ln66_fu_177_p2                                | -   |        | add_ln66              | add | fabric | 0       |
|    highfreq_accumulate_1_fu_219_p2                   | -   |        | highfreq_accumulate_1 | add | fabric | 0       |
+------------------------------------------------------+-----+--------+-----------------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+------------------------+------+------+--------+--------------------+---------+------+---------+
| Name                   | BRAM | URAM | Pragma | Variable           | Storage | Impl | Latency |
+------------------------+------+------+--------+--------------------+---------+------+---------+
| + equalizer            | 3    | 0    |        |                    |         |      |         |
|   lowfreq_shift_reg_U  | 1    | -    |        | lowfreq_shift_reg  | ram_s2p | auto | 1       |
|   midfreq_shift_reg_U  | 1    | -    |        | midfreq_shift_reg  | ram_s2p | auto | 1       |
|   highfreq_shift_reg_U | 1    | -    |        | highfreq_shift_reg | ram_s2p | auto | 1       |
+------------------------+------+------+--------+--------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Ignored Pragmas
+-----------+------------------+-------------------------------+-------------------------------------------+
| Type      | Options          | Location                      | Messages                                  |
+-----------+------------------+-------------------------------+-------------------------------------------+
| interface | ap_ctrl_non port | equalizer.cpp:26 in equalizer | unexpected pragma parameter 'ap_ctrl_non' |
+-----------+------------------+-------------------------------+-------------------------------------------+

* Valid Pragma Syntax
+-----------+------------------------------------+-----------------------------------------------+
| Type      | Options                            | Location                                      |
+-----------+------------------------------------+-----------------------------------------------+
| interface | axis port=SIGNAL_IN                | equalizer.cpp:21 in equalizer, SIGNAL_IN      |
| interface | axis port=SIGNAL_OUT               | equalizer.cpp:22 in equalizer, SIGNAL_OUT     |
| interface | m_axi depth=33 port=lowfreq_coefs  | equalizer.cpp:23 in equalizer, lowfreq_coefs  |
| interface | m_axi depth=33 port=midfreq_coefs  | equalizer.cpp:24 in equalizer, midfreq_coefs  |
| interface | m_axi depth=33 port=highfreq_coefs | equalizer.cpp:25 in equalizer, highfreq_coefs |
+-----------+------------------------------------+-----------------------------------------------+


