{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1476400187816 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1476400187839 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 13 20:09:47 2016 " "Processing started: Thu Oct 13 20:09:47 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1476400187839 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476400187839 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476400187839 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1476400189684 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1476400189684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_component.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_component.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_component-Behavior " "Found design unit 1: alu_component-Behavior" {  } { { "alu_component.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/alu_component.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476400239483 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_component " "Found entity 1: alu_component" {  } { { "alu_component.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/alu_component.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476400239483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476400239483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 components " "Found design unit 1: components" {  } { { "components.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/components.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476400239494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476400239494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uc-Behavior " "Found design unit 1: uc-Behavior" {  } { { "uc.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/uc.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476400239505 ""} { "Info" "ISGN_ENTITY_NAME" "1 uc " "Found entity 1: uc" {  } { { "uc.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/uc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476400239505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476400239505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trin-Behavior " "Found design unit 1: trin-Behavior" {  } { { "trin.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/trin.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476400239515 ""} { "Info" "ISGN_ENTITY_NAME" "1 trin " "Found entity 1: trin" {  } { { "trin.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/trin.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476400239515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476400239515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regn-Behavior " "Found design unit 1: regn-Behavior" {  } { { "regn.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/regn.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476400239524 ""} { "Info" "ISGN_ENTITY_NAME" "1 regn " "Found entity 1: regn" {  } { { "regn.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/regn.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476400239524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476400239524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-Behavior " "Found design unit 1: cpu-Behavior" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476400239533 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476400239533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476400239533 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1476400239653 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "r0_stream cpu.vhd(9) " "VHDL Signal Declaration warning at cpu.vhd(9): used implicit default value for signal \"r0_stream\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1476400239655 "|cpu"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "r1_stream cpu.vhd(9) " "VHDL Signal Declaration warning at cpu.vhd(9): used implicit default value for signal \"r1_stream\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1476400239655 "|cpu"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "r2_stream cpu.vhd(9) " "VHDL Signal Declaration warning at cpu.vhd(9): used implicit default value for signal \"r2_stream\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1476400239655 "|cpu"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "r3_stream cpu.vhd(9) " "VHDL Signal Declaration warning at cpu.vhd(9): used implicit default value for signal \"r3_stream\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1476400239655 "|cpu"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rsys_stream cpu.vhd(9) " "VHDL Signal Declaration warning at cpu.vhd(9): used implicit default value for signal \"rsys_stream\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1476400239656 "|cpu"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rtemp0_stream cpu.vhd(9) " "VHDL Signal Declaration warning at cpu.vhd(9): used implicit default value for signal \"rtemp0_stream\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1476400239656 "|cpu"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rtemp1_stream cpu.vhd(9) " "VHDL Signal Declaration warning at cpu.vhd(9): used implicit default value for signal \"rtemp1_stream\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1476400239656 "|cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uc uc:unit_control " "Elaborating entity \"uc\" for hierarchy \"uc:unit_control\"" {  } { { "cpu.vhd" "unit_control" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476400239712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_component alu_component:logical_unit " "Elaborating entity \"alu_component\" for hierarchy \"alu_component:logical_unit\"" {  } { { "cpu.vhd" "logical_unit" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476400239717 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataSource0 alu_component.vhd(19) " "VHDL Process Statement warning at alu_component.vhd(19): signal \"dataSource0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_component.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/alu_component.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1476400239719 "|cpu|alu_component:alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataSource1 alu_component.vhd(19) " "VHDL Process Statement warning at alu_component.vhd(19): signal \"dataSource1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_component.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/alu_component.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1476400239719 "|cpu|alu_component:alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataSource0 alu_component.vhd(21) " "VHDL Process Statement warning at alu_component.vhd(21): signal \"dataSource0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_component.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/alu_component.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1476400239719 "|cpu|alu_component:alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataSource1 alu_component.vhd(21) " "VHDL Process Statement warning at alu_component.vhd(21): signal \"dataSource1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_component.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/alu_component.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1476400239720 "|cpu|alu_component:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn regn:reg0 " "Elaborating entity \"regn\" for hierarchy \"regn:reg0\"" {  } { { "cpu.vhd" "reg0" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476400239722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trin trin:tri_imed " "Elaborating entity \"trin\" for hierarchy \"trin:tri_imed\"" {  } { { "cpu.vhd" "tri_imed" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476400239728 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "trin:tri_rtemp1\|F\[0\] BusWires\[0\] " "Removed fan-out from the always-disabled I/O buffer \"trin:tri_rtemp1\|F\[0\]\" to the node \"BusWires\[0\]\"" {  } { { "trin.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/trin.vhd" 8 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1476400240431 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "trin:tri_rtemp1\|F\[1\] BusWires\[1\] " "Removed fan-out from the always-disabled I/O buffer \"trin:tri_rtemp1\|F\[1\]\" to the node \"BusWires\[1\]\"" {  } { { "trin.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/trin.vhd" 8 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1476400240431 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "trin:tri_rtemp1\|F\[2\] BusWires\[2\] " "Removed fan-out from the always-disabled I/O buffer \"trin:tri_rtemp1\|F\[2\]\" to the node \"BusWires\[2\]\"" {  } { { "trin.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/trin.vhd" 8 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1476400240431 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "trin:tri_rtemp1\|F\[3\] BusWires\[3\] " "Removed fan-out from the always-disabled I/O buffer \"trin:tri_rtemp1\|F\[3\]\" to the node \"BusWires\[3\]\"" {  } { { "trin.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/trin.vhd" 8 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1476400240431 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "trin:tri_rtemp1\|F\[4\] BusWires\[4\] " "Removed fan-out from the always-disabled I/O buffer \"trin:tri_rtemp1\|F\[4\]\" to the node \"BusWires\[4\]\"" {  } { { "trin.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/trin.vhd" 8 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1476400240431 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "trin:tri_rtemp1\|F\[5\] BusWires\[5\] " "Removed fan-out from the always-disabled I/O buffer \"trin:tri_rtemp1\|F\[5\]\" to the node \"BusWires\[5\]\"" {  } { { "trin.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/trin.vhd" 8 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1476400240431 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "trin:tri_rtemp1\|F\[6\] BusWires\[6\] " "Removed fan-out from the always-disabled I/O buffer \"trin:tri_rtemp1\|F\[6\]\" to the node \"BusWires\[6\]\"" {  } { { "trin.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/trin.vhd" 8 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1476400240431 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "trin:tri_rtemp1\|F\[7\] BusWires\[7\] " "Removed fan-out from the always-disabled I/O buffer \"trin:tri_rtemp1\|F\[7\]\" to the node \"BusWires\[7\]\"" {  } { { "trin.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/trin.vhd" 8 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1476400240431 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "trin:tri_rtemp1\|F\[8\] BusWires\[8\] " "Removed fan-out from the always-disabled I/O buffer \"trin:tri_rtemp1\|F\[8\]\" to the node \"BusWires\[8\]\"" {  } { { "trin.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/trin.vhd" 8 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1476400240431 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "trin:tri_rtemp1\|F\[9\] BusWires\[9\] " "Removed fan-out from the always-disabled I/O buffer \"trin:tri_rtemp1\|F\[9\]\" to the node \"BusWires\[9\]\"" {  } { { "trin.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/trin.vhd" 8 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1476400240431 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "trin:tri_rtemp1\|F\[10\] BusWires\[10\] " "Removed fan-out from the always-disabled I/O buffer \"trin:tri_rtemp1\|F\[10\]\" to the node \"BusWires\[10\]\"" {  } { { "trin.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/trin.vhd" 8 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1476400240431 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "trin:tri_rtemp1\|F\[11\] BusWires\[11\] " "Removed fan-out from the always-disabled I/O buffer \"trin:tri_rtemp1\|F\[11\]\" to the node \"BusWires\[11\]\"" {  } { { "trin.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/trin.vhd" 8 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1476400240431 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "trin:tri_rtemp1\|F\[12\] BusWires\[12\] " "Removed fan-out from the always-disabled I/O buffer \"trin:tri_rtemp1\|F\[12\]\" to the node \"BusWires\[12\]\"" {  } { { "trin.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/trin.vhd" 8 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1476400240431 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "trin:tri_rtemp1\|F\[13\] BusWires\[13\] " "Removed fan-out from the always-disabled I/O buffer \"trin:tri_rtemp1\|F\[13\]\" to the node \"BusWires\[13\]\"" {  } { { "trin.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/trin.vhd" 8 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1476400240431 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "trin:tri_rtemp1\|F\[14\] BusWires\[14\] " "Removed fan-out from the always-disabled I/O buffer \"trin:tri_rtemp1\|F\[14\]\" to the node \"BusWires\[14\]\"" {  } { { "trin.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/trin.vhd" 8 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1476400240431 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "trin:tri_rtemp1\|F\[15\] BusWires\[15\] " "Removed fan-out from the always-disabled I/O buffer \"trin:tri_rtemp1\|F\[15\]\" to the node \"BusWires\[15\]\"" {  } { { "trin.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/trin.vhd" 8 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1476400240431 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Analysis & Synthesis" 0 -1 1476400240431 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "r0_stream\[0\] GND " "Pin \"r0_stream\[0\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|r0_stream[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r0_stream\[1\] GND " "Pin \"r0_stream\[1\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|r0_stream[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r0_stream\[2\] GND " "Pin \"r0_stream\[2\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|r0_stream[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r0_stream\[3\] GND " "Pin \"r0_stream\[3\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|r0_stream[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r0_stream\[4\] GND " "Pin \"r0_stream\[4\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|r0_stream[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r0_stream\[5\] GND " "Pin \"r0_stream\[5\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|r0_stream[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r0_stream\[6\] GND " "Pin \"r0_stream\[6\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|r0_stream[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r0_stream\[7\] GND " "Pin \"r0_stream\[7\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|r0_stream[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r0_stream\[8\] GND " "Pin \"r0_stream\[8\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|r0_stream[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r0_stream\[9\] GND " "Pin \"r0_stream\[9\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|r0_stream[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r0_stream\[10\] GND " "Pin \"r0_stream\[10\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|r0_stream[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r0_stream\[11\] GND " "Pin \"r0_stream\[11\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|r0_stream[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r0_stream\[12\] GND " "Pin \"r0_stream\[12\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|r0_stream[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r0_stream\[13\] GND " "Pin \"r0_stream\[13\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|r0_stream[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r0_stream\[14\] GND " "Pin \"r0_stream\[14\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|r0_stream[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r0_stream\[15\] GND " "Pin \"r0_stream\[15\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|r0_stream[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1_stream\[0\] GND " "Pin \"r1_stream\[0\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|r1_stream[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1_stream\[1\] GND " "Pin \"r1_stream\[1\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|r1_stream[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1_stream\[2\] GND " "Pin \"r1_stream\[2\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|r1_stream[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1_stream\[3\] GND " "Pin \"r1_stream\[3\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|r1_stream[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1_stream\[4\] GND " "Pin \"r1_stream\[4\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|r1_stream[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1_stream\[5\] GND " "Pin \"r1_stream\[5\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|r1_stream[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1_stream\[6\] GND " "Pin \"r1_stream\[6\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|r1_stream[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1_stream\[7\] GND " "Pin \"r1_stream\[7\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|r1_stream[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1_stream\[8\] GND " "Pin \"r1_stream\[8\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|r1_stream[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1_stream\[9\] GND " "Pin \"r1_stream\[9\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|r1_stream[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1_stream\[10\] GND " "Pin \"r1_stream\[10\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|r1_stream[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1_stream\[11\] GND " "Pin \"r1_stream\[11\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|r1_stream[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1_stream\[12\] GND " "Pin \"r1_stream\[12\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|r1_stream[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1_stream\[13\] GND " "Pin \"r1_stream\[13\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|r1_stream[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1_stream\[14\] GND " "Pin \"r1_stream\[14\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|r1_stream[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1_stream\[15\] GND " "Pin \"r1_stream\[15\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|r1_stream[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2_stream\[0\] GND " "Pin \"r2_stream\[0\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|r2_stream[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2_stream\[1\] GND " "Pin \"r2_stream\[1\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|r2_stream[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2_stream\[2\] GND " "Pin \"r2_stream\[2\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|r2_stream[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2_stream\[3\] GND " "Pin \"r2_stream\[3\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|r2_stream[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2_stream\[4\] GND " "Pin \"r2_stream\[4\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|r2_stream[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2_stream\[5\] GND " "Pin \"r2_stream\[5\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|r2_stream[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2_stream\[6\] GND " "Pin \"r2_stream\[6\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|r2_stream[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2_stream\[7\] GND " "Pin \"r2_stream\[7\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|r2_stream[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2_stream\[8\] GND " "Pin \"r2_stream\[8\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|r2_stream[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2_stream\[9\] GND " "Pin \"r2_stream\[9\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|r2_stream[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2_stream\[10\] GND " "Pin \"r2_stream\[10\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|r2_stream[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2_stream\[11\] GND " "Pin \"r2_stream\[11\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|r2_stream[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2_stream\[12\] GND " "Pin \"r2_stream\[12\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|r2_stream[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2_stream\[13\] GND " "Pin \"r2_stream\[13\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|r2_stream[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2_stream\[14\] GND " "Pin \"r2_stream\[14\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|r2_stream[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2_stream\[15\] GND " "Pin \"r2_stream\[15\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|r2_stream[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r3_stream\[0\] GND " "Pin \"r3_stream\[0\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|r3_stream[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r3_stream\[1\] GND " "Pin \"r3_stream\[1\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|r3_stream[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r3_stream\[2\] GND " "Pin \"r3_stream\[2\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|r3_stream[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r3_stream\[3\] GND " "Pin \"r3_stream\[3\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|r3_stream[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r3_stream\[4\] GND " "Pin \"r3_stream\[4\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|r3_stream[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r3_stream\[5\] GND " "Pin \"r3_stream\[5\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|r3_stream[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r3_stream\[6\] GND " "Pin \"r3_stream\[6\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|r3_stream[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r3_stream\[7\] GND " "Pin \"r3_stream\[7\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|r3_stream[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r3_stream\[8\] GND " "Pin \"r3_stream\[8\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|r3_stream[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r3_stream\[9\] GND " "Pin \"r3_stream\[9\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|r3_stream[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r3_stream\[10\] GND " "Pin \"r3_stream\[10\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|r3_stream[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r3_stream\[11\] GND " "Pin \"r3_stream\[11\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|r3_stream[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r3_stream\[12\] GND " "Pin \"r3_stream\[12\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|r3_stream[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r3_stream\[13\] GND " "Pin \"r3_stream\[13\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|r3_stream[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r3_stream\[14\] GND " "Pin \"r3_stream\[14\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|r3_stream[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r3_stream\[15\] GND " "Pin \"r3_stream\[15\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|r3_stream[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rsys_stream\[0\] GND " "Pin \"rsys_stream\[0\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|rsys_stream[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rsys_stream\[1\] GND " "Pin \"rsys_stream\[1\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|rsys_stream[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rsys_stream\[2\] GND " "Pin \"rsys_stream\[2\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|rsys_stream[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rsys_stream\[3\] GND " "Pin \"rsys_stream\[3\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|rsys_stream[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rsys_stream\[4\] GND " "Pin \"rsys_stream\[4\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|rsys_stream[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rsys_stream\[5\] GND " "Pin \"rsys_stream\[5\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|rsys_stream[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rsys_stream\[6\] GND " "Pin \"rsys_stream\[6\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|rsys_stream[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rsys_stream\[7\] GND " "Pin \"rsys_stream\[7\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|rsys_stream[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rsys_stream\[8\] GND " "Pin \"rsys_stream\[8\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|rsys_stream[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rsys_stream\[9\] GND " "Pin \"rsys_stream\[9\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|rsys_stream[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rsys_stream\[10\] GND " "Pin \"rsys_stream\[10\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|rsys_stream[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rsys_stream\[11\] GND " "Pin \"rsys_stream\[11\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|rsys_stream[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rsys_stream\[12\] GND " "Pin \"rsys_stream\[12\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|rsys_stream[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rsys_stream\[13\] GND " "Pin \"rsys_stream\[13\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|rsys_stream[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rsys_stream\[14\] GND " "Pin \"rsys_stream\[14\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|rsys_stream[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rsys_stream\[15\] GND " "Pin \"rsys_stream\[15\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|rsys_stream[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rtemp0_stream\[0\] GND " "Pin \"rtemp0_stream\[0\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|rtemp0_stream[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rtemp0_stream\[1\] GND " "Pin \"rtemp0_stream\[1\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|rtemp0_stream[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rtemp0_stream\[2\] GND " "Pin \"rtemp0_stream\[2\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|rtemp0_stream[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rtemp0_stream\[3\] GND " "Pin \"rtemp0_stream\[3\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|rtemp0_stream[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rtemp0_stream\[4\] GND " "Pin \"rtemp0_stream\[4\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|rtemp0_stream[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rtemp0_stream\[5\] GND " "Pin \"rtemp0_stream\[5\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|rtemp0_stream[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rtemp0_stream\[6\] GND " "Pin \"rtemp0_stream\[6\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|rtemp0_stream[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rtemp0_stream\[7\] GND " "Pin \"rtemp0_stream\[7\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|rtemp0_stream[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rtemp0_stream\[8\] GND " "Pin \"rtemp0_stream\[8\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|rtemp0_stream[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rtemp0_stream\[9\] GND " "Pin \"rtemp0_stream\[9\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|rtemp0_stream[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rtemp0_stream\[10\] GND " "Pin \"rtemp0_stream\[10\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|rtemp0_stream[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rtemp0_stream\[11\] GND " "Pin \"rtemp0_stream\[11\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|rtemp0_stream[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rtemp0_stream\[12\] GND " "Pin \"rtemp0_stream\[12\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|rtemp0_stream[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rtemp0_stream\[13\] GND " "Pin \"rtemp0_stream\[13\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|rtemp0_stream[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rtemp0_stream\[14\] GND " "Pin \"rtemp0_stream\[14\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|rtemp0_stream[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rtemp0_stream\[15\] GND " "Pin \"rtemp0_stream\[15\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|rtemp0_stream[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rtemp1_stream\[0\] GND " "Pin \"rtemp1_stream\[0\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|rtemp1_stream[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rtemp1_stream\[1\] GND " "Pin \"rtemp1_stream\[1\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|rtemp1_stream[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rtemp1_stream\[2\] GND " "Pin \"rtemp1_stream\[2\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|rtemp1_stream[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rtemp1_stream\[3\] GND " "Pin \"rtemp1_stream\[3\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|rtemp1_stream[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rtemp1_stream\[4\] GND " "Pin \"rtemp1_stream\[4\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|rtemp1_stream[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rtemp1_stream\[5\] GND " "Pin \"rtemp1_stream\[5\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|rtemp1_stream[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rtemp1_stream\[6\] GND " "Pin \"rtemp1_stream\[6\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|rtemp1_stream[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rtemp1_stream\[7\] GND " "Pin \"rtemp1_stream\[7\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|rtemp1_stream[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rtemp1_stream\[8\] GND " "Pin \"rtemp1_stream\[8\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|rtemp1_stream[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rtemp1_stream\[9\] GND " "Pin \"rtemp1_stream\[9\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|rtemp1_stream[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rtemp1_stream\[10\] GND " "Pin \"rtemp1_stream\[10\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|rtemp1_stream[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rtemp1_stream\[11\] GND " "Pin \"rtemp1_stream\[11\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|rtemp1_stream[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rtemp1_stream\[12\] GND " "Pin \"rtemp1_stream\[12\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|rtemp1_stream[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rtemp1_stream\[13\] GND " "Pin \"rtemp1_stream\[13\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|rtemp1_stream[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rtemp1_stream\[14\] GND " "Pin \"rtemp1_stream\[14\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|rtemp1_stream[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rtemp1_stream\[15\] GND " "Pin \"rtemp1_stream\[15\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476400240532 "|cpu|rtemp1_stream[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1476400240532 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1476400240631 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "377 " "Implemented 377 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1476400240655 ""} { "Info" "ICUT_CUT_TM_OPINS" "112 " "Implemented 112 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1476400240655 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1476400240655 ""} { "Info" "ICUT_CUT_TM_LCELLS" "223 " "Implemented 223 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1476400240655 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1476400240655 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 142 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 142 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "864 " "Peak virtual memory: 864 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1476400240892 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 13 20:10:40 2016 " "Processing ended: Thu Oct 13 20:10:40 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1476400240892 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:53 " "Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1476400240892 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1476400240892 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1476400240892 ""}
