# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../RV32EM-VHDL.srcs/sources_1/ip/Instruction_Memory/Instruction_Memory_sim_netlist.vhdl" \
"../../../../RV32EM-VHDL.srcs/sources_1/new/part.vhd" \
"../../../../RV32EM-VHDL.srcs/sources_1/new/IF_stage_tb.vhd" \

# Do not sort compile order
nosort
