ARM GAS  /tmp/ccCbMbVT.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"system_stm32f4xx.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.SystemInit,"ax",%progbits
  18              		.align	1
  19              		.global	SystemInit
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	SystemInit:
  26              	.LFB130:
  27              		.file 1 "/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c"
   1:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c **** /**
   2:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   ******************************************************************************
   3:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   * @file    system_stm32f4xx.c
   4:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   * @author  MCD Application Team
   5:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   * @brief   CMSIS Cortex-M4 Device Peripheral Access Layer System Source File.
   6:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   *
   7:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   *   This file provides two functions and one global variable to be called from 
   8:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   *   user application:
   9:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   *      - SystemInit(): This function is called at startup just after reset and 
  10:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   *                      before branch to main program. This call is made inside
  11:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   *                      the "startup_stm32f4xx.s" file.
  12:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   *
  13:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  14:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   *                                  by the user application to setup the SysTick 
  15:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   *                                  timer or configure other parameters.
  16:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   *                                     
  17:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  18:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   *                                 be called whenever the core clock is changed
  19:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   *                                 during program execution.
  20:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   *
  21:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   *
  22:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   ******************************************************************************
  23:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   * @attention
  24:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   *
  25:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   * <h2><center>&copy; COPYRIGHT 2017 STMicroelectronics</center></h2>
  26:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   *
  27:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   * Redistribution and use in source and binary forms, with or without modification,
  28:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   * are permitted provided that the following conditions are met:
  29:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  30:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   *      this list of conditions and the following disclaimer.
  31:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
ARM GAS  /tmp/ccCbMbVT.s 			page 2


  32:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   *      this list of conditions and the following disclaimer in the documentation
  33:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   *      and/or other materials provided with the distribution.
  34:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  35:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   *      may be used to endorse or promote products derived from this software
  36:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   *      without specific prior written permission.
  37:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   *
  38:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  39:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  40:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  41:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  42:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  43:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  44:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  45:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  46:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  47:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  48:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   *
  49:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   ******************************************************************************
  50:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   */
  51:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c **** 
  52:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c **** /** @addtogroup CMSIS
  53:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   * @{
  54:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   */
  55:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c **** 
  56:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c **** /** @addtogroup stm32f4xx_system
  57:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   * @{
  58:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   */  
  59:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   
  60:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Includes
  61:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   * @{
  62:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   */
  63:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c **** 
  64:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c **** 
  65:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c **** #include "stm32f4xx.h"
  66:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c **** 
  67:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c **** #if !defined  (HSE_VALUE) 
  68:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   #define HSE_VALUE    ((uint32_t)25000000) /*!< Default value of the External oscillator in Hz */
  69:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c **** #endif /* HSE_VALUE */
  70:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c **** 
  71:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c **** #if !defined  (HSI_VALUE)
  72:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   #define HSI_VALUE    ((uint32_t)16000000) /*!< Value of the Internal oscillator in Hz*/
  73:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c **** #endif /* HSI_VALUE */
  74:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c **** 
  75:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c **** /**
  76:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   * @}
  77:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   */
  78:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c **** 
  79:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_TypesDefinitions
  80:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   * @{
  81:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   */
  82:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c **** 
  83:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c **** /**
  84:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   * @}
  85:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   */
  86:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c **** 
  87:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Defines
  88:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   * @{
ARM GAS  /tmp/ccCbMbVT.s 			page 3


  89:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   */
  90:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c **** 
  91:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c **** /************************* Miscellaneous Configuration ************************/
  92:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c **** /*!< Uncomment the following line if you need to use external SRAM or SDRAM as data memory  */
  93:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c **** #if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)\
  94:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****  || defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)\
  95:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****  || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx)
  96:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c **** /* #define DATA_IN_ExtSRAM */
  97:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c **** #endif /* STM32F40xxx || STM32F41xxx || STM32F42xxx || STM32F43xxx || STM32F469xx || STM32F479xx ||
  98:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****           STM32F412Zx || STM32F412Vx */
  99:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****  
 100:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c **** #if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)\
 101:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****  || defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
 102:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c **** /* #define DATA_IN_ExtSDRAM */
 103:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c **** #endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F446xx || STM32F469xx ||
 104:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****           STM32F479xx */
 105:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c **** 
 106:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c **** /*!< Uncomment the following line if you need to relocate your vector Table in
 107:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****      Internal SRAM. */
 108:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c **** /* #define VECT_TAB_SRAM */
 109:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c **** #define VECT_TAB_OFFSET  0x00 /*!< Vector Table base offset field. 
 110:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****                                    This value must be a multiple of 0x200. */
 111:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c **** /******************************************************************************/
 112:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c **** 
 113:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c **** /**
 114:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   * @}
 115:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   */
 116:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c **** 
 117:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Macros
 118:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   * @{
 119:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   */
 120:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c **** 
 121:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c **** /**
 122:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   * @}
 123:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   */
 124:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c **** 
 125:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Variables
 126:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   * @{
 127:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   */
 128:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   /* This variable is updated in three ways:
 129:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****       1) by calling CMSIS function SystemCoreClockUpdate()
 130:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****       2) by calling HAL API function HAL_RCC_GetHCLKFreq()
 131:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****       3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency 
 132:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****          Note: If you use this function to configure the system clock; then there
 133:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****                is no need to call the 2 first functions listed above, since SystemCoreClock
 134:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****                variable is updated automatically.
 135:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   */
 136:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c **** uint32_t SystemCoreClock = 16000000;
 137:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c **** const uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 138:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c **** const uint8_t APBPrescTable[8]  = {0, 0, 0, 0, 1, 2, 3, 4};
 139:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c **** /**
 140:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   * @}
 141:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   */
 142:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c **** 
 143:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_FunctionPrototypes
 144:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   * @{
 145:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   */
ARM GAS  /tmp/ccCbMbVT.s 			page 4


 146:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c **** 
 147:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c **** #if defined (DATA_IN_ExtSRAM) || defined (DATA_IN_ExtSDRAM)
 148:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   static void SystemInit_ExtMemCtl(void); 
 149:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c **** #endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */
 150:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c **** 
 151:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c **** /**
 152:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   * @}
 153:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   */
 154:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c **** 
 155:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Functions
 156:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   * @{
 157:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   */
 158:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c **** 
 159:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c **** /**
 160:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   * @brief  Setup the microcontroller system
 161:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   *         Initialize the FPU setting, vector table location and External memory 
 162:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   *         configuration.
 163:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   * @param  None
 164:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   * @retval None
 165:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   */
 166:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c **** void SystemInit(void)
 167:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c **** {
  28              		.loc 1 167 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
 168:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   /* FPU settings ------------------------------------------------------------*/
 169:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 170:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****     SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  33              		.loc 1 170 0
  34 0000 054B     		ldr	r3, .L2
  35 0002 D3F88820 		ldr	r2, [r3, #136]
  36 0006 42F47002 		orr	r2, r2, #15728640
  37 000a C3F88820 		str	r2, [r3, #136]
 171:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   #endif
 172:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c **** 
 173:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c **** #if defined (DATA_IN_ExtSRAM) || defined (DATA_IN_ExtSDRAM)
 174:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   SystemInit_ExtMemCtl(); 
 175:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c **** #endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */
 176:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c **** 
 177:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   /* Configure the Vector Table location add offset address ------------------*/
 178:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c **** #ifdef VECT_TAB_SRAM
 179:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
 180:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c **** #else
 181:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
  38              		.loc 1 181 0
  39 000e 4FF00062 		mov	r2, #134217728
  40 0012 9A60     		str	r2, [r3, #8]
  41 0014 7047     		bx	lr
  42              	.L3:
  43 0016 00BF     		.align	2
  44              	.L2:
  45 0018 00ED00E0 		.word	-536810240
  46              		.cfi_endproc
  47              	.LFE130:
  49              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
ARM GAS  /tmp/ccCbMbVT.s 			page 5


  50              		.align	1
  51              		.global	SystemCoreClockUpdate
  52              		.syntax unified
  53              		.thumb
  54              		.thumb_func
  55              		.fpu fpv4-sp-d16
  57              	SystemCoreClockUpdate:
  58              	.LFB131:
 182:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c **** #endif
 183:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c **** }
 184:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c **** 
 185:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c **** /**
 186:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****    * @brief  Update SystemCoreClock variable according to Clock Register Values.
 187:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
 188:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   *         be used by the user application to setup the SysTick timer or configure
 189:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   *         other parameters.
 190:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   *           
 191:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   * @note   Each time the core clock (HCLK) changes, this function must be called
 192:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 193:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   *         based on this variable will be incorrect.         
 194:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   *     
 195:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   * @note   - The system frequency computed by this function is not the real 
 196:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   *           frequency in the chip. It is calculated based on the predefined 
 197:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   *           constant and the selected clock source:
 198:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   *             
 199:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
 200:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   *                                              
 201:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
 202:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   *                          
 203:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**) 
 204:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   *             or HSI_VALUE(*) multiplied/divided by the PLL factors.
 205:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   *         
 206:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   *         (*) HSI_VALUE is a constant defined in stm32f4xx_hal_conf.h file (default value
 207:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   *             16 MHz) but the real value may vary depending on the variations
 208:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   *             in voltage and temperature.   
 209:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   *    
 210:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   *         (**) HSE_VALUE is a constant defined in stm32f4xx_hal_conf.h file (its value
 211:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   *              depends on the application requirements), user has to ensure that HSE_VALUE
 212:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   *              is same as the real frequency of the crystal used. Otherwise, this function
 213:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   *              may have wrong result.
 214:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   *                
 215:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   *         - The result of this function could be not correct when using fractional
 216:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   *           value for HSE crystal.
 217:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   *     
 218:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   * @param  None
 219:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   * @retval None
 220:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   */
 221:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c **** void SystemCoreClockUpdate(void)
 222:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c **** {
  59              		.loc 1 222 0
  60              		.cfi_startproc
  61              		@ args = 0, pretend = 0, frame = 0
  62              		@ frame_needed = 0, uses_anonymous_args = 0
  63              		@ link register save eliminated.
  64              	.LVL0:
 223:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 224:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   
ARM GAS  /tmp/ccCbMbVT.s 			page 6


 225:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 226:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
  65              		.loc 1 226 0
  66 0000 224B     		ldr	r3, .L14
  67 0002 9B68     		ldr	r3, [r3, #8]
  68 0004 03F00C03 		and	r3, r3, #12
  69              	.LVL1:
 227:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c **** 
 228:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   switch (tmp)
  70              		.loc 1 228 0
  71 0008 042B     		cmp	r3, #4
  72 000a 14D0     		beq	.L6
  73 000c 082B     		cmp	r3, #8
  74 000e 16D0     		beq	.L7
  75 0010 1BB1     		cbz	r3, .L13
 229:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   {
 230:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****     case 0x00:  /* HSI used as system clock source */
 231:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****       SystemCoreClock = HSI_VALUE;
 232:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****       break;
 233:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****     case 0x04:  /* HSE used as system clock source */
 234:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****       SystemCoreClock = HSE_VALUE;
 235:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****       break;
 236:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****     case 0x08:  /* PLL used as system clock source */
 237:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c **** 
 238:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****       /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
 239:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****          SYSCLK = PLL_VCO / PLL_P
 240:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****          */    
 241:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****       pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 242:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 243:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****       
 244:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****       if (pllsource != 0)
 245:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****       {
 246:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****         /* HSE used as PLL clock source */
 247:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****         pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 248:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****       }
 249:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****       else
 250:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****       {
 251:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****         /* HSI used as PLL clock source */
 252:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****         pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 253:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****       }
 254:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c **** 
 255:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****       pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 256:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****       SystemCoreClock = pllvco/pllp;
 257:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****       break;
 258:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****     default:
 259:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****       SystemCoreClock = HSI_VALUE;
  76              		.loc 1 259 0
  77 0012 1F4A     		ldr	r2, .L14+4
  78 0014 1F4B     		ldr	r3, .L14+8
  79              	.LVL2:
  80 0016 1A60     		str	r2, [r3]
 260:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****       break;
  81              		.loc 1 260 0
  82 0018 02E0     		b	.L9
  83              	.LVL3:
  84              	.L13:
 231:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****       break;
ARM GAS  /tmp/ccCbMbVT.s 			page 7


  85              		.loc 1 231 0
  86 001a 1D4A     		ldr	r2, .L14+4
  87 001c 1D4B     		ldr	r3, .L14+8
  88              	.LVL4:
  89 001e 1A60     		str	r2, [r3]
  90              	.LVL5:
  91              	.L9:
 261:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   }
 262:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   /* Compute HCLK frequency --------------------------------------------------*/
 263:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   /* Get HCLK prescaler */
 264:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
  92              		.loc 1 264 0
  93 0020 1A4B     		ldr	r3, .L14
  94 0022 9B68     		ldr	r3, [r3, #8]
  95 0024 C3F30313 		ubfx	r3, r3, #4, #4
  96 0028 1B4A     		ldr	r2, .L14+12
  97 002a D15C     		ldrb	r1, [r2, r3]	@ zero_extendqisi2
  98              	.LVL6:
 265:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   /* HCLK frequency */
 266:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****   SystemCoreClock >>= tmp;
  99              		.loc 1 266 0
 100 002c 194A     		ldr	r2, .L14+8
 101 002e 1368     		ldr	r3, [r2]
 102 0030 CB40     		lsrs	r3, r3, r1
 103 0032 1360     		str	r3, [r2]
 104 0034 7047     		bx	lr
 105              	.LVL7:
 106              	.L6:
 234:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****       break;
 107              		.loc 1 234 0
 108 0036 194A     		ldr	r2, .L14+16
 109 0038 164B     		ldr	r3, .L14+8
 110              	.LVL8:
 111 003a 1A60     		str	r2, [r3]
 235:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****     case 0x08:  /* PLL used as system clock source */
 112              		.loc 1 235 0
 113 003c F0E7     		b	.L9
 114              	.LVL9:
 115              	.L7:
 241:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 116              		.loc 1 241 0
 117 003e 134B     		ldr	r3, .L14
 118              	.LVL10:
 119 0040 5A68     		ldr	r2, [r3, #4]
 120              	.LVL11:
 242:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****       
 121              		.loc 1 242 0
 122 0042 5B68     		ldr	r3, [r3, #4]
 123 0044 03F03F03 		and	r3, r3, #63
 124              	.LVL12:
 244:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****       {
 125              		.loc 1 244 0
 126 0048 12F4800F 		tst	r2, #4194304
 127 004c 13D0     		beq	.L10
 247:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****       }
 128              		.loc 1 247 0
 129 004e 134A     		ldr	r2, .L14+16
ARM GAS  /tmp/ccCbMbVT.s 			page 8


 130              	.LVL13:
 131 0050 B2FBF3F2 		udiv	r2, r2, r3
 132 0054 0D4B     		ldr	r3, .L14
 133              	.LVL14:
 134 0056 5B68     		ldr	r3, [r3, #4]
 135 0058 C3F38813 		ubfx	r3, r3, #6, #9
 136 005c 03FB02F3 		mul	r3, r3, r2
 137              	.LVL15:
 138              	.L11:
 255:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****       SystemCoreClock = pllvco/pllp;
 139              		.loc 1 255 0
 140 0060 0A4A     		ldr	r2, .L14
 141 0062 5268     		ldr	r2, [r2, #4]
 142 0064 C2F30142 		ubfx	r2, r2, #16, #2
 143 0068 0132     		adds	r2, r2, #1
 144 006a 5200     		lsls	r2, r2, #1
 145              	.LVL16:
 256:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****       break;
 146              		.loc 1 256 0
 147 006c B3FBF2F3 		udiv	r3, r3, r2
 148              	.LVL17:
 149 0070 084A     		ldr	r2, .L14+8
 150              	.LVL18:
 151 0072 1360     		str	r3, [r2]
 257:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****     default:
 152              		.loc 1 257 0
 153 0074 D4E7     		b	.L9
 154              	.LVL19:
 155              	.L10:
 252:/home/phong/Documents/thesis/stm32f4/main/system_stm32f4xx.c ****       }
 156              		.loc 1 252 0
 157 0076 064A     		ldr	r2, .L14+4
 158              	.LVL20:
 159 0078 B2FBF3F2 		udiv	r2, r2, r3
 160 007c 034B     		ldr	r3, .L14
 161              	.LVL21:
 162 007e 5B68     		ldr	r3, [r3, #4]
 163 0080 C3F38813 		ubfx	r3, r3, #6, #9
 164 0084 03FB02F3 		mul	r3, r3, r2
 165              	.LVL22:
 166 0088 EAE7     		b	.L11
 167              	.L15:
 168 008a 00BF     		.align	2
 169              	.L14:
 170 008c 00380240 		.word	1073887232
 171 0090 0024F400 		.word	16000000
 172 0094 00000000 		.word	.LANCHOR0
 173 0098 00000000 		.word	.LANCHOR1
 174 009c 00127A00 		.word	8000000
 175              		.cfi_endproc
 176              	.LFE131:
 178              		.global	APBPrescTable
 179              		.global	AHBPrescTable
 180              		.global	SystemCoreClock
 181              		.section	.data.SystemCoreClock,"aw",%progbits
 182              		.align	2
 183              		.set	.LANCHOR0,. + 0
ARM GAS  /tmp/ccCbMbVT.s 			page 9


 186              	SystemCoreClock:
 187 0000 0024F400 		.word	16000000
 188              		.section	.rodata.AHBPrescTable,"a",%progbits
 189              		.align	2
 190              		.set	.LANCHOR1,. + 0
 193              	AHBPrescTable:
 194 0000 00       		.byte	0
 195 0001 00       		.byte	0
 196 0002 00       		.byte	0
 197 0003 00       		.byte	0
 198 0004 00       		.byte	0
 199 0005 00       		.byte	0
 200 0006 00       		.byte	0
 201 0007 00       		.byte	0
 202 0008 01       		.byte	1
 203 0009 02       		.byte	2
 204 000a 03       		.byte	3
 205 000b 04       		.byte	4
 206 000c 06       		.byte	6
 207 000d 07       		.byte	7
 208 000e 08       		.byte	8
 209 000f 09       		.byte	9
 210              		.section	.rodata.APBPrescTable,"a",%progbits
 211              		.align	2
 214              	APBPrescTable:
 215 0000 00       		.byte	0
 216 0001 00       		.byte	0
 217 0002 00       		.byte	0
 218 0003 00       		.byte	0
 219 0004 01       		.byte	1
 220 0005 02       		.byte	2
 221 0006 03       		.byte	3
 222 0007 04       		.byte	4
 223              		.text
 224              	.Letext0:
 225              		.file 2 "/home/phong/Documents/thesis/stm32f4/stm-idf/components/newlib/include/machine/_default_t
 226              		.file 3 "/home/phong/Documents/thesis/stm32f4/stm-idf/components/newlib/include/sys/_stdint.h"
 227              		.file 4 "/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h"
 228              		.file 5 "/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/device/stm32/stm32f4xx/incl
 229              		.file 6 "/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/device/stm32/stm32f4xx/incl
 230              		.file 7 "/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/include/stm3
ARM GAS  /tmp/ccCbMbVT.s 			page 10


DEFINED SYMBOLS
                            *ABS*:0000000000000000 system_stm32f4xx.c
     /tmp/ccCbMbVT.s:18     .text.SystemInit:0000000000000000 $t
     /tmp/ccCbMbVT.s:25     .text.SystemInit:0000000000000000 SystemInit
     /tmp/ccCbMbVT.s:45     .text.SystemInit:0000000000000018 $d
     /tmp/ccCbMbVT.s:50     .text.SystemCoreClockUpdate:0000000000000000 $t
     /tmp/ccCbMbVT.s:57     .text.SystemCoreClockUpdate:0000000000000000 SystemCoreClockUpdate
     /tmp/ccCbMbVT.s:170    .text.SystemCoreClockUpdate:000000000000008c $d
     /tmp/ccCbMbVT.s:214    .rodata.APBPrescTable:0000000000000000 APBPrescTable
     /tmp/ccCbMbVT.s:193    .rodata.AHBPrescTable:0000000000000000 AHBPrescTable
     /tmp/ccCbMbVT.s:186    .data.SystemCoreClock:0000000000000000 SystemCoreClock
     /tmp/ccCbMbVT.s:182    .data.SystemCoreClock:0000000000000000 $d
     /tmp/ccCbMbVT.s:189    .rodata.AHBPrescTable:0000000000000000 $d
     /tmp/ccCbMbVT.s:211    .rodata.APBPrescTable:0000000000000000 $d
                     .debug_frame:0000000000000010 $d

NO UNDEFINED SYMBOLS
