/wiki/Computer_architecture
/wiki/Bit
/wiki/Instruction_set
/wiki/8080
/wiki/Z80
/wiki/MC68000
/wiki/32-bit
/wiki/16-bit
/wiki/NS320xx
/wiki/64-bit_computing
/wiki/System/360
/wiki/Byte
/wiki/8-bit
/wiki/RISC
/wiki/Bytes
/wiki/Register_file
/wiki/Register_window
/wiki/Register_renaming
/wiki/Operand
/wiki/Processor_register
/wiki/Branch_(computer_science)
/wiki/Endianness
/wiki/MOS_Technology_6502
/wiki/Motorola_68000_series
/wiki/Complex_instruction_set_computer
/wiki/8051
/wiki/X86
/wiki/Advanced_Vector_Extensions
/wiki/X87
/wiki/IA-32
/wiki/MMX_(instruction_set)
/wiki/3DNow!
/wiki/Streaming_SIMD_Extensions
/wiki/SSE2
/wiki/Physical_Address_Extension
/wiki/X86-64
/wiki/SSE3
/wiki/SSE4
/wiki/Bit_Manipulation_Instruction_Sets
/wiki/AES_instruction_set
/wiki/FMA_instruction_set
/wiki/XOP_instruction_set
/wiki/F16C
/wiki/DEC_Alpha
/wiki/Reduced_instruction_set_computer
/wiki/Synopsys_ARC
/wiki/ARM_architecture
/wiki/Jazelle
/wiki/ARMv8-A
/wiki/Atmel_AVR_instruction_set
/wiki/AVR32
/wiki/Java_Virtual_Machine
/wiki/Blackfin
/wiki/CDC_Cyber
/wiki/Transmeta_Crusoe
/wiki/Elbrus_2000
/wiki/DLX
/wiki/ESi-RISC
/wiki/Itanium
/wiki/Explicitly_parallel_instruction_computing
/wiki/M32R
/wiki/LatticeMico32
/wiki/MIPS_architecture
/wiki/MDMX
/wiki/MIPS-3D
/wiki/MMIX
/wiki/OpenRISC
/wiki/PA-RISC
/wiki/Multimedia_Acceleration_eXtensions
/wiki/PDP-11
/wiki/Complex_instruction_set_computing
/wiki/PowerPC
/wiki/AltiVec
/wiki/Cell_(microprocessor)
/wiki/RISC-V
/wiki/RX_microcontroller_family
/wiki/S%2Bcore
/wiki/SPARC
/wiki/Visual_Instruction_Set
/wiki/SuperH
/wiki/IBM_System/360_architecture
/wiki/System/370
/wiki/Z/Architecture
/wiki/Transputer
/wiki/Stack_machine
/wiki/VAX
/wiki/Central_processing_unit
/wiki/CPU_design
/wiki/Comparison_of_CPU_microarchitectures
/wiki/List_of_instruction_sets
/wiki/Microprocessor
/wiki/Benchmark_(computing)
/wiki/Processor_(computing)
/wiki/Model_of_computation
/wiki/Turing_machine
/wiki/Universal_Turing_machine
/wiki/Post%E2%80%93Turing_machine
/wiki/Quantum_Turing_machine
/wiki/Belt_machine
/wiki/Finite-state_machine
/wiki/Finite_state_machine_with_datapath
/wiki/Hierarchical_state_machine
/wiki/Queue_automaton
/wiki/Register_machine
/wiki/Counter_machine
/wiki/Pointer_machine
/wiki/Random-access_machine
/wiki/Random-access_stored-program_machine
/wiki/Von_Neumann_architecture
/wiki/Harvard_architecture
/wiki/Modified_Harvard_architecture
/wiki/Dataflow_architecture
/wiki/Transport_triggered_architecture
/wiki/Cellular_architecture
/wiki/Computer_data_storage
/wiki/Non-uniform_memory_access
/wiki/Heterogenous_Unified_Memory_Access
/wiki/Load/store_architecture
/wiki/Register_memory_architecture
/wiki/Cache_hierarchy
/wiki/Memory_hierarchy
/wiki/Virtual_memory
/wiki/Secondary_storage
/wiki/Heterogeneous_System_Architecture
/wiki/Fabric_computing
/wiki/Multiprocessing
/wiki/Cognitive_computing
/wiki/Neuromorphic_computing
/wiki/Instruction_set_architecture
/wiki/Application-specific_instruction_set_processor
/wiki/Explicit_data_graph_execution
/wiki/TRIPS_architecture
/wiki/Very_long_instruction_word
/wiki/Minimal_instruction_set_computer
/wiki/One_instruction_set_computer
/wiki/No_instruction_set_computing
/wiki/Zero_instruction_set_computer
/wiki/Addressing_mode
/wiki/Power_Architecture
/wiki/IA-64
/wiki/Unicore
/wiki/MicroBlaze
/wiki/Instruction_cycle
/wiki/Instruction_pipelining
/wiki/Pipeline_stall
/wiki/Operand_forwarding
/wiki/Classic_RISC_pipeline
/wiki/Hazard_(computer_architecture)
/wiki/Data_dependency
/wiki/Structural_hazard
/wiki/Control_hazard
/wiki/False_sharing
/wiki/Out-of-order_execution
/wiki/Tomasulo_algorithm
/wiki/Reservation_station
/wiki/Re-order_buffer
/wiki/Speculative_execution
/wiki/Branch_predictor
/wiki/Memory_dependence_prediction
/wiki/Parallel_computing
/wiki/Bit-level_parallelism
/wiki/Bit-serial_architecture
/wiki/Word_(computer_architecture)
/wiki/Instruction-level_parallelism
/wiki/Scalar_processor
/wiki/Superscalar_processor
/wiki/Task_parallelism
/wiki/Thread_(computing)
/wiki/Process_(computing)
/wiki/Data_parallelism
/wiki/Vector_processor
/wiki/Memory-level_parallelism
/wiki/Distributed_architecture
/wiki/Multithreading_(computer_architecture)
/wiki/Temporal_multithreading
/wiki/Simultaneous_multithreading
/wiki/Hyper-threading
/wiki/Speculative_multithreading
/wiki/Preemption_(computing)
/wiki/Cooperative_multithreading
/wiki/Flynn%27s_taxonomy
/wiki/SISD
/wiki/SIMD
/wiki/SWAR
/wiki/Single_instruction,_multiple_threads
/wiki/MISD
/wiki/MIMD
/wiki/SPMD
/wiki/Computer_performance
/wiki/Transistor_count
/wiki/Instructions_per_cycle
/wiki/Cycles_per_instruction
/wiki/Instructions_per_second
/wiki/FLOPS
/wiki/Transactions_per_second
/wiki/SUPS
/wiki/Performance_per_watt
/wiki/Cache_performance_measurement_and_metric
/wiki/Computer_performance_by_orders_of_magnitude
/wiki/Graphics_processing_unit
/wiki/General-purpose_computing_on_graphics_processing_units
/wiki/Barrel_processor
/wiki/Stream_processing
/wiki/Coprocessor
/wiki/Application-specific_integrated_circuit
/wiki/Field-programmable_gate_array
/wiki/Complex_programmable_logic_device
/wiki/Multi-chip_module
/wiki/System_in_package
/wiki/Microcontroller
/wiki/Mobile_processor
/wiki/Notebook_processor
/wiki/Ultra-low-voltage_processor
/wiki/System_on_a_chip
/wiki/Multiprocessor_system-on-chip
/wiki/Programmable_system-on-chip
/wiki/Network_on_a_chip
/wiki/Hardware_acceleration
/wiki/AI_accelerator
/wiki/Vision_processing_unit
/wiki/Physics_processing_unit
/wiki/Digital_signal_processor
/wiki/Tensor_processing_unit
/wiki/Secure_cryptoprocessor
/wiki/Network_processor
/wiki/Baseband_processor
/wiki/1-bit_architecture
/wiki/2-bit_architecture
/wiki/4-bit
/wiki/48-bit
/wiki/128-bit
/wiki/256-bit
/wiki/512-bit
/wiki/Single-core
/wiki/Multi-core_processor
/wiki/Manycore_processor
/wiki/Heterogeneous_computing
/wiki/Processor_core
/wiki/Cache_(computing)
/wiki/CPU_cache
/wiki/Cache_replacement_policies
/wiki/Cache_coherence
/wiki/Bus_(computing)
/wiki/Clock_rate
/wiki/FIFO_(computing_and_electronics)
/wiki/Execution_unit
/wiki/Arithmetic_logic_unit
/wiki/Address_generation_unit
/wiki/Floating-point_unit
/wiki/Memory_management_unit
/wiki/Load%E2%80%93store_unit
/wiki/Translation_lookaside_buffer
/wiki/Digital_logic
/wiki/Combinational_logic
/wiki/Sequential_logic
/wiki/Glue_logic
/wiki/Logic_gate
/wiki/Quantum_logic_gate
/wiki/Gate_array
/wiki/Hardware_register
/wiki/Memory_buffer_register
/wiki/Program_counter
/wiki/Stack_register
/wiki/Control_unit
/wiki/Instruction_unit
/wiki/Data_buffer
/wiki/Write_buffer
/wiki/Microcode
/wiki/ROM_image
/wiki/Counter_(digital)
/wiki/Datapath
/wiki/Multiplexer
/wiki/Demultiplexer
/wiki/Adder_(electronics)
/wiki/Binary_multiplier
/wiki/CPU_multiplier
/wiki/Binary_decoder
/wiki/Address_decoder
/wiki/Sum_addressed_decoder
/wiki/Barrel_shifter
/wiki/Electronic_circuit
/wiki/Integrated_circuit
/wiki/Three-dimensional_integrated_circuit
/wiki/Mixed-signal_integrated_circuit
/wiki/Power_management_integrated_circuit
/wiki/Boolean_circuit
/wiki/Digital_circuit
/wiki/Analog_circuit
/wiki/Quantum_circuit
/wiki/Switch
/wiki/Power_management
/wiki/Power_Management_Unit
/wiki/Advanced_Power_Management
/wiki/Advanced_Configuration_and_Power_Interface
/wiki/Dynamic_frequency_scaling
/wiki/Dynamic_voltage_scaling
/wiki/Clock_gating
/wiki/History_of_general-purpose_CPUs
/wiki/Microprocessor_chronology
/wiki/Processor_design
/wiki/Digital_electronics
/wiki/Hardware_security_module
