<html><body><samp><pre>
<!@TC:1539631054>
#Build: Synplify Pro (R) N-2018.03G-Beta6, Build 118R, May 15 2018
#install: C:\Gowin\1.8\SynplifyPro
#OS: Windows 8 6.2
#Hostname: BEACONDEV3

# Tue Oct 16 03:17:34 2018

#Implementation: rev_1


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03G-Beta6
Install: C:\Gowin\1.8\SynplifyPro
OS: Windows 6.2

Hostname: BEACONDEV3

Implementation : rev_1
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp2018q1p1, Build 118R, Built May 15 2018 09:18:11</a>

@N: : <!@TM:1539631056> | Running in 64-bit mode 

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03G-Beta6
Install: C:\Gowin\1.8\SynplifyPro
OS: Windows 6.2

Hostname: BEACONDEV3

Implementation : rev_1
<a name=compilerReport2></a>Synopsys Verilog Compiler, Version comp2018q1p1, Build 118R, Built May 15 2018 09:18:11</a>

@N: : <!@TM:1539631056> | Running in 64-bit mode 
@N: : <!@TM:1539631056> | : Running Verilog Compiler in System Verilog mode 
@N: : <!@TM:1539631056> | : Running Verilog Compiler in Multiple File Compilation Unit mode 
@I::"C:\Gowin\1.8\SynplifyPro\lib\generic\gw1n.v" (library work)
@I::"C:\Gowin\1.8\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Gowin\1.8\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Gowin\1.8\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Gowin\1.8\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\fpga_led_tm1637\src\spi_master.v" (library work)
@I::"C:\fpga_led_tm1637\src\led_tm1637.v" (library work)
@I:"C:\fpga_led_tm1637\src\led_tm1637.v":"C:\fpga_led_tm1637\src\rom.v" (library work)
@I::"C:\fpga_led_tm1637\src\led_tm1637_rom.v" (library work)
Verilog syntax check successful!
File C:\fpga_led_tm1637\src\led_tm1637.v changed - recompiling
Selecting top level module demo
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637_rom.v:22:7:22:21:@N:CG364:@XP_MSG">led_tm1637_rom.v(22)</a><!@TM:1539631056> | Synthesizing module LED_TM1637_ROM in library work.
Opening data file led_tm1637_rom.mem from directory C:\fpga_led_tm1637\src
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637_rom.v:30:0:30:7:@W:CG532:@XP_MSG">led_tm1637_rom.v(30)</a><!@TM:1539631056> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:3:7:3:11:@N:CG364:@XP_MSG">led_tm1637.v(3)</a><!@TM:1539631056> | Synthesizing module demo in library work.
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:6:28:6:38:@W:CG360:@XP_MSG">led_tm1637.v(6)</a><!@TM:1539631056> | Removing wire tm1637_clk, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:7:28:7:38:@W:CG360:@XP_MSG">led_tm1637.v(7)</a><!@TM:1539631056> | Removing wire tm1637_dio, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:105:10:105:28:@W:CG360:@XP_MSG">led_tm1637.v(105)</a><!@TM:1539631056> | Removing wire tx_buffer_is_empty, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:106:10:106:22:@W:CG360:@XP_MSG">led_tm1637.v(106)</a><!@TM:1539631056> | Removing wire charreceived, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:108:0:108:6:@W:CL169:@XP_MSG">led_tm1637.v(108)</a><!@TM:1539631056> | Pruning unused register rd_spi[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:108:0:108:6:@W:CL169:@XP_MSG">led_tm1637.v(108)</a><!@TM:1539631056> | Pruning unused register wr_spi[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:108:0:108:6:@W:CL169:@XP_MSG">led_tm1637.v(108)</a><!@TM:1539631056> | Pruning unused register rx_data[7:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:108:0:108:6:@W:CL169:@XP_MSG">led_tm1637.v(108)</a><!@TM:1539631056> | Pruning unused register test_display_on[7:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:108:0:108:6:@W:CL169:@XP_MSG">led_tm1637.v(108)</a><!@TM:1539631056> | Pruning unused register test_display_off[7:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:108:0:108:6:@W:CL169:@XP_MSG">led_tm1637.v(108)</a><!@TM:1539631056> | Pruning unused register ss[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:108:0:108:6:@W:CL113:@XP_MSG">led_tm1637.v(108)</a><!@TM:1539631056> | Feedback mux created for signal spi_debug[3:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:108:0:108:6:@W:CL113:@XP_MSG">led_tm1637.v(108)</a><!@TM:1539631056> | Feedback mux created for signal rst_led[0:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
<font color=#A52A2A>@W:<a href="@W:CL250:@XP_HELP">CL250</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:108:0:108:6:@W:CL250:@XP_MSG">led_tm1637.v(108)</a><!@TM:1539631056> | All reachable assignments to rst_led[0] assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL250:@XP_HELP">CL250</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:108:0:108:6:@W:CL250:@XP_MSG">led_tm1637.v(108)</a><!@TM:1539631056> | All reachable assignments to spi_debug[3:0] assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:108:0:108:6:@W:CL279:@XP_MSG">led_tm1637.v(108)</a><!@TM:1539631056> | Pruning register bits 24 to 4 of cnt2[24:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:6:28:6:38:@W:CL156:@XP_MSG">led_tm1637.v(6)</a><!@TM:1539631056> | *Input tm1637_clk to expression [not] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:7:28:7:38:@W:CL156:@XP_MSG">led_tm1637.v(7)</a><!@TM:1539631056> | *Input tm1637_dio to expression [not] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:106:10:106:22:@W:CL156:@XP_MSG">led_tm1637.v(106)</a><!@TM:1539631056> | *Input charreceived[0] to expression [not] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:106:10:106:22:@W:CL156:@XP_MSG">led_tm1637.v(106)</a><!@TM:1539631056> | *Input charreceived[0] to expression [and] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:106:10:106:22:@W:CL156:@XP_MSG">led_tm1637.v(106)</a><!@TM:1539631056> | *Input charreceived[0] to expression [and] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:106:10:106:22:@W:CL156:@XP_MSG">led_tm1637.v(106)</a><!@TM:1539631056> | *Input charreceived[0] to expression [and] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:106:10:106:22:@W:CL156:@XP_MSG">led_tm1637.v(106)</a><!@TM:1539631056> | *Input un1_tm1637_dio[3:0] to expression [primux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:6:28:6:38:@W:CL157:@XP_MSG">led_tm1637.v(6)</a><!@TM:1539631056> | *Output tm1637_clk has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:7:28:7:38:@W:CL157:@XP_MSG">led_tm1637.v(7)</a><!@TM:1539631056> | *Output tm1637_dio has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.</font>

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 80MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 16 03:17:35 2018

###########################################################]

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03G-Beta6
Install: C:\Gowin\1.8\SynplifyPro
OS: Windows 6.2

Hostname: BEACONDEV3

Implementation : rev_1
<a name=compilerReport3></a>Synopsys Synopsys Netlist Linker, Version comp2018q1p1, Build 118R, Built May 15 2018 09:18:11</a>

@N: : <!@TM:1539631056> | Running in 64-bit mode 
File C:\fpga_led_tm1637\impl\synthesize\rev_1\synwork\layer0.srs changed - recompiling
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:3:7:3:11:@N:NF107:@XP_MSG">led_tm1637.v(3)</a><!@TM:1539631056> | Selected library: work cell: demo view verilog as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:3:7:3:11:@N:NF107:@XP_MSG">led_tm1637.v(3)</a><!@TM:1539631056> | Selected library: work cell: demo view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 16 03:17:36 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 16 03:17:36 2018

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1539631054>

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03G-Beta6
Install: C:\Gowin\1.8\SynplifyPro
OS: Windows 6.2

Hostname: BEACONDEV3

Database state : C:\fpga_led_tm1637\impl\synthesize\rev_1\synwork\|rev_1
<a name=compilerReport4></a>Synopsys Synopsys Netlist Linker, Version comp2018q1p1, Build 118R, Built May 15 2018 09:18:11</a>

@N: : <!@TM:1539631057> | Running in 64-bit mode 
File C:\fpga_led_tm1637\impl\synthesize\rev_1\synwork\fpga_led_tm1637_comp.srs changed - recompiling
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:3:7:3:11:@N:NF107:@XP_MSG">led_tm1637.v(3)</a><!@TM:1539631057> | Selected library: work cell: demo view verilog as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:3:7:3:11:@N:NF107:@XP_MSG">led_tm1637.v(3)</a><!@TM:1539631057> | Selected library: work cell: demo view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 16 03:17:37 2018

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1539631054>
# Tue Oct 16 03:17:38 2018


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03G-Beta6
Install: C:\Gowin\1.8\SynplifyPro
OS: Windows 6.2

Hostname: BEACONDEV3

Implementation : rev_1
<a name=mapperReport5></a>Synopsys Generic Technology Pre-mapping, Version mapgw, Build 1086R, Built May 17 2018 10:22:59</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1539631060> | No constraint file specified. 
Linked File:  <a href="C:\fpga_led_tm1637\impl\synthesize\rev_1\fpga_led_tm1637_scck.rpt:@XP_FILE">fpga_led_tm1637_scck.rpt</a>
Printing clock  summary report in "C:\fpga_led_tm1637\impl\synthesize\rev_1\fpga_led_tm1637_scck.rpt" file 
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1539631060> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1539631060> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1539631060> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 114MB)

@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:7:28:7:38:@N:MO111:@XP_MSG">led_tm1637.v(7)</a><!@TM:1539631060> | Tristate driver tm1637_dio (in view: work.demo(verilog)) on net tm1637_dio (in view: work.demo(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:6:28:6:38:@N:MO111:@XP_MSG">led_tm1637.v(6)</a><!@TM:1539631060> | Tristate driver tm1637_clk (in view: work.demo(verilog)) on net tm1637_clk (in view: work.demo(verilog)) has its enable tied to GND.
@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1539631060> | UMR3 is only supported for HAPS-80. 
@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1539631060> | UMR3 is only supported for HAPS-80. 
@N:<a href="@N:MF578:@XP_HELP">MF578</a> : <!@TM:1539631060> | Incompatible asynchronous control logic preventing generated clock conversion. 
syn_allowed_resources : blockrams=10  set on top level netlist demo

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 188MB peak: 190MB)



<a name=mapperReport6></a>Clock Summary</a>
******************

          Start                            Requested     Requested     Clock                           Clock                     Clock
Level     Clock                            Frequency     Period        Type                            Group                     Load 
--------------------------------------------------------------------------------------------------------------------------------------
0 -       demo|clk_50M                     252.8 MHz     3.955         inferred                        Autoconstr_clkgroup_0     26   
1 .         demo|clk_led_derived_clock     252.8 MHz     3.955         derived (from demo|clk_50M)     Autoconstr_clkgroup_0     86   
======================================================================================================================================



Clock Load Summary
***********************

                               Clock     Source                  Clock Pin                      Non-clock Pin     Non-clock Pin
Clock                          Load      Pin                     Seq Example                    Seq Example       Comb Example 
-------------------------------------------------------------------------------------------------------------------------------
demo|clk_50M                   26        clk_50M(port)           clk_led.C                      -                 -            
demo|clk_led_derived_clock     86        clk_led.Q[0](dffre)     debug_waiting_for_spi[0].C     -                 -            
===============================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:26:0:26:6:@W:MT529:@XP_MSG">led_tm1637.v(26)</a><!@TM:1539631060> | Found inferred clock demo|clk_50M which controls 26 sequential elements including cnt[24:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



<a name=clockReport7></a>#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 26 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 86 clock pin(s) of sequential element(s)
0 instances converted, 86 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
<a href="@|L:C:\fpga_led_tm1637\impl\synthesize\rev_1\synwork\fpga_led_tm1637_prem.srm@|S:clk_50M@|E:cnt[24:0]@|F:@syn_dgcc_clockid0_2==1@|M:ClockId_0_2 @XP_NAMES_BY_PROP">ClockId_0_2</a>       clk_50M             Unconstrained_port     26         cnt[24:0]      
=======================================================================================
============================================================= Gated/Generated Clocks =============================================================
Clock Tree ID     Driving Element     Drive Element Type     Unconverted Fanout     Sample Instance     Explanation                               
--------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|L:C:\fpga_led_tm1637\impl\synthesize\rev_1\synwork\fpga_led_tm1637_prem.srm@|S:clk_led.Q[0]@|E:step_id[6:0]@|F:@syn_dgcc_clockid0_0==1@|M:ClockId_0_0 @XP_NAMES_BY_PROP">ClockId_0_0</a>       clk_led.Q[0]        dffre                  86                     step_id[6:0]        Derived clock on input (not legal for GCC)
==================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: : <!@TM:1539631060> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:7:28:7:38:@N:MO111:@XP_MSG">led_tm1637.v(7)</a><!@TM:1539631060> | Tristate driver tm1637_dio (in view: work.demo(verilog)) on net tm1637_dio (in view: work.demo(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:6:28:6:38:@N:MO111:@XP_MSG">led_tm1637.v(6)</a><!@TM:1539631060> | Tristate driver tm1637_clk (in view: work.demo(verilog)) on net tm1637_clk (in view: work.demo(verilog)) has its enable tied to GND.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1539631060> | Writing default property annotation file C:\fpga_led_tm1637\impl\synthesize\rev_1\fpga_led_tm1637.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 188MB peak: 190MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 188MB peak: 190MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 188MB peak: 190MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 104MB peak: 190MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Tue Oct 16 03:17:40 2018

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1539631054>
# Tue Oct 16 03:17:40 2018


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03G-Beta6
Install: C:\Gowin\1.8\SynplifyPro
OS: Windows 6.2

Hostname: BEACONDEV3

Implementation : rev_1
<a name=mapperReport8></a>Synopsys Generic Technology Mapper, Version mapgw, Build 1086R, Built May 17 2018 10:22:59</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1539631065> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1539631065> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1539631065> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 188MB peak: 190MB)

@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:7:28:7:38:@N:MO111:@XP_MSG">led_tm1637.v(7)</a><!@TM:1539631065> | Tristate driver tm1637_dio (in view: work.demo(verilog)) on net tm1637_dio (in view: work.demo(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:6:28:6:38:@N:MO111:@XP_MSG">led_tm1637.v(6)</a><!@TM:1539631065> | Tristate driver tm1637_clk (in view: work.demo(verilog)) on net tm1637_clk (in view: work.demo(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:1539631065> | Auto Constrain mode is enabled 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 189MB peak: 190MB)

@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:108:0:108:6:@N:MO231:@XP_MSG">led_tm1637.v(108)</a><!@TM:1539631065> | Found counter in view:work.demo(verilog) instance repeat_count[14:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 189MB peak: 190MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 190MB peak: 190MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 191MB peak: 191MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 192MB peak: 192MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 192MB peak: 192MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 191MB peak: 192MB)

@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637_rom.v:31:14:31:24:@N:MO106:@XP_MSG">led_tm1637_rom.v(31)</a><!@TM:1539631065> | Found ROM oled_rom_init.dout_1[47:0] (in view: work.demo(verilog)) with 128 words by 48 bits.

Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 191MB peak: 193MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 194MB peak: 196MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -1.74ns		 212 /       112
   2		0h:00m:01s		    -1.74ns		 211 /       112
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:26:0:26:6:@N:FX271:@XP_MSG">led_tm1637.v(26)</a><!@TM:1539631065> | Replicating instance cnt[7] (in view: work.demo(verilog)) with 4 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:26:0:26:6:@N:FX271:@XP_MSG">led_tm1637.v(26)</a><!@TM:1539631065> | Replicating instance cnt[0] (in view: work.demo(verilog)) with 4 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:26:0:26:6:@N:FX271:@XP_MSG">led_tm1637.v(26)</a><!@TM:1539631065> | Replicating instance cnt[1] (in view: work.demo(verilog)) with 4 loads 1 time to improve timing.
Timing driven replication report
Added 3 Registers via timing driven replication
Added 0 LUTs via timing driven replication

   3		0h:00m:01s		    -1.74ns		 216 /       115
   4		0h:00m:01s		    -1.74ns		 218 /       115
   5		0h:00m:01s		    -1.74ns		 217 /       115
   6		0h:00m:01s		    -1.74ns		 218 /       115


   7		0h:00m:01s		    -1.68ns		 221 /       115
   8		0h:00m:01s		    -1.42ns		 221 /       115

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 195MB peak: 196MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1539631065> | The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.   

Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 195MB peak: 196MB)


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 124MB peak: 196MB)

Writing Analyst data base C:\fpga_led_tm1637\impl\synthesize\rev_1\synwork\fpga_led_tm1637_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 194MB peak: 196MB)

Writing Verilog Simulation files

Writing scf file... (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 195MB peak: 196MB)

@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1539631065> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1539631065> | Synopsys Constraint File capacitance units using default value of 1pF  
@A:<a href="@A:BN540:@XP_HELP">BN540</a> : <!@TM:1539631065> | No min timing constraints supplied; adding min timing constraints 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 193MB peak: 196MB)


Start final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 195MB peak: 196MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1539631065> | Found inferred clock demo|clk_50M with period 6.67ns. Please declare a user-defined clock on port clk_50M.</font> 
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1539631065> | Found clock demo|clk_led_derived_clock with period 6.67ns  


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
<a name=pnr10></a># Timing Report written on Tue Oct 16 03:17:45 2018</a>
#


Top view:               demo
Requested Frequency:    150.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1539631065> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1539631065> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary11></a>Performance Summary</a>
*******************


Worst slack in design: -1.176

                               Requested     Estimated     Requested     Estimated                Clock                           Clock                
Starting Clock                 Frequency     Frequency     Period        Period        Slack      Type                            Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------
demo|clk_50M                   150.0 MHz     127.5 MHz     6.666         7.842         -1.176     inferred                        Autoconstr_clkgroup_0
demo|clk_led_derived_clock     150.0 MHz     179.9 MHz     6.666         5.559         2.213      derived (from demo|clk_50M)     Autoconstr_clkgroup_0
System                         100.0 MHz     222.8 MHz     10.000        4.488         5.512      system                          system_clkgroup      
=======================================================================================================================================================





<a name=clockRelationships12></a>Clock Relationships</a>
*******************

Clocks                                                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------
Starting                    Ending                      |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------
System                      demo|clk_50M                |  6.666       5.512   |  No paths    -      |  No paths    -      |  No paths    -    
System                      demo|clk_led_derived_clock  |  6.666       5.512   |  No paths    -      |  No paths    -      |  No paths    -    
demo|clk_50M                System                      |  6.666       1.060   |  No paths    -      |  No paths    -      |  No paths    -    
demo|clk_50M                demo|clk_50M                |  6.666       -1.176  |  No paths    -      |  No paths    -      |  No paths    -    
demo|clk_led_derived_clock  System                      |  6.666       1.420   |  No paths    -      |  No paths    -      |  No paths    -    
demo|clk_led_derived_clock  demo|clk_led_derived_clock  |  6.666       2.213   |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo13></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport14></a>Detailed Report for Clock: demo|clk_50M</a>
====================================



<a name=startingSlack15></a>Starting Points with Worst Slack</a>
********************************

                Starting                                          Arrival           
Instance        Reference        Type     Pin     Net             Time        Slack 
                Clock                                                               
------------------------------------------------------------------------------------
cnt[3]          demo|clk_50M     DFFC     Q       cnt[3]          0.367       -1.176
cnt[5]          demo|clk_50M     DFFC     Q       cnt[5]          0.367       -1.119
cnt[2]          demo|clk_50M     DFFC     Q       cnt[2]          0.367       -1.109
cnt[1]          demo|clk_50M     DFFC     Q       cnt[1]          0.367       -1.062
cnt[4]          demo|clk_50M     DFFC     Q       cnt[4]          0.367       -1.052
cnt[0]          demo|clk_50M     DFFC     Q       cnt[0]          0.367       -0.995
cnt[9]          demo|clk_50M     DFFC     Q       cnt[9]          0.367       -0.948
cnt_fast[0]     demo|clk_50M     DFFC     Q       cnt_fast[0]     0.367       -0.899
cnt[13]         demo|clk_50M     DFFC     Q       cnt[13]         0.367       -0.891
cnt[8]          demo|clk_50M     DFFC     Q       cnt[8]          0.367       -0.881
====================================================================================


<a name=endingSlack16></a>Ending Points with Worst Slack</a>
******************************

             Starting                                        Required           
Instance     Reference        Type     Pin     Net           Time         Slack 
             Clock                                                              
--------------------------------------------------------------------------------
cnt[18]      demo|clk_50M     DFFC     D       cnt_3[18]     6.533        -1.176
cnt[16]      demo|clk_50M     DFFC     D       cnt_3[16]     6.533        -1.062
cnt[24]      demo|clk_50M     DFFC     D       cnt_3[24]     6.533        -1.062
cnt[14]      demo|clk_50M     DFFC     D       cnt_3[14]     6.533        -0.948
cnt[22]      demo|clk_50M     DFFC     D       cnt_3[22]     6.533        -0.948
cnt[13]      demo|clk_50M     DFFC     D       cnt_3[13]     6.533        -0.891
cnt[21]      demo|clk_50M     DFFC     D       cnt_3[21]     6.533        -0.891
cnt[12]      demo|clk_50M     DFFC     D       cnt_3[12]     6.533        -0.834
cnt[20]      demo|clk_50M     DFFC     D       cnt_3[20]     6.533        -0.834
cnt[11]      demo|clk_50M     DFFC     D       cnt_3[11]     6.533        -0.777
================================================================================



<a name=worstPaths17></a>Worst Path Information</a>
<a href="C:\fpga_led_tm1637\impl\synthesize\rev_1\fpga_led_tm1637.srr:srsfC:\fpga_led_tm1637\impl\synthesize\rev_1\fpga_led_tm1637.srs:fp:31941:36213:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      6.666
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.533

    - Propagation time:                      7.709
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.176

    Number of logic level(s):                15
    Starting point:                          cnt[3] / Q
    Ending point:                            cnt[18] / D
    The start point is clocked by            demo|clk_50M [rising] on pin CLK
    The end   point is clocked by            demo|clk_50M [rising] on pin CLK

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                         Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
cnt[3]                       DFFC     Q        Out     0.367     0.367       -         
cnt[3]                       Net      -        -       1.021     -           5         
un3_cnt_axb_0_par_0          LUT4     I1       In      -         1.388       -         
un3_cnt_axb_0_par_0          LUT4     F        Out     1.099     2.487       -         
un3_cnt_axb_0_par_0          Net      -        -       1.021     -           1         
un3_cnt_axb_0_par_1          ALU      I0       In      -         3.508       -         
un3_cnt_axb_0_par_1          ALU      COUT     Out     0.958     4.466       -         
un3_cnt_axb_0_par_1_COUT     Net      -        -       0.000     -           1         
un3_cnt_axb_4_par_1          ALU      CIN      In      -         4.466       -         
un3_cnt_axb_4_par_1          ALU      COUT     Out     0.057     4.523       -         
un3_cnt_axb_4_par_1_COUT     Net      -        -       0.000     -           1         
un3_cnt_cry_8_0              ALU      CIN      In      -         4.523       -         
un3_cnt_cry_8_0              ALU      COUT     Out     0.057     4.580       -         
un3_cnt_cry_8                Net      -        -       0.000     -           1         
un3_cnt_cry_9_0              ALU      CIN      In      -         4.580       -         
un3_cnt_cry_9_0              ALU      COUT     Out     0.057     4.637       -         
un3_cnt_cry_9                Net      -        -       0.000     -           1         
un3_cnt_cry_10_0             ALU      CIN      In      -         4.637       -         
un3_cnt_cry_10_0             ALU      COUT     Out     0.057     4.694       -         
un3_cnt_cry_10               Net      -        -       0.000     -           1         
un3_cnt_cry_11_0             ALU      CIN      In      -         4.694       -         
un3_cnt_cry_11_0             ALU      COUT     Out     0.057     4.751       -         
un3_cnt_cry_11               Net      -        -       0.000     -           1         
un3_cnt_cry_12_0             ALU      CIN      In      -         4.751       -         
un3_cnt_cry_12_0             ALU      COUT     Out     0.057     4.808       -         
un3_cnt_cry_12               Net      -        -       0.000     -           1         
un3_cnt_cry_13_0             ALU      CIN      In      -         4.808       -         
un3_cnt_cry_13_0             ALU      COUT     Out     0.057     4.865       -         
un3_cnt_cry_13               Net      -        -       0.000     -           1         
un3_cnt_cry_14_0             ALU      CIN      In      -         4.865       -         
un3_cnt_cry_14_0             ALU      COUT     Out     0.057     4.922       -         
un3_cnt_cry_14               Net      -        -       0.000     -           1         
un3_cnt_cry_15_0             ALU      CIN      In      -         4.922       -         
un3_cnt_cry_15_0             ALU      COUT     Out     0.057     4.979       -         
un3_cnt_cry_15               Net      -        -       0.000     -           1         
un3_cnt_cry_16_0             ALU      CIN      In      -         4.979       -         
un3_cnt_cry_16_0             ALU      COUT     Out     0.057     5.036       -         
un3_cnt_cry_16               Net      -        -       0.000     -           1         
un3_cnt_cry_17_0             ALU      CIN      In      -         5.036       -         
un3_cnt_cry_17_0             ALU      COUT     Out     0.057     5.093       -         
un3_cnt_cry_17               Net      -        -       0.000     -           1         
un3_cnt_s_18_0               ALU      CIN      In      -         5.093       -         
un3_cnt_s_18_0               ALU      SUM      Out     0.563     5.656       -         
un3_cnt_s_18_0_SUM           Net      -        -       1.021     -           1         
cnt_3[18]                    LUT4     I0       In      -         6.677       -         
cnt_3[18]                    LUT4     F        Out     1.032     7.709       -         
cnt_3[18]                    Net      -        -       0.000     -           1         
cnt[18]                      DFFC     D        In      -         7.709       -         
=======================================================================================
Total path delay (propagation time + setup) of 7.842 is 4.779(60.9%) logic and 3.063(39.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.666
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.533

    - Propagation time:                      7.652
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.119

    Number of logic level(s):                14
    Starting point:                          cnt[5] / Q
    Ending point:                            cnt[18] / D
    The start point is clocked by            demo|clk_50M [rising] on pin CLK
    The end   point is clocked by            demo|clk_50M [rising] on pin CLK

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                         Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
cnt[5]                       DFFC     Q        Out     0.367     0.367       -         
cnt[5]                       Net      -        -       1.021     -           4         
un3_cnt_axb_4_par_0          LUT4     I1       In      -         1.388       -         
un3_cnt_axb_4_par_0          LUT4     F        Out     1.099     2.487       -         
un3_cnt_axb_4_par_0          Net      -        -       1.021     -           1         
un3_cnt_axb_4_par_1          ALU      I0       In      -         3.508       -         
un3_cnt_axb_4_par_1          ALU      COUT     Out     0.958     4.466       -         
un3_cnt_axb_4_par_1_COUT     Net      -        -       0.000     -           1         
un3_cnt_cry_8_0              ALU      CIN      In      -         4.466       -         
un3_cnt_cry_8_0              ALU      COUT     Out     0.057     4.523       -         
un3_cnt_cry_8                Net      -        -       0.000     -           1         
un3_cnt_cry_9_0              ALU      CIN      In      -         4.523       -         
un3_cnt_cry_9_0              ALU      COUT     Out     0.057     4.580       -         
un3_cnt_cry_9                Net      -        -       0.000     -           1         
un3_cnt_cry_10_0             ALU      CIN      In      -         4.580       -         
un3_cnt_cry_10_0             ALU      COUT     Out     0.057     4.637       -         
un3_cnt_cry_10               Net      -        -       0.000     -           1         
un3_cnt_cry_11_0             ALU      CIN      In      -         4.637       -         
un3_cnt_cry_11_0             ALU      COUT     Out     0.057     4.694       -         
un3_cnt_cry_11               Net      -        -       0.000     -           1         
un3_cnt_cry_12_0             ALU      CIN      In      -         4.694       -         
un3_cnt_cry_12_0             ALU      COUT     Out     0.057     4.751       -         
un3_cnt_cry_12               Net      -        -       0.000     -           1         
un3_cnt_cry_13_0             ALU      CIN      In      -         4.751       -         
un3_cnt_cry_13_0             ALU      COUT     Out     0.057     4.808       -         
un3_cnt_cry_13               Net      -        -       0.000     -           1         
un3_cnt_cry_14_0             ALU      CIN      In      -         4.808       -         
un3_cnt_cry_14_0             ALU      COUT     Out     0.057     4.865       -         
un3_cnt_cry_14               Net      -        -       0.000     -           1         
un3_cnt_cry_15_0             ALU      CIN      In      -         4.865       -         
un3_cnt_cry_15_0             ALU      COUT     Out     0.057     4.922       -         
un3_cnt_cry_15               Net      -        -       0.000     -           1         
un3_cnt_cry_16_0             ALU      CIN      In      -         4.922       -         
un3_cnt_cry_16_0             ALU      COUT     Out     0.057     4.979       -         
un3_cnt_cry_16               Net      -        -       0.000     -           1         
un3_cnt_cry_17_0             ALU      CIN      In      -         4.979       -         
un3_cnt_cry_17_0             ALU      COUT     Out     0.057     5.036       -         
un3_cnt_cry_17               Net      -        -       0.000     -           1         
un3_cnt_s_18_0               ALU      CIN      In      -         5.036       -         
un3_cnt_s_18_0               ALU      SUM      Out     0.563     5.599       -         
un3_cnt_s_18_0_SUM           Net      -        -       1.021     -           1         
cnt_3[18]                    LUT4     I0       In      -         6.620       -         
cnt_3[18]                    LUT4     F        Out     1.032     7.652       -         
cnt_3[18]                    Net      -        -       0.000     -           1         
cnt[18]                      DFFC     D        In      -         7.652       -         
=======================================================================================
Total path delay (propagation time + setup) of 7.785 is 4.722(60.7%) logic and 3.063(39.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.666
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.533

    - Propagation time:                      7.642
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.109

    Number of logic level(s):                15
    Starting point:                          cnt[2] / Q
    Ending point:                            cnt[18] / D
    The start point is clocked by            demo|clk_50M [rising] on pin CLK
    The end   point is clocked by            demo|clk_50M [rising] on pin CLK

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                         Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
cnt[2]                       DFFC     Q        Out     0.367     0.367       -         
cnt[2]                       Net      -        -       1.021     -           4         
un3_cnt_axb_0_par_0          LUT4     I0       In      -         1.388       -         
un3_cnt_axb_0_par_0          LUT4     F        Out     1.032     2.420       -         
un3_cnt_axb_0_par_0          Net      -        -       1.021     -           1         
un3_cnt_axb_0_par_1          ALU      I0       In      -         3.441       -         
un3_cnt_axb_0_par_1          ALU      COUT     Out     0.958     4.399       -         
un3_cnt_axb_0_par_1_COUT     Net      -        -       0.000     -           1         
un3_cnt_axb_4_par_1          ALU      CIN      In      -         4.399       -         
un3_cnt_axb_4_par_1          ALU      COUT     Out     0.057     4.456       -         
un3_cnt_axb_4_par_1_COUT     Net      -        -       0.000     -           1         
un3_cnt_cry_8_0              ALU      CIN      In      -         4.456       -         
un3_cnt_cry_8_0              ALU      COUT     Out     0.057     4.513       -         
un3_cnt_cry_8                Net      -        -       0.000     -           1         
un3_cnt_cry_9_0              ALU      CIN      In      -         4.513       -         
un3_cnt_cry_9_0              ALU      COUT     Out     0.057     4.570       -         
un3_cnt_cry_9                Net      -        -       0.000     -           1         
un3_cnt_cry_10_0             ALU      CIN      In      -         4.570       -         
un3_cnt_cry_10_0             ALU      COUT     Out     0.057     4.627       -         
un3_cnt_cry_10               Net      -        -       0.000     -           1         
un3_cnt_cry_11_0             ALU      CIN      In      -         4.627       -         
un3_cnt_cry_11_0             ALU      COUT     Out     0.057     4.684       -         
un3_cnt_cry_11               Net      -        -       0.000     -           1         
un3_cnt_cry_12_0             ALU      CIN      In      -         4.684       -         
un3_cnt_cry_12_0             ALU      COUT     Out     0.057     4.741       -         
un3_cnt_cry_12               Net      -        -       0.000     -           1         
un3_cnt_cry_13_0             ALU      CIN      In      -         4.741       -         
un3_cnt_cry_13_0             ALU      COUT     Out     0.057     4.798       -         
un3_cnt_cry_13               Net      -        -       0.000     -           1         
un3_cnt_cry_14_0             ALU      CIN      In      -         4.798       -         
un3_cnt_cry_14_0             ALU      COUT     Out     0.057     4.855       -         
un3_cnt_cry_14               Net      -        -       0.000     -           1         
un3_cnt_cry_15_0             ALU      CIN      In      -         4.855       -         
un3_cnt_cry_15_0             ALU      COUT     Out     0.057     4.912       -         
un3_cnt_cry_15               Net      -        -       0.000     -           1         
un3_cnt_cry_16_0             ALU      CIN      In      -         4.912       -         
un3_cnt_cry_16_0             ALU      COUT     Out     0.057     4.969       -         
un3_cnt_cry_16               Net      -        -       0.000     -           1         
un3_cnt_cry_17_0             ALU      CIN      In      -         4.969       -         
un3_cnt_cry_17_0             ALU      COUT     Out     0.057     5.026       -         
un3_cnt_cry_17               Net      -        -       0.000     -           1         
un3_cnt_s_18_0               ALU      CIN      In      -         5.026       -         
un3_cnt_s_18_0               ALU      SUM      Out     0.563     5.589       -         
un3_cnt_s_18_0_SUM           Net      -        -       1.021     -           1         
cnt_3[18]                    LUT4     I0       In      -         6.610       -         
cnt_3[18]                    LUT4     F        Out     1.032     7.642       -         
cnt_3[18]                    Net      -        -       0.000     -           1         
cnt[18]                      DFFC     D        In      -         7.642       -         
=======================================================================================
Total path delay (propagation time + setup) of 7.775 is 4.712(60.6%) logic and 3.063(39.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.666
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.533

    - Propagation time:                      7.595
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.062

    Number of logic level(s):                13
    Starting point:                          cnt[1] / Q
    Ending point:                            cnt[24] / D
    The start point is clocked by            demo|clk_50M [rising] on pin CLK
    The end   point is clocked by            demo|clk_50M [rising] on pin CLK

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                            Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
cnt[1]                          DFFC     Q        Out     0.367     0.367       -         
cnt[1]                          Net      -        -       1.021     -           3         
un3_cnt_axb_0_par_0_cp          LUT4     I1       In      -         1.388       -         
un3_cnt_axb_0_par_0_cp          LUT4     F        Out     1.099     2.487       -         
un3_cnt_axb_0_par_0_cp          Net      -        -       1.021     -           1         
un3_cnt_axb_0_par_cp_0          ALU      I0       In      -         3.508       -         
un3_cnt_axb_0_par_cp_0          ALU      COUT     Out     0.958     4.466       -         
un3_cnt_axb_0_par_cp_0_COUT     Net      -        -       0.000     -           1         
un3_cnt_axb_4_par_cp_0          ALU      CIN      In      -         4.466       -         
un3_cnt_axb_4_par_cp_0          ALU      COUT     Out     0.057     4.523       -         
un3_cnt_axb_4_par_cp_0_COUT     Net      -        -       0.000     -           1         
un3_cnt_axb_8_par_1             ALU      CIN      In      -         4.523       -         
un3_cnt_axb_8_par_1             ALU      COUT     Out     0.057     4.580       -         
un3_cnt_axb_8_par_1_COUT        Net      -        -       0.000     -           1         
un3_cnt_axb_12_par_1            ALU      CIN      In      -         4.580       -         
un3_cnt_axb_12_par_1            ALU      COUT     Out     0.057     4.637       -         
un3_cnt_axb_12_par_1_COUT       Net      -        -       0.000     -           1         
un3_cnt_axb_16_par_1            ALU      CIN      In      -         4.637       -         
un3_cnt_axb_16_par_1            ALU      COUT     Out     0.057     4.694       -         
un3_cnt_axb_16_par_1_COUT       Net      -        -       0.000     -           1         
un3_cnt_cry_19_0                ALU      CIN      In      -         4.694       -         
un3_cnt_cry_19_0                ALU      COUT     Out     0.057     4.751       -         
un3_cnt_cry_19                  Net      -        -       0.000     -           1         
un3_cnt_cry_20_0                ALU      CIN      In      -         4.751       -         
un3_cnt_cry_20_0                ALU      COUT     Out     0.057     4.808       -         
un3_cnt_cry_20                  Net      -        -       0.000     -           1         
un3_cnt_cry_21_0                ALU      CIN      In      -         4.808       -         
un3_cnt_cry_21_0                ALU      COUT     Out     0.057     4.865       -         
un3_cnt_cry_21                  Net      -        -       0.000     -           1         
un3_cnt_cry_22_0                ALU      CIN      In      -         4.865       -         
un3_cnt_cry_22_0                ALU      COUT     Out     0.057     4.922       -         
un3_cnt_cry_22                  Net      -        -       0.000     -           1         
un3_cnt_cry_23_0                ALU      CIN      In      -         4.922       -         
un3_cnt_cry_23_0                ALU      COUT     Out     0.057     4.979       -         
un3_cnt_cry_23                  Net      -        -       0.000     -           1         
un3_cnt_s_24_0                  ALU      CIN      In      -         4.979       -         
un3_cnt_s_24_0                  ALU      SUM      Out     0.563     5.542       -         
un3_cnt_s_24_0_SUM              Net      -        -       1.021     -           1         
cnt_3[24]                       LUT4     I0       In      -         6.563       -         
cnt_3[24]                       LUT4     F        Out     1.032     7.595       -         
cnt_3[24]                       Net      -        -       0.000     -           1         
cnt[24]                         DFFC     D        In      -         7.595       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.728 is 4.665(60.4%) logic and 3.063(39.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.666
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.533

    - Propagation time:                      7.595
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.062

    Number of logic level(s):                13
    Starting point:                          cnt[3] / Q
    Ending point:                            cnt[16] / D
    The start point is clocked by            demo|clk_50M [rising] on pin CLK
    The end   point is clocked by            demo|clk_50M [rising] on pin CLK

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                         Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
cnt[3]                       DFFC     Q        Out     0.367     0.367       -         
cnt[3]                       Net      -        -       1.021     -           5         
un3_cnt_axb_0_par_0          LUT4     I1       In      -         1.388       -         
un3_cnt_axb_0_par_0          LUT4     F        Out     1.099     2.487       -         
un3_cnt_axb_0_par_0          Net      -        -       1.021     -           1         
un3_cnt_axb_0_par_1          ALU      I0       In      -         3.508       -         
un3_cnt_axb_0_par_1          ALU      COUT     Out     0.958     4.466       -         
un3_cnt_axb_0_par_1_COUT     Net      -        -       0.000     -           1         
un3_cnt_axb_4_par_1          ALU      CIN      In      -         4.466       -         
un3_cnt_axb_4_par_1          ALU      COUT     Out     0.057     4.523       -         
un3_cnt_axb_4_par_1_COUT     Net      -        -       0.000     -           1         
un3_cnt_cry_8_0              ALU      CIN      In      -         4.523       -         
un3_cnt_cry_8_0              ALU      COUT     Out     0.057     4.580       -         
un3_cnt_cry_8                Net      -        -       0.000     -           1         
un3_cnt_cry_9_0              ALU      CIN      In      -         4.580       -         
un3_cnt_cry_9_0              ALU      COUT     Out     0.057     4.637       -         
un3_cnt_cry_9                Net      -        -       0.000     -           1         
un3_cnt_cry_10_0             ALU      CIN      In      -         4.637       -         
un3_cnt_cry_10_0             ALU      COUT     Out     0.057     4.694       -         
un3_cnt_cry_10               Net      -        -       0.000     -           1         
un3_cnt_cry_11_0             ALU      CIN      In      -         4.694       -         
un3_cnt_cry_11_0             ALU      COUT     Out     0.057     4.751       -         
un3_cnt_cry_11               Net      -        -       0.000     -           1         
un3_cnt_cry_12_0             ALU      CIN      In      -         4.751       -         
un3_cnt_cry_12_0             ALU      COUT     Out     0.057     4.808       -         
un3_cnt_cry_12               Net      -        -       0.000     -           1         
un3_cnt_cry_13_0             ALU      CIN      In      -         4.808       -         
un3_cnt_cry_13_0             ALU      COUT     Out     0.057     4.865       -         
un3_cnt_cry_13               Net      -        -       0.000     -           1         
un3_cnt_cry_14_0             ALU      CIN      In      -         4.865       -         
un3_cnt_cry_14_0             ALU      COUT     Out     0.057     4.922       -         
un3_cnt_cry_14               Net      -        -       0.000     -           1         
un3_cnt_cry_15_0             ALU      CIN      In      -         4.922       -         
un3_cnt_cry_15_0             ALU      COUT     Out     0.057     4.979       -         
un3_cnt_cry_15               Net      -        -       0.000     -           1         
un3_cnt_cry_16_0             ALU      CIN      In      -         4.979       -         
un3_cnt_cry_16_0             ALU      SUM      Out     0.563     5.542       -         
un3_cnt_cry_16_0_SUM         Net      -        -       1.021     -           1         
cnt_3[16]                    LUT4     I0       In      -         6.563       -         
cnt_3[16]                    LUT4     F        Out     1.032     7.595       -         
cnt_3[16]                    Net      -        -       0.000     -           1         
cnt[16]                      DFFC     D        In      -         7.595       -         
=======================================================================================
Total path delay (propagation time + setup) of 7.728 is 4.665(60.4%) logic and 3.063(39.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport18></a>Detailed Report for Clock: demo|clk_led_derived_clock</a>
====================================



<a name=startingSlack19></a>Starting Points with Worst Slack</a>
********************************

                                   Starting                                                                            Arrival          
Instance                           Reference                      Type      Pin     Net                                Time        Slack
                                   Clock                                                                                                
----------------------------------------------------------------------------------------------------------------------------------------
debug_waiting_for_spi[0]           demo|clk_led_derived_clock     DFFCE     Q       debug_waiting_for_spi[0]           0.367       1.420
debug_waiting_for_step_time[0]     demo|clk_led_derived_clock     DFFC      Q       debug_waiting_for_step_time[0]     0.367       1.420
repeat_count[4]                    demo|clk_led_derived_clock     DFFCE     Q       repeat_count[4]                    0.367       2.213
repeat_count[1]                    demo|clk_led_derived_clock     DFFCE     Q       repeat_count[1]                    0.367       2.280
repeat_count[6]                    demo|clk_led_derived_clock     DFFCE     Q       repeat_count[6]                    0.367       2.490
repeat_count[7]                    demo|clk_led_derived_clock     DFFCE     Q       repeat_count[7]                    0.367       2.686
repeat_count[2]                    demo|clk_led_derived_clock     DFFCE     Q       repeat_count[2]                    0.367       2.923
repeat_count[0]                    demo|clk_led_derived_clock     DFFCE     Q       repeat_count[0]                    0.367       2.990
step_id[1]                         demo|clk_led_derived_clock     DFFC      Q       step_id[1]                         0.367       3.014
step_id[2]                         demo|clk_led_derived_clock     DFFC      Q       step_id[2]                         0.367       3.014
========================================================================================================================================


<a name=endingSlack20></a>Ending Points with Worst Slack</a>
******************************

                    Starting                                                                          Required          
Instance            Reference                      Type     Pin     Net                               Time         Slack
                    Clock                                                                                               
------------------------------------------------------------------------------------------------------------------------
led_obuf_RNO[0]     demo|clk_led_derived_clock     INV      I       un1_normalised_switches_m5[3]     6.666        1.420
led_obuf_RNO[1]     demo|clk_led_derived_clock     INV      I       un1_normalised_switches_m5[2]     6.666        1.420
step_id[6]          demo|clk_led_derived_clock     DFFC     D       un1_step_id_1_s_6_0_SUM           13.198       2.213
step_id[5]          demo|clk_led_derived_clock     DFFC     D       un1_step_id_1_cry_5_0_0_SUM       13.198       2.270
step_id[4]          demo|clk_led_derived_clock     DFFC     D       un1_step_id_1_cry_4_0_0_SUM       13.198       2.327
step_id[3]          demo|clk_led_derived_clock     DFFC     D       un1_step_id_1_cry_3_0_0_SUM       13.198       2.384
step_id[2]          demo|clk_led_derived_clock     DFFC     D       un1_step_id_1_cry_2_0_SUM         13.198       2.441
step_id[1]          demo|clk_led_derived_clock     DFFC     D       un1_step_id_1_cry_1_0_SUM         13.198       2.498
led_obuf_RNO[2]     demo|clk_led_derived_clock     INV      I       un1_normalised_switches_m5[1]     6.666        3.014
step_id[0]          demo|clk_led_derived_clock     DFFC     D       un1_step_id_1_cry_0_0_SUM         13.198       3.025
========================================================================================================================



<a name=worstPaths21></a>Worst Path Information</a>
<a href="C:\fpga_led_tm1637\impl\synthesize\rev_1\fpga_led_tm1637.srr:srsfC:\fpga_led_tm1637\impl\synthesize\rev_1\fpga_led_tm1637.srs:fp:63097:64285:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      6.666
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         6.666

    - Propagation time:                      5.246
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.420

    Number of logic level(s):                3
    Starting point:                          debug_waiting_for_spi[0] / Q
    Ending point:                            led_obuf_RNO[1] / I
    The start point is clocked by            demo|clk_led_derived_clock [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                              Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
debug_waiting_for_spi[0]          DFFCE         Q        Out     0.367     0.367       -         
debug_waiting_for_spi[0]          Net           -        -       1.021     -           1         
un1_normalised_switches_m2[2]     LUT4          I1       In      -         1.388       -         
un1_normalised_switches_m2[2]     LUT4          F        Out     1.099     2.487       -         
un1_normalised_switches_m2[2]     Net           -        -       0.766     -           1         
un1_normalised_switches_am[2]     LUT4          I2       In      -         3.253       -         
un1_normalised_switches_am[2]     LUT4          F        Out     0.822     4.075       -         
un1_normalised_switches_am[2]     Net           -        -       0.000     -           1         
un1_normalised_switches[2]        MUX2_LUT5     I0       In      -         4.075       -         
un1_normalised_switches[2]        MUX2_LUT5     O        Out     0.150     4.225       -         
un1_normalised_switches_m5[2]     Net           -        -       1.021     -           1         
led_obuf_RNO[1]                   INV           I        In      -         5.246       -         
=================================================================================================
Total path delay (propagation time + setup) of 5.246 is 2.438(46.5%) logic and 2.808(53.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport22></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack23></a>Starting Points with Worst Slack</a>
********************************

                                  Starting                                       Arrival          
Instance                          Reference     Type     Pin     Net             Time        Slack
                                  Clock                                                           
--------------------------------------------------------------------------------------------------
clk_led_RNO                       System        INV      O       clk_led_i_i     0.000       5.512
cnt2_i[0]                         System        INV      O       cnt2_i[0]       0.000       5.512
internal_state_machine_RNO[0]     System        INV      O       N_2_i_i         0.000       5.512
==================================================================================================


<a name=endingSlack24></a>Ending Points with Worst Slack</a>
******************************

                              Starting                                        Required          
Instance                      Reference     Type      Pin     Net             Time         Slack
                              Clock                                                             
------------------------------------------------------------------------------------------------
clk_led                       System        DFFCE     D       clk_led_i_i     6.533        5.512
cnt2[0]                       System        DFFC      D       cnt2_i[0]       6.533        5.512
internal_state_machine[0]     System        DFFCE     D       N_2_i_i         6.533        5.512
================================================================================================



<a name=worstPaths25></a>Worst Path Information</a>
<a href="C:\fpga_led_tm1637\impl\synthesize\rev_1\fpga_led_tm1637.srr:srsfC:\fpga_led_tm1637\impl\synthesize\rev_1\fpga_led_tm1637.srs:fp:67541:67781:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      6.666
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.533

    - Propagation time:                      1.021
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 5.512

    Number of logic level(s):                0
    Starting point:                          clk_led_RNO / O
    Ending point:                            clk_led / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            demo|clk_50M [rising] on pin CLK

Instance / Net               Pin      Pin               Arrival     No. of    
Name               Type      Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------
clk_led_RNO        INV       O        Out     0.000     0.000       -         
clk_led_i_i        Net       -        -       1.021     -           1         
clk_led            DFFCE     D        In      -         1.021       -         
==============================================================================
Total path delay (propagation time + setup) of 1.154 is 0.133(11.5%) logic and 1.021(88.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 195MB peak: 196MB)


Finished timing report (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 195MB peak: 196MB)

---------------------------------------
<a name=resourceUsage26></a>Resource Usage Report for demo </a>

Mapping to part: gw1n_4lqfp144-6
Cell usage:
ALU             82 uses
DFFC            40 uses
DFFCE           75 uses
GSR             1 use
INV             8 uses
MUX2_LUT5       16 uses
MUX2_LUT6       4 uses
LUT2            15 uses
LUT3            48 uses
LUT4            90 uses

I/O ports: 12
I/O primitives: 12
IBUF           6 uses
OBUF           4 uses
TBUF           2 uses

I/O Register bits:                  0
Register bits not including I/Os:   115 of 3456 (3%)
Total load per clock:
   demo|clk_50M: 29
   demo|clk_led_derived_clock: 86

@S |Mapping Summary:
Total  LUTs: 153 (3%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 40MB peak: 196MB)

Process took 0h:00m:04s realtime, 0h:00m:04s cputime
# Tue Oct 16 03:17:45 2018

###########################################################]

</pre></samp></body></html>
