<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ContadorModulo.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="SupContadorModulo.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="SupContadorModulo.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="SupContadorModulo.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="SupContadorModulo.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="SupContadorModulo.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="SupContadorModulo.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="SupContadorModulo.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="SupContadorModulo.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="SupContadorModulo.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="SupContadorModulo.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="SupContadorModulo.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="SupContadorModulo.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="SupContadorModulo.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SupContadorModulo.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="SupContadorModulo.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="SupContadorModulo.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="SupContadorModulo.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="SupContadorModulo.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="SupContadorModulo.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="SupContadorModulo.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="SupContadorModulo.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="SupContadorModulo.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="SupContadorModulo.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="SupContadorModulo_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="SupContadorModulo_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="SupContadorModulo_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="SupContadorModulo_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="SupContadorModulo_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SupContadorModulo_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SupContadorModulo_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="SupContadorModulo_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="SupContadorModulo_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SupContadorModulo_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="SupContadorModulo_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="SupContadorModulo_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="SupContadorModulo_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SupContadorModulo_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tes0_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tes0_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tes0_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tes0_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1552247525" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1552247525">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1586130252" xil_pn:in_ck="7131372810498959891" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1586130252">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ContadorModulo.vhd"/>
      <outfile xil_pn:name="ModuloDisplay.vhd"/>
      <outfile xil_pn:name="SupContadorModulo.vhd"/>
      <outfile xil_pn:name="divide.vhd"/>
      <outfile xil_pn:name="tes0.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1552247525" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="6237248606607417650" xil_pn:start_ts="1552247525">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1586130258" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="6662369787539102128" xil_pn:start_ts="1586130258">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1586130258" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2517187237758035694" xil_pn:start_ts="1586130258">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1586130258" xil_pn:in_ck="7131372810498959891" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1586130258">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ContadorModulo.vhd"/>
      <outfile xil_pn:name="ModuloDisplay.vhd"/>
      <outfile xil_pn:name="SupContadorModulo.vhd"/>
      <outfile xil_pn:name="divide.vhd"/>
      <outfile xil_pn:name="tes0.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1586130261" xil_pn:in_ck="7131372810498959891" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-7739095985555597372" xil_pn:start_ts="1586130258">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tes0_beh.prj"/>
      <outfile xil_pn:name="tes0_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1586130262" xil_pn:in_ck="6085440581904338475" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="161940934464927825" xil_pn:start_ts="1586130261">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tes0_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1586129493" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1586129493">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1586129493" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3575999182089937693" xil_pn:start_ts="1586129493">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1586129493" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2517187237758035694" xil_pn:start_ts="1586129493">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1586129493" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1586129493">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1586129493" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="7721258349041200293" xil_pn:start_ts="1586129493">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1586129493" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1586129493">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1586129493" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-6239868687577171236" xil_pn:start_ts="1586129493">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1586129510" xil_pn:in_ck="-1999159084284539065" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="6159765608875060651" xil_pn:start_ts="1586129493">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="SupContadorModulo.lso"/>
      <outfile xil_pn:name="SupContadorModulo.ngc"/>
      <outfile xil_pn:name="SupContadorModulo.ngr"/>
      <outfile xil_pn:name="SupContadorModulo.prj"/>
      <outfile xil_pn:name="SupContadorModulo.stx"/>
      <outfile xil_pn:name="SupContadorModulo.syr"/>
      <outfile xil_pn:name="SupContadorModulo.xst"/>
      <outfile xil_pn:name="SupContadorModulo_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1586130042" xil_pn:in_ck="162138854071659" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="7586339335825112378" xil_pn:start_ts="1586130042">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1586130052" xil_pn:in_ck="3757713827385859571" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-7266891118837677507" xil_pn:start_ts="1586130042">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="SupContadorModulo.bld"/>
      <outfile xil_pn:name="SupContadorModulo.ngd"/>
      <outfile xil_pn:name="SupContadorModulo_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1586130070" xil_pn:in_ck="3757760238870261524" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1586130052">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="SupContadorModulo.pcf"/>
      <outfile xil_pn:name="SupContadorModulo_map.map"/>
      <outfile xil_pn:name="SupContadorModulo_map.mrp"/>
      <outfile xil_pn:name="SupContadorModulo_map.ncd"/>
      <outfile xil_pn:name="SupContadorModulo_map.ngm"/>
      <outfile xil_pn:name="SupContadorModulo_map.xrpt"/>
      <outfile xil_pn:name="SupContadorModulo_summary.xml"/>
      <outfile xil_pn:name="SupContadorModulo_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1586130097" xil_pn:in_ck="-1721572331616504115" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1586130070">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="SupContadorModulo.ncd"/>
      <outfile xil_pn:name="SupContadorModulo.pad"/>
      <outfile xil_pn:name="SupContadorModulo.par"/>
      <outfile xil_pn:name="SupContadorModulo.ptwx"/>
      <outfile xil_pn:name="SupContadorModulo.unroutes"/>
      <outfile xil_pn:name="SupContadorModulo.xpi"/>
      <outfile xil_pn:name="SupContadorModulo_pad.csv"/>
      <outfile xil_pn:name="SupContadorModulo_pad.txt"/>
      <outfile xil_pn:name="SupContadorModulo_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1586130122" xil_pn:in_ck="3488460215978706693" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1586130107">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="SupContadorModulo.bgn"/>
      <outfile xil_pn:name="SupContadorModulo.bit"/>
      <outfile xil_pn:name="SupContadorModulo.drc"/>
      <outfile xil_pn:name="SupContadorModulo.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1586130097" xil_pn:in_ck="3751633922929203728" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1586130086">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="SupContadorModulo.twr"/>
      <outfile xil_pn:name="SupContadorModulo.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
