$date
	Sun Feb 18 13:26:04 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module OR_TestBench $end
$var wire 1 ! Y $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$scope module gate1 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % w1 $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#10
1!
1%
1"
#20
1#
0"
#30
1"
#40
0%
1$
0#
0"
#50
1%
1"
#60
1#
0"
#70
1"
#80
