WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000001 cycles: 1258423 cumulative IPC: 3.973 (Simulation time: 00 hr 00 min 17 sec)
Warmup complete CPU 0 instructions: 5000001 cycles: 1258423 cumulative IPC: 3.973 (Simulation time: 00 hr 00 min 17 sec)
Heartbeat CPU 0 instructions: 10000000 cycles: 7336470 heartbeat IPC: 1.363 cumulative IPC: 0.8226 (Simulation time: 00 hr 01 min 58 sec)
Simulation finished CPU 0 instructions: 5000002 cycles: 6078049 cumulative IPC: 0.8226 (Simulation time: 00 hr 01 min 58 sec)
Simulation complete CPU 0 instructions: 5000002 cycles: 6078049 cumulative IPC: 0.8226 (Simulation time: 00 hr 01 min 58 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/omnetpp_4B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.8226 instructions: 5000002 cycles: 6078049
CPU 0 Branch Prediction Accuracy: 97.42% MPKI: 8.362 Average ROB Occupancy at Mispredict: 39.96
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0104
BRANCH_INDIRECT: 0.0958
BRANCH_CONDITIONAL: 8.22
BRANCH_DIRECT_CALL: 0.0006
BRANCH_INDIRECT_CALL: 0.005
BRANCH_RETURN: 0.0278

LLC TOTAL        ACCESS:     179772 HIT:     115486 MISS:      64286
LLC LOAD         ACCESS:     158036 HIT:     102085 MISS:      55951
LLC RFO          ACCESS:       1843 HIT:        587 MISS:       1256
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       4911 HIT:       4911 MISS:          0
LLC TRANSLATION  ACCESS:      14982 HIT:       7903 MISS:       7079
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 684.6 cycles
cpu0_DTLB TOTAL        ACCESS:     705135 HIT:     581854 MISS:     123281
cpu0_DTLB LOAD         ACCESS:     705135 HIT:     581854 MISS:     123281
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 66.01 cycles
cpu0_ITLB TOTAL        ACCESS:      52961 HIT:      49215 MISS:       3746
cpu0_ITLB LOAD         ACCESS:      52961 HIT:      49215 MISS:       3746
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 8.227 cycles
cpu0_L1D TOTAL        ACCESS:     889468 HIT:     641712 MISS:     247756
cpu0_L1D LOAD         ACCESS:     566317 HIT:     346408 MISS:     219909
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     231736 HIT:     220525 MISS:      11211
cpu0_L1D TRANSLATION  ACCESS:      91415 HIT:      74779 MISS:      16636
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 194.3 cycles
cpu0_L1I TOTAL        ACCESS:      58235 HIT:      52936 MISS:       5299
cpu0_L1I LOAD         ACCESS:      58235 HIT:      52936 MISS:       5299
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 54.94 cycles
cpu0_L2C TOTAL        ACCESS:     182435 HIT:       7572 MISS:     174863
cpu0_L2C LOAD         ACCESS:     159708 HIT:       1670 MISS:     158038
cpu0_L2C RFO          ACCESS:       1994 HIT:        151 MISS:       1843
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:       5060 HIT:       5060 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:      15673 HIT:        691 MISS:      14982
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 272.1 cycles
cpu0_STLB TOTAL        ACCESS:      92157 HIT:       1205 MISS:      90952
cpu0_STLB LOAD         ACCESS:      92157 HIT:       1205 MISS:      90952
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 83.78 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      20702
  ROW_BUFFER_MISS:      43244
 AVG DBUS CONGESTED CYCLE: 3.874
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        367
  FULL:       2162
