

================================================================
== Vitis HLS Report for 'LIGHT_MODULE'
================================================================
* Date:           Thu Aug 22 13:58:12 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        HLS_STREAM_FIFO
* Solution:       test1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.537 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_18_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    190|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|      36|     40|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|      36|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      72|    284|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+----+----+-----+
    |     Instance    |     Module    | BRAM_18K| DSP| FF | LUT| URAM|
    +-----------------+---------------+---------+----+----+----+-----+
    |control_s_axi_U  |control_s_axi  |        0|   0|  36|  40|    0|
    +-----------------+---------------+---------+----+----+----+-----+
    |Total            |               |        0|   0|  36|  40|    0|
    +-----------------+---------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln31_1_fu_191_p2              |         +|   0|  0|  15|           8|           3|
    |add_ln31_2_fu_207_p2              |         +|   0|  0|  15|           8|           3|
    |add_ln31_3_fu_223_p2              |         +|   0|  0|  15|           8|           3|
    |add_ln31_fu_175_p2                |         +|   0|  0|  15|           8|           3|
    |ap_condition_137                  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |or_ln58_1_fu_271_p2               |        or|   0|  0|  32|          32|          32|
    |or_ln58_2_fu_277_p2               |        or|   0|  0|  32|          32|          32|
    |or_ln58_3_fu_283_p2               |        or|   0|  0|  32|          32|          32|
    |or_ln58_fu_261_p2                 |        or|   0|  0|  24|          24|          24|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 190|         157|         138|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_op_data_1        |   9|          2|   32|         64|
    |is_r_TDATA_blk_n                  |   9|          2|    1|          2|
    |op_data_fu_102                    |   9|          2|   32|         64|
    |os_TDATA_blk_n                    |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  54|         12|   68|        136|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |op_data_fu_102                    |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  36|   0|   36|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------+-----+-----+------------+---------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|        control|   return void|
|s_axi_control_AWREADY  |  out|    1|       s_axi|        control|   return void|
|s_axi_control_AWADDR   |   in|    4|       s_axi|        control|   return void|
|s_axi_control_WVALID   |   in|    1|       s_axi|        control|   return void|
|s_axi_control_WREADY   |  out|    1|       s_axi|        control|   return void|
|s_axi_control_WDATA    |   in|   32|       s_axi|        control|   return void|
|s_axi_control_WSTRB    |   in|    4|       s_axi|        control|   return void|
|s_axi_control_ARVALID  |   in|    1|       s_axi|        control|   return void|
|s_axi_control_ARREADY  |  out|    1|       s_axi|        control|   return void|
|s_axi_control_ARADDR   |   in|    4|       s_axi|        control|   return void|
|s_axi_control_RVALID   |  out|    1|       s_axi|        control|   return void|
|s_axi_control_RREADY   |   in|    1|       s_axi|        control|   return void|
|s_axi_control_RDATA    |  out|   32|       s_axi|        control|   return void|
|s_axi_control_RRESP    |  out|    2|       s_axi|        control|   return void|
|s_axi_control_BVALID   |  out|    1|       s_axi|        control|   return void|
|s_axi_control_BREADY   |   in|    1|       s_axi|        control|   return void|
|s_axi_control_BRESP    |  out|    2|       s_axi|        control|   return void|
|ap_clk                 |   in|    1|  ap_ctrl_hs|   LIGHT_MODULE|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|   LIGHT_MODULE|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|   LIGHT_MODULE|  return value|
|is_r_TVALID            |   in|    1|        axis|  is_r_V_dest_V|       pointer|
|is_r_TREADY            |  out|    1|        axis|  is_r_V_dest_V|       pointer|
|is_r_TDEST             |   in|    1|        axis|  is_r_V_dest_V|       pointer|
|os_TREADY              |   in|    1|        axis|    os_V_dest_V|       pointer|
|os_TVALID              |  out|    1|        axis|    os_V_dest_V|       pointer|
|os_TDEST               |  out|    1|        axis|    os_V_dest_V|       pointer|
|is_r_TDATA             |   in|  128|        axis|  is_r_V_data_V|       pointer|
|is_r_TKEEP             |   in|   16|        axis|  is_r_V_keep_V|       pointer|
|is_r_TSTRB             |   in|   16|        axis|  is_r_V_strb_V|       pointer|
|is_r_TUSER             |   in|    1|        axis|  is_r_V_user_V|       pointer|
|is_r_TLAST             |   in|    1|        axis|  is_r_V_last_V|       pointer|
|is_r_TID               |   in|    1|        axis|    is_r_V_id_V|       pointer|
|os_TDATA               |  out|   32|        axis|    os_V_data_V|       pointer|
|os_TKEEP               |  out|    4|        axis|    os_V_keep_V|       pointer|
|os_TSTRB               |  out|    4|        axis|    os_V_strb_V|       pointer|
|os_TUSER               |  out|    1|        axis|    os_V_user_V|       pointer|
|os_TLAST               |  out|    1|        axis|    os_V_last_V|       pointer|
|os_TID                 |  out|    1|        axis|      os_V_id_V|       pointer|
+-----------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.53>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%op_data = alloca i32 1"   --->   Operation 5 'alloca' 'op_data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%spectopmodule_ln8 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6" [src/main.cpp:8]   --->   Operation 6 'spectopmodule' 'spectopmodule_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %is_r_V_data_V, i16 %is_r_V_keep_V, i16 %is_r_V_strb_V, i1 %is_r_V_user_V, i1 %is_r_V_last_V, i1 %is_r_V_id_V, i1 %is_r_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %is_r_V_data_V"   --->   Operation 8 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %is_r_V_keep_V"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %is_r_V_strb_V"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %is_r_V_user_V"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %is_r_V_last_V"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %is_r_V_id_V"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %is_r_V_dest_V"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %os_V_data_V, i4 %os_V_keep_V, i4 %os_V_strb_V, i1 %os_V_user_V, i1 %os_V_last_V, i1 %os_V_id_V, i1 %os_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %os_V_data_V"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %os_V_keep_V"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %os_V_strb_V"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %os_V_user_V"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %os_V_last_V"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %os_V_id_V"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %os_V_dest_V"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln18 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %os_V_data_V, i4 %os_V_keep_V, i4 %os_V_strb_V, i1 %os_V_user_V, i1 %os_V_last_V, i1 %os_V_id_V, i1 %os_V_dest_V, void @empty_4" [src/main.cpp:18]   --->   Operation 24 'specaxissidechannel' 'specaxissidechannel_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln18 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i128 %is_r_V_data_V, i16 %is_r_V_keep_V, i16 %is_r_V_strb_V, i1 %is_r_V_user_V, i1 %is_r_V_last_V, i1 %is_r_V_id_V, i1 %is_r_V_dest_V, void @empty_5" [src/main.cpp:18]   --->   Operation 25 'specaxissidechannel' 'specaxissidechannel_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln18 = store i32 0, i32 %op_data" [src/main.cpp:18]   --->   Operation 26 'store' 'store_ln18' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln18 = br void %VITIS_LOOP_19_2" [src/main.cpp:18]   --->   Operation 27 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%op_data_1 = load i32 %op_data" [src/main.cpp:58->src/main.cpp:35]   --->   Operation 28 'load' 'op_data_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty = read i164 @_ssdm_op_Read.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A.i1P0A.i1P0A.i1P0A, i128 %is_r_V_data_V, i16 %is_r_V_keep_V, i16 %is_r_V_strb_V, i1 %is_r_V_user_V, i1 %is_r_V_last_V, i1 %is_r_V_id_V, i1 %is_r_V_dest_V" [src/main.cpp:26]   --->   Operation 29 'read' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%ip_data = extractvalue i164 %empty" [src/main.cpp:26]   --->   Operation 30 'extractvalue' 'ip_data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%ip_last = extractvalue i164 %empty" [src/main.cpp:26]   --->   Operation 31 'extractvalue' 'ip_last' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln31 = trunc i128 %ip_data" [src/main.cpp:31]   --->   Operation 32 'trunc' 'trunc_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.91ns)   --->   "%add_ln31 = add i8 %trunc_ln31, i8 4" [src/main.cpp:31]   --->   Operation 33 'add' 'add_ln31' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_1_0_1 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %ip_data, i32 32, i32 39" [src/main.cpp:31]   --->   Operation 34 'partselect' 'tmp_1_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.91ns)   --->   "%add_ln31_1 = add i8 %tmp_1_0_1, i8 4" [src/main.cpp:31]   --->   Operation 35 'add' 'add_ln31_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_1_0_2 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %ip_data, i32 64, i32 71" [src/main.cpp:31]   --->   Operation 36 'partselect' 'tmp_1_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.91ns)   --->   "%add_ln31_2 = add i8 %tmp_1_0_2, i8 4" [src/main.cpp:31]   --->   Operation 37 'add' 'add_ln31_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_1_0_3 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %ip_data, i32 96, i32 103" [src/main.cpp:31]   --->   Operation 38 'partselect' 'tmp_1_0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.91ns)   --->   "%add_ln31_3 = add i8 %tmp_1_0_3, i8 4" [src/main.cpp:31]   --->   Operation 39 'add' 'add_ln31_3' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node or_ln58_3)   --->   "%sext_ln58 = sext i8 %add_ln31" [src/main.cpp:58->src/main.cpp:35]   --->   Operation 40 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node or_ln58_3)   --->   "%shl_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln31_1, i8 0" [src/main.cpp:58->src/main.cpp:35]   --->   Operation 41 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node or_ln58_3)   --->   "%sext_ln58_1 = sext i16 %shl_ln" [src/main.cpp:58->src/main.cpp:35]   --->   Operation 42 'sext' 'sext_ln58_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node or_ln58_3)   --->   "%shl_ln58_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i16, i8 %add_ln31_2, i16 0" [src/main.cpp:58->src/main.cpp:35]   --->   Operation 43 'bitconcatenate' 'shl_ln58_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node or_ln58_3)   --->   "%shl_ln58_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i24, i8 %add_ln31_3, i24 0" [src/main.cpp:58->src/main.cpp:35]   --->   Operation 44 'bitconcatenate' 'shl_ln58_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node or_ln58_3)   --->   "%or_ln58 = or i24 %shl_ln58_1, i24 %sext_ln58_1" [src/main.cpp:58->src/main.cpp:35]   --->   Operation 45 'or' 'or_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node or_ln58_3)   --->   "%sext_ln58_2 = sext i24 %or_ln58" [src/main.cpp:58->src/main.cpp:35]   --->   Operation 46 'sext' 'sext_ln58_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node or_ln58_3)   --->   "%or_ln58_1 = or i32 %shl_ln58_2, i32 %sext_ln58" [src/main.cpp:58->src/main.cpp:35]   --->   Operation 47 'or' 'or_ln58_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node or_ln58_3)   --->   "%or_ln58_2 = or i32 %or_ln58_1, i32 %sext_ln58_2" [src/main.cpp:58->src/main.cpp:35]   --->   Operation 48 'or' 'or_ln58_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (1.03ns) (out node of the LUT)   --->   "%or_ln58_3 = or i32 %op_data_1, i32 %or_ln58_2" [src/main.cpp:58->src/main.cpp:35]   --->   Operation 49 'or' 'or_ln58_3' <Predicate = true> <Delay = 1.03> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [2/2] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %os_V_data_V, i4 %os_V_keep_V, i4 %os_V_strb_V, i1 %os_V_user_V, i1 %os_V_last_V, i1 %os_V_id_V, i1 %os_V_dest_V, i32 %or_ln58_3, i4 0, i4 0, i1 0, i1 0, i1 0, i1 0" [src/main.cpp:36]   --->   Operation 50 'write' 'write_ln36' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %ip_last, void %if.end, void %for.end52" [src/main.cpp:38]   --->   Operation 51 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln18 = store i32 %or_ln58_3, i32 %op_data" [src/main.cpp:18]   --->   Operation 52 'store' 'store_ln18' <Predicate = (!ip_last)> <Delay = 1.58>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln18 = br void %VITIS_LOOP_19_2" [src/main.cpp:18]   --->   Operation 53 'br' 'br_ln18' <Predicate = (!ip_last)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 54 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [src/main.cpp:18]   --->   Operation 55 'specloopname' 'specloopname_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/2] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %os_V_data_V, i4 %os_V_keep_V, i4 %os_V_strb_V, i1 %os_V_user_V, i1 %os_V_last_V, i1 %os_V_id_V, i1 %os_V_dest_V, i32 %or_ln58_3, i4 0, i4 0, i1 0, i1 0, i1 0, i1 0" [src/main.cpp:36]   --->   Operation 56 'write' 'write_ln36' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln43 = ret" [src/main.cpp:43]   --->   Operation 57 'ret' 'ret_ln43' <Predicate = (ip_last)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ is_r_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ is_r_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ is_r_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ is_r_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ is_r_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ is_r_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ is_r_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ os_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ os_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ os_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ os_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ os_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ os_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ os_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
op_data                  (alloca             ) [ 010]
spectopmodule_ln8        (spectopmodule      ) [ 000]
specinterface_ln0        (specinterface      ) [ 000]
specbitsmap_ln0          (specbitsmap        ) [ 000]
specbitsmap_ln0          (specbitsmap        ) [ 000]
specbitsmap_ln0          (specbitsmap        ) [ 000]
specbitsmap_ln0          (specbitsmap        ) [ 000]
specbitsmap_ln0          (specbitsmap        ) [ 000]
specbitsmap_ln0          (specbitsmap        ) [ 000]
specbitsmap_ln0          (specbitsmap        ) [ 000]
specinterface_ln0        (specinterface      ) [ 000]
specbitsmap_ln0          (specbitsmap        ) [ 000]
specbitsmap_ln0          (specbitsmap        ) [ 000]
specbitsmap_ln0          (specbitsmap        ) [ 000]
specbitsmap_ln0          (specbitsmap        ) [ 000]
specbitsmap_ln0          (specbitsmap        ) [ 000]
specbitsmap_ln0          (specbitsmap        ) [ 000]
specbitsmap_ln0          (specbitsmap        ) [ 000]
specinterface_ln0        (specinterface      ) [ 000]
specaxissidechannel_ln18 (specaxissidechannel) [ 000]
specaxissidechannel_ln18 (specaxissidechannel) [ 000]
store_ln18               (store              ) [ 000]
br_ln18                  (br                 ) [ 000]
op_data_1                (load               ) [ 000]
empty                    (read               ) [ 000]
ip_data                  (extractvalue       ) [ 000]
ip_last                  (extractvalue       ) [ 011]
trunc_ln31               (trunc              ) [ 000]
add_ln31                 (add                ) [ 000]
tmp_1_0_1                (partselect         ) [ 000]
add_ln31_1               (add                ) [ 000]
tmp_1_0_2                (partselect         ) [ 000]
add_ln31_2               (add                ) [ 000]
tmp_1_0_3                (partselect         ) [ 000]
add_ln31_3               (add                ) [ 000]
sext_ln58                (sext               ) [ 000]
shl_ln                   (bitconcatenate     ) [ 000]
sext_ln58_1              (sext               ) [ 000]
shl_ln58_1               (bitconcatenate     ) [ 000]
shl_ln58_2               (bitconcatenate     ) [ 000]
or_ln58                  (or                 ) [ 000]
sext_ln58_2              (sext               ) [ 000]
or_ln58_1                (or                 ) [ 000]
or_ln58_2                (or                 ) [ 000]
or_ln58_3                (or                 ) [ 011]
br_ln38                  (br                 ) [ 000]
store_ln18               (store              ) [ 000]
br_ln18                  (br                 ) [ 000]
specpipeline_ln0         (specpipeline       ) [ 000]
specloopname_ln18        (specloopname       ) [ 000]
write_ln36               (write              ) [ 000]
ret_ln43                 (ret                ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="is_r_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="is_r_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="is_r_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="is_r_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="is_r_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="is_r_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="is_r_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="is_r_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="is_r_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="is_r_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="is_r_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="is_r_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="is_r_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="is_r_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="os_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="os_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="os_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="os_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="os_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="os_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="os_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="os_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="os_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="os_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="os_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="os_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="os_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="os_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i8.i16"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i24"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="op_data_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="op_data/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="empty_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="164" slack="0"/>
<pin id="108" dir="0" index="1" bw="128" slack="0"/>
<pin id="109" dir="0" index="2" bw="16" slack="0"/>
<pin id="110" dir="0" index="3" bw="16" slack="0"/>
<pin id="111" dir="0" index="4" bw="1" slack="0"/>
<pin id="112" dir="0" index="5" bw="1" slack="0"/>
<pin id="113" dir="0" index="6" bw="1" slack="0"/>
<pin id="114" dir="0" index="7" bw="1" slack="0"/>
<pin id="115" dir="1" index="8" bw="164" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_write_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="0" index="2" bw="4" slack="0"/>
<pin id="128" dir="0" index="3" bw="4" slack="0"/>
<pin id="129" dir="0" index="4" bw="1" slack="0"/>
<pin id="130" dir="0" index="5" bw="1" slack="0"/>
<pin id="131" dir="0" index="6" bw="1" slack="0"/>
<pin id="132" dir="0" index="7" bw="1" slack="0"/>
<pin id="133" dir="0" index="8" bw="32" slack="0"/>
<pin id="134" dir="0" index="9" bw="1" slack="0"/>
<pin id="135" dir="0" index="10" bw="1" slack="0"/>
<pin id="136" dir="0" index="11" bw="1" slack="0"/>
<pin id="137" dir="0" index="12" bw="1" slack="0"/>
<pin id="138" dir="0" index="13" bw="1" slack="0"/>
<pin id="139" dir="0" index="14" bw="1" slack="0"/>
<pin id="140" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln36/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="store_ln18_store_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="0"/>
<pin id="158" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="op_data_1_load_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="op_data_1/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="ip_data_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="164" slack="0"/>
<pin id="165" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="ip_data/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="ip_last_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="164" slack="0"/>
<pin id="169" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="ip_last/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="trunc_ln31_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="128" slack="0"/>
<pin id="173" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln31/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="add_ln31_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="8" slack="0"/>
<pin id="177" dir="0" index="1" bw="4" slack="0"/>
<pin id="178" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="tmp_1_0_1_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="0"/>
<pin id="183" dir="0" index="1" bw="128" slack="0"/>
<pin id="184" dir="0" index="2" bw="7" slack="0"/>
<pin id="185" dir="0" index="3" bw="7" slack="0"/>
<pin id="186" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1_0_1/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="add_ln31_1_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="0"/>
<pin id="193" dir="0" index="1" bw="4" slack="0"/>
<pin id="194" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_1/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_1_0_2_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="0"/>
<pin id="199" dir="0" index="1" bw="128" slack="0"/>
<pin id="200" dir="0" index="2" bw="8" slack="0"/>
<pin id="201" dir="0" index="3" bw="8" slack="0"/>
<pin id="202" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1_0_2/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="add_ln31_2_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="0"/>
<pin id="209" dir="0" index="1" bw="4" slack="0"/>
<pin id="210" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_2/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_1_0_3_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="8" slack="0"/>
<pin id="215" dir="0" index="1" bw="128" slack="0"/>
<pin id="216" dir="0" index="2" bw="8" slack="0"/>
<pin id="217" dir="0" index="3" bw="8" slack="0"/>
<pin id="218" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1_0_3/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="add_ln31_3_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="0"/>
<pin id="225" dir="0" index="1" bw="4" slack="0"/>
<pin id="226" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_3/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="sext_ln58_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="0"/>
<pin id="231" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln58/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="shl_ln_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="16" slack="0"/>
<pin id="235" dir="0" index="1" bw="8" slack="0"/>
<pin id="236" dir="0" index="2" bw="1" slack="0"/>
<pin id="237" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="sext_ln58_1_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="16" slack="0"/>
<pin id="243" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln58_1/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="shl_ln58_1_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="24" slack="0"/>
<pin id="247" dir="0" index="1" bw="8" slack="0"/>
<pin id="248" dir="0" index="2" bw="1" slack="0"/>
<pin id="249" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln58_1/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="shl_ln58_2_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="0"/>
<pin id="255" dir="0" index="1" bw="8" slack="0"/>
<pin id="256" dir="0" index="2" bw="1" slack="0"/>
<pin id="257" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln58_2/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="or_ln58_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="24" slack="0"/>
<pin id="263" dir="0" index="1" bw="24" slack="0"/>
<pin id="264" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln58/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="sext_ln58_2_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="24" slack="0"/>
<pin id="269" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln58_2/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="or_ln58_1_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="0" index="1" bw="32" slack="0"/>
<pin id="274" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln58_1/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="or_ln58_2_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="0"/>
<pin id="280" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln58_2/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="or_ln58_3_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="0"/>
<pin id="285" dir="0" index="1" bw="32" slack="0"/>
<pin id="286" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln58_3/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="store_ln18_store_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="0"/>
<pin id="293" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/1 "/>
</bind>
</comp>

<comp id="295" class="1005" name="op_data_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="0"/>
<pin id="297" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="op_data "/>
</bind>
</comp>

<comp id="302" class="1005" name="ip_last_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="1"/>
<pin id="304" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="ip_last "/>
</bind>
</comp>

<comp id="306" class="1005" name="or_ln58_3_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="1"/>
<pin id="308" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="or_ln58_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="105"><net_src comp="28" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="116"><net_src comp="58" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="2" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="106" pin=3"/></net>

<net id="120"><net_src comp="6" pin="0"/><net_sink comp="106" pin=4"/></net>

<net id="121"><net_src comp="8" pin="0"/><net_sink comp="106" pin=5"/></net>

<net id="122"><net_src comp="10" pin="0"/><net_sink comp="106" pin=6"/></net>

<net id="123"><net_src comp="12" pin="0"/><net_sink comp="106" pin=7"/></net>

<net id="141"><net_src comp="88" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="142"><net_src comp="14" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="143"><net_src comp="16" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="144"><net_src comp="18" pin="0"/><net_sink comp="124" pin=3"/></net>

<net id="145"><net_src comp="20" pin="0"/><net_sink comp="124" pin=4"/></net>

<net id="146"><net_src comp="22" pin="0"/><net_sink comp="124" pin=5"/></net>

<net id="147"><net_src comp="24" pin="0"/><net_sink comp="124" pin=6"/></net>

<net id="148"><net_src comp="26" pin="0"/><net_sink comp="124" pin=7"/></net>

<net id="149"><net_src comp="90" pin="0"/><net_sink comp="124" pin=9"/></net>

<net id="150"><net_src comp="90" pin="0"/><net_sink comp="124" pin=10"/></net>

<net id="151"><net_src comp="92" pin="0"/><net_sink comp="124" pin=11"/></net>

<net id="152"><net_src comp="92" pin="0"/><net_sink comp="124" pin=12"/></net>

<net id="153"><net_src comp="92" pin="0"/><net_sink comp="124" pin=13"/></net>

<net id="154"><net_src comp="92" pin="0"/><net_sink comp="124" pin=14"/></net>

<net id="159"><net_src comp="40" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="166"><net_src comp="106" pin="8"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="106" pin="8"/><net_sink comp="167" pin=0"/></net>

<net id="174"><net_src comp="163" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="179"><net_src comp="171" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="60" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="62" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="163" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="189"><net_src comp="64" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="190"><net_src comp="66" pin="0"/><net_sink comp="181" pin=3"/></net>

<net id="195"><net_src comp="181" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="60" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="203"><net_src comp="62" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="163" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="205"><net_src comp="68" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="206"><net_src comp="70" pin="0"/><net_sink comp="197" pin=3"/></net>

<net id="211"><net_src comp="197" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="60" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="219"><net_src comp="62" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="163" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="221"><net_src comp="72" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="222"><net_src comp="74" pin="0"/><net_sink comp="213" pin=3"/></net>

<net id="227"><net_src comp="213" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="60" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="232"><net_src comp="175" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="238"><net_src comp="76" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="191" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="78" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="244"><net_src comp="233" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="80" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="207" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="82" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="258"><net_src comp="84" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="223" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="86" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="265"><net_src comp="245" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="241" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="270"><net_src comp="261" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="275"><net_src comp="253" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="229" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="271" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="267" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="160" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="277" pin="2"/><net_sink comp="283" pin=1"/></net>

<net id="289"><net_src comp="283" pin="2"/><net_sink comp="124" pin=8"/></net>

<net id="294"><net_src comp="283" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="298"><net_src comp="102" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="300"><net_src comp="295" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="301"><net_src comp="295" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="305"><net_src comp="167" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="283" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="124" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: os_V_data_V | {2 }
	Port: os_V_keep_V | {2 }
	Port: os_V_strb_V | {2 }
	Port: os_V_user_V | {2 }
	Port: os_V_last_V | {2 }
	Port: os_V_id_V | {2 }
	Port: os_V_dest_V | {2 }
 - Input state : 
	Port: LIGHT_MODULE : is_r_V_data_V | {1 }
	Port: LIGHT_MODULE : is_r_V_keep_V | {1 }
	Port: LIGHT_MODULE : is_r_V_strb_V | {1 }
	Port: LIGHT_MODULE : is_r_V_user_V | {1 }
	Port: LIGHT_MODULE : is_r_V_last_V | {1 }
	Port: LIGHT_MODULE : is_r_V_id_V | {1 }
	Port: LIGHT_MODULE : is_r_V_dest_V | {1 }
  - Chain level:
	State 1
		store_ln18 : 1
		op_data_1 : 1
		trunc_ln31 : 1
		add_ln31 : 2
		tmp_1_0_1 : 1
		add_ln31_1 : 2
		tmp_1_0_2 : 1
		add_ln31_2 : 2
		tmp_1_0_3 : 1
		add_ln31_3 : 2
		sext_ln58 : 3
		shl_ln : 3
		sext_ln58_1 : 4
		shl_ln58_1 : 3
		shl_ln58_2 : 3
		or_ln58 : 5
		sext_ln58_2 : 5
		or_ln58_1 : 4
		or_ln58_2 : 6
		or_ln58_3 : 6
		write_ln36 : 6
		br_ln38 : 1
		store_ln18 : 6
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|          |   or_ln58_fu_261   |    0    |    24   |
|    or    |  or_ln58_1_fu_271  |    0    |    32   |
|          |  or_ln58_2_fu_277  |    0    |    32   |
|          |  or_ln58_3_fu_283  |    0    |    32   |
|----------|--------------------|---------|---------|
|          |   add_ln31_fu_175  |    0    |    15   |
|    add   |  add_ln31_1_fu_191 |    0    |    15   |
|          |  add_ln31_2_fu_207 |    0    |    15   |
|          |  add_ln31_3_fu_223 |    0    |    15   |
|----------|--------------------|---------|---------|
|   read   |  empty_read_fu_106 |    0    |    0    |
|----------|--------------------|---------|---------|
|   write  |  grp_write_fu_124  |    0    |    0    |
|----------|--------------------|---------|---------|
|extractvalue|   ip_data_fu_163   |    0    |    0    |
|          |   ip_last_fu_167   |    0    |    0    |
|----------|--------------------|---------|---------|
|   trunc  |  trunc_ln31_fu_171 |    0    |    0    |
|----------|--------------------|---------|---------|
|          |  tmp_1_0_1_fu_181  |    0    |    0    |
|partselect|  tmp_1_0_2_fu_197  |    0    |    0    |
|          |  tmp_1_0_3_fu_213  |    0    |    0    |
|----------|--------------------|---------|---------|
|          |  sext_ln58_fu_229  |    0    |    0    |
|   sext   | sext_ln58_1_fu_241 |    0    |    0    |
|          | sext_ln58_2_fu_267 |    0    |    0    |
|----------|--------------------|---------|---------|
|          |    shl_ln_fu_233   |    0    |    0    |
|bitconcatenate|  shl_ln58_1_fu_245 |    0    |    0    |
|          |  shl_ln58_2_fu_253 |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |   180   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
| ip_last_reg_302 |    1   |
| op_data_reg_295 |   32   |
|or_ln58_3_reg_306|   32   |
+-----------------+--------+
|      Total      |   65   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_124 |  p8  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   64   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   180  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   65   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   65   |   189  |
+-----------+--------+--------+--------+
