Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/s1820419/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab --relax --debug typical --mt auto -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 30 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'addr_readC' is not connected on this instance [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_CNU6_Pipeline_Datapath/IB_CNU6_Pipeline_Datapath.srcs/sources_1/imports/204.33.486/RTL/IB_CNU_BRAM32/IB_CNU_BRAM32/IB_CNU_BRAM32.srcs/sources_1/imports/sources_1/imports/Reconf_IB_MUX/top.v:228]
WARNING: [VRFC 10-5021] port 'addr_readC' is not connected on this instance [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_CNU6_Pipeline_Datapath/IB_CNU6_Pipeline_Datapath.srcs/sources_1/imports/204.33.486/RTL/IB_CNU_BRAM32/IB_CNU_BRAM32/IB_CNU_BRAM32.srcs/sources_1/imports/sources_1/imports/Reconf_IB_MUX/top.v:287]
WARNING: [VRFC 10-5021] port 'addr_readC' is not connected on this instance [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_CNU6_Pipeline_Datapath/IB_CNU6_Pipeline_Datapath.srcs/sources_1/imports/204.33.486/RTL/IB_CNU_BRAM32/IB_CNU_BRAM32/IB_CNU_BRAM32.srcs/sources_1/imports/sources_1/imports/Reconf_IB_MUX/top.v:440]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cnu6ib_control_unit
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.BUFGCE(CE_TYPE="ASYNC",SIM_DEVIC...
Compiling module unisims_ver.PLLE4_ADV(CLKFBOUT_MULT=4,CLKIN_...
Compiling module xil_defaultlib.clock_domain_clk_wiz_0_2_clock_d...
Compiling module xil_defaultlib.clock_domain_clk_wiz_0_2
Compiling module xil_defaultlib.clock_domain
Compiling module xil_defaultlib.clock_domain_wrapper
Compiling module xil_defaultlib.decomp_clk_gen
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.IB_RAM_blk_mem_gen_0_0
Compiling module xil_defaultlib.IB_RAM
Compiling module xil_defaultlib.IB_RAM_wrapper
Compiling module xil_defaultlib.cnu6_ib_map
Compiling module xil_defaultlib.c6ibm_port_shifter
Compiling module xil_defaultlib.ram_sel_counter
Compiling module xil_defaultlib.c6ibwr_ram_sel
Compiling module xil_defaultlib.c6ibAddr_ram_sel
Compiling module xil_defaultlib.reconf_ib_lut2
Compiling module xil_defaultlib.ib_cnu6_f0_pipeReg
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.ib_distributed_ram_bank
Compiling module xil_defaultlib.ib_lut_ram
Compiling module xil_defaultlib.ib_cnu6_f1_pipeReg
Compiling module xil_defaultlib.ib_cnu6_f2_pipeReg
Compiling module xil_defaultlib.ib_cnu6_f3_pipeReg
Compiling module xil_defaultlib.ib_cnu6_c2v_pipeReg
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top
