[{"commit":{"message":"Merge branch 'master' into 8356159"},"files":[],"sha":"cc3b8ff743b805ba0c43b55e462c1b3a35e975f5"},{"commit":{"message":"Set ins cost to 2xVOLA for cmpxchg"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"b496c299e8b77fb912b66f386c87267c19013d9b"},{"commit":{"message":"Merge branch 'master' into 8356159"},"files":[],"sha":"8568ab338e647c87da565b1799e971a400a5a36d"},{"commit":{"message":"Merge branch 'master' into 8356159"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"4e572ee290e02fa0dc832cd572b7bd37f0d6d303"},{"commit":{"message":"ins cost fixes, print fixes"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"310d21ceb61a2d53da45c089cf962cd9b3bddfca"},{"commit":{"message":"Merge branch 'master' into 8356159"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"}],"sha":"163ef2ac27cb8ef8f38052a3a71a1fbf7cf4ad69"},{"commit":{"message":"Reg limits fixed"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"27fc528df8f8ce51a1b64b05bd0d344674e8ffef"},{"commit":{"message":"Merge branch 'master' into 8356159"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"}],"sha":"e5e618992727b3023854cde327ac987943cb0fa0"},{"commit":{"message":"Fixed reg selection"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"82f17c4922844706eef71d01c63e82150e998542"},{"commit":{"message":"More indention"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"8dbfaff5d63d4963e3bd78695a6895593dfd4407"},{"commit":{"message":"Indention"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"f04d44be20eb045130483713b541dcf7a372c114"},{"commit":{"message":"Merge branch 'master' into 8356159"},"files":[],"sha":"02d8fb5d001bcf731b1fb7ce2ab037c9858042c7"},{"commit":{"message":"Review comments"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"c1ccb0ffd6394ad1e63a6dc0f8044aeb5bf2e6ed"},{"commit":{"message":"Merge branch 'master' into 8356159"},"files":[],"sha":"fd29f150a8516c5626ad9f9bc68be399fc16271c"},{"commit":{"message":"Review fix"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"}],"sha":"73bed21a3d9e639bc055f42a78fd1608d1e6d8d2"},{"commit":{"message":"Bug and review fixes"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"1d43cdb990f58a88c7c66dc6143097271ae6a852"},{"commit":{"message":"Merge branch 'master' into 8356159"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"5bc0536d9e0d0b154b0c57e88c92c7194b2acf44"},{"commit":{"message":"Revert back to default relaxed"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"}],"sha":"73f419aa7a12fed2c944f8850c9d197c0b0d050c"},{"commit":{"message":"Merge branch 'master' into 8356159"},"files":[],"sha":"744da88119f99ab980c71ab2fdb0d5ba350a815e"},{"commit":{"message":"Fixed ws"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"}],"sha":"bb2bc02f7be040da1b5d874e46f4ce6f80a96c30"},{"commit":{"message":"Initial draft"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/globals_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"},{"filename":"test\/hotspot\/gtest\/riscv\/test_assembler_riscv.cpp"}],"sha":"24e5a140becf0284aa52c13edd50e4a13631b432"}]