Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Mon Mar 25 19:10:20 2019
| Host         : YuanJiacai running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -rpx system_wrapper_timing_summary_routed.rpx
| Design       : system_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    976.560        0.000                      0                 3493        0.098        0.000                      0                 3493      498.750        0.000                       0                  1185  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        976.560        0.000                      0                 3493        0.098        0.000                      0                 3493      498.750        0.000                       0                  1185  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack      976.560ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      498.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             976.560ns  (required time - arrival time)
  Source:                 system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_0 rise@1000.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.412ns  (logic 2.946ns (35.023%)  route 5.466ns (64.977%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 1002.658 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        1.652     2.946    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y95         FDRE                                         r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDRE (Prop_fdre_C_Q)         0.478     3.424 f  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=6, routed)           1.466     4.890    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg0_reg[31][9]
    SLICE_X38Y95         LUT1 (Prop_lut1_I0_O)        0.298     5.188 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__0_i_19/O
                         net (fo=1, routed)           0.000     5.188    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__0_i_19_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.701 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.701    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__0_i_10_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.818 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.818    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__0_i_9_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.935 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.935    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__1_i_10_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.052 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.052    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__1_i_9_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.169 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.001     6.170    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__2_i_10_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.409 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__2_i_9/O[2]
                         net (fo=3, routed)           1.017     7.426    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg2[31]
    SLICE_X39Y98         LUT4 (Prop_lut4_I3_O)        0.301     7.727 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__2_i_5/O
                         net (fo=1, routed)           0.000     7.727    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__2_i_5_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.128 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__2/CO[3]
                         net (fo=32, routed)          2.176    10.303    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg11_in
    SLICE_X42Y93         LUT6 (Prop_lut6_I2_O)        0.124    10.427 f  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg[0]_i_2/O
                         net (fo=1, routed)           0.806    11.234    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg[0]_i_2_n_0
    SLICE_X41Y94         LUT4 (Prop_lut4_I3_O)        0.124    11.358 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg[0]_i_1/O
                         net (fo=1, routed)           0.000    11.358    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg[0]_i_1_n_0
    SLICE_X41Y94         FDRE                                         r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1001.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        1.479  1002.658    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s00_axi_aclk
    SLICE_X41Y94         FDRE                                         r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg_reg[0]/C
                         clock pessimism              0.229  1002.887    
                         clock uncertainty          -15.000   987.887    
    SLICE_X41Y94         FDRE (Setup_fdre_C_D)        0.031   987.918    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg_reg[0]
  -------------------------------------------------------------------
                         required time                        987.918    
                         arrival time                         -11.358    
  -------------------------------------------------------------------
                         slack                                976.560    

Slack (MET) :             976.773ns  (required time - arrival time)
  Source:                 system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_0 rise@1000.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.249ns  (logic 2.946ns (35.713%)  route 5.303ns (64.287%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 1002.658 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        1.652     2.946    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y95         FDRE                                         r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDRE (Prop_fdre_C_Q)         0.478     3.424 f  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=6, routed)           1.466     4.890    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg0_reg[31][9]
    SLICE_X38Y95         LUT1 (Prop_lut1_I0_O)        0.298     5.188 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__0_i_19/O
                         net (fo=1, routed)           0.000     5.188    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__0_i_19_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.701 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.701    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__0_i_10_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.818 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.818    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__0_i_9_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.935 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.935    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__1_i_10_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.052 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.052    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__1_i_9_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.169 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.001     6.170    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__2_i_10_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.409 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__2_i_9/O[2]
                         net (fo=3, routed)           1.017     7.426    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg2[31]
    SLICE_X39Y98         LUT4 (Prop_lut4_I3_O)        0.301     7.727 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__2_i_5/O
                         net (fo=1, routed)           0.000     7.727    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__2_i_5_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.128 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__2/CO[3]
                         net (fo=32, routed)          2.027    10.154    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg11_in
    SLICE_X42Y94         LUT6 (Prop_lut6_I2_O)        0.124    10.278 f  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg[2]_i_2/O
                         net (fo=1, routed)           0.793    11.071    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg[2]_i_2_n_0
    SLICE_X42Y95         LUT4 (Prop_lut4_I3_O)        0.124    11.195 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg[2]_i_1/O
                         net (fo=1, routed)           0.000    11.195    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg[2]_i_1_n_0
    SLICE_X42Y95         FDRE                                         r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1001.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        1.479  1002.658    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s00_axi_aclk
    SLICE_X42Y95         FDRE                                         r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg_reg[2]/C
                         clock pessimism              0.229  1002.887    
                         clock uncertainty          -15.000   987.887    
    SLICE_X42Y95         FDRE (Setup_fdre_C_D)        0.081   987.968    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg_reg[2]
  -------------------------------------------------------------------
                         required time                        987.968    
                         arrival time                         -11.195    
  -------------------------------------------------------------------
                         slack                                976.773    

Slack (MET) :             976.828ns  (required time - arrival time)
  Source:                 system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_sta_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_0 rise@1000.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.177ns  (logic 2.672ns (32.676%)  route 5.505ns (67.324%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 1002.655 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        1.650     2.944    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s00_axi_aclk
    SLICE_X45Y92         FDRE                                         r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_sta_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_sta_addr_reg[0]/Q
                         net (fo=10, routed)          1.051     4.451    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_sta_addr[0]
    SLICE_X46Y93         LUT2 (Prop_lut2_I0_O)        0.124     4.575 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7[9]_i_49/O
                         net (fo=1, routed)           0.000     4.575    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7[9]_i_49_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.088 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.088    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_29_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.205 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.205    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_12_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.322 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.322    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_24_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.439 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.439    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_10_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.556 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.556    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_6_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.673 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.673    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_18_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.988 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_19/O[3]
                         net (fo=1, routed)           0.626     6.614    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/e_overflow00_out[27]
    SLICE_X47Y99         LUT4 (Prop_lut4_I2_O)        0.307     6.921 f  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7[9]_i_9/O
                         net (fo=2, routed)           1.144     8.065    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7[9]_i_9_n_0
    SLICE_X47Y100        LUT5 (Prop_lut5_I4_O)        0.124     8.189 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7[9]_i_3/O
                         net (fo=9, routed)           1.712     9.901    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7[9]_i_3_n_0
    SLICE_X43Y92         LUT6 (Prop_lut6_I2_O)        0.124    10.025 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr[9]_i_6/O
                         net (fo=1, routed)           0.972    10.997    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr[9]_i_6_n_0
    SLICE_X44Y90         LUT6 (Prop_lut6_I5_O)        0.124    11.121 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr[9]_i_2/O
                         net (fo=1, routed)           0.000    11.121    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr[9]_i_2_n_0
    SLICE_X44Y90         FDRE                                         r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1001.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        1.476  1002.655    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s00_axi_aclk
    SLICE_X44Y90         FDRE                                         r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr_reg[9]/C
                         clock pessimism              0.263  1002.918    
                         clock uncertainty          -15.000   987.918    
    SLICE_X44Y90         FDRE (Setup_fdre_C_D)        0.031   987.949    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr_reg[9]
  -------------------------------------------------------------------
                         required time                        987.949    
                         arrival time                         -11.121    
  -------------------------------------------------------------------
                         slack                                976.828    

Slack (MET) :             976.841ns  (required time - arrival time)
  Source:                 system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_0 rise@1000.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.132ns  (logic 2.946ns (36.228%)  route 5.186ns (63.772%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 1002.659 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        1.652     2.946    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y95         FDRE                                         r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDRE (Prop_fdre_C_Q)         0.478     3.424 f  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=6, routed)           1.466     4.890    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg0_reg[31][9]
    SLICE_X38Y95         LUT1 (Prop_lut1_I0_O)        0.298     5.188 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__0_i_19/O
                         net (fo=1, routed)           0.000     5.188    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__0_i_19_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.701 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.701    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__0_i_10_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.818 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.818    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__0_i_9_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.935 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.935    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__1_i_10_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.052 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.052    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__1_i_9_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.169 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.001     6.170    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__2_i_10_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.409 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__2_i_9/O[2]
                         net (fo=3, routed)           1.017     7.426    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg2[31]
    SLICE_X39Y98         LUT4 (Prop_lut4_I3_O)        0.301     7.727 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__2_i_5/O
                         net (fo=1, routed)           0.000     7.727    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__2_i_5_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.128 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__2/CO[3]
                         net (fo=32, routed)          2.297    10.424    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg11_in
    SLICE_X41Y97         LUT6 (Prop_lut6_I4_O)        0.124    10.548 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg[23]_i_2/O
                         net (fo=1, routed)           0.405    10.954    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg[23]_i_2_n_0
    SLICE_X41Y98         LUT4 (Prop_lut4_I3_O)        0.124    11.078 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg[23]_i_1/O
                         net (fo=1, routed)           0.000    11.078    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg[23]_i_1_n_0
    SLICE_X41Y98         FDRE                                         r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1001.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        1.480  1002.659    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s00_axi_aclk
    SLICE_X41Y98         FDRE                                         r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg_reg[23]/C
                         clock pessimism              0.229  1002.888    
                         clock uncertainty          -15.000   987.888    
    SLICE_X41Y98         FDRE (Setup_fdre_C_D)        0.031   987.919    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg_reg[23]
  -------------------------------------------------------------------
                         required time                        987.919    
                         arrival time                         -11.078    
  -------------------------------------------------------------------
                         slack                                976.841    

Slack (MET) :             976.862ns  (required time - arrival time)
  Source:                 system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_sta_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_0 rise@1000.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.141ns  (logic 2.672ns (32.823%)  route 5.469ns (67.177%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 1002.655 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        1.650     2.944    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s00_axi_aclk
    SLICE_X45Y92         FDRE                                         r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_sta_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_sta_addr_reg[0]/Q
                         net (fo=10, routed)          1.051     4.451    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_sta_addr[0]
    SLICE_X46Y93         LUT2 (Prop_lut2_I0_O)        0.124     4.575 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7[9]_i_49/O
                         net (fo=1, routed)           0.000     4.575    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7[9]_i_49_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.088 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.088    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_29_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.205 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.205    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_12_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.322 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.322    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_24_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.439 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.439    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_10_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.556 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.556    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_6_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.673 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.673    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_18_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.988 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_19/O[3]
                         net (fo=1, routed)           0.626     6.614    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/e_overflow00_out[27]
    SLICE_X47Y99         LUT4 (Prop_lut4_I2_O)        0.307     6.921 f  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7[9]_i_9/O
                         net (fo=2, routed)           1.144     8.065    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7[9]_i_9_n_0
    SLICE_X47Y100        LUT5 (Prop_lut5_I4_O)        0.124     8.189 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7[9]_i_3/O
                         net (fo=9, routed)           1.564     9.753    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7[9]_i_3_n_0
    SLICE_X42Y92         LUT6 (Prop_lut6_I2_O)        0.124     9.877 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr[5]_i_4/O
                         net (fo=1, routed)           1.083    10.961    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr[5]_i_4_n_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I5_O)        0.124    11.085 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr[5]_i_1/O
                         net (fo=1, routed)           0.000    11.085    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr[5]_i_1_n_0
    SLICE_X45Y90         FDRE                                         r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1001.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        1.476  1002.655    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s00_axi_aclk
    SLICE_X45Y90         FDRE                                         r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr_reg[5]/C
                         clock pessimism              0.263  1002.918    
                         clock uncertainty          -15.000   987.918    
    SLICE_X45Y90         FDRE (Setup_fdre_C_D)        0.029   987.947    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr_reg[5]
  -------------------------------------------------------------------
                         required time                        987.947    
                         arrival time                         -11.085    
  -------------------------------------------------------------------
                         slack                                976.862    

Slack (MET) :             976.965ns  (required time - arrival time)
  Source:                 system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_0 rise@1000.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.055ns  (logic 2.946ns (36.572%)  route 5.109ns (63.428%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 1002.658 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        1.652     2.946    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y95         FDRE                                         r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDRE (Prop_fdre_C_Q)         0.478     3.424 f  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=6, routed)           1.466     4.890    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg0_reg[31][9]
    SLICE_X38Y95         LUT1 (Prop_lut1_I0_O)        0.298     5.188 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__0_i_19/O
                         net (fo=1, routed)           0.000     5.188    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__0_i_19_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.701 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.701    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__0_i_10_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.818 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.818    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__0_i_9_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.935 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.935    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__1_i_10_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.052 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.052    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__1_i_9_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.169 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.001     6.170    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__2_i_10_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.409 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__2_i_9/O[2]
                         net (fo=3, routed)           1.017     7.426    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg2[31]
    SLICE_X39Y98         LUT4 (Prop_lut4_I3_O)        0.301     7.727 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__2_i_5/O
                         net (fo=1, routed)           0.000     7.727    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__2_i_5_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.128 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__2/CO[3]
                         net (fo=32, routed)          2.036    10.163    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg11_in
    SLICE_X42Y94         LUT6 (Prop_lut6_I2_O)        0.124    10.287 f  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg[4]_i_2/O
                         net (fo=1, routed)           0.590    10.877    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg[4]_i_2_n_0
    SLICE_X42Y95         LUT4 (Prop_lut4_I3_O)        0.124    11.001 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg[4]_i_1/O
                         net (fo=1, routed)           0.000    11.001    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg[4]_i_1_n_0
    SLICE_X42Y95         FDRE                                         r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1001.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        1.479  1002.658    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s00_axi_aclk
    SLICE_X42Y95         FDRE                                         r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg_reg[4]/C
                         clock pessimism              0.229  1002.887    
                         clock uncertainty          -15.000   987.887    
    SLICE_X42Y95         FDRE (Setup_fdre_C_D)        0.079   987.966    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg_reg[4]
  -------------------------------------------------------------------
                         required time                        987.966    
                         arrival time                         -11.001    
  -------------------------------------------------------------------
                         slack                                976.965    

Slack (MET) :             976.995ns  (required time - arrival time)
  Source:                 system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_sta_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_0 rise@1000.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.059ns  (logic 2.672ns (33.154%)  route 5.387ns (66.846%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 1002.655 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        1.650     2.944    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s00_axi_aclk
    SLICE_X45Y92         FDRE                                         r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_sta_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_sta_addr_reg[0]/Q
                         net (fo=10, routed)          1.051     4.451    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_sta_addr[0]
    SLICE_X46Y93         LUT2 (Prop_lut2_I0_O)        0.124     4.575 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7[9]_i_49/O
                         net (fo=1, routed)           0.000     4.575    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7[9]_i_49_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.088 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.088    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_29_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.205 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.205    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_12_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.322 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.322    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_24_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.439 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.439    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_10_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.556 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.556    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_6_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.673 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.673    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_18_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.988 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_19/O[3]
                         net (fo=1, routed)           0.626     6.614    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/e_overflow00_out[27]
    SLICE_X47Y99         LUT4 (Prop_lut4_I2_O)        0.307     6.921 f  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7[9]_i_9/O
                         net (fo=2, routed)           1.144     8.065    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7[9]_i_9_n_0
    SLICE_X47Y100        LUT5 (Prop_lut5_I4_O)        0.124     8.189 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7[9]_i_3/O
                         net (fo=9, routed)           1.821    10.010    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7[9]_i_3_n_0
    SLICE_X43Y91         LUT6 (Prop_lut6_I2_O)        0.124    10.134 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr[2]_i_4/O
                         net (fo=1, routed)           0.745    10.879    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr[2]_i_4_n_0
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.124    11.003 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr[2]_i_1/O
                         net (fo=1, routed)           0.000    11.003    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr[2]_i_1_n_0
    SLICE_X46Y90         FDRE                                         r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1001.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        1.476  1002.655    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s00_axi_aclk
    SLICE_X46Y90         FDRE                                         r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr_reg[2]/C
                         clock pessimism              0.263  1002.918    
                         clock uncertainty          -15.000   987.918    
    SLICE_X46Y90         FDRE (Setup_fdre_C_D)        0.081   987.999    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr_reg[2]
  -------------------------------------------------------------------
                         required time                        987.999    
                         arrival time                         -11.003    
  -------------------------------------------------------------------
                         slack                                976.995    

Slack (MET) :             977.042ns  (required time - arrival time)
  Source:                 system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_0 rise@1000.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.928ns  (logic 2.946ns (37.160%)  route 4.982ns (62.840%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 1002.658 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        1.652     2.946    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y95         FDRE                                         r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDRE (Prop_fdre_C_Q)         0.478     3.424 f  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=6, routed)           1.466     4.890    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg0_reg[31][9]
    SLICE_X38Y95         LUT1 (Prop_lut1_I0_O)        0.298     5.188 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__0_i_19/O
                         net (fo=1, routed)           0.000     5.188    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__0_i_19_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.701 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.701    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__0_i_10_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.818 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.818    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__0_i_9_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.935 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.935    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__1_i_10_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.052 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.052    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__1_i_9_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.169 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.001     6.170    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__2_i_10_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.409 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__2_i_9/O[2]
                         net (fo=3, routed)           1.017     7.426    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg2[31]
    SLICE_X39Y98         LUT4 (Prop_lut4_I3_O)        0.301     7.727 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__2_i_5/O
                         net (fo=1, routed)           0.000     7.727    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__2_i_5_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.128 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__2/CO[3]
                         net (fo=32, routed)          1.693     9.821    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg11_in
    SLICE_X40Y94         LUT6 (Prop_lut6_I4_O)        0.124     9.945 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg[11]_i_2/O
                         net (fo=1, routed)           0.805    10.750    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg[11]_i_2_n_0
    SLICE_X39Y94         LUT4 (Prop_lut4_I3_O)        0.124    10.874 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg[11]_i_1/O
                         net (fo=1, routed)           0.000    10.874    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg[11]_i_1_n_0
    SLICE_X39Y94         FDRE                                         r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1001.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        1.479  1002.658    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s00_axi_aclk
    SLICE_X39Y94         FDRE                                         r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg_reg[11]/C
                         clock pessimism              0.229  1002.887    
                         clock uncertainty          -15.000   987.887    
    SLICE_X39Y94         FDRE (Setup_fdre_C_D)        0.029   987.916    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg_reg[11]
  -------------------------------------------------------------------
                         required time                        987.916    
                         arrival time                         -10.874    
  -------------------------------------------------------------------
                         slack                                977.042    

Slack (MET) :             977.059ns  (required time - arrival time)
  Source:                 system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_sta_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_0 rise@1000.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.946ns  (logic 2.672ns (33.629%)  route 5.274ns (66.371%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 1002.655 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        1.650     2.944    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s00_axi_aclk
    SLICE_X45Y92         FDRE                                         r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_sta_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_sta_addr_reg[0]/Q
                         net (fo=10, routed)          1.051     4.451    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_sta_addr[0]
    SLICE_X46Y93         LUT2 (Prop_lut2_I0_O)        0.124     4.575 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7[9]_i_49/O
                         net (fo=1, routed)           0.000     4.575    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7[9]_i_49_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.088 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.088    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_29_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.205 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.205    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_12_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.322 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.322    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_24_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.439 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.439    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_10_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.556 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.556    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_6_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.673 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.673    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_18_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.988 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_19/O[3]
                         net (fo=1, routed)           0.626     6.614    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/e_overflow00_out[27]
    SLICE_X47Y99         LUT4 (Prop_lut4_I2_O)        0.307     6.921 f  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7[9]_i_9/O
                         net (fo=2, routed)           1.144     8.065    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7[9]_i_9_n_0
    SLICE_X47Y100        LUT5 (Prop_lut5_I4_O)        0.124     8.189 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7[9]_i_3/O
                         net (fo=9, routed)           1.349     9.539    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7[9]_i_3_n_0
    SLICE_X48Y92         LUT6 (Prop_lut6_I2_O)        0.124     9.663 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr[4]_i_4/O
                         net (fo=1, routed)           1.103    10.766    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr[4]_i_4_n_0
    SLICE_X47Y90         LUT6 (Prop_lut6_I5_O)        0.124    10.890 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr[4]_i_1/O
                         net (fo=1, routed)           0.000    10.890    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr[4]_i_1_n_0
    SLICE_X47Y90         FDRE                                         r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1001.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        1.476  1002.655    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s00_axi_aclk
    SLICE_X47Y90         FDRE                                         r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr_reg[4]/C
                         clock pessimism              0.263  1002.918    
                         clock uncertainty          -15.000   987.918    
    SLICE_X47Y90         FDRE (Setup_fdre_C_D)        0.031   987.949    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr_reg[4]
  -------------------------------------------------------------------
                         required time                        987.949    
                         arrival time                         -10.890    
  -------------------------------------------------------------------
                         slack                                977.059    

Slack (MET) :             977.148ns  (required time - arrival time)
  Source:                 system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_0 rise@1000.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.897ns  (logic 2.946ns (37.303%)  route 4.951ns (62.697%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 1002.833 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        1.652     2.946    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y95         FDRE                                         r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDRE (Prop_fdre_C_Q)         0.478     3.424 f  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=6, routed)           1.466     4.890    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg0_reg[31][9]
    SLICE_X38Y95         LUT1 (Prop_lut1_I0_O)        0.298     5.188 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__0_i_19/O
                         net (fo=1, routed)           0.000     5.188    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__0_i_19_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.701 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.701    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__0_i_10_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.818 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.818    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__0_i_9_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.935 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.935    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__1_i_10_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.052 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.052    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__1_i_9_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.169 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.001     6.170    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__2_i_10_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.409 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__2_i_9/O[2]
                         net (fo=3, routed)           1.017     7.426    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg2[31]
    SLICE_X39Y98         LUT4 (Prop_lut4_I3_O)        0.301     7.727 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__2_i_5/O
                         net (fo=1, routed)           0.000     7.727    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__2_i_5_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.128 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg1_inferred__1_carry__2/CO[3]
                         net (fo=32, routed)          1.666     9.794    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg11_in
    SLICE_X40Y100        LUT6 (Prop_lut6_I4_O)        0.124     9.918 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg[24]_i_2/O
                         net (fo=1, routed)           0.802    10.719    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg[24]_i_2_n_0
    SLICE_X40Y101        LUT4 (Prop_lut4_I3_O)        0.124    10.843 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg[24]_i_1/O
                         net (fo=1, routed)           0.000    10.843    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg[24]_i_1_n_0
    SLICE_X40Y101        FDRE                                         r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1001.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        1.654  1002.833    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s00_axi_aclk
    SLICE_X40Y101        FDRE                                         r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg_reg[24]/C
                         clock pessimism              0.129  1002.962    
                         clock uncertainty          -15.000   987.962    
    SLICE_X40Y101        FDRE (Setup_fdre_C_D)        0.029   987.991    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_area_cfg_reg[24]
  -------------------------------------------------------------------
                         required time                        987.991    
                         arrival time                         -10.843    
  -------------------------------------------------------------------
                         slack                                977.148    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.043%)  route 0.172ns (54.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        0.559     0.895    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y97         FDRE                                         r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/axi_rdata_reg[21]/Q
                         net (fo=1, routed)           0.172     1.208    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[21]
    SLICE_X32Y95         SRLC32E                                      r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        0.825     1.191    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y95         SRLC32E                                      r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X32Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.965%)  route 0.116ns (45.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        0.559     0.895    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y97         FDRE                                         r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/axi_rdata_reg[19]/Q
                         net (fo=1, routed)           0.116     1.151    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[19]
    SLICE_X32Y97         SRLC32E                                      r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        0.826     1.192    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y97         SRLC32E                                      r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
                         clock pessimism             -0.264     0.928    
    SLICE_X32Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.043    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/axi_rdata_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.042%)  route 0.115ns (44.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        0.559     0.895    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y97         FDRE                                         r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/axi_rdata_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/axi_rdata_reg[18]/Q
                         net (fo=1, routed)           0.115     1.151    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[18]
    SLICE_X32Y96         SRLC32E                                      r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        0.825     1.191    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y96         SRLC32E                                      r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X32Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.042    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.184ns (45.699%)  route 0.219ns (54.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        0.656     0.992    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[13]/Q
                         net (fo=1, routed)           0.219     1.352    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg_n_0_[13]
    SLICE_X27Y99         LUT3 (Prop_lut3_I2_O)        0.043     1.395 r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i[13]_i_2/O
                         net (fo=1, routed)           0.000     1.395    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i[13]_i_2_n_0
    SLICE_X27Y99         FDRE                                         r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        0.844     1.210    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X27Y99         FDRE                                         r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.107     1.282    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        0.559     0.895    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y97         FDRE                                         r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/axi_rdata_reg[30]/Q
                         net (fo=1, routed)           0.176     1.212    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X32Y97         SRLC32E                                      r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        0.826     1.192    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y97         SRLC32E                                      r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism             -0.284     0.908    
    SLICE_X32Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.091    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.164ns (48.496%)  route 0.174ns (51.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        0.558     0.894    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y96         FDRE                                         r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/axi_rdata_reg[23]/Q
                         net (fo=1, routed)           0.174     1.232    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[23]
    SLICE_X32Y96         SRLC32E                                      r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        0.825     1.191    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y96         SRLC32E                                      r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X32Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.034%)  route 0.120ns (45.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        0.577     0.913    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y99         FDRE                                         r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/Q
                         net (fo=1, routed)           0.120     1.174    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[4]
    SLICE_X26Y99         SRL16E                                       r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        0.844     1.210    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.048    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.953%)  route 0.203ns (59.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        0.558     0.894    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y93         FDRE                                         r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/axi_rdata_reg[9]/Q
                         net (fo=1, routed)           0.203     1.238    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X32Y94         SRLC32E                                      r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        0.825     1.191    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y94         SRLC32E                                      r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X32Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        0.557     0.893    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y92         FDRE                                         r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/axi_rdata_reg[13]/Q
                         net (fo=1, routed)           0.110     1.144    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[13]
    SLICE_X32Y92         SRLC32E                                      r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        0.824     1.190    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y92         SRLC32E                                      r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
                         clock pessimism             -0.284     0.906    
    SLICE_X32Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.015    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32
  -------------------------------------------------------------------
                         required time                         -1.015    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_ddata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.164ns (35.672%)  route 0.296ns (64.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        0.555     0.891    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s00_axi_aclk
    SLICE_X42Y91         FDRE                                         r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/data_reg[3]/Q
                         net (fo=132, routed)         0.296     1.350    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/data[3]
    SLICE_X53Y89         FDRE                                         r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_ddata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        0.818     1.184    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s00_axi_aclk
    SLICE_X53Y89         FDRE                                         r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_ddata_reg[3]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X53Y89         FDRE (Hold_fdre_C_D)         0.070     1.219    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_ddata_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         1000.000    997.845    BUFGCTRL_X0Y16  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         1000.000    999.000    SLICE_X27Y103   system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         1000.000    999.000    SLICE_X27Y104   system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[35]/C
Min Period        n/a     FDRE/C       n/a            1.000         1000.000    999.000    SLICE_X27Y104   system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[36]/C
Min Period        n/a     FDRE/C       n/a            1.000         1000.000    999.000    SLICE_X29Y103   system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[38]/C
Min Period        n/a     FDRE/C       n/a            1.000         1000.000    999.000    SLICE_X29Y103   system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
Min Period        n/a     FDRE/C       n/a            1.000         1000.000    999.000    SLICE_X27Y103   system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         1000.000    999.000    SLICE_X27Y103   system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[44]/C
Min Period        n/a     FDRE/C       n/a            1.000         1000.000    999.000    SLICE_X27Y103   system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[45]/C
Min Period        n/a     FDRE/C       n/a            1.000         1000.000    999.000    SLICE_X27Y103   system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[46]/C
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         500.000     498.750    SLICE_X38Y86    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_reg_reg_256_319_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         500.000     498.750    SLICE_X38Y86    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_reg_reg_256_319_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         500.000     498.750    SLICE_X34Y89    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_reg_reg_512_575_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         500.000     498.750    SLICE_X34Y89    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_reg_reg_512_575_3_5/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         500.000     498.750    SLICE_X38Y86    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_reg_reg_256_319_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         500.000     498.750    SLICE_X38Y86    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_reg_reg_256_319_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         500.000     498.750    SLICE_X42Y85    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_reg_reg_256_319_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         500.000     498.750    SLICE_X42Y85    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_reg_reg_256_319_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         500.000     498.750    SLICE_X42Y85    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_reg_reg_256_319_3_5/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         500.000     498.750    SLICE_X42Y85    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_reg_reg_256_319_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         500.000     498.750    SLICE_X38Y86    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_reg_reg_256_319_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         500.000     498.750    SLICE_X38Y86    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_reg_reg_256_319_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         500.000     498.750    SLICE_X38Y86    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_reg_reg_256_319_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         500.000     498.750    SLICE_X38Y86    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_reg_reg_256_319_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         500.000     498.750    SLICE_X38Y93    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_reg_reg_832_895_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         500.000     498.750    SLICE_X38Y93    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_reg_reg_832_895_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         500.000     498.750    SLICE_X38Y93    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_reg_reg_832_895_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         500.000     498.750    SLICE_X38Y93    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_reg_reg_832_895_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         500.000     498.750    SLICE_X32Y85    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_reg_reg_384_447_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         500.000     498.750    SLICE_X32Y85    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_reg_reg_384_447_0_2/RAMB/CLK



