--IP Functional Simulation Model
--VERSION_BEGIN 18.1 cbx_mgl 2019:04:11:16:07:46:SJ cbx_simgen 2019:04:11:16:04:12:SJ  VERSION_END


-- Copyright (C) 2019  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- You may only use these simulation model output files for simulation
-- purposes and expressly not for synthesis or any other purposes (in which
-- event Intel disclaims all warranties of any kind).


--synopsys translate_off

 LIBRARY altera_mf;
 USE altera_mf.altera_mf_components.all;

 LIBRARY cyclonev;
 USE cyclonev.cyclonev_components.all;

 LIBRARY sgate;
 USE sgate.sgate_pack.all;

--synthesis_resources = altddio_out 1 cyclonev_clk_phase_select 43 cyclonev_ddio_out 60 cyclonev_io_obuf 2 cyclonev_leveling_delay_chain 43 cyclonev_mem_phy 1 cyclonev_phy_clkbuf 22 cyclonev_pseudo_diff_out 1 LPDDR2_p0_altdqdqs 4 lut 75 tri_bus 1 
 LIBRARY ieee;
 USE ieee.std_logic_1164.all;

 ENTITY  LPDDR2_p0 IS 
	 PORT 
	 ( 
		 afi_addr	:	IN  STD_LOGIC_VECTOR (19 DOWNTO 0);
		 afi_ba	:	IN  STD_LOGIC_VECTOR (2 DOWNTO 0);
		 afi_cal_fail	:	OUT  STD_LOGIC;
		 afi_cal_success	:	OUT  STD_LOGIC;
		 afi_cas_n	:	IN  STD_LOGIC_VECTOR (0 DOWNTO 0);
		 afi_cke	:	IN  STD_LOGIC_VECTOR (1 DOWNTO 0);
		 afi_clk	:	IN  STD_LOGIC;
		 afi_cs_n	:	IN  STD_LOGIC_VECTOR (1 DOWNTO 0);
		 afi_dm	:	IN  STD_LOGIC_VECTOR (9 DOWNTO 0);
		 afi_dqs_burst	:	IN  STD_LOGIC_VECTOR (4 DOWNTO 0);
		 afi_half_clk	:	IN  STD_LOGIC;
		 afi_mem_clk_disable	:	IN  STD_LOGIC_VECTOR (0 DOWNTO 0);
		 afi_odt	:	IN  STD_LOGIC_VECTOR (1 DOWNTO 0);
		 afi_phy_clk	:	IN  STD_LOGIC;
		 afi_ras_n	:	IN  STD_LOGIC_VECTOR (0 DOWNTO 0);
		 afi_rdata	:	OUT  STD_LOGIC_VECTOR (79 DOWNTO 0);
		 afi_rdata_en	:	IN  STD_LOGIC_VECTOR (4 DOWNTO 0);
		 afi_rdata_en_full	:	IN  STD_LOGIC_VECTOR (4 DOWNTO 0);
		 afi_rdata_valid	:	OUT  STD_LOGIC_VECTOR (0 DOWNTO 0);
		 afi_reset_export_n	:	OUT  STD_LOGIC;
		 afi_reset_n	:	OUT  STD_LOGIC;
		 afi_rlat	:	OUT  STD_LOGIC_VECTOR (4 DOWNTO 0);
		 afi_rst_n	:	IN  STD_LOGIC_VECTOR (0 DOWNTO 0);
		 afi_wdata	:	IN  STD_LOGIC_VECTOR (79 DOWNTO 0);
		 afi_wdata_valid	:	IN  STD_LOGIC_VECTOR (4 DOWNTO 0);
		 afi_we_n	:	IN  STD_LOGIC_VECTOR (0 DOWNTO 0);
		 afi_wlat	:	OUT  STD_LOGIC_VECTOR (3 DOWNTO 0);
		 avl_address	:	IN  STD_LOGIC_VECTOR (15 DOWNTO 0);
		 avl_clk	:	OUT  STD_LOGIC;
		 avl_read	:	IN  STD_LOGIC;
		 avl_readdata	:	OUT  STD_LOGIC_VECTOR (31 DOWNTO 0);
		 avl_reset_n	:	OUT  STD_LOGIC;
		 avl_waitrequest	:	OUT  STD_LOGIC;
		 avl_write	:	IN  STD_LOGIC;
		 avl_writedata	:	IN  STD_LOGIC_VECTOR (31 DOWNTO 0);
		 capture_strobe_tracking	:	OUT  STD_LOGIC_VECTOR (3 DOWNTO 0);
		 cfg_addlat	:	IN  STD_LOGIC_VECTOR (7 DOWNTO 0);
		 cfg_bankaddrwidth	:	IN  STD_LOGIC_VECTOR (7 DOWNTO 0);
		 cfg_caswrlat	:	IN  STD_LOGIC_VECTOR (7 DOWNTO 0);
		 cfg_coladdrwidth	:	IN  STD_LOGIC_VECTOR (7 DOWNTO 0);
		 cfg_csaddrwidth	:	IN  STD_LOGIC_VECTOR (7 DOWNTO 0);
		 cfg_devicewidth	:	IN  STD_LOGIC_VECTOR (7 DOWNTO 0);
		 cfg_dramconfig	:	IN  STD_LOGIC_VECTOR (23 DOWNTO 0);
		 cfg_interfacewidth	:	IN  STD_LOGIC_VECTOR (7 DOWNTO 0);
		 cfg_rowaddrwidth	:	IN  STD_LOGIC_VECTOR (7 DOWNTO 0);
		 cfg_tcl	:	IN  STD_LOGIC_VECTOR (7 DOWNTO 0);
		 cfg_tmrd	:	IN  STD_LOGIC_VECTOR (7 DOWNTO 0);
		 cfg_trefi	:	IN  STD_LOGIC_VECTOR (15 DOWNTO 0);
		 cfg_trfc	:	IN  STD_LOGIC_VECTOR (7 DOWNTO 0);
		 cfg_twr	:	IN  STD_LOGIC_VECTOR (7 DOWNTO 0);
		 csr_soft_reset_req	:	IN  STD_LOGIC;
		 ctl_clk	:	OUT  STD_LOGIC;
		 ctl_reset_n	:	OUT  STD_LOGIC;
		 dll_clk	:	OUT  STD_LOGIC;
		 dll_delayctrl	:	IN  STD_LOGIC_VECTOR (6 DOWNTO 0);
		 dll_pll_locked	:	OUT  STD_LOGIC;
		 global_reset_n	:	IN  STD_LOGIC;
		 io_intaddrdout	:	IN  STD_LOGIC_VECTOR (63 DOWNTO 0);
		 io_intaficalfail	:	OUT  STD_LOGIC;
		 io_intaficalsuccess	:	OUT  STD_LOGIC;
		 io_intafirlat	:	OUT  STD_LOGIC_VECTOR (4 DOWNTO 0);
		 io_intafiwlat	:	OUT  STD_LOGIC_VECTOR (3 DOWNTO 0);
		 io_intbadout	:	IN  STD_LOGIC_VECTOR (11 DOWNTO 0);
		 io_intcasndout	:	IN  STD_LOGIC_VECTOR (3 DOWNTO 0);
		 io_intckdout	:	IN  STD_LOGIC_VECTOR (3 DOWNTO 0);
		 io_intckedout	:	IN  STD_LOGIC_VECTOR (7 DOWNTO 0);
		 io_intckndout	:	IN  STD_LOGIC_VECTOR (3 DOWNTO 0);
		 io_intcsndout	:	IN  STD_LOGIC_VECTOR (7 DOWNTO 0);
		 io_intdmdout	:	IN  STD_LOGIC_VECTOR (19 DOWNTO 0);
		 io_intdqdin	:	OUT  STD_LOGIC_VECTOR (179 DOWNTO 0);
		 io_intdqdout	:	IN  STD_LOGIC_VECTOR (179 DOWNTO 0);
		 io_intdqoe	:	IN  STD_LOGIC_VECTOR (89 DOWNTO 0);
		 io_intdqsbdout	:	IN  STD_LOGIC_VECTOR (19 DOWNTO 0);
		 io_intdqsboe	:	IN  STD_LOGIC_VECTOR (9 DOWNTO 0);
		 io_intdqsdout	:	IN  STD_LOGIC_VECTOR (19 DOWNTO 0);
		 io_intdqslogicdqsena	:	IN  STD_LOGIC_VECTOR (9 DOWNTO 0);
		 io_intdqslogicfiforeset	:	IN  STD_LOGIC_VECTOR (4 DOWNTO 0);
		 io_intdqslogicincrdataen	:	IN  STD_LOGIC_VECTOR (9 DOWNTO 0);
		 io_intdqslogicincwrptr	:	IN  STD_LOGIC_VECTOR (9 DOWNTO 0);
		 io_intdqslogicoct	:	IN  STD_LOGIC_VECTOR (9 DOWNTO 0);
		 io_intdqslogicrdatavalid	:	OUT  STD_LOGIC_VECTOR (4 DOWNTO 0);
		 io_intdqslogicreadlatency	:	IN  STD_LOGIC_VECTOR (24 DOWNTO 0);
		 io_intdqsoe	:	IN  STD_LOGIC_VECTOR (9 DOWNTO 0);
		 io_intodtdout	:	IN  STD_LOGIC_VECTOR (7 DOWNTO 0);
		 io_intrasndout	:	IN  STD_LOGIC_VECTOR (3 DOWNTO 0);
		 io_intresetndout	:	IN  STD_LOGIC_VECTOR (3 DOWNTO 0);
		 io_intwendout	:	IN  STD_LOGIC_VECTOR (3 DOWNTO 0);
		 mem_ca	:	OUT  STD_LOGIC_VECTOR (9 DOWNTO 0);
		 mem_ck	:	OUT  STD_LOGIC_VECTOR (0 DOWNTO 0);
		 mem_ck_n	:	OUT  STD_LOGIC_VECTOR (0 DOWNTO 0);
		 mem_cke	:	OUT  STD_LOGIC_VECTOR (0 DOWNTO 0);
		 mem_cs_n	:	OUT  STD_LOGIC_VECTOR (0 DOWNTO 0);
		 mem_dm	:	OUT  STD_LOGIC_VECTOR (3 DOWNTO 0);
		 mem_dq	:	INOUT  STD_LOGIC_VECTOR (31 DOWNTO 0);
		 mem_dqs	:	INOUT  STD_LOGIC_VECTOR (3 DOWNTO 0);
		 mem_dqs_n	:	INOUT  STD_LOGIC_VECTOR (3 DOWNTO 0);
		 parallelterminationcontrol	:	IN  STD_LOGIC_VECTOR (15 DOWNTO 0);
		 phy_clk	:	OUT  STD_LOGIC;
		 phy_reset_n	:	OUT  STD_LOGIC;
		 pll_addr_cmd_clk	:	IN  STD_LOGIC;
		 pll_avl_clk	:	IN  STD_LOGIC;
		 pll_avl_phy_clk	:	IN  STD_LOGIC;
		 pll_config_clk	:	IN  STD_LOGIC;
		 pll_locked	:	IN  STD_LOGIC;
		 pll_mem_clk	:	IN  STD_LOGIC;
		 pll_mem_phy_clk	:	IN  STD_LOGIC;
		 pll_write_clk	:	IN  STD_LOGIC;
		 pll_write_clk_pre_phy_clk	:	IN  STD_LOGIC;
		 scc_clk	:	OUT  STD_LOGIC;
		 scc_data	:	IN  STD_LOGIC_VECTOR (0 DOWNTO 0);
		 scc_dm_ena	:	IN  STD_LOGIC_VECTOR (3 DOWNTO 0);
		 scc_dq_ena	:	IN  STD_LOGIC_VECTOR (31 DOWNTO 0);
		 scc_dqs_ena	:	IN  STD_LOGIC_VECTOR (3 DOWNTO 0);
		 scc_dqs_io_ena	:	IN  STD_LOGIC_VECTOR (3 DOWNTO 0);
		 scc_reset_n	:	OUT  STD_LOGIC;
		 scc_upd	:	IN  STD_LOGIC_VECTOR (0 DOWNTO 0);
		 seriesterminationcontrol	:	IN  STD_LOGIC_VECTOR (15 DOWNTO 0);
		 soft_reset_n	:	IN  STD_LOGIC
	 ); 
 END LPDDR2_p0;

 ARCHITECTURE RTL OF LPDDR2_p0 IS

	 ATTRIBUTE synthesis_clearbox : natural;
	 ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
	 SIGNAL  wire_gnd	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_altddio_out_clock_gen_0_umem_ck_pad_9470_datain_h	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_altddio_out_clock_gen_0_umem_ck_pad_9470_datain_l	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_altddio_out_clock_gen_0_umem_ck_pad_9470_dataout	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_vcc	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_cyclonev_clk_phase_select_clock_gen_0_clk_phase_select_dqs_8532_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_cyclonev_clk_phase_select_clock_gen_0_clk_phase_select_dqs_8532_clkout	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8585_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8585_clkout	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8587_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8637_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8637_clkout	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8638_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8642_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8642_clkout	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8643_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8647_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8647_clkout	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8648_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8652_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8652_clkout	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8653_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8657_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8657_clkout	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8658_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8662_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8662_clkout	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8663_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8667_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8667_clkout	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8668_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8672_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8672_clkout	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8673_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8677_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8677_clkout	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8678_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8682_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8682_clkout	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8683_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8592_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8592_clkout	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8593_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8597_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8597_clkout	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8598_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8602_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8602_clkout	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8603_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8607_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8607_clkout	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8608_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8612_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8612_clkout	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8613_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8617_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8617_clkout	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8618_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8622_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8622_clkout	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8623_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8627_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8627_clkout	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8628_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8632_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8632_clkout	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8633_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_ldc_memphy_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_6609_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_ldc_memphy_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_6611_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_0_ddio_out_8880_dataout	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_hi_8876_dataout	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_lo_8878_dataout	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_1_ddio_out_8886_dataout	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_1_hr_to_fr_hi_8882_dataout	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_1_hr_to_fr_lo_8884_dataout	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_2_ddio_out_8892_dataout	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_2_hr_to_fr_hi_8888_dataout	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_2_hr_to_fr_lo_8890_dataout	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_3_ddio_out_8898_dataout	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_3_hr_to_fr_hi_8894_dataout	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_3_hr_to_fr_lo_8896_dataout	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_4_ddio_out_8904_dataout	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_4_hr_to_fr_hi_8900_dataout	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_4_hr_to_fr_lo_8902_dataout	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_5_ddio_out_8910_dataout	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_5_hr_to_fr_hi_8906_dataout	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_5_hr_to_fr_lo_8908_dataout	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_6_ddio_out_8916_dataout	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_6_hr_to_fr_hi_8912_dataout	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_6_hr_to_fr_lo_8914_dataout	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_7_ddio_out_8922_dataout	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_7_hr_to_fr_hi_8918_dataout	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_7_hr_to_fr_lo_8920_dataout	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_8_ddio_out_8928_dataout	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_8_hr_to_fr_hi_8924_dataout	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_8_hr_to_fr_lo_8926_dataout	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_9_ddio_out_8934_dataout	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_9_hr_to_fr_hi_8930_dataout	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_9_hr_to_fr_lo_8932_dataout	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_hi_8995_dataout	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_lo_8997_dataout	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_1_hr_to_fr_hi_9001_dataout	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_1_hr_to_fr_lo_9003_dataout	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_2_hr_to_fr_hi_9007_dataout	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_2_hr_to_fr_lo_9009_dataout	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_0_ddio_out_9133_dataout	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_hi_9129_dataout	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_lo_9131_dataout	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_1_ddio_out_9139_dataout	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_1_hr_to_fr_hi_9135_dataout	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_1_hr_to_fr_lo_9137_dataout	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_2_hr_to_fr_hi_9141_dataout	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_2_hr_to_fr_lo_9143_dataout	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_3_hr_to_fr_hi_9147_dataout	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_3_hr_to_fr_lo_9149_dataout	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_4_hr_to_fr_hi_9153_dataout	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_4_hr_to_fr_lo_9155_dataout	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_5_hr_to_fr_hi_9159_dataout	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_5_hr_to_fr_lo_9161_dataout	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ureset_n_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_hi_9186_dataout	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ureset_n_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_lo_9188_dataout	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_io_obuf_obuf_ba_0_9230_o	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_io_obuf_obuf_ba_0_9230_oe	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_io_obuf_obufa_0_9232_o	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_io_obuf_obufa_0_9232_oe	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_cyclonev_leveling_delay_chain_clock_gen_0_leveling_delay_chain_dqs_8530_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_cyclonev_leveling_delay_chain_clock_gen_0_leveling_delay_chain_dqs_8530_delayctrlin	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8581_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8581_delayctrlin	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8583_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8635_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8635_delayctrlin	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8636_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8640_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8640_delayctrlin	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8641_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8645_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8645_delayctrlin	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8646_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8650_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8650_delayctrlin	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8651_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8655_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8655_delayctrlin	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8656_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8660_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8660_delayctrlin	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8661_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8665_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8665_delayctrlin	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8666_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8670_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8670_delayctrlin	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8671_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8675_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8675_delayctrlin	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8676_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8680_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8680_delayctrlin	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8681_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8590_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8590_delayctrlin	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8591_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8595_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8595_delayctrlin	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8596_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8600_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8600_delayctrlin	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8601_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8605_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8605_delayctrlin	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8606_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8610_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8610_delayctrlin	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8611_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8615_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8615_delayctrlin	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8616_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8620_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8620_delayctrlin	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8621_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8625_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8625_delayctrlin	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8626_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8630_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8630_delayctrlin	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8631_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_ldc_memphy_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_6605_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_ldc_memphy_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_6605_delayctrlin	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_ldc_memphy_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_6607_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_afiaddr	:	STD_LOGIC_VECTOR (19 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_afiba	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_aficalfail	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_aficalsuccess	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_aficke	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_aficsn	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_afidm	:	STD_LOGIC_VECTOR (9 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_afidqsburst	:	STD_LOGIC_VECTOR (4 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_afiodt	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_afirdata	:	STD_LOGIC_VECTOR (79 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_afirdataen	:	STD_LOGIC_VECTOR (4 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_afirdataenfull	:	STD_LOGIC_VECTOR (4 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_afirdatavalid	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_afirlat	:	STD_LOGIC_VECTOR (4 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_afiwdata	:	STD_LOGIC_VECTOR (79 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_afiwdatavalid	:	STD_LOGIC_VECTOR (4 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_afiwlat	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_avladdress	:	STD_LOGIC_VECTOR (15 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_avlreaddata	:	STD_LOGIC_VECTOR (31 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_avlwaitrequest	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_avlwritedata	:	STD_LOGIC_VECTOR (31 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_cfgaddlat	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_cfgbankaddrwidth	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_cfgcaswrlat	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_cfgcoladdrwidth	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_cfgcsaddrwidth	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_cfgdevicewidth	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_cfgdramconfig	:	STD_LOGIC_VECTOR (23 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_cfginterfacewidth	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_cfgrowaddrwidth	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_cfgtcl	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_cfgtmrd	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_cfgtrefi	:	STD_LOGIC_VECTOR (15 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_cfgtrfc	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_cfgtwr	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_ctlresetn	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_ddiophydqdin	:	STD_LOGIC_VECTOR (179 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_ddiophydqslogicrdatavalid	:	STD_LOGIC_VECTOR (4 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointaddrdout	:	STD_LOGIC_VECTOR (63 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointaficalfail	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointaficalsuccess	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointafirlat	:	STD_LOGIC_VECTOR (4 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointafiwlat	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointbadout	:	STD_LOGIC_VECTOR (11 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointcasndout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointckdout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointckedout	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointckndout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointcsndout	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointdmdout	:	STD_LOGIC_VECTOR (19 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointdqdin	:	STD_LOGIC_VECTOR (179 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointdqdout	:	STD_LOGIC_VECTOR (179 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointdqoe	:	STD_LOGIC_VECTOR (89 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointdqsbdout	:	STD_LOGIC_VECTOR (19 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointdqsboe	:	STD_LOGIC_VECTOR (9 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointdqsdout	:	STD_LOGIC_VECTOR (19 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointdqslogicdqsena	:	STD_LOGIC_VECTOR (9 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointdqslogicfiforeset	:	STD_LOGIC_VECTOR (4 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointdqslogicincrdataen	:	STD_LOGIC_VECTOR (9 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointdqslogicincwrptr	:	STD_LOGIC_VECTOR (9 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointdqslogicoct	:	STD_LOGIC_VECTOR (9 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointdqslogicrdatavalid	:	STD_LOGIC_VECTOR (4 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointdqslogicreadlatency	:	STD_LOGIC_VECTOR (24 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointdqsoe	:	STD_LOGIC_VECTOR (9 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointodtdout	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointrasndout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointresetndout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointwendout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddioaddrdout	:	STD_LOGIC_VECTOR (63 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiobadout	:	STD_LOGIC_VECTOR (11 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiocasndout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiockdout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiockedout	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiocsndout	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodmdout	:	STD_LOGIC_VECTOR (19 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodqdout	:	STD_LOGIC_VECTOR (179 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodqoe	:	STD_LOGIC_VECTOR (89 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodqsdout	:	STD_LOGIC_VECTOR (19 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodqslogicaclrfifoctrl	:	STD_LOGIC_VECTOR (4 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodqslogicaclrpstamble	:	STD_LOGIC_VECTOR (4 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodqslogicdqsena	:	STD_LOGIC_VECTOR (9 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodqslogicfiforeset	:	STD_LOGIC_VECTOR (4 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodqslogicincrdataen	:	STD_LOGIC_VECTOR (9 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodqslogicincwrptr	:	STD_LOGIC_VECTOR (9 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodqslogicoct	:	STD_LOGIC_VECTOR (9 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodqslogicreadlatency	:	STD_LOGIC_VECTOR (24 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodqsoe	:	STD_LOGIC_VECTOR (9 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddioodtdout	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiorasndout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddioresetndout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiowendout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyresetn	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_plladdrcmdclk	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_ldc_memphy_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_6605_w_lg_w_clkout_range983w997w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_cyclonev_phy_clkbuf_clock_gen_0_phy_clkbuf_8528_inclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_cyclonev_phy_clkbuf_clock_gen_0_phy_clkbuf_8528_outclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8579_inclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8579_outclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8634_inclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8634_outclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8639_inclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8639_outclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8644_inclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8644_outclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8649_inclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8649_outclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8654_inclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8654_outclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8659_inclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8659_outclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8664_inclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8664_outclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8669_inclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8669_outclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8674_inclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8674_outclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8679_inclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8679_outclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8589_inclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8589_outclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8594_inclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8594_outclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8599_inclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8599_outclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8604_inclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8604_outclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8609_inclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8609_outclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8614_inclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8614_outclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8619_inclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8619_outclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8624_inclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8624_outclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8629_inclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8629_outclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_ldc_memphy_ldc_cyclonev_phy_clkbuf_phy_clkbuf_6603_inclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_ldc_memphy_ldc_cyclonev_phy_clkbuf_phy_clkbuf_6603_outclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_pseudo_diff_out_pseudo_diffa_0_9234_w_lg_oebout5486w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_pseudo_diff_out_pseudo_diffa_0_9234_w_lg_oeout5487w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_pseudo_diff_out_pseudo_diffa_0_9234_o	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_pseudo_diff_out_pseudo_diffa_0_9234_obar	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_pseudo_diff_out_pseudo_diffa_0_9234_oebout	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_pseudo_diff_out_pseudo_diffa_0_9234_oeout	:	STD_LOGIC;
	 SIGNAL	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_avl_clk_reg_2762q	:	STD_LOGIC := '0';
	 SIGNAL  wire_ni_w987w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_afi_clk_reset_reg_0_6318q	:	STD_LOGIC := '0';
	 SIGNAL	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_afi_clk_reset_reg_10_6338q	:	STD_LOGIC := '0';
	 SIGNAL	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_afi_clk_reset_reg_11_6340q	:	STD_LOGIC := '0';
	 SIGNAL	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_afi_clk_reset_reg_12_6342q	:	STD_LOGIC := '0';
	 SIGNAL	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_afi_clk_reset_reg_13_6344q	:	STD_LOGIC := '0';
	 SIGNAL	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_afi_clk_reset_reg_14_6347q	:	STD_LOGIC := '0';
	 SIGNAL	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_afi_clk_reset_reg_15_6350q	:	STD_LOGIC := '0';
	 SIGNAL	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_afi_clk_reset_reg_1_6320q	:	STD_LOGIC := '0';
	 SIGNAL	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_afi_clk_reset_reg_2_6322q	:	STD_LOGIC := '0';
	 SIGNAL	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_afi_clk_reset_reg_3_6324q	:	STD_LOGIC := '0';
	 SIGNAL	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_afi_clk_reset_reg_4_6326q	:	STD_LOGIC := '0';
	 SIGNAL	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_afi_clk_reset_reg_5_6328q	:	STD_LOGIC := '0';
	 SIGNAL	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_afi_clk_reset_reg_6_6330q	:	STD_LOGIC := '0';
	 SIGNAL	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_afi_clk_reset_reg_7_6332q	:	STD_LOGIC := '0';
	 SIGNAL	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_afi_clk_reset_reg_8_6334q	:	STD_LOGIC := '0';
	 SIGNAL	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_afi_clk_reset_reg_9_6336q	:	STD_LOGIC := '0';
	 SIGNAL	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_0_6365q	:	STD_LOGIC := '0';
	 SIGNAL	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_10_6385q	:	STD_LOGIC := '0';
	 SIGNAL	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_11_6387q	:	STD_LOGIC := '0';
	 SIGNAL	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_12_6390q	:	STD_LOGIC := '0';
	 SIGNAL	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_13_6393q	:	STD_LOGIC := '0';
	 SIGNAL	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_14_6395q	:	STD_LOGIC := '0';
	 SIGNAL	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_1_6367q	:	STD_LOGIC := '0';
	 SIGNAL	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_2_6369q	:	STD_LOGIC := '0';
	 SIGNAL	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_3_6371q	:	STD_LOGIC := '0';
	 SIGNAL	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_4_6373q	:	STD_LOGIC := '0';
	 SIGNAL	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_5_6375q	:	STD_LOGIC := '0';
	 SIGNAL	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_6_6377q	:	STD_LOGIC := '0';
	 SIGNAL	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_7_6379q	:	STD_LOGIC := '0';
	 SIGNAL	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_8_6381q	:	STD_LOGIC := '0';
	 SIGNAL	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_9_6383q	:	STD_LOGIC := '0';
	 SIGNAL	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_seq_clk_reset_reg_0_6453q	:	STD_LOGIC := '0';
	 SIGNAL	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_seq_clk_reset_reg_10_6463q	:	STD_LOGIC := '0';
	 SIGNAL	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_seq_clk_reset_reg_11_6465q	:	STD_LOGIC := '0';
	 SIGNAL	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_seq_clk_reset_reg_12_6466q	:	STD_LOGIC := '0';
	 SIGNAL	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_seq_clk_reset_reg_13_6467q	:	STD_LOGIC := '0';
	 SIGNAL	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_seq_clk_reset_reg_14_6464q	:	STD_LOGIC := '0';
	 SIGNAL	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_seq_clk_reset_reg_1_6454q	:	STD_LOGIC := '0';
	 SIGNAL	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_seq_clk_reset_reg_2_6455q	:	STD_LOGIC := '0';
	 SIGNAL	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_seq_clk_reset_reg_3_6456q	:	STD_LOGIC := '0';
	 SIGNAL	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_seq_clk_reset_reg_4_6457q	:	STD_LOGIC := '0';
	 SIGNAL	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_seq_clk_reset_reg_5_6458q	:	STD_LOGIC := '0';
	 SIGNAL	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_seq_clk_reset_reg_6_6459q	:	STD_LOGIC := '0';
	 SIGNAL	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_seq_clk_reset_reg_7_6460q	:	STD_LOGIC := '0';
	 SIGNAL	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_seq_clk_reset_reg_8_6461q	:	STD_LOGIC := '0';
	 SIGNAL	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_seq_clk_reset_reg_9_6462q	:	STD_LOGIC := '0';
	 SIGNAL	wire_niO_CLRN	:	STD_LOGIC;
	 SIGNAL	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_afi_half_clk_reg_2759q	:	STD_LOGIC := '0';
	 SIGNAL  wire_nl_w986w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_scc_clk_reset_reg_0_6469q	:	STD_LOGIC := '0';
	 SIGNAL	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_scc_clk_reset_reg_10_6479q	:	STD_LOGIC := '0';
	 SIGNAL	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_scc_clk_reset_reg_11_6481q	:	STD_LOGIC := '0';
	 SIGNAL	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_scc_clk_reset_reg_12_6482q	:	STD_LOGIC := '0';
	 SIGNAL	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_scc_clk_reset_reg_13_6483q	:	STD_LOGIC := '0';
	 SIGNAL	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_scc_clk_reset_reg_14_6480q	:	STD_LOGIC := '0';
	 SIGNAL	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_scc_clk_reset_reg_1_6470q	:	STD_LOGIC := '0';
	 SIGNAL	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_scc_clk_reset_reg_2_6471q	:	STD_LOGIC := '0';
	 SIGNAL	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_scc_clk_reset_reg_3_6472q	:	STD_LOGIC := '0';
	 SIGNAL	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_scc_clk_reset_reg_4_6473q	:	STD_LOGIC := '0';
	 SIGNAL	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_scc_clk_reset_reg_5_6474q	:	STD_LOGIC := '0';
	 SIGNAL	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_scc_clk_reset_reg_6_6475q	:	STD_LOGIC := '0';
	 SIGNAL	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_scc_clk_reset_reg_7_6476q	:	STD_LOGIC := '0';
	 SIGNAL	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_scc_clk_reset_reg_8_6477q	:	STD_LOGIC := '0';
	 SIGNAL	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_scc_clk_reset_reg_9_6478q	:	STD_LOGIC := '0';
	 SIGNAL	wire_nli_CLRN	:	STD_LOGIC;
	 SIGNAL	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_avl_clk_reset_reg_0_6489q	:	STD_LOGIC := '0';
	 SIGNAL	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_avl_clk_reset_reg_1_6485q	:	STD_LOGIC := '0';
	 SIGNAL	wire_nll_CLRN	:	STD_LOGIC;
	 SIGNAL	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_config_clk_reg_2763q	:	STD_LOGIC := '0';
	 SIGNAL  wire_nlO_w988w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_afi_clk_reg_2756q	:	STD_LOGIC := '0';
	 SIGNAL	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_seq_calib_init_reg_0_2753q	:	STD_LOGIC := '0';
	 SIGNAL	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_seq_calib_init_reg_1_2764q	:	STD_LOGIC := '0';
	 SIGNAL	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_seq_calib_init_reg_2_2765q	:	STD_LOGIC := '0';
	 SIGNAL	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_seq_calib_init_reg_3_2766q	:	STD_LOGIC := '0';
	 SIGNAL	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_seq_calib_init_reg_4_2767q	:	STD_LOGIC := '0';
	 SIGNAL	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_seq_calib_init_reg_5_2768q	:	STD_LOGIC := '0';
	 SIGNAL	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_seq_calib_init_reg_6_2769q	:	STD_LOGIC := '0';
	 SIGNAL	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_seq_calib_init_reg_7_2770q	:	STD_LOGIC := '0';
	 SIGNAL  wire_nO_w985w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9466_capture_strobe_tracking	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9466_config_extra_io_ena	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9466_config_io_ena	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9466_dll_delayctrl_in	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9466_extra_write_data_in	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9466_extra_write_data_out	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9466_lfifo_rd_latency	:	STD_LOGIC_VECTOR (4 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9466_lfifo_rdata_en	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9466_lfifo_rdata_en_full	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9466_lfifo_rdata_valid	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9466_oct_ena_in	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9466_output_strobe_ena	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9466_parallelterminationcontrol_in	:	STD_LOGIC_VECTOR (15 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9466_read_data_out	:	STD_LOGIC_VECTOR (31 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9466_read_write_data_io	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9466_seriesterminationcontrol_in	:	STD_LOGIC_VECTOR (15 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9466_strobe_io	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9466_strobe_n_io	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9466_vfifo_inc_wr_ptr	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9466_vfifo_qvld	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9466_write_data_in	:	STD_LOGIC_VECTOR (31 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9466_write_oe_in	:	STD_LOGIC_VECTOR (15 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9466_write_strobe	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9465_capture_strobe_tracking	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9465_config_extra_io_ena	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9465_config_io_ena	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9465_dll_delayctrl_in	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9465_extra_write_data_in	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9465_extra_write_data_out	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9465_lfifo_rd_latency	:	STD_LOGIC_VECTOR (4 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9465_lfifo_rdata_en	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9465_lfifo_rdata_en_full	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9465_lfifo_rdata_valid	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9465_oct_ena_in	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9465_output_strobe_ena	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9465_parallelterminationcontrol_in	:	STD_LOGIC_VECTOR (15 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9465_read_data_out	:	STD_LOGIC_VECTOR (31 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9465_read_write_data_io	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9465_seriesterminationcontrol_in	:	STD_LOGIC_VECTOR (15 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9465_strobe_io	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9465_strobe_n_io	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9465_vfifo_inc_wr_ptr	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9465_vfifo_qvld	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9465_write_data_in	:	STD_LOGIC_VECTOR (31 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9465_write_oe_in	:	STD_LOGIC_VECTOR (15 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9465_write_strobe	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9464_capture_strobe_tracking	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9464_config_extra_io_ena	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9464_config_io_ena	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9464_dll_delayctrl_in	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9464_extra_write_data_in	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9464_extra_write_data_out	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9464_lfifo_rd_latency	:	STD_LOGIC_VECTOR (4 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9464_lfifo_rdata_en	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9464_lfifo_rdata_en_full	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9464_lfifo_rdata_valid	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9464_oct_ena_in	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9464_output_strobe_ena	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9464_parallelterminationcontrol_in	:	STD_LOGIC_VECTOR (15 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9464_read_data_out	:	STD_LOGIC_VECTOR (31 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9464_read_write_data_io	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9464_seriesterminationcontrol_in	:	STD_LOGIC_VECTOR (15 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9464_strobe_io	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9464_strobe_n_io	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9464_vfifo_inc_wr_ptr	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9464_vfifo_qvld	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9464_write_data_in	:	STD_LOGIC_VECTOR (31 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9464_write_oe_in	:	STD_LOGIC_VECTOR (15 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9464_write_strobe	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9463_capture_strobe_tracking	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9463_config_extra_io_ena	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9463_config_io_ena	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9463_dll_delayctrl_in	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9463_extra_write_data_in	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9463_extra_write_data_out	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9463_lfifo_rd_latency	:	STD_LOGIC_VECTOR (4 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9463_lfifo_rdata_en	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9463_lfifo_rdata_en_full	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9463_lfifo_rdata_valid	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9463_oct_ena_in	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9463_output_strobe_ena	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9463_parallelterminationcontrol_in	:	STD_LOGIC_VECTOR (15 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9463_read_data_out	:	STD_LOGIC_VECTOR (31 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9463_read_write_data_io	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9463_seriesterminationcontrol_in	:	STD_LOGIC_VECTOR (15 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9463_strobe_io	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9463_strobe_n_io	:	STD_LOGIC;
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9463_vfifo_inc_wr_ptr	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9463_vfifo_qvld	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9463_write_data_in	:	STD_LOGIC_VECTOR (31 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9463_write_oe_in	:	STD_LOGIC_VECTOR (15 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9463_write_strobe	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_phy_reset_n_5497tb_datain	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_phy_reset_n_5497tb_dataout	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_csr_soft_reset_req1w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  s_wire_gnd :	STD_LOGIC;
	 SIGNAL  s_wire_lpddr2_p0_comb_3_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_vcc :	STD_LOGIC;
	 COMPONENT  LPDDR2_p0_altdqdqs
	 GENERIC 
	 (
		ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL	:	NATURAL
	 );
	 PORT
	 ( 
		capture_strobe_out	:	OUT STD_LOGIC;
		capture_strobe_tracking	:	OUT STD_LOGIC;
		config_clock_in	:	IN STD_LOGIC;
		config_data_in	:	IN STD_LOGIC;
		config_dqs_ena	:	IN STD_LOGIC;
		config_dqs_io_ena	:	IN STD_LOGIC;
		config_extra_io_ena	:	IN STD_LOGIC_VECTOR(0 DOWNTO 0);
		config_io_ena	:	IN STD_LOGIC_VECTOR(7 DOWNTO 0);
		config_update	:	IN STD_LOGIC;
		core_clock_in	:	IN STD_LOGIC;
		dll_delayctrl_in	:	IN STD_LOGIC_VECTOR(6 DOWNTO 0);
		extra_write_data_in	:	IN STD_LOGIC_VECTOR(3 DOWNTO 0);
		extra_write_data_out	:	OUT STD_LOGIC_VECTOR(0 DOWNTO 0);
		fr_clock_in	:	IN STD_LOGIC;
		hr_clock_in	:	IN STD_LOGIC;
		lfifo_rd_latency	:	IN STD_LOGIC_VECTOR(4 DOWNTO 0);
		lfifo_rdata_en	:	IN STD_LOGIC_VECTOR(1 DOWNTO 0);
		lfifo_rdata_en_full	:	IN STD_LOGIC_VECTOR(1 DOWNTO 0);
		lfifo_rdata_valid	:	OUT STD_LOGIC;
		lfifo_reset_n	:	IN STD_LOGIC;
		oct_ena_in	:	IN STD_LOGIC_VECTOR(1 DOWNTO 0);
		output_strobe_ena	:	IN STD_LOGIC_VECTOR(1 DOWNTO 0);
		parallelterminationcontrol_in	:	IN STD_LOGIC_VECTOR(15 DOWNTO 0);
		read_data_out	:	OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
		read_write_data_io	:	INOUT STD_LOGIC_VECTOR(7 DOWNTO 0);
		reset_n_core_clock_in	:	IN STD_LOGIC;
		rfifo_reset_n	:	IN STD_LOGIC;
		seriesterminationcontrol_in	:	IN STD_LOGIC_VECTOR(15 DOWNTO 0);
		strobe_ena_hr_clock_in	:	IN STD_LOGIC;
		strobe_io	:	INOUT STD_LOGIC;
		strobe_n_io	:	INOUT STD_LOGIC;
		vfifo_inc_wr_ptr	:	IN STD_LOGIC_VECTOR(1 DOWNTO 0);
		vfifo_qvld	:	IN STD_LOGIC_VECTOR(1 DOWNTO 0);
		vfifo_reset_n	:	IN STD_LOGIC;
		write_data_in	:	IN STD_LOGIC_VECTOR(31 DOWNTO 0);
		write_oe_in	:	IN STD_LOGIC_VECTOR(15 DOWNTO 0);
		write_strobe	:	IN STD_LOGIC_VECTOR(3 DOWNTO 0);
		write_strobe_clock_in	:	IN STD_LOGIC
	 ); 
	 END COMPONENT;
 BEGIN

	wire_gnd <= '0';
	wire_vcc <= '1';
	wire_w_lg_csr_soft_reset_req1w(0) <= NOT csr_soft_reset_req;
	afi_cal_fail <= wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_aficalfail;
	afi_cal_success <= wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_aficalsuccess;
	afi_rdata <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_afirdata(79 DOWNTO 0));
	afi_rdata_valid(0) <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_afirdatavalid);
	afi_reset_export_n <= lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_14_6395q;
	afi_reset_n <= lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_afi_clk_reset_reg_14_6347q;
	afi_rlat <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_afirlat(4 DOWNTO 0));
	afi_wlat <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_afiwlat(3 DOWNTO 0));
	avl_clk <= pll_avl_clk;
	avl_readdata <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_avlreaddata(31 DOWNTO 0));
	avl_reset_n <= lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_avl_clk_reset_reg_1_6485q;
	avl_waitrequest <= wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_avlwaitrequest;
	capture_strobe_tracking <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9463_capture_strobe_tracking & wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9464_capture_strobe_tracking & wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9465_capture_strobe_tracking & wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9466_capture_strobe_tracking);
	ctl_clk <= wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_ldc_memphy_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_6605_clkout(0);
	ctl_reset_n <= wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_ctlresetn;
	dll_clk <= pll_write_clk_pre_phy_clk;
	dll_pll_locked <= pll_locked;
	io_intaficalfail <= wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointaficalfail;
	io_intaficalsuccess <= wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointaficalsuccess;
	io_intafirlat <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointafirlat(4 DOWNTO 0));
	io_intafiwlat <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointafiwlat(3 DOWNTO 0));
	io_intdqdin <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointdqdin(179 DOWNTO 0));
	io_intdqslogicrdatavalid <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointdqslogicrdatavalid(4 DOWNTO 0));
	mem_ca <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_9_ddio_out_8934_dataout & wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_8_ddio_out_8928_dataout & wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_7_ddio_out_8922_dataout & wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_6_ddio_out_8916_dataout & wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_5_ddio_out_8910_dataout & wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_4_ddio_out_8904_dataout & wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_3_ddio_out_8898_dataout & wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_2_ddio_out_8892_dataout & wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_1_ddio_out_8886_dataout & wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_0_ddio_out_8880_dataout
);
	mem_ck(0) <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_io_obuf_obufa_0_9232_o);
	mem_ck_n(0) <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_io_obuf_obuf_ba_0_9230_o);
	mem_cke(0) <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_1_ddio_out_9139_dataout);
	mem_cs_n(0) <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_0_ddio_out_9133_dataout);
	mem_dm <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9463_extra_write_data_out(0) & wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9464_extra_write_data_out(0) & wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9465_extra_write_data_out(0) & wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9466_extra_write_data_out(0));
	phy_clk <= afi_clk;
	phy_reset_n <= wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_phy_reset_n_5497tb_dataout(0);
	s_wire_gnd <= '0';
	s_wire_lpddr2_p0_comb_3_dataout <= (soft_reset_n AND wire_w_lg_csr_soft_reset_req1w(0));
	s_wire_vcc <= '1';
	scc_clk <= pll_config_clk;
	scc_reset_n <= lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_scc_clk_reset_reg_14_6480q;
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_altddio_out_clock_gen_0_umem_ck_pad_9470_datain_h(0) <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiockdout(0));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_altddio_out_clock_gen_0_umem_ck_pad_9470_datain_l(0) <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiockdout(1));
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_altddio_out_clock_gen_0_umem_ck_pad_9470 :  altddio_out
	  GENERIC MAP (
		INTENDED_DEVICE_FAMILY => "Cyclone V",
		POWER_UP_HIGH => "OFF",
		WIDTH => 1
	  )
	  PORT MAP ( 
		aclr => wire_gnd,
		aset => wire_gnd,
		datain_h => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_altddio_out_clock_gen_0_umem_ck_pad_9470_datain_h,
		datain_l => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_altddio_out_clock_gen_0_umem_ck_pad_9470_datain_l,
		dataout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_altddio_out_clock_gen_0_umem_ck_pad_9470_dataout,
		oe => wire_vcc,
		outclock => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_cyclonev_clk_phase_select_clock_gen_0_clk_phase_select_dqs_8532_clkout,
		outclocken => wire_vcc
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_cyclonev_clk_phase_select_clock_gen_0_clk_phase_select_dqs_8532_clkin <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_cyclonev_leveling_delay_chain_clock_gen_0_leveling_delay_chain_dqs_8530_clkout(3 DOWNTO 0));
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_cyclonev_clk_phase_select_clock_gen_0_clk_phase_select_dqs_8532 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		phase_setting => 0,
		physical_clock_source => "DQS",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_cyclonev_clk_phase_select_clock_gen_0_clk_phase_select_dqs_8532_clkin,
		clkout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_cyclonev_clk_phase_select_clock_gen_0_clk_phase_select_dqs_8532_clkout
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8585_clkin <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8581_clkout(3 DOWNTO 0));
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8585 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		invert_phase => "true",
		phase_setting => 2,
		physical_clock_source => "ADD_CMD",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8585_clkin,
		clkout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8585_clkout
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8587_clkin <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8583_clkout(3 DOWNTO 0));
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8587 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		phase_setting => 0,
		physical_clock_source => "HR",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8587_clkin
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8637_clkin <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8635_clkout(3 DOWNTO 0));
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8637 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		invert_phase => "true",
		phase_setting => 2,
		physical_clock_source => "ADD_CMD",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8637_clkin,
		clkout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8637_clkout
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8638_clkin <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8636_clkout(3 DOWNTO 0));
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8638 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		phase_setting => 0,
		physical_clock_source => "HR",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8638_clkin
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8642_clkin <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8640_clkout(3 DOWNTO 0));
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8642 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		invert_phase => "true",
		phase_setting => 2,
		physical_clock_source => "ADD_CMD",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8642_clkin,
		clkout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8642_clkout
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8643_clkin <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8641_clkout(3 DOWNTO 0));
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8643 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		phase_setting => 0,
		physical_clock_source => "HR",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8643_clkin
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8647_clkin <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8645_clkout(3 DOWNTO 0));
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8647 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		invert_phase => "true",
		phase_setting => 2,
		physical_clock_source => "ADD_CMD",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8647_clkin,
		clkout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8647_clkout
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8648_clkin <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8646_clkout(3 DOWNTO 0));
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8648 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		phase_setting => 0,
		physical_clock_source => "HR",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8648_clkin
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8652_clkin <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8650_clkout(3 DOWNTO 0));
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8652 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		invert_phase => "true",
		phase_setting => 2,
		physical_clock_source => "ADD_CMD",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8652_clkin,
		clkout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8652_clkout
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8653_clkin <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8651_clkout(3 DOWNTO 0));
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8653 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		phase_setting => 0,
		physical_clock_source => "HR",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8653_clkin
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8657_clkin <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8655_clkout(3 DOWNTO 0));
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8657 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		invert_phase => "true",
		phase_setting => 2,
		physical_clock_source => "ADD_CMD",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8657_clkin,
		clkout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8657_clkout
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8658_clkin <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8656_clkout(3 DOWNTO 0));
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8658 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		phase_setting => 0,
		physical_clock_source => "HR",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8658_clkin
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8662_clkin <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8660_clkout(3 DOWNTO 0));
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8662 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		invert_phase => "true",
		phase_setting => 2,
		physical_clock_source => "ADD_CMD",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8662_clkin,
		clkout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8662_clkout
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8663_clkin <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8661_clkout(3 DOWNTO 0));
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8663 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		phase_setting => 0,
		physical_clock_source => "HR",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8663_clkin
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8667_clkin <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8665_clkout(3 DOWNTO 0));
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8667 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		invert_phase => "true",
		phase_setting => 2,
		physical_clock_source => "ADD_CMD",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8667_clkin,
		clkout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8667_clkout
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8668_clkin <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8666_clkout(3 DOWNTO 0));
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8668 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		phase_setting => 0,
		physical_clock_source => "HR",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8668_clkin
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8672_clkin <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8670_clkout(3 DOWNTO 0));
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8672 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		invert_phase => "true",
		phase_setting => 2,
		physical_clock_source => "ADD_CMD",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8672_clkin,
		clkout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8672_clkout
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8673_clkin <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8671_clkout(3 DOWNTO 0));
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8673 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		phase_setting => 0,
		physical_clock_source => "HR",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8673_clkin
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8677_clkin <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8675_clkout(3 DOWNTO 0));
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8677 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		invert_phase => "true",
		phase_setting => 2,
		physical_clock_source => "ADD_CMD",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8677_clkin,
		clkout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8677_clkout
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8678_clkin <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8676_clkout(3 DOWNTO 0));
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8678 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		phase_setting => 0,
		physical_clock_source => "HR",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8678_clkin
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8682_clkin <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8680_clkout(3 DOWNTO 0));
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8682 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		invert_phase => "true",
		phase_setting => 2,
		physical_clock_source => "ADD_CMD",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8682_clkin,
		clkout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8682_clkout
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8683_clkin <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8681_clkout(3 DOWNTO 0));
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8683 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		phase_setting => 0,
		physical_clock_source => "HR",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8683_clkin
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8592_clkin <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8590_clkout(3 DOWNTO 0));
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8592 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		invert_phase => "true",
		phase_setting => 2,
		physical_clock_source => "ADD_CMD",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8592_clkin,
		clkout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8592_clkout
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8593_clkin <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8591_clkout(3 DOWNTO 0));
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8593 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		phase_setting => 0,
		physical_clock_source => "HR",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8593_clkin
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8597_clkin <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8595_clkout(3 DOWNTO 0));
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8597 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		invert_phase => "true",
		phase_setting => 2,
		physical_clock_source => "ADD_CMD",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8597_clkin,
		clkout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8597_clkout
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8598_clkin <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8596_clkout(3 DOWNTO 0));
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8598 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		phase_setting => 0,
		physical_clock_source => "HR",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8598_clkin
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8602_clkin <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8600_clkout(3 DOWNTO 0));
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8602 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		invert_phase => "true",
		phase_setting => 2,
		physical_clock_source => "ADD_CMD",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8602_clkin,
		clkout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8602_clkout
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8603_clkin <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8601_clkout(3 DOWNTO 0));
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8603 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		phase_setting => 0,
		physical_clock_source => "HR",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8603_clkin
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8607_clkin <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8605_clkout(3 DOWNTO 0));
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8607 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		invert_phase => "true",
		phase_setting => 2,
		physical_clock_source => "ADD_CMD",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8607_clkin,
		clkout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8607_clkout
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8608_clkin <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8606_clkout(3 DOWNTO 0));
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8608 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		phase_setting => 0,
		physical_clock_source => "HR",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8608_clkin
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8612_clkin <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8610_clkout(3 DOWNTO 0));
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8612 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		invert_phase => "true",
		phase_setting => 2,
		physical_clock_source => "ADD_CMD",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8612_clkin,
		clkout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8612_clkout
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8613_clkin <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8611_clkout(3 DOWNTO 0));
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8613 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		phase_setting => 0,
		physical_clock_source => "HR",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8613_clkin
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8617_clkin <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8615_clkout(3 DOWNTO 0));
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8617 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		invert_phase => "true",
		phase_setting => 2,
		physical_clock_source => "ADD_CMD",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8617_clkin,
		clkout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8617_clkout
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8618_clkin <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8616_clkout(3 DOWNTO 0));
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8618 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		phase_setting => 0,
		physical_clock_source => "HR",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8618_clkin
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8622_clkin <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8620_clkout(3 DOWNTO 0));
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8622 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		invert_phase => "true",
		phase_setting => 2,
		physical_clock_source => "ADD_CMD",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8622_clkin,
		clkout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8622_clkout
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8623_clkin <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8621_clkout(3 DOWNTO 0));
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8623 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		phase_setting => 0,
		physical_clock_source => "HR",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8623_clkin
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8627_clkin <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8625_clkout(3 DOWNTO 0));
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8627 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		invert_phase => "true",
		phase_setting => 2,
		physical_clock_source => "ADD_CMD",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8627_clkin,
		clkout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8627_clkout
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8628_clkin <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8626_clkout(3 DOWNTO 0));
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8628 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		phase_setting => 0,
		physical_clock_source => "HR",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8628_clkin
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8632_clkin <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8630_clkout(3 DOWNTO 0));
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8632 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		invert_phase => "true",
		phase_setting => 2,
		physical_clock_source => "ADD_CMD",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8632_clkin,
		clkout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8632_clkout
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8633_clkin <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8631_clkout(3 DOWNTO 0));
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8633 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		phase_setting => 0,
		physical_clock_source => "HR",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8633_clkin
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_ldc_memphy_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_6609_clkin <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_ldc_memphy_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_6605_clkout(3 DOWNTO 0));
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_ldc_memphy_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_6609 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		invert_phase => "true",
		phase_setting => 0,
		physical_clock_source => "ADD_CMD",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_ldc_memphy_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_6609_clkin
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_ldc_memphy_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_6611_clkin <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_ldc_memphy_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_6607_clkout(3 DOWNTO 0));
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_ldc_memphy_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_6611 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		phase_setting => 0,
		physical_clock_source => "HR",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_ldc_memphy_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_6611_clkin
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_0_ddio_out_8880 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "false",
		sync_mode => "none",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8585_clkout,
		clklo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8585_clkout,
		datainhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_hi_8876_dataout,
		datainlo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_lo_8878_dataout,
		dataout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_0_ddio_out_8880_dataout,
		muxsel => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8585_clkout
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_hi_8876 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddioaddrdout(0),
		datainlo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddioaddrdout(2),
		dataout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_hi_8876_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_lo_8878 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddioaddrdout(1),
		datainlo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddioaddrdout(3),
		dataout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_lo_8878_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_1_ddio_out_8886 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "false",
		sync_mode => "none",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8592_clkout,
		clklo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8592_clkout,
		datainhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_1_hr_to_fr_hi_8882_dataout,
		datainlo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_1_hr_to_fr_lo_8884_dataout,
		dataout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_1_ddio_out_8886_dataout,
		muxsel => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8592_clkout
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_1_hr_to_fr_hi_8882 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddioaddrdout(4),
		datainlo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddioaddrdout(6),
		dataout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_1_hr_to_fr_hi_8882_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_1_hr_to_fr_lo_8884 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddioaddrdout(5),
		datainlo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddioaddrdout(7),
		dataout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_1_hr_to_fr_lo_8884_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_2_ddio_out_8892 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "false",
		sync_mode => "none",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8597_clkout,
		clklo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8597_clkout,
		datainhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_2_hr_to_fr_hi_8888_dataout,
		datainlo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_2_hr_to_fr_lo_8890_dataout,
		dataout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_2_ddio_out_8892_dataout,
		muxsel => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8597_clkout
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_2_hr_to_fr_hi_8888 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddioaddrdout(8),
		datainlo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddioaddrdout(10),
		dataout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_2_hr_to_fr_hi_8888_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_2_hr_to_fr_lo_8890 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddioaddrdout(9),
		datainlo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddioaddrdout(11),
		dataout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_2_hr_to_fr_lo_8890_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_3_ddio_out_8898 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "false",
		sync_mode => "none",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8602_clkout,
		clklo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8602_clkout,
		datainhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_3_hr_to_fr_hi_8894_dataout,
		datainlo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_3_hr_to_fr_lo_8896_dataout,
		dataout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_3_ddio_out_8898_dataout,
		muxsel => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8602_clkout
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_3_hr_to_fr_hi_8894 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddioaddrdout(12),
		datainlo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddioaddrdout(14),
		dataout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_3_hr_to_fr_hi_8894_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_3_hr_to_fr_lo_8896 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddioaddrdout(13),
		datainlo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddioaddrdout(15),
		dataout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_3_hr_to_fr_lo_8896_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_4_ddio_out_8904 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "false",
		sync_mode => "none",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8607_clkout,
		clklo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8607_clkout,
		datainhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_4_hr_to_fr_hi_8900_dataout,
		datainlo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_4_hr_to_fr_lo_8902_dataout,
		dataout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_4_ddio_out_8904_dataout,
		muxsel => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8607_clkout
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_4_hr_to_fr_hi_8900 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddioaddrdout(16),
		datainlo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddioaddrdout(18),
		dataout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_4_hr_to_fr_hi_8900_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_4_hr_to_fr_lo_8902 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddioaddrdout(17),
		datainlo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddioaddrdout(19),
		dataout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_4_hr_to_fr_lo_8902_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_5_ddio_out_8910 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "false",
		sync_mode => "none",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8612_clkout,
		clklo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8612_clkout,
		datainhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_5_hr_to_fr_hi_8906_dataout,
		datainlo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_5_hr_to_fr_lo_8908_dataout,
		dataout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_5_ddio_out_8910_dataout,
		muxsel => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8612_clkout
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_5_hr_to_fr_hi_8906 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddioaddrdout(20),
		datainlo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddioaddrdout(22),
		dataout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_5_hr_to_fr_hi_8906_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_5_hr_to_fr_lo_8908 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddioaddrdout(21),
		datainlo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddioaddrdout(23),
		dataout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_5_hr_to_fr_lo_8908_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_6_ddio_out_8916 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "false",
		sync_mode => "none",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8617_clkout,
		clklo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8617_clkout,
		datainhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_6_hr_to_fr_hi_8912_dataout,
		datainlo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_6_hr_to_fr_lo_8914_dataout,
		dataout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_6_ddio_out_8916_dataout,
		muxsel => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8617_clkout
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_6_hr_to_fr_hi_8912 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddioaddrdout(24),
		datainlo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddioaddrdout(26),
		dataout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_6_hr_to_fr_hi_8912_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_6_hr_to_fr_lo_8914 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddioaddrdout(25),
		datainlo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddioaddrdout(27),
		dataout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_6_hr_to_fr_lo_8914_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_7_ddio_out_8922 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "false",
		sync_mode => "none",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8622_clkout,
		clklo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8622_clkout,
		datainhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_7_hr_to_fr_hi_8918_dataout,
		datainlo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_7_hr_to_fr_lo_8920_dataout,
		dataout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_7_ddio_out_8922_dataout,
		muxsel => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8622_clkout
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_7_hr_to_fr_hi_8918 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddioaddrdout(28),
		datainlo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddioaddrdout(30),
		dataout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_7_hr_to_fr_hi_8918_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_7_hr_to_fr_lo_8920 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddioaddrdout(29),
		datainlo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddioaddrdout(31),
		dataout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_7_hr_to_fr_lo_8920_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_8_ddio_out_8928 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "false",
		sync_mode => "none",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8627_clkout,
		clklo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8627_clkout,
		datainhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_8_hr_to_fr_hi_8924_dataout,
		datainlo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_8_hr_to_fr_lo_8926_dataout,
		dataout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_8_ddio_out_8928_dataout,
		muxsel => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8627_clkout
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_8_hr_to_fr_hi_8924 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddioaddrdout(32),
		datainlo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddioaddrdout(34),
		dataout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_8_hr_to_fr_hi_8924_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_8_hr_to_fr_lo_8926 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddioaddrdout(33),
		datainlo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddioaddrdout(35),
		dataout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_8_hr_to_fr_lo_8926_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_9_ddio_out_8934 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "false",
		sync_mode => "none",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8632_clkout,
		clklo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8632_clkout,
		datainhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_9_hr_to_fr_hi_8930_dataout,
		datainlo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_9_hr_to_fr_lo_8932_dataout,
		dataout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_9_ddio_out_8934_dataout,
		muxsel => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8632_clkout
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_9_hr_to_fr_hi_8930 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddioaddrdout(36),
		datainlo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddioaddrdout(38),
		dataout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_9_hr_to_fr_hi_8930_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_9_hr_to_fr_lo_8932 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddioaddrdout(37),
		datainlo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddioaddrdout(39),
		dataout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_9_hr_to_fr_lo_8932_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_0_ddio_out_8999 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "false",
		sync_mode => "none",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8637_clkout,
		clklo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8637_clkout,
		datainhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_hi_8995_dataout,
		datainlo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_lo_8997_dataout,
		muxsel => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8637_clkout
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_hi_8995 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiobadout(0),
		datainlo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiobadout(2),
		dataout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_hi_8995_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_lo_8997 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiobadout(1),
		datainlo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiobadout(3),
		dataout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_lo_8997_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_1_ddio_out_9005 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "false",
		sync_mode => "none",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8642_clkout,
		clklo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8642_clkout,
		datainhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_1_hr_to_fr_hi_9001_dataout,
		datainlo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_1_hr_to_fr_lo_9003_dataout,
		muxsel => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8642_clkout
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_1_hr_to_fr_hi_9001 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiobadout(4),
		datainlo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiobadout(6),
		dataout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_1_hr_to_fr_hi_9001_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_1_hr_to_fr_lo_9003 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiobadout(5),
		datainlo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiobadout(7),
		dataout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_1_hr_to_fr_lo_9003_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_2_ddio_out_9011 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "false",
		sync_mode => "none",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8647_clkout,
		clklo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8647_clkout,
		datainhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_2_hr_to_fr_hi_9007_dataout,
		datainlo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_2_hr_to_fr_lo_9009_dataout,
		muxsel => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8647_clkout
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_2_hr_to_fr_hi_9007 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiobadout(8),
		datainlo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiobadout(10),
		dataout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_2_hr_to_fr_hi_9007_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_2_hr_to_fr_lo_9009 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiobadout(9),
		datainlo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiobadout(11),
		dataout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_2_hr_to_fr_lo_9009_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_0_ddio_out_9133 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "false",
		sync_mode => "none",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8652_clkout,
		clklo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8652_clkout,
		datainhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_hi_9129_dataout,
		datainlo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_lo_9131_dataout,
		dataout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_0_ddio_out_9133_dataout,
		muxsel => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8652_clkout
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_hi_9129 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiocsndout(0),
		datainlo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiocsndout(2),
		dataout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_hi_9129_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_lo_9131 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiocsndout(1),
		datainlo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiocsndout(3),
		dataout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_lo_9131_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_1_ddio_out_9139 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "false",
		sync_mode => "none",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8657_clkout,
		clklo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8657_clkout,
		datainhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_1_hr_to_fr_hi_9135_dataout,
		datainlo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_1_hr_to_fr_lo_9137_dataout,
		dataout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_1_ddio_out_9139_dataout,
		muxsel => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8657_clkout
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_1_hr_to_fr_hi_9135 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiockedout(0),
		datainlo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiockedout(2),
		dataout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_1_hr_to_fr_hi_9135_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_1_hr_to_fr_lo_9137 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiockedout(1),
		datainlo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiockedout(3),
		dataout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_1_hr_to_fr_lo_9137_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_2_ddio_out_9145 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "false",
		sync_mode => "none",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8662_clkout,
		clklo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8662_clkout,
		datainhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_2_hr_to_fr_hi_9141_dataout,
		datainlo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_2_hr_to_fr_lo_9143_dataout,
		muxsel => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8662_clkout
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_2_hr_to_fr_hi_9141 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddioodtdout(0),
		datainlo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddioodtdout(2),
		dataout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_2_hr_to_fr_hi_9141_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_2_hr_to_fr_lo_9143 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddioodtdout(1),
		datainlo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddioodtdout(3),
		dataout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_2_hr_to_fr_lo_9143_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_3_ddio_out_9151 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "false",
		sync_mode => "none",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8667_clkout,
		clklo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8667_clkout,
		datainhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_3_hr_to_fr_hi_9147_dataout,
		datainlo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_3_hr_to_fr_lo_9149_dataout,
		muxsel => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8667_clkout
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_3_hr_to_fr_hi_9147 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiorasndout(0),
		datainlo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiorasndout(2),
		dataout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_3_hr_to_fr_hi_9147_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_3_hr_to_fr_lo_9149 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiorasndout(1),
		datainlo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiorasndout(3),
		dataout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_3_hr_to_fr_lo_9149_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_4_ddio_out_9157 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "false",
		sync_mode => "none",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8672_clkout,
		clklo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8672_clkout,
		datainhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_4_hr_to_fr_hi_9153_dataout,
		datainlo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_4_hr_to_fr_lo_9155_dataout,
		muxsel => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8672_clkout
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_4_hr_to_fr_hi_9153 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiocasndout(0),
		datainlo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiocasndout(2),
		dataout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_4_hr_to_fr_hi_9153_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_4_hr_to_fr_lo_9155 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiocasndout(1),
		datainlo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiocasndout(3),
		dataout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_4_hr_to_fr_lo_9155_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_5_ddio_out_9163 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "false",
		sync_mode => "none",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8677_clkout,
		clklo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8677_clkout,
		datainhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_5_hr_to_fr_hi_9159_dataout,
		datainlo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_5_hr_to_fr_lo_9161_dataout,
		muxsel => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8677_clkout
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_5_hr_to_fr_hi_9159 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiowendout(0),
		datainlo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiowendout(2),
		dataout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_5_hr_to_fr_hi_9159_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_5_hr_to_fr_lo_9161 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiowendout(1),
		datainlo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiowendout(3),
		dataout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_5_hr_to_fr_lo_9161_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ureset_n_pad_cyclonev_ddio_out_acblock_0_ddio_out_9190 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "false",
		sync_mode => "none",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8682_clkout,
		clklo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8682_clkout,
		datainhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ureset_n_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_hi_9186_dataout,
		datainlo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ureset_n_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_lo_9188_dataout,
		muxsel => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8682_clkout
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ureset_n_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_hi_9186 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddioresetndout(0),
		datainlo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddioresetndout(2),
		dataout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ureset_n_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_hi_9186_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ureset_n_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_lo_9188 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddioresetndout(1),
		datainlo => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddioresetndout(3),
		dataout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_generic_ddio_ureset_n_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_lo_9188_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_io_obuf_obuf_ba_0_9230_oe <= wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_pseudo_diff_out_pseudo_diffa_0_9234_w_lg_oebout5486w(0);
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_io_obuf_obuf_ba_0_9230 :  cyclonev_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		lpm_type => "cyclonev_io_obuf",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_pseudo_diff_out_pseudo_diffa_0_9234_obar,
		o => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_io_obuf_obuf_ba_0_9230_o,
		oe => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_io_obuf_obuf_ba_0_9230_oe
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_io_obuf_obufa_0_9232_oe <= wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_pseudo_diff_out_pseudo_diffa_0_9234_w_lg_oeout5487w(0);
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_io_obuf_obufa_0_9232 :  cyclonev_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		lpm_type => "cyclonev_io_obuf",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_pseudo_diff_out_pseudo_diffa_0_9234_o,
		o => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_io_obuf_obufa_0_9232_o,
		oe => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_io_obuf_obufa_0_9232_oe
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_cyclonev_leveling_delay_chain_clock_gen_0_leveling_delay_chain_dqs_8530_delayctrlin <= ( dll_delayctrl(6 DOWNTO 0));
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_cyclonev_leveling_delay_chain_clock_gen_0_leveling_delay_chain_dqs_8530 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "DQS"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_cyclonev_phy_clkbuf_clock_gen_0_phy_clkbuf_8528_outclk(1),
		clkout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_cyclonev_leveling_delay_chain_clock_gen_0_leveling_delay_chain_dqs_8530_clkout,
		delayctrlin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_cyclonev_leveling_delay_chain_clock_gen_0_leveling_delay_chain_dqs_8530_delayctrlin
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8581_delayctrlin <= ( dll_delayctrl(6 DOWNTO 0));
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8581 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "DQS"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8579_outclk(1),
		clkout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8581_clkout,
		delayctrlin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8581_delayctrlin
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8583 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "HR"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8579_outclk(3),
		clkout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8583_clkout
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8635_delayctrlin <= ( dll_delayctrl(6 DOWNTO 0));
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8635 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "DQS"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8634_outclk(1),
		clkout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8635_clkout,
		delayctrlin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8635_delayctrlin
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8636 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "HR"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8634_outclk(3),
		clkout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8636_clkout
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8640_delayctrlin <= ( dll_delayctrl(6 DOWNTO 0));
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8640 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "DQS"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8639_outclk(1),
		clkout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8640_clkout,
		delayctrlin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8640_delayctrlin
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8641 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "HR"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8639_outclk(3),
		clkout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8641_clkout
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8645_delayctrlin <= ( dll_delayctrl(6 DOWNTO 0));
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8645 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "DQS"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8644_outclk(1),
		clkout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8645_clkout,
		delayctrlin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8645_delayctrlin
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8646 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "HR"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8644_outclk(3),
		clkout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8646_clkout
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8650_delayctrlin <= ( dll_delayctrl(6 DOWNTO 0));
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8650 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "DQS"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8649_outclk(1),
		clkout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8650_clkout,
		delayctrlin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8650_delayctrlin
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8651 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "HR"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8649_outclk(3),
		clkout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8651_clkout
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8655_delayctrlin <= ( dll_delayctrl(6 DOWNTO 0));
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8655 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "DQS"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8654_outclk(1),
		clkout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8655_clkout,
		delayctrlin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8655_delayctrlin
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8656 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "HR"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8654_outclk(3),
		clkout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8656_clkout
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8660_delayctrlin <= ( dll_delayctrl(6 DOWNTO 0));
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8660 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "DQS"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8659_outclk(1),
		clkout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8660_clkout,
		delayctrlin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8660_delayctrlin
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8661 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "HR"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8659_outclk(3),
		clkout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8661_clkout
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8665_delayctrlin <= ( dll_delayctrl(6 DOWNTO 0));
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8665 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "DQS"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8664_outclk(1),
		clkout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8665_clkout,
		delayctrlin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8665_delayctrlin
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8666 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "HR"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8664_outclk(3),
		clkout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8666_clkout
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8670_delayctrlin <= ( dll_delayctrl(6 DOWNTO 0));
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8670 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "DQS"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8669_outclk(1),
		clkout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8670_clkout,
		delayctrlin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8670_delayctrlin
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8671 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "HR"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8669_outclk(3),
		clkout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8671_clkout
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8675_delayctrlin <= ( dll_delayctrl(6 DOWNTO 0));
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8675 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "DQS"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8674_outclk(1),
		clkout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8675_clkout,
		delayctrlin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8675_delayctrlin
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8676 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "HR"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8674_outclk(3),
		clkout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8676_clkout
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8680_delayctrlin <= ( dll_delayctrl(6 DOWNTO 0));
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8680 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "DQS"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8679_outclk(1),
		clkout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8680_clkout,
		delayctrlin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8680_delayctrlin
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8681 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "HR"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8679_outclk(3),
		clkout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8681_clkout
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8590_delayctrlin <= ( dll_delayctrl(6 DOWNTO 0));
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8590 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "DQS"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8589_outclk(1),
		clkout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8590_clkout,
		delayctrlin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8590_delayctrlin
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8591 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "HR"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8589_outclk(3),
		clkout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8591_clkout
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8595_delayctrlin <= ( dll_delayctrl(6 DOWNTO 0));
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8595 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "DQS"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8594_outclk(1),
		clkout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8595_clkout,
		delayctrlin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8595_delayctrlin
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8596 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "HR"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8594_outclk(3),
		clkout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8596_clkout
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8600_delayctrlin <= ( dll_delayctrl(6 DOWNTO 0));
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8600 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "DQS"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8599_outclk(1),
		clkout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8600_clkout,
		delayctrlin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8600_delayctrlin
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8601 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "HR"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8599_outclk(3),
		clkout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8601_clkout
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8605_delayctrlin <= ( dll_delayctrl(6 DOWNTO 0));
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8605 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "DQS"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8604_outclk(1),
		clkout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8605_clkout,
		delayctrlin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8605_delayctrlin
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8606 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "HR"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8604_outclk(3),
		clkout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8606_clkout
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8610_delayctrlin <= ( dll_delayctrl(6 DOWNTO 0));
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8610 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "DQS"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8609_outclk(1),
		clkout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8610_clkout,
		delayctrlin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8610_delayctrlin
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8611 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "HR"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8609_outclk(3),
		clkout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8611_clkout
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8615_delayctrlin <= ( dll_delayctrl(6 DOWNTO 0));
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8615 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "DQS"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8614_outclk(1),
		clkout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8615_clkout,
		delayctrlin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8615_delayctrlin
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8616 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "HR"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8614_outclk(3),
		clkout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8616_clkout
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8620_delayctrlin <= ( dll_delayctrl(6 DOWNTO 0));
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8620 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "DQS"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8619_outclk(1),
		clkout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8620_clkout,
		delayctrlin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8620_delayctrlin
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8621 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "HR"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8619_outclk(3),
		clkout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8621_clkout
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8625_delayctrlin <= ( dll_delayctrl(6 DOWNTO 0));
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8625 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "DQS"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8624_outclk(1),
		clkout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8625_clkout,
		delayctrlin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8625_delayctrlin
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8626 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "HR"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8624_outclk(3),
		clkout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8626_clkout
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8630_delayctrlin <= ( dll_delayctrl(6 DOWNTO 0));
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8630 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "DQS"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8629_outclk(1),
		clkout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8630_clkout,
		delayctrlin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8630_delayctrlin
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8631 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "HR"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8629_outclk(3),
		clkout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8631_clkout
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_ldc_memphy_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_6605_delayctrlin <= ( dll_delayctrl(6 DOWNTO 0));
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_ldc_memphy_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_6605 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "DQS"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_ldc_memphy_ldc_cyclonev_phy_clkbuf_phy_clkbuf_6603_outclk(1),
		clkout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_ldc_memphy_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_6605_clkout,
		delayctrlin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_ldc_memphy_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_6605_delayctrlin
	  );
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_ldc_memphy_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_6607 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "HR"
	  )
	  PORT MAP ( 
		clkin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_ldc_memphy_ldc_cyclonev_phy_clkbuf_phy_clkbuf_6603_outclk(3),
		clkout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_ldc_memphy_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_6607_clkout
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_afiaddr <= ( afi_addr(19 DOWNTO 0));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_afiba <= ( afi_ba(2 DOWNTO 0));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_aficke <= ( afi_cke(1 DOWNTO 0));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_aficsn <= ( afi_cs_n(1 DOWNTO 0));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_afidm <= ( afi_dm(9 DOWNTO 0));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_afidqsburst <= ( afi_dqs_burst(4 DOWNTO 0));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_afiodt <= ( afi_odt(1 DOWNTO 0));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_afirdataen <= ( afi_rdata_en(4 DOWNTO 0));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_afirdataenfull <= ( afi_rdata_en_full(4 DOWNTO 0));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_afiwdata <= ( afi_wdata(79 DOWNTO 0));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_afiwdatavalid <= ( afi_wdata_valid(4 DOWNTO 0));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_avladdress <= ( avl_address(15 DOWNTO 0));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_avlwritedata <= ( avl_writedata(31 DOWNTO 0));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_cfgaddlat <= ( cfg_addlat(7 DOWNTO 0));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_cfgbankaddrwidth <= ( cfg_bankaddrwidth(7 DOWNTO 0));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_cfgcaswrlat <= ( cfg_caswrlat(7 DOWNTO 0));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_cfgcoladdrwidth <= ( cfg_coladdrwidth(7 DOWNTO 0));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_cfgcsaddrwidth <= ( cfg_csaddrwidth(7 DOWNTO 0));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_cfgdevicewidth <= ( cfg_devicewidth(7 DOWNTO 0));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_cfgdramconfig <= ( cfg_dramconfig(23 DOWNTO 0));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_cfginterfacewidth <= ( cfg_interfacewidth(7 DOWNTO 0));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_cfgrowaddrwidth <= ( cfg_rowaddrwidth(7 DOWNTO 0));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_cfgtcl <= ( cfg_tcl(7 DOWNTO 0));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_cfgtmrd <= ( cfg_tmrd(7 DOWNTO 0));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_cfgtrefi <= ( cfg_trefi(15 DOWNTO 0));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_cfgtrfc <= ( cfg_trfc(7 DOWNTO 0));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_cfgtwr <= ( cfg_twr(7 DOWNTO 0));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_ddiophydqdin <= ( "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9463_read_data_out(31 DOWNTO 0) & "0" & "0" & "0" & "0" & wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9464_read_data_out(31 DOWNTO 0) & "0" & "0" & "0" & "0" & wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9465_read_data_out(31 DOWNTO 0) & "0" & "0" & "0" & "0" & wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9466_read_data_out(31 DOWNTO 0));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_ddiophydqslogicrdatavalid <= ( "1" & wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9463_lfifo_rdata_valid & wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9464_lfifo_rdata_valid & wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9465_lfifo_rdata_valid & wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9466_lfifo_rdata_valid);
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointaddrdout <= ( io_intaddrdout(63 DOWNTO 0));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointbadout <= ( io_intbadout(11 DOWNTO 0));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointcasndout <= ( io_intcasndout(3 DOWNTO 0));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointckdout <= ( io_intckdout(3 DOWNTO 0));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointckedout <= ( io_intckedout(7 DOWNTO 0));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointckndout <= ( io_intckndout(3 DOWNTO 0));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointcsndout <= ( io_intcsndout(7 DOWNTO 0));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointdmdout <= ( io_intdmdout(19 DOWNTO 0));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointdqdout <= ( io_intdqdout(179 DOWNTO 0));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointdqoe <= ( io_intdqoe(89 DOWNTO 0));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointdqsbdout <= ( io_intdqsbdout(19 DOWNTO 0));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointdqsboe <= ( io_intdqsboe(9 DOWNTO 0));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointdqsdout <= ( io_intdqsdout(19 DOWNTO 0));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointdqslogicdqsena <= ( io_intdqslogicdqsena(9 DOWNTO 0));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointdqslogicfiforeset <= ( io_intdqslogicfiforeset(4 DOWNTO 0));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointdqslogicincrdataen <= ( io_intdqslogicincrdataen(9 DOWNTO 0));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointdqslogicincwrptr <= ( io_intdqslogicincwrptr(9 DOWNTO 0));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointdqslogicoct <= ( io_intdqslogicoct(9 DOWNTO 0));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointdqslogicreadlatency <= ( io_intdqslogicreadlatency(24 DOWNTO 0));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointdqsoe <= ( io_intdqsoe(9 DOWNTO 0));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointodtdout <= ( io_intodtdout(7 DOWNTO 0));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointrasndout <= ( io_intrasndout(3 DOWNTO 0));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointresetndout <= ( io_intresetndout(3 DOWNTO 0));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointwendout <= ( io_intwendout(3 DOWNTO 0));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_plladdrcmdclk <= wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_ldc_memphy_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_6605_w_lg_w_clkout_range983w997w(0);
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_ldc_memphy_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_6605_w_lg_w_clkout_range983w997w(0) <= NOT wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_ldc_memphy_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_6605_clkout(0);
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242 :  cyclonev_mem_phy
	  GENERIC MAP (
		hphy_ac_ddr_disable => "false",
		hphy_atpg_en => "false",
		hphy_csr_pipelineglobalenable => "true",
		hphy_datapath_ac_delay => "one_cycle",
		hphy_datapath_delay => "one_cycle",
		hphy_hhp_hps => "false",
		hphy_reset_delay_en => "false",
		hphy_use_hphy => "true",
		hphy_wrap_back_en => "false",
		m_hphy_ac_rom_init_file => "LPDDR2_s0_AC_ROM.hex",
		m_hphy_inst_rom_init_file => "LPDDR2_s0_inst_ROM.hex"
	  )
	  PORT MAP ( 
		afiaddr => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_afiaddr,
		afiba => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_afiba,
		aficalfail => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_aficalfail,
		aficalsuccess => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_aficalsuccess,
		aficasn => afi_cas_n(0),
		aficke => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_aficke,
		aficsn => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_aficsn,
		afidm => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_afidm,
		afidqsburst => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_afidqsburst,
		afimemclkdisable => afi_mem_clk_disable(0),
		afiodt => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_afiodt,
		afirasn => afi_ras_n(0),
		afirdata => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_afirdata,
		afirdataen => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_afirdataen,
		afirdataenfull => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_afirdataenfull,
		afirdatavalid => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_afirdatavalid,
		afirlat => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_afirlat,
		afirstn => afi_rst_n(0),
		afiwdata => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_afiwdata,
		afiwdatavalid => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_afiwdatavalid,
		afiwen => afi_we_n(0),
		afiwlat => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_afiwlat,
		avladdress => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_avladdress,
		avlread => avl_read,
		avlreaddata => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_avlreaddata,
		avlresetn => lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_avl_clk_reset_reg_1_6485q,
		avlwaitrequest => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_avlwaitrequest,
		avlwrite => avl_write,
		avlwritedata => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_avlwritedata,
		cfgaddlat => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_cfgaddlat,
		cfgbankaddrwidth => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_cfgbankaddrwidth,
		cfgcaswrlat => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_cfgcaswrlat,
		cfgcoladdrwidth => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_cfgcoladdrwidth,
		cfgcsaddrwidth => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_cfgcsaddrwidth,
		cfgdevicewidth => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_cfgdevicewidth,
		cfgdramconfig => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_cfgdramconfig,
		cfginterfacewidth => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_cfginterfacewidth,
		cfgrowaddrwidth => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_cfgrowaddrwidth,
		cfgtcl => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_cfgtcl,
		cfgtmrd => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_cfgtmrd,
		cfgtrefi => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_cfgtrefi,
		cfgtrfc => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_cfgtrfc,
		cfgtwr => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_cfgtwr,
		ctlresetn => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_ctlresetn,
		ddiophydqdin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_ddiophydqdin,
		ddiophydqslogicrdatavalid => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_ddiophydqslogicrdatavalid,
		globalresetn => global_reset_n,
		iointaddrdout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointaddrdout,
		iointaficalfail => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointaficalfail,
		iointaficalsuccess => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointaficalsuccess,
		iointafirlat => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointafirlat,
		iointafiwlat => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointafiwlat,
		iointbadout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointbadout,
		iointcasndout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointcasndout,
		iointckdout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointckdout,
		iointckedout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointckedout,
		iointckndout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointckndout,
		iointcsndout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointcsndout,
		iointdmdout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointdmdout,
		iointdqdin => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointdqdin,
		iointdqdout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointdqdout,
		iointdqoe => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointdqoe,
		iointdqsbdout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointdqsbdout,
		iointdqsboe => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointdqsboe,
		iointdqsdout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointdqsdout,
		iointdqslogicdqsena => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointdqslogicdqsena,
		iointdqslogicfiforeset => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointdqslogicfiforeset,
		iointdqslogicincrdataen => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointdqslogicincrdataen,
		iointdqslogicincwrptr => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointdqslogicincwrptr,
		iointdqslogicoct => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointdqslogicoct,
		iointdqslogicrdatavalid => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointdqslogicrdatavalid,
		iointdqslogicreadlatency => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointdqslogicreadlatency,
		iointdqsoe => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointdqsoe,
		iointodtdout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointodtdout,
		iointrasndout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointrasndout,
		iointresetndout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointresetndout,
		iointwendout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_iointwendout,
		phyddioaddrdout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddioaddrdout,
		phyddiobadout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiobadout,
		phyddiocasndout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiocasndout,
		phyddiockdout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiockdout,
		phyddiockedout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiockedout,
		phyddiocsndout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiocsndout,
		phyddiodmdout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodmdout,
		phyddiodqdout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodqdout,
		phyddiodqoe => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodqoe,
		phyddiodqsdout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodqsdout,
		phyddiodqslogicaclrfifoctrl => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodqslogicaclrfifoctrl,
		phyddiodqslogicaclrpstamble => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodqslogicaclrpstamble,
		phyddiodqslogicdqsena => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodqslogicdqsena,
		phyddiodqslogicfiforeset => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodqslogicfiforeset,
		phyddiodqslogicincrdataen => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodqslogicincrdataen,
		phyddiodqslogicincwrptr => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodqslogicincwrptr,
		phyddiodqslogicoct => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodqslogicoct,
		phyddiodqslogicreadlatency => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodqslogicreadlatency,
		phyddiodqsoe => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodqsoe,
		phyddioodtdout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddioodtdout,
		phyddiorasndout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiorasndout,
		phyddioresetndout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddioresetndout,
		phyddiowendout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiowendout,
		phyresetn => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyresetn,
		plladdrcmdclk => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_plladdrcmdclk,
		pllaficlk => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_ldc_memphy_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_6605_clkout(0),
		pllavlclk => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_ldc_memphy_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_6607_clkout(0),
		plllocked => pll_locked,
		softresetn => s_wire_lpddr2_p0_comb_3_dataout
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_cyclonev_phy_clkbuf_clock_gen_0_phy_clkbuf_8528_inclk <= ( pll_avl_phy_clk & pll_write_clk & pll_mem_phy_clk & "0");
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_cyclonev_phy_clkbuf_clock_gen_0_phy_clkbuf_8528 :  cyclonev_phy_clkbuf
	  PORT MAP ( 
		inclk => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_cyclonev_phy_clkbuf_clock_gen_0_phy_clkbuf_8528_inclk,
		outclk => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_cyclonev_phy_clkbuf_clock_gen_0_phy_clkbuf_8528_outclk
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8579_inclk <= ( pll_avl_phy_clk & pll_write_clk & pll_mem_phy_clk & "0");
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8579 :  cyclonev_phy_clkbuf
	  PORT MAP ( 
		inclk => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8579_inclk,
		outclk => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8579_outclk
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8634_inclk <= ( pll_avl_phy_clk & pll_write_clk & pll_mem_phy_clk & "0");
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8634 :  cyclonev_phy_clkbuf
	  PORT MAP ( 
		inclk => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8634_inclk,
		outclk => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8634_outclk
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8639_inclk <= ( pll_avl_phy_clk & pll_write_clk & pll_mem_phy_clk & "0");
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8639 :  cyclonev_phy_clkbuf
	  PORT MAP ( 
		inclk => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8639_inclk,
		outclk => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8639_outclk
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8644_inclk <= ( pll_avl_phy_clk & pll_write_clk & pll_mem_phy_clk & "0");
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8644 :  cyclonev_phy_clkbuf
	  PORT MAP ( 
		inclk => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8644_inclk,
		outclk => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8644_outclk
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8649_inclk <= ( pll_avl_phy_clk & pll_write_clk & pll_mem_phy_clk & "0");
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8649 :  cyclonev_phy_clkbuf
	  PORT MAP ( 
		inclk => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8649_inclk,
		outclk => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8649_outclk
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8654_inclk <= ( pll_avl_phy_clk & pll_write_clk & pll_mem_phy_clk & "0");
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8654 :  cyclonev_phy_clkbuf
	  PORT MAP ( 
		inclk => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8654_inclk,
		outclk => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8654_outclk
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8659_inclk <= ( pll_avl_phy_clk & pll_write_clk & pll_mem_phy_clk & "0");
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8659 :  cyclonev_phy_clkbuf
	  PORT MAP ( 
		inclk => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8659_inclk,
		outclk => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8659_outclk
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8664_inclk <= ( pll_avl_phy_clk & pll_write_clk & pll_mem_phy_clk & "0");
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8664 :  cyclonev_phy_clkbuf
	  PORT MAP ( 
		inclk => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8664_inclk,
		outclk => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8664_outclk
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8669_inclk <= ( pll_avl_phy_clk & pll_write_clk & pll_mem_phy_clk & "0");
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8669 :  cyclonev_phy_clkbuf
	  PORT MAP ( 
		inclk => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8669_inclk,
		outclk => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8669_outclk
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8674_inclk <= ( pll_avl_phy_clk & pll_write_clk & pll_mem_phy_clk & "0");
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8674 :  cyclonev_phy_clkbuf
	  PORT MAP ( 
		inclk => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8674_inclk,
		outclk => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8674_outclk
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8679_inclk <= ( pll_avl_phy_clk & pll_write_clk & pll_mem_phy_clk & "0");
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8679 :  cyclonev_phy_clkbuf
	  PORT MAP ( 
		inclk => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8679_inclk,
		outclk => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8679_outclk
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8589_inclk <= ( pll_avl_phy_clk & pll_write_clk & pll_mem_phy_clk & "0");
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8589 :  cyclonev_phy_clkbuf
	  PORT MAP ( 
		inclk => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8589_inclk,
		outclk => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8589_outclk
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8594_inclk <= ( pll_avl_phy_clk & pll_write_clk & pll_mem_phy_clk & "0");
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8594 :  cyclonev_phy_clkbuf
	  PORT MAP ( 
		inclk => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8594_inclk,
		outclk => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8594_outclk
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8599_inclk <= ( pll_avl_phy_clk & pll_write_clk & pll_mem_phy_clk & "0");
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8599 :  cyclonev_phy_clkbuf
	  PORT MAP ( 
		inclk => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8599_inclk,
		outclk => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8599_outclk
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8604_inclk <= ( pll_avl_phy_clk & pll_write_clk & pll_mem_phy_clk & "0");
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8604 :  cyclonev_phy_clkbuf
	  PORT MAP ( 
		inclk => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8604_inclk,
		outclk => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8604_outclk
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8609_inclk <= ( pll_avl_phy_clk & pll_write_clk & pll_mem_phy_clk & "0");
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8609 :  cyclonev_phy_clkbuf
	  PORT MAP ( 
		inclk => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8609_inclk,
		outclk => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8609_outclk
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8614_inclk <= ( pll_avl_phy_clk & pll_write_clk & pll_mem_phy_clk & "0");
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8614 :  cyclonev_phy_clkbuf
	  PORT MAP ( 
		inclk => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8614_inclk,
		outclk => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8614_outclk
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8619_inclk <= ( pll_avl_phy_clk & pll_write_clk & pll_mem_phy_clk & "0");
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8619 :  cyclonev_phy_clkbuf
	  PORT MAP ( 
		inclk => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8619_inclk,
		outclk => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8619_outclk
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8624_inclk <= ( pll_avl_phy_clk & pll_write_clk & pll_mem_phy_clk & "0");
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8624 :  cyclonev_phy_clkbuf
	  PORT MAP ( 
		inclk => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8624_inclk,
		outclk => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8624_outclk
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8629_inclk <= ( pll_avl_phy_clk & pll_write_clk & pll_mem_phy_clk & "0");
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8629 :  cyclonev_phy_clkbuf
	  PORT MAP ( 
		inclk => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8629_inclk,
		outclk => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8629_outclk
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_ldc_memphy_ldc_cyclonev_phy_clkbuf_phy_clkbuf_6603_inclk <= ( pll_avl_phy_clk & pll_write_clk & pll_mem_phy_clk & "0");
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_ldc_memphy_ldc_cyclonev_phy_clkbuf_phy_clkbuf_6603 :  cyclonev_phy_clkbuf
	  PORT MAP ( 
		inclk => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_ldc_memphy_ldc_cyclonev_phy_clkbuf_phy_clkbuf_6603_inclk,
		outclk => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_ldc_memphy_ldc_cyclonev_phy_clkbuf_phy_clkbuf_6603_outclk
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_pseudo_diff_out_pseudo_diffa_0_9234_w_lg_oebout5486w(0) <= NOT wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_pseudo_diff_out_pseudo_diffa_0_9234_oebout;
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_pseudo_diff_out_pseudo_diffa_0_9234_w_lg_oeout5487w(0) <= NOT wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_pseudo_diff_out_pseudo_diffa_0_9234_oeout;
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_pseudo_diff_out_pseudo_diffa_0_9234 :  cyclonev_pseudo_diff_out
	  PORT MAP ( 
		i => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_altddio_out_clock_gen_0_umem_ck_pad_9470_dataout(0),
		o => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_pseudo_diff_out_pseudo_diffa_0_9234_o,
		obar => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_pseudo_diff_out_pseudo_diffa_0_9234_obar,
		oebout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_pseudo_diff_out_pseudo_diffa_0_9234_oebout,
		oein => wire_gnd,
		oeout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_lpddr2_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_pseudo_diff_out_pseudo_diffa_0_9234_oeout
	  );
	PROCESS (pll_avl_clk)
	BEGIN
		IF (pll_avl_clk = '1' AND pll_avl_clk'event) THEN
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_avl_clk_reg_2762q <= wire_ni_w987w(0);
		END IF;
	END PROCESS;
	wire_ni_w987w(0) <= NOT lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_avl_clk_reg_2762q;
	PROCESS (afi_clk, wire_niO_CLRN)
	BEGIN
		IF (wire_niO_CLRN = '0') THEN
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_afi_clk_reset_reg_0_6318q <= '0';
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_afi_clk_reset_reg_10_6338q <= '0';
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_afi_clk_reset_reg_11_6340q <= '0';
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_afi_clk_reset_reg_12_6342q <= '0';
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_afi_clk_reset_reg_13_6344q <= '0';
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_afi_clk_reset_reg_14_6347q <= '0';
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_afi_clk_reset_reg_15_6350q <= '0';
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_afi_clk_reset_reg_1_6320q <= '0';
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_afi_clk_reset_reg_2_6322q <= '0';
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_afi_clk_reset_reg_3_6324q <= '0';
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_afi_clk_reset_reg_4_6326q <= '0';
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_afi_clk_reset_reg_5_6328q <= '0';
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_afi_clk_reset_reg_6_6330q <= '0';
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_afi_clk_reset_reg_7_6332q <= '0';
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_afi_clk_reset_reg_8_6334q <= '0';
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_afi_clk_reset_reg_9_6336q <= '0';
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_0_6365q <= '0';
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_10_6385q <= '0';
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_11_6387q <= '0';
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_12_6390q <= '0';
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_13_6393q <= '0';
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_14_6395q <= '0';
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_1_6367q <= '0';
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_2_6369q <= '0';
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_3_6371q <= '0';
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_4_6373q <= '0';
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_5_6375q <= '0';
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_6_6377q <= '0';
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_7_6379q <= '0';
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_8_6381q <= '0';
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_9_6383q <= '0';
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_seq_clk_reset_reg_0_6453q <= '0';
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_seq_clk_reset_reg_10_6463q <= '0';
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_seq_clk_reset_reg_11_6465q <= '0';
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_seq_clk_reset_reg_12_6466q <= '0';
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_seq_clk_reset_reg_13_6467q <= '0';
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_seq_clk_reset_reg_14_6464q <= '0';
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_seq_clk_reset_reg_1_6454q <= '0';
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_seq_clk_reset_reg_2_6455q <= '0';
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_seq_clk_reset_reg_3_6456q <= '0';
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_seq_clk_reset_reg_4_6457q <= '0';
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_seq_clk_reset_reg_5_6458q <= '0';
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_seq_clk_reset_reg_6_6459q <= '0';
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_seq_clk_reset_reg_7_6460q <= '0';
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_seq_clk_reset_reg_8_6461q <= '0';
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_seq_clk_reset_reg_9_6462q <= '0';
		ELSIF (afi_clk = '1' AND afi_clk'event) THEN
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_afi_clk_reset_reg_0_6318q <= s_wire_vcc;
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_afi_clk_reset_reg_10_6338q <= lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_afi_clk_reset_reg_9_6336q;
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_afi_clk_reset_reg_11_6340q <= lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_afi_clk_reset_reg_10_6338q;
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_afi_clk_reset_reg_12_6342q <= lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_afi_clk_reset_reg_11_6340q;
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_afi_clk_reset_reg_13_6344q <= lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_afi_clk_reset_reg_12_6342q;
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_afi_clk_reset_reg_14_6347q <= lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_afi_clk_reset_reg_13_6344q;
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_afi_clk_reset_reg_15_6350q <= lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_afi_clk_reset_reg_13_6344q;
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_afi_clk_reset_reg_1_6320q <= lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_afi_clk_reset_reg_0_6318q;
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_afi_clk_reset_reg_2_6322q <= lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_afi_clk_reset_reg_1_6320q;
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_afi_clk_reset_reg_3_6324q <= lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_afi_clk_reset_reg_2_6322q;
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_afi_clk_reset_reg_4_6326q <= lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_afi_clk_reset_reg_3_6324q;
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_afi_clk_reset_reg_5_6328q <= lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_afi_clk_reset_reg_4_6326q;
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_afi_clk_reset_reg_6_6330q <= lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_afi_clk_reset_reg_5_6328q;
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_afi_clk_reset_reg_7_6332q <= lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_afi_clk_reset_reg_6_6330q;
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_afi_clk_reset_reg_8_6334q <= lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_afi_clk_reset_reg_7_6332q;
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_afi_clk_reset_reg_9_6336q <= lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_afi_clk_reset_reg_8_6334q;
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_0_6365q <= s_wire_vcc;
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_10_6385q <= lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_9_6383q;
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_11_6387q <= lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_10_6385q;
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_12_6390q <= lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_11_6387q;
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_13_6393q <= lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_12_6390q;
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_14_6395q <= lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_13_6393q;
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_1_6367q <= lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_0_6365q;
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_2_6369q <= lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_1_6367q;
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_3_6371q <= lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_2_6369q;
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_4_6373q <= lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_3_6371q;
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_5_6375q <= lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_4_6373q;
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_6_6377q <= lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_5_6375q;
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_7_6379q <= lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_6_6377q;
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_8_6381q <= lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_7_6379q;
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_9_6383q <= lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_8_6381q;
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_seq_clk_reset_reg_0_6453q <= s_wire_vcc;
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_seq_clk_reset_reg_10_6463q <= lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_seq_clk_reset_reg_9_6462q;
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_seq_clk_reset_reg_11_6465q <= lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_seq_clk_reset_reg_10_6463q;
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_seq_clk_reset_reg_12_6466q <= lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_seq_clk_reset_reg_11_6465q;
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_seq_clk_reset_reg_13_6467q <= lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_seq_clk_reset_reg_12_6466q;
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_seq_clk_reset_reg_14_6464q <= lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_seq_clk_reset_reg_13_6467q;
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_seq_clk_reset_reg_1_6454q <= lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_seq_clk_reset_reg_0_6453q;
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_seq_clk_reset_reg_2_6455q <= lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_seq_clk_reset_reg_1_6454q;
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_seq_clk_reset_reg_3_6456q <= lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_seq_clk_reset_reg_2_6455q;
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_seq_clk_reset_reg_4_6457q <= lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_seq_clk_reset_reg_3_6456q;
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_seq_clk_reset_reg_5_6458q <= lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_seq_clk_reset_reg_4_6457q;
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_seq_clk_reset_reg_6_6459q <= lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_seq_clk_reset_reg_5_6458q;
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_seq_clk_reset_reg_7_6460q <= lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_seq_clk_reset_reg_6_6459q;
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_seq_clk_reset_reg_8_6461q <= lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_seq_clk_reset_reg_7_6460q;
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_seq_clk_reset_reg_9_6462q <= lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_seq_clk_reset_reg_8_6461q;
		END IF;
	END PROCESS;
	wire_niO_CLRN <= (s_wire_lpddr2_p0_comb_3_dataout AND (global_reset_n AND pll_locked));
	PROCESS (afi_half_clk)
	BEGIN
		IF (afi_half_clk = '1' AND afi_half_clk'event) THEN
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_afi_half_clk_reg_2759q <= wire_nl_w986w(0);
		END IF;
	END PROCESS;
	wire_nl_w986w(0) <= NOT lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_afi_half_clk_reg_2759q;
	PROCESS (pll_config_clk, wire_nli_CLRN)
	BEGIN
		IF (wire_nli_CLRN = '0') THEN
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_scc_clk_reset_reg_0_6469q <= '0';
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_scc_clk_reset_reg_10_6479q <= '0';
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_scc_clk_reset_reg_11_6481q <= '0';
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_scc_clk_reset_reg_12_6482q <= '0';
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_scc_clk_reset_reg_13_6483q <= '0';
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_scc_clk_reset_reg_14_6480q <= '0';
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_scc_clk_reset_reg_1_6470q <= '0';
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_scc_clk_reset_reg_2_6471q <= '0';
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_scc_clk_reset_reg_3_6472q <= '0';
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_scc_clk_reset_reg_4_6473q <= '0';
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_scc_clk_reset_reg_5_6474q <= '0';
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_scc_clk_reset_reg_6_6475q <= '0';
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_scc_clk_reset_reg_7_6476q <= '0';
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_scc_clk_reset_reg_8_6477q <= '0';
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_scc_clk_reset_reg_9_6478q <= '0';
		ELSIF (pll_config_clk = '1' AND pll_config_clk'event) THEN
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_scc_clk_reset_reg_0_6469q <= s_wire_vcc;
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_scc_clk_reset_reg_10_6479q <= lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_scc_clk_reset_reg_9_6478q;
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_scc_clk_reset_reg_11_6481q <= lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_scc_clk_reset_reg_10_6479q;
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_scc_clk_reset_reg_12_6482q <= lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_scc_clk_reset_reg_11_6481q;
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_scc_clk_reset_reg_13_6483q <= lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_scc_clk_reset_reg_12_6482q;
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_scc_clk_reset_reg_14_6480q <= lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_scc_clk_reset_reg_13_6483q;
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_scc_clk_reset_reg_1_6470q <= lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_scc_clk_reset_reg_0_6469q;
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_scc_clk_reset_reg_2_6471q <= lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_scc_clk_reset_reg_1_6470q;
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_scc_clk_reset_reg_3_6472q <= lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_scc_clk_reset_reg_2_6471q;
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_scc_clk_reset_reg_4_6473q <= lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_scc_clk_reset_reg_3_6472q;
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_scc_clk_reset_reg_5_6474q <= lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_scc_clk_reset_reg_4_6473q;
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_scc_clk_reset_reg_6_6475q <= lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_scc_clk_reset_reg_5_6474q;
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_scc_clk_reset_reg_7_6476q <= lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_scc_clk_reset_reg_6_6475q;
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_scc_clk_reset_reg_8_6477q <= lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_scc_clk_reset_reg_7_6476q;
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_scc_clk_reset_reg_9_6478q <= lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_scc_clk_reset_reg_8_6477q;
		END IF;
	END PROCESS;
	wire_nli_CLRN <= (s_wire_lpddr2_p0_comb_3_dataout AND (global_reset_n AND pll_locked));
	PROCESS (pll_avl_clk, wire_nll_CLRN)
	BEGIN
		IF (wire_nll_CLRN = '0') THEN
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_avl_clk_reset_reg_0_6489q <= '0';
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_avl_clk_reset_reg_1_6485q <= '0';
		ELSIF (pll_avl_clk = '1' AND pll_avl_clk'event) THEN
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_avl_clk_reset_reg_0_6489q <= s_wire_vcc;
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_avl_clk_reset_reg_1_6485q <= lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_avl_clk_reset_reg_0_6489q;
		END IF;
	END PROCESS;
	wire_nll_CLRN <= (s_wire_lpddr2_p0_comb_3_dataout AND (global_reset_n AND pll_locked));
	PROCESS (pll_config_clk)
	BEGIN
		IF (pll_config_clk = '1' AND pll_config_clk'event) THEN
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_config_clk_reg_2763q <= wire_nlO_w988w(0);
		END IF;
	END PROCESS;
	wire_nlO_w988w(0) <= NOT lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_config_clk_reg_2763q;
	PROCESS (afi_clk)
	BEGIN
		IF (afi_clk = '1' AND afi_clk'event) THEN
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_afi_clk_reg_2756q <= wire_nO_w985w(0);
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_seq_calib_init_reg_0_2753q <= s_wire_vcc;
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_seq_calib_init_reg_1_2764q <= s_wire_gnd;
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_seq_calib_init_reg_2_2765q <= s_wire_gnd;
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_seq_calib_init_reg_3_2766q <= s_wire_gnd;
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_seq_calib_init_reg_4_2767q <= s_wire_gnd;
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_seq_calib_init_reg_5_2768q <= s_wire_gnd;
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_seq_calib_init_reg_6_2769q <= s_wire_gnd;
				lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_seq_calib_init_reg_7_2770q <= s_wire_vcc;
		END IF;
	END PROCESS;
	wire_nO_w985w(0) <= NOT lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_afi_clk_reg_2756q;
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9466_config_extra_io_ena(0) <= ( scc_dm_ena(0));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9466_config_io_ena <= ( scc_dq_ena(7 DOWNTO 0));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9466_dll_delayctrl_in <= ( dll_delayctrl(6 DOWNTO 0));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9466_extra_write_data_in <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodmdout(3 DOWNTO 0));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9466_lfifo_rd_latency <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodqslogicreadlatency(4 DOWNTO 0));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9466_lfifo_rdata_en <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodqslogicincrdataen(1 DOWNTO 0));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9466_lfifo_rdata_en_full <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodqslogicdqsena(1 DOWNTO 0));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9466_oct_ena_in <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodqslogicoct(1 DOWNTO 0));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9466_output_strobe_ena <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodqsoe(1 DOWNTO 0));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9466_parallelterminationcontrol_in <= ( parallelterminationcontrol(15 DOWNTO 0));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9466_seriesterminationcontrol_in <= ( seriesterminationcontrol(15 DOWNTO 0));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9466_vfifo_inc_wr_ptr <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodqslogicincwrptr(1 DOWNTO 0));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9466_vfifo_qvld <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodqslogicdqsena(1 DOWNTO 0));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9466_write_data_in <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodqdout(31 DOWNTO 0));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9466_write_oe_in <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodqoe(15 DOWNTO 0));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9466_write_strobe <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodqsdout(3 DOWNTO 0));
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9466 :  LPDDR2_p0_altdqdqs
	  GENERIC MAP (
		ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL => 1
	  )
	  PORT MAP ( 
		capture_strobe_tracking => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9466_capture_strobe_tracking,
		config_clock_in => pll_config_clk,
		config_data_in => scc_data(0),
		config_dqs_ena => scc_dqs_ena(0),
		config_dqs_io_ena => scc_dqs_io_ena(0),
		config_extra_io_ena => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9466_config_extra_io_ena,
		config_io_ena => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9466_config_io_ena,
		config_update => scc_upd(0),
		core_clock_in => afi_clk,
		dll_delayctrl_in => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9466_dll_delayctrl_in,
		extra_write_data_in => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9466_extra_write_data_in,
		extra_write_data_out => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9466_extra_write_data_out,
		fr_clock_in => pll_write_clk,
		hr_clock_in => pll_avl_phy_clk,
		lfifo_rd_latency => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9466_lfifo_rd_latency,
		lfifo_rdata_en => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9466_lfifo_rdata_en,
		lfifo_rdata_en_full => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9466_lfifo_rdata_en_full,
		lfifo_rdata_valid => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9466_lfifo_rdata_valid,
		lfifo_reset_n => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodqslogicaclrfifoctrl(0),
		oct_ena_in => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9466_oct_ena_in,
		output_strobe_ena => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9466_output_strobe_ena,
		parallelterminationcontrol_in => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9466_parallelterminationcontrol_in,
		read_data_out => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9466_read_data_out,
		read_write_data_io => mem_dq(7 DOWNTO 0),
		reset_n_core_clock_in => lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_afi_clk_reset_reg_15_6350q,
		rfifo_reset_n => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodqslogicfiforeset(0),
		seriesterminationcontrol_in => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9466_seriesterminationcontrol_in,
		strobe_ena_hr_clock_in => pll_avl_clk,
		strobe_io => mem_dqs(0),
		strobe_n_io => mem_dqs_n(0),
		vfifo_inc_wr_ptr => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9466_vfifo_inc_wr_ptr,
		vfifo_qvld => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9466_vfifo_qvld,
		vfifo_reset_n => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodqslogicaclrpstamble(0),
		write_data_in => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9466_write_data_in,
		write_oe_in => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9466_write_oe_in,
		write_strobe => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9466_write_strobe,
		write_strobe_clock_in => pll_mem_phy_clk
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9465_config_extra_io_ena(0) <= ( scc_dm_ena(1));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9465_config_io_ena <= ( scc_dq_ena(15 DOWNTO 8));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9465_dll_delayctrl_in <= ( dll_delayctrl(6 DOWNTO 0));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9465_extra_write_data_in <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodmdout(7 DOWNTO 4));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9465_lfifo_rd_latency <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodqslogicreadlatency(9 DOWNTO 5));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9465_lfifo_rdata_en <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodqslogicincrdataen(3 DOWNTO 2));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9465_lfifo_rdata_en_full <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodqslogicdqsena(3 DOWNTO 2));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9465_oct_ena_in <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodqslogicoct(3 DOWNTO 2));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9465_output_strobe_ena <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodqsoe(3 DOWNTO 2));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9465_parallelterminationcontrol_in <= ( parallelterminationcontrol(15 DOWNTO 0));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9465_seriesterminationcontrol_in <= ( seriesterminationcontrol(15 DOWNTO 0));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9465_vfifo_inc_wr_ptr <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodqslogicincwrptr(3 DOWNTO 2));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9465_vfifo_qvld <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodqslogicdqsena(3 DOWNTO 2));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9465_write_data_in <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodqdout(67 DOWNTO 36));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9465_write_oe_in <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodqoe(33 DOWNTO 18));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9465_write_strobe <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodqsdout(7 DOWNTO 4));
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9465 :  LPDDR2_p0_altdqdqs
	  GENERIC MAP (
		ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL => 1
	  )
	  PORT MAP ( 
		capture_strobe_tracking => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9465_capture_strobe_tracking,
		config_clock_in => pll_config_clk,
		config_data_in => scc_data(0),
		config_dqs_ena => scc_dqs_ena(1),
		config_dqs_io_ena => scc_dqs_io_ena(1),
		config_extra_io_ena => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9465_config_extra_io_ena,
		config_io_ena => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9465_config_io_ena,
		config_update => scc_upd(0),
		core_clock_in => afi_clk,
		dll_delayctrl_in => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9465_dll_delayctrl_in,
		extra_write_data_in => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9465_extra_write_data_in,
		extra_write_data_out => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9465_extra_write_data_out,
		fr_clock_in => pll_write_clk,
		hr_clock_in => pll_avl_phy_clk,
		lfifo_rd_latency => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9465_lfifo_rd_latency,
		lfifo_rdata_en => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9465_lfifo_rdata_en,
		lfifo_rdata_en_full => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9465_lfifo_rdata_en_full,
		lfifo_rdata_valid => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9465_lfifo_rdata_valid,
		lfifo_reset_n => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodqslogicaclrfifoctrl(1),
		oct_ena_in => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9465_oct_ena_in,
		output_strobe_ena => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9465_output_strobe_ena,
		parallelterminationcontrol_in => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9465_parallelterminationcontrol_in,
		read_data_out => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9465_read_data_out,
		read_write_data_io => mem_dq(15 DOWNTO 8),
		reset_n_core_clock_in => lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_afi_clk_reset_reg_15_6350q,
		rfifo_reset_n => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodqslogicfiforeset(1),
		seriesterminationcontrol_in => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9465_seriesterminationcontrol_in,
		strobe_ena_hr_clock_in => pll_avl_clk,
		strobe_io => mem_dqs(1),
		strobe_n_io => mem_dqs_n(1),
		vfifo_inc_wr_ptr => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9465_vfifo_inc_wr_ptr,
		vfifo_qvld => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9465_vfifo_qvld,
		vfifo_reset_n => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodqslogicaclrpstamble(1),
		write_data_in => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9465_write_data_in,
		write_oe_in => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9465_write_oe_in,
		write_strobe => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9465_write_strobe,
		write_strobe_clock_in => pll_mem_phy_clk
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9464_config_extra_io_ena(0) <= ( scc_dm_ena(2));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9464_config_io_ena <= ( scc_dq_ena(23 DOWNTO 16));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9464_dll_delayctrl_in <= ( dll_delayctrl(6 DOWNTO 0));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9464_extra_write_data_in <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodmdout(11 DOWNTO 8));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9464_lfifo_rd_latency <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodqslogicreadlatency(14 DOWNTO 10));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9464_lfifo_rdata_en <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodqslogicincrdataen(5 DOWNTO 4));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9464_lfifo_rdata_en_full <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodqslogicdqsena(5 DOWNTO 4));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9464_oct_ena_in <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodqslogicoct(5 DOWNTO 4));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9464_output_strobe_ena <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodqsoe(5 DOWNTO 4));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9464_parallelterminationcontrol_in <= ( parallelterminationcontrol(15 DOWNTO 0));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9464_seriesterminationcontrol_in <= ( seriesterminationcontrol(15 DOWNTO 0));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9464_vfifo_inc_wr_ptr <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodqslogicincwrptr(5 DOWNTO 4));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9464_vfifo_qvld <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodqslogicdqsena(5 DOWNTO 4));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9464_write_data_in <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodqdout(103 DOWNTO 72));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9464_write_oe_in <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodqoe(51 DOWNTO 36));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9464_write_strobe <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodqsdout(11 DOWNTO 8));
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9464 :  LPDDR2_p0_altdqdqs
	  GENERIC MAP (
		ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL => 1
	  )
	  PORT MAP ( 
		capture_strobe_tracking => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9464_capture_strobe_tracking,
		config_clock_in => pll_config_clk,
		config_data_in => scc_data(0),
		config_dqs_ena => scc_dqs_ena(2),
		config_dqs_io_ena => scc_dqs_io_ena(2),
		config_extra_io_ena => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9464_config_extra_io_ena,
		config_io_ena => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9464_config_io_ena,
		config_update => scc_upd(0),
		core_clock_in => afi_clk,
		dll_delayctrl_in => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9464_dll_delayctrl_in,
		extra_write_data_in => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9464_extra_write_data_in,
		extra_write_data_out => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9464_extra_write_data_out,
		fr_clock_in => pll_write_clk,
		hr_clock_in => pll_avl_phy_clk,
		lfifo_rd_latency => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9464_lfifo_rd_latency,
		lfifo_rdata_en => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9464_lfifo_rdata_en,
		lfifo_rdata_en_full => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9464_lfifo_rdata_en_full,
		lfifo_rdata_valid => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9464_lfifo_rdata_valid,
		lfifo_reset_n => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodqslogicaclrfifoctrl(2),
		oct_ena_in => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9464_oct_ena_in,
		output_strobe_ena => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9464_output_strobe_ena,
		parallelterminationcontrol_in => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9464_parallelterminationcontrol_in,
		read_data_out => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9464_read_data_out,
		read_write_data_io => mem_dq(23 DOWNTO 16),
		reset_n_core_clock_in => lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_afi_clk_reset_reg_15_6350q,
		rfifo_reset_n => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodqslogicfiforeset(2),
		seriesterminationcontrol_in => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9464_seriesterminationcontrol_in,
		strobe_ena_hr_clock_in => pll_avl_clk,
		strobe_io => mem_dqs(2),
		strobe_n_io => mem_dqs_n(2),
		vfifo_inc_wr_ptr => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9464_vfifo_inc_wr_ptr,
		vfifo_qvld => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9464_vfifo_qvld,
		vfifo_reset_n => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodqslogicaclrpstamble(2),
		write_data_in => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9464_write_data_in,
		write_oe_in => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9464_write_oe_in,
		write_strobe => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9464_write_strobe,
		write_strobe_clock_in => pll_mem_phy_clk
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9463_config_extra_io_ena(0) <= ( scc_dm_ena(3));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9463_config_io_ena <= ( scc_dq_ena(31 DOWNTO 24));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9463_dll_delayctrl_in <= ( dll_delayctrl(6 DOWNTO 0));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9463_extra_write_data_in <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodmdout(15 DOWNTO 12));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9463_lfifo_rd_latency <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodqslogicreadlatency(19 DOWNTO 15));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9463_lfifo_rdata_en <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodqslogicincrdataen(7 DOWNTO 6));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9463_lfifo_rdata_en_full <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodqslogicdqsena(7 DOWNTO 6));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9463_oct_ena_in <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodqslogicoct(7 DOWNTO 6));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9463_output_strobe_ena <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodqsoe(7 DOWNTO 6));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9463_parallelterminationcontrol_in <= ( parallelterminationcontrol(15 DOWNTO 0));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9463_seriesterminationcontrol_in <= ( seriesterminationcontrol(15 DOWNTO 0));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9463_vfifo_inc_wr_ptr <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodqslogicincwrptr(7 DOWNTO 6));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9463_vfifo_qvld <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodqslogicdqsena(7 DOWNTO 6));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9463_write_data_in <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodqdout(139 DOWNTO 108));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9463_write_oe_in <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodqoe(69 DOWNTO 54));
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9463_write_strobe <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodqsdout(15 DOWNTO 12));
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9463 :  LPDDR2_p0_altdqdqs
	  GENERIC MAP (
		ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL => 1
	  )
	  PORT MAP ( 
		capture_strobe_tracking => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9463_capture_strobe_tracking,
		config_clock_in => pll_config_clk,
		config_data_in => scc_data(0),
		config_dqs_ena => scc_dqs_ena(3),
		config_dqs_io_ena => scc_dqs_io_ena(3),
		config_extra_io_ena => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9463_config_extra_io_ena,
		config_io_ena => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9463_config_io_ena,
		config_update => scc_upd(0),
		core_clock_in => afi_clk,
		dll_delayctrl_in => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9463_dll_delayctrl_in,
		extra_write_data_in => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9463_extra_write_data_in,
		extra_write_data_out => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9463_extra_write_data_out,
		fr_clock_in => pll_write_clk,
		hr_clock_in => pll_avl_phy_clk,
		lfifo_rd_latency => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9463_lfifo_rd_latency,
		lfifo_rdata_en => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9463_lfifo_rdata_en,
		lfifo_rdata_en_full => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9463_lfifo_rdata_en_full,
		lfifo_rdata_valid => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9463_lfifo_rdata_valid,
		lfifo_reset_n => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodqslogicaclrfifoctrl(3),
		oct_ena_in => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9463_oct_ena_in,
		output_strobe_ena => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9463_output_strobe_ena,
		parallelterminationcontrol_in => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9463_parallelterminationcontrol_in,
		read_data_out => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9463_read_data_out,
		read_write_data_io => mem_dq(31 DOWNTO 24),
		reset_n_core_clock_in => lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_afi_clk_reset_reg_15_6350q,
		rfifo_reset_n => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodqslogicfiforeset(3),
		seriesterminationcontrol_in => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9463_seriesterminationcontrol_in,
		strobe_ena_hr_clock_in => pll_avl_clk,
		strobe_io => mem_dqs(3),
		strobe_n_io => mem_dqs_n(3),
		vfifo_inc_wr_ptr => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9463_vfifo_inc_wr_ptr,
		vfifo_qvld => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9463_vfifo_qvld,
		vfifo_reset_n => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyddiodqslogicaclrpstamble(3),
		write_data_in => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9463_write_data_in,
		write_oe_in => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9463_write_oe_in,
		write_strobe => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_acv_hard_io_pads_uio_pads_lpddr2_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9463_write_strobe,
		write_strobe_clock_in => pll_mem_phy_clk
	  );
	wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_phy_reset_n_5497tb_datain <= ( wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6242_phyresetn & lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_lpddr2_p0_reset_ureset_lpddr2_p0_reset_sync_ureset_seq_clk_reset_reg_14_6464q);
	lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_phy_reset_n_5497tb :  tri_bus
	  GENERIC MAP (
		width_datain => 2,
		width_dataout => 1
	  )
	  PORT MAP ( 
		datain => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_phy_reset_n_5497tb_datain,
		dataout => wire_lpddr2_p0_lpddr2_p0_acv_hard_memphy_umemphy_phy_reset_n_5497tb_dataout
	  );

 END RTL; --LPDDR2_p0
--synopsys translate_on
--VALID FILE
