// Seed: 1657884223
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_4;
  wire id_6;
  wire id_7, id_8;
endmodule : SymbolIdentifier
module module_1;
  wire id_1 = id_1;
  wire id_2;
  assign id_1 = id_1;
  wire id_3;
  wire id_4;
  module_0 modCall_1 (
      id_3,
      id_3
  );
endmodule
module module_2;
  wire id_2;
  module_0 modCall_1 (
      id_2,
      id_2
  );
endmodule
module module_3 (
    input  tri   id_0,
    input  logic id_1,
    inout  logic id_2,
    output logic id_3
);
  always
    if (id_0.id_2) id_3 <= id_1;
    else id_2 <= 1'd0;
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_5
  );
endmodule
