Analysis & Synthesis report for Phase1
Sun Mar 19 18:37:34 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Port Connectivity Checks: "ALU:Logic|Hierarchical_CLA:sub"
 10. Port Connectivity Checks: "ALU:Logic|Hierarchical_CLA:add"
 11. Port Connectivity Checks: "ALU:Logic|right_rotate:rotateR"
 12. Port Connectivity Checks: "ALU:Logic|left_rotate:rotateL"
 13. Port Connectivity Checks: "ALU:Logic|right_shift_combined:SHRA"
 14. Port Connectivity Checks: "ALU:Logic|right_shift_combined:SHRL|dff_Q:b2v_inst35"
 15. Port Connectivity Checks: "ALU:Logic|right_shift_combined:SHRL|mux2_1:b2v_inst1"
 16. Port Connectivity Checks: "ALU:Logic|right_shift_combined:SHRL"
 17. Port Connectivity Checks: "ALU:Logic|left_shift:SHL|dff_Q:b2v_inst71"
 18. Port Connectivity Checks: "ALU:Logic|left_shift:SHL"
 19. Port Connectivity Checks: "reg32bit:CHI"
 20. Port Connectivity Checks: "reg32bit:OutPort"
 21. Port Connectivity Checks: "reg32bit:IR"
 22. Elapsed Time Per Partition
 23. Analysis & Synthesis Messages
 24. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Mar 19 18:37:34 2023            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; Phase1                                           ;
; Top-level Entity Name              ; Bus                                              ;
; Family                             ; Cyclone III                                      ;
; Total logic elements               ; 0                                                ;
;     Total combinational functions  ; 0                                                ;
;     Dedicated logic registers      ; 0                                                ;
; Total registers                    ; 0                                                ;
; Total pins                         ; 118                                              ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 0                                                ;
; Embedded Multiplier 9-bit elements ; 0                                                ;
; Total PLLs                         ; 0                                                ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; Bus                ; Phase1             ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                  ;
+----------------------------------+-----------------+------------------------+---------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                                    ; Library ;
+----------------------------------+-----------------+------------------------+---------------------------------------------------------------------------------+---------+
; Bus.v                            ; yes             ; User Verilog HDL File  ; C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/Bus.v                         ;         ;
; CLA_8inputs_updated.v            ; yes             ; User Verilog HDL File  ; C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/CLA_8inputs_updated.v         ;         ;
; mux2_1.v                         ; yes             ; User Verilog HDL File  ; C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/mux2_1.v                      ;         ;
; twoCompliment.v                  ; yes             ; User Verilog HDL File  ; C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/twoCompliment.v               ;         ;
; right_shift_combined.v           ; yes             ; User Verilog HDL File  ; C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/right_shift_combined.v        ;         ;
; right_rotate.v                   ; yes             ; User Verilog HDL File  ; C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/right_rotate.v                ;         ;
; reg32bit.v                       ; yes             ; User Verilog HDL File  ; C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/reg32bit.v                    ;         ;
; P_G_block.v                      ; yes             ; User Verilog HDL File  ; C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/P_G_block.v                   ;         ;
; NotOperation.v                   ; yes             ; User Verilog HDL File  ; C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/NotOperation.v                ;         ;
; nonRestoringDivisionPosiNeg.v    ; yes             ; User Verilog HDL File  ; C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/nonRestoringDivisionPosiNeg.v ;         ;
; Multiplexer.v                    ; yes             ; User Verilog HDL File  ; C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/Multiplexer.v                 ;         ;
; MDRunit.v                        ; yes             ; User Verilog HDL File  ; C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/MDRunit.v                     ;         ;
; logical_or.v                     ; yes             ; User Verilog HDL File  ; C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/logical_or.v                  ;         ;
; logical_and.v                    ; yes             ; User Verilog HDL File  ; C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/logical_and.v                 ;         ;
; left_shift.v                     ; yes             ; User Verilog HDL File  ; C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/left_shift.v                  ;         ;
; left_rotate.v                    ; yes             ; User Verilog HDL File  ; C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/left_rotate.v                 ;         ;
; Hierarchical_CLA.v               ; yes             ; User Verilog HDL File  ; C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/Hierarchical_CLA.v            ;         ;
; encoder.v                        ; yes             ; User Verilog HDL File  ; C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/encoder.v                     ;         ;
; dff_Q.v                          ; yes             ; User Verilog HDL File  ; C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/dff_Q.v                       ;         ;
; boothMultiplier.v                ; yes             ; User Verilog HDL File  ; C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/boothMultiplier.v             ;         ;
; ALU.v                            ; yes             ; User Verilog HDL File  ; C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/ALU.v                         ;         ;
; ALURegisters.v                   ; yes             ; User Verilog HDL File  ; C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/ALURegisters.v                ;         ;
+----------------------------------+-----------------+------------------------+---------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
;                                             ;       ;
; Total combinational functions               ; 0     ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- <=2 input functions                  ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
;     -- Dedicated logic registers            ; 0     ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 118   ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Maximum fan-out node                        ; clr   ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 118   ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; |Bus                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 118  ; 0            ; |Bus                ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------+
; Port Connectivity Checks: "ALU:Logic|Hierarchical_CLA:sub" ;
+--------+-------+----------+--------------------------------+
; Port   ; Type  ; Severity ; Details                        ;
+--------+-------+----------+--------------------------------+
; Select ; Input ; Info     ; Stuck at VCC                   ;
+--------+-------+----------+--------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "ALU:Logic|Hierarchical_CLA:add" ;
+--------+-------+----------+--------------------------------+
; Port   ; Type  ; Severity ; Details                        ;
+--------+-------+----------+--------------------------------+
; Select ; Input ; Info     ; Stuck at GND                   ;
+--------+-------+----------+--------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "ALU:Logic|right_rotate:rotateR" ;
+------+-------+----------+----------------------------------+
; Port ; Type  ; Severity ; Details                          ;
+------+-------+----------+----------------------------------+
; clk  ; Input ; Info     ; Stuck at VCC                     ;
; clr  ; Input ; Info     ; Stuck at GND                     ;
+------+-------+----------+----------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "ALU:Logic|left_rotate:rotateL" ;
+------+-------+----------+---------------------------------+
; Port ; Type  ; Severity ; Details                         ;
+------+-------+----------+---------------------------------+
; clk  ; Input ; Info     ; Stuck at VCC                    ;
; clr  ; Input ; Info     ; Stuck at GND                    ;
+------+-------+----------+---------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "ALU:Logic|right_shift_combined:SHRA" ;
+--------+-------+----------+-------------------------------------+
; Port   ; Type  ; Severity ; Details                             ;
+--------+-------+----------+-------------------------------------+
; clk    ; Input ; Info     ; Stuck at VCC                        ;
; clr    ; Input ; Info     ; Stuck at GND                        ;
; select ; Input ; Info     ; Stuck at VCC                        ;
+--------+-------+----------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:Logic|right_shift_combined:SHRL|dff_Q:b2v_inst35"                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:Logic|right_shift_combined:SHRL|mux2_1:b2v_inst1" ;
+------+-------+----------+--------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                ;
+------+-------+----------+--------------------------------------------------------+
; a    ; Input ; Info     ; Stuck at GND                                           ;
+------+-------+----------+--------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "ALU:Logic|right_shift_combined:SHRL" ;
+--------+-------+----------+-------------------------------------+
; Port   ; Type  ; Severity ; Details                             ;
+--------+-------+----------+-------------------------------------+
; clk    ; Input ; Info     ; Stuck at VCC                        ;
; clr    ; Input ; Info     ; Stuck at GND                        ;
; select ; Input ; Info     ; Stuck at GND                        ;
+--------+-------+----------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:Logic|left_shift:SHL|dff_Q:b2v_inst71"                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "ALU:Logic|left_shift:SHL" ;
+------+-------+----------+----------------------------+
; Port ; Type  ; Severity ; Details                    ;
+------+-------+----------+----------------------------+
; clk  ; Input ; Info     ; Stuck at VCC               ;
; clr  ; Input ; Info     ; Stuck at GND               ;
+------+-------+----------+----------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg32bit:CHI"                                                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg32bit:OutPort"                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg32bit:IR"                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; q[26..23] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Sun Mar 19 18:37:29 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Phase1 -c Phase1
Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file add_tb.v
    Info (12023): Found entity 1: ADD_tb
Info (12021): Found 1 design units, including 1 entities, in source file and_tb.v
    Info (12023): Found entity 1: AND_tb
Info (12021): Found 1 design units, including 1 entities, in source file div_tb.v
    Info (12023): Found entity 1: DIV_tb
Info (12021): Found 1 design units, including 1 entities, in source file mul_tb.v
    Info (12023): Found entity 1: MUL_tb
Info (12021): Found 1 design units, including 1 entities, in source file neg_tb.v
    Info (12023): Found entity 1: NEG_tb
Info (12021): Found 1 design units, including 1 entities, in source file or_tb.v
    Info (12023): Found entity 1: OR_tb
Info (12021): Found 1 design units, including 1 entities, in source file not_tb.v
    Info (12023): Found entity 1: NOT_tb
Info (12021): Found 1 design units, including 1 entities, in source file rol_tb.v
    Info (12023): Found entity 1: ROL_tb
Info (12021): Found 1 design units, including 1 entities, in source file ror_tb.v
    Info (12023): Found entity 1: ROR_tb
Info (12021): Found 1 design units, including 1 entities, in source file shl_tb.v
    Info (12023): Found entity 1: SHL_tb
Info (12021): Found 1 design units, including 1 entities, in source file shra_tb.v
    Info (12023): Found entity 1: SHRA_tb
Info (12021): Found 1 design units, including 1 entities, in source file sub_tb.v
    Info (12023): Found entity 1: SUB_tb
Info (12021): Found 1 design units, including 1 entities, in source file shr_tb.v
    Info (12023): Found entity 1: SHR_tb
Info (12021): Found 1 design units, including 1 entities, in source file bus.v
    Info (12023): Found entity 1: Bus
Info (12021): Found 1 design units, including 1 entities, in source file cla_8inputs_updated.v
    Info (12023): Found entity 1: CLA_8inputs_updated
Info (12021): Found 1 design units, including 1 entities, in source file mux2_1.v
    Info (12023): Found entity 1: mux2_1
Info (12021): Found 2 design units, including 2 entities, in source file myencoder32_enc8b10b.v
    Info (12023): Found entity 1: myencoder32_enc8b10b
    Info (12023): Found entity 2: myencoder32_encoding_lut
Info (12021): Found 1 design units, including 1 entities, in source file myencoder32.v
    Info (12023): Found entity 1: myencoder32
Info (12021): Found 1 design units, including 1 entities, in source file twocompliment.v
    Info (12023): Found entity 1: twoCompliment
Info (12021): Found 1 design units, including 1 entities, in source file testbenchmultiplier.v
    Info (12023): Found entity 1: TestbenchMultiplier
Info (12021): Found 1 design units, including 1 entities, in source file testbenchcontrolunit.v
    Info (12023): Found entity 1: TestbenchControlUnit
Info (12021): Found 1 design units, including 1 entities, in source file ripple_carry_adder.v
    Info (12023): Found entity 1: ripple_carry_adder
Info (12021): Found 1 design units, including 1 entities, in source file right_shift_combined.v
    Info (12023): Found entity 1: right_shift_combined
Info (12021): Found 1 design units, including 1 entities, in source file right_rotate.v
    Info (12023): Found entity 1: right_rotate
Info (12021): Found 1 design units, including 1 entities, in source file reg32bit.v
    Info (12023): Found entity 1: reg32bit
Info (12021): Found 1 design units, including 1 entities, in source file p_g_block.v
    Info (12023): Found entity 1: P_G_block
Info (12021): Found 1 design units, including 1 entities, in source file notoperation.v
    Info (12023): Found entity 1: NotOperation
Info (12021): Found 1 design units, including 1 entities, in source file nonrestoringdivisionposineg.v
    Info (12023): Found entity 1: nonRestoringDivisionPosiNeg
Info (12021): Found 1 design units, including 1 entities, in source file nonrestoringdivision.v
    Info (12023): Found entity 1: nonRestoringDivision
Info (12021): Found 1 design units, including 1 entities, in source file mybusmux_bb.v
    Info (12023): Found entity 1: mybusmux
Info (12021): Found 1 design units, including 1 entities, in source file multiplexer.v
    Info (12023): Found entity 1: Multiplexer
Info (12021): Found 1 design units, including 1 entities, in source file mdrunit.v
    Info (12023): Found entity 1: MDRunit
Info (12021): Found 1 design units, including 1 entities, in source file logical_or.v
    Info (12023): Found entity 1: logical_or
Info (12021): Found 1 design units, including 1 entities, in source file logical_and.v
    Info (12023): Found entity 1: logical_and
Info (12021): Found 1 design units, including 1 entities, in source file left_shift.v
    Info (12023): Found entity 1: left_shift
Info (12021): Found 1 design units, including 1 entities, in source file left_rotate.v
    Info (12023): Found entity 1: left_rotate
Info (12021): Found 1 design units, including 1 entities, in source file hierarchical_cla.v
    Info (12023): Found entity 1: Hierarchical_CLA
Info (12021): Found 1 design units, including 1 entities, in source file half_adder.v
    Info (12023): Found entity 1: half_adder
Info (12021): Found 1 design units, including 1 entities, in source file full_adder.v
    Info (12023): Found entity 1: full_adder
Info (12021): Found 1 design units, including 1 entities, in source file encoder.v
    Info (12023): Found entity 1: encoder
Info (12021): Found 1 design units, including 1 entities, in source file dff_q.v
    Info (12023): Found entity 1: dff_Q
Info (12021): Found 1 design units, including 1 entities, in source file controlunit.v
    Info (12023): Found entity 1: ControlUnit
Info (12021): Found 1 design units, including 1 entities, in source file boothmultiplier.v
    Info (12023): Found entity 1: boothMultiplier
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU
Info (12021): Found 1 design units, including 1 entities, in source file aluregisters.v
    Info (12023): Found entity 1: ALURegisters
Info (12021): Found 1 design units, including 1 entities, in source file select_encode.v
    Info (12023): Found entity 1: select_encode
Info (12021): Found 1 design units, including 1 entities, in source file four_sixteen_decoder.v
    Info (12023): Found entity 1: four_sixteen_decoder
Info (12021): Found 1 design units, including 1 entities, in source file two_four_decoder.v
    Info (12023): Found entity 1: two_four_decoder
Info (12021): Found 1 design units, including 1 entities, in source file con_ff.v
    Info (12023): Found entity 1: CON_FF
Info (12127): Elaborating entity "Bus" for the top level hierarchy
Warning (10240): Verilog HDL Always Construct warning at Bus.v(63): inferring latch(es) for variable "regA", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Bus.v(63): inferring latch(es) for variable "regB", which holds its previous value in one or more paths through the always construct
Warning (10034): Output port "OutportOut" at Bus.v(8) has no driver
Info (10041): Inferred latch for "regB[0]" at Bus.v(87)
Info (10041): Inferred latch for "regB[1]" at Bus.v(87)
Info (10041): Inferred latch for "regB[2]" at Bus.v(87)
Info (10041): Inferred latch for "regB[3]" at Bus.v(87)
Info (10041): Inferred latch for "regB[4]" at Bus.v(87)
Info (10041): Inferred latch for "regB[5]" at Bus.v(87)
Info (10041): Inferred latch for "regB[6]" at Bus.v(87)
Info (10041): Inferred latch for "regB[7]" at Bus.v(87)
Info (10041): Inferred latch for "regB[8]" at Bus.v(87)
Info (10041): Inferred latch for "regB[9]" at Bus.v(87)
Info (10041): Inferred latch for "regB[10]" at Bus.v(87)
Info (10041): Inferred latch for "regB[11]" at Bus.v(87)
Info (10041): Inferred latch for "regB[12]" at Bus.v(87)
Info (10041): Inferred latch for "regB[13]" at Bus.v(87)
Info (10041): Inferred latch for "regB[14]" at Bus.v(87)
Info (10041): Inferred latch for "regB[15]" at Bus.v(87)
Info (10041): Inferred latch for "regB[16]" at Bus.v(87)
Info (10041): Inferred latch for "regB[17]" at Bus.v(87)
Info (10041): Inferred latch for "regB[18]" at Bus.v(87)
Info (10041): Inferred latch for "regB[19]" at Bus.v(87)
Info (10041): Inferred latch for "regB[20]" at Bus.v(87)
Info (10041): Inferred latch for "regB[21]" at Bus.v(87)
Info (10041): Inferred latch for "regB[22]" at Bus.v(87)
Info (10041): Inferred latch for "regB[23]" at Bus.v(87)
Info (10041): Inferred latch for "regB[24]" at Bus.v(87)
Info (10041): Inferred latch for "regB[25]" at Bus.v(87)
Info (10041): Inferred latch for "regB[26]" at Bus.v(87)
Info (10041): Inferred latch for "regB[27]" at Bus.v(87)
Info (10041): Inferred latch for "regB[28]" at Bus.v(87)
Info (10041): Inferred latch for "regB[29]" at Bus.v(87)
Info (10041): Inferred latch for "regB[30]" at Bus.v(87)
Info (10041): Inferred latch for "regB[31]" at Bus.v(87)
Info (10041): Inferred latch for "regA[0]" at Bus.v(83)
Info (10041): Inferred latch for "regA[1]" at Bus.v(83)
Info (10041): Inferred latch for "regA[2]" at Bus.v(83)
Info (10041): Inferred latch for "regA[3]" at Bus.v(83)
Info (10041): Inferred latch for "regA[4]" at Bus.v(83)
Info (10041): Inferred latch for "regA[5]" at Bus.v(83)
Info (10041): Inferred latch for "regA[6]" at Bus.v(83)
Info (10041): Inferred latch for "regA[7]" at Bus.v(83)
Info (10041): Inferred latch for "regA[8]" at Bus.v(83)
Info (10041): Inferred latch for "regA[9]" at Bus.v(83)
Info (10041): Inferred latch for "regA[10]" at Bus.v(83)
Info (10041): Inferred latch for "regA[11]" at Bus.v(83)
Info (10041): Inferred latch for "regA[12]" at Bus.v(83)
Info (10041): Inferred latch for "regA[13]" at Bus.v(83)
Info (10041): Inferred latch for "regA[14]" at Bus.v(83)
Info (10041): Inferred latch for "regA[15]" at Bus.v(83)
Info (10041): Inferred latch for "regA[16]" at Bus.v(83)
Info (10041): Inferred latch for "regA[17]" at Bus.v(83)
Info (10041): Inferred latch for "regA[18]" at Bus.v(83)
Info (10041): Inferred latch for "regA[19]" at Bus.v(83)
Info (10041): Inferred latch for "regA[20]" at Bus.v(83)
Info (10041): Inferred latch for "regA[21]" at Bus.v(83)
Info (10041): Inferred latch for "regA[22]" at Bus.v(83)
Info (10041): Inferred latch for "regA[23]" at Bus.v(83)
Info (10041): Inferred latch for "regA[24]" at Bus.v(83)
Info (10041): Inferred latch for "regA[25]" at Bus.v(83)
Info (10041): Inferred latch for "regA[26]" at Bus.v(83)
Info (10041): Inferred latch for "regA[27]" at Bus.v(83)
Info (10041): Inferred latch for "regA[28]" at Bus.v(83)
Info (10041): Inferred latch for "regA[29]" at Bus.v(83)
Info (10041): Inferred latch for "regA[30]" at Bus.v(83)
Info (10041): Inferred latch for "regA[31]" at Bus.v(83)
Info (12128): Elaborating entity "reg32bit" for hierarchy "reg32bit:PC"
Info (12128): Elaborating entity "MDRunit" for hierarchy "MDRunit:mdr"
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:Logic"
Warning (10240): Verilog HDL Always Construct warning at ALU.v(44): inferring latch(es) for variable "regLO", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ALU.v(44): inferring latch(es) for variable "regHI", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "regHI[0]" at ALU.v(45)
Info (10041): Inferred latch for "regHI[1]" at ALU.v(45)
Info (10041): Inferred latch for "regHI[2]" at ALU.v(45)
Info (10041): Inferred latch for "regHI[3]" at ALU.v(45)
Info (10041): Inferred latch for "regHI[4]" at ALU.v(45)
Info (10041): Inferred latch for "regHI[5]" at ALU.v(45)
Info (10041): Inferred latch for "regHI[6]" at ALU.v(45)
Info (10041): Inferred latch for "regHI[7]" at ALU.v(45)
Info (10041): Inferred latch for "regHI[8]" at ALU.v(45)
Info (10041): Inferred latch for "regHI[9]" at ALU.v(45)
Info (10041): Inferred latch for "regHI[10]" at ALU.v(45)
Info (10041): Inferred latch for "regHI[11]" at ALU.v(45)
Info (10041): Inferred latch for "regHI[12]" at ALU.v(45)
Info (10041): Inferred latch for "regHI[13]" at ALU.v(45)
Info (10041): Inferred latch for "regHI[14]" at ALU.v(45)
Info (10041): Inferred latch for "regHI[15]" at ALU.v(45)
Info (10041): Inferred latch for "regHI[16]" at ALU.v(45)
Info (10041): Inferred latch for "regHI[17]" at ALU.v(45)
Info (10041): Inferred latch for "regHI[18]" at ALU.v(45)
Info (10041): Inferred latch for "regHI[19]" at ALU.v(45)
Info (10041): Inferred latch for "regHI[20]" at ALU.v(45)
Info (10041): Inferred latch for "regHI[21]" at ALU.v(45)
Info (10041): Inferred latch for "regHI[22]" at ALU.v(45)
Info (10041): Inferred latch for "regHI[23]" at ALU.v(45)
Info (10041): Inferred latch for "regHI[24]" at ALU.v(45)
Info (10041): Inferred latch for "regHI[25]" at ALU.v(45)
Info (10041): Inferred latch for "regHI[26]" at ALU.v(45)
Info (10041): Inferred latch for "regHI[27]" at ALU.v(45)
Info (10041): Inferred latch for "regHI[28]" at ALU.v(45)
Info (10041): Inferred latch for "regHI[29]" at ALU.v(45)
Info (10041): Inferred latch for "regHI[30]" at ALU.v(45)
Info (10041): Inferred latch for "regHI[31]" at ALU.v(45)
Info (10041): Inferred latch for "regLO[0]" at ALU.v(45)
Info (10041): Inferred latch for "regLO[1]" at ALU.v(45)
Info (10041): Inferred latch for "regLO[2]" at ALU.v(45)
Info (10041): Inferred latch for "regLO[3]" at ALU.v(45)
Info (10041): Inferred latch for "regLO[4]" at ALU.v(45)
Info (10041): Inferred latch for "regLO[5]" at ALU.v(45)
Info (10041): Inferred latch for "regLO[6]" at ALU.v(45)
Info (10041): Inferred latch for "regLO[7]" at ALU.v(45)
Info (10041): Inferred latch for "regLO[8]" at ALU.v(45)
Info (10041): Inferred latch for "regLO[9]" at ALU.v(45)
Info (10041): Inferred latch for "regLO[10]" at ALU.v(45)
Info (10041): Inferred latch for "regLO[11]" at ALU.v(45)
Info (10041): Inferred latch for "regLO[12]" at ALU.v(45)
Info (10041): Inferred latch for "regLO[13]" at ALU.v(45)
Info (10041): Inferred latch for "regLO[14]" at ALU.v(45)
Info (10041): Inferred latch for "regLO[15]" at ALU.v(45)
Info (10041): Inferred latch for "regLO[16]" at ALU.v(45)
Info (10041): Inferred latch for "regLO[17]" at ALU.v(45)
Info (10041): Inferred latch for "regLO[18]" at ALU.v(45)
Info (10041): Inferred latch for "regLO[19]" at ALU.v(45)
Info (10041): Inferred latch for "regLO[20]" at ALU.v(45)
Info (10041): Inferred latch for "regLO[21]" at ALU.v(45)
Info (10041): Inferred latch for "regLO[22]" at ALU.v(45)
Info (10041): Inferred latch for "regLO[23]" at ALU.v(45)
Info (10041): Inferred latch for "regLO[24]" at ALU.v(45)
Info (10041): Inferred latch for "regLO[25]" at ALU.v(45)
Info (10041): Inferred latch for "regLO[26]" at ALU.v(45)
Info (10041): Inferred latch for "regLO[27]" at ALU.v(45)
Info (10041): Inferred latch for "regLO[28]" at ALU.v(45)
Info (10041): Inferred latch for "regLO[29]" at ALU.v(45)
Info (10041): Inferred latch for "regLO[30]" at ALU.v(45)
Info (10041): Inferred latch for "regLO[31]" at ALU.v(45)
Info (12128): Elaborating entity "left_shift" for hierarchy "ALU:Logic|left_shift:SHL"
Info (12128): Elaborating entity "dff_Q" for hierarchy "ALU:Logic|left_shift:SHL|dff_Q:b2v_inst35"
Info (12128): Elaborating entity "right_shift_combined" for hierarchy "ALU:Logic|right_shift_combined:SHRL"
Info (12128): Elaborating entity "mux2_1" for hierarchy "ALU:Logic|right_shift_combined:SHRL|mux2_1:b2v_inst1"
Info (12128): Elaborating entity "left_rotate" for hierarchy "ALU:Logic|left_rotate:rotateL"
Info (12128): Elaborating entity "right_rotate" for hierarchy "ALU:Logic|right_rotate:rotateR"
Info (12128): Elaborating entity "logical_and" for hierarchy "ALU:Logic|logical_and:log_and"
Info (12128): Elaborating entity "logical_or" for hierarchy "ALU:Logic|logical_or:log_or"
Info (12128): Elaborating entity "NotOperation" for hierarchy "ALU:Logic|NotOperation:operationNot"
Info (12128): Elaborating entity "twoCompliment" for hierarchy "ALU:Logic|twoCompliment:neg"
Info (12128): Elaborating entity "Hierarchical_CLA" for hierarchy "ALU:Logic|Hierarchical_CLA:add"
Info (12128): Elaborating entity "CLA_8inputs_updated" for hierarchy "ALU:Logic|Hierarchical_CLA:add|CLA_8inputs_updated:b2v_inst38"
Info (12128): Elaborating entity "P_G_block" for hierarchy "ALU:Logic|Hierarchical_CLA:add|CLA_8inputs_updated:b2v_inst38|P_G_block:b2v_inst"
Info (12128): Elaborating entity "boothMultiplier" for hierarchy "ALU:Logic|boothMultiplier:mul"
Info (12128): Elaborating entity "nonRestoringDivisionPosiNeg" for hierarchy "ALU:Logic|nonRestoringDivisionPosiNeg:div"
Warning (10036): Verilog HDL or VHDL warning at nonRestoringDivisionPosiNeg.v(7): object "M" assigned a value but never read
Info (12128): Elaborating entity "ALURegisters" for hierarchy "ALURegisters:LogicReg"
Info (12128): Elaborating entity "encoder" for hierarchy "encoder:EnO"
Warning (10240): Verilog HDL Always Construct warning at encoder.v(10): inferring latch(es) for variable "d", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "d[0]" at encoder.v(13)
Info (10041): Inferred latch for "d[1]" at encoder.v(13)
Info (10041): Inferred latch for "d[2]" at encoder.v(13)
Info (10041): Inferred latch for "d[3]" at encoder.v(13)
Info (10041): Inferred latch for "d[4]" at encoder.v(13)
Info (12128): Elaborating entity "Multiplexer" for hierarchy "Multiplexer:Mux"
Warning (12189): OpenCore Simulation-Only Evaluation feature is turned on for all cores in the design
    Warning (12191): Some cores in this design do not support the OpenCore Plus Hardware Evaluation feature
        Warning (12192): "8B10B Encoder-Decoder (6AF7_0079)" does not support the OpenCore Plus Hardware Evaluation feature
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "OutportOut[0]" is stuck at GND
    Warning (13410): Pin "OutportOut[1]" is stuck at GND
    Warning (13410): Pin "OutportOut[2]" is stuck at GND
    Warning (13410): Pin "OutportOut[3]" is stuck at GND
    Warning (13410): Pin "OutportOut[4]" is stuck at GND
    Warning (13410): Pin "OutportOut[5]" is stuck at GND
    Warning (13410): Pin "OutportOut[6]" is stuck at GND
    Warning (13410): Pin "OutportOut[7]" is stuck at GND
    Warning (13410): Pin "OutportOut[8]" is stuck at GND
    Warning (13410): Pin "OutportOut[9]" is stuck at GND
    Warning (13410): Pin "OutportOut[10]" is stuck at GND
    Warning (13410): Pin "OutportOut[11]" is stuck at GND
    Warning (13410): Pin "OutportOut[12]" is stuck at GND
    Warning (13410): Pin "OutportOut[13]" is stuck at GND
    Warning (13410): Pin "OutportOut[14]" is stuck at GND
    Warning (13410): Pin "OutportOut[15]" is stuck at GND
    Warning (13410): Pin "OutportOut[16]" is stuck at GND
    Warning (13410): Pin "OutportOut[17]" is stuck at GND
    Warning (13410): Pin "OutportOut[18]" is stuck at GND
    Warning (13410): Pin "OutportOut[19]" is stuck at GND
    Warning (13410): Pin "OutportOut[20]" is stuck at GND
    Warning (13410): Pin "OutportOut[21]" is stuck at GND
    Warning (13410): Pin "OutportOut[22]" is stuck at GND
    Warning (13410): Pin "OutportOut[23]" is stuck at GND
    Warning (13410): Pin "OutportOut[24]" is stuck at GND
    Warning (13410): Pin "OutportOut[25]" is stuck at GND
    Warning (13410): Pin "OutportOut[26]" is stuck at GND
    Warning (13410): Pin "OutportOut[27]" is stuck at GND
    Warning (13410): Pin "OutportOut[28]" is stuck at GND
    Warning (13410): Pin "OutportOut[29]" is stuck at GND
    Warning (13410): Pin "OutportOut[30]" is stuck at GND
    Warning (13410): Pin "OutportOut[31]" is stuck at GND
Info (144001): Generated suppressed messages file C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/output_files/Phase1.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 86 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clr"
    Warning (15610): No output dependent on input pin "clk"
    Warning (15610): No output dependent on input pin "MDRRead"
    Warning (15610): No output dependent on input pin "ALUen"
    Warning (15610): No output dependent on input pin "incPC"
    Warning (15610): No output dependent on input pin "R0out"
    Warning (15610): No output dependent on input pin "R1out"
    Warning (15610): No output dependent on input pin "R2out"
    Warning (15610): No output dependent on input pin "R3out"
    Warning (15610): No output dependent on input pin "R4out"
    Warning (15610): No output dependent on input pin "R5out"
    Warning (15610): No output dependent on input pin "R6out"
    Warning (15610): No output dependent on input pin "R7out"
    Warning (15610): No output dependent on input pin "R8out"
    Warning (15610): No output dependent on input pin "R9out"
    Warning (15610): No output dependent on input pin "R10out"
    Warning (15610): No output dependent on input pin "R11out"
    Warning (15610): No output dependent on input pin "R12out"
    Warning (15610): No output dependent on input pin "R13out"
    Warning (15610): No output dependent on input pin "R14out"
    Warning (15610): No output dependent on input pin "R15out"
    Warning (15610): No output dependent on input pin "HIout"
    Warning (15610): No output dependent on input pin "LOout"
    Warning (15610): No output dependent on input pin "ZHIout"
    Warning (15610): No output dependent on input pin "ZLOout"
    Warning (15610): No output dependent on input pin "PCout"
    Warning (15610): No output dependent on input pin "MDRout"
    Warning (15610): No output dependent on input pin "InportOut"
    Warning (15610): No output dependent on input pin "Cout"
    Warning (15610): No output dependent on input pin "r0ins"
    Warning (15610): No output dependent on input pin "r1ins"
    Warning (15610): No output dependent on input pin "r2ins"
    Warning (15610): No output dependent on input pin "r3ins"
    Warning (15610): No output dependent on input pin "r4ins"
    Warning (15610): No output dependent on input pin "r5ins"
    Warning (15610): No output dependent on input pin "r6ins"
    Warning (15610): No output dependent on input pin "r7ins"
    Warning (15610): No output dependent on input pin "r8ins"
    Warning (15610): No output dependent on input pin "r9ins"
    Warning (15610): No output dependent on input pin "r10ins"
    Warning (15610): No output dependent on input pin "r11ins"
    Warning (15610): No output dependent on input pin "r12ins"
    Warning (15610): No output dependent on input pin "r13ins"
    Warning (15610): No output dependent on input pin "r14ins"
    Warning (15610): No output dependent on input pin "r15ins"
    Warning (15610): No output dependent on input pin "HIins"
    Warning (15610): No output dependent on input pin "LOins"
    Warning (15610): No output dependent on input pin "ZHIins"
    Warning (15610): No output dependent on input pin "ZLOins"
    Warning (15610): No output dependent on input pin "PCins"
    Warning (15610): No output dependent on input pin "MDRins"
    Warning (15610): No output dependent on input pin "Inports"
    Warning (15610): No output dependent on input pin "Outports"
    Warning (15610): No output dependent on input pin "IRins"
    Warning (15610): No output dependent on input pin "MDRMDataIn[0]"
    Warning (15610): No output dependent on input pin "MDRMDataIn[1]"
    Warning (15610): No output dependent on input pin "MDRMDataIn[2]"
    Warning (15610): No output dependent on input pin "MDRMDataIn[3]"
    Warning (15610): No output dependent on input pin "MDRMDataIn[4]"
    Warning (15610): No output dependent on input pin "MDRMDataIn[5]"
    Warning (15610): No output dependent on input pin "MDRMDataIn[6]"
    Warning (15610): No output dependent on input pin "MDRMDataIn[7]"
    Warning (15610): No output dependent on input pin "MDRMDataIn[8]"
    Warning (15610): No output dependent on input pin "MDRMDataIn[9]"
    Warning (15610): No output dependent on input pin "MDRMDataIn[10]"
    Warning (15610): No output dependent on input pin "MDRMDataIn[11]"
    Warning (15610): No output dependent on input pin "MDRMDataIn[12]"
    Warning (15610): No output dependent on input pin "MDRMDataIn[13]"
    Warning (15610): No output dependent on input pin "MDRMDataIn[14]"
    Warning (15610): No output dependent on input pin "MDRMDataIn[15]"
    Warning (15610): No output dependent on input pin "MDRMDataIn[16]"
    Warning (15610): No output dependent on input pin "MDRMDataIn[17]"
    Warning (15610): No output dependent on input pin "MDRMDataIn[18]"
    Warning (15610): No output dependent on input pin "MDRMDataIn[19]"
    Warning (15610): No output dependent on input pin "MDRMDataIn[20]"
    Warning (15610): No output dependent on input pin "MDRMDataIn[21]"
    Warning (15610): No output dependent on input pin "MDRMDataIn[22]"
    Warning (15610): No output dependent on input pin "MDRMDataIn[23]"
    Warning (15610): No output dependent on input pin "MDRMDataIn[24]"
    Warning (15610): No output dependent on input pin "MDRMDataIn[25]"
    Warning (15610): No output dependent on input pin "MDRMDataIn[26]"
    Warning (15610): No output dependent on input pin "MDRMDataIn[27]"
    Warning (15610): No output dependent on input pin "MDRMDataIn[28]"
    Warning (15610): No output dependent on input pin "MDRMDataIn[29]"
    Warning (15610): No output dependent on input pin "MDRMDataIn[30]"
    Warning (15610): No output dependent on input pin "MDRMDataIn[31]"
Info (21057): Implemented 118 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 86 input pins
    Info (21059): Implemented 32 output pins
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 130 warnings
    Info: Peak virtual memory: 4605 megabytes
    Info: Processing ended: Sun Mar 19 18:37:34 2023
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:03


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/output_files/Phase1.map.smsg.


