v 20000704
L 400 600 600 600 3
L 400 0 600 0 3
A 40 300 400 -48 97 3
A 140 300 400 -48 97 3
A 600 400 400 270 76 3
A 600 200 400 90 -76 3
V 1050 300 50 6
P 1100 300 1300 300 1
{
T 1000 300 5 8 0 0 0 0
pin1=OUT0
T 1000 300 5 8 0 0 0 0
type=OUT
}
P 300 100 0 100 1
{
T 300 100 5 8 0 0 0 0
pin2=IN0
T 300 100 5 8 0 0 0 0
type=IN
}
P 300 500 0 500 1
{
T 300 500 5 8 0 0 0 0
pin3=IN1
T 300 500 5 8 0 0 0 0
type=IN
}
T 400 -100 5 10 1 1 0 2
uref=U?
T 400 100 5 8 0 0 0 0
device=xnor2
T 400 200 5 8 0 0 0 0
VERILOG_PORTS=POSITIONAL
