# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1192 \
    name add10418_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add10418_reload \
    op interface \
    ports { add10418_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1193 \
    name add104_120_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add104_120_reload \
    op interface \
    ports { add104_120_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1194 \
    name add104_222_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add104_222_reload \
    op interface \
    ports { add104_222_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1195 \
    name add104_324_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add104_324_reload \
    op interface \
    ports { add104_324_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1196 \
    name add104_426_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add104_426_reload \
    op interface \
    ports { add104_426_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1197 \
    name add104_528_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add104_528_reload \
    op interface \
    ports { add104_528_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1198 \
    name add104_630_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add104_630_reload \
    op interface \
    ports { add104_630_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1199 \
    name add104_732_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add104_732_reload \
    op interface \
    ports { add104_732_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1200 \
    name add104_834_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add104_834_reload \
    op interface \
    ports { add104_834_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1201 \
    name add104_936_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add104_936_reload \
    op interface \
    ports { add104_936_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1202 \
    name add104_1038_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add104_1038_reload \
    op interface \
    ports { add104_1038_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1203 \
    name add104_1140_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add104_1140_reload \
    op interface \
    ports { add104_1140_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1204 \
    name add104_1242_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add104_1242_reload \
    op interface \
    ports { add104_1242_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1205 \
    name add104_1344_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add104_1344_reload \
    op interface \
    ports { add104_1344_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1206 \
    name add104_1446_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add104_1446_reload \
    op interface \
    ports { add104_1446_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1207 \
    name add104_1548_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add104_1548_reload \
    op interface \
    ports { add104_1548_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1208 \
    name add104_1650_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add104_1650_reload \
    op interface \
    ports { add104_1650_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1209 \
    name add104_1752_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add104_1752_reload \
    op interface \
    ports { add104_1752_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1210 \
    name add104_1854_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add104_1854_reload \
    op interface \
    ports { add104_1854_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1211 \
    name add104_1956_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add104_1956_reload \
    op interface \
    ports { add104_1956_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1212 \
    name add104_2058_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add104_2058_reload \
    op interface \
    ports { add104_2058_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1213 \
    name add104_2160_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add104_2160_reload \
    op interface \
    ports { add104_2160_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1214 \
    name add104_2262_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add104_2262_reload \
    op interface \
    ports { add104_2262_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1215 \
    name add104_2364_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add104_2364_reload \
    op interface \
    ports { add104_2364_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1216 \
    name add104_2466_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add104_2466_reload \
    op interface \
    ports { add104_2466_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1217 \
    name add104_2568_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add104_2568_reload \
    op interface \
    ports { add104_2568_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1218 \
    name add104_2670_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add104_2670_reload \
    op interface \
    ports { add104_2670_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1219 \
    name add104_2772_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add104_2772_reload \
    op interface \
    ports { add104_2772_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1220 \
    name add104_2874_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add104_2874_reload \
    op interface \
    ports { add104_2874_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1221 \
    name add104_2976_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add104_2976_reload \
    op interface \
    ports { add104_2976_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1222 \
    name add104_3078_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add104_3078_reload \
    op interface \
    ports { add104_3078_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1223 \
    name add104_3180_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add104_3180_reload \
    op interface \
    ports { add104_3180_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1224 \
    name sum_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out \
    op interface \
    ports { sum_out { O 32 vector } sum_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName activation_accelerator_flow_control_loop_pipe_sequential_init_U
set CompName activation_accelerator_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix activation_accelerator_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


