// Seed: 1563316274
module module_0 (
    input wor id_0,
    input wire id_1,
    input wire id_2,
    input tri id_3,
    input supply1 id_4,
    output wand id_5
    , id_8,
    input tri0 id_6
);
  reg id_9;
  always @(posedge 1 - id_6 or id_4) id_9 <= 1'b0 - -id_0;
endmodule
module module_1 (
    input wire id_0
    , id_17,
    input tri0 id_1,
    input wand id_2,
    output supply0 id_3,
    input wire id_4,
    input uwire id_5,
    input supply0 id_6,
    input supply1 id_7,
    input tri id_8,
    input wire id_9,
    output supply1 id_10,
    input tri id_11,
    inout wire id_12,
    input wire id_13,
    output wor id_14,
    input tri1 id_15
);
  assign id_17 = id_9 * 1 + 1;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_13,
      id_5,
      id_1,
      id_14,
      id_8
  );
  assign modCall_1.id_9 = 0;
endmodule
