# Rahul Mehra â€“ VLSI Design Portfolio

ğŸ“ **M.Tech (Solid-State Materials), IIT Delhi**  
ğŸ¯ **Aspiring VLSI / Semiconductor Engineer**  

Welcome to my **VLSI Design Portfolio**, where I showcase my academic projects, design implementations, and research work in **Digital IC Design, RTL Coding, and Semiconductor Devices**.  
This portfolio reflects my hands-on experience in **Verilog, RTL Simulation, Synthesis, and Digital Circuit Design**.

---

## ğŸ« About Me

- ğŸ“ **Education**:  
  - M.Tech in Solid-State Materials, **Indian Institute of Technology (IIT) Delhi**  
  - MSc in Physics (Specialization: Electronincs)  
- ğŸ’¡ Areas of Interest:  
  - **Digital IC Design** (RTL, Functional Verification, Physical Design)  
  - **Semiconductor Devices & Technology**  
  - **RF MEMS and Thin Films**  

---

## ğŸ”‘ Skills

- **HDL & Design Tools**: Verilog, SystemVerilog, ModelSim, Xilinx Vivado  
- **Programming**: C, Python, MATLAB  
- **EDA Concepts**: RTL Coding, Testbench Design, Timing Analysis, Synthesis Basics  
- **Physics & Devices**: Semiconductor Devices, Nanostructured Materials, MEMS  

---

## ğŸ“‚ Featured Projects

### ğŸ”¹ 8-bit ALU (Verilog)
- Designed and simulated an **8-bit Arithmetic Logic Unit** in Verilog.  
- Supports arithmetic (ADD, SUB), logic (AND, OR, XOR), and shift operations.  
- Verified using **testbench & waveform simulation** with VCD outputs.  
- [View Project â](./alu-8bit)

---

### ğŸ”¹ RISC-V Single Cycle Processor
- Implemented a **single-cycle RISC-V (RV32I subset) processor**.  
- Supports arithmetic, load/store, and branch instructions.  
- Instruction & data memory initialization using `.hex` files.  
- [View Project â](./riscv-single-cycle)

---

### ğŸ”¹ RTL Design Problems (HDLBits)
- Solved multiple HDLBits problems on **vector operations, gates, FSMs**.  
- Focused on writing clean, modular Verilog code.  
- Built a collection of **testbenches** for simulation.  

---

### ğŸ”¹ RF MEMS Switch (M.Tech Project, IIT Delhi)
- Designed and developed an **RF MEMS capacitive switch**.  
- Worked on **simulation, modeling, and fabrication process development**.  
- Industry-oriented project bridging device design and VLSI.  

---

## ğŸ“Š Coursework

- **Digital IC Design (NPTEL, IIT Madras)**  
- **Semiconductor Device Technology**  
- **Physics of Semiconductor Devices**  
- **Vacuum Science & Thin Films Technology**  
- **Nanostructured Materials**  

---

## ğŸš€ Future Goals

- Work in **Semiconductor Industry (Design/Process/EDA)** â€“ targeting companies like **Intel, TSMC, Qualcomm, Synopsys**.  
- Build advanced projects in **RISC-V, Physical Design, and RTL Verification**.  

---

## ğŸ“« Contact

- **Name**: Rahul Mehra  
- **Institute**: Indian Institute of Technology (IIT) Delhi  
- **Email**: mehramehrarahul393@gmail.com
- **GitHub**: (https://github.com/FenixM39)
- **LinkedIn**: [https://www.linkedin.com/in/rahul-mehra-71aba230b/]
---

â­ *This repository serves as my personal VLSI portfolio. Contributions, collaborations, and discussions are always welcome!*  
