# Combinatorial Logic

## AND2

2-Input AND.

<br />

![](GUID-699C2F4E-C01F-43E2-B82F-5D4F3864F610-low.png "AND2")

<br />

|Inputs|Output|
|------|------|
|A, B|Y|

|A|B|Y|
|---|---|---|
|X|0|0|
|0|X|0|
|1|1|1|

## AND3

3-Input AND.

<br />

![](GUID-C3A5142D-BAF3-40FF-825C-A6A72A314B32-low.png "AND3")

<br />

|Input|Output|
|-----|------|
|A, B, C|Y|

|A|B|C|Y|
|---|---|---|---|
|X|X|0|0|
|X|0|X|0|
|0|X|X|0|
|1|1|1|1|

## AND4

4-Input AND.

<br />

![](GUID-101C566B-F4AF-4C15-B07A-F579BAFEB50B-low.png "AND4")

<br />

|Input|Output|
|-----|------|
|A, B, C, D|Y|

|A|B|C|D|Y|
|---|---|---|---|---|
|X|X|X|0|0|
|X|X|0|X|0|
|X|0|X|X|0|
|0|X|X|X|0|
|1|1|1|1|1|

## ARI1

The ARI1 macro is responsible for representing all arithmetic operations in the pre-layout phase.

![](GUID-023EB53B-73B7-4200-9C7D-759243C2C67F-low.png "ARI1")

|Input|Output|
|-----|------|
|A, B, C, D, FCI|Y, S, FCO|

The ARI1 cell has a 20 bit INIT string parameter that is used to configure its functionality. The interpretation of the 16 LSB of the INIT string is shown in the following table. F0 is the value of Y when A = 0 and F1 is the value of Y when A = 1.

|ADCB|Y| |
|----|---|---|
|0000|INIT\[0\]|F0|
|0001|INIT\[1\]|
|0010|INIT\[2\]|
|0011|INIT\[3\]|
|0100|INIT\[4\]|
|0101|INIT\[5\]|
|0110|INIT\[6\]|
|0111|INIT\[7\]|
|1000|INIT\[8\]|F1|
|1001|INIT\[9\]|
|1010|INIT\[10\]|
|1011|INIT\[11\]|
|1100|INIT\[12\]|
|1101|INIT\[13\]|
|1110|INIT\[14\]|
|1111|INIT\[15\]|

|Y|FCI|S|
|---|---|---|
|0|0|0|
|0|1|1|
|1|0|1|
|1|1|0|

ARI1 LOGIC

The 4 MSB of the INIT string controls the output of the carry bits. The carry is<br /> generated using carry propagation and generation bits, which are evaluated according to<br /> the following tables.

|INIT\[17\]|INIT\[16\]|G|
|----------|----------|---|
|0|0|0|
|0|1|F0|
|1|0|1|
|1|1|F1|

|INIT\[19\]|INIT\[18\]|P|
|----------|----------|---|
|0|0|0|
|0|1|Y|
|1|X|1|

|P|G|FCI|FCO|
|---|---|---|---|
|0|G|X|G|
|1|X|FCI|FCI|

## ARI1\_CC

The ARI1\_CC macro is responsible for representing all arithmetic operations in the post-layout phase. It performs all the functions of the ARI1 maco except that it does not generate the Final Carry Out \(FCO\).

**Note:** FC1 and FC0 do not perform any functions.

![](GUID-CBCC6E5A-72E6-4C8C-BA26-63D37F2D51F6-low.png "ARI1_CC")

|Input|Output|
|-----|------|
|A, B, C, D,CC|Y, S, P, UB|

The ARI1\_CC cell has a 20-bit INIT string parameter that is used to configure<br /> its functionality. The interpretation of  the 16 LSB of the INIT string is shown in the<br /> following table. F0 is the value of Y when A = 0 and F1 is the value of Y  when A =<br /> 1.

|ADCB|Y| |
|----|---|---|
|0000|INIT\[0\]|F0|
|0001|INIT\[1\]|
|0010|INIT\[2\]|
|0011|INIT\[3\]|
|0100|INIT\[4\]|
|0101|INIT\[5\]|
|0110|INIT\[6\]|
|0111|INIT\[7\]|
|1000|INIT\[8\]|F1|
|1001|INIT\[9\]|
|1010|INIT\[10\]|
|1011|INIT\[11\]|
|1100|INIT\[12\]|
|1101|INIT\[13\]|
|1110|INIT\[14\]|
|1111|INIT\[15\]|

The 4 MSB of the INIT string controls the output of the carry bits. The carry is<br /> generated using carry propagation and generation bits, which are evaluated according to<br /> the following tables.

|INIT\[17\]|INIT\[16\]|UB|
|----------|----------|---|
|0|0|1|
|0|1|!F0|
|1|0|0|
|1|1|!F1|

|INIT\[19\]|INIT\[18\]|P|
|----------|----------|---|
|0|0|0|
|0|1|Y|
|1|X|1|

The equation of S is given by:

S = Y^CC

## BUFD

Buffer.

**Note:** The compile optimization does not remove this macro.

![](GUID-2A6631B5-D335-4F22-A8BF-112031CE8637-low.png "BUFD")

|Input|Output|
|-----|------|
|A|Y|

|A|Y|
|---|---|
|0|0|
|1|1|

## BUFF

Buffer.

<br />

![](GUID-2A6631B5-D335-4F22-A8BF-112031CE8637-low.png "BUFF")

<br />

|Input|Output|
|-----|------|
|A|Y|

|A|Y|
|---|---|
|0|0|
|1|1|

## CFG1/2/3/4 and Look-Up Tables \(LUTs\)

CFG1, CFG2, CFG3, and CFG4 are post-layout LUTs that implement any 1-input, 2-input, 3-input, and 4-input combinational logic functions respectively. Each of the CFG1/2/3/4 macros has an INIT string parameter that determines the logic functions of the macro. The output Y is dependent on the INIT string parameter and the values of the inputs.

## CFG2

Post-layout macro implements any 2-input combinational logic function.<br /> Output Y is dependent on the INIT string parameter and the value of A and B. The INIT<br /> string parameter is 4 bits wide.

![](GUID-979177F7-7247-4ADF-9238-D0EEECA0A24E-low.png "CFG2")

|Input|Output|
|-----|------|
|A,B|Y = f \(INIT, A, B\)|

|BA|Y|
|---|---|
|00|INIT\[0\]|
|01|INIT\[1\]|
|10|INIT\[2\]|
|11|INIT\[3\]|

## CFG3

Post-layout macro used to implement any 3-input combinational logic<br /> function. Output Y is dependent on the INIT string parameter and the value of A, B, and C.<br /> The INIT string parameter is 8 bits wide.

<br />

![](GUID-E4CDCEE0-82B5-41F3-AEA6-AB629543F0AD-low.png "CFG3")

<br />

|Input|Output|
|-----|------|
|A, B, C|Y = f \(INIT, A,B, C\)|

|CBA|Y|
|---|---|
|000|INIT\[0\]|
|001|INIT\[1\]|
|010|INIT\[2\]|
|011|INIT\[3\]|
|100|INIT\[4\]|
|101|INIT\[5\]|
|110|INIT\[6\]|
|111|INIT\[7\]|

## CFG4

Post-layout macro used to implement any 4-input combinational logic<br /> function. Output Y is dependent on the INIT string parameter and the value of A, B, C, and<br /> D. The INIT string parameter is 16 bits wide.

<br />

![](GUID-2381DE08-EC64-4012-B388-707948799DB9-low.png "CFG4")

<br />

|Input|Output|
|-----|------|
|A, B, C, D|Y = f \(INIT, A,B, C, D\)|

|DCBA|Y|
|----|---|
|0000|INIT\[0\]|
|0001|INIT\[1\]|
|0010|INIT\[2\]|
|0011|INIT\[3\]|
|0100|INIT\[4\]|
|0101|INIT\[5\]|
|0110|INIT\[6\]|
|0111|INIT\[7\]|
|1000|INIT\[8\]|
|1001|INIT\[9\]|
|1010|INIT\[10\]|
|1011|INIT\[11\]|
|1100|INIT\[12\]|
|1101|INIT\[13\]|
|1110|INIT\[14\]|
|1111|INIT\[15\]|

## INV

Inverter.

<br />

![](GUID-73AF7B8C-A4A7-41AB-A544-D53B2556858C-low.png "INV")

<br />

|Input|Output|
|-----|------|
|A|Y|

|A|Y|
|---|---|
|0|1|
|1|0|

## INVD

Inverter.

**Note:** Compile optimization does not remove this macro.

![](GUID-BA9BDC86-4422-407A-8A8C-2C023C624117-low.png "INVD")

|Input|Output|
|-----|------|
|A|Y|

|A|Y|
|---|---|
|0|1|
|1|0|

## MX2

2 to 1 Multiplexer.

<br />

![](GUID-2BE2DEC4-F3D1-47B1-AF89-21AF447A9DEE-low.png "MX2")

<br />

|Input|Output|
|-----|------|
|A, B, S|Y|

|A|B|S|Y|
|---|---|---|---|
|A|X|0|A|
|X|B|1|B|

## MX4

4 to 1 Multiplexer.

This macro uses two logic modules.

<br />

![](GUID-C67F4E6A-7E01-4E81-8A90-6E3BF509C6CA-low.png "MX4")

<br />

|Input|Output|
|-----|------|
|D0, D1, D2, D3, S0, S1|Y|

|D3|D2|D1|D0|S1|S0|Y|
|---|---|---|---|---|---|---|
|X|X|X|D0|0|0|D0|
|X|X|D1|X|0|1|D1|
|X|D2|X|X|1|0|D2|
|D3|X|X|X|1|1|D3|

## NAND2

2-Input NAND.

<br />

![](GUID-C1E3382A-14E0-4340-B46B-872057B6A764-low.png "NAND2")

<br />

|Input|Output|
|-----|------|
|A, B|Y|

|A|B|Y|
|---|---|---|
|X|0|1|
|0|X|1|
|1|1|0|

## NAND3

3-Input NAND.

<br />

![](GUID-AA0A400B-01A8-4F23-AB4B-1395560D0C12-low.png "NAND3")

<br />

|Input|Output|
|-----|------|
|A, B, C|Y|

|A|B|C|Y|
|---|---|---|---|
|X|X|0|1|
|X|0|X|1|
|0|X|X|1|
|1|1|1|0|

## NAND4

4-input NAND.

<br />

![](GUID-3AC636F0-1E2A-452F-A66E-FC8DFF4CB0A2-low.png "NAND4")

<br />

|Input|Output|
|-----|------|
|A, B, C, D|Y|

|A|B|C|D|Y|
|---|---|---|---|---|
|X|X|X|0|1|
|X|X|0|X|1|
|X|0|X|X|1|
|0|X|X|X|1|
|1|1|1|1|0|

## NOR2

2-input NOR.

<br />

![](GUID-0C029275-C7E0-41D0-B2C1-97052AB06118-low.png "NOR2")

<br />

|Input|Output|
|-----|------|
|A, B|Y|

|A|B|Y|
|---|---|---|
|0|0|1|
|X|1|0|
|1|X|0|

## NOR3

3-input NOR.

<br />

![](GUID-FDC0C0BF-0717-473E-B6D6-35E071793281-low.png "NOR3")

<br />

|Input|Output|
|-----|------|
|A, B, C|Y|

|A|B|C|Y|
|---|---|---|---|
|0|0|0|1|
|X|X|1|0|
|X|1|X|0|
|1|X|X|0|

## NOR4

4-input NOR.

<br />

![](GUID-05FEA0F6-2E7E-4982-A770-B94AF1093C8B-low.png "NOR3")

<br />

|Input|Output|
|-----|------|
|A, B, C, D|Y|

|A|B|C|D|Y|
|---|---|---|---|---|
|0|0|0|0|1|
|1|X|X|X|0|
|X|1|X|X|0|
|X|X|1|X|0|
|X|X|X|1|0|

## OR2

2-input OR.

<br />

![](GUID-C64849ED-B300-4613-80B5-7A78B6CDCA77-low.png "OR2")

<br />

|Input|Output|
|-----|------|
|A, B|Y|

|A|B|Y|
|---|---|---|
|0|0|0|
|X|1|1|
|1|X|1|

## OR3

3-input OR.

<br />

![](GUID-51166A80-EF7D-4B89-8A65-FBE29139CE4B-low.png "OR3")

<br />

|Input|Output|
|-----|------|
|A, B, C|Y|

|A|B|C|Y|
|---|---|---|---|
|0|0|0|0|
|X|X|1|1|
|X|1|X|1|
|1|X|X|1|

## OR4

4-input OR.

<br />

![](GUID-4D180AA8-3A29-4277-8280-C3EC77980170-low.png "OR4")

<br />

|Input|Output|
|-----|------|
|A, B, C, D|Y|

|A|B|C|D|Y|
|---|---|---|---|---|
|0|0|0|0|0|
|1|X|X|X|1|
|X|1|X|X|1|
|X|X|1|X|1|
|X|X|X|1|1|

## XOR2

2-input XOR.

<br />

![](GUID-823B5A91-9AC9-42CF-8AE6-2B323360E7E2-low.png "XOR2")

<br />

|Input|Output|
|-----|------|
|A, B|Y|

|A|B|Y|
|---|---|---|
|0|0|0|
|0|1|1|
|1|0|1|
|1|1|0|

## XOR3

3-input XOR.

![](GUID-8CC30B94-BEB2-413D-94F1-C8E3B349394B-low.png "XOR3")

|Input|Output|
|-----|------|
|A, B, C|Y|

|A|B|C|Y|
|---|---|---|---|
|0|0|0|0|
|1|0|0|1|
|0|1|0|1|
|1|1|0|0|
|0|0|1|1|
|1|0|1|0|
|0|1|1|0|
|1|1|1|1|

## XOR4

4-input XOR.

![](GUID-A46C65AE-1C02-4C54-9E90-B474D1AE97C5-low.png "XOR4")

|Input|Output|
|-----|------|
|A, B, C, D|Y|

|A|B|C|D|Y|
|---|---|---|---|---|
|0|0|0|0|0|
|0|0|0|1|1|
|0|0|1|0|1|
|0|0|1|1|0|
|0|1|0|0|1|
|0|1|0|1|0|
|0|1|1|0|0|
|0|1|1|1|1|
|1|0|0|0|1|
|1|0|0|1|0|
|1|0|1|0|0|
|1|0|1|1|1|
|1|1|0|0|0|
|1|1|0|1|1|
|1|1|1|0|1|
|1|1|1|1|0|

## XOR8

8-input XOR.

This macro uses two logic modules.

![](GUID-659078FA-22BD-44DB-BE05-F6F4471298E9-low.png "XOR8")

|Input|Output|
|-----|------|
|A, B, C, D, E, F, G, H|Y|

If you have an odd number of inputs that are High, the output is High \(1\).

If you have an even number of inputs that are High, the output is Low \(0\).

For example:

|A|B|C|D|E|F|G|H|Y|
|---|---|---|---|---|---|---|---|---|
|0|0|0|0|0|0|0|0|0|
|0|0|0|0|0|0|0|1|1|
|0|0|0|0|0|0|1|1|0|

## LIVE\_PROBE\_FB

This is a special-purpose macro that feeds the live probe signals back to the fabric. You can connect the PROBE\_A/PROBE\_B signals to any unused I/O during design generation. This is useful if PROBE\_A/PROBE\_B cannot be brought out for debugging due to board limitations. PROBE\_A and PROBE\_B pins must be reserved, if LIVE\_PROBE\_FB macro is used. This macro is not supported in simulation.

![](GUID-0C83E129-5DD3-47B5-896B-E4C25A71141C-low.png "LIVE_PROBE_FB")

