#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/interrupt.h>
#include <linux/device.h>
#include <linux/platform_device.h>
#include <linux/mm.h>
#include <linux/uaccess.h>
#include <linux/slab.h>
#include <linux/spinlock.h>
#include <linux/irq.h>
#include <linux/sched.h>
#include <linux/cdev.h>
#include <linux/init.h>
#include <linux/fs.h>
#include <linux/device.h>
#include <linux/xlog.h>
#include <linux/platform_device.h>


#include "mach/mt_reg_base.h"
#include "mach/mt_device_apc.h"
#include "mach/mt_typedefs.h"
#include "mach/sync_write.h"
#include "mach/irqs.h"
#ifdef CONFIG_MTK_HIBERNATION
#include <mach/mtk_hibernate_dpm.h>
#endif
#include "devapc.h"
#include "mach/mt_clkmgr.h"
#include <linux/of_platform.h>
#include <linux/of_irq.h>
#include <linux/of_address.h>


static DEFINE_SPINLOCK(g_devapc_lock);
static unsigned long g_devapc_flags;

static struct cdev* g_devapc_ctrl = NULL;
static void clear_vio_status(unsigned int module);

/*
 * set_module_apc: set module permission on device apc.
 * @module: the moudle to specify permission
 * @devapc_num: device apc index number (device apc 0 or 1)
 * @domain_num: domain index number (AP or MD domain)
 * @permission_control: specified permission
 * no return value.
 */
#if defined(CONFIG_TRUSTONIC_TEE_SUPPORT)


void start_devapc(void)
{
    /*OPEN DAPC CLOCK*/
    enable_clock(MT_CG_INFRA_DEVICE_APC,"DEVAPC");
    mt_reg_sync_writel(readl(DEVAPC0_PD_APC_CON) & (0xFFFFFFFF ^ (1<<2)), DEVAPC0_PD_APC_CON);
}

#else
static void set_module_apc(unsigned int module, E_MASK_DOM domain_num , APC_ATTR permission_control)
{

    volatile unsigned int* base;
    unsigned int clr_bit = 0x3 << ((module % 16) * 2);
    unsigned int set_bit = permission_control << ((module % 16) * 2);



    if( module >= DEVAPC_DEVICE_NUMBER )
    {
        pr_err( "set_module_apc : device number %d exceeds the max number!\n", module);
        return;
    }

    if (DEVAPC_DOMAIN_AP  == domain_num)
    {
        base = (unsigned int*)( (uintptr_t)DEVAPC0_D0_APC_0 + (module / 16) * 4);
    }
    else if (DEVAPC_DOMAIN_MD == domain_num)
    {
        base = (unsigned int*)( (uintptr_t)DEVAPC0_D1_APC_0 + (module / 16) * 4);
    }
    else if (DEVAPC_DOMAIN_CONN == domain_num)
    {
        base = (unsigned int*)( (uintptr_t) DEVAPC0_D2_APC_0 + (module / 16) * 4);
    }
    else if (DEVAPC_DOMAIN_MM == domain_num)
    {
        base = (unsigned int*)( (uintptr_t)DEVAPC0_D3_APC_0 + (module / 16) * 4);
    }
    else
    {
        pr_err( "set_module_apc : domain number %d exceeds the max number!\n", domain_num);
        return;
    }



    mt_reg_sync_writel(readl(base) & ~clr_bit, base);
    mt_reg_sync_writel(readl(base) | set_bit, base);



}





/*
 * unmask_module_irq: unmask device apc irq for specified module.
 * @module: the moudle to unmask
 * @devapc_num: device apc index number (device apc 0 or 1)
 * @domain_num: domain index number (AP or MD domain)
 * no return value.
 */
static void unmask_module_irq(unsigned int module)
{

    unsigned int apc_index = 0;
    unsigned int apc_bit_index = 0;

    apc_index = module / (MOD_NO_IN_1_DEVAPC*2);
    apc_bit_index = module % (MOD_NO_IN_1_DEVAPC*2);

    switch (apc_index){
       case 0:
           *DEVAPC0_D0_VIO_MASK_0 &= ~(0x1 << apc_bit_index);
           break;
       case 1:
           *DEVAPC0_D0_VIO_MASK_1 &= ~(0x1 << apc_bit_index);
           break;
       case 2:
           *DEVAPC0_D0_VIO_MASK_2 &= ~(0x1 << apc_bit_index);
           break;
       case 3:
           *DEVAPC0_D0_VIO_MASK_3 &= ~(0x1 << apc_bit_index);
           break;
       case 4:
           *DEVAPC0_D0_VIO_MASK_4 &= ~(0x1 << apc_bit_index);
           break;
       default:
           pr_err( "UnMask_Module_IRQ : The setting is error, please check if domain master setting is correct or not !\n");
           break;
    }


}

static void init_devpac(void)
{

   // clear the violation
   mt_reg_sync_writel(0x80000000, DEVAPC0_VIO_DBG0); // clear apc0 dbg info if any

   mt_reg_sync_writel(readl(DEVAPC0_APC_CON) &  (0xFFFFFFFF ^ (1<<2)), DEVAPC0_APC_CON);

   mt_reg_sync_writel(readl(DEVAPC0_PD_APC_CON) & (0xFFFFFFFF ^ (1<<2)), DEVAPC0_PD_APC_CON);

}
/*
 * start_devapc: start device apc for MD
 */
void start_devapc(void)
{

    int module_index = 0;

    /*OPEN DAPC CLOCK*/
    enable_clock(MT_CG_INFRA_DEVICE_APC,"DEVAPC");

    init_devpac();


    for (module_index = 0; module_index<(sizeof(D_APC0_Devices)/sizeof(DEVICE_INFO)); module_index++)
    {
        if (NULL == D_APC0_Devices[module_index].device_name)
            break;


        if (TRUE == D_APC0_Devices[module_index].forbidden)
        {
            clear_vio_status(module_index);
            unmask_module_irq(module_index);
            set_module_apc(module_index, E_DOMAIN_1, E_L3);


        }
    }



}
#endif


/*
 * clear_vio_status: clear violation status for each module.
 * @module: the moudle to clear violation status
 * @devapc_num: device apc index number (device apc 0 or 1)
 * @domain_num: domain index number (AP or MD domain)
 * no return value.
 */
static void clear_vio_status(unsigned int module)
{

    unsigned int apc_index = 0;
    unsigned int apc_bit_index = 0;

    apc_index = module / (MOD_NO_IN_1_DEVAPC*2);
    apc_bit_index = module % (MOD_NO_IN_1_DEVAPC*2);


    switch (apc_index){
        case 0:
           *DEVAPC0_D0_VIO_STA_0 = (0x1 << apc_bit_index);
           break;
        case 1:
           *DEVAPC0_D0_VIO_STA_1 = (0x1 << apc_bit_index);
           break;
        case 2:
           *DEVAPC0_D0_VIO_STA_2 = (0x1 << apc_bit_index);
            break;
        case 3:
           *DEVAPC0_D0_VIO_STA_3 = (0x1 << apc_bit_index);
            break;
        case 4:
           *DEVAPC0_D0_VIO_STA_4 = (0x1 << apc_bit_index);
            break;
        default:
           break;
    }
}


static irqreturn_t devapc_violation_irq(int irq, void *dev_id)
{
    unsigned int dbg0 = 0, dbg1 = 0;
    unsigned int master_ID;
    unsigned int domain_ID;
    unsigned int r_w_violation;
   //unsigned int timeout = 0;

    int module_index;


    spin_lock_irqsave(&g_devapc_lock, g_devapc_flags);

    dbg0 = readl(DEVAPC0_VIO_DBG0);
    dbg1 = readl(DEVAPC0_VIO_DBG1);
    master_ID = dbg0 & 0x0003FFF;
    domain_ID = (dbg0 >>14) & 0x00000003;
    r_w_violation = (dbg0 >> 28) & 0x00000003;

    if(r_w_violation == 1)
    {
      pr_err("Vio Addr:0x%x , Master ID:0x%x , Dom ID:0x%x, W\n", dbg1, master_ID, domain_ID);
    }
    else
    {
      pr_err("Vio Addr:0x%x , Master ID:0x%x , Dom ID:0x%x, R\n", dbg1, master_ID, domain_ID);
    }


    for (module_index = 0; module_index< (sizeof(D_APC0_Devices)/sizeof(DEVICE_INFO)); module_index++)
    {
        if (NULL == D_APC0_Devices[module_index].device_name)
            break;

        //if (TRUE == D_APC0_Devices[module_index].forbidden)
            clear_vio_status(module_index);
    }

    mt_reg_sync_writel(0x80000000 , DEVAPC0_VIO_DBG0);
    dbg0 = readl(DEVAPC0_VIO_DBG0);
    dbg1 = readl(DEVAPC0_VIO_DBG1);

    if ((dbg0 !=0) || (dbg1 !=0))
    {
        pr_err("[DEVAPC] Mulit-violation!\n");
        pr_err("[DEVAPC] DBG0 = %x, DBG1 = %x\n", dbg0, dbg1);
    }

    spin_unlock_irqrestore(&g_devapc_lock, g_devapc_flags);

    return IRQ_HANDLED;
}


void __iomem * DEVAPC0_AO_BASE ;
void __iomem * DEVAPC0_PD_BASE ;



static int devapc_probe(struct platform_device *dev)
{
    struct device_node *node = NULL;
    int ret;
    unsigned int dapc_irq = 0;
    pr_debug("[DEVAPC] module probe. \n");

    /*IO remap*/

    node = of_find_compatible_node(NULL, NULL, "mediatek,DEVAPC_AO");

    if(node){
       DEVAPC0_AO_BASE = of_iomap(node, 0);
       pr_debug("[DEVAPC] AO_ADDRESS %p \n",DEVAPC0_AO_BASE );
    } else{
         pr_err("[DEVAPC] can't find DAPC_AO compatible node \n");
         return -1;
    }

    node = of_find_compatible_node(NULL, NULL, "mediatek,DEVAPC");

    if(node){
       DEVAPC0_PD_BASE = of_iomap(node, 0);
       dapc_irq = irq_of_parse_and_map(node, 0);
       pr_debug("[DEVAPC] PD_ADDRESS %p, IRD: %d \n",DEVAPC0_PD_BASE,dapc_irq );
    } else{
         pr_err("[DEVAPC] can't find DAPC_PD compatible node \n");
         return -1;
    }


    /*
     * NoteXXX: Interrupts of vilation (including SPC in SMI, or EMI MPU) are triggered by the device APC.
     *          Need to share the interrupt with the SPC driver.
     */
    ret = request_irq(dapc_irq, (irq_handler_t)devapc_violation_irq, IRQF_TRIGGER_LOW | IRQF_SHARED, "devapc", &g_devapc_ctrl);
    disable_irq(dapc_irq);
    enable_irq(dapc_irq);

    if(ret != 0)
    {
        pr_err("[DEVAPC] Failed to request irq! (%d)\n", ret);
        return ret;
    }

#ifdef CONFIG_MTK_HIBERNATION
        //register_swsusp_restore_noirq_func(ID_M_DEVAPC, devapc_pm_restore_noirq, NULL);
#endif

    start_devapc();
    return 0;
}


static int devapc_remove(struct platform_device *dev)
{
    return 0;
}

static int devapc_suspend(struct platform_device *dev, pm_message_t state)
{
    return 0;
}

static int devapc_resume(struct platform_device *dev)
{
    start_devapc();

    return 0;
}

#ifdef CONFIG_MTK_HIBERNATION
extern void mt_irq_set_sens(unsigned int irq, unsigned int sens);
extern void mt_irq_set_polarity(unsigned int irq, unsigned int polarity);
int devapc_pm_restore_noirq(struct device *device)
{
    mt_irq_set_sens(APARM_DOMAIN_IRQ_BIT_ID, MT_LEVEL_SENSITIVE);
    mt_irq_set_polarity(APARM_DOMAIN_IRQ_BIT_ID, MT_POLARITY_LOW);

    return 0;
}
#endif

struct platform_device devapc_device = {
    .name   = "devapc",
    .id        = -1,
};

/*
static const struct of_device_id devapc_of_ids[] = {
    { .compatible = "mediatek,apgdma", },
    { .compatible = "mediatek,DEVAPC_AO", },
    {}};
*/
static struct platform_driver devapc_driver = {
    .probe        = devapc_probe,
    .remove        = devapc_remove,
    .suspend    = devapc_suspend,
    .resume        = devapc_resume,
    .driver     = {
        .name = "devapc",
        .owner = THIS_MODULE,
    },
};



/*
 * devapc_init: module init function.
 */
static int __init devapc_init(void)
{
    int ret;
    /*OPEN DAPC CLOCK*/
    enable_clock(MT_CG_INFRA_DEVICE_APC,"DEVAPC");

    pr_debug( "[DEVAPC] module init. \n");

    ret = platform_device_register(&devapc_device);
    if (ret) {
        pr_err( "[DEVAPC] Unable to do device register(%d)\n", ret);
        return ret;
    }
    ret = platform_driver_register(&devapc_driver);
    if (ret) {
        pr_err("[DEVAPC] Unable to register driver (%d)\n", ret);
        return ret;
    }

    g_devapc_ctrl = cdev_alloc();
    g_devapc_ctrl->owner = THIS_MODULE;

    if(ret != 0)
    {
        pr_err("[DEVAPC] Failed to add devapc device! (%d)\n", ret);
        return ret;
    }

    return 0;
}

/*
 * devapc_exit: module exit function.
 */
static void __exit devapc_exit(void)
{
    pr_debug("[DEVAPC] DEVAPC module exit\n");

#ifdef CONFIG_MTK_HIBERNATION
    unregister_swsusp_restore_noirq_func(ID_M_DEVAPC);
#endif
}

late_initcall(devapc_init);
//module_exit(devapc_exit);
MODULE_LICENSE("GPL");
