--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

d:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml hw_vf_bram.twx hw_vf_bram.ncd -o hw_vf_bram.twr
hw_vf_bram.pcf

Design file:              hw_vf_bram.ncd
Physical constraint file: hw_vf_bram.pcf
Device,package,speed:     xc7z020,clg484,C,-1 (ADVANCED 1.02 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock S_AXI_ACLK
--------------+------------+------------+------------+------------+------------------+--------+
              |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source        | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
--------------+------------+------------+------------+------------+------------------+--------+
S_AXI_ARESETN |    3.645(R)|      SLOW  |    0.646(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_ARID<0> |    3.643(R)|      SLOW  |   -0.951(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_ARID<1> |    0.058(R)|      FAST  |    1.319(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_ARID<2> |    0.057(R)|      FAST  |    1.216(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_ARID<3> |    0.007(R)|      FAST  |    1.438(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_ARLEN<0>|    2.337(R)|      SLOW  |    0.804(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_ARLEN<1>|    2.854(R)|      SLOW  |    0.769(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_ARLEN<2>|    2.736(R)|      SLOW  |    1.025(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_ARLEN<3>|    1.791(R)|      SLOW  |    0.698(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_ARLEN<4>|    1.246(R)|      SLOW  |    0.912(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_ARLEN<5>|    1.133(R)|      SLOW  |    0.823(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_ARLEN<6>|    1.582(R)|      SLOW  |    0.090(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_ARLEN<7>|    1.208(R)|      SLOW  |    0.733(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_ARVALID |    5.312(R)|      SLOW  |    1.453(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_AWID<0> |    2.273(R)|      SLOW  |   -0.306(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_AWID<1> |    2.212(R)|      SLOW  |   -0.297(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_AWID<2> |    2.295(R)|      SLOW  |   -0.299(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_AWID<3> |    1.482(R)|      SLOW  |   -0.053(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_AWLEN<0>|    6.325(R)|      SLOW  |   -0.407(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_AWLEN<1>|    6.647(R)|      SLOW  |   -0.724(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_AWLEN<2>|    6.671(R)|      SLOW  |    0.311(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_AWLEN<3>|    5.528(R)|      SLOW  |    0.320(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_AWLEN<4>|    5.739(R)|      SLOW  |    0.720(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_AWLEN<5>|    5.712(R)|      SLOW  |    0.408(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_AWLEN<6>|    5.666(R)|      SLOW  |    0.591(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_AWLEN<7>|    5.234(R)|      SLOW  |    0.307(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_AWVALID |    4.694(R)|      SLOW  |    1.569(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_BREADY  |    4.926(R)|      SLOW  |    1.373(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_RREADY  |    4.723(R)|      SLOW  |    1.085(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_WVALID  |    4.811(R)|      SLOW  |    0.942(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
--------------+------------+------------+------------+------------+------------------+--------+

Clock S_AXI_ACLK to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
S_AXI_ARREADY |        11.306(R)|      SLOW  |         4.391(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_AWREADY |        11.713(R)|      SLOW  |         4.573(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_BID<0>  |        10.339(R)|      SLOW  |         3.853(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_BID<1>  |        11.606(R)|      SLOW  |         4.282(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_BID<2>  |        11.767(R)|      SLOW  |         4.470(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_BID<3>  |        11.585(R)|      SLOW  |         4.263(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_BRESP<1>|        11.355(R)|      SLOW  |         4.269(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_BVALID  |        12.866(R)|      SLOW  |         4.954(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_RID<0>  |        10.068(R)|      SLOW  |         3.696(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_RID<1>  |        10.210(R)|      SLOW  |         3.762(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_RID<2>  |        10.188(R)|      SLOW  |         3.747(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_RID<3>  |        10.275(R)|      SLOW  |         3.779(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_RLAST   |        11.500(R)|      SLOW  |         4.399(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_RRESP<1>|        12.827(R)|      SLOW  |         4.997(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_RVALID  |        11.469(R)|      SLOW  |         4.403(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_WREADY  |        14.416(R)|      SLOW  |         4.467(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock S_AXI_ACLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
S_AXI_ACLK     |    6.592|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
S_AXI_ARVALID  |S_AXI_WREADY   |   11.327|
S_AXI_AWVALID  |S_AXI_WREADY   |   10.393|
---------------+---------------+---------+


Analysis completed Fri Dec 14 15:24:47 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 615 MB



