design_1_xadc_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.v,incdir="$ref_dir/../../../../EJE_TEST.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../EJE_TEST.srcs/sources_1/bd/design_1/ipshared/c923"
design_1_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v,incdir="$ref_dir/../../../../EJE_TEST.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../EJE_TEST.srcs/sources_1/bd/design_1/ipshared/c923"
design_1_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v,incdir="$ref_dir/../../../../EJE_TEST.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../EJE_TEST.srcs/sources_1/bd/design_1/ipshared/c923"
design_1_xlconstant_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v,incdir="$ref_dir/../../../../EJE_TEST.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../EJE_TEST.srcs/sources_1/bd/design_1/ipshared/c923"
design_1_xlconstant_1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v,incdir="$ref_dir/../../../../EJE_TEST.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../EJE_TEST.srcs/sources_1/bd/design_1/ipshared/c923"
design_1_xlconstant_2_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconstant_2_0/sim/design_1_xlconstant_2_0.v,incdir="$ref_dir/../../../../EJE_TEST.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../EJE_TEST.srcs/sources_1/bd/design_1/ipshared/c923"
design_1_xlslice_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v,incdir="$ref_dir/../../../../EJE_TEST.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../EJE_TEST.srcs/sources_1/bd/design_1/ipshared/c923"
design_1_xlslice_1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlslice_1_0/sim/design_1_xlslice_1_0.v,incdir="$ref_dir/../../../../EJE_TEST.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../EJE_TEST.srcs/sources_1/bd/design_1/ipshared/c923"
multiplexers_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/41ad/multiplexers_1.vhd,incdir="$ref_dir/../../../../EJE_TEST.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../EJE_TEST.srcs/sources_1/bd/design_1/ipshared/c923"
design_1_multiplexers_1_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_multiplexers_1_0_0/sim/design_1_multiplexers_1_0_0.vhd,incdir="$ref_dir/../../../../EJE_TEST.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../EJE_TEST.srcs/sources_1/bd/design_1/ipshared/c923"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="$ref_dir/../../../../EJE_TEST.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../EJE_TEST.srcs/sources_1/bd/design_1/ipshared/c923"
glbl.v,Verilog,xil_defaultlib,glbl.v
