

================================================================
== Vivado HLS Report for 'subconv_3x3_8_no_rel'
================================================================
* Date:           Thu Dec 13 17:50:21 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.26|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  387937|  387937|  387937|  387937|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                         |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  387936|  387936|      8082|          -|          -|    48|    no    |
        | + Loop 1.1              |    8080|    8080|      1010|          -|          -|     8|    no    |
        |  ++ Loop 1.1.1          |    1008|    1008|       126|          -|          -|     8|    no    |
        |   +++ Loop 1.1.1.1      |     117|     117|        39|          -|          -|     3|    no    |
        |    ++++ Loop 1.1.1.1.1  |      36|      36|        12|          -|          -|     3|    no    |
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 25
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond4)
3 --> 
	4  / (!exitcond3)
	2  / (exitcond3)
4 --> 
	5  / (!exitcond2)
	3  / (exitcond2)
5 --> 
	6  / (!exitcond1)
	19  / (exitcond1)
6 --> 
	7  / true
7 --> 
	8  / (!exitcond)
	5  / (exitcond)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	7  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_26 (5)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:507
:0  br label %.loopexit


 <State 2>: 3.88ns
ST_2: co (7)  [1/1] 0.00ns
.loopexit:0  %co = phi i6 [ 0, %0 ], [ %co_2, %.loopexit.loopexit ]

ST_2: exitcond4 (8)  [1/1] 3.88ns  loc: acceleartor_hls_padding/components.cpp:507
.loopexit:1  %exitcond4 = icmp eq i6 %co, -16

ST_2: empty (9)  [1/1] 0.00ns
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)

ST_2: co_2 (10)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:507
.loopexit:3  %co_2 = add i6 %co, 1

ST_2: StgValue_31 (11)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:507
.loopexit:4  br i1 %exitcond4, label %4, label %.preheader7.preheader

ST_2: tmp (13)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:513
.preheader7.preheader:0  %tmp = zext i6 %co to i64

ST_2: tmp_cast (14)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:507
.preheader7.preheader:1  %tmp_cast = zext i6 %co to i9

ST_2: tmp_s (15)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:507
.preheader7.preheader:2  %tmp_s = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %co, i3 0)

ST_2: p_shl1_cast (16)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:507
.preheader7.preheader:3  %p_shl1_cast = zext i9 %tmp_s to i10

ST_2: tmp_24 (17)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:507
.preheader7.preheader:4  %tmp_24 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %co, i1 false)

ST_2: p_shl2_cast (18)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:513
.preheader7.preheader:5  %p_shl2_cast = zext i7 %tmp_24 to i10

ST_2: tmp_25 (19)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:513
.preheader7.preheader:6  %tmp_25 = add i10 %p_shl2_cast, %p_shl1_cast

ST_2: tmp_26 (20)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:507
.preheader7.preheader:7  %tmp_26 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %co, i2 0)

ST_2: p_shl_cast (21)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:513
.preheader7.preheader:8  %p_shl_cast = zext i8 %tmp_26 to i9

ST_2: tmp_27 (22)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:513
.preheader7.preheader:9  %tmp_27 = sub i9 %p_shl_cast, %tmp_cast

ST_2: tmp_37_cast (23)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:513
.preheader7.preheader:10  %tmp_37_cast = sext i9 %tmp_27 to i10

ST_2: bias_addr (24)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:516
.preheader7.preheader:11  %bias_addr = getelementptr [48 x float]* %bias, i64 0, i64 %tmp

ST_2: StgValue_44 (25)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:508
.preheader7.preheader:12  br label %.preheader7

ST_2: StgValue_45 (112)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:521
:0  ret void


 <State 3>: 4.66ns
ST_3: h (27)  [1/1] 0.00ns
.preheader7:0  %h = phi i4 [ %h_2, %3 ], [ 1, %.preheader7.preheader ]

ST_3: exitcond3 (28)  [1/1] 3.10ns  loc: acceleartor_hls_padding/components.cpp:508
.preheader7:1  %exitcond3 = icmp eq i4 %h, -7

ST_3: empty_16 (29)  [1/1] 0.00ns
.preheader7:2  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_3: StgValue_49 (30)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:508
.preheader7:3  br i1 %exitcond3, label %.loopexit.loopexit, label %.preheader6.preheader

ST_3: tmp_cast_17 (32)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:517
.preheader6.preheader:0  %tmp_cast_17 = zext i4 %h to i10

ST_3: tmp_28 (33)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:517
.preheader6.preheader:1  %tmp_28 = add i10 %tmp_cast_17, %tmp_25

ST_3: tmp_21 (34)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:517
.preheader6.preheader:2  %tmp_21 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_28, i3 0)

ST_3: p_shl3_cast (35)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:517
.preheader6.preheader:3  %p_shl3_cast = zext i13 %tmp_21 to i14

ST_3: tmp_22 (36)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:517
.preheader6.preheader:4  %tmp_22 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_28, i1 false)

ST_3: p_shl4_cast (37)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:517
.preheader6.preheader:5  %p_shl4_cast = zext i11 %tmp_22 to i14

ST_3: tmp_29 (38)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:517
.preheader6.preheader:6  %tmp_29 = add i14 %p_shl3_cast, %p_shl4_cast

ST_3: StgValue_57 (39)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:509
.preheader6.preheader:7  br label %.preheader6

ST_3: StgValue_58 (110)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 3.10ns
ST_4: w (41)  [1/1] 0.00ns
.preheader6:0  %w = phi i4 [ %w_2, %2 ], [ 1, %.preheader6.preheader ]

ST_4: exitcond2 (42)  [1/1] 3.10ns  loc: acceleartor_hls_padding/components.cpp:509
.preheader6:1  %exitcond2 = icmp eq i4 %w, -7

ST_4: empty_18 (43)  [1/1] 0.00ns
.preheader6:2  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_4: StgValue_62 (44)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:509
.preheader6:3  br i1 %exitcond2, label %3, label %.preheader5.preheader

ST_4: StgValue_63 (46)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:511
.preheader5.preheader:0  br label %.preheader5

ST_4: h_2 (107)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:508
:0  %h_2 = add i4 %h, 1

ST_4: StgValue_65 (108)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:508
:1  br label %.preheader7


 <State 5>: 6.85ns
ST_5: sum (48)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:513
.preheader5:0  %sum = phi float [ %sum_1, %.preheader5.loopexit ], [ 0.000000e+00, %.preheader5.preheader ]

ST_5: m (49)  [1/1] 0.00ns
.preheader5:1  %m = phi i2 [ %m_2, %.preheader5.loopexit ], [ 0, %.preheader5.preheader ]

ST_5: exitcond1 (50)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:511
.preheader5:2  %exitcond1 = icmp eq i2 %m, -1

ST_5: empty_19 (51)  [1/1] 0.00ns
.preheader5:3  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_5: m_2 (52)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:511
.preheader5:4  %m_2 = add i2 %m, 1

ST_5: StgValue_71 (53)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:511
.preheader5:5  br i1 %exitcond1, label %2, label %.preheader.preheader

ST_5: tmp_12_cast (55)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:513
.preheader.preheader:0  %tmp_12_cast = zext i2 %m to i10

ST_5: tmp_31 (56)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:513
.preheader.preheader:1  %tmp_31 = add i10 %tmp_37_cast, %tmp_12_cast

ST_5: tmp1 (59)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:513
.preheader.preheader:4  %tmp1 = add i2 -1, %m

ST_5: tmp1_cast (60)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:513
.preheader.preheader:5  %tmp1_cast = sext i2 %tmp1 to i4

ST_5: tmp_13 (61)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:513
.preheader.preheader:6  %tmp_13 = add i4 %h, %tmp1_cast

ST_5: tmp_14_cast (62)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:513
.preheader.preheader:7  %tmp_14_cast = zext i4 %tmp_13 to i10

ST_5: tmp_33 (63)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:513
.preheader.preheader:8  %tmp_33 = add i10 %tmp_25, %tmp_14_cast

ST_5: bias_load (97)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:516
:0  %bias_load = load float* %bias_addr, align 4


 <State 6>: 2.34ns
ST_6: tmp_23 (57)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:513 (grouped into LUT with out node tmp_32)
.preheader.preheader:2  %tmp_23 = shl i10 %tmp_31, 2

ST_6: tmp_32 (58)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:513 (out node of the LUT)
.preheader.preheader:3  %tmp_32 = sub i10 %tmp_23, %tmp_31

ST_6: tmp_34 (64)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:513
.preheader.preheader:9  %tmp_34 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_33, i3 0)

ST_6: p_shl5_cast (65)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:513
.preheader.preheader:10  %p_shl5_cast = zext i13 %tmp_34 to i14

ST_6: tmp_35 (66)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:513
.preheader.preheader:11  %tmp_35 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_33, i1 false)

ST_6: p_shl6_cast (67)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:513
.preheader.preheader:12  %p_shl6_cast = zext i11 %tmp_35 to i14

ST_6: tmp_36 (68)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:513
.preheader.preheader:13  %tmp_36 = add i14 %p_shl6_cast, %p_shl5_cast

ST_6: StgValue_87 (69)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:512
.preheader.preheader:14  br label %.preheader


 <State 7>: 6.87ns
ST_7: sum_1 (71)  [1/1] 0.00ns
.preheader:0  %sum_1 = phi float [ %sum_3, %1 ], [ %sum, %.preheader.preheader ]

ST_7: n (72)  [1/1] 0.00ns
.preheader:1  %n = phi i2 [ %n_2, %1 ], [ 0, %.preheader.preheader ]

ST_7: exitcond (73)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:512
.preheader:2  %exitcond = icmp eq i2 %n, -1

ST_7: empty_20 (74)  [1/1] 0.00ns
.preheader:3  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_7: n_2 (75)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:512
.preheader:4  %n_2 = add i2 %n, 1

ST_7: StgValue_93 (76)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:512
.preheader:5  br i1 %exitcond, label %.preheader5.loopexit, label %1

ST_7: tmp_15_cast (78)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:513
:0  %tmp_15_cast = zext i2 %n to i10

ST_7: tmp_37 (79)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:513
:1  %tmp_37 = add i10 %tmp_32, %tmp_15_cast

ST_7: tmp2 (83)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:513
:5  %tmp2 = add i2 %n, -1

ST_7: tmp2_cast (84)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:513
:6  %tmp2_cast = sext i2 %tmp2 to i4

ST_7: tmp_16 (85)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:513
:7  %tmp_16 = add i4 %w, %tmp2_cast

ST_7: tmp_17_cast (86)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:513
:8  %tmp_17_cast = zext i4 %tmp_16 to i14

ST_7: tmp_38 (87)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:513
:9  %tmp_38 = add i14 %tmp_36, %tmp_17_cast

ST_7: StgValue_101 (95)  [1/1] 0.00ns
.preheader5.loopexit:0  br label %.preheader5


 <State 8>: 3.25ns
ST_8: tmp_50_cast (80)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:513
:2  %tmp_50_cast = zext i10 %tmp_37 to i64

ST_8: weight_addr (81)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:513
:3  %weight_addr = getelementptr [432 x float]* %weight, i64 0, i64 %tmp_50_cast

ST_8: weight_load (82)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:513
:4  %weight_load = load float* %weight_addr, align 4

ST_8: tmp_51_cast (88)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:513
:10  %tmp_51_cast = zext i14 %tmp_38 to i64

ST_8: input_addr (89)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:513
:11  %input_addr = getelementptr [4800 x float]* %input_r, i64 0, i64 %tmp_51_cast

ST_8: input_load (90)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:513
:12  %input_load = load float* %input_addr, align 4


 <State 9>: 3.25ns
ST_9: weight_load (82)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:513
:4  %weight_load = load float* %weight_addr, align 4

ST_9: input_load (90)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:513
:12  %input_load = load float* %input_addr, align 4


 <State 10>: 5.70ns
ST_10: tmp_18 (91)  [4/4] 5.70ns  loc: acceleartor_hls_padding/components.cpp:513
:13  %tmp_18 = fmul float %weight_load, %input_load


 <State 11>: 5.70ns
ST_11: tmp_18 (91)  [3/4] 5.70ns  loc: acceleartor_hls_padding/components.cpp:513
:13  %tmp_18 = fmul float %weight_load, %input_load


 <State 12>: 5.70ns
ST_12: tmp_18 (91)  [2/4] 5.70ns  loc: acceleartor_hls_padding/components.cpp:513
:13  %tmp_18 = fmul float %weight_load, %input_load


 <State 13>: 5.70ns
ST_13: tmp_18 (91)  [1/4] 5.70ns  loc: acceleartor_hls_padding/components.cpp:513
:13  %tmp_18 = fmul float %weight_load, %input_load


 <State 14>: 7.26ns
ST_14: sum_3 (92)  [5/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:513
:14  %sum_3 = fadd float %sum_1, %tmp_18


 <State 15>: 7.26ns
ST_15: sum_3 (92)  [4/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:513
:14  %sum_3 = fadd float %sum_1, %tmp_18


 <State 16>: 7.26ns
ST_16: sum_3 (92)  [3/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:513
:14  %sum_3 = fadd float %sum_1, %tmp_18


 <State 17>: 7.26ns
ST_17: sum_3 (92)  [2/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:513
:14  %sum_3 = fadd float %sum_1, %tmp_18


 <State 18>: 7.26ns
ST_18: sum_3 (92)  [1/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:513
:14  %sum_3 = fadd float %sum_1, %tmp_18

ST_18: StgValue_119 (93)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:512
:15  br label %.preheader


 <State 19>: 3.25ns
ST_19: bias_load (97)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:516
:0  %bias_load = load float* %bias_addr, align 4


 <State 20>: 7.26ns
ST_20: result (98)  [5/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:516
:1  %result = fadd float %sum, %bias_load

ST_20: tmp_11_cast (99)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:517
:2  %tmp_11_cast = zext i4 %w to i14

ST_20: tmp_30 (100)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:517
:3  %tmp_30 = add i14 %tmp_29, %tmp_11_cast

ST_20: w_2 (104)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:509
:7  %w_2 = add i4 %w, 1


 <State 21>: 7.26ns
ST_21: result (98)  [4/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:516
:1  %result = fadd float %sum, %bias_load


 <State 22>: 7.26ns
ST_22: result (98)  [3/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:516
:1  %result = fadd float %sum, %bias_load


 <State 23>: 7.26ns
ST_23: result (98)  [2/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:516
:1  %result = fadd float %sum, %bias_load


 <State 24>: 7.26ns
ST_24: result (98)  [1/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:516
:1  %result = fadd float %sum, %bias_load


 <State 25>: 3.25ns
ST_25: tmp_42_cast (101)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:517
:4  %tmp_42_cast = zext i14 %tmp_30 to i64

ST_25: output_addr (102)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:517
:5  %output_addr = getelementptr [4800 x float]* %output_r, i64 0, i64 %tmp_42_cast

ST_25: StgValue_131 (103)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:517
:6  store float %result, float* %output_addr, align 4

ST_25: StgValue_132 (105)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:509
:8  br label %.preheader6



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bias]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_26  (br               ) [ 01111111111111111111111111]
co           (phi              ) [ 00100000000000000000000000]
exitcond4    (icmp             ) [ 00111111111111111111111111]
empty        (speclooptripcount) [ 00000000000000000000000000]
co_2         (add              ) [ 01111111111111111111111111]
StgValue_31  (br               ) [ 00000000000000000000000000]
tmp          (zext             ) [ 00000000000000000000000000]
tmp_cast     (zext             ) [ 00000000000000000000000000]
tmp_s        (bitconcatenate   ) [ 00000000000000000000000000]
p_shl1_cast  (zext             ) [ 00000000000000000000000000]
tmp_24       (bitconcatenate   ) [ 00000000000000000000000000]
p_shl2_cast  (zext             ) [ 00000000000000000000000000]
tmp_25       (add              ) [ 00011111111111111111111111]
tmp_26       (bitconcatenate   ) [ 00000000000000000000000000]
p_shl_cast   (zext             ) [ 00000000000000000000000000]
tmp_27       (sub              ) [ 00000000000000000000000000]
tmp_37_cast  (sext             ) [ 00011111111111111111111111]
bias_addr    (getelementptr    ) [ 00011111111111111111111111]
StgValue_44  (br               ) [ 00111111111111111111111111]
StgValue_45  (ret              ) [ 00000000000000000000000000]
h            (phi              ) [ 00011111111111111111111111]
exitcond3    (icmp             ) [ 00111111111111111111111111]
empty_16     (speclooptripcount) [ 00000000000000000000000000]
StgValue_49  (br               ) [ 00000000000000000000000000]
tmp_cast_17  (zext             ) [ 00000000000000000000000000]
tmp_28       (add              ) [ 00000000000000000000000000]
tmp_21       (bitconcatenate   ) [ 00000000000000000000000000]
p_shl3_cast  (zext             ) [ 00000000000000000000000000]
tmp_22       (bitconcatenate   ) [ 00000000000000000000000000]
p_shl4_cast  (zext             ) [ 00000000000000000000000000]
tmp_29       (add              ) [ 00001111111111111111111111]
StgValue_57  (br               ) [ 00111111111111111111111111]
StgValue_58  (br               ) [ 01111111111111111111111111]
w            (phi              ) [ 00001111111111111111100000]
exitcond2    (icmp             ) [ 00111111111111111111111111]
empty_18     (speclooptripcount) [ 00000000000000000000000000]
StgValue_62  (br               ) [ 00000000000000000000000000]
StgValue_63  (br               ) [ 00111111111111111111111111]
h_2          (add              ) [ 00111111111111111111111111]
StgValue_65  (br               ) [ 00111111111111111111111111]
sum          (phi              ) [ 00000111111111111111111110]
m            (phi              ) [ 00000100000000000000000000]
exitcond1    (icmp             ) [ 00111111111111111111111111]
empty_19     (speclooptripcount) [ 00000000000000000000000000]
m_2          (add              ) [ 00111111111111111111111111]
StgValue_71  (br               ) [ 00000000000000000000000000]
tmp_12_cast  (zext             ) [ 00000000000000000000000000]
tmp_31       (add              ) [ 00000010000000000000000000]
tmp1         (add              ) [ 00000000000000000000000000]
tmp1_cast    (sext             ) [ 00000000000000000000000000]
tmp_13       (add              ) [ 00000000000000000000000000]
tmp_14_cast  (zext             ) [ 00000000000000000000000000]
tmp_33       (add              ) [ 00000010000000000000000000]
tmp_23       (shl              ) [ 00000000000000000000000000]
tmp_32       (sub              ) [ 00000001111111111110000000]
tmp_34       (bitconcatenate   ) [ 00000000000000000000000000]
p_shl5_cast  (zext             ) [ 00000000000000000000000000]
tmp_35       (bitconcatenate   ) [ 00000000000000000000000000]
p_shl6_cast  (zext             ) [ 00000000000000000000000000]
tmp_36       (add              ) [ 00000001111111111110000000]
StgValue_87  (br               ) [ 00111111111111111111111111]
sum_1        (phi              ) [ 00111101111111111111111111]
n            (phi              ) [ 00000001000000000000000000]
exitcond     (icmp             ) [ 00111111111111111111111111]
empty_20     (speclooptripcount) [ 00000000000000000000000000]
n_2          (add              ) [ 00111111111111111111111111]
StgValue_93  (br               ) [ 00000000000000000000000000]
tmp_15_cast  (zext             ) [ 00000000000000000000000000]
tmp_37       (add              ) [ 00000000100000000000000000]
tmp2         (add              ) [ 00000000000000000000000000]
tmp2_cast    (sext             ) [ 00000000000000000000000000]
tmp_16       (add              ) [ 00000000000000000000000000]
tmp_17_cast  (zext             ) [ 00000000000000000000000000]
tmp_38       (add              ) [ 00000000100000000000000000]
StgValue_101 (br               ) [ 00111111111111111111111111]
tmp_50_cast  (zext             ) [ 00000000000000000000000000]
weight_addr  (getelementptr    ) [ 00000000010000000000000000]
tmp_51_cast  (zext             ) [ 00000000000000000000000000]
input_addr   (getelementptr    ) [ 00000000010000000000000000]
weight_load  (load             ) [ 00000000001111000000000000]
input_load   (load             ) [ 00000000001111000000000000]
tmp_18       (fmul             ) [ 00000000000000111110000000]
sum_3        (fadd             ) [ 00111111111111111111111111]
StgValue_119 (br               ) [ 00111111111111111111111111]
bias_load    (load             ) [ 00000000000000000000111110]
tmp_11_cast  (zext             ) [ 00000000000000000000000000]
tmp_30       (add              ) [ 00000000000000000000011111]
w_2          (add              ) [ 00111000000000000000011111]
result       (fadd             ) [ 00000000000000000000000001]
tmp_42_cast  (zext             ) [ 00000000000000000000000000]
output_addr  (getelementptr    ) [ 00000000000000000000000000]
StgValue_131 (store            ) [ 00000000000000000000000000]
StgValue_132 (br               ) [ 00111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weight">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bias">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="bias_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="6" slack="0"/>
<pin id="56" dir="1" index="3" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_addr/2 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_access_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="6" slack="3"/>
<pin id="61" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="62" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_load/5 "/>
</bind>
</comp>

<comp id="63" class="1004" name="weight_addr_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="32" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="10" slack="0"/>
<pin id="67" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_addr/8 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_access_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="9" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="73" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_load/8 "/>
</bind>
</comp>

<comp id="75" class="1004" name="input_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="14" slack="0"/>
<pin id="79" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/8 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="13" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="85" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/8 "/>
</bind>
</comp>

<comp id="87" class="1004" name="output_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="14" slack="0"/>
<pin id="91" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/25 "/>
</bind>
</comp>

<comp id="94" class="1004" name="StgValue_131_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="13" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="1"/>
<pin id="97" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_131/25 "/>
</bind>
</comp>

<comp id="99" class="1005" name="co_reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="6" slack="1"/>
<pin id="101" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="co (phireg) "/>
</bind>
</comp>

<comp id="103" class="1004" name="co_phi_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="1"/>
<pin id="105" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="6" slack="0"/>
<pin id="107" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co/2 "/>
</bind>
</comp>

<comp id="110" class="1005" name="h_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="4" slack="1"/>
<pin id="112" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="114" class="1004" name="h_phi_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="4" slack="1"/>
<pin id="116" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="1" slack="1"/>
<pin id="118" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/3 "/>
</bind>
</comp>

<comp id="122" class="1005" name="w_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="4" slack="1"/>
<pin id="124" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="126" class="1004" name="w_phi_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="4" slack="1"/>
<pin id="128" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="1" slack="1"/>
<pin id="130" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/4 "/>
</bind>
</comp>

<comp id="134" class="1005" name="sum_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="1"/>
<pin id="136" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum (phireg) "/>
</bind>
</comp>

<comp id="138" class="1004" name="sum_phi_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="1"/>
<pin id="140" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="32" slack="1"/>
<pin id="142" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum/5 "/>
</bind>
</comp>

<comp id="146" class="1005" name="m_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="2" slack="1"/>
<pin id="148" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="m (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="m_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="2" slack="0"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="1" slack="1"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m/5 "/>
</bind>
</comp>

<comp id="157" class="1005" name="sum_1_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="1"/>
<pin id="159" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="sum_1_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="1"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="32" slack="2"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_1/7 "/>
</bind>
</comp>

<comp id="169" class="1005" name="n_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="2" slack="1"/>
<pin id="171" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="n_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="2" slack="0"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="1" slack="1"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/7 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="2"/>
<pin id="182" dir="0" index="1" bw="32" slack="1"/>
<pin id="183" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_3/14 result/20 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="1"/>
<pin id="188" dir="0" index="1" bw="32" slack="1"/>
<pin id="189" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_18/10 "/>
</bind>
</comp>

<comp id="190" class="1004" name="exitcond4_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="6" slack="0"/>
<pin id="192" dir="0" index="1" bw="5" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="co_2_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="6" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="co_2/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="6" slack="0"/>
<pin id="204" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="tmp_cast_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="6" slack="0"/>
<pin id="209" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp_s_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="9" slack="0"/>
<pin id="213" dir="0" index="1" bw="6" slack="0"/>
<pin id="214" dir="0" index="2" bw="1" slack="0"/>
<pin id="215" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="p_shl1_cast_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="9" slack="0"/>
<pin id="221" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_24_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="7" slack="0"/>
<pin id="225" dir="0" index="1" bw="6" slack="0"/>
<pin id="226" dir="0" index="2" bw="1" slack="0"/>
<pin id="227" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_24/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="p_shl2_cast_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="7" slack="0"/>
<pin id="233" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_25_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="7" slack="0"/>
<pin id="237" dir="0" index="1" bw="9" slack="0"/>
<pin id="238" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_25/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_26_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="0"/>
<pin id="243" dir="0" index="1" bw="6" slack="0"/>
<pin id="244" dir="0" index="2" bw="1" slack="0"/>
<pin id="245" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_26/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="p_shl_cast_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="8" slack="0"/>
<pin id="251" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_27_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="0"/>
<pin id="255" dir="0" index="1" bw="6" slack="0"/>
<pin id="256" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_27/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_37_cast_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="9" slack="0"/>
<pin id="261" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_37_cast/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="exitcond3_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="4" slack="0"/>
<pin id="265" dir="0" index="1" bw="4" slack="0"/>
<pin id="266" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_cast_17_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="4" slack="0"/>
<pin id="271" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_17/3 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_28_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="4" slack="0"/>
<pin id="275" dir="0" index="1" bw="10" slack="1"/>
<pin id="276" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_28/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_21_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="13" slack="0"/>
<pin id="280" dir="0" index="1" bw="10" slack="0"/>
<pin id="281" dir="0" index="2" bw="1" slack="0"/>
<pin id="282" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_21/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="p_shl3_cast_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="13" slack="0"/>
<pin id="288" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_22_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="11" slack="0"/>
<pin id="292" dir="0" index="1" bw="10" slack="0"/>
<pin id="293" dir="0" index="2" bw="1" slack="0"/>
<pin id="294" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_22/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="p_shl4_cast_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="11" slack="0"/>
<pin id="300" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_29_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="13" slack="0"/>
<pin id="304" dir="0" index="1" bw="11" slack="0"/>
<pin id="305" dir="1" index="2" bw="14" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_29/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="exitcond2_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="4" slack="0"/>
<pin id="310" dir="0" index="1" bw="4" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/4 "/>
</bind>
</comp>

<comp id="314" class="1004" name="h_2_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="4" slack="1"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_2/4 "/>
</bind>
</comp>

<comp id="320" class="1004" name="exitcond1_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="2" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/5 "/>
</bind>
</comp>

<comp id="326" class="1004" name="m_2_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="2" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_2/5 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_12_cast_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="2" slack="0"/>
<pin id="334" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12_cast/5 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_31_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="9" slack="3"/>
<pin id="338" dir="0" index="1" bw="2" slack="0"/>
<pin id="339" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_31/5 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp1_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="2" slack="0"/>
<pin id="344" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/5 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp1_cast_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="2" slack="0"/>
<pin id="349" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp1_cast/5 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_13_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="4" slack="2"/>
<pin id="353" dir="0" index="1" bw="2" slack="0"/>
<pin id="354" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_13/5 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_14_cast_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="4" slack="0"/>
<pin id="359" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14_cast/5 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_33_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="10" slack="3"/>
<pin id="363" dir="0" index="1" bw="4" slack="0"/>
<pin id="364" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_33/5 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_23_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="10" slack="1"/>
<pin id="368" dir="0" index="1" bw="3" slack="0"/>
<pin id="369" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_23/6 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_32_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="10" slack="0"/>
<pin id="373" dir="0" index="1" bw="10" slack="1"/>
<pin id="374" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_32/6 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_34_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="13" slack="0"/>
<pin id="378" dir="0" index="1" bw="10" slack="1"/>
<pin id="379" dir="0" index="2" bw="1" slack="0"/>
<pin id="380" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_34/6 "/>
</bind>
</comp>

<comp id="383" class="1004" name="p_shl5_cast_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="13" slack="0"/>
<pin id="385" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl5_cast/6 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_35_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="11" slack="0"/>
<pin id="389" dir="0" index="1" bw="10" slack="1"/>
<pin id="390" dir="0" index="2" bw="1" slack="0"/>
<pin id="391" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_35/6 "/>
</bind>
</comp>

<comp id="394" class="1004" name="p_shl6_cast_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="11" slack="0"/>
<pin id="396" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl6_cast/6 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_36_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="11" slack="0"/>
<pin id="400" dir="0" index="1" bw="13" slack="0"/>
<pin id="401" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_36/6 "/>
</bind>
</comp>

<comp id="404" class="1004" name="exitcond_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="2" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/7 "/>
</bind>
</comp>

<comp id="410" class="1004" name="n_2_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="2" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_2/7 "/>
</bind>
</comp>

<comp id="416" class="1004" name="tmp_15_cast_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="2" slack="0"/>
<pin id="418" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15_cast/7 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_37_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="10" slack="1"/>
<pin id="422" dir="0" index="1" bw="2" slack="0"/>
<pin id="423" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_37/7 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp2_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="2" slack="0"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/7 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp2_cast_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="2" slack="0"/>
<pin id="433" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp2_cast/7 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_16_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="4" slack="3"/>
<pin id="437" dir="0" index="1" bw="2" slack="0"/>
<pin id="438" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_16/7 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_17_cast_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="4" slack="0"/>
<pin id="443" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17_cast/7 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tmp_38_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="14" slack="1"/>
<pin id="447" dir="0" index="1" bw="4" slack="0"/>
<pin id="448" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_38/7 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_50_cast_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="10" slack="1"/>
<pin id="452" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_50_cast/8 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp_51_cast_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="14" slack="1"/>
<pin id="456" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_51_cast/8 "/>
</bind>
</comp>

<comp id="458" class="1004" name="tmp_11_cast_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="4" slack="3"/>
<pin id="460" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11_cast/20 "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp_30_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="14" slack="4"/>
<pin id="464" dir="0" index="1" bw="4" slack="0"/>
<pin id="465" dir="1" index="2" bw="14" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_30/20 "/>
</bind>
</comp>

<comp id="467" class="1004" name="w_2_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="4" slack="3"/>
<pin id="469" dir="0" index="1" bw="1" slack="0"/>
<pin id="470" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_2/20 "/>
</bind>
</comp>

<comp id="473" class="1004" name="tmp_42_cast_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="14" slack="5"/>
<pin id="475" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_42_cast/25 "/>
</bind>
</comp>

<comp id="480" class="1005" name="co_2_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="6" slack="0"/>
<pin id="482" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="co_2 "/>
</bind>
</comp>

<comp id="485" class="1005" name="tmp_25_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="10" slack="1"/>
<pin id="487" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="491" class="1005" name="tmp_37_cast_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="10" slack="3"/>
<pin id="493" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="tmp_37_cast "/>
</bind>
</comp>

<comp id="496" class="1005" name="bias_addr_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="6" slack="3"/>
<pin id="498" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="bias_addr "/>
</bind>
</comp>

<comp id="504" class="1005" name="tmp_29_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="14" slack="4"/>
<pin id="506" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="512" class="1005" name="h_2_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="4" slack="1"/>
<pin id="514" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="h_2 "/>
</bind>
</comp>

<comp id="520" class="1005" name="m_2_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="2" slack="0"/>
<pin id="522" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="m_2 "/>
</bind>
</comp>

<comp id="525" class="1005" name="tmp_31_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="10" slack="1"/>
<pin id="527" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_31 "/>
</bind>
</comp>

<comp id="531" class="1005" name="tmp_33_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="10" slack="1"/>
<pin id="533" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33 "/>
</bind>
</comp>

<comp id="537" class="1005" name="tmp_32_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="10" slack="1"/>
<pin id="539" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_32 "/>
</bind>
</comp>

<comp id="542" class="1005" name="tmp_36_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="14" slack="1"/>
<pin id="544" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_36 "/>
</bind>
</comp>

<comp id="550" class="1005" name="n_2_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="2" slack="0"/>
<pin id="552" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="n_2 "/>
</bind>
</comp>

<comp id="555" class="1005" name="tmp_37_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="10" slack="1"/>
<pin id="557" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_37 "/>
</bind>
</comp>

<comp id="560" class="1005" name="tmp_38_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="14" slack="1"/>
<pin id="562" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_38 "/>
</bind>
</comp>

<comp id="565" class="1005" name="weight_addr_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="9" slack="1"/>
<pin id="567" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="weight_addr "/>
</bind>
</comp>

<comp id="570" class="1005" name="input_addr_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="13" slack="1"/>
<pin id="572" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="575" class="1005" name="weight_load_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="1"/>
<pin id="577" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weight_load "/>
</bind>
</comp>

<comp id="580" class="1005" name="input_load_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="1"/>
<pin id="582" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="585" class="1005" name="tmp_18_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="1"/>
<pin id="587" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="590" class="1005" name="sum_3_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="1"/>
<pin id="592" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_3 "/>
</bind>
</comp>

<comp id="595" class="1005" name="bias_load_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="32" slack="1"/>
<pin id="597" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bias_load "/>
</bind>
</comp>

<comp id="600" class="1005" name="tmp_30_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="14" slack="5"/>
<pin id="602" dir="1" index="1" bw="14" slack="5"/>
</pin_list>
<bind>
<opset="tmp_30 "/>
</bind>
</comp>

<comp id="605" class="1005" name="w_2_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="4" slack="1"/>
<pin id="607" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="w_2 "/>
</bind>
</comp>

<comp id="610" class="1005" name="result_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="1"/>
<pin id="612" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="4" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="30" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="68"><net_src comp="2" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="30" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="74"><net_src comp="63" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="80"><net_src comp="0" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="30" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="86"><net_src comp="75" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="92"><net_src comp="6" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="30" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="98"><net_src comp="87" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="8" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="99" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="32" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="110" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="121"><net_src comp="114" pin="4"/><net_sink comp="110" pin=0"/></net>

<net id="125"><net_src comp="32" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="122" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="133"><net_src comp="126" pin="4"/><net_sink comp="122" pin=0"/></net>

<net id="137"><net_src comp="42" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="145"><net_src comp="138" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="149"><net_src comp="28" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="160"><net_src comp="157" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="167"><net_src comp="134" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="168"><net_src comp="161" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="172"><net_src comp="28" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="169" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="184"><net_src comp="157" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="134" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="194"><net_src comp="103" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="10" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="103" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="16" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="205"><net_src comp="103" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="210"><net_src comp="103" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="216"><net_src comp="18" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="103" pin="4"/><net_sink comp="211" pin=1"/></net>

<net id="218"><net_src comp="20" pin="0"/><net_sink comp="211" pin=2"/></net>

<net id="222"><net_src comp="211" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="228"><net_src comp="22" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="103" pin="4"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="24" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="234"><net_src comp="223" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="239"><net_src comp="231" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="219" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="246"><net_src comp="26" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="103" pin="4"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="28" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="252"><net_src comp="241" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="257"><net_src comp="249" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="207" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="262"><net_src comp="253" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="267"><net_src comp="114" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="34" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="272"><net_src comp="114" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="277"><net_src comp="269" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="283"><net_src comp="38" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="273" pin="2"/><net_sink comp="278" pin=1"/></net>

<net id="285"><net_src comp="20" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="289"><net_src comp="278" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="295"><net_src comp="40" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="273" pin="2"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="24" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="301"><net_src comp="290" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="306"><net_src comp="286" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="298" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="126" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="34" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="110" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="32" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="150" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="44" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="150" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="48" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="335"><net_src comp="150" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="340"><net_src comp="332" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="345"><net_src comp="44" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="150" pin="4"/><net_sink comp="341" pin=1"/></net>

<net id="350"><net_src comp="341" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="355"><net_src comp="110" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="347" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="360"><net_src comp="351" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="365"><net_src comp="357" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="370"><net_src comp="50" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="375"><net_src comp="366" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="381"><net_src comp="38" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="20" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="386"><net_src comp="376" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="392"><net_src comp="40" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="24" pin="0"/><net_sink comp="387" pin=2"/></net>

<net id="397"><net_src comp="387" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="402"><net_src comp="394" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="383" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="173" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="44" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="173" pin="4"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="48" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="419"><net_src comp="173" pin="4"/><net_sink comp="416" pin=0"/></net>

<net id="424"><net_src comp="416" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="429"><net_src comp="173" pin="4"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="44" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="434"><net_src comp="425" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="439"><net_src comp="122" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="431" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="444"><net_src comp="435" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="449"><net_src comp="441" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="453"><net_src comp="450" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="457"><net_src comp="454" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="461"><net_src comp="122" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="466"><net_src comp="458" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="471"><net_src comp="122" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="32" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="476"><net_src comp="473" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="483"><net_src comp="196" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="488"><net_src comp="235" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="490"><net_src comp="485" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="494"><net_src comp="259" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="499"><net_src comp="52" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="507"><net_src comp="302" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="515"><net_src comp="314" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="523"><net_src comp="326" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="528"><net_src comp="336" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="530"><net_src comp="525" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="534"><net_src comp="361" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="536"><net_src comp="531" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="540"><net_src comp="371" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="545"><net_src comp="398" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="553"><net_src comp="410" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="558"><net_src comp="420" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="563"><net_src comp="445" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="568"><net_src comp="63" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="573"><net_src comp="75" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="578"><net_src comp="70" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="583"><net_src comp="82" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="588"><net_src comp="186" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="593"><net_src comp="180" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="598"><net_src comp="59" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="603"><net_src comp="462" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="608"><net_src comp="467" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="613"><net_src comp="180" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="94" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {25 }
 - Input state : 
	Port: subconv_3x3_8_no_rel : input_r | {8 9 }
	Port: subconv_3x3_8_no_rel : weight | {8 9 }
	Port: subconv_3x3_8_no_rel : bias | {5 19 }
  - Chain level:
	State 1
	State 2
		exitcond4 : 1
		co_2 : 1
		StgValue_31 : 2
		tmp : 1
		tmp_cast : 1
		tmp_s : 1
		p_shl1_cast : 2
		tmp_24 : 1
		p_shl2_cast : 2
		tmp_25 : 3
		tmp_26 : 1
		p_shl_cast : 2
		tmp_27 : 3
		tmp_37_cast : 4
		bias_addr : 2
	State 3
		exitcond3 : 1
		StgValue_49 : 2
		tmp_cast_17 : 1
		tmp_28 : 2
		tmp_21 : 3
		p_shl3_cast : 4
		tmp_22 : 3
		p_shl4_cast : 4
		tmp_29 : 5
	State 4
		exitcond2 : 1
		StgValue_62 : 2
	State 5
		exitcond1 : 1
		m_2 : 1
		StgValue_71 : 2
		tmp_12_cast : 1
		tmp_31 : 2
		tmp1 : 1
		tmp1_cast : 2
		tmp_13 : 3
		tmp_14_cast : 4
		tmp_33 : 5
	State 6
		p_shl5_cast : 1
		p_shl6_cast : 1
		tmp_36 : 2
	State 7
		exitcond : 1
		n_2 : 1
		StgValue_93 : 2
		tmp_15_cast : 1
		tmp_37 : 2
		tmp2 : 1
		tmp2_cast : 2
		tmp_16 : 3
		tmp_17_cast : 4
		tmp_38 : 5
	State 8
		weight_addr : 1
		weight_load : 2
		input_addr : 1
		input_load : 2
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
		tmp_30 : 1
	State 21
	State 22
	State 23
	State 24
	State 25
		output_addr : 1
		StgValue_131 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|          |     co_2_fu_196    |    0    |    23   |    11   |
|          |    tmp_25_fu_235   |    0    |    32   |    14   |
|          |    tmp_28_fu_273   |    0    |    35   |    15   |
|          |    tmp_29_fu_302   |    0    |    44   |    18   |
|          |     h_2_fu_314     |    0    |    17   |    9    |
|          |     m_2_fu_326     |    0    |    11   |    8    |
|          |    tmp_31_fu_336   |    0    |    32   |    14   |
|          |     tmp1_fu_341    |    0    |    11   |    8    |
|    add   |    tmp_13_fu_351   |    0    |    17   |    9    |
|          |    tmp_33_fu_361   |    0    |    35   |    15   |
|          |    tmp_36_fu_398   |    0    |    44   |    18   |
|          |     n_2_fu_410     |    0    |    11   |    8    |
|          |    tmp_37_fu_420   |    0    |    35   |    15   |
|          |     tmp2_fu_425    |    0    |    11   |    8    |
|          |    tmp_16_fu_435   |    0    |    17   |    9    |
|          |    tmp_38_fu_445   |    0    |    47   |    19   |
|          |    tmp_30_fu_462   |    0    |    47   |    19   |
|          |     w_2_fu_467     |    0    |    17   |    9    |
|----------|--------------------|---------|---------|---------|
|   fadd   |     grp_fu_180     |    2    |   205   |   390   |
|----------|--------------------|---------|---------|---------|
|   fmul   |     grp_fu_186     |    3    |   143   |   321   |
|----------|--------------------|---------|---------|---------|
|    sub   |    tmp_27_fu_253   |    0    |    29   |    13   |
|          |    tmp_32_fu_371   |    0    |    35   |    15   |
|----------|--------------------|---------|---------|---------|
|          |  exitcond4_fu_190  |    0    |    0    |    3    |
|          |  exitcond3_fu_263  |    0    |    0    |    2    |
|   icmp   |  exitcond2_fu_308  |    0    |    0    |    2    |
|          |  exitcond1_fu_320  |    0    |    0    |    1    |
|          |   exitcond_fu_404  |    0    |    0    |    1    |
|----------|--------------------|---------|---------|---------|
|          |     tmp_fu_202     |    0    |    0    |    0    |
|          |   tmp_cast_fu_207  |    0    |    0    |    0    |
|          | p_shl1_cast_fu_219 |    0    |    0    |    0    |
|          | p_shl2_cast_fu_231 |    0    |    0    |    0    |
|          |  p_shl_cast_fu_249 |    0    |    0    |    0    |
|          | tmp_cast_17_fu_269 |    0    |    0    |    0    |
|          | p_shl3_cast_fu_286 |    0    |    0    |    0    |
|          | p_shl4_cast_fu_298 |    0    |    0    |    0    |
|   zext   | tmp_12_cast_fu_332 |    0    |    0    |    0    |
|          | tmp_14_cast_fu_357 |    0    |    0    |    0    |
|          | p_shl5_cast_fu_383 |    0    |    0    |    0    |
|          | p_shl6_cast_fu_394 |    0    |    0    |    0    |
|          | tmp_15_cast_fu_416 |    0    |    0    |    0    |
|          | tmp_17_cast_fu_441 |    0    |    0    |    0    |
|          | tmp_50_cast_fu_450 |    0    |    0    |    0    |
|          | tmp_51_cast_fu_454 |    0    |    0    |    0    |
|          | tmp_11_cast_fu_458 |    0    |    0    |    0    |
|          | tmp_42_cast_fu_473 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |    tmp_s_fu_211    |    0    |    0    |    0    |
|          |    tmp_24_fu_223   |    0    |    0    |    0    |
|          |    tmp_26_fu_241   |    0    |    0    |    0    |
|bitconcatenate|    tmp_21_fu_278   |    0    |    0    |    0    |
|          |    tmp_22_fu_290   |    0    |    0    |    0    |
|          |    tmp_34_fu_376   |    0    |    0    |    0    |
|          |    tmp_35_fu_387   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          | tmp_37_cast_fu_259 |    0    |    0    |    0    |
|   sext   |  tmp1_cast_fu_347  |    0    |    0    |    0    |
|          |  tmp2_cast_fu_431  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|    shl   |    tmp_23_fu_366   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    5    |   898   |   974   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| bias_addr_reg_496 |    6   |
| bias_load_reg_595 |   32   |
|    co_2_reg_480   |    6   |
|     co_reg_99     |    6   |
|    h_2_reg_512    |    4   |
|     h_reg_110     |    4   |
| input_addr_reg_570|   13   |
| input_load_reg_580|   32   |
|    m_2_reg_520    |    2   |
|     m_reg_146     |    2   |
|    n_2_reg_550    |    2   |
|     n_reg_169     |    2   |
|   result_reg_610  |   32   |
|   sum_1_reg_157   |   32   |
|   sum_3_reg_590   |   32   |
|    sum_reg_134    |   32   |
|   tmp_18_reg_585  |   32   |
|   tmp_25_reg_485  |   10   |
|   tmp_29_reg_504  |   14   |
|   tmp_30_reg_600  |   14   |
|   tmp_31_reg_525  |   10   |
|   tmp_32_reg_537  |   10   |
|   tmp_33_reg_531  |   10   |
|   tmp_36_reg_542  |   14   |
|tmp_37_cast_reg_491|   10   |
|   tmp_37_reg_555  |   10   |
|   tmp_38_reg_560  |   14   |
|    w_2_reg_605    |    4   |
|     w_reg_122     |    4   |
|weight_addr_reg_565|    9   |
|weight_load_reg_575|   32   |
+-------------------+--------+
|       Total       |   436  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_70 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_82 |  p0  |   2  |  13  |   26   ||    9    |
|     h_reg_110    |  p0  |   2  |   4  |    8   ||    9    |
|     w_reg_122    |  p0  |   2  |   4  |    8   ||    9    |
|    sum_reg_134   |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_180    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_180    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   252  ||  11.116 ||    63   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   898  |   974  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   11   |    -   |   63   |
|  Register |    -   |    -   |   436  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   11   |  1334  |  1037  |
+-----------+--------+--------+--------+--------+
