-intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "C:/Users/ideapad 5 pro/Documents/uni/FPGA/verilog/code/freq_divider/clk_div/clock_divider_tb_isim_beh.exe" -prj "C:/Users/ideapad 5 pro/Documents/uni/FPGA/verilog/code/freq_divider/clk_div/clock_divider_tb_beh.prj" "work.clock_divider_tb" "work.glbl" 
