cellMap,*ioh_dnw3_16x60,*ioh_dnw3_16x60,*HV_CELLS,*schematic
netMap,*ioh_dnw3_16x60,*gnd!,*0
instMap,*ioh_dnw3_16x60,*D0,*D0
instMaster,*ioh_dnw3_16x60,*D0,*PRIMLIB_dnw3_spectre,*dnw3
instMap,*ioh_dnw3_16x60,*D1,*D1
instMaster,*ioh_dnw3_16x60,*D1,*PRIMLIB_dnw3_spectre,*dnw3
portMap,*ioh_dnw3_16x60,*A,*A
portMap,*ioh_dnw3_16x60,*Guard,*Guard
portMap,*ioh_dnw3_16x60,*K,*K
