---
title: "vhdl-make-target"
layout: doc
---
<strong>vhdl-make-target</strong> is a variable defined in `<code>vhdl-mode.el</code>'.</br>
Its value is <pre>"all"</pre></br>
</br>
<strong id="documentation">Documentation:</strong></br>
Default target for `vhdl-make' command.
