============================================================
   Tang Dynasty, V4.6.12906
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.6.12906/bin/td.exe
   Built at =   18:22:35 Jun 26 2019
   Run by =     dell
   Run Date =   Fri Jul 26 16:30:41 2019

   Run on =     ANLOGIC-SUYANG
============================================================
RUN-1002 : start command "open_project RGB_LED.al"
GUI-8003 ERROR: rgb_led.v is missing!
GUI-8003 ERROR: rst.v is missing!
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicated  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicated  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
GUI-8003 ERROR: rgb_led.v is missing!
GUI-8003 ERROR: rst.v is missing!
HDL-1007 : analyze verilog file sources/rtl/rgb_led.v
HDL-1007 : analyze verilog file sources/rtl/rst.v
HDL-1007 : analyze verilog file sources/rtl/rgb_led.v
HDL-1007 : analyze verilog file sources/rtl/rst.v
HDL-1007 : analyze verilog file sources/rtl/rgb_led.v
HDL-1007 : analyze verilog file sources/rtl/rst.v
RUN-1002 : start command "elaborate -top rgb_led"
HDL-1007 : elaborate module rgb_led in sources/rtl/rgb_led.v(14)
HDL-1007 : elaborate module rst_n in sources/rtl/rst.v(9)
HDL-1200 : Current top model is rgb_led
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc sources/sdc/rgbled_pin.adc"
RUN-1002 : start command "set_pin_assignment clk_24M  LOCATION = K14; IOSTANDARD = LVCMOS33;  "
USR-8052 ERROR: Cannot find pin clk_24M in the model rgb_led.
USR-8064 ERROR: Read sources/sdc/rgbled_pin.adc error-out.
GUI-8309 ERROR: Failed to read adc sources/sdc/rgbled_pin.adc.
HDL-1007 : analyze verilog file sources/rtl/rgb_led.v
HDL-1007 : analyze verilog file sources/rtl/rst.v
RUN-1002 : start command "elaborate -top rgb_led"
HDL-1007 : elaborate module rgb_led in sources/rtl/rgb_led.v(14)
HDL-1007 : elaborate module rst_n in sources/rtl/rst.v(9)
HDL-1200 : Current top model is rgb_led
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc sources/sdc/rgbled_pin.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.12906/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "rgb_led"
SYN-1012 : SanityCheck: Model "rst_n"
SYN-1011 : Flatten model rgb_led
SYN-1011 : Flatten model rst_n
SYN-1014 : Optimize round 1
SYN-1032 : 87/0 useful/useless nets, 62/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 3 better
SYN-1014 : Optimize round 2
SYN-1032 : 83/4 useful/useless nets, 58/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1032 : 17/0 useful/useless nets, 13/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 4 better
SYN-1014 : Optimize round 2
SYN-1032 : 13/4 useful/useless nets, 9/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file RGB_LED_rtl.area"
RUN-1001 : standard
***Report Model: rgb_led***

IO Statistics
#IO                     4
  #input                1
  #output               3
  #inout                0
#MACRO_ADD              2
#MACRO_EQ               2
#MACRO_MUX             25

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance   |Module  |gates  |seq    |macros |
+--------------------------------------------+
|top        |rgb_led |0      |33     |4      |
|  ux_rst_n |rst_n   |0      |5      |2      |
+--------------------------------------------+

RUN-1002 : start command "export_db RGB_LED_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea RGB_LED_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.12906/license/Anlogic.lic
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 87/0 useful/useless nets, 63/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 129/0 useful/useless nets, 105/0 useful/useless insts
SYN-2501 : Optimize round 1, 25 better
SYN-2501 : Optimize round 2
SYN-1032 : 129/0 useful/useless nets, 105/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 155/0 useful/useless nets, 131/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 13/0 useful/useless nets, 9/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 20/0 useful/useless nets, 16/0 useful/useless insts
SYN-2501 : Optimize round 1, 4 better
SYN-2501 : Optimize round 2
SYN-1032 : 20/0 useful/useless nets, 16/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 25/0 useful/useless nets, 21/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 35 (3.11), #lev = 3 (2.79)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 35 (3.11), #lev = 3 (2.79)
SYN-2581 : Mapping with K=4, #lut = 35 (3.11), #lev = 3 (2.79)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 68 instances into 35 LUTs, name keeping = 74%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 1 (4.00), #lev = 1 (0.33)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 1 (4.00), #lev = 1 (0.33)
SYN-2581 : Mapping with K=4, #lut = 1 (4.00), #lev = 1 (0.33)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 133.38 sec
SYN-3001 : Mapper mapped 8 instances into 1 LUTs, name keeping = 100%.
SYN-1001 : Packing model "rgb_led" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 121/0 useful/useless nets, 97/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 28 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 35 LUT to BLE ...
SYN-4008 : Packed 35 LUT and 25 SEQ to BLE.
SYN-4003 : Packing 3 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (3 nodes)...
SYN-4004 : #1: Packed 1 SEQ (10 nodes)...
SYN-4005 : Packed 1 SEQ with LUT/SLICE
SYN-4006 : 9 single LUT's are left
SYN-4006 : 3 single SEQ's are left
SYN-4011 : Packing model "rgb_led" (AL_USER_NORMAL) with 37/52 primitive instances ...
SYN-1001 : Packing model "rst_n" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 17/0 useful/useless nets, 13/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 5 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 5 adder to BLE ...
SYN-4008 : Packed 5 adder and 4 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1 LUT to BLE ...
SYN-4008 : Packed 1 LUT and 1 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "rst_n" (AL_USER_NORMAL) with 1/6 primitive instances ...
RUN-1002 : start command "report_area -file RGB_LED_gate.area"
RUN-1001 : standard
***Report Model: rgb_led***

IO Statistics
#IO                     4
  #input                1
  #output               3
  #inout                0

Utilization Statistics
#lut                   56   out of  19600    0.29%
#reg                   33   out of  19600    0.17%
#le                    58
  #lut only            25   out of     58   43.10%
  #reg only             2   out of     58    3.45%
  #lut&reg             31   out of     58   53.45%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance   |Module  |le    |lut   |seq   |
+-----------------------------------------+
|top        |rgb_led |58    |56    |33    |
|  ux_rst_n |rst_n   |7     |7     |5     |
+-----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1001 : Force tag keep_hierarchy inst 'ux_rst_n'(AL_USER_NORMAL) to False
SYN-1011 : Flatten model rgb_led
SYN-1011 : Flatten model rst_n
SYN-1016 : Merged 2 instances.
RUN-1002 : start command "export_db RGB_LED_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.12906/license/Anlogic.lic
PHY-3001 : Placer runs in 6 thread(s).
SYN-4024 : Net "clk_24m_pad" drive clk pins.
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 37 instances
RUN-1001 : 16 mslices, 14 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 84 nets
RUN-1001 : 44 nets have 2 pins
RUN-1001 : 35 nets have [3 - 5] pins
RUN-1001 : 1 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 35 instances, 30 slices, 2 macros(10 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model rgb_led.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 285, tnet num: 82, tinst num: 35, tnode num: 361, tedge num: 514.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 82 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 42 clock pins, and constraint 76 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.007170s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 26613.4
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 15617.1, overlap = 0
PHY-3002 : Step(2): len = 9701, overlap = 0
PHY-3002 : Step(3): len = 6694.9, overlap = 0
PHY-3002 : Step(4): len = 4534.7, overlap = 0
PHY-3002 : Step(5): len = 3213.7, overlap = 0
PHY-3002 : Step(6): len = 2494, overlap = 0
PHY-3002 : Step(7): len = 2287.5, overlap = 0
PHY-3002 : Step(8): len = 2330.2, overlap = 0
PHY-3002 : Step(9): len = 2272, overlap = 0
PHY-3002 : Step(10): len = 2037.1, overlap = 0
PHY-3002 : Step(11): len = 1872.8, overlap = 0
PHY-3002 : Step(12): len = 1867.6, overlap = 0
PHY-3002 : Step(13): len = 1867.6, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003537s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(14): len = 1861.9, overlap = 0
PHY-3002 : Step(15): len = 1861.9, overlap = 0
PHY-3002 : Step(16): len = 1857.8, overlap = 0
PHY-3002 : Step(17): len = 1857.8, overlap = 0
PHY-3002 : Step(18): len = 1849.8, overlap = 0
PHY-3002 : Step(19): len = 1849.8, overlap = 0
PHY-3002 : Step(20): len = 1850.4, overlap = 0
PHY-3002 : Step(21): len = 1850.4, overlap = 0
PHY-3002 : Step(22): len = 1843.6, overlap = 0
PHY-3002 : Step(23): len = 1843.6, overlap = 0
PHY-3002 : Step(24): len = 1845.2, overlap = 0
PHY-3002 : Step(25): len = 1845.2, overlap = 0
PHY-3002 : Step(26): len = 1839.5, overlap = 0
PHY-3002 : Step(27): len = 1839.5, overlap = 0
PHY-3002 : Step(28): len = 1840.6, overlap = 0
PHY-3002 : Step(29): len = 1840.6, overlap = 0
PHY-3002 : Step(30): len = 1832.7, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(31): len = 1835.4, overlap = 2
PHY-3002 : Step(32): len = 1835.4, overlap = 2
PHY-3002 : Step(33): len = 1814.8, overlap = 2
PHY-3002 : Step(34): len = 1828.5, overlap = 2
PHY-3002 : Step(35): len = 1837, overlap = 2
PHY-3002 : Step(36): len = 1796.2, overlap = 1.75
PHY-3002 : Step(37): len = 1790.9, overlap = 1
PHY-3002 : Step(38): len = 1778.4, overlap = 1
PHY-3002 : Step(39): len = 1783.1, overlap = 1.25
PHY-3002 : Step(40): len = 1800.7, overlap = 2.25
PHY-3002 : Step(41): len = 1674.9, overlap = 0.75
PHY-3002 : Step(42): len = 1647.4, overlap = 1.75
PHY-3002 : Step(43): len = 1653.4, overlap = 1.75
PHY-3002 : Step(44): len = 1605.2, overlap = 2.25
PHY-3002 : Step(45): len = 1528.7, overlap = 3.25
PHY-3002 : Step(46): len = 1486, overlap = 3
PHY-3002 : Step(47): len = 1567.7, overlap = 0.75
PHY-3002 : Step(48): len = 1544, overlap = 0.25
PHY-3002 : Step(49): len = 1301, overlap = 2
PHY-3002 : Step(50): len = 1248.4, overlap = 2.25
PHY-3002 : Step(51): len = 1229.7, overlap = 2.25
PHY-3002 : Step(52): len = 1227.7, overlap = 2.25
PHY-3002 : Step(53): len = 1230.7, overlap = 2.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009252s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (168.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(54): len = 2003.4, overlap = 0.5
PHY-3002 : Step(55): len = 1640.7, overlap = 1.25
PHY-3002 : Step(56): len = 1427.7, overlap = 1.75
PHY-3002 : Step(57): len = 1343.3, overlap = 2.75
PHY-3002 : Step(58): len = 1268.7, overlap = 2.75
PHY-3002 : Step(59): len = 1266.4, overlap = 2.75
PHY-3002 : Step(60): len = 1258.6, overlap = 2.75
PHY-3002 : Step(61): len = 1258.6, overlap = 2.75
PHY-3002 : Step(62): len = 1255.8, overlap = 2.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005104s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 1799.4, Over = 0
PHY-3001 : Final: Len = 1799.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 6 thread ...
PHY-1002 : len = 2216, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 2296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.010636s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (146.9%)

RUN-1003 : finish command "place" in  1.055048s wall, 1.406250s user + 0.562500s system = 1.968750s CPU (186.6%)

RUN-1004 : used memory is 138 MB, reserved memory is 92 MB, peak memory is 145 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.12906/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 32 to 26
PHY-1001 : Pin misalignment score is improved from 26 to 26
PHY-1001 : Route runs in 6 thread(s)
RUN-1001 : There are total 37 instances
RUN-1001 : 16 mslices, 14 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 84 nets
RUN-1001 : 44 nets have 2 pins
RUN-1001 : 35 nets have [3 - 5] pins
RUN-1001 : 1 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 6 thread ...
PHY-1002 : len = 2216, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 2296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.009896s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.071028s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (110.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 1800, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.004440s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 1800, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 83% nets.
PHY-1002 : len = 4800, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.073656s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (148.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 4800, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 4800
PHY-1001 : End DR Iter 1; 0.006305s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (247.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  5.538271s wall, 5.265625s user + 0.296875s system = 5.562500s CPU (100.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  5.690431s wall, 5.437500s user + 0.296875s system = 5.734375s CPU (100.8%)

RUN-1004 : used memory is 231 MB, reserved memory is 186 MB, peak memory is 661 MB
RUN-1002 : start command "report_area -io_info -file RGB_LED_phy.area"
RUN-1001 : standard
***Report Model: rgb_led***

IO Statistics
#IO                     4
  #input                1
  #output               3
  #inout                0

Utilization Statistics
#lut                   56   out of  19600    0.29%
#reg                   33   out of  19600    0.17%
#le                    58
  #lut only            25   out of     58   43.10%
  #reg only             2   out of     58    3.45%
  #lut&reg             31   out of     58   53.45%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db RGB_LED_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit RGB_LED.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 6 threads.
BIT-1002 : Init instances completely, inst num: 37
BIT-1002 : Init pips with 6 threads.
BIT-1002 : Init pips completely, net num: 84, pip num: 504
BIT-1003 : Multithreading accelaration with 6 threads.
BIT-1003 : Generate bitstream completely, there are 75 valid insts, and 1634 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file RGB_LED.bit.
RUN-1002 : start command "download -bit RGB_LED.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit RGB_LED.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit RGB_LED.bit" in  1.462844s wall, 1.468750s user + 0.031250s system = 1.500000s CPU (102.5%)

RUN-1004 : used memory is 377 MB, reserved memory is 336 MB, peak memory is 661 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.107884s wall, 0.656250s user + 0.281250s system = 0.937500s CPU (13.2%)

RUN-1004 : used memory is 404 MB, reserved memory is 365 MB, peak memory is 661 MB
RUN-1003 : finish command "download -bit RGB_LED.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.104674s wall, 2.203125s user + 0.406250s system = 2.609375s CPU (28.7%)

RUN-1004 : used memory is 264 MB, reserved memory is 220 MB, peak memory is 661 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit RGB_LED.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit RGB_LED.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit RGB_LED.bit" in  1.458241s wall, 1.390625s user + 0.046875s system = 1.437500s CPU (98.6%)

RUN-1004 : used memory is 378 MB, reserved memory is 341 MB, peak memory is 661 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.990873s wall, 0.500000s user + 0.218750s system = 0.718750s CPU (10.3%)

RUN-1004 : used memory is 405 MB, reserved memory is 370 MB, peak memory is 661 MB
RUN-1003 : finish command "download -bit RGB_LED.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.998332s wall, 2.062500s user + 0.281250s system = 2.343750s CPU (26.0%)

RUN-1004 : used memory is 263 MB, reserved memory is 218 MB, peak memory is 661 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit ..\1_Switch&LED\Switch&LED.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../1_Switch&LED/Switch&LED.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../1_Switch&LED/Switch&LED.bit" in  1.439005s wall, 1.390625s user + 0.046875s system = 1.437500s CPU (99.9%)

RUN-1004 : used memory is 376 MB, reserved memory is 335 MB, peak memory is 661 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.104002s wall, 0.546875s user + 0.218750s system = 0.765625s CPU (10.8%)

RUN-1004 : used memory is 404 MB, reserved memory is 364 MB, peak memory is 661 MB
RUN-1003 : finish command "download -bit ..\1_Switch&LED\Switch&LED.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.084672s wall, 2.046875s user + 0.312500s system = 2.359375s CPU (26.0%)

RUN-1004 : used memory is 263 MB, reserved memory is 220 MB, peak memory is 661 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit ..\4_Running_LED\Running_LED.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../4_Running_LED/Running_LED.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../4_Running_LED/Running_LED.bit" in  1.427161s wall, 1.406250s user + 0.031250s system = 1.437500s CPU (100.7%)

RUN-1004 : used memory is 378 MB, reserved memory is 341 MB, peak memory is 661 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.073410s wall, 0.703125s user + 0.203125s system = 0.906250s CPU (12.8%)

RUN-1004 : used memory is 406 MB, reserved memory is 371 MB, peak memory is 661 MB
RUN-1003 : finish command "download -bit ..\4_Running_LED\Running_LED.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.032601s wall, 2.234375s user + 0.250000s system = 2.484375s CPU (27.5%)

RUN-1004 : used memory is 265 MB, reserved memory is 220 MB, peak memory is 661 MB
GUI-1001 : Download success!
GUI-8003 ERROR: rgb_led.v is missing!
GUI-8003 ERROR: rst.v is missing!
HDL-1007 : analyze verilog file sources/rtl/rgb_led.v
HDL-1007 : analyze verilog file sources/rtl/rst.v
