Analysis & Synthesis report for RISCV_OAC
Tue Feb 25 08:24:26 2025
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Parameter Settings for User Entity Instance: genImm32:dp_IMM_GEN
 10. Parameter Settings for User Entity Instance: ULA:dp_ULA
 11. Parameter Settings for User Entity Instance: XREGS:dp_XREGS
 12. Port Connectivity Checks: "ram_rv:dp_RAM"
 13. Port Connectivity Checks: "ControlUnit:dp_CONTROL"
 14. Elapsed Time Per Partition
 15. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Feb 25 08:24:26 2025      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; RISCV_OAC                                  ;
; Top-level Entity Name              ; RISC_V_Uniciclo                            ;
; Family                             ; Cyclone IV GX                              ;
; Total logic elements               ; 0                                          ;
;     Total combinational functions  ; 0                                          ;
;     Dedicated logic registers      ; 0                                          ;
; Total registers                    ; 0                                          ;
; Total pins                         ; 2                                          ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total GXB Receiver Channel PCS     ; 0                                          ;
; Total GXB Receiver Channel PMA     ; 0                                          ;
; Total GXB Transmitter Channel PCS  ; 0                                          ;
; Total GXB Transmitter Channel PMA  ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; RISC_V_Uniciclo    ; RISCV_OAC          ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; VHDL Show LMF Mapping Messages                                             ; Off                ;                    ;
; VHDL Version                                                               ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                        ;
+----------------------------------+-----------------+-----------------+----------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                 ; Library ;
+----------------------------------+-----------------+-----------------+----------------------------------------------+---------+
; XREGS.vhd                        ; yes             ; User VHDL File  ; C:/altera/OAC/RISC-V-OAC/XREGS.vhd           ;         ;
; ulaRV.vhd                        ; yes             ; User VHDL File  ; C:/altera/OAC/RISC-V-OAC/ulaRV.vhd           ;         ;
; rom_rv.vhd                       ; yes             ; User VHDL File  ; C:/altera/OAC/RISC-V-OAC/rom_rv.vhd          ;         ;
; ram_rv.vhd                       ; yes             ; User VHDL File  ; C:/altera/OAC/RISC-V-OAC/ram_rv.vhd          ;         ;
; genImm32.vhd                     ; yes             ; User VHDL File  ; C:/altera/OAC/RISC-V-OAC/genImm32.vhd        ;         ;
; RISC_V_Uniciclo.vhd              ; yes             ; User VHDL File  ; C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd ;         ;
; ControlUnit.vhd                  ; yes             ; User VHDL File  ; C:/altera/OAC/RISC-V-OAC/ControlUnit.vhd     ;         ;
; ALU_Control.vhd                  ; yes             ; User VHDL File  ; C:/altera/OAC/RISC-V-OAC/ALU_Control.vhd     ;         ;
; PC.vhd                           ; yes             ; User VHDL File  ; C:/altera/OAC/RISC-V-OAC/PC.vhd              ;         ;
; mux_2to1.vhd                     ; yes             ; User VHDL File  ; C:/altera/OAC/RISC-V-OAC/mux_2to1.vhd        ;         ;
+----------------------------------+-----------------+-----------------+----------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 2                ;
; DSP block 9-bit elements ; 0                ;
; Maximum fan-out node     ; clk              ;
; Maximum fan-out          ; 1                ;
; Total fan-out            ; 2                ;
; Average fan-out          ; 0.50             ;
+--------------------------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                     ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------+--------------+
; |RISC_V_Uniciclo           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 2    ; 0            ; |RISC_V_Uniciclo    ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: genImm32:dp_IMM_GEN ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; SIZEWORD       ; 32    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:dp_ULA ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; WSIZE          ; 32    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: XREGS:dp_XREGS ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; WSIZE          ; 32    ; Signed Integer                     ;
; REGS           ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------+
; Port Connectivity Checks: "ram_rv:dp_RAM" ;
+---------+-------+----------+--------------+
; Port    ; Type  ; Severity ; Details      ;
+---------+-------+----------+--------------+
; byte_en ; Input ; Info     ; Stuck at GND ;
; sgn_en  ; Input ; Info     ; Stuck at GND ;
+---------+-------+----------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ControlUnit:dp_CONTROL"                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; zero ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Tue Feb 25 08:24:21 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RISCV_OAC -c RISCV_OAC
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file xregs.vhd
    Info (12022): Found design unit 1: XREGS-Behavioral
    Info (12023): Found entity 1: XREGS
Info (12021): Found 2 design units, including 1 entities, in source file ularv.vhd
    Info (12022): Found design unit 1: ULA-Behavioral
    Info (12023): Found entity 1: ULA
Info (12021): Found 2 design units, including 1 entities, in source file rom_rv.vhd
    Info (12022): Found design unit 1: rom_rv-rtl
    Info (12023): Found entity 1: rom_rv
Info (12021): Found 2 design units, including 1 entities, in source file ram_rv.vhd
    Info (12022): Found design unit 1: ram_rv-rtl
    Info (12023): Found entity 1: ram_rv
Info (12021): Found 2 design units, including 1 entities, in source file genimm32.vhd
    Info (12022): Found design unit 1: genImm32-bhv
    Info (12023): Found entity 1: genImm32
Info (12021): Found 2 design units, including 1 entities, in source file risc_v_uniciclo.vhd
    Info (12022): Found design unit 1: RISC_V_Uniciclo-Behavioral
    Info (12023): Found entity 1: RISC_V_Uniciclo
Info (12021): Found 2 design units, including 1 entities, in source file controlunit.vhd
    Info (12022): Found design unit 1: ControlUnit-Behavioral
    Info (12023): Found entity 1: ControlUnit
Info (12021): Found 2 design units, including 1 entities, in source file alu_control.vhd
    Info (12022): Found design unit 1: ALU_Control-Behavioral
    Info (12023): Found entity 1: ALU_Control
Info (12021): Found 2 design units, including 1 entities, in source file pc.vhd
    Info (12022): Found design unit 1: PC-Behavioral
    Info (12023): Found entity 1: PC
Warning (12019): Can't analyze file -- file RISC_V_Uniciclo_TB.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file mux_2to1.vhd
    Info (12022): Found design unit 1: mux_2to1-Behavioral
    Info (12023): Found entity 1: mux_2to1
Info (12127): Elaborating entity "RISC_V_Uniciclo" for the top level hierarchy
Info (12128): Elaborating entity "PC" for hierarchy "PC:dp_PC"
Info (12128): Elaborating entity "rom_rv" for hierarchy "rom_rv:dp_INSTRUC_MEM"
Warning (10543): VHDL Variable Declaration warning at rom_rv.vhd(25): used default initial value for variable "open_status" because variable was never assigned a value or an initial value expression. Use of default initial value may introduce unintended design optimizations.
Warning (10492): VHDL Process Statement warning at rom_rv.vhd(53): signal "mem" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "ControlUnit" for hierarchy "ControlUnit:dp_CONTROL"
Info (12128): Elaborating entity "genImm32" for hierarchy "genImm32:dp_IMM_GEN"
Info (12128): Elaborating entity "ALU_Control" for hierarchy "ALU_Control:dp_ALU_CONTROL"
Info (12128): Elaborating entity "mux_2to1" for hierarchy "mux_2to1:dp_MUX_MEM_ALU"
Info (12128): Elaborating entity "ULA" for hierarchy "ULA:dp_ULA"
Warning (10492): VHDL Process Statement warning at ulaRV.vhd(78): signal "result_internal" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ulaRV.vhd(81): signal "result_internal" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "XREGS" for hierarchy "XREGS:dp_XREGS"
Info (12128): Elaborating entity "ram_rv" for hierarchy "ram_rv:dp_RAM"
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk"
    Warning (15610): No output dependent on input pin "reset"
Info (21057): Implemented 2 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 4931 megabytes
    Info: Processing ended: Tue Feb 25 08:24:26 2025
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


