# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../fullProject.srcs/sources_1/new/Core0.vhd" \
"../../../../fullProject.srcs/sources_1/new/Core1.vhd" \
"../../../../fullProject.srcs/sources_1/imports/compVhd/Execution.vhd" \
"../../../../fullProject.srcs/sources_1/imports/compVhd/ID.vhd" \
"../../../../fullProject.srcs/sources_1/imports/compVhd/IFetch.vhd" \
"../../../../fullProject.srcs/sources_1/new/IFetch1.vhd" \
"../../../../fullProject.srcs/sources_1/imports/compVhd/Mem.vhd" \
"../../../../fullProject.srcs/sources_1/new/Mem2.vhd" \
"../../../../fullProject.srcs/sources_1/imports/compVhd/RomInstructions1.vhd" \
"../../../../fullProject.srcs/sources_1/new/RomInstructions2.vhd" \
"../../../../fullProject.srcs/sources_1/imports/compVhd/UC.vhd" \
"../../../../fullProject.srcs/sources_1/new/decoder_5to32.vhd" \
"../../../../fullProject.srcs/sources_1/new/fifo_component_2ids.vhd" \
"../../../../fullProject.srcs/sources_1/new/fifo_connectCores.vhd" \
"../../../../fullProject.srcs/sources_1/new/mux_selector.vhd" \
"../../../../fullProject.srcs/sources_1/new/test_fifo_mux_cores.vhd" \
"../../../../fullProject.srcs/sim_1/new/tb_test_mux_cores.vhd" \

# Do not sort compile order
nosort
