( ( nil
  version "2.1"
  mapType "incremental"
  repList "behavioral functional system verilog pld_verilog lai_verilog lmsi_verilog schematic symbol"
  stopList "verilog pld_verilog lai_verilog lmsi_verilog symbol"
  hierDelim "."
  hierPrefix "test.top"
  globalHierPrefix "cds_globals."
  busRef   "ORDERED"
  netType   "BUS"
  leftStr  "["
  rangeStr  ":"
  rightStr  "]"
 )
( defbus
( "ALU" 15 0  "ALU" 15 0  )
( "PC" 15 0  "PC" 15 0  )
( "Y" 15 0  "Y" 15 0  )
( "IR" 15 0  "IR" 15 0  )
( "F" 3 0  "F" 3 0  )
( "Acc" 15 0  "Acc" 15 0  )
( "M" 1 0  "M" 1 0  )
( "Din" 15 0  "Din" 15 0  )
( "Addr" 11 0  "Addr" 11 0  )
( "Dout" 15 0  "Dout" 15 0  )
 )
( net
( "Dout<0>" "Dout[0]" )
( "Din<6>" "Din[6]" )
( "ALU<0>" "ALU[0]" )
( "IR<13>" "IR[13]" )
( "ALU<3>" "ALU[3]" )
( "ALU<15>" "ALU[15]" )
( "Dout<1>" "Dout[1]" )
( "Addr<3>" "Addr[3]" )
( "Acc<6>" "Acc[6]" )
( "Dout<9>" "Dout[9]" )
( "PC<3>" "PC[3]" )
( "Dout<13>" "Dout[13]" )
( "IR<8>" "IR[8]" )
( "ALU<4>" "ALU[4]" )
( "Addr<8>" "Addr[8]" )
( "PC<15>" "PC[15]" )
( "Acc<9>" "Acc[9]" )
( "Y<3>" "Y[3]" )
( "ALU<2>" "ALU[2]" )
( "Dout<7>" "Dout[7]" )
( "Din<11>" "Din[11]" )
( "Y<5>" "Y[5]" )
( "Y<11>" "Y[11]" )
( "IR<0>" "IR[0]" )
( "IR<6>" "IR[6]" )
( "Dout<3>" "Dout[3]" )
( "Acc<4>" "Acc[4]" )
( "Acc<8>" "Acc[8]" )
( "Dout<4>" "Dout[4]" )
( "Din<4>" "Din[4]" )
( "PC<1>" "PC[1]" )
( "ALU<14>" "ALU[14]" )
( "Acc<11>" "Acc[11]" )
( "F<3>" "F[3]" )
( "Din<12>" "Din[12]" )
( "ALU<13>" "ALU[13]" )
( "Dout<11>" "Dout[11]" )
( "Din<1>" "Din[1]" )
( "F<0>" "F[0]" )
( "Y<10>" "Y[10]" )
( "PC<0>" "PC[0]" )
( "ALU<6>" "ALU[6]" )
( "Dout<10>" "Dout[10]" )
( "Din<5>" "Din[5]" )
( "Din<9>" "Din[9]" )
( "Din<14>" "Din[14]" )
( "Dout<5>" "Dout[5]" )
( "Dout<2>" "Dout[2]" )
( "Addr<2>" "Addr[2]" )
( "Acc<7>" "Acc[7]" )
( "IR<14>" "IR[14]" )
( "Y<2>" "Y[2]" )
( "PC<14>" "PC[14]" )
( "Dout<8>" "Dout[8]" )
( "Y<6>" "Y[6]" )
( "PC<6>" "PC[6]" )
( "Acc<13>" "Acc[13]" )
( "Acc<14>" "Acc[14]" )
( "Y<9>" "Y[9]" )
( "PC<12>" "PC[12]" )
( "Dout<15>" "Dout[15]" )
( "IR<4>" "IR[4]" )
( "Addr<1>" "Addr[1]" )
( "PC<11>" "PC[11]" )
( "PC<10>" "PC[10]" )
( "ALU<1>" "ALU[1]" )
( "Y<1>" "Y[1]" )
( "ALU<8>" "ALU[8]" )
( "Addr<10>" "Addr[10]" )
( "Y<14>" "Y[14]" )
( "Addr<6>" "Addr[6]" )
( "IR<2>" "IR[2]" )
( "IR<15>" "IR[15]" )
( "PC<8>" "PC[8]" )
( "Dout<12>" "Dout[12]" )
( "Addr<11>" "Addr[11]" )
( "Y<7>" "Y[7]" )
( "Y<13>" "Y[13]" )
( "Din<15>" "Din[15]" )
( "F<1>" "F[1]" )
( "PC<2>" "PC[2]" )
( "ALU<9>" "ALU[9]" )
( "Din<10>" "Din[10]" )
( "Acc<0>" "Acc[0]" )
( "Acc<2>" "Acc[2]" )
( "IR<10>" "IR[10]" )
( "Y<0>" "Y[0]" )
( "ALU<10>" "ALU[10]" )
( "IR<11>" "IR[11]" )
( "ALU<12>" "ALU[12]" )
( "Dout<6>" "Dout[6]" )
( "Din<8>" "Din[8]" )
( "Y<12>" "Y[12]" )
( "PC<4>" "PC[4]" )
( "Acc<3>" "Acc[3]" )
( "IR<1>" "IR[1]" )
( "Din<3>" "Din[3]" )
( "IR<7>" "IR[7]" )
( "Y<8>" "Y[8]" )
( "ALU<7>" "ALU[7]" )
( "PC<7>" "PC[7]" )
( "IR<5>" "IR[5]" )
( "Dout<14>" "Dout[14]" )
( "Acc<12>" "Acc[12]" )
( "F<2>" "F[2]" )
( "Acc<15>" "Acc[15]" )
( "IR<9>" "IR[9]" )
( "Addr<5>" "Addr[5]" )
( "Addr<7>" "Addr[7]" )
( "Acc<10>" "Acc[10]" )
( "IR<3>" "IR[3]" )
( "IR<12>" "IR[12]" )
( "M<0>" "M[0]" )
( "Y<4>" "Y[4]" )
( "Y<15>" "Y[15]" )
( "PC<9>" "PC[9]" )
( "M<1>" "M[1]" )
( "PC<13>" "PC[13]" )
( "Din<13>" "Din[13]" )
( "PC<5>" "PC[5]" )
( "Addr<4>" "Addr[4]" )
( "ALU<11>" "ALU[11]" )
( "Addr<9>" "Addr[9]" )
( "Acc<5>" "Acc[5]" )
( "Acc<1>" "Acc[1]" )
( "ALU<5>" "ALU[5]" )
( "Din<7>" "Din[7]" )
( "Addr<0>" "Addr[0]" )
( "Din<0>" "Din[0]" )
( "Din<2>" "Din[2]" )
 )
( inst
 )
( model
 )
( term
 )
( param
 )
 )
