<stg><name>example_stream_plus1<512, 512></name>


<trans_list>

<trans id="50" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="acc_last_V" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="acc_last_V" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="512" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="0" op_18_bw="0">
<![CDATA[
_Z11read_streamILi512ELi512EEvRN3hls6streamI9qdma_axisIXT_ELm0ELm0ELm0EELi0EEERS2_IXT0_ELm0ELm0ELm0EE.exit.critedge:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_V_last_V, i64 %s_axis_V_keep_V, i512 %s_axis_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="512" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="0" op_18_bw="0">
<![CDATA[
_Z11read_streamILi512ELi512EEvRN3hls6streamI9qdma_axisIXT_ELm0ELm0ELm0EELi0EEERS2_IXT0_ELm0ELm0ELm0EE.exit.critedge:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %m_axis_V_last_V, i64 %m_axis_V_keep_V, i512 %m_axis_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_Z11read_streamILi512ELi512EEvRN3hls6streamI9qdma_axisIXT_ELm0ELm0ELm0EELi0EEERS2_IXT0_ELm0ELm0ELm0EE.exit.critedge:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
_Z11read_streamILi512ELi512EEvRN3hls6streamI9qdma_axisIXT_ELm0ELm0ELm0EELi0EEERS2_IXT0_ELm0ELm0ELm0EE.exit.critedge:3 %br_ln0 = br void %_Z11read_streamILi512ELi512EEvRN3hls6streamI9qdma_axisIXT_ELm0ELm0ELm0EELi0EEERS2_IXT0_ELm0ELm0ELm0EE.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_Z11read_streamILi512ELi512EEvRN3hls6streamI9qdma_axisIXT_ELm0ELm0ELm0EELi0EEERS2_IXT0_ELm0ELm0ELm0EE.exit:0 %specloopname_ln96 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln96"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="577" op_0_bw="577" op_1_bw="512" op_2_bw="64" op_3_bw="1">
<![CDATA[
_Z11read_streamILi512ELi512EEvRN3hls6streamI9qdma_axisIXT_ELm0ELm0ELm0EELi0EEERS2_IXT0_ELm0ELm0ELm0EE.exit:1 %empty = read i577 @_ssdm_op_Read.axis.volatile.i512P0A.i64P0A.i1P0A, i512 %s_axis_V_data_V, i64 %s_axis_V_keep_V, i1 %s_axis_V_last_V

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="512" op_0_bw="577">
<![CDATA[
_Z11read_streamILi512ELi512EEvRN3hls6streamI9qdma_axisIXT_ELm0ELm0ELm0EELi0EEERS2_IXT0_ELm0ELm0ELm0EE.exit:2 %tmp_V = extractvalue i577 %empty

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="577">
<![CDATA[
_Z11read_streamILi512ELi512EEvRN3hls6streamI9qdma_axisIXT_ELm0ELm0ELm0EELi0EEERS2_IXT0_ELm0ELm0ELm0EE.exit:3 %tmp_V_1 = extractvalue i577 %empty

]]></Node>
<StgValue><ssdm name="tmp_V_1"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="577">
<![CDATA[
_Z11read_streamILi512ELi512EEvRN3hls6streamI9qdma_axisIXT_ELm0ELm0ELm0EELi0EEERS2_IXT0_ELm0ELm0ELm0EE.exit:4 %acc_last_V = extractvalue i577 %empty

]]></Node>
<StgValue><ssdm name="acc_last_V"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="512">
<![CDATA[
_Z11read_streamILi512ELi512EEvRN3hls6streamI9qdma_axisIXT_ELm0ELm0ELm0EELi0EEERS2_IXT0_ELm0ELm0ELm0EE.exit:5 %trunc_ln674 = trunc i512 %tmp_V

]]></Node>
<StgValue><ssdm name="trunc_ln674"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z11read_streamILi512ELi512EEvRN3hls6streamI9qdma_axisIXT_ELm0ELm0ELm0EELi0EEERS2_IXT0_ELm0ELm0ELm0EE.exit:6 %add_ln215 = add i32 %trunc_ln674, i32 1

]]></Node>
<StgValue><ssdm name="add_ln215"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z11read_streamILi512ELi512EEvRN3hls6streamI9qdma_axisIXT_ELm0ELm0ELm0EELi0EEERS2_IXT0_ELm0ELm0ELm0EE.exit:7 %p_Result_3_1 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_V, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_3_1"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z11read_streamILi512ELi512EEvRN3hls6streamI9qdma_axisIXT_ELm0ELm0ELm0EELi0EEERS2_IXT0_ELm0ELm0ELm0EE.exit:8 %add_ln215_1 = add i32 %p_Result_3_1, i32 1

]]></Node>
<StgValue><ssdm name="add_ln215_1"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z11read_streamILi512ELi512EEvRN3hls6streamI9qdma_axisIXT_ELm0ELm0ELm0EELi0EEERS2_IXT0_ELm0ELm0ELm0EE.exit:9 %p_Result_3_2 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_V, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="p_Result_3_2"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z11read_streamILi512ELi512EEvRN3hls6streamI9qdma_axisIXT_ELm0ELm0ELm0EELi0EEERS2_IXT0_ELm0ELm0ELm0EE.exit:10 %add_ln215_2 = add i32 %p_Result_3_2, i32 1

]]></Node>
<StgValue><ssdm name="add_ln215_2"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z11read_streamILi512ELi512EEvRN3hls6streamI9qdma_axisIXT_ELm0ELm0ELm0EELi0EEERS2_IXT0_ELm0ELm0ELm0EE.exit:11 %p_Result_3_3 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_V, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="p_Result_3_3"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z11read_streamILi512ELi512EEvRN3hls6streamI9qdma_axisIXT_ELm0ELm0ELm0EELi0EEERS2_IXT0_ELm0ELm0ELm0EE.exit:12 %add_ln215_3 = add i32 %p_Result_3_3, i32 1

]]></Node>
<StgValue><ssdm name="add_ln215_3"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z11read_streamILi512ELi512EEvRN3hls6streamI9qdma_axisIXT_ELm0ELm0ELm0EELi0EEERS2_IXT0_ELm0ELm0ELm0EE.exit:13 %p_Result_3_4 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_V, i32 128, i32 159

]]></Node>
<StgValue><ssdm name="p_Result_3_4"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z11read_streamILi512ELi512EEvRN3hls6streamI9qdma_axisIXT_ELm0ELm0ELm0EELi0EEERS2_IXT0_ELm0ELm0ELm0EE.exit:14 %add_ln215_4 = add i32 %p_Result_3_4, i32 1

]]></Node>
<StgValue><ssdm name="add_ln215_4"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z11read_streamILi512ELi512EEvRN3hls6streamI9qdma_axisIXT_ELm0ELm0ELm0EELi0EEERS2_IXT0_ELm0ELm0ELm0EE.exit:15 %p_Result_3_5 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_V, i32 160, i32 191

]]></Node>
<StgValue><ssdm name="p_Result_3_5"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z11read_streamILi512ELi512EEvRN3hls6streamI9qdma_axisIXT_ELm0ELm0ELm0EELi0EEERS2_IXT0_ELm0ELm0ELm0EE.exit:16 %add_ln215_5 = add i32 %p_Result_3_5, i32 1

]]></Node>
<StgValue><ssdm name="add_ln215_5"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z11read_streamILi512ELi512EEvRN3hls6streamI9qdma_axisIXT_ELm0ELm0ELm0EELi0EEERS2_IXT0_ELm0ELm0ELm0EE.exit:17 %p_Result_3_6 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_V, i32 192, i32 223

]]></Node>
<StgValue><ssdm name="p_Result_3_6"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z11read_streamILi512ELi512EEvRN3hls6streamI9qdma_axisIXT_ELm0ELm0ELm0EELi0EEERS2_IXT0_ELm0ELm0ELm0EE.exit:18 %add_ln215_6 = add i32 %p_Result_3_6, i32 1

]]></Node>
<StgValue><ssdm name="add_ln215_6"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z11read_streamILi512ELi512EEvRN3hls6streamI9qdma_axisIXT_ELm0ELm0ELm0EELi0EEERS2_IXT0_ELm0ELm0ELm0EE.exit:19 %p_Result_3_7 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_V, i32 224, i32 255

]]></Node>
<StgValue><ssdm name="p_Result_3_7"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z11read_streamILi512ELi512EEvRN3hls6streamI9qdma_axisIXT_ELm0ELm0ELm0EELi0EEERS2_IXT0_ELm0ELm0ELm0EE.exit:20 %add_ln215_7 = add i32 %p_Result_3_7, i32 1

]]></Node>
<StgValue><ssdm name="add_ln215_7"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z11read_streamILi512ELi512EEvRN3hls6streamI9qdma_axisIXT_ELm0ELm0ELm0EELi0EEERS2_IXT0_ELm0ELm0ELm0EE.exit:21 %p_Result_3_8 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_V, i32 256, i32 287

]]></Node>
<StgValue><ssdm name="p_Result_3_8"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z11read_streamILi512ELi512EEvRN3hls6streamI9qdma_axisIXT_ELm0ELm0ELm0EELi0EEERS2_IXT0_ELm0ELm0ELm0EE.exit:22 %add_ln215_8 = add i32 %p_Result_3_8, i32 1

]]></Node>
<StgValue><ssdm name="add_ln215_8"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z11read_streamILi512ELi512EEvRN3hls6streamI9qdma_axisIXT_ELm0ELm0ELm0EELi0EEERS2_IXT0_ELm0ELm0ELm0EE.exit:23 %p_Result_3_9 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_V, i32 288, i32 319

]]></Node>
<StgValue><ssdm name="p_Result_3_9"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z11read_streamILi512ELi512EEvRN3hls6streamI9qdma_axisIXT_ELm0ELm0ELm0EELi0EEERS2_IXT0_ELm0ELm0ELm0EE.exit:24 %add_ln215_9 = add i32 %p_Result_3_9, i32 1

]]></Node>
<StgValue><ssdm name="add_ln215_9"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z11read_streamILi512ELi512EEvRN3hls6streamI9qdma_axisIXT_ELm0ELm0ELm0EELi0EEERS2_IXT0_ELm0ELm0ELm0EE.exit:25 %p_Result_3_s = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_V, i32 320, i32 351

]]></Node>
<StgValue><ssdm name="p_Result_3_s"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z11read_streamILi512ELi512EEvRN3hls6streamI9qdma_axisIXT_ELm0ELm0ELm0EELi0EEERS2_IXT0_ELm0ELm0ELm0EE.exit:26 %add_ln215_10 = add i32 %p_Result_3_s, i32 1

]]></Node>
<StgValue><ssdm name="add_ln215_10"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z11read_streamILi512ELi512EEvRN3hls6streamI9qdma_axisIXT_ELm0ELm0ELm0EELi0EEERS2_IXT0_ELm0ELm0ELm0EE.exit:27 %p_Result_3_10 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_V, i32 352, i32 383

]]></Node>
<StgValue><ssdm name="p_Result_3_10"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z11read_streamILi512ELi512EEvRN3hls6streamI9qdma_axisIXT_ELm0ELm0ELm0EELi0EEERS2_IXT0_ELm0ELm0ELm0EE.exit:28 %add_ln215_11 = add i32 %p_Result_3_10, i32 1

]]></Node>
<StgValue><ssdm name="add_ln215_11"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z11read_streamILi512ELi512EEvRN3hls6streamI9qdma_axisIXT_ELm0ELm0ELm0EELi0EEERS2_IXT0_ELm0ELm0ELm0EE.exit:29 %p_Result_3_11 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_V, i32 384, i32 415

]]></Node>
<StgValue><ssdm name="p_Result_3_11"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z11read_streamILi512ELi512EEvRN3hls6streamI9qdma_axisIXT_ELm0ELm0ELm0EELi0EEERS2_IXT0_ELm0ELm0ELm0EE.exit:30 %add_ln215_12 = add i32 %p_Result_3_11, i32 1

]]></Node>
<StgValue><ssdm name="add_ln215_12"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z11read_streamILi512ELi512EEvRN3hls6streamI9qdma_axisIXT_ELm0ELm0ELm0EELi0EEERS2_IXT0_ELm0ELm0ELm0EE.exit:31 %p_Result_3_12 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_V, i32 416, i32 447

]]></Node>
<StgValue><ssdm name="p_Result_3_12"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z11read_streamILi512ELi512EEvRN3hls6streamI9qdma_axisIXT_ELm0ELm0ELm0EELi0EEERS2_IXT0_ELm0ELm0ELm0EE.exit:32 %add_ln215_13 = add i32 %p_Result_3_12, i32 1

]]></Node>
<StgValue><ssdm name="add_ln215_13"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z11read_streamILi512ELi512EEvRN3hls6streamI9qdma_axisIXT_ELm0ELm0ELm0EELi0EEERS2_IXT0_ELm0ELm0ELm0EE.exit:33 %p_Result_3_13 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_V, i32 448, i32 479

]]></Node>
<StgValue><ssdm name="p_Result_3_13"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z11read_streamILi512ELi512EEvRN3hls6streamI9qdma_axisIXT_ELm0ELm0ELm0EELi0EEERS2_IXT0_ELm0ELm0ELm0EE.exit:34 %add_ln215_14 = add i32 %p_Result_3_13, i32 1

]]></Node>
<StgValue><ssdm name="add_ln215_14"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z11read_streamILi512ELi512EEvRN3hls6streamI9qdma_axisIXT_ELm0ELm0ELm0EELi0EEERS2_IXT0_ELm0ELm0ELm0EE.exit:35 %p_Result_3_14 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_V, i32 480, i32 511

]]></Node>
<StgValue><ssdm name="p_Result_3_14"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z11read_streamILi512ELi512EEvRN3hls6streamI9qdma_axisIXT_ELm0ELm0ELm0EELi0EEERS2_IXT0_ELm0ELm0ELm0EE.exit:36 %add_ln215_15 = add i32 %p_Result_3_14, i32 1

]]></Node>
<StgValue><ssdm name="add_ln215_15"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="512" op_0_bw="512" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32">
<![CDATA[
_Z11read_streamILi512ELi512EEvRN3hls6streamI9qdma_axisIXT_ELm0ELm0ELm0EELi0EEERS2_IXT0_ELm0ELm0ELm0EE.exit:37 %p_Result_4_s = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln215_15, i32 %add_ln215_14, i32 %add_ln215_13, i32 %add_ln215_12, i32 %add_ln215_11, i32 %add_ln215_10, i32 %add_ln215_9, i32 %add_ln215_8, i32 %add_ln215_7, i32 %add_ln215_6, i32 %add_ln215_5, i32 %add_ln215_4, i32 %add_ln215_3, i32 %add_ln215_2, i32 %add_ln215_1, i32 %add_ln215

]]></Node>
<StgValue><ssdm name="p_Result_4_s"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="512" op_5_bw="64" op_6_bw="1">
<![CDATA[
_Z11read_streamILi512ELi512EEvRN3hls6streamI9qdma_axisIXT_ELm0ELm0ELm0EELi0EEERS2_IXT0_ELm0ELm0ELm0EE.exit:38 %write_ln401 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i1P0A, i512 %m_axis_V_data_V, i64 %m_axis_V_keep_V, i1 %m_axis_V_last_V, i512 %p_Result_4_s, i64 %tmp_V_1, i1 %acc_last_V

]]></Node>
<StgValue><ssdm name="write_ln401"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_Z11read_streamILi512ELi512EEvRN3hls6streamI9qdma_axisIXT_ELm0ELm0ELm0EELi0EEERS2_IXT0_ELm0ELm0ELm0EE.exit:39 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z11read_streamILi512ELi512EEvRN3hls6streamI9qdma_axisIXT_ELm0ELm0ELm0EELi0EEERS2_IXT0_ELm0ELm0ELm0EE.exit:40 %br_ln95 = br i1 %acc_last_V, void %_Z11read_streamILi512ELi512EEvRN3hls6streamI9qdma_axisIXT_ELm0ELm0ELm0EELi0EEERS2_IXT0_ELm0ELm0ELm0EE.exit, void

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0">
<![CDATA[
:0 %ret_ln104 = ret

]]></Node>
<StgValue><ssdm name="ret_ln104"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
