
---------- Begin Simulation Statistics ----------
final_tick                               161959200000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   1118                       # Simulator instruction rate (inst/s)
host_mem_usage                               28573060                       # Number of bytes of host memory used
host_op_rate                                     1146                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                121441.28                       # Real time elapsed on the host
host_tick_rate                                 411773                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   135778806                       # Number of instructions simulated
sim_ops                                     139154925                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050006                       # Number of seconds simulated
sim_ticks                                 50006185000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             73.936202                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  223623                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               302454                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4554                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             19503                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            267841                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              43489                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           52304                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             8815                       # Number of indirect misses.
system.cpu.branchPred.lookups                  503951                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   91397                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5779                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2841569                       # Number of instructions committed
system.cpu.committedOps                       3209298                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.179183                       # CPI: cycles per instruction
system.cpu.discardedOps                         58424                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1482940                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            782612                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           363146                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7741814                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.239281                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4555                       # number of quiesce instructions executed
system.cpu.numCycles                         11875436                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4555                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1766549     55.04%     55.04% # Class of committed instruction
system.cpu.op_class_0::IntMult                  15935      0.50%     55.54% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::MemRead                 864764     26.95%     82.49% # Class of committed instruction
system.cpu.op_class_0::MemWrite                562050     17.51%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3209298                       # Class of committed instruction
system.cpu.quiesceCycles                     68134460                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4133622                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          327                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6291                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         12694                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 161959200000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 161959200000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 161959200000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 161959200000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1991336                       # Transaction distribution
system.membus.trans_dist::ReadResp            1995986                       # Transaction distribution
system.membus.trans_dist::WriteReq            1242574                       # Transaction distribution
system.membus.trans_dist::WriteResp           1242574                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3642                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2624                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1770                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1771                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            253                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4397                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          604                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          604                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port         1057                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        18530                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        17446                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        73068                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       110101                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      6376222                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      6376222                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6486927                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        16192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        16192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port        22976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        37060                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       604864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave       102021                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       766921                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    204037232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    204037232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               204820345                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3245711                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000108                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.010413                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3245359     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     352      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3245711                       # Request fanout histogram
system.membus.reqLayer6.occupancy          8886058170                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.8                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            92126499                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             1555968                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            18203997                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 161959200000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           85594388                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        12360528612                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             24.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1271000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 161959200000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       327680                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       409600                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       327680                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       409600                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         2560                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        84480                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma        10240                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        92160                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      6552789                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1638197                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      8190987                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1638197                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      6552789                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      8190987                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      8190987                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      8190987                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     16381974                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 161959200000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 161959200000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 161959200000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2548224                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2548224                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      4155335                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      4155335                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          776                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1624                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        26696                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        43260                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           80                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          140                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           96                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          112                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        73068                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       315656                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        57344                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       373000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       180224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     12636170                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     12824586                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        57344                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        81920                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        25600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        46080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         8464                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         8464                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     13407118                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1090                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2552                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        29368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        67980                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           75                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          220                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total       102021                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      5049404                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       917504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5966908                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      2883584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    202178580                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    205193236                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       917504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      1310720                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       409600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       737280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       135200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       135200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    213445365                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        22624646626                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             45.2                       # Network utilization (%)
system.acctest.local_bus.numRequests         14781387                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          753                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        13000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.22                       # Average queue length
system.acctest.local_bus.maxQueueLength             7                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  18183307481                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         36.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  11806151000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         23.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 161959200000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 161959200000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 161959200000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       917504                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       524288                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1966080                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       524288                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       393216                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       917504                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        28672                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       393216                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       442368                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        12288                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       143360                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     18347810                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma      2621116                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      7863347                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma     10484463                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     39316737                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0     10484463                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      7863347                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     18347810                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     18347810                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma      2621116                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     18347810                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     18347810                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     57664547                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 161959200000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 161959200000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 161959200000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 161959200000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 161959200000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 161959200000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 161959200000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       393216                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       917504                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      1310720                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       393216                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       135200                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       528416                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       917504                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       929792                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       393216                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         4232                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       397448                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      7863347                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     18347810                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       26211158                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      7863347                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2703666                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total      10567013                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      7863347                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     26211158                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2703666                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      36778171                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 161959200000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1986703                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1986703                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1201408                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1201408                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]       129156                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      6223882                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        16384                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         2560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         4240                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      6376222                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      4131900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    199163924                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       135200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    204037232                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      4016041                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      4016041    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      4016041                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   9677265295                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         19.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  11134845000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         22.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 161959200000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     99554592                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      2490368                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      2883584                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    104928544                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      2529820                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      2559036                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      5088856                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     24888648                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        77824                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        90112                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     25056584                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       632455                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        80004                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       712459                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1990845572                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     49801200                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     57664547                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2098311319                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     50590142                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     51174390                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total    101764532                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2041435714                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma    100975589                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     57664547                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2200075851                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 161959200000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 161959200000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 161959200000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 161959200000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    150080244                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     73793536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       327680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    224201460                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     87426116                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    128385044                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    215811160                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     37520061                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      2306048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     39836349                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     21856529                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      4012037                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     25868566                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   3001233627                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1475688177                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      6552789                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4483474594                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1748306055                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2567383295                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4315689349                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4749539682                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4043071472                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      6552789                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8799163943                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 161959200000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 161959200000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 161959200000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 161959200000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 161959200000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 161959200000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 161959200000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 161959200000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 161959200000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 161959200000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 161959200000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 161959200000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 161959200000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 161959200000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 161959200000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 161959200000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 161959200000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 161959200000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 161959200000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        16192                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data        22976                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        39168                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        16192                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        16192                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          253                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data          359                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          612                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       323800                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       459463                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         783263                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       323800                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       323800                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       323800                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       459463                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        783263                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 161959200000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 161959200000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 161959200000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 161959200000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 161959200000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 161959200000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 161959200000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 161959200000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 161959200000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 161959200000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 161959200000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 161959200000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 161959200000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 161959200000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      1641532                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    125370388                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       135200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         371712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          127518832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       233088                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      2490368                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     73793536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        81920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        77123200                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        25666                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1958917                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         2120                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5808                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1992511                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3642                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        38912                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      1153024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma         1280                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1205050                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     32826579                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2507097632                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2703666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           7433320                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2550061197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4661183                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     49801200                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1475688177                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma     10484463                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1638197                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1542273221                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4661183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     82627779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3982785809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma     10484463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1638197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2703666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          7433320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4092334418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3619.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     64578.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   3110860.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      8192.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples      1280.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      2120.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5742.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000235172000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3519                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3519                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3559900                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1279975                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1992511                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1205050                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1992511                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1205050                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1147                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    23                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            124338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            124539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            124394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            124459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            124465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            124673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            124492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            124488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            124536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            124514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           124433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           124448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           124391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           124468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           124393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           124333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             75301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             75449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             75288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             75318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             75303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             75335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             75292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             75257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             75290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             75295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            75296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            75299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            75303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            75369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            75336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            75306                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.71                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.30                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  67051566575                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9956820000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            119324871575                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33671.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59921.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      5373                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1856549                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1121113                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.04                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                    13                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1992498                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1205050                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7299                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2773                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6379                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7766                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1720506                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   70837                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   69687                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   69348                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    6225                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   12232                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   3941                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   3650                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   7290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   1199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1063                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  85629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 197719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 189015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  88591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  29705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  26655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  24295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  25621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  27492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  23868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  19655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  15958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  15798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  16529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  16402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  19293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  18633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  17105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  14943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  12463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  11087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  10727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  10509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  10423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  10368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  10286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  10248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  10247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  10398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  11007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  11561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  12917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  12459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  11450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  10709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  10740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  10752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  10730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  10941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  11048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   4314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   7179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  12215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  16103                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       218737                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    935.229431                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   855.136385                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   239.804087                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5925      2.71%      2.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5239      2.40%      5.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3346      1.53%      6.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3931      1.80%      8.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4677      2.14%     10.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3179      1.45%     12.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3053      1.40%     13.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3361      1.54%     14.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       186026     85.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       218737                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3519                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     565.606706                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    902.323825                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2381     67.66%     67.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            8      0.23%     67.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            5      0.14%     68.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.03%     68.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            4      0.11%     68.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            6      0.17%     68.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            2      0.06%     68.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          386     10.97%     79.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            2      0.06%     79.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            3      0.09%     79.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            4      0.11%     79.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            6      0.17%     79.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            4      0.11%     79.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            2      0.06%     79.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            7      0.20%     80.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          615     17.48%     97.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.03%     97.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.03%     97.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            2      0.06%     97.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.03%     97.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            3      0.09%     97.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           60      1.71%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            1      0.03%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-3967            2      0.06%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            6      0.17%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.03%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            1      0.03%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            4      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3519                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3519                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     342.437340                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     65.824192                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    468.023891                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           2268     64.45%     64.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            49      1.39%     65.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            20      0.57%     66.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           15      0.43%     66.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            5      0.14%     66.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           16      0.45%     67.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      0.09%     67.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      0.09%     67.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      0.06%     67.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            4      0.11%     67.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.03%     67.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            2      0.06%     67.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            5      0.14%     68.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            3      0.09%     68.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.03%     68.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.03%     68.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      0.03%     68.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            2      0.06%     68.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.03%     68.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.03%     68.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.03%     68.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.03%     68.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            2      0.06%     68.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            2      0.06%     68.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.03%     68.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           69      1.96%     70.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055         1039     29.53%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1152-1183            1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3519                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              127447296                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   73408                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                77122368                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               127518832                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             77123200                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2548.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1542.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2550.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1542.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        31.96                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    19.91                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   12.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   50004714625                       # Total gap between requests
system.mem_ctrls.avgGap                      15638.39                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      1641532                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    125301204                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       135200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       367488                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       233344                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      2490368                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     73792448                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       524288                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        81920                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 32826579.352134138346                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2505714123.162964820862                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2703665.556570651941                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 7348850.947137839161                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4666302.778346318752                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 49801199.591610513628                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1475666420.063838005066                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 10484463.071918003261                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1638197.354987188010                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        25666                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1958917                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         2120                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5808                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3642                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        38912                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      1153024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma         1280                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   2476565215                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 116352321665                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    238094100                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    257890595                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  21433271245                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  33423341440                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 943687783065                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   4941085085                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   3100583445                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     96492.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59396.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    112308.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     44402.65                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5885027.80                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    858946.89                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    818445.92                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    603159.80                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   2422330.82                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         107942639.849990                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         75340943.999994                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3621882393.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1674722406.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     478742783.399897                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     987831622.499953                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     255279430.800011                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       7201742221.050231                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        144.017030                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  12941335530                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2705220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  34363300470                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 161959200000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                9110                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4555                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9349321.542261                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2735413.109858                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4555    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value         1500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     23059750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4555                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    119373040375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  42586159625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 161959200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1106955                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1106955                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1106955                       # number of overall hits
system.cpu.icache.overall_hits::total         1106955                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          253                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            253                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          253                       # number of overall misses
system.cpu.icache.overall_misses::total           253                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10983750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10983750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10983750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10983750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1107208                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1107208                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1107208                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1107208                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000229                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000229                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000229                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000229                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43414.031621                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43414.031621                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43414.031621                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43414.031621                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          253                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          253                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          253                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          253                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10586375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10586375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10586375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10586375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000229                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000229                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000229                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000229                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41843.379447                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41843.379447                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41843.379447                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41843.379447                       # average overall mshr miss latency
system.cpu.icache.replacements                     98                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1106955                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1106955                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          253                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           253                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10983750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10983750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1107208                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1107208                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000229                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000229                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43414.031621                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43414.031621                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          253                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          253                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10586375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10586375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000229                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000229                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41843.379447                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41843.379447                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 161959200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           433.742320                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10547424                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                98                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          107626.775510                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   433.742320                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.847153                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.847153                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          435                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          434                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.849609                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2214669                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2214669                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 161959200000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 161959200000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 161959200000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1379997                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1379997                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1379997                       # number of overall hits
system.cpu.dcache.overall_hits::total         1379997                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         7706                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           7706                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         7706                       # number of overall misses
system.cpu.dcache.overall_misses::total          7706                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    578450875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    578450875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    578450875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    578450875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1387703                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1387703                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1387703                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1387703                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005553                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005553                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005553                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005553                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75064.998053                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75064.998053                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75064.998053                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75064.998053                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3642                       # number of writebacks
system.cpu.dcache.writebacks::total              3642                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1539                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1539                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1539                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1539                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         6167                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         6167                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         6167                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6167                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        45799                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        45799                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    463639625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    463639625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    463639625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    463639625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    100625750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    100625750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004444                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004444                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004444                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004444                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75180.740230                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75180.740230                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75180.740230                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75180.740230                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2197.116749                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2197.116749                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   6168                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       862676                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          862676                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4411                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4411                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    341637750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    341637750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       867087                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       867087                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005087                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005087                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77451.314895                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77451.314895                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           14                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4397                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4397                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4633                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4633                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    334324500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    334324500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    100625750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    100625750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005071                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005071                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76034.682738                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76034.682738                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21719.350313                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21719.350313                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       517321                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         517321                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3295                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3295                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    236813125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    236813125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       520616                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       520616                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006329                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006329                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71870.447648                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71870.447648                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1525                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1525                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1770                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1770                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        41166                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        41166                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    129315125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    129315125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003400                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003400                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73059.392655                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73059.392655                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 161959200000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              584494                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6168                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             94.762322                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           87                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          367                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           47                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5556980                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5556980                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 161959200000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 161959200000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               161961186250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   1118                       # Simulator instruction rate (inst/s)
host_mem_usage                               28581908                       # Number of bytes of host memory used
host_op_rate                                     1146                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                121456.90                       # Real time elapsed on the host
host_tick_rate                                 411736                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   135780478                       # Number of instructions simulated
sim_ops                                     139156990                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050008                       # Number of seconds simulated
sim_ticks                                 50008171250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             73.926060                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  223718                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               302624                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4554                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             19522                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            267886                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              43489                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           52304                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             8815                       # Number of indirect misses.
system.cpu.branchPred.lookups                  504219                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   91481                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5779                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2843241                       # Number of instructions committed
system.cpu.committedOps                       3211363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.177843                       # CPI: cycles per instruction
system.cpu.discardedOps                         58479                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1483983                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            783031                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           363315                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7742912                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.239358                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4555                       # number of quiesce instructions executed
system.cpu.numCycles                         11878614                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4555                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1767749     55.05%     55.05% # Class of committed instruction
system.cpu.op_class_0::IntMult                  15936      0.50%     55.54% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.54% # Class of committed instruction
system.cpu.op_class_0::MemRead                 865233     26.94%     82.49% # Class of committed instruction
system.cpu.op_class_0::MemWrite                562444     17.51%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3211363                       # Class of committed instruction
system.cpu.quiesceCycles                     68134460                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4135702                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          328                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6304                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         12720                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 161961186250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 161961186250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 161961186250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 161961186250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1991336                       # Transaction distribution
system.membus.trans_dist::ReadResp            1995999                       # Transaction distribution
system.membus.trans_dist::WriteReq            1242574                       # Transaction distribution
system.membus.trans_dist::WriteResp           1242574                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3650                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2629                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1770                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1771                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            256                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4407                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          613                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          613                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port         1060                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        18530                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        17473                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        73068                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       110131                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      6376222                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      6376222                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6486966                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        16384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        16384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port        23040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        37060                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       605952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave       102021                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       768073                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    204037232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    204037232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               204821689                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3245724                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000109                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.010428                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3245371     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     353      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3245724                       # Request fanout histogram
system.membus.reqLayer6.occupancy          8886117795                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.8                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            92126499                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             1567718                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            18203997                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 161961186250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           85651888                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        12360528612                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             24.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1286000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 161961186250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       327680                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       409600                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       327680                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       409600                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         2560                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        84480                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma        10240                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        92160                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      6552529                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1638132                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      8190661                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1638132                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      6552529                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      8190661                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      8190661                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      8190661                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     16381323                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 161961186250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 161961186250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 161961186250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2548224                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2548224                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      4155335                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      4155335                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          776                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1624                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        26696                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        43260                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           80                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          140                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           96                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          112                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        73068                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       315656                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        57344                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       373000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       180224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     12636170                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     12824586                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        57344                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        81920                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        25600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        46080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         8464                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         8464                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     13407118                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1090                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2552                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        29368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        67980                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           75                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          220                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total       102021                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      5049404                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       917504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5966908                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      2883584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    202178580                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    205193236                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       917504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      1310720                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       409600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       737280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       135200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       135200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    213445365                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        22624646626                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             45.2                       # Network utilization (%)
system.acctest.local_bus.numRequests         14781387                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          753                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        13000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.22                       # Average queue length
system.acctest.local_bus.maxQueueLength             7                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  18183307481                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         36.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  11806151000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         23.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 161961186250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 161961186250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 161961186250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       917504                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       524288                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1966080                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       524288                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       393216                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       917504                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        28672                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       393216                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       442368                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        12288                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       143360                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     18347082                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma      2621012                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      7863035                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma     10484047                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     39315175                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0     10484047                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      7863035                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     18347082                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     18347082                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma      2621012                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     18347082                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     18347082                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     57662257                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 161961186250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 161961186250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 161961186250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 161961186250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 161961186250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 161961186250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 161961186250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       393216                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       917504                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      1310720                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       393216                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       135200                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       528416                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       917504                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       929792                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       393216                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         4232                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       397448                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      7863035                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     18347082                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       26210117                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      7863035                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2703558                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total      10566593                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      7863035                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     26210117                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2703558                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      36776710                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 161961186250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1986703                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1986703                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1201408                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1201408                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]       129156                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      6223882                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        16384                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         2560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         4240                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      6376222                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      4131900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    199163924                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       135200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    204037232                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      4016041                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      4016041    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      4016041                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   9677265295                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         19.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  11134845000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         22.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 161961186250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     99558776                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      2490368                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      2883584                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    104932728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      2529904                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      2559036                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      5088940                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     24889694                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        77824                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        90112                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     25057630                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       632476                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        80004                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       712480                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1990850165                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     49799222                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     57662257                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2098311643                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     50589812                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     51172357                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total    101762170                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2041439978                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma    100971579                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     57662257                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2200073813                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 161961186250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 161961186250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 161961186250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 161961186250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    150104076                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     73793536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       327680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    224225292                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     87438032                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    128385044                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    215823076                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     37526019                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      2306048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     39842307                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     21859508                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      4012037                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     25871545                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   3001590985                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1475629565                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      6552529                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4483773079                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1748474895                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2567281322                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4315756218                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4750065880                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4042910887                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      6552529                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8799529297                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 161961186250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 161961186250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 161961186250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 161961186250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 161961186250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 161961186250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 161961186250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 161961186250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 161961186250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 161961186250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 161961186250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 161961186250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 161961186250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 161961186250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 161961186250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 161961186250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 161961186250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 161961186250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 161961186250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        16384                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data        23040                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        39424                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        16384                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        16384                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          256                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data          360                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          616                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       327626                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       460725                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         788351                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       327626                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       327626                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       327626                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       460725                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        788351                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 161961186250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 161961186250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 161961186250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 161961186250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 161961186250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 161961186250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 161961186250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 161961186250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 161961186250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 161961186250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 161961186250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 161961186250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 161961186250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 161961186250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      1641532                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    125370388                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       135200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         372288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          127519408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       233600                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      2490368                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     73793536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        81920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        77123712                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        25666                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1958917                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         2120                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5817                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1992520                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3650                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        38912                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      1153024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma         1280                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1205058                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     32825276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2506998054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2703558                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           7444543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2549971431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4671237                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     49799222                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1475629565                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma     10484047                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1638132                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1542222202                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4671237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     82624497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3982627619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma     10484047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1638132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2703558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          7444543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4092193633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3627.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     64578.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   3110860.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      8192.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples      1280.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      2120.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5751.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000235172000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3519                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3519                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3559927                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1279975                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1992520                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1205058                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1992520                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1205058                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1147                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    23                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            124338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            124543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            124394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            124462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            124465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            124673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            124493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            124488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            124537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            124514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           124433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           124448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           124391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           124468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           124393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           124333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             75301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             75449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             75288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             75318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             75303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             75335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             75292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             75257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             75290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             75295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            75296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            75299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            75303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            75369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            75336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            75306                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.71                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.30                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  67051656575                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9956865000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            119325197825                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33671.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59921.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      5373                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1856554                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1121113                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.04                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                    13                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1992507                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1205058                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2773                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6379                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7766                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1720506                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   70837                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   69687                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   69348                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    6225                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   12232                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   3941                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   3650                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   7290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   1199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1063                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  85630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 197720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 189016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  88592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  29706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  26656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  24296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  25622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  27492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  23868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  19655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  15958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  15798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  16529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  16402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  19293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  18633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  17105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  14943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  12463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  11087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  10727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  10509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  10423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  10368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  10286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  10248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  10247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  10398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  11007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  11561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  12917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  12459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  11450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  10709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  10740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  10752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  10730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  10941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  11048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   4314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   7179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  12215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  16103                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       218743                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    935.208167                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   855.093883                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   239.835459                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5927      2.71%      2.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5242      2.40%      5.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3347      1.53%      6.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3931      1.80%      8.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4677      2.14%     10.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3179      1.45%     12.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3053      1.40%     13.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3361      1.54%     14.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       186026     85.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       218743                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3519                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     565.606706                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    902.323825                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2381     67.66%     67.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            8      0.23%     67.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            5      0.14%     68.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.03%     68.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            4      0.11%     68.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            6      0.17%     68.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            2      0.06%     68.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          386     10.97%     79.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            2      0.06%     79.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            3      0.09%     79.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            4      0.11%     79.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            6      0.17%     79.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            4      0.11%     79.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            2      0.06%     79.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            7      0.20%     80.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          615     17.48%     97.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.03%     97.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.03%     97.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            2      0.06%     97.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.03%     97.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            3      0.09%     97.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           60      1.71%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            1      0.03%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-3967            2      0.06%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            6      0.17%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.03%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            1      0.03%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            4      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3519                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3519                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     342.437340                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     65.824192                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    468.023891                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           2268     64.45%     64.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            49      1.39%     65.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            20      0.57%     66.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           15      0.43%     66.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            5      0.14%     66.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           16      0.45%     67.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      0.09%     67.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      0.09%     67.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      0.06%     67.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            4      0.11%     67.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.03%     67.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            2      0.06%     67.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            5      0.14%     68.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            3      0.09%     68.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.03%     68.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.03%     68.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      0.03%     68.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            2      0.06%     68.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.03%     68.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.03%     68.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.03%     68.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.03%     68.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            2      0.06%     68.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            2      0.06%     68.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.03%     68.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           69      1.96%     70.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055         1039     29.53%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1152-1183            1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3519                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              127447872                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   73408                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                77122368                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               127519408                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             77123712                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2548.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1542.20                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2549.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1542.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        31.96                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    19.91                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   12.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   50008203750                       # Total gap between requests
system.mem_ctrls.avgGap                      15639.40                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      1641532                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    125301204                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       135200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       368064                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       233344                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      2490368                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     73792448                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       524288                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        81920                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 32825275.529346618801                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2505614599.934005737305                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2703558.171005903743                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 7360077.179386959411                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4666117.439757407643                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 49799221.562216199934                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1475607808.793848037720                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 10484046.644677095115                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1638132.288230795879                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        25666                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1958917                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         2120                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5817                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3650                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        38912                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      1153024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma         1280                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   2476565215                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 116352321665                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    238094100                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    258216845                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  21433271245                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  33423341440                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 943687783065                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   4941085085                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   3100583445                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     96492.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59396.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    112308.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     44390.04                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5872129.11                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    858946.89                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    818445.92                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    603159.80                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   2422330.82                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         107944613.549990                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         75343010.399994                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3621898762.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1674722406.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     478779947.099897                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     987883351.162453                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     255280805.400011                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       7201852896.862731                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        144.013523                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  12941371780                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2705430000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  34365040470                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 161961186250                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                9110                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4555                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9349321.542261                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2735413.109858                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4555    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value         1500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     23059750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4555                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    119375026625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  42586159625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 161961186250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1107507                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1107507                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1107507                       # number of overall hits
system.cpu.icache.overall_hits::total         1107507                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          256                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            256                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          256                       # number of overall misses
system.cpu.icache.overall_misses::total           256                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     11113125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11113125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     11113125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11113125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1107763                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1107763                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1107763                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1107763                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000231                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000231                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000231                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000231                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43410.644531                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43410.644531                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43410.644531                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43410.644531                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          256                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          256                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          256                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          256                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10711375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10711375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10711375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10711375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000231                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000231                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000231                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000231                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41841.308594                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41841.308594                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41841.308594                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41841.308594                       # average overall mshr miss latency
system.cpu.icache.replacements                    101                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1107507                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1107507                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          256                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           256                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     11113125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11113125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1107763                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1107763                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000231                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000231                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43410.644531                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43410.644531                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          256                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          256                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10711375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10711375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000231                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000231                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41841.308594                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41841.308594                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 161961186250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           433.742370                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            41124905                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               536                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          76725.569030                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   433.742370                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.847153                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.847153                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          435                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          431                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.849609                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2215782                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2215782                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 161961186250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 161961186250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 161961186250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1380867                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1380867                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1380867                       # number of overall hits
system.cpu.dcache.overall_hits::total         1380867                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         7716                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           7716                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         7716                       # number of overall misses
system.cpu.dcache.overall_misses::total          7716                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    579129625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    579129625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    579129625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    579129625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1388583                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1388583                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1388583                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1388583                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005557                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005557                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005557                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005557                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75055.679756                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75055.679756                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75055.679756                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75055.679756                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3650                       # number of writebacks
system.cpu.dcache.writebacks::total              3650                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1539                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1539                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1539                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1539                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         6177                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         6177                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         6177                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6177                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        45799                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        45799                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    464303000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    464303000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    464303000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    464303000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    100625750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    100625750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004448                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004448                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004448                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004448                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75166.423830                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75166.423830                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75166.423830                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75166.423830                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2197.116749                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2197.116749                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   6178                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       863152                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          863152                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4421                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4421                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    342316500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    342316500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       867573                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       867573                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005096                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005096                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77429.653924                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77429.653924                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           14                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4407                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4407                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4633                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4633                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    334987875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    334987875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    100625750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    100625750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005080                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005080                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76012.678693                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76012.678693                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21719.350313                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21719.350313                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       517715                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         517715                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3295                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3295                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    236813125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    236813125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       521010                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       521010                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006324                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006324                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71870.447648                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71870.447648                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1525                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1525                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1770                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1770                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        41166                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        41166                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    129315125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    129315125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003397                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003397                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73059.392655                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73059.392655                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 161961186250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1399307                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6690                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            209.163976                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           89                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          359                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           47                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5560510                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5560510                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 161961186250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 161961186250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
