
/*******************************************************************
*
* CAUTION: This file is automatically generated by libgen.
* Version: Xilinx EDK 12.4 EDK_MS4.81d
* DO NOT EDIT.
*
* Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

* 
* Description: Driver parameters
*
*******************************************************************/

#define STDIN_BASEADDRESS 0x83E00000
#define STDOUT_BASEADDRESS 0x83E00000

/******************************************************************/

/* Definitions for driver MPMC */
#define XPAR_XMPMC_NUM_INSTANCES 1

/* Definitions for peripheral DDR_SDRAM */
#define XPAR_DDR_SDRAM_DEVICE_ID 0
#define XPAR_DDR_SDRAM_MPMC_CTRL_BASEADDR 0xFFFFFFFF
#define XPAR_DDR_SDRAM_INCLUDE_ECC_SUPPORT 0
#define XPAR_DDR_SDRAM_USE_STATIC_PHY 0
#define XPAR_DDR_SDRAM_PM_ENABLE 0
#define XPAR_DDR_SDRAM_NUM_PORTS 1
#define XPAR_DDR_SDRAM_MEM_DATA_WIDTH 32
#define XPAR_DDR_SDRAM_MEM_PART_NUM_BANK_BITS 2
#define XPAR_DDR_SDRAM_MEM_PART_NUM_ROW_BITS 13
#define XPAR_DDR_SDRAM_MEM_PART_NUM_COL_BITS 9
#define XPAR_DDR_SDRAM_MEM_TYPE DDR
#define XPAR_DDR_SDRAM_ECC_SEC_THRESHOLD 1
#define XPAR_DDR_SDRAM_ECC_DEC_THRESHOLD 1
#define XPAR_DDR_SDRAM_ECC_PEC_THRESHOLD 1
#define XPAR_DDR_SDRAM_MEM_DQS_WIDTH 4
#define XPAR_DDR_SDRAM_MPMC_CLK0_PERIOD_PS 10000


/******************************************************************/


/* Definitions for peripheral DDR_SDRAM */
#define XPAR_DDR_SDRAM_MPMC_BASEADDR 0x00000000
#define XPAR_DDR_SDRAM_MPMC_HIGHADDR 0x03FFFFFF
#define XPAR_DDR_SDRAM_BASEADDR_CTRL0 0x000
#define XPAR_DDR_SDRAM_HIGHADDR_CTRL0 0x009
#define XPAR_DDR_SDRAM_BASEADDR_CTRL1 0x00a
#define XPAR_DDR_SDRAM_HIGHADDR_CTRL1 0x00f
#define XPAR_DDR_SDRAM_BASEADDR_CTRL2 0x010
#define XPAR_DDR_SDRAM_HIGHADDR_CTRL2 0x019
#define XPAR_DDR_SDRAM_BASEADDR_CTRL3 0x01a
#define XPAR_DDR_SDRAM_HIGHADDR_CTRL3 0x01f
#define XPAR_DDR_SDRAM_BASEADDR_CTRL4 0x020
#define XPAR_DDR_SDRAM_HIGHADDR_CTRL4 0x029
#define XPAR_DDR_SDRAM_BASEADDR_CTRL5 0x02a
#define XPAR_DDR_SDRAM_HIGHADDR_CTRL5 0x02f
#define XPAR_DDR_SDRAM_BASEADDR_CTRL6 0x030
#define XPAR_DDR_SDRAM_HIGHADDR_CTRL6 0x03b
#define XPAR_DDR_SDRAM_BASEADDR_CTRL7 0x03c
#define XPAR_DDR_SDRAM_HIGHADDR_CTRL7 0x043
#define XPAR_DDR_SDRAM_BASEADDR_CTRL8 0x044
#define XPAR_DDR_SDRAM_HIGHADDR_CTRL8 0x053
#define XPAR_DDR_SDRAM_BASEADDR_CTRL9 0x054
#define XPAR_DDR_SDRAM_HIGHADDR_CTRL9 0x05f
#define XPAR_DDR_SDRAM_BASEADDR_CTRL10 0x060
#define XPAR_DDR_SDRAM_HIGHADDR_CTRL10 0x06f
#define XPAR_DDR_SDRAM_BASEADDR_CTRL11 0x070
#define XPAR_DDR_SDRAM_HIGHADDR_CTRL11 0x07b
#define XPAR_DDR_SDRAM_BASEADDR_CTRL12 0x07c
#define XPAR_DDR_SDRAM_HIGHADDR_CTRL12 0x08b
#define XPAR_DDR_SDRAM_BASEADDR_CTRL13 0x08c
#define XPAR_DDR_SDRAM_HIGHADDR_CTRL13 0x097
#define XPAR_DDR_SDRAM_BASEADDR_CTRL14 0x098
#define XPAR_DDR_SDRAM_HIGHADDR_CTRL14 0x0a0
#define XPAR_DDR_SDRAM_BASEADDR_CTRL15 0x0a1
#define XPAR_DDR_SDRAM_HIGHADDR_CTRL15 0x0a2
#define XPAR_DDR_SDRAM_BASEADDR_CTRL16 0x0d9
#define XPAR_DDR_SDRAM_HIGHADDR_CTRL16 0x0da


/******************************************************************/

/* Canonical definitions for peripheral DDR_SDRAM */
#define XPAR_MPMC_0_DEVICE_ID XPAR_DDR_SDRAM_DEVICE_ID
#define XPAR_MPMC_0_MPMC_BASEADDR 0x00000000
#define XPAR_MPMC_0_MPMC_HIGHADDR 0x03FFFFFF
#define XPAR_MPMC_0_MPMC_CTRL_BASEADDR 0xFFFFFFFF
#define XPAR_MPMC_0_INCLUDE_ECC_SUPPORT 0
#define XPAR_MPMC_0_USE_STATIC_PHY 0
#define XPAR_MPMC_0_PM_ENABLE 0
#define XPAR_MPMC_0_NUM_PORTS 1
#define XPAR_MPMC_0_MEM_DATA_WIDTH 32
#define XPAR_MPMC_0_MEM_PART_NUM_BANK_BITS 2
#define XPAR_MPMC_0_MEM_PART_NUM_ROW_BITS 13
#define XPAR_MPMC_0_MEM_PART_NUM_COL_BITS 9
#define XPAR_MPMC_0_MEM_TYPE DDR
#define XPAR_MPMC_0_ECC_SEC_THRESHOLD 1
#define XPAR_MPMC_0_ECC_DEC_THRESHOLD 1
#define XPAR_MPMC_0_ECC_PEC_THRESHOLD 1
#define XPAR_MPMC_0_MEM_DQS_WIDTH 4
#define XPAR_MPMC_0_MPMC_CLK0_PERIOD_PS 10000


/******************************************************************/

/* Definitions for driver IIC */
#define XPAR_XIIC_NUM_INSTANCES 1

/* Definitions for peripheral IIC_BUS */
#define XPAR_IIC_BUS_DEVICE_ID 0
#define XPAR_IIC_BUS_BASEADDR 0x81600000
#define XPAR_IIC_BUS_HIGHADDR 0x8160FFFF
#define XPAR_IIC_BUS_TEN_BIT_ADR 0
#define XPAR_IIC_BUS_GPO_WIDTH 1


/******************************************************************/

/* Canonical definitions for peripheral IIC_BUS */
#define XPAR_IIC_0_DEVICE_ID XPAR_IIC_BUS_DEVICE_ID
#define XPAR_IIC_0_BASEADDR 0x81600000
#define XPAR_IIC_0_HIGHADDR 0x8160FFFF
#define XPAR_IIC_0_TEN_BIT_ADR 0
#define XPAR_IIC_0_GPO_WIDTH 1


/******************************************************************/

/* Definitions for driver GPIO */
#define XPAR_XGPIO_NUM_INSTANCES 2

/* Definitions for peripheral LCD_OPTIONAL */
#define XPAR_LCD_OPTIONAL_BASEADDR 0x81420000
#define XPAR_LCD_OPTIONAL_HIGHADDR 0x8142FFFF
#define XPAR_LCD_OPTIONAL_DEVICE_ID 0
#define XPAR_LCD_OPTIONAL_INTERRUPT_PRESENT 0
#define XPAR_LCD_OPTIONAL_IS_DUAL 0


/* Definitions for peripheral LEDS_8BIT */
#define XPAR_LEDS_8BIT_BASEADDR 0x81400000
#define XPAR_LEDS_8BIT_HIGHADDR 0x8140FFFF
#define XPAR_LEDS_8BIT_DEVICE_ID 1
#define XPAR_LEDS_8BIT_INTERRUPT_PRESENT 0
#define XPAR_LEDS_8BIT_IS_DUAL 0


/******************************************************************/

/* Definitions for driver PCI */
#define XPAR_XPCI_NUM_INSTANCES 1

/* Definitions for peripheral PCI32_BRIDGE */
#define XPAR_PCI32_BRIDGE_DEVICE_ID 0
#define XPAR_PCI32_BRIDGE_BASEADDR 0x85E00000
#define XPAR_PCI32_BRIDGE_HIGHADDR 0x85E0FFFF
#define XPAR_PCI32_BRIDGE_PCIBAR_0 0
#define XPAR_PCI32_BRIDGE_PCIBAR_LEN_0 26
#define XPAR_PCI32_BRIDGE_PCIBAR2IPIF_0 0
#define XPAR_PCI32_BRIDGE_PCIBAR_ENDIAN_TRANSLATE_EN_0 0
#define XPAR_PCI32_BRIDGE_PCI_PREFETCH_0 0
#define XPAR_PCI32_BRIDGE_PCI_SPACETYPE_0 0
#define XPAR_PCI32_BRIDGE_PCIBAR_1 0
#define XPAR_PCI32_BRIDGE_PCIBAR_LEN_1 16
#define XPAR_PCI32_BRIDGE_PCIBAR2IPIF_1 0
#define XPAR_PCI32_BRIDGE_PCIBAR_ENDIAN_TRANSLATE_EN_1 0
#define XPAR_PCI32_BRIDGE_PCI_PREFETCH_1 0
#define XPAR_PCI32_BRIDGE_PCI_SPACETYPE_1 0
#define XPAR_PCI32_BRIDGE_PCIBAR_2 0
#define XPAR_PCI32_BRIDGE_PCIBAR_LEN_2 16
#define XPAR_PCI32_BRIDGE_PCIBAR2IPIF_2 0
#define XPAR_PCI32_BRIDGE_PCIBAR_ENDIAN_TRANSLATE_EN_2 0
#define XPAR_PCI32_BRIDGE_PCI_PREFETCH_2 0
#define XPAR_PCI32_BRIDGE_PCI_SPACETYPE_2 0
#define XPAR_PCI32_BRIDGE_IPIFBAR_0 0xc0000000
#define XPAR_PCI32_BRIDGE_IPIF_HIGHADDR_0 0xdfffffff
#define XPAR_PCI32_BRIDGE_IPIFBAR2PCI_0 0
#define XPAR_PCI32_BRIDGE_IPIFBAR_ENDIAN_TRANSLATE_EN_0 0
#define XPAR_PCI32_BRIDGE_IPIF_PREFETCH_0 0
#define XPAR_PCI32_BRIDGE_IPIF_SPACETYPE_0 1
#define XPAR_PCI32_BRIDGE_IPIFBAR_1 0xf0000000
#define XPAR_PCI32_BRIDGE_IPIF_HIGHADDR_1 0xf3ffffff
#define XPAR_PCI32_BRIDGE_IPIFBAR2PCI_1 0
#define XPAR_PCI32_BRIDGE_IPIFBAR_ENDIAN_TRANSLATE_EN_1 0
#define XPAR_PCI32_BRIDGE_IPIF_PREFETCH_1 0
#define XPAR_PCI32_BRIDGE_IPIF_SPACETYPE_1 0
#define XPAR_PCI32_BRIDGE_IPIFBAR_2 0xffffffff
#define XPAR_PCI32_BRIDGE_IPIF_HIGHADDR_2 0x00000000
#define XPAR_PCI32_BRIDGE_IPIFBAR2PCI_2 0
#define XPAR_PCI32_BRIDGE_IPIFBAR_ENDIAN_TRANSLATE_EN_2 0
#define XPAR_PCI32_BRIDGE_IPIF_PREFETCH_2 0
#define XPAR_PCI32_BRIDGE_IPIF_SPACETYPE_2 1
#define XPAR_PCI32_BRIDGE_IPIFBAR_3 0xffffffff
#define XPAR_PCI32_BRIDGE_IPIF_HIGHADDR_3 0x00000000
#define XPAR_PCI32_BRIDGE_IPIFBAR2PCI_3 0
#define XPAR_PCI32_BRIDGE_IPIFBAR_ENDIAN_TRANSLATE_EN_3 0
#define XPAR_PCI32_BRIDGE_IPIF_PREFETCH_3 0
#define XPAR_PCI32_BRIDGE_IPIF_SPACETYPE_3 1
#define XPAR_PCI32_BRIDGE_IPIFBAR_4 0xffffffff
#define XPAR_PCI32_BRIDGE_IPIF_HIGHADDR_4 0x00000000
#define XPAR_PCI32_BRIDGE_IPIFBAR2PCI_4 0
#define XPAR_PCI32_BRIDGE_IPIFBAR_ENDIAN_TRANSLATE_EN_4 0
#define XPAR_PCI32_BRIDGE_IPIF_PREFETCH_4 0
#define XPAR_PCI32_BRIDGE_IPIF_SPACETYPE_4 1
#define XPAR_PCI32_BRIDGE_IPIFBAR_5 0xffffffff
#define XPAR_PCI32_BRIDGE_IPIF_HIGHADDR_5 0x00000000
#define XPAR_PCI32_BRIDGE_IPIFBAR2PCI_5 0
#define XPAR_PCI32_BRIDGE_IPIFBAR_ENDIAN_TRANSLATE_EN_5 0
#define XPAR_PCI32_BRIDGE_IPIF_PREFETCH_5 0
#define XPAR_PCI32_BRIDGE_IPIF_SPACETYPE_5 1
#define XPAR_PCI32_BRIDGE_DMA_BASEADDR 0x00000000
#define XPAR_PCI32_BRIDGE_DMA_HIGHADDR 0x00000000
#define XPAR_PCI32_BRIDGE_DMA_CHAN_TYPE 0
#define XPAR_PCI32_BRIDGE_DMA_LENGTH_WIDTH 0
#define XPAR_PCI32_BRIDGE_BRIDGE_IDSEL_ADDR_BIT 16


/******************************************************************/

/* Canonical definitions for peripheral PCI32_BRIDGE */
#define XPAR_PCI_0_DEVICE_ID XPAR_PCI32_BRIDGE_DEVICE_ID
#define XPAR_PCI_0_BASEADDR 0x85E00000
#define XPAR_PCI_0_HIGHADDR 0x85E0FFFF
#define XPAR_PCI_0_PCIBAR_0 0
#define XPAR_PCI_0_PCIBAR_LEN_0 26
#define XPAR_PCI_0_PCIBAR2IPIF_0 0
#define XPAR_PCI_0_PCIBAR_1 0
#define XPAR_PCI_0_PCIBAR_LEN_1 16
#define XPAR_PCI_0_PCIBAR2IPIF_1 0
#define XPAR_PCI_0_PCIBAR_2 0
#define XPAR_PCI_0_PCIBAR_LEN_2 16
#define XPAR_PCI_0_PCIBAR2IPIF_2 0
#define XPAR_PCI_0_IPIFBAR_0 0xc0000000
#define XPAR_PCI_0_IPIF_HIGHADDR_0 0xdfffffff
#define XPAR_PCI_0_IPIFBAR2PCI_0 0
#define XPAR_PCI_0_IPIFBAR_1 0xf0000000
#define XPAR_PCI_0_IPIF_HIGHADDR_1 0xf3ffffff
#define XPAR_PCI_0_IPIFBAR2PCI_1 0
#define XPAR_PCI_0_IPIFBAR_2 0xffffffff
#define XPAR_PCI_0_IPIF_HIGHADDR_2 0x00000000
#define XPAR_PCI_0_IPIFBAR2PCI_2 0
#define XPAR_PCI_0_IPIFBAR_3 0xffffffff
#define XPAR_PCI_0_IPIF_HIGHADDR_3 0x00000000
#define XPAR_PCI_0_IPIFBAR2PCI_3 0
#define XPAR_PCI_0_IPIFBAR_4 0xffffffff
#define XPAR_PCI_0_IPIF_HIGHADDR_4 0x00000000
#define XPAR_PCI_0_IPIFBAR2PCI_4 0
#define XPAR_PCI_0_IPIFBAR_5 0xffffffff
#define XPAR_PCI_0_IPIF_HIGHADDR_5 0x00000000
#define XPAR_PCI_0_IPIFBAR2PCI_5 0
#define XPAR_PCI_0_BRIDGE_IDSEL_ADDR_BIT 16


/******************************************************************/

/* Definitions for driver UARTNS550 */
#define XPAR_XUARTNS550_NUM_INSTANCES 1
#define XPAR_XUARTNS550_CLOCK_HZ 100000000

/* Definitions for peripheral RS232_UART_1 */
#define XPAR_RS232_UART_1_DEVICE_ID 0
#define XPAR_RS232_UART_1_BASEADDR 0x83E00000
#define XPAR_RS232_UART_1_HIGHADDR 0x83E0FFFF
#define XPAR_RS232_UART_1_CLOCK_FREQ_HZ 100000000


/******************************************************************/

/* Canonical definitions for peripheral RS232_UART_1 */
#define XPAR_UARTNS550_0_DEVICE_ID XPAR_RS232_UART_1_DEVICE_ID
#define XPAR_UARTNS550_0_BASEADDR 0x83E00000
#define XPAR_UARTNS550_0_HIGHADDR 0x83E0FFFF
#define XPAR_UARTNS550_0_CLOCK_FREQ_HZ XPAR_RS232_UART_1_CLOCK_FREQ_HZ
#define XPAR_UARTNS550_0_SIO_CHAN 0


/******************************************************************/

/* Definitions for driver SPI */
#define XPAR_XSPI_NUM_INSTANCES 1

/* Definitions for peripheral SPI_EEPROM */
#define XPAR_SPI_EEPROM_DEVICE_ID 0
#define XPAR_SPI_EEPROM_BASEADDR 0x83400000
#define XPAR_SPI_EEPROM_HIGHADDR 0x8340FFFF
#define XPAR_SPI_EEPROM_FIFO_EXIST 1
#define XPAR_SPI_EEPROM_SPI_SLAVE_ONLY 0
#define XPAR_SPI_EEPROM_NUM_SS_BITS 1
#define XPAR_SPI_EEPROM_NUM_TRANSFER_BITS 8


/******************************************************************/

/* Canonical definitions for peripheral SPI_EEPROM */
#define XPAR_SPI_0_DEVICE_ID XPAR_SPI_EEPROM_DEVICE_ID
#define XPAR_SPI_0_BASEADDR 0x83400000
#define XPAR_SPI_0_HIGHADDR 0x8340FFFF
#define XPAR_SPI_0_FIFO_EXIST 1
#define XPAR_SPI_0_SPI_SLAVE_ONLY 0
#define XPAR_SPI_0_NUM_SS_BITS 1
#define XPAR_SPI_0_NUM_TRANSFER_BITS 8


/******************************************************************/

#define XPAR_XSYSACE_MEM_WIDTH 16
/* Definitions for driver SYSACE */
#define XPAR_XSYSACE_NUM_INSTANCES 1

/* Definitions for peripheral SYSACE_COMPACTFLASH */
#define XPAR_SYSACE_COMPACTFLASH_DEVICE_ID 0
#define XPAR_SYSACE_COMPACTFLASH_BASEADDR 0x83600000
#define XPAR_SYSACE_COMPACTFLASH_HIGHADDR 0x8360FFFF
#define XPAR_SYSACE_COMPACTFLASH_MEM_WIDTH 16


/******************************************************************/

/* Canonical definitions for peripheral SYSACE_COMPACTFLASH */
#define XPAR_SYSACE_0_DEVICE_ID XPAR_SYSACE_COMPACTFLASH_DEVICE_ID
#define XPAR_SYSACE_0_BASEADDR 0x83600000
#define XPAR_SYSACE_0_HIGHADDR 0x8360FFFF
#define XPAR_SYSACE_0_MEM_WIDTH 16


/******************************************************************/

/* Definitions for driver LLTEMAC */
#define XPAR_XLLTEMAC_NUM_INSTANCES 1

/* Definitions for peripheral TRIMODE_MAC_MII Channel 0 */
#define XPAR_TRIMODE_MAC_MII_CHAN_0_DEVICE_ID 0
#define XPAR_TRIMODE_MAC_MII_CHAN_0_BASEADDR 0xe8000000
#define XPAR_TRIMODE_MAC_MII_CHAN_0_HIGHADDR 0xe807ffff
#define XPAR_TRIMODE_MAC_MII_CHAN_0_TXCSUM 0
#define XPAR_TRIMODE_MAC_MII_CHAN_0_RXCSUM 0
#define XPAR_TRIMODE_MAC_MII_CHAN_0_PHY_TYPE 0
#define XPAR_TRIMODE_MAC_MII_CHAN_0_TXVLAN_TRAN 0
#define XPAR_TRIMODE_MAC_MII_CHAN_0_RXVLAN_TRAN 0
#define XPAR_TRIMODE_MAC_MII_CHAN_0_TXVLAN_TAG 0
#define XPAR_TRIMODE_MAC_MII_CHAN_0_RXVLAN_TAG 0
#define XPAR_TRIMODE_MAC_MII_CHAN_0_TXVLAN_STRP 0
#define XPAR_TRIMODE_MAC_MII_CHAN_0_RXVLAN_STRP 0
#define XPAR_TRIMODE_MAC_MII_CHAN_0_MCAST_EXTEND 0

/* Canonical definitions for peripheral TRIMODE_MAC_MII Channel 0 */
#define XPAR_LLTEMAC_0_DEVICE_ID 0
#define XPAR_LLTEMAC_0_BASEADDR 0xe8000000
#define XPAR_LLTEMAC_0_HIGHADDR 0xe807ffff
#define XPAR_LLTEMAC_0_TXCSUM 0
#define XPAR_LLTEMAC_0_RXCSUM 0
#define XPAR_LLTEMAC_0_PHY_TYPE 0
#define XPAR_LLTEMAC_0_TXVLAN_TRAN 0
#define XPAR_LLTEMAC_0_RXVLAN_TRAN 0
#define XPAR_LLTEMAC_0_TXVLAN_TAG 0
#define XPAR_LLTEMAC_0_RXVLAN_TAG 0
#define XPAR_LLTEMAC_0_TXVLAN_STRP 0
#define XPAR_LLTEMAC_0_RXVLAN_STRP 0
#define XPAR_LLTEMAC_0_MCAST_EXTEND 0
#define XPAR_LLTEMAC_0_INTR 8


/* LocalLink TYPE Enumerations */
#define XPAR_LL_FIFO    1
#define XPAR_LL_DMA     2


/* Canonical LocalLink parameters for TRIMODE_MAC_MII */
#define XPAR_LLTEMAC_0_LLINK_CONNECTED_TYPE XPAR_LL_FIFO
#define XPAR_LLTEMAC_0_LLINK_CONNECTED_BASEADDR 0x81a00000
#define XPAR_LLTEMAC_0_LLINK_CONNECTED_FIFO_INTR 6
#define XPAR_LLTEMAC_0_LLINK_CONNECTED_DMARX_INTR 0xFF
#define XPAR_LLTEMAC_0_LLINK_CONNECTED_DMATX_INTR 0xFF


/******************************************************************/

/* Definitions for driver LLFIFO */
#define XPAR_XLLFIFO_NUM_INSTANCES 1

/* Definitions for peripheral TRIMODE_MAC_MII_FIFO */
#define XPAR_TRIMODE_MAC_MII_FIFO_DEVICE_ID 0
#define XPAR_TRIMODE_MAC_MII_FIFO_BASEADDR 0x81A00000
#define XPAR_TRIMODE_MAC_MII_FIFO_HIGHADDR 0x81A0FFFF


/******************************************************************/

/* Canonical definitions for peripheral TRIMODE_MAC_MII_FIFO */
#define XPAR_LLFIFO_0_DEVICE_ID XPAR_TRIMODE_MAC_MII_FIFO_DEVICE_ID
#define XPAR_LLFIFO_0_BASEADDR 0x81A00000
#define XPAR_LLFIFO_0_HIGHADDR 0x81A0FFFF


/******************************************************************/


/* Definitions for peripheral XPS_BRAM_IF_CNTLR_1 */
#define XPAR_XPS_BRAM_IF_CNTLR_1_BASEADDR 0xFFFFF000
#define XPAR_XPS_BRAM_IF_CNTLR_1_HIGHADDR 0xFFFFFFFF


/******************************************************************/

#define XPAR_INTC_MAX_NUM_INTR_INPUTS 13
#define XPAR_XINTC_HAS_IPR 1
#define XPAR_XINTC_HAS_SIE 1
#define XPAR_XINTC_HAS_CIE 1
#define XPAR_XINTC_HAS_IVR 1
#define XPAR_XINTC_USE_DCR 0
/* Definitions for driver INTC */
#define XPAR_XINTC_NUM_INSTANCES 1

/* Definitions for peripheral XPS_INTC_0 */
#define XPAR_XPS_INTC_0_DEVICE_ID 0
#define XPAR_XPS_INTC_0_BASEADDR 0x81800000
#define XPAR_XPS_INTC_0_HIGHADDR 0x8180FFFF
#define XPAR_XPS_INTC_0_KIND_OF_INTR 0xFFFFE000


/******************************************************************/

#define XPAR_INTC_SINGLE_BASEADDR 0x81800000
#define XPAR_INTC_SINGLE_HIGHADDR 0x8180FFFF
#define XPAR_INTC_SINGLE_DEVICE_ID XPAR_XPS_INTC_0_DEVICE_ID
#define XPAR_SYSTEM_FPGA_0_TRIMODE_MAC_MII_PHY_INTR_PIN_MASK 0X000001
#define XPAR_XPS_INTC_0_SYSTEM_FPGA_0_TRIMODE_MAC_MII_PHY_INTR_PIN_INTR 0
#define XPAR_SYSTEM_FPGA_0_PCI32_BRIDGE_PCI_SBR_INT_PIN_MASK 0X000002
#define XPAR_XPS_INTC_0_SYSTEM_FPGA_0_PCI32_BRIDGE_PCI_SBR_INT_PIN_INTR 1
#define XPAR_SYSTEM_FPGA_0_PCI32_BRIDGE_PCI_INTD_PIN_MASK 0X000004
#define XPAR_XPS_INTC_0_SYSTEM_FPGA_0_PCI32_BRIDGE_PCI_INTD_PIN_INTR 2
#define XPAR_SYSTEM_FPGA_0_PCI32_BRIDGE_PCI_INTC_PIN_MASK 0X000008
#define XPAR_XPS_INTC_0_SYSTEM_FPGA_0_PCI32_BRIDGE_PCI_INTC_PIN_INTR 3
#define XPAR_SYSTEM_FPGA_0_PCI32_BRIDGE_PCI_INTB_PIN_MASK 0X000010
#define XPAR_XPS_INTC_0_SYSTEM_FPGA_0_PCI32_BRIDGE_PCI_INTB_PIN_INTR 4
#define XPAR_SYSTEM_FPGA_0_PCI32_BRIDGE_PCI_INTA_PIN_MASK 0X000020
#define XPAR_XPS_INTC_0_SYSTEM_FPGA_0_PCI32_BRIDGE_PCI_INTA_PIN_INTR 5
#define XPAR_TRIMODE_MAC_MII_FIFO_IP2INTC_IRPT_MASK 0X000040
#define XPAR_XPS_INTC_0_TRIMODE_MAC_MII_FIFO_IP2INTC_IRPT_INTR 6
#define XPAR_RS232_UART_1_IP2INTC_IRPT_MASK 0X000080
#define XPAR_XPS_INTC_0_RS232_UART_1_IP2INTC_IRPT_INTR 7
#define XPAR_TRIMODE_MAC_MII_TEMACINTC0_IRPT_MASK 0X000100
#define XPAR_XPS_INTC_0_TRIMODE_MAC_MII_TEMACINTC0_IRPT_INTR 8
#define XPAR_IIC_BUS_IIC2INTC_IRPT_MASK 0X000200
#define XPAR_XPS_INTC_0_IIC_BUS_IIC2INTC_IRPT_INTR 9
#define XPAR_SYSACE_COMPACTFLASH_SYSACE_IRQ_MASK 0X000400
#define XPAR_XPS_INTC_0_SYSACE_COMPACTFLASH_SYSACE_IRQ_INTR 10
#define XPAR_PCI32_BRIDGE_IP2INTC_IRPT_MASK 0X000800
#define XPAR_XPS_INTC_0_PCI32_BRIDGE_IP2INTC_IRPT_INTR 11
#define XPAR_SPI_EEPROM_IP2INTC_IRPT_MASK 0X001000
#define XPAR_XPS_INTC_0_SPI_EEPROM_IP2INTC_IRPT_INTR 12

/******************************************************************/

/* Canonical definitions for peripheral XPS_INTC_0 */
#define XPAR_INTC_0_DEVICE_ID XPAR_XPS_INTC_0_DEVICE_ID
#define XPAR_INTC_0_BASEADDR 0x81800000
#define XPAR_INTC_0_HIGHADDR 0x8180FFFF
#define XPAR_INTC_0_KIND_OF_INTR 0xFFFFE000

#define XPAR_INTC_0_LLFIFO_0_VEC_ID XPAR_XPS_INTC_0_TRIMODE_MAC_MII_FIFO_IP2INTC_IRPT_INTR
#define XPAR_INTC_0_UARTNS550_0_VEC_ID XPAR_XPS_INTC_0_RS232_UART_1_IP2INTC_IRPT_INTR
#define XPAR_INTC_0_LLTEMAC_0_VEC_ID XPAR_XPS_INTC_0_TRIMODE_MAC_MII_TEMACINTC0_IRPT_INTR
#define XPAR_INTC_0_IIC_0_VEC_ID XPAR_XPS_INTC_0_IIC_BUS_IIC2INTC_IRPT_INTR
#define XPAR_INTC_0_SYSACE_0_VEC_ID XPAR_XPS_INTC_0_SYSACE_COMPACTFLASH_SYSACE_IRQ_INTR
#define XPAR_INTC_0_PCI_0_VEC_ID XPAR_XPS_INTC_0_PCI32_BRIDGE_IP2INTC_IRPT_INTR
#define XPAR_INTC_0_SPI_0_VEC_ID XPAR_XPS_INTC_0_SPI_EEPROM_IP2INTC_IRPT_INTR

/******************************************************************/

/* Definitions for bus frequencies */
#define XPAR_CPU_PPC405_DPLB0_FREQ_HZ 100000000
#define XPAR_CPU_PPC405_IPLB0_FREQ_HZ 100000000
/******************************************************************/

/* Canonical definitions for bus frequencies */
#define XPAR_PROC_BUS_0_FREQ_HZ 100000000
/******************************************************************/

#define XPAR_CPU_PPC405_CORE_CLOCK_FREQ_HZ 100000000
#define XPAR_PPC405_VIRTEX4_CORE_CLOCK_FREQ_HZ 100000000

/******************************************************************/

#define XPAR_CPU_ID 0
#define XPAR_PPC405_VIRTEX4_ID 0
#define XPAR_PPC405_VIRTEX4_DPLB0_DWIDTH 64
#define XPAR_PPC405_VIRTEX4_DPLB0_NATIVE_DWIDTH 64
#define XPAR_PPC405_VIRTEX4_IPLB0_DWIDTH 64
#define XPAR_PPC405_VIRTEX4_IPLB0_NATIVE_DWIDTH 64
#define XPAR_PPC405_VIRTEX4_DPLB1_DWIDTH 64
#define XPAR_PPC405_VIRTEX4_DPLB1_NATIVE_DWIDTH 64
#define XPAR_PPC405_VIRTEX4_IPLB1_DWIDTH 64
#define XPAR_PPC405_VIRTEX4_IPLB1_NATIVE_DWIDTH 64
#define XPAR_PPC405_VIRTEX4_DPLB1_ADDR_BASE 0xffffffff
#define XPAR_PPC405_VIRTEX4_DPLB1_ADDR_HIGH 0x00000000
#define XPAR_PPC405_VIRTEX4_IPLB1_ADDR_BASE 0xffffffff
#define XPAR_PPC405_VIRTEX4_IPLB1_ADDR_HIGH 0x00000000
#define XPAR_PPC405_VIRTEX4_FASTEST_PLB_CLOCK DPLB0
#define XPAR_PPC405_VIRTEX4_GENERATE_PLB_TIMESPECS 1
#define XPAR_PPC405_VIRTEX4_DPLB0_P2P 0
#define XPAR_PPC405_VIRTEX4_DPLB1_P2P 1
#define XPAR_PPC405_VIRTEX4_IPLB0_P2P 0
#define XPAR_PPC405_VIRTEX4_IPLB1_P2P 1
#define XPAR_PPC405_VIRTEX4_IDCR_BASEADDR 0x00000100
#define XPAR_PPC405_VIRTEX4_IDCR_HIGHADDR 0x00000000
#define XPAR_PPC405_VIRTEX4_DISABLE_OPERAND_FORWARDING 1
#define XPAR_PPC405_VIRTEX4_MMU_ENABLE 1
#define XPAR_PPC405_VIRTEX4_DETERMINISTIC_MULT 0
#define XPAR_PPC405_VIRTEX4_PLBSYNCBYPASS 1
#define XPAR_PPC405_VIRTEX4_APU_CONTROL 0b1101111000000000
#define XPAR_PPC405_VIRTEX4_APU_UDI_1 0b101000011000100110000011
#define XPAR_PPC405_VIRTEX4_APU_UDI_2 0b101000111000100110000011
#define XPAR_PPC405_VIRTEX4_APU_UDI_3 0b101001011000100111000011
#define XPAR_PPC405_VIRTEX4_APU_UDI_4 0b101001111000100111000011
#define XPAR_PPC405_VIRTEX4_APU_UDI_5 0b101010011000110000000011
#define XPAR_PPC405_VIRTEX4_APU_UDI_6 0b101010111000110000000011
#define XPAR_PPC405_VIRTEX4_APU_UDI_7 0b101011011000110001000011
#define XPAR_PPC405_VIRTEX4_APU_UDI_8 0b101011111000110001000011
#define XPAR_PPC405_VIRTEX4_PVR_HIGH 0b0000
#define XPAR_PPC405_VIRTEX4_PVR_LOW 0b0000
#define XPAR_PPC405_VIRTEX4_HW_VER "2.01.b"

/******************************************************************/

