[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/TopParam/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 52
LIB: work
FILE: ${SURELOG_DIR}/tests/TopParam/dut.sv
n<> u<51> t<Top_level_rule> c<1> l<1:1> el<17:1>
  n<> u<1> t<Null_rule> p<51> s<50> l<1:1>
  n<> u<50> t<Source_text> p<51> c<34> l<1:1> el<16:10>
    n<> u<34> t<Description> p<50> c<33> s<49> l<1:1> el<10:10>
      n<> u<33> t<Module_declaration> p<34> c<12> l<1:1> el<10:10>
        n<> u<12> t<Module_ansi_header> p<33> c<2> s<31> l<1:1> el<3:3>
          n<module> u<2> t<Module_keyword> p<12> s<3> l<1:1> el<1:7>
          n<top> u<3> t<STRING_CONST> p<12> s<4> l<1:8> el<1:11>
          n<> u<4> t<Package_import_declaration_list> p<12> s<11> l<1:12> el<1:12>
          n<> u<11> t<Parameter_port_list> p<12> c<10> l<1:12> el<3:2>
            n<> u<10> t<Parameter_port_declaration> p<11> c<9> l<2:5> el<2:20>
              n<> u<9> t<Parameter_declaration> p<10> c<5> l<2:5> el<2:20>
                n<> u<5> t<Data_type_or_implicit> p<9> s<8> l<2:15> el<2:15>
                n<> u<8> t<Param_assignment_list> p<9> c<7> l<2:15> el<2:20>
                  n<> u<7> t<Param_assignment> p<8> c<6> l<2:15> el<2:20>
                    n<param> u<6> t<STRING_CONST> p<7> l<2:15> el<2:20>
        n<> u<31> t<Non_port_module_item> p<33> c<30> s<32> l<5:5> el<8:7>
          n<> u<30> t<Module_or_generate_item> p<31> c<29> l<5:5> el<8:7>
            n<> u<29> t<Module_instantiation> p<30> c<13> l<5:5> el<8:7>
              n<test> u<13> t<STRING_CONST> p<29> s<23> l<5:5> el<5:9>
              n<> u<23> t<Parameter_value_assignment> p<29> c<22> s<28> l<5:10> el<7:6>
                n<> u<22> t<Parameter_assignment_list> p<23> c<21> l<6:9> el<6:22>
                  n<> u<21> t<Named_parameter_assignment> p<22> c<14> l<6:9> el<6:22>
                    n<param> u<14> t<STRING_CONST> p<21> s<20> l<6:10> el<6:15>
                    n<> u<20> t<Param_expression> p<21> c<19> l<6:16> el<6:21>
                      n<> u<19> t<Mintypmax_expression> p<20> c<18> l<6:16> el<6:21>
                        n<> u<18> t<Expression> p<19> c<17> l<6:16> el<6:21>
                          n<> u<17> t<Primary> p<18> c<16> l<6:16> el<6:21>
                            n<> u<16> t<Primary_literal> p<17> c<15> l<6:16> el<6:21>
                              n<param> u<15> t<STRING_CONST> p<16> l<6:16> el<6:21>
              n<> u<28> t<Hierarchical_instance> p<29> c<25> l<7:7> el<8:6>
                n<> u<25> t<Name_of_instance> p<28> c<24> s<27> l<7:7> el<7:13>
                  n<test_i> u<24> t<STRING_CONST> p<25> l<7:7> el<7:13>
                n<> u<27> t<Port_connection_list> p<28> c<26> l<8:5> el<8:5>
                  n<> u<26> t<Ordered_port_connection> p<27> l<8:5> el<8:5>
        n<> u<32> t<ENDMODULE> p<33> l<10:1> el<10:10>
    n<> u<49> t<Description> p<50> c<48> l<12:1> el<16:10>
      n<> u<48> t<Module_declaration> p<49> c<46> l<12:1> el<16:10>
        n<> u<46> t<Module_nonansi_header> p<48> c<35> s<47> l<12:1> el<14:5>
          n<module> u<35> t<Module_keyword> p<46> s<36> l<12:1> el<12:7>
          n<test> u<36> t<STRING_CONST> p<46> s<37> l<12:8> el<12:12>
          n<> u<37> t<Package_import_declaration_list> p<46> s<44> l<12:13> el<12:13>
          n<> u<44> t<Parameter_port_list> p<46> c<43> s<45> l<12:13> el<14:2>
            n<> u<43> t<Parameter_port_declaration> p<44> c<42> l<13:5> el<13:20>
              n<> u<42> t<Parameter_declaration> p<43> c<38> l<13:5> el<13:20>
                n<> u<38> t<Data_type_or_implicit> p<42> s<41> l<13:15> el<13:15>
                n<> u<41> t<Param_assignment_list> p<42> c<40> l<13:15> el<13:20>
                  n<> u<40> t<Param_assignment> p<41> c<39> l<13:15> el<13:20>
                    n<param> u<39> t<STRING_CONST> p<40> l<13:15> el<13:20>
          n<> u<45> t<Port_list> p<46> l<14:2> el<14:4>
        n<> u<47> t<ENDMODULE> p<48> l<16:1> el<16:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/TopParam/dut.sv:1:1: No timescale set for "top".
[WRN:PA0205] ${SURELOG_DIR}/tests/TopParam/dut.sv:12:1: No timescale set for "test".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/TopParam/dut.sv:12:1: Compile module "work@test".
[INF:CP0303] ${SURELOG_DIR}/tests/TopParam/dut.sv:1:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Design                                                 1
Identifier                                             2
Module                                                 2
ModuleTypespec                                         2
ParamAssign                                            2
Parameter                                              2
RefModule                                              1
SourceFile                                             1
------------------------------------------------------------
Total:                                                13
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/TopParam/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/TopParam/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllModules:
\_Module: work@test (work@test), file:${SURELOG_DIR}/tests/TopParam/dut.sv, line:12:1, endln:16:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@test)
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/TopParam/dut.sv, line:12:1, endln:16:10
    |vpiName:work@test
  |vpiParameter:
  \_Parameter: (work@test.param), line:13:15, endln:13:20
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/TopParam/dut.sv, line:12:1, endln:16:10
    |vpiName:param
    |vpiFullName:work@test.param
  |vpiParamAssign:
  \_ParamAssign: , line:13:15, endln:13:20
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/TopParam/dut.sv, line:12:1, endln:16:10
    |vpiLhs:
    \_Parameter: (work@test.param), line:13:15, endln:13:20
  |vpiDefName:work@test
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TopParam/dut.sv, line:1:1, endln:10:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top)
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TopParam/dut.sv, line:1:1, endln:10:10
    |vpiName:work@top
  |vpiParameter:
  \_Parameter: (work@top.param), line:2:15, endln:2:20
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TopParam/dut.sv, line:1:1, endln:10:10
    |vpiName:param
    |vpiFullName:work@top.param
  |vpiParamAssign:
  \_ParamAssign: , line:2:15, endln:2:20
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TopParam/dut.sv, line:1:1, endln:10:10
    |vpiLhs:
    \_Parameter: (work@top.param), line:2:15, endln:2:20
  |vpiTypespec:
  \_ModuleTypespec: (test)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:test
    |vpiModule:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/TopParam/dut.sv, line:12:1, endln:16:10
  |vpiDefName:work@top
  |vpiRefModule:
  \_RefModule: work@test (test_i), line:5:5, endln:5:9
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TopParam/dut.sv, line:1:1, endln:10:10
    |vpiName:test_i
    |vpiDefName:work@test
    |vpiActual:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/TopParam/dut.sv, line:12:1, endln:16:10
|vpiTypespec:
\_ModuleTypespec: (test)
|vpiTypespec:
\_ModuleTypespec: (top)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:top
  |vpiModule:
  \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TopParam/dut.sv, line:1:1, endln:10:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
