-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
-- Date        : Tue Oct 14 11:52:27 2025
-- Host        : ocaepc46 running 64-bit Ubuntu 20.04.6 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /tima/smancini/Zynq/Z7/Z7_Demo_Cam/Z7_MC_HDMI_proc_20/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/ip/system_MC_HDMI_proc_0_0/system_MC_HDMI_proc_0_0_sim_netlist.vhdl
-- Design      : system_MC_HDMI_proc_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_MC_HDMI_proc_0_0_ImgProcTest_core_0 is
  port (
    p_nbus_img_in_rsc_q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_nbus_img_out_rsc_d : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_img_out_rsc_we : out STD_LOGIC;
    p_img_out_triosy_lz : out STD_LOGIC;
    p_img_in_rsc_re : out STD_LOGIC;
    p_img_out_rsc_wadr : out STD_LOGIC_VECTOR ( 16 downto 0 );
    p_img_in_rsc_radr : out STD_LOGIC_VECTOR ( 16 downto 6 );
    p_rst : in STD_LOGIC;
    p_clk : in STD_LOGIC;
    px6 : in STD_LOGIC;
    px247 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_MC_HDMI_proc_0_0_ImgProcTest_core_0 : entity is "ImgProcTest_core_0";
end system_MC_HDMI_proc_0_0_ImgProcTest_core_0;

architecture STRUCTURE of system_MC_HDMI_proc_0_0_ImgProcTest_core_0 is
  signal ImgProcTest_core_core_fsm_inst_lx_C_2_tr0 : STD_LOGIC;
  signal clk : STD_LOGIC;
  signal fsm_output : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal img_in_rsc_q : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal img_in_rsc_radr : STD_LOGIC_VECTOR ( 16 downto 6 );
  signal img_in_rsc_re : STD_LOGIC;
  signal img_out_rsc_d : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal img_out_rsc_wadr : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal img_out_rsc_we : STD_LOGIC;
  signal img_out_triosy_lz : STD_LOGIC;
  signal lx_acc_1_nl : STD_LOGIC_VECTOR ( 9 to 9 );
  signal lx_if_slc_lx_acc_1_9_itm : STD_LOGIC;
  signal lx_x_8_0_sva : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal lx_x_8_0_sva_1 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal lx_x_8_0_sva_3 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal nx1147z1 : STD_LOGIC;
  signal nx150z1 : STD_LOGIC;
  signal nx15235z1 : STD_LOGIC;
  signal nx15235z2 : STD_LOGIC;
  signal nx15236z1 : STD_LOGIC;
  signal nx15236z2 : STD_LOGIC;
  signal nx15237z1 : STD_LOGIC;
  signal nx15237z2 : STD_LOGIC;
  signal nx15238z1 : STD_LOGIC;
  signal nx15238z2 : STD_LOGIC;
  signal nx15239z1 : STD_LOGIC;
  signal nx15239z2 : STD_LOGIC;
  signal nx15240z1 : STD_LOGIC;
  signal nx15240z2 : STD_LOGIC;
  signal nx15241z1 : STD_LOGIC;
  signal nx15241z2 : STD_LOGIC;
  signal nx15242z1 : STD_LOGIC;
  signal nx15242z2 : STD_LOGIC;
  signal nx15243z1 : STD_LOGIC;
  signal nx15243z2 : STD_LOGIC;
  signal nx1576z1 : STD_LOGIC;
  signal nx1576z2 : STD_LOGIC;
  signal nx2144z1 : STD_LOGIC;
  signal nx2573z1 : STD_LOGIC;
  signal nx28245z1 : STD_LOGIC;
  signal nx29174z1 : STD_LOGIC;
  signal nx29242z1 : STD_LOGIC;
  signal nx29242z2 : STD_LOGIC;
  signal nx30239z1 : STD_LOGIC;
  signal nx31031z1 : STD_LOGIC;
  signal nx31236z1 : STD_LOGIC;
  signal nx31236z2 : STD_LOGIC;
  signal nx3141z1 : STD_LOGIC;
  signal nx32233z1 : STD_LOGIC;
  signal nx32233z2 : STD_LOGIC;
  signal nx32233z3 : STD_LOGIC;
  signal nx33230z1 : STD_LOGIC;
  signal nx34227z1 : STD_LOGIC;
  signal nx34227z2 : STD_LOGIC;
  signal nx34227z3 : STD_LOGIC;
  signal nx35224z1 : STD_LOGIC;
  signal nx35224z2 : STD_LOGIC;
  signal nx35224z3 : STD_LOGIC;
  signal nx3570z1 : STD_LOGIC;
  signal nx4138z1 : STD_LOGIC;
  signal nx4478z1 : STD_LOGIC;
  signal nx4567z1 : STD_LOGIC;
  signal nx5135z1 : STD_LOGIC;
  signal nx5475z1 : STD_LOGIC;
  signal nx5475z2 : STD_LOGIC;
  signal nx5475z3 : STD_LOGIC;
  signal nx5475z4 : STD_LOGIC;
  signal nx5564z1 : STD_LOGIC;
  signal nx61561z1 : STD_LOGIC;
  signal nx61561z2 : STD_LOGIC;
  signal nx61561z3 : STD_LOGIC;
  signal nx61562z1 : STD_LOGIC;
  signal nx61562z2 : STD_LOGIC;
  signal nx61563z1 : STD_LOGIC;
  signal nx61563z2 : STD_LOGIC;
  signal nx61564z1 : STD_LOGIC;
  signal nx61564z2 : STD_LOGIC;
  signal nx61565z1 : STD_LOGIC;
  signal nx61565z2 : STD_LOGIC;
  signal nx61565z3 : STD_LOGIC;
  signal nx61566z1 : STD_LOGIC;
  signal nx61566z2 : STD_LOGIC;
  signal nx61566z3 : STD_LOGIC;
  signal nx61567z1 : STD_LOGIC;
  signal nx61568z1 : STD_LOGIC;
  signal nx63692z1 : STD_LOGIC;
  signal nx64689z1 : STD_LOGIC;
  signal nx64689z2 : STD_LOGIC;
  signal nx6472z1 : STD_LOGIC;
  signal nx6561z1 : STD_LOGIC;
  signal nx7558z1 : STD_LOGIC;
  signal nx8555z1 : STD_LOGIC;
  signal nx9463z1 : STD_LOGIC;
  signal nx9463z2 : STD_LOGIC;
  signal nx9463z3 : STD_LOGIC;
  signal nx9463z4 : STD_LOGIC;
  signal nx9552z1 : STD_LOGIC;
  signal rst : STD_LOGIC;
  signal \xlnx_opt__15\ : STD_LOGIC;
  signal NLW_CARRY4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_CARRY4_DI_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_CARRY4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_CARRY4_S_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_lx_acc_1_nl_sub9_3_muxcy_0_CARRY4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_lx_acc_1_nl_sub9_3_muxcy_4_CARRY4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_lx_acc_1_nl_sub9_3_muxcy_8_CARRY4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_lx_acc_1_nl_sub9_3_muxcy_8_CARRY4_DI_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_lx_acc_1_nl_sub9_3_muxcy_8_CARRY4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_lx_acc_1_nl_sub9_3_muxcy_8_CARRY4_S_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of CARRY4 : label is "MLO";
  attribute OPT_MODIFIED of img_in_rsci_radr_d_add8_5_muxcy_0_CARRY4 : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of img_in_rsci_radr_d_add8_5_muxcy_0_CARRY4 : label is "(MUXCY,XORCY)";
  attribute OPT_MODIFIED of img_in_rsci_radr_d_add8_5_muxcy_4_CARRY4 : label is "MLO";
  attribute XILINX_LEGACY_PRIM of img_in_rsci_radr_d_add8_5_muxcy_4_CARRY4 : label is "(MUXCY,XORCY)";
  attribute HLUTNM : string;
  attribute HLUTNM of ix150z1320 : label is "LUT62_1_11";
  attribute HLUTNM of ix1576z1331 : label is "LUT62_1_7";
  attribute HLUTNM of ix1576z1568 : label is "LUT62_1_7";
  attribute HLUTNM of ix2144z45004 : label is "LUT62_1_1";
  attribute HLUTNM of ix2573z1330 : label is "LUT62_1_8";
  attribute HLUTNM of ix28245z3558 : label is "LUT62_1_11";
  attribute XILINX_LEGACY_PRIM of ix29174z1315 : label is "INV";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ix29174z1315 : label is "I:I0";
  attribute HLUTNM of ix30239z1446 : label is "LUT62_1_6";
  attribute HLUTNM of ix31031z12234 : label is "LUT62_1_3";
  attribute HLUTNM of ix31236z35298 : label is "LUT62_1_2";
  attribute HLUTNM of ix3141z28620 : label is "LUT62_1_1";
  attribute HLUTNM of ix32233z11691 : label is "LUT62_1_2";
  attribute HLUTNM of ix32233z1328 : label is "LUT62_1_13";
  attribute HLUTNM of ix34227z1323 : label is "LUT62_1_14";
  attribute HLUTNM of ix35224z1315 : label is "LUT62_1_4";
  attribute HLUTNM of ix35224z46434 : label is "LUT62_1_6";
  attribute HLUTNM of ix3570z1330 : label is "LUT62_1_8";
  attribute HLUTNM of ix38700z1359 : label is "LUT62_1_5";
  attribute HLUTNM of ix39697z31914 : label is "LUT62_1_5";
  attribute HLUTNM of ix4138z1420 : label is "LUT62_1_13";
  attribute HLUTNM of ix4478z1328 : label is "LUT62_1_15";
  attribute HLUTNM of ix4567z1330 : label is "LUT62_1_9";
  attribute HLUTNM of ix5135z1320 : label is "LUT62_1_16";
  attribute HLUTNM of ix5475z1443 : label is "LUT62_1_14";
  attribute HLUTNM of ix5564z1330 : label is "LUT62_1_9";
  attribute XILINX_LEGACY_PRIM of ix6132z1315 : label is "INV";
  attribute XILINX_TRANSFORM_PINMAP of ix6132z1315 : label is "I:I0";
  attribute HLUTNM of ix61565z1323 : label is "LUT62_1_17";
  attribute HLUTNM of ix61566z1443 : label is "LUT62_1_4";
  attribute HLUTNM of ix63692z29166 : label is "LUT62_1_3";
  attribute HLUTNM of ix64689z1422 : label is "LUT62_1_15";
  attribute HLUTNM of ix6472z1322 : label is "LUT62_1_17";
  attribute HLUTNM of ix6561z1330 : label is "LUT62_1_10";
  attribute HLUTNM of ix7558z1330 : label is "LUT62_1_10";
  attribute HLUTNM of ix8555z1330 : label is "LUT62_1_12";
  attribute HLUTNM of ix9463z1365 : label is "LUT62_1_12";
  attribute HLUTNM of ix9552z1330 : label is "LUT62_1_16";
  attribute XILINX_LEGACY_PRIM of lx_acc_1_nl_sub9_3_ix15243z26622 : label is "INV";
  attribute XILINX_TRANSFORM_PINMAP of lx_acc_1_nl_sub9_3_ix15243z26622 : label is "I:I0";
  attribute OPT_MODIFIED of lx_acc_1_nl_sub9_3_muxcy_0_CARRY4 : label is "MLO";
  attribute XILINX_LEGACY_PRIM of lx_acc_1_nl_sub9_3_muxcy_0_CARRY4 : label is "(MUXCY,XORCY)";
  attribute OPT_MODIFIED of lx_acc_1_nl_sub9_3_muxcy_4_CARRY4 : label is "MLO";
  attribute XILINX_LEGACY_PRIM of lx_acc_1_nl_sub9_3_muxcy_4_CARRY4 : label is "(MUXCY,XORCY)";
  attribute OPT_MODIFIED of lx_acc_1_nl_sub9_3_muxcy_8_CARRY4 : label is "MLO";
  attribute XILINX_LEGACY_PRIM of lx_acc_1_nl_sub9_3_muxcy_8_CARRY4 : label is "(MUXCY,XORCY)";
begin
  clk <= p_clk;
  img_in_rsc_q(7 downto 0) <= p_nbus_img_in_rsc_q(7 downto 0);
  nx15235z1 <= px247;
  nx61561z1 <= px6;
  p_img_in_rsc_radr(16 downto 6) <= img_in_rsc_radr(16 downto 6);
  p_img_in_rsc_re <= img_in_rsc_re;
  p_img_out_rsc_wadr(16 downto 0) <= img_out_rsc_wadr(16 downto 0);
  p_img_out_rsc_we <= img_out_rsc_we;
  p_img_out_triosy_lz <= img_out_triosy_lz;
  p_nbus_img_out_rsc_d(7 downto 0) <= img_out_rsc_d(7 downto 0);
  rst <= p_rst;
CARRY4: unisim.vcomponents.CARRY4
     port map (
      CI => \xlnx_opt__15\,
      CO(3 downto 1) => NLW_CARRY4_CO_UNCONNECTED(3 downto 1),
      CO(0) => img_in_rsc_radr(16),
      CYINIT => '0',
      DI(3 downto 1) => NLW_CARRY4_DI_UNCONNECTED(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => NLW_CARRY4_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => NLW_CARRY4_S_UNCONNECTED(3 downto 1),
      S(0) => '1'
    );
\ImgProcTest_core_core_fsm_inst_reg_state_var(0)\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => nx9463z1,
      Q => img_in_rsc_re,
      R => rst
    );
\ImgProcTest_core_core_fsm_inst_reg_state_var(1)\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => img_in_rsc_re,
      Q => img_out_rsc_we,
      R => rst
    );
\ImgProcTest_core_core_fsm_inst_reg_state_var(2)\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => img_out_rsc_we,
      Q => fsm_output(3),
      R => rst
    );
\ImgProcTest_core_core_fsm_inst_reg_state_var(3)\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => nx6472z1,
      Q => fsm_output(4),
      R => rst
    );
\ImgProcTest_core_core_fsm_inst_reg_state_var(4)\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => nx5475z1,
      Q => img_out_triosy_lz,
      R => rst
    );
\ImgProcTest_core_core_fsm_inst_reg_state_var(5)\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => nx4478z1,
      Q => fsm_output(0),
      R => '0'
    );
img_in_rsci_radr_d_add8_5_muxcy_0_CARRY4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => nx61565z1,
      CO(2) => nx61564z1,
      CO(1) => nx61563z1,
      CO(0) => nx61562z1,
      CYINIT => nx61561z1,
      DI(3) => nx32233z3,
      DI(2) => nx31236z2,
      DI(1) => nx9463z3,
      DI(0) => nx29242z2,
      O(3 downto 0) => img_in_rsc_radr(11 downto 8),
      S(3) => nx61564z2,
      S(2) => nx61563z2,
      S(1) => nx61562z2,
      S(0) => nx61561z2
    );
img_in_rsci_radr_d_add8_5_muxcy_4_CARRY4: unisim.vcomponents.CARRY4
     port map (
      CI => nx61565z1,
      CO(3) => \xlnx_opt__15\,
      CO(2) => nx61568z1,
      CO(1) => nx61567z1,
      CO(0) => nx61566z1,
      CYINIT => '0',
      DI(3) => nx5475z4,
      DI(2) => nx35224z3,
      DI(1) => nx34227z3,
      DI(0) => nx5475z2,
      O(3 downto 0) => img_in_rsc_radr(15 downto 12),
      S(3) => nx5475z4,
      S(2) => nx35224z3,
      S(1) => nx61566z2,
      S(0) => nx61565z2
    );
ix1147z45004: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => img_out_rsc_wadr(5),
      I1 => img_out_rsc_wadr(4),
      I2 => img_out_rsc_wadr(3),
      I3 => img_out_rsc_wadr(2),
      I4 => img_out_rsc_wadr(1),
      I5 => img_out_rsc_wadr(0),
      O => nx1147z1
    );
ix150z1320: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => nx64689z2,
      I1 => lx_x_8_0_sva(6),
      O => nx150z1
    );
ix15235z1323: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => img_out_rsc_wadr(0),
      I1 => nx29242z2,
      O => nx15235z2
    );
ix15236z1323: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => img_out_rsc_wadr(1),
      I1 => nx9463z3,
      O => nx15236z2
    );
ix15237z1323: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => img_out_rsc_wadr(2),
      I1 => nx31236z2,
      O => nx15237z2
    );
ix15238z1323: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => img_out_rsc_wadr(3),
      I1 => nx32233z3,
      O => nx15238z2
    );
ix15239z1323: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => img_out_rsc_wadr(4),
      I1 => nx5475z2,
      O => nx15239z2
    );
ix15240z1323: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => img_out_rsc_wadr(5),
      I1 => nx34227z3,
      O => nx15240z2
    );
ix15241z1323: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => lx_x_8_0_sva(6),
      I1 => nx35224z3,
      O => nx15241z2
    );
ix15242z1323: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => lx_x_8_0_sva(7),
      I1 => nx5475z4,
      O => nx15242z2
    );
ix1576z1331: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => fsm_output(4),
      I1 => fsm_output(0),
      I2 => lx_x_8_0_sva_1(0),
      O => nx1576z2
    );
ix1576z1568: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => fsm_output(4),
      I1 => fsm_output(3),
      I2 => fsm_output(0),
      O => nx1576z1
    );
ix2144z45004: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => img_out_rsc_wadr(4),
      I1 => img_out_rsc_wadr(3),
      I2 => img_out_rsc_wadr(2),
      I3 => img_out_rsc_wadr(1),
      I4 => img_out_rsc_wadr(0),
      O => nx2144z1
    );
ix2573z1330: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => fsm_output(4),
      I1 => fsm_output(0),
      I2 => lx_x_8_0_sva_1(1),
      O => nx2573z1
    );
ix28245z3558: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08C4"
    )
        port map (
      I0 => img_in_rsc_re,
      I1 => fsm_output(4),
      I2 => lx_x_8_0_sva(6),
      I3 => nx29242z2,
      O => nx28245z1
    );
ix29174z1315: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nx29174z1,
      O => lx_acc_1_nl(9)
    );
ix29242z34210: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80084CC44C4C8080"
    )
        port map (
      I0 => img_in_rsc_re,
      I1 => fsm_output(4),
      I2 => lx_x_8_0_sva(7),
      I3 => lx_x_8_0_sva(6),
      I4 => nx9463z3,
      I5 => nx29242z2,
      O => nx29242z1
    );
ix30239z1446: unisim.vcomponents.LUT3
    generic map(
      INIT => X"84"
    )
        port map (
      I0 => nx9463z2,
      I1 => fsm_output(4),
      I2 => nx31236z2,
      O => nx30239z1
    );
ix31031z12234: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AA8"
    )
        port map (
      I0 => lx_x_8_0_sva(8),
      I1 => lx_x_8_0_sva(7),
      I2 => lx_x_8_0_sva(6),
      I3 => nx64689z2,
      O => nx31031z1
    );
ix31236z35298: unisim.vcomponents.LUT4
    generic map(
      INIT => X"84C0"
    )
        port map (
      I0 => nx9463z2,
      I1 => fsm_output(4),
      I2 => nx32233z3,
      I3 => nx31236z2,
      O => nx31236z1
    );
ix3141z28620: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => img_out_rsc_wadr(3),
      I1 => img_out_rsc_wadr(2),
      I2 => img_out_rsc_wadr(1),
      I3 => img_out_rsc_wadr(0),
      O => nx3141z1
    );
ix32233z11691: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88882888"
    )
        port map (
      I0 => fsm_output(4),
      I1 => nx5475z2,
      I2 => nx32233z3,
      I3 => nx31236z2,
      I4 => nx9463z2,
      O => nx32233z2
    );
ix32233z1328: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => fsm_output(4),
      I1 => fsm_output(0),
      O => nx32233z1
    );
ix33230z36266: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888828888888"
    )
        port map (
      I0 => fsm_output(4),
      I1 => nx34227z3,
      I2 => nx5475z2,
      I3 => nx32233z3,
      I4 => nx31236z2,
      I5 => nx9463z2,
      O => nx33230z1
    );
ix34227z1323: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => nx32233z3,
      I1 => nx31236z2,
      O => nx34227z2
    );
ix34227z62754: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B040F000F000F000"
    )
        port map (
      I0 => nx9463z2,
      I1 => nx34227z2,
      I2 => fsm_output(4),
      I3 => nx35224z3,
      I4 => nx34227z3,
      I5 => nx5475z2,
      O => nx34227z1
    );
ix35224z1315: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => nx35224z3,
      I1 => nx34227z3,
      I2 => nx5475z2,
      I3 => nx32233z3,
      I4 => nx31236z2,
      O => nx35224z2
    );
ix35224z46434: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B040"
    )
        port map (
      I0 => nx9463z2,
      I1 => nx35224z2,
      I2 => fsm_output(4),
      I3 => nx5475z4,
      O => nx35224z1
    );
ix3570z1330: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => fsm_output(4),
      I1 => fsm_output(0),
      I2 => lx_x_8_0_sva_1(2),
      O => nx3570z1
    );
ix38700z1359: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => img_in_rsc_re,
      I1 => lx_x_8_0_sva(6),
      I2 => nx29242z2,
      O => img_in_rsc_radr(6)
    );
ix39697z31914: unisim.vcomponents.LUT5
    generic map(
      INIT => X"827D7788"
    )
        port map (
      I0 => img_in_rsc_re,
      I1 => lx_x_8_0_sva(7),
      I2 => lx_x_8_0_sva(6),
      I3 => nx9463z3,
      I4 => nx29242z2,
      O => img_in_rsc_radr(7)
    );
ix4138z1420: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => img_out_rsc_wadr(2),
      I1 => img_out_rsc_wadr(1),
      I2 => img_out_rsc_wadr(0),
      O => nx4138z1
    );
ix4478z1328: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rst,
      I1 => img_out_triosy_lz,
      O => nx4478z1
    );
ix45142z1320: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => img_in_rsc_q(0),
      I1 => lx_if_slc_lx_acc_1_9_itm,
      O => img_out_rsc_d(0)
    );
ix4567z1330: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => fsm_output(4),
      I1 => fsm_output(0),
      I2 => lx_x_8_0_sva_1(3),
      O => nx4567z1
    );
ix46139z1320: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => img_in_rsc_q(1),
      I1 => lx_if_slc_lx_acc_1_9_itm,
      O => img_out_rsc_d(1)
    );
ix47136z1320: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => img_in_rsc_q(2),
      I1 => lx_if_slc_lx_acc_1_9_itm,
      O => img_out_rsc_d(2)
    );
ix48133z1320: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => img_in_rsc_q(3),
      I1 => lx_if_slc_lx_acc_1_9_itm,
      O => img_out_rsc_d(3)
    );
ix49130z1320: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => img_in_rsc_q(4),
      I1 => lx_if_slc_lx_acc_1_9_itm,
      O => img_out_rsc_d(4)
    );
ix50127z1320: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => img_in_rsc_q(5),
      I1 => lx_if_slc_lx_acc_1_9_itm,
      O => img_out_rsc_d(5)
    );
ix51124z1320: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => img_in_rsc_q(6),
      I1 => lx_if_slc_lx_acc_1_9_itm,
      O => img_out_rsc_d(6)
    );
ix5135z1320: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => img_out_rsc_wadr(1),
      I1 => img_out_rsc_wadr(0),
      O => nx5135z1
    );
ix52121z1320: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => img_in_rsc_q(7),
      I1 => lx_if_slc_lx_acc_1_9_itm,
      O => img_out_rsc_d(7)
    );
ix5475z1314: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888288800000000"
    )
        port map (
      I0 => fsm_output(4),
      I1 => nx5475z2,
      I2 => nx32233z3,
      I3 => nx31236z2,
      I4 => nx9463z2,
      I5 => nx5475z3,
      O => nx5475z1
    );
ix5475z1443: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => nx5475z4,
      I1 => nx35224z3,
      I2 => nx34227z3,
      O => nx5475z3
    );
ix5564z1330: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => fsm_output(4),
      I1 => fsm_output(0),
      I2 => lx_x_8_0_sva_1(4),
      O => nx5564z1
    );
ix6132z1315: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => img_out_rsc_wadr(0),
      O => lx_x_8_0_sva_3(0)
    );
ix61561z13619: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3010"
    )
        port map (
      I0 => img_in_rsc_re,
      I1 => fsm_output(4),
      I2 => lx_x_8_0_sva(8),
      I3 => nx29174z1,
      O => nx61561z3
    );
ix61561z39819: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => nx61561z3,
      I1 => nx9463z2,
      I2 => nx31236z2,
      I3 => nx29242z2,
      O => nx61561z2
    );
ix61562z20724: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B42D4BD2"
    )
        port map (
      I0 => nx61561z3,
      I1 => nx9463z2,
      I2 => nx32233z3,
      I3 => nx31236z2,
      I4 => nx9463z3,
      O => nx61562z2
    );
ix61563z39868: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A5A969A"
    )
        port map (
      I0 => nx5475z2,
      I1 => nx32233z3,
      I2 => nx31236z2,
      I3 => nx61561z3,
      I4 => nx9463z2,
      O => nx61563z2
    );
ix61564z62994: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B40FF0F02D0FF0F0"
    )
        port map (
      I0 => nx61561z3,
      I1 => nx9463z2,
      I2 => nx34227z3,
      I3 => nx5475z2,
      I4 => nx32233z3,
      I5 => nx31236z2,
      O => nx61564z2
    );
ix61565z1058: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B04FFF0020DFFF00"
    )
        port map (
      I0 => nx61561z3,
      I1 => nx9463z2,
      I2 => nx61565z3,
      I3 => nx35224z3,
      I4 => nx5475z2,
      I5 => nx31236z2,
      O => nx61565z2
    );
ix61565z1323: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => nx34227z3,
      I1 => nx32233z3,
      O => nx61565z3
    );
ix61566z1058: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B04FFF0020DFFF00"
    )
        port map (
      I0 => nx61561z3,
      I1 => nx9463z2,
      I2 => nx61566z3,
      I3 => nx5475z4,
      I4 => nx34227z3,
      I5 => nx31236z2,
      O => nx61566z2
    );
ix61566z1443: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => nx35224z3,
      I1 => nx5475z2,
      I2 => nx32233z3,
      O => nx61566z3
    );
ix63692z29166: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6CCC"
    )
        port map (
      I0 => nx64689z2,
      I1 => lx_x_8_0_sva(8),
      I2 => lx_x_8_0_sva(7),
      I3 => lx_x_8_0_sva(6),
      O => nx63692z1
    );
ix64689z1315: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => img_out_rsc_wadr(5),
      I1 => img_out_rsc_wadr(4),
      I2 => img_out_rsc_wadr(3),
      I3 => img_out_rsc_wadr(2),
      I4 => img_out_rsc_wadr(1),
      I5 => img_out_rsc_wadr(0),
      O => nx64689z2
    );
ix64689z1422: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6C"
    )
        port map (
      I0 => nx64689z2,
      I1 => lx_x_8_0_sva(7),
      I2 => lx_x_8_0_sva(6),
      O => nx64689z1
    );
ix6472z1322: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => fsm_output(3),
      I1 => ImgProcTest_core_core_fsm_inst_lx_C_2_tr0,
      O => nx6472z1
    );
ix6561z1330: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => fsm_output(4),
      I1 => fsm_output(0),
      I2 => lx_x_8_0_sva_1(5),
      O => nx6561z1
    );
ix7558z1330: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => fsm_output(4),
      I1 => fsm_output(0),
      I2 => lx_x_8_0_sva_1(6),
      O => nx7558z1
    );
ix8555z1330: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => fsm_output(4),
      I1 => fsm_output(0),
      I2 => lx_x_8_0_sva_1(7),
      O => nx8555z1
    );
ix9463z1365: unisim.vcomponents.LUT3
    generic map(
      INIT => X"31"
    )
        port map (
      I0 => fsm_output(3),
      I1 => fsm_output(0),
      I2 => ImgProcTest_core_core_fsm_inst_lx_C_2_tr0,
      O => nx9463z4
    );
ix9463z1569: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFF00FFBFFF00FF"
    )
        port map (
      I0 => nx9463z2,
      I1 => nx34227z2,
      I2 => nx5475z3,
      I3 => nx9463z4,
      I4 => fsm_output(4),
      I5 => nx5475z2,
      O => nx9463z1
    );
ix9463z32034: unisim.vcomponents.LUT5
    generic map(
      INIT => X"027F77FF"
    )
        port map (
      I0 => img_in_rsc_re,
      I1 => lx_x_8_0_sva(7),
      I2 => lx_x_8_0_sva(6),
      I3 => nx9463z3,
      I4 => nx29242z2,
      O => nx9463z2
    );
ix9552z1330: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => fsm_output(4),
      I1 => fsm_output(0),
      I2 => lx_x_8_0_sva_1(8),
      O => nx9552z1
    );
lx_acc_1_nl_sub9_3_ix15243z26622: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => lx_x_8_0_sva(8),
      O => nx15243z2
    );
lx_acc_1_nl_sub9_3_muxcy_0_CARRY4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => nx15239z1,
      CO(2) => nx15238z1,
      CO(1) => nx15237z1,
      CO(0) => nx15236z1,
      CYINIT => nx15235z1,
      DI(3 downto 0) => img_out_rsc_wadr(3 downto 0),
      O(3 downto 0) => NLW_lx_acc_1_nl_sub9_3_muxcy_0_CARRY4_O_UNCONNECTED(3 downto 0),
      S(3) => nx15238z2,
      S(2) => nx15237z2,
      S(1) => nx15236z2,
      S(0) => nx15235z2
    );
lx_acc_1_nl_sub9_3_muxcy_4_CARRY4: unisim.vcomponents.CARRY4
     port map (
      CI => nx15239z1,
      CO(3) => nx15243z1,
      CO(2) => nx15242z1,
      CO(1) => nx15241z1,
      CO(0) => nx15240z1,
      CYINIT => '0',
      DI(3 downto 2) => lx_x_8_0_sva(7 downto 6),
      DI(1 downto 0) => img_out_rsc_wadr(5 downto 4),
      O(3 downto 0) => NLW_lx_acc_1_nl_sub9_3_muxcy_4_CARRY4_O_UNCONNECTED(3 downto 0),
      S(3) => nx15242z2,
      S(2) => nx15241z2,
      S(1) => nx15240z2,
      S(0) => nx15239z2
    );
lx_acc_1_nl_sub9_3_muxcy_8_CARRY4: unisim.vcomponents.CARRY4
     port map (
      CI => nx15243z1,
      CO(3 downto 1) => NLW_lx_acc_1_nl_sub9_3_muxcy_8_CARRY4_CO_UNCONNECTED(3 downto 1),
      CO(0) => nx29174z1,
      CYINIT => '0',
      DI(3 downto 1) => NLW_lx_acc_1_nl_sub9_3_muxcy_8_CARRY4_DI_UNCONNECTED(3 downto 1),
      DI(0) => lx_x_8_0_sva(8),
      O(3 downto 0) => NLW_lx_acc_1_nl_sub9_3_muxcy_8_CARRY4_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => NLW_lx_acc_1_nl_sub9_3_muxcy_8_CARRY4_S_UNCONNECTED(3 downto 1),
      S(0) => nx15243z2
    );
reg_ImgProcTest_core_core_fsm_inst_lx_C_2_tr0: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => img_in_rsc_re,
      D => nx31031z1,
      Q => ImgProcTest_core_core_fsm_inst_lx_C_2_tr0,
      S => rst
    );
\reg_lx_else_acc_3_cse_sva_10_2(0)\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => img_in_rsc_radr(8),
      Q => img_out_rsc_wadr(8),
      R => rst
    );
\reg_lx_else_acc_3_cse_sva_10_2(1)\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => img_in_rsc_radr(9),
      Q => img_out_rsc_wadr(9),
      R => rst
    );
\reg_lx_else_acc_3_cse_sva_10_2(2)\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => img_in_rsc_radr(10),
      Q => img_out_rsc_wadr(10),
      R => rst
    );
\reg_lx_else_acc_3_cse_sva_10_2(3)\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => img_in_rsc_radr(11),
      Q => img_out_rsc_wadr(11),
      R => rst
    );
\reg_lx_else_acc_3_cse_sva_10_2(4)\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => img_in_rsc_radr(12),
      Q => img_out_rsc_wadr(12),
      R => rst
    );
\reg_lx_else_acc_3_cse_sva_10_2(5)\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => img_in_rsc_radr(13),
      Q => img_out_rsc_wadr(13),
      R => rst
    );
\reg_lx_else_acc_3_cse_sva_10_2(6)\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => img_in_rsc_radr(14),
      Q => img_out_rsc_wadr(14),
      R => rst
    );
\reg_lx_else_acc_3_cse_sva_10_2(7)\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => img_in_rsc_radr(15),
      Q => img_out_rsc_wadr(15),
      R => rst
    );
\reg_lx_else_acc_3_cse_sva_10_2(8)\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => img_in_rsc_radr(16),
      Q => img_out_rsc_wadr(16),
      R => rst
    );
\reg_lx_else_acc_3_cse_sva_1_0(0)\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => img_in_rsc_radr(6),
      Q => img_out_rsc_wadr(6),
      R => rst
    );
\reg_lx_else_acc_3_cse_sva_1_0(1)\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => img_in_rsc_radr(7),
      Q => img_out_rsc_wadr(7),
      R => rst
    );
reg_lx_if_slc_lx_acc_1_9_itm: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => lx_acc_1_nl(9),
      Q => lx_if_slc_lx_acc_1_9_itm,
      R => rst
    );
\reg_lx_x_8_0_sva(0)\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => nx1576z1,
      D => nx1576z2,
      Q => img_out_rsc_wadr(0),
      R => rst
    );
\reg_lx_x_8_0_sva(1)\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => nx1576z1,
      D => nx2573z1,
      Q => img_out_rsc_wadr(1),
      R => rst
    );
\reg_lx_x_8_0_sva(2)\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => nx1576z1,
      D => nx3570z1,
      Q => img_out_rsc_wadr(2),
      R => rst
    );
\reg_lx_x_8_0_sva(3)\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => nx1576z1,
      D => nx4567z1,
      Q => img_out_rsc_wadr(3),
      R => rst
    );
\reg_lx_x_8_0_sva(4)\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => nx1576z1,
      D => nx5564z1,
      Q => img_out_rsc_wadr(4),
      R => rst
    );
\reg_lx_x_8_0_sva(5)\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => nx1576z1,
      D => nx6561z1,
      Q => img_out_rsc_wadr(5),
      R => rst
    );
\reg_lx_x_8_0_sva(6)\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => nx1576z1,
      D => nx7558z1,
      Q => lx_x_8_0_sva(6),
      R => rst
    );
\reg_lx_x_8_0_sva(7)\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => nx1576z1,
      D => nx8555z1,
      Q => lx_x_8_0_sva(7),
      R => rst
    );
\reg_lx_x_8_0_sva(8)\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => nx1576z1,
      D => nx9552z1,
      Q => lx_x_8_0_sva(8),
      R => rst
    );
\reg_lx_x_8_0_sva_1(0)\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => img_in_rsc_re,
      D => lx_x_8_0_sva_3(0),
      Q => lx_x_8_0_sva_1(0),
      R => rst
    );
\reg_lx_x_8_0_sva_1(1)\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => img_in_rsc_re,
      D => nx5135z1,
      Q => lx_x_8_0_sva_1(1),
      R => rst
    );
\reg_lx_x_8_0_sva_1(2)\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => img_in_rsc_re,
      D => nx4138z1,
      Q => lx_x_8_0_sva_1(2),
      R => rst
    );
\reg_lx_x_8_0_sva_1(3)\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => img_in_rsc_re,
      D => nx3141z1,
      Q => lx_x_8_0_sva_1(3),
      R => rst
    );
\reg_lx_x_8_0_sva_1(4)\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => img_in_rsc_re,
      D => nx2144z1,
      Q => lx_x_8_0_sva_1(4),
      R => rst
    );
\reg_lx_x_8_0_sva_1(5)\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => img_in_rsc_re,
      D => nx1147z1,
      Q => lx_x_8_0_sva_1(5),
      R => rst
    );
\reg_lx_x_8_0_sva_1(6)\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => img_in_rsc_re,
      D => nx150z1,
      Q => lx_x_8_0_sva_1(6),
      R => rst
    );
\reg_lx_x_8_0_sva_1(7)\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => img_in_rsc_re,
      D => nx64689z1,
      Q => lx_x_8_0_sva_1(7),
      R => rst
    );
\reg_lx_x_8_0_sva_1(8)\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => img_in_rsc_re,
      D => nx63692z1,
      Q => lx_x_8_0_sva_1(8),
      R => rst
    );
\reg_ly_y_7_0_sva(0)\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => nx32233z1,
      D => nx28245z1,
      Q => nx29242z2,
      R => rst
    );
\reg_ly_y_7_0_sva(1)\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => nx32233z1,
      D => nx29242z1,
      Q => nx9463z3,
      R => rst
    );
\reg_ly_y_7_0_sva(2)\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => nx32233z1,
      D => nx30239z1,
      Q => nx31236z2,
      R => rst
    );
\reg_ly_y_7_0_sva(3)\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => nx32233z1,
      D => nx31236z1,
      Q => nx32233z3,
      R => rst
    );
\reg_ly_y_7_0_sva(4)\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => nx32233z1,
      D => nx32233z2,
      Q => nx5475z2,
      R => rst
    );
\reg_ly_y_7_0_sva(5)\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => nx32233z1,
      D => nx33230z1,
      Q => nx34227z3,
      R => rst
    );
\reg_ly_y_7_0_sva(6)\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => nx32233z1,
      D => nx34227z1,
      Q => nx35224z3,
      R => rst
    );
\reg_ly_y_7_0_sva(7)\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => nx32233z1,
      D => nx35224z1,
      Q => nx5475z4,
      R => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_blk_mem_gen_prim_wrapper is
  port (
    clk : in STD_LOGIC;
    ram_rd_en_d1 : in STD_LOGIC;
    srst : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_blk_mem_gen_prim_wrapper : entity is "blk_mem_gen_prim_wrapper";
end system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_blk_mem_gen_prim_wrapper;

architecture STRUCTURE of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_blk_mem_gen_prim_wrapper is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_1\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_10\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_11\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_12\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_13\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_16\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_17\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_18\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_19\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_2\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_20\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_21\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_24\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_25\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_26\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_27\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_28\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_29\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_3\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_4\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_5\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_8\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_9\ : STD_LOGIC;
  signal tmp_ram_regce : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : label is "PRIMITIVE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : label is "true";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 5) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(13 downto 5) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DIADI(15 downto 10) => B"000000",
      DIADI(9 downto 8) => din(3 downto 2),
      DIADI(7 downto 2) => B"000000",
      DIADI(1 downto 0) => din(1 downto 0),
      DIBDI(15 downto 10) => B"000000",
      DIBDI(9 downto 8) => din(7 downto 6),
      DIBDI(7 downto 2) => B"000000",
      DIBDI(1 downto 0) => din(5 downto 4),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_0\,
      DOADO(14) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_1\,
      DOADO(13) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_2\,
      DOADO(12) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_3\,
      DOADO(11) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_4\,
      DOADO(10) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_5\,
      DOADO(9 downto 8) => dout(3 downto 2),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_8\,
      DOADO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_9\,
      DOADO(5) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_10\,
      DOADO(4) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_11\,
      DOADO(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_12\,
      DOADO(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_13\,
      DOADO(1 downto 0) => dout(1 downto 0),
      DOBDO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_16\,
      DOBDO(14) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_17\,
      DOBDO(13) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_18\,
      DOBDO(12) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_19\,
      DOBDO(11) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_20\,
      DOBDO(10) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_21\,
      DOBDO(9 downto 8) => dout(7 downto 6),
      DOBDO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_24\,
      DOBDO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_25\,
      DOBDO(5) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_26\,
      DOBDO(4) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_27\,
      DOBDO(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_28\,
      DOBDO(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_29\,
      DOBDO(1 downto 0) => dout(5 downto 4),
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33\,
      DOPBDOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34\,
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35\,
      ENARDEN => tmp_ram_rd_en,
      ENBWREN => E(0),
      REGCEAREGCE => tmp_ram_regce,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => srst,
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => E(0),
      WEBWE(2) => E(0),
      WEBWE(1) => E(0),
      WEBWE(0) => E(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => srst,
      I1 => ram_rd_en_d1,
      O => tmp_ram_regce
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_compare is
  port (
    comp0 : out STD_LOGIC;
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_compare : entity is "compare";
end system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_compare;

architecture STRUCTURE of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_compare is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \gmux.gm[4].gms.ms_0\(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp0,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => v1_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_compare_0 is
  port (
    comp0 : in STD_LOGIC;
    comp1 : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    ram_full_comb : out STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_compare_0 : entity is "compare";
end system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_compare_0;

architecture STRUCTURE of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_compare_0 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal \^comp1\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
  comp1 <= \^comp1\;
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \gmux.gm[4].gms.ms_0\(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^comp1\,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => v1_reg_0(0)
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FFFFF88008888"
    )
        port map (
      I0 => \^comp1\,
      I1 => wr_en,
      I2 => comp0,
      I3 => ram_full_i_reg,
      I4 => rd_en,
      I5 => \out\,
      O => ram_full_comb
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_compare_1 is
  port (
    almost_full : in STD_LOGIC;
    comp1 : in STD_LOGIC;
    \gaf.gaf0.ram_afull_i_reg\ : in STD_LOGIC;
    \gaf.gaf0.ram_afull_i_reg0\ : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_compare_1 : entity is "compare";
end system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_compare_1;

architecture STRUCTURE of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_compare_1 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal comp2 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gaf.gaf0.ram_afull_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFFFF8A008A00"
    )
        port map (
      I0 => comp2,
      I1 => \gaf.gaf0.ram_afull_i_reg\,
      I2 => rd_en,
      I3 => E(0),
      I4 => comp1,
      I5 => almost_full,
      O => \gaf.gaf0.ram_afull_i_reg0\
    );
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \gmux.gm[4].gms.ms_0\(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp2,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => v1_reg_1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_compare_2 is
  port (
    comp0 : out STD_LOGIC;
    \gmux.gm[1].gms.ms_0\ : in STD_LOGIC;
    \gmux.gm[2].gms.ms_0\ : in STD_LOGIC;
    \gmux.gm[3].gms.ms_0\ : in STD_LOGIC;
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_compare_2 : entity is "compare";
end system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_compare_2;

architecture STRUCTURE of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_compare_2 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \gmux.gm[4].gms.ms_0\,
      S(2) => \gmux.gm[3].gms.ms_0\,
      S(1) => \gmux.gm[2].gms.ms_0\,
      S(0) => \gmux.gm[1].gms.ms_0\
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp0,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => ram_empty_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_compare_3 is
  port (
    comp0 : in STD_LOGIC;
    comp1 : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    \ram_empty_i0__3\ : out STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_compare_3 : entity is "compare";
end system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_compare_3;

architecture STRUCTURE of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_compare_3 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal \^comp1\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
  comp1 <= \^comp1\;
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^comp1\,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => ram_empty_i_reg(0)
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FFFFF88008888"
    )
        port map (
      I0 => \^comp1\,
      I1 => rd_en,
      I2 => comp0,
      I3 => ram_empty_i_reg_0,
      I4 => wr_en,
      I5 => \out\,
      O => \ram_empty_i0__3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_compare_4 is
  port (
    almost_empty : in STD_LOGIC;
    comp1 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    ram_aempty_i0 : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    \gae.ram_aempty_i_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gae.ram_aempty_i_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_compare_4 : entity is "compare";
end system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_compare_4;

architecture STRUCTURE of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_compare_4 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal comp2 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gae.ram_aempty_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FFF3F3F00220000"
    )
        port map (
      I0 => comp2,
      I1 => \gae.ram_aempty_i_reg_0\(0),
      I2 => comp1,
      I3 => \out\,
      I4 => rd_en,
      I5 => almost_empty,
      O => ram_aempty_i0
    );
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg_0(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp2,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \gae.ram_aempty_i_reg\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_rd_bin_cntr is
  port (
    clk : in STD_LOGIC;
    \gc1.count_d2_reg[0]_0\ : out STD_LOGIC;
    \gc1.count_d2_reg[2]_0\ : out STD_LOGIC;
    \gc1.count_d2_reg[4]_0\ : out STD_LOGIC;
    \gc1.count_d2_reg[6]_0\ : out STD_LOGIC;
    srst : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc1.count_d1_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc1.count_d2_reg[8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \gmux.gm[3].gms.ms\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gmux.gm[3].gms.ms_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gmux.gm[3].gms.ms_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_3 : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_rd_bin_cntr : entity is "rd_bin_cntr";
end system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_rd_bin_cntr;

architecture STRUCTURE of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_rd_bin_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gc1.count[8]_i_2_n_0\ : STD_LOGIC;
  signal \^gc1.count_d1_reg[8]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gc1.count_d2_reg[8]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rd_pntr_plus2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc1.count[0]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \gc1.count[2]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \gc1.count[3]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \gc1.count[4]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \gc1.count[7]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \gc1.count[8]_i_1\ : label is "soft_lutpair1";
begin
  Q(0) <= \^q\(0);
  \gc1.count_d1_reg[8]_0\(0) <= \^gc1.count_d1_reg[8]_0\(0);
  \gc1.count_d2_reg[8]_0\(8 downto 0) <= \^gc1.count_d2_reg[8]_0\(8 downto 0);
\gc1.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_pntr_plus2(0),
      O => plusOp(0)
    );
\gc1.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_pntr_plus2(0),
      I1 => rd_pntr_plus2(1),
      O => plusOp(1)
    );
\gc1.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rd_pntr_plus2(0),
      I1 => rd_pntr_plus2(1),
      I2 => rd_pntr_plus2(2),
      O => plusOp(2)
    );
\gc1.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rd_pntr_plus2(1),
      I1 => rd_pntr_plus2(0),
      I2 => rd_pntr_plus2(2),
      I3 => rd_pntr_plus2(3),
      O => plusOp(3)
    );
\gc1.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => rd_pntr_plus2(2),
      I1 => rd_pntr_plus2(0),
      I2 => rd_pntr_plus2(1),
      I3 => rd_pntr_plus2(3),
      I4 => rd_pntr_plus2(4),
      O => plusOp(4)
    );
\gc1.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => rd_pntr_plus2(3),
      I1 => rd_pntr_plus2(1),
      I2 => rd_pntr_plus2(0),
      I3 => rd_pntr_plus2(2),
      I4 => rd_pntr_plus2(4),
      I5 => rd_pntr_plus2(5),
      O => plusOp(5)
    );
\gc1.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gc1.count[8]_i_2_n_0\,
      I1 => rd_pntr_plus2(6),
      O => plusOp(6)
    );
\gc1.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \gc1.count[8]_i_2_n_0\,
      I1 => rd_pntr_plus2(6),
      I2 => rd_pntr_plus2(7),
      O => plusOp(7)
    );
\gc1.count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rd_pntr_plus2(6),
      I1 => \gc1.count[8]_i_2_n_0\,
      I2 => rd_pntr_plus2(7),
      I3 => \^q\(0),
      O => plusOp(8)
    );
\gc1.count[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => rd_pntr_plus2(5),
      I1 => rd_pntr_plus2(3),
      I2 => rd_pntr_plus2(1),
      I3 => rd_pntr_plus2(0),
      I4 => rd_pntr_plus2(2),
      I5 => rd_pntr_plus2(4),
      O => \gc1.count[8]_i_2_n_0\
    );
\gc1.count_d1_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus2(0),
      Q => rd_pntr_plus1(0),
      S => srst
    );
\gc1.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus2(1),
      Q => rd_pntr_plus1(1),
      R => srst
    );
\gc1.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus2(2),
      Q => rd_pntr_plus1(2),
      R => srst
    );
\gc1.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus2(3),
      Q => rd_pntr_plus1(3),
      R => srst
    );
\gc1.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus2(4),
      Q => rd_pntr_plus1(4),
      R => srst
    );
\gc1.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus2(5),
      Q => rd_pntr_plus1(5),
      R => srst
    );
\gc1.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus2(6),
      Q => rd_pntr_plus1(6),
      R => srst
    );
\gc1.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus2(7),
      Q => rd_pntr_plus1(7),
      R => srst
    );
\gc1.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(0),
      Q => \^gc1.count_d1_reg[8]_0\(0),
      R => srst
    );
\gc1.count_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(0),
      Q => \^gc1.count_d2_reg[8]_0\(0),
      R => srst
    );
\gc1.count_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(1),
      Q => \^gc1.count_d2_reg[8]_0\(1),
      R => srst
    );
\gc1.count_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(2),
      Q => \^gc1.count_d2_reg[8]_0\(2),
      R => srst
    );
\gc1.count_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(3),
      Q => \^gc1.count_d2_reg[8]_0\(3),
      R => srst
    );
\gc1.count_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(4),
      Q => \^gc1.count_d2_reg[8]_0\(4),
      R => srst
    );
\gc1.count_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(5),
      Q => \^gc1.count_d2_reg[8]_0\(5),
      R => srst
    );
\gc1.count_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(6),
      Q => \^gc1.count_d2_reg[8]_0\(6),
      R => srst
    );
\gc1.count_d2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(7),
      Q => \^gc1.count_d2_reg[8]_0\(7),
      R => srst
    );
\gc1.count_d2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^gc1.count_d1_reg[8]_0\(0),
      Q => \^gc1.count_d2_reg[8]_0\(8),
      R => srst
    );
\gc1.count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(0),
      Q => rd_pntr_plus2(0),
      R => srst
    );
\gc1.count_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(1),
      Q => rd_pntr_plus2(1),
      S => srst
    );
\gc1.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(2),
      Q => rd_pntr_plus2(2),
      R => srst
    );
\gc1.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(3),
      Q => rd_pntr_plus2(3),
      R => srst
    );
\gc1.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(4),
      Q => rd_pntr_plus2(4),
      R => srst
    );
\gc1.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(5),
      Q => rd_pntr_plus2(5),
      R => srst
    );
\gc1.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(6),
      Q => rd_pntr_plus2(6),
      R => srst
    );
\gc1.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(7),
      Q => rd_pntr_plus2(7),
      R => srst
    );
\gc1.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(8),
      Q => \^q\(0),
      R => srst
    );
\gmux.gm[0].gm1.m1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc1.count_d2_reg[8]_0\(0),
      I1 => \gmux.gm[3].gms.ms\(0),
      I2 => \^gc1.count_d2_reg[8]_0\(1),
      I3 => \gmux.gm[3].gms.ms\(1),
      O => v1_reg(0)
    );
\gmux.gm[0].gm1.m1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => \gmux.gm[3].gms.ms\(0),
      I2 => rd_pntr_plus1(1),
      I3 => \gmux.gm[3].gms.ms\(1),
      O => v1_reg_2(0)
    );
\gmux.gm[0].gm1.m1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus2(0),
      I1 => \gmux.gm[3].gms.ms\(0),
      I2 => rd_pntr_plus2(1),
      I3 => \gmux.gm[3].gms.ms\(1),
      O => v1_reg_3(0)
    );
\gmux.gm[0].gm1.m1_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc1.count_d2_reg[8]_0\(0),
      I1 => \gmux.gm[3].gms.ms_0\(0),
      I2 => \^gc1.count_d2_reg[8]_0\(1),
      I3 => \gmux.gm[3].gms.ms_0\(1),
      O => v1_reg_0(0)
    );
\gmux.gm[0].gm1.m1_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc1.count_d2_reg[8]_0\(0),
      I1 => \gmux.gm[3].gms.ms_1\(0),
      I2 => \^gc1.count_d2_reg[8]_0\(1),
      I3 => \gmux.gm[3].gms.ms_1\(1),
      O => v1_reg_1(0)
    );
\gmux.gm[0].gm1.m1_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc1.count_d2_reg[8]_0\(0),
      I1 => \gmux.gm[3].gms.ms\(0),
      I2 => \^gc1.count_d2_reg[8]_0\(1),
      I3 => \gmux.gm[3].gms.ms\(1),
      O => \gc1.count_d2_reg[0]_0\
    );
\gmux.gm[1].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc1.count_d2_reg[8]_0\(2),
      I1 => \gmux.gm[3].gms.ms\(2),
      I2 => \^gc1.count_d2_reg[8]_0\(3),
      I3 => \gmux.gm[3].gms.ms\(3),
      O => v1_reg(1)
    );
\gmux.gm[1].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(2),
      I1 => \gmux.gm[3].gms.ms\(2),
      I2 => rd_pntr_plus1(3),
      I3 => \gmux.gm[3].gms.ms\(3),
      O => v1_reg_2(1)
    );
\gmux.gm[1].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus2(2),
      I1 => \gmux.gm[3].gms.ms\(2),
      I2 => rd_pntr_plus2(3),
      I3 => \gmux.gm[3].gms.ms\(3),
      O => v1_reg_3(1)
    );
\gmux.gm[1].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc1.count_d2_reg[8]_0\(2),
      I1 => \gmux.gm[3].gms.ms_0\(2),
      I2 => \^gc1.count_d2_reg[8]_0\(3),
      I3 => \gmux.gm[3].gms.ms_0\(3),
      O => v1_reg_0(1)
    );
\gmux.gm[1].gms.ms_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc1.count_d2_reg[8]_0\(2),
      I1 => \gmux.gm[3].gms.ms_1\(2),
      I2 => \^gc1.count_d2_reg[8]_0\(3),
      I3 => \gmux.gm[3].gms.ms_1\(3),
      O => v1_reg_1(1)
    );
\gmux.gm[1].gms.ms_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc1.count_d2_reg[8]_0\(2),
      I1 => \gmux.gm[3].gms.ms\(2),
      I2 => \^gc1.count_d2_reg[8]_0\(3),
      I3 => \gmux.gm[3].gms.ms\(3),
      O => \gc1.count_d2_reg[2]_0\
    );
\gmux.gm[2].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc1.count_d2_reg[8]_0\(4),
      I1 => \gmux.gm[3].gms.ms\(4),
      I2 => \^gc1.count_d2_reg[8]_0\(5),
      I3 => \gmux.gm[3].gms.ms\(5),
      O => v1_reg(2)
    );
\gmux.gm[2].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(4),
      I1 => \gmux.gm[3].gms.ms\(4),
      I2 => rd_pntr_plus1(5),
      I3 => \gmux.gm[3].gms.ms\(5),
      O => v1_reg_2(2)
    );
\gmux.gm[2].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus2(4),
      I1 => \gmux.gm[3].gms.ms\(4),
      I2 => rd_pntr_plus2(5),
      I3 => \gmux.gm[3].gms.ms\(5),
      O => v1_reg_3(2)
    );
\gmux.gm[2].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc1.count_d2_reg[8]_0\(4),
      I1 => \gmux.gm[3].gms.ms_0\(4),
      I2 => \^gc1.count_d2_reg[8]_0\(5),
      I3 => \gmux.gm[3].gms.ms_0\(5),
      O => v1_reg_0(2)
    );
\gmux.gm[2].gms.ms_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc1.count_d2_reg[8]_0\(4),
      I1 => \gmux.gm[3].gms.ms_1\(4),
      I2 => \^gc1.count_d2_reg[8]_0\(5),
      I3 => \gmux.gm[3].gms.ms_1\(5),
      O => v1_reg_1(2)
    );
\gmux.gm[2].gms.ms_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc1.count_d2_reg[8]_0\(4),
      I1 => \gmux.gm[3].gms.ms\(4),
      I2 => \^gc1.count_d2_reg[8]_0\(5),
      I3 => \gmux.gm[3].gms.ms\(5),
      O => \gc1.count_d2_reg[4]_0\
    );
\gmux.gm[3].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc1.count_d2_reg[8]_0\(6),
      I1 => \gmux.gm[3].gms.ms\(6),
      I2 => \^gc1.count_d2_reg[8]_0\(7),
      I3 => \gmux.gm[3].gms.ms\(7),
      O => v1_reg(3)
    );
\gmux.gm[3].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(6),
      I1 => \gmux.gm[3].gms.ms\(6),
      I2 => rd_pntr_plus1(7),
      I3 => \gmux.gm[3].gms.ms\(7),
      O => v1_reg_2(3)
    );
\gmux.gm[3].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus2(6),
      I1 => \gmux.gm[3].gms.ms\(6),
      I2 => rd_pntr_plus2(7),
      I3 => \gmux.gm[3].gms.ms\(7),
      O => v1_reg_3(3)
    );
\gmux.gm[3].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc1.count_d2_reg[8]_0\(6),
      I1 => \gmux.gm[3].gms.ms_0\(6),
      I2 => \^gc1.count_d2_reg[8]_0\(7),
      I3 => \gmux.gm[3].gms.ms_0\(7),
      O => v1_reg_0(3)
    );
\gmux.gm[3].gms.ms_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc1.count_d2_reg[8]_0\(6),
      I1 => \gmux.gm[3].gms.ms_1\(6),
      I2 => \^gc1.count_d2_reg[8]_0\(7),
      I3 => \gmux.gm[3].gms.ms_1\(7),
      O => v1_reg_1(3)
    );
\gmux.gm[3].gms.ms_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc1.count_d2_reg[8]_0\(6),
      I1 => \gmux.gm[3].gms.ms\(6),
      I2 => \^gc1.count_d2_reg[8]_0\(7),
      I3 => \gmux.gm[3].gms.ms\(7),
      O => \gc1.count_d2_reg[6]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_reset_blk_ramfifo is
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_reset_blk_ramfifo : entity is "reset_blk_ramfifo";
end system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_reset_blk_ramfifo;

architecture STRUCTURE of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_reset_blk_ramfifo is
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_wr_reg2 : signal is "true";
begin
rstblki_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rst_wr_reg2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_wr_bin_cntr is
  port (
    clk : in STD_LOGIC;
    \gcc0.gc1.gsym.count_d2_reg[8]_3\ : out STD_LOGIC;
    srst : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gcc0.gc1.gsym.count_d1_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gcc0.gc1.gsym.count_d2_reg[8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc1.gsym.count_d2_reg[8]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc1.gsym.count_d2_reg[8]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gmux.gm[4].gms.ms\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gmux.gm[4].gms.ms_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_wr_bin_cntr : entity is "wr_bin_cntr";
end system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_wr_bin_cntr;

architecture STRUCTURE of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_wr_bin_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gcc0.gc1.gsym.count[8]_i_2_n_0\ : STD_LOGIC;
  signal \^gcc0.gc1.gsym.count_d1_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^gcc0.gc1.gsym.count_d2_reg[8]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wr_pntr_plus1 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 8 to 8 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc1.gsym.count[0]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \gcc0.gc1.gsym.count[2]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \gcc0.gc1.gsym.count[3]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \gcc0.gc1.gsym.count[4]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \gcc0.gc1.gsym.count[7]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \gcc0.gc1.gsym.count[8]_i_1\ : label is "soft_lutpair4";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  \gcc0.gc1.gsym.count_d1_reg[7]_0\(7 downto 0) <= \^gcc0.gc1.gsym.count_d1_reg[7]_0\(7 downto 0);
  \gcc0.gc1.gsym.count_d2_reg[8]_0\(8 downto 0) <= \^gcc0.gc1.gsym.count_d2_reg[8]_0\(8 downto 0);
\gcc0.gc1.gsym.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__0\(0)
    );
\gcc0.gc1.gsym.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__0\(1)
    );
\gcc0.gc1.gsym.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \plusOp__0\(2)
    );
\gcc0.gc1.gsym.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \plusOp__0\(3)
    );
\gcc0.gc1.gsym.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \plusOp__0\(4)
    );
\gcc0.gc1.gsym.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \plusOp__0\(5)
    );
\gcc0.gc1.gsym.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gcc0.gc1.gsym.count[8]_i_2_n_0\,
      I1 => \^q\(6),
      O => \plusOp__0\(6)
    );
\gcc0.gc1.gsym.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \gcc0.gc1.gsym.count[8]_i_2_n_0\,
      I1 => \^q\(6),
      I2 => \^q\(7),
      O => \plusOp__0\(7)
    );
\gcc0.gc1.gsym.count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gcc0.gc1.gsym.count[8]_i_2_n_0\,
      I2 => \^q\(7),
      I3 => wr_pntr_plus2(8),
      O => \plusOp__0\(8)
    );
\gcc0.gc1.gsym.count[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \gcc0.gc1.gsym.count[8]_i_2_n_0\
    );
\gcc0.gc1.gsym.count_d1_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(0),
      Q => \^gcc0.gc1.gsym.count_d1_reg[7]_0\(0),
      S => srst
    );
\gcc0.gc1.gsym.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(1),
      Q => \^gcc0.gc1.gsym.count_d1_reg[7]_0\(1),
      R => srst
    );
\gcc0.gc1.gsym.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(2),
      Q => \^gcc0.gc1.gsym.count_d1_reg[7]_0\(2),
      R => srst
    );
\gcc0.gc1.gsym.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(3),
      Q => \^gcc0.gc1.gsym.count_d1_reg[7]_0\(3),
      R => srst
    );
\gcc0.gc1.gsym.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(4),
      Q => \^gcc0.gc1.gsym.count_d1_reg[7]_0\(4),
      R => srst
    );
\gcc0.gc1.gsym.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(5),
      Q => \^gcc0.gc1.gsym.count_d1_reg[7]_0\(5),
      R => srst
    );
\gcc0.gc1.gsym.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(6),
      Q => \^gcc0.gc1.gsym.count_d1_reg[7]_0\(6),
      R => srst
    );
\gcc0.gc1.gsym.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(7),
      Q => \^gcc0.gc1.gsym.count_d1_reg[7]_0\(7),
      R => srst
    );
\gcc0.gc1.gsym.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => wr_pntr_plus2(8),
      Q => wr_pntr_plus1(8),
      R => srst
    );
\gcc0.gc1.gsym.count_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^gcc0.gc1.gsym.count_d1_reg[7]_0\(0),
      Q => \^gcc0.gc1.gsym.count_d2_reg[8]_0\(0),
      R => srst
    );
\gcc0.gc1.gsym.count_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^gcc0.gc1.gsym.count_d1_reg[7]_0\(1),
      Q => \^gcc0.gc1.gsym.count_d2_reg[8]_0\(1),
      R => srst
    );
\gcc0.gc1.gsym.count_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^gcc0.gc1.gsym.count_d1_reg[7]_0\(2),
      Q => \^gcc0.gc1.gsym.count_d2_reg[8]_0\(2),
      R => srst
    );
\gcc0.gc1.gsym.count_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^gcc0.gc1.gsym.count_d1_reg[7]_0\(3),
      Q => \^gcc0.gc1.gsym.count_d2_reg[8]_0\(3),
      R => srst
    );
\gcc0.gc1.gsym.count_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^gcc0.gc1.gsym.count_d1_reg[7]_0\(4),
      Q => \^gcc0.gc1.gsym.count_d2_reg[8]_0\(4),
      R => srst
    );
\gcc0.gc1.gsym.count_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^gcc0.gc1.gsym.count_d1_reg[7]_0\(5),
      Q => \^gcc0.gc1.gsym.count_d2_reg[8]_0\(5),
      R => srst
    );
\gcc0.gc1.gsym.count_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^gcc0.gc1.gsym.count_d1_reg[7]_0\(6),
      Q => \^gcc0.gc1.gsym.count_d2_reg[8]_0\(6),
      R => srst
    );
\gcc0.gc1.gsym.count_d2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^gcc0.gc1.gsym.count_d1_reg[7]_0\(7),
      Q => \^gcc0.gc1.gsym.count_d2_reg[8]_0\(7),
      R => srst
    );
\gcc0.gc1.gsym.count_d2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => wr_pntr_plus1(8),
      Q => \^gcc0.gc1.gsym.count_d2_reg[8]_0\(8),
      R => srst
    );
\gcc0.gc1.gsym.count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(0),
      Q => \^q\(0),
      R => srst
    );
\gcc0.gc1.gsym.count_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(1),
      Q => \^q\(1),
      S => srst
    );
\gcc0.gc1.gsym.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(2),
      Q => \^q\(2),
      R => srst
    );
\gcc0.gc1.gsym.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(3),
      Q => \^q\(3),
      R => srst
    );
\gcc0.gc1.gsym.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(4),
      Q => \^q\(4),
      R => srst
    );
\gcc0.gc1.gsym.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(5),
      Q => \^q\(5),
      R => srst
    );
\gcc0.gc1.gsym.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(6),
      Q => \^q\(6),
      R => srst
    );
\gcc0.gc1.gsym.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(7),
      Q => \^q\(7),
      R => srst
    );
\gcc0.gc1.gsym.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(8),
      Q => wr_pntr_plus2(8),
      R => srst
    );
\gmux.gm[4].gms.ms_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^gcc0.gc1.gsym.count_d2_reg[8]_0\(8),
      I1 => \gmux.gm[4].gms.ms\(0),
      O => v1_reg(0)
    );
\gmux.gm[4].gms.ms_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^gcc0.gc1.gsym.count_d2_reg[8]_0\(8),
      I1 => \gmux.gm[4].gms.ms_0\(0),
      O => \gcc0.gc1.gsym.count_d2_reg[8]_1\(0)
    );
\gmux.gm[4].gms.ms_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^gcc0.gc1.gsym.count_d2_reg[8]_0\(8),
      I1 => \gmux.gm[4].gms.ms_1\(0),
      O => \gcc0.gc1.gsym.count_d2_reg[8]_2\(0)
    );
\gmux.gm[4].gms.ms_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_pntr_plus1(8),
      I1 => \gmux.gm[4].gms.ms\(0),
      O => v1_reg_0(0)
    );
\gmux.gm[4].gms.ms_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_pntr_plus2(8),
      I1 => \gmux.gm[4].gms.ms\(0),
      O => v1_reg_1(0)
    );
\gmux.gm[4].gms.ms_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^gcc0.gc1.gsym.count_d2_reg[8]_0\(8),
      I1 => \gmux.gm[4].gms.ms\(0),
      O => \gcc0.gc1.gsym.count_d2_reg[8]_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 is
  port (
    almost_empty : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_sbiterr : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    dbiterr : out STD_LOGIC;
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    int_clk : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_wlast : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axis_tlast : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    overflow : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    rst : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_rlast : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_wlast : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axis_tlast : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    sleep : in STD_LOGIC;
    srst : in STD_LOGIC;
    underflow : out STD_LOGIC;
    valid : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 9;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 8;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 8;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 6;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 4;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 5;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 6;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 505;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 504;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 9;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 512;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 180;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 9;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 9;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 512;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 30;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 9;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is "fifo_generator_v13_2_5";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 : entity is "soft";
end system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5;

architecture STRUCTURE of system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 is
  signal \<const0>\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg : string;
  attribute async_reg of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst\ : signal is "true";
  attribute msgon : string;
  attribute msgon of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst\ : signal is "true";
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst\ : signal is "true";
  attribute msgon of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst\ : signal is "true";
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg1\ : STD_LOGIC;
  attribute async_reg of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg1\ : signal is "true";
  attribute msgon of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg1\ : signal is "true";
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2\ : STD_LOGIC;
  attribute async_reg of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2\ : signal is "true";
  attribute msgon of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2\ : signal is "true";
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4_n_0\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_fb\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg1\ : STD_LOGIC;
  attribute async_reg of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg1\ : signal is "true";
  attribute msgon of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg1\ : signal is "true";
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2\ : STD_LOGIC;
  attribute async_reg of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2\ : signal is "true";
  attribute msgon of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2\ : signal is "true";
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/overflow_i\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/underflow_i\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/dbr_as_reg\ : STD_LOGIC;
  attribute async_reg of \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/dbr_as_reg\ : signal is "true";
  attribute msgon of \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/dbr_as_reg\ : signal is "true";
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/dbr_d1\ : STD_LOGIC;
  attribute async_reg of \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/dbr_d1\ : signal is "true";
  attribute msgon of \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/dbr_d1\ : signal is "true";
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/RDCOUNT\ : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/WRCOUNT\ : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_0\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_1\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_10\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_11\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_12\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_13\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_14\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_15\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_16\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_17\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_21\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_22\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_23\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_24\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_25\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_26\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_27\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_28\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_29\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_3\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_30\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_31\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_32\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_33\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_34\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_35\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_36\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_37\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_38\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_39\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_40\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_41\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_42\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_43\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_44\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_45\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_46\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_47\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_48\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_49\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_50\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_51\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_52\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_53\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_62\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_63\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_64\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_65\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_9\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/sbr_as_reg\ : STD_LOGIC;
  attribute async_reg of \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/sbr_as_reg\ : signal is "true";
  attribute msgon of \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/sbr_as_reg\ : signal is "true";
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/sbr_d1\ : STD_LOGIC;
  attribute async_reg of \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/sbr_d1\ : signal is "true";
  attribute msgon of \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/sbr_d1\ : signal is "true";
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/wr_rst_i\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[0]\ : label is "yes";
  attribute msgon of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[1]\ : label is std.standard.true;
  attribute KEEP of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[1]\ : label is "yes";
  attribute msgon of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[2]\ : label is std.standard.true;
  attribute KEEP of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[2]\ : label is "yes";
  attribute msgon of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[3]\ : label is std.standard.true;
  attribute KEEP of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[3]\ : label is "yes";
  attribute msgon of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[4]\ : label is std.standard.true;
  attribute KEEP of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[4]\ : label is "yes";
  attribute msgon of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[5]\ : label is std.standard.true;
  attribute KEEP of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[5]\ : label is "yes";
  attribute msgon of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0]\ : label is std.standard.true;
  attribute KEEP of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0]\ : label is "yes";
  attribute msgon of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1]\ : label is std.standard.true;
  attribute KEEP of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1]\ : label is "yes";
  attribute msgon of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2]\ : label is std.standard.true;
  attribute KEEP of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2]\ : label is "yes";
  attribute msgon of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[3]\ : label is std.standard.true;
  attribute KEEP of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[3]\ : label is "yes";
  attribute msgon of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[4]\ : label is std.standard.true;
  attribute KEEP of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[4]\ : label is "yes";
  attribute msgon of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[5]\ : label is std.standard.true;
  attribute KEEP of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[5]\ : label is "yes";
  attribute msgon of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg1_reg\ : label is "yes";
  attribute msgon of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg\ : label is "yes";
  attribute msgon of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg\ : label is "true";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4\ : label is "\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo /U0/\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg ";
  attribute srl_name : string;
  attribute srl_name of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4\ : label is "\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo /U0/\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4 ";
  attribute ASYNC_REG_boolean of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg\ : label is "yes";
  attribute msgon of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg\ : label is "yes";
  attribute msgon of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg\ : label is "true";
  attribute box_type : string;
  attribute box_type of \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1\ : label is "PRIMITIVE";
  attribute is_du_within_envelope of \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1\ : label is "true";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const0>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const0>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const0>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const0>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const0>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const0>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(8) <= \<const0>\;
  data_count(7) <= \<const0>\;
  data_count(6) <= \<const0>\;
  data_count(5) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  full <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(8) <= \<const0>\;
  rd_data_count(7) <= \<const0>\;
  rd_data_count(6) <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(8) <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gextw[1].gnll_fifo.inst_extdi_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/sbr_d1\
    );
\gextw[1].gnll_fifo.inst_extdi_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/dbr_d1\
    );
\gextw[1].gnll_fifo.inst_extdi_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/sbr_as_reg\
    );
\gextw[1].gnll_fifo.inst_extdi_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/dbr_as_reg\
    );
\gf18e1_inst.sngfifo18e1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg\,
      I1 => \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst\(0),
      O => \inst_fifo_gen/gconvfifo.rf/gbi.bi/wr_rst_i\
    );
\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst\(1),
      Q => \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst\(0),
      R => '0'
    );
\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst\(2),
      Q => \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst\(1),
      R => '0'
    );
\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst\(3),
      Q => \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst\(2),
      R => '0'
    );
\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst\(4),
      Q => \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst\(3),
      R => '0'
    );
\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst\(5),
      Q => \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst\(4),
      R => '0'
    );
\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      Q => \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst\(5),
      R => '0'
    );
\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst\(1),
      Q => \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst\(0),
      R => '0'
    );
\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst\(2),
      Q => \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst\(1),
      R => '0'
    );
\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst\(3),
      Q => \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst\(2),
      R => '0'
    );
\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst\(4),
      Q => \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst\(3),
      R => '0'
    );
\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst\(5),
      Q => \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst\(4),
      R => '0'
    );
\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst\(5),
      R => '0'
    );
\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      PRE => rst,
      Q => \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg1\
    );
\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg1\,
      PRE => rst,
      Q => \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2\
    );
\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4_n_0\,
      Q => \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_fb\(0),
      R => '0'
    );
\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => wr_clk,
      D => \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg\,
      Q => \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4_n_0\
    );
\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => rst,
      Q => \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg1\
    );
\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg1\,
      PRE => rst,
      Q => \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2\
    );
\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_fb\(0),
      D => '0',
      PRE => \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2\,
      Q => \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg\
    );
\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1\: unisim.vcomponents.FIFO18E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0005",
      ALMOST_FULL_OFFSET => X"0007",
      DATA_WIDTH => 36,
      DO_REG => 1,
      EN_SYN => false,
      FIFO_MODE => "FIFO18_36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000"
    )
        port map (
      ALMOSTEMPTY => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_0\,
      ALMOSTFULL => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_1\,
      DI(31 downto 8) => B"000000000000000000000000",
      DI(7 downto 0) => din(7 downto 0),
      DIP(3 downto 0) => B"0000",
      DO(31) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_30\,
      DO(30) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_31\,
      DO(29) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_32\,
      DO(28) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_33\,
      DO(27) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_34\,
      DO(26) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_35\,
      DO(25) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_36\,
      DO(24) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_37\,
      DO(23) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_38\,
      DO(22) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_39\,
      DO(21) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_40\,
      DO(20) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_41\,
      DO(19) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_42\,
      DO(18) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_43\,
      DO(17) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_44\,
      DO(16) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_45\,
      DO(15) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_46\,
      DO(14) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_47\,
      DO(13) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_48\,
      DO(12) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_49\,
      DO(11) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_50\,
      DO(10) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_51\,
      DO(9) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_52\,
      DO(8) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_53\,
      DO(7 downto 0) => dout(7 downto 0),
      DOP(3) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_62\,
      DOP(2) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_63\,
      DOP(1) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_64\,
      DOP(0) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_65\,
      EMPTY => empty,
      FULL => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_3\,
      RDCLK => rd_clk,
      RDCOUNT(11 downto 9) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/RDCOUNT\(11 downto 9),
      RDCOUNT(8) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_9\,
      RDCOUNT(7) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_10\,
      RDCOUNT(6) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_11\,
      RDCOUNT(5) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_12\,
      RDCOUNT(4) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_13\,
      RDCOUNT(3) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_14\,
      RDCOUNT(2) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_15\,
      RDCOUNT(1) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_16\,
      RDCOUNT(0) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_17\,
      RDEN => rd_en,
      RDERR => \inst_fifo_gen/gconvfifo.rf/gbi.bi/underflow_i\,
      REGCE => '0',
      RST => \inst_fifo_gen/gconvfifo.rf/gbi.bi/wr_rst_i\,
      RSTREG => '0',
      WRCLK => wr_clk,
      WRCOUNT(11 downto 9) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/WRCOUNT\(11 downto 9),
      WRCOUNT(8) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_21\,
      WRCOUNT(7) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_22\,
      WRCOUNT(6) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_23\,
      WRCOUNT(5) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_24\,
      WRCOUNT(4) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_25\,
      WRCOUNT(3) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_26\,
      WRCOUNT(2) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_27\,
      WRCOUNT(1) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_28\,
      WRCOUNT(0) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_29\,
      WREN => wr_en,
      WRERR => \inst_fifo_gen/gconvfifo.rf/gbi.bi/overflow_i\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ is
  port (
    almost_empty : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_sbiterr : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    dbiterr : out STD_LOGIC;
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    int_clk : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_wlast : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axis_tlast : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    overflow : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    rst : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_rlast : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_wlast : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axis_tlast : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    sleep : in STD_LOGIC;
    srst : in STD_LOGIC;
    underflow : out STD_LOGIC;
    valid : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 9;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 8;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 8;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 6;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 4;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 5;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 6;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 505;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 504;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 9;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 512;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 180;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 9;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 9;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 512;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 30;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 9;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is "fifo_generator_v13_2_5";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ : entity is "soft";
end \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\;

architecture STRUCTURE of \system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg : string;
  attribute async_reg of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst\ : signal is "true";
  attribute msgon : string;
  attribute msgon of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst\ : signal is "true";
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst\ : signal is "true";
  attribute msgon of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst\ : signal is "true";
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg1\ : STD_LOGIC;
  attribute async_reg of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg1\ : signal is "true";
  attribute msgon of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg1\ : signal is "true";
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2\ : STD_LOGIC;
  attribute async_reg of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2\ : signal is "true";
  attribute msgon of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2\ : signal is "true";
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4_n_0\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_fb\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg1\ : STD_LOGIC;
  attribute async_reg of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg1\ : signal is "true";
  attribute msgon of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg1\ : signal is "true";
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2\ : STD_LOGIC;
  attribute async_reg of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2\ : signal is "true";
  attribute msgon of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2\ : signal is "true";
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/overflow_i\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/underflow_i\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/dbr_as_reg\ : STD_LOGIC;
  attribute async_reg of \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/dbr_as_reg\ : signal is "true";
  attribute msgon of \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/dbr_as_reg\ : signal is "true";
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/dbr_d1\ : STD_LOGIC;
  attribute async_reg of \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/dbr_d1\ : signal is "true";
  attribute msgon of \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/dbr_d1\ : signal is "true";
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/RDCOUNT\ : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/WRCOUNT\ : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_0\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_1\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_10\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_11\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_12\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_13\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_14\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_15\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_16\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_17\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_21\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_22\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_23\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_24\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_25\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_26\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_27\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_28\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_29\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_3\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_30\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_31\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_32\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_33\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_34\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_35\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_36\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_37\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_38\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_39\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_40\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_41\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_42\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_43\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_44\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_45\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_46\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_47\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_48\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_49\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_50\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_51\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_52\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_53\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_62\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_63\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_64\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_65\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_9\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/sbr_as_reg\ : STD_LOGIC;
  attribute async_reg of \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/sbr_as_reg\ : signal is "true";
  attribute msgon of \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/sbr_as_reg\ : signal is "true";
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/sbr_d1\ : STD_LOGIC;
  attribute async_reg of \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/sbr_d1\ : signal is "true";
  attribute msgon of \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/sbr_d1\ : signal is "true";
  signal \inst_fifo_gen/gconvfifo.rf/gbi.bi/wr_rst_i\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[0]\ : label is "yes";
  attribute msgon of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[1]\ : label is std.standard.true;
  attribute KEEP of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[1]\ : label is "yes";
  attribute msgon of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[2]\ : label is std.standard.true;
  attribute KEEP of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[2]\ : label is "yes";
  attribute msgon of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[3]\ : label is std.standard.true;
  attribute KEEP of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[3]\ : label is "yes";
  attribute msgon of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[4]\ : label is std.standard.true;
  attribute KEEP of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[4]\ : label is "yes";
  attribute msgon of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[5]\ : label is std.standard.true;
  attribute KEEP of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[5]\ : label is "yes";
  attribute msgon of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0]\ : label is std.standard.true;
  attribute KEEP of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0]\ : label is "yes";
  attribute msgon of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1]\ : label is std.standard.true;
  attribute KEEP of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1]\ : label is "yes";
  attribute msgon of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2]\ : label is std.standard.true;
  attribute KEEP of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2]\ : label is "yes";
  attribute msgon of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[3]\ : label is std.standard.true;
  attribute KEEP of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[3]\ : label is "yes";
  attribute msgon of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[4]\ : label is std.standard.true;
  attribute KEEP of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[4]\ : label is "yes";
  attribute msgon of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[5]\ : label is std.standard.true;
  attribute KEEP of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[5]\ : label is "yes";
  attribute msgon of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg1_reg\ : label is "yes";
  attribute msgon of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg\ : label is "yes";
  attribute msgon of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg\ : label is "true";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4\ : label is "\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo /U0/\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg ";
  attribute srl_name : string;
  attribute srl_name of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4\ : label is "\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo /U0/\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4 ";
  attribute ASYNC_REG_boolean of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg\ : label is "yes";
  attribute msgon of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg\ : label is "yes";
  attribute msgon of \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg\ : label is "true";
  attribute box_type : string;
  attribute box_type of \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1\ : label is "PRIMITIVE";
  attribute is_du_within_envelope of \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1\ : label is "true";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const0>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const0>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const0>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const0>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const0>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const0>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(8) <= \<const0>\;
  data_count(7) <= \<const0>\;
  data_count(6) <= \<const0>\;
  data_count(5) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  full <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(8) <= \<const0>\;
  rd_data_count(7) <= \<const0>\;
  rd_data_count(6) <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(8) <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gextw[1].gnll_fifo.inst_extdi_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/sbr_d1\
    );
\gextw[1].gnll_fifo.inst_extdi_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/dbr_d1\
    );
\gextw[1].gnll_fifo.inst_extdi_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/sbr_as_reg\
    );
\gextw[1].gnll_fifo.inst_extdi_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/dbr_as_reg\
    );
\gf18e1_inst.sngfifo18e1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg\,
      I1 => \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst\(0),
      O => \inst_fifo_gen/gconvfifo.rf/gbi.bi/wr_rst_i\
    );
\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst\(1),
      Q => \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst\(0),
      R => '0'
    );
\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst\(2),
      Q => \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst\(1),
      R => '0'
    );
\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst\(3),
      Q => \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst\(2),
      R => '0'
    );
\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst\(4),
      Q => \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst\(3),
      R => '0'
    );
\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst\(5),
      Q => \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst\(4),
      R => '0'
    );
\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      Q => \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst\(5),
      R => '0'
    );
\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst\(1),
      Q => \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst\(0),
      R => '0'
    );
\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst\(2),
      Q => \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst\(1),
      R => '0'
    );
\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst\(3),
      Q => \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst\(2),
      R => '0'
    );
\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst\(4),
      Q => \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst\(3),
      R => '0'
    );
\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst\(5),
      Q => \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst\(4),
      R => '0'
    );
\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst\(5),
      R => '0'
    );
\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      PRE => rst,
      Q => \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg1\
    );
\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg1\,
      PRE => rst,
      Q => \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2\
    );
\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4_n_0\,
      Q => \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_fb\(0),
      R => '0'
    );
\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => wr_clk,
      D => \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg\,
      Q => \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4_n_0\
    );
\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => rst,
      Q => \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg1\
    );
\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg1\,
      PRE => rst,
      Q => \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2\
    );
\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_fb\(0),
      D => '0',
      PRE => \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2\,
      Q => \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg\
    );
\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1\: unisim.vcomponents.FIFO18E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0005",
      ALMOST_FULL_OFFSET => X"0007",
      DATA_WIDTH => 36,
      DO_REG => 1,
      EN_SYN => false,
      FIFO_MODE => "FIFO18_36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000"
    )
        port map (
      ALMOSTEMPTY => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_0\,
      ALMOSTFULL => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_1\,
      DI(31 downto 8) => B"000000000000000000000000",
      DI(7 downto 0) => din(7 downto 0),
      DIP(3 downto 0) => B"0000",
      DO(31) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_30\,
      DO(30) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_31\,
      DO(29) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_32\,
      DO(28) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_33\,
      DO(27) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_34\,
      DO(26) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_35\,
      DO(25) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_36\,
      DO(24) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_37\,
      DO(23) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_38\,
      DO(22) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_39\,
      DO(21) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_40\,
      DO(20) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_41\,
      DO(19) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_42\,
      DO(18) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_43\,
      DO(17) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_44\,
      DO(16) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_45\,
      DO(15) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_46\,
      DO(14) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_47\,
      DO(13) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_48\,
      DO(12) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_49\,
      DO(11) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_50\,
      DO(10) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_51\,
      DO(9) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_52\,
      DO(8) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_53\,
      DO(7 downto 0) => dout(7 downto 0),
      DOP(3) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_62\,
      DOP(2) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_63\,
      DOP(1) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_64\,
      DOP(0) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_65\,
      EMPTY => empty,
      FULL => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_3\,
      RDCLK => rd_clk,
      RDCOUNT(11 downto 9) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/RDCOUNT\(11 downto 9),
      RDCOUNT(8) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_9\,
      RDCOUNT(7) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_10\,
      RDCOUNT(6) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_11\,
      RDCOUNT(5) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_12\,
      RDCOUNT(4) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_13\,
      RDCOUNT(3) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_14\,
      RDCOUNT(2) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_15\,
      RDCOUNT(1) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_16\,
      RDCOUNT(0) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_17\,
      RDEN => rd_en,
      RDERR => \inst_fifo_gen/gconvfifo.rf/gbi.bi/underflow_i\,
      REGCE => '0',
      RST => \inst_fifo_gen/gconvfifo.rf/gbi.bi/wr_rst_i\,
      RSTREG => '0',
      WRCLK => wr_clk,
      WRCOUNT(11 downto 9) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/WRCOUNT\(11 downto 9),
      WRCOUNT(8) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_21\,
      WRCOUNT(7) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_22\,
      WRCOUNT(6) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_23\,
      WRCOUNT(5) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_24\,
      WRCOUNT(4) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_25\,
      WRCOUNT(3) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_26\,
      WRCOUNT(2) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_27\,
      WRCOUNT(1) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_28\,
      WRCOUNT(0) => \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_29\,
      WREN => wr_en,
      WRERR => \inst_fifo_gen/gconvfifo.rf/gbi.bi/overflow_i\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_MC_HDMI_proc_0_0_mem2p_76800_8_bindec is
  port (
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ena_array : out STD_LOGIC_VECTOR ( 18 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_MC_HDMI_proc_0_0_mem2p_76800_8_bindec : entity is "bindec";
end system_MC_HDMI_proc_0_0_mem2p_76800_8_bindec;

architecture STRUCTURE of system_MC_HDMI_proc_0_0_mem2p_76800_8_bindec is
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => addra(0),
      I1 => addra(4),
      I2 => addra(1),
      I3 => ena,
      I4 => addra(3),
      I5 => addra(2),
      O => ena_array(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => addra(1),
      I1 => addra(4),
      I2 => ena,
      I3 => addra(0),
      I4 => addra(3),
      I5 => addra(2),
      O => ena_array(1)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => addra(0),
      I1 => addra(4),
      I2 => ena,
      I3 => addra(1),
      I4 => addra(3),
      I5 => addra(2),
      O => ena_array(2)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => addra(2),
      I1 => addra(4),
      I2 => addra(1),
      I3 => addra(0),
      I4 => ena,
      I5 => addra(3),
      O => ena_array(11)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => addra(1),
      I1 => addra(4),
      I2 => addra(2),
      I3 => addra(3),
      I4 => addra(0),
      I5 => ena,
      O => ena_array(12)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => addra(1),
      I1 => addra(4),
      I2 => addra(3),
      I3 => addra(0),
      I4 => ena,
      I5 => addra(2),
      O => ena_array(13)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => addra(0),
      I1 => addra(4),
      I2 => addra(1),
      I3 => addra(3),
      I4 => ena,
      I5 => addra(2),
      O => ena_array(14)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => ena,
      I1 => addra(4),
      I2 => addra(1),
      I3 => addra(0),
      I4 => addra(3),
      I5 => addra(2),
      O => ena_array(15)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => addra(0),
      I1 => addra(1),
      I2 => addra(4),
      I3 => ena,
      I4 => addra(3),
      I5 => addra(2),
      O => ena_array(16)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => addra(1),
      I1 => addra(2),
      I2 => ena,
      I3 => addra(0),
      I4 => addra(3),
      I5 => addra(4),
      O => ena_array(17)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => addra(0),
      I1 => addra(2),
      I2 => addra(1),
      I3 => ena,
      I4 => addra(3),
      I5 => addra(4),
      O => ena_array(18)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => addra(2),
      I1 => addra(4),
      I2 => addra(1),
      I3 => addra(0),
      I4 => addra(3),
      I5 => ena,
      O => ena_array(3)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => addra(1),
      I1 => addra(4),
      I2 => ena,
      I3 => addra(2),
      I4 => addra(3),
      I5 => addra(0),
      O => ena_array(4)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => addra(1),
      I1 => addra(4),
      I2 => addra(2),
      I3 => addra(0),
      I4 => addra(3),
      I5 => ena,
      O => ena_array(5)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => addra(0),
      I1 => addra(4),
      I2 => addra(1),
      I3 => addra(2),
      I4 => addra(3),
      I5 => ena,
      O => ena_array(6)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => addra(3),
      I1 => addra(4),
      I2 => addra(1),
      I3 => addra(0),
      I4 => ena,
      I5 => addra(2),
      O => ena_array(7)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => addra(1),
      I1 => addra(4),
      I2 => ena,
      I3 => addra(3),
      I4 => addra(0),
      I5 => addra(2),
      O => ena_array(8)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => addra(2),
      I1 => addra(4),
      I2 => addra(3),
      I3 => addra(0),
      I4 => addra(1),
      I5 => ena,
      O => ena_array(9)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => addra(2),
      I1 => addra(4),
      I2 => addra(1),
      I3 => addra(3),
      I4 => addra(0),
      I5 => ena,
      O => ena_array(10)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_MC_HDMI_proc_0_0_mem2p_76800_8_bindec_0 is
  port (
    enb : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 4 downto 0 );
    enb_array : out STD_LOGIC_VECTOR ( 18 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_MC_HDMI_proc_0_0_mem2p_76800_8_bindec_0 : entity is "bindec";
end system_MC_HDMI_proc_0_0_mem2p_76800_8_bindec_0;

architecture STRUCTURE of system_MC_HDMI_proc_0_0_mem2p_76800_8_bindec_0 is
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => addrb(0),
      I1 => addrb(4),
      I2 => addrb(1),
      I3 => enb,
      I4 => addrb(3),
      I5 => addrb(2),
      O => enb_array(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => addrb(1),
      I1 => addrb(4),
      I2 => enb,
      I3 => addrb(0),
      I4 => addrb(3),
      I5 => addrb(2),
      O => enb_array(1)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => addrb(0),
      I1 => addrb(4),
      I2 => enb,
      I3 => addrb(1),
      I4 => addrb(3),
      I5 => addrb(2),
      O => enb_array(2)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => addrb(2),
      I1 => addrb(4),
      I2 => addrb(1),
      I3 => addrb(0),
      I4 => enb,
      I5 => addrb(3),
      O => enb_array(11)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => addrb(1),
      I1 => addrb(4),
      I2 => addrb(2),
      I3 => addrb(3),
      I4 => addrb(0),
      I5 => enb,
      O => enb_array(12)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => addrb(1),
      I1 => addrb(4),
      I2 => addrb(3),
      I3 => addrb(0),
      I4 => enb,
      I5 => addrb(2),
      O => enb_array(13)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => addrb(0),
      I1 => addrb(4),
      I2 => addrb(1),
      I3 => addrb(3),
      I4 => enb,
      I5 => addrb(2),
      O => enb_array(14)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => enb,
      I1 => addrb(4),
      I2 => addrb(1),
      I3 => addrb(0),
      I4 => addrb(3),
      I5 => addrb(2),
      O => enb_array(15)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => addrb(0),
      I1 => addrb(1),
      I2 => addrb(4),
      I3 => enb,
      I4 => addrb(3),
      I5 => addrb(2),
      O => enb_array(16)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => addrb(1),
      I1 => addrb(2),
      I2 => enb,
      I3 => addrb(0),
      I4 => addrb(3),
      I5 => addrb(4),
      O => enb_array(17)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => addrb(0),
      I1 => addrb(2),
      I2 => addrb(1),
      I3 => enb,
      I4 => addrb(3),
      I5 => addrb(4),
      O => enb_array(18)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => addrb(2),
      I1 => addrb(4),
      I2 => addrb(1),
      I3 => addrb(0),
      I4 => addrb(3),
      I5 => enb,
      O => enb_array(3)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => addrb(1),
      I1 => addrb(4),
      I2 => enb,
      I3 => addrb(2),
      I4 => addrb(3),
      I5 => addrb(0),
      O => enb_array(4)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => addrb(1),
      I1 => addrb(4),
      I2 => addrb(2),
      I3 => addrb(0),
      I4 => addrb(3),
      I5 => enb,
      O => enb_array(5)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => addrb(0),
      I1 => addrb(4),
      I2 => addrb(1),
      I3 => addrb(2),
      I4 => addrb(3),
      I5 => enb,
      O => enb_array(6)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => addrb(3),
      I1 => addrb(4),
      I2 => addrb(1),
      I3 => addrb(0),
      I4 => enb,
      I5 => addrb(2),
      O => enb_array(7)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => addrb(1),
      I1 => addrb(4),
      I2 => enb,
      I3 => addrb(3),
      I4 => addrb(0),
      I5 => addrb(2),
      O => enb_array(8)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => addrb(2),
      I1 => addrb(4),
      I2 => addrb(3),
      I3 => addrb(0),
      I4 => addrb(1),
      I5 => enb,
      O => enb_array(9)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => addrb(2),
      I1 => addrb(4),
      I2 => addrb(1),
      I3 => addrb(3),
      I4 => addrb(0),
      I5 => enb,
      O => enb_array(10)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_mux is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 4 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    douta_array : in STD_LOGIC_VECTOR ( 151 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_mux : entity is "blk_mem_gen_mux";
end system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_mux;

architecture STRUCTURE of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_mux is
  signal \douta[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal sel_pipe : STD_LOGIC_VECTOR ( 4 downto 0 );
begin
\douta[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \douta[0]_INST_0_i_1_n_0\,
      I1 => sel_pipe(4),
      I2 => \douta[0]_INST_0_i_2_n_0\,
      I3 => sel_pipe(3),
      I4 => \douta[0]_INST_0_i_3_n_0\,
      O => douta(0)
    );
\douta[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => douta_array(128),
      I1 => sel_pipe(0),
      I2 => douta_array(136),
      I3 => sel_pipe(1),
      I4 => douta_array(144),
      I5 => sel_pipe(2),
      O => \douta[0]_INST_0_i_1_n_0\
    );
\douta[0]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[0]_INST_0_i_4_n_0\,
      I1 => \douta[0]_INST_0_i_5_n_0\,
      O => \douta[0]_INST_0_i_2_n_0\,
      S => sel_pipe(2)
    );
\douta[0]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[0]_INST_0_i_6_n_0\,
      I1 => \douta[0]_INST_0_i_7_n_0\,
      O => \douta[0]_INST_0_i_3_n_0\,
      S => sel_pipe(2)
    );
\douta[0]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(88),
      I1 => douta_array(80),
      I2 => sel_pipe(1),
      I3 => douta_array(72),
      I4 => sel_pipe(0),
      I5 => douta_array(64),
      O => \douta[0]_INST_0_i_4_n_0\
    );
\douta[0]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(120),
      I1 => douta_array(112),
      I2 => sel_pipe(1),
      I3 => douta_array(104),
      I4 => sel_pipe(0),
      I5 => douta_array(96),
      O => \douta[0]_INST_0_i_5_n_0\
    );
\douta[0]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(24),
      I1 => douta_array(16),
      I2 => sel_pipe(1),
      I3 => douta_array(8),
      I4 => sel_pipe(0),
      I5 => douta_array(0),
      O => \douta[0]_INST_0_i_6_n_0\
    );
\douta[0]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(56),
      I1 => douta_array(48),
      I2 => sel_pipe(1),
      I3 => douta_array(40),
      I4 => sel_pipe(0),
      I5 => douta_array(32),
      O => \douta[0]_INST_0_i_7_n_0\
    );
\douta[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \douta[1]_INST_0_i_1_n_0\,
      I1 => sel_pipe(4),
      I2 => \douta[1]_INST_0_i_2_n_0\,
      I3 => sel_pipe(3),
      I4 => \douta[1]_INST_0_i_3_n_0\,
      O => douta(1)
    );
\douta[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => douta_array(129),
      I1 => sel_pipe(0),
      I2 => douta_array(137),
      I3 => sel_pipe(1),
      I4 => douta_array(145),
      I5 => sel_pipe(2),
      O => \douta[1]_INST_0_i_1_n_0\
    );
\douta[1]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[1]_INST_0_i_4_n_0\,
      I1 => \douta[1]_INST_0_i_5_n_0\,
      O => \douta[1]_INST_0_i_2_n_0\,
      S => sel_pipe(2)
    );
\douta[1]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[1]_INST_0_i_6_n_0\,
      I1 => \douta[1]_INST_0_i_7_n_0\,
      O => \douta[1]_INST_0_i_3_n_0\,
      S => sel_pipe(2)
    );
\douta[1]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(89),
      I1 => douta_array(81),
      I2 => sel_pipe(1),
      I3 => douta_array(73),
      I4 => sel_pipe(0),
      I5 => douta_array(65),
      O => \douta[1]_INST_0_i_4_n_0\
    );
\douta[1]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(121),
      I1 => douta_array(113),
      I2 => sel_pipe(1),
      I3 => douta_array(105),
      I4 => sel_pipe(0),
      I5 => douta_array(97),
      O => \douta[1]_INST_0_i_5_n_0\
    );
\douta[1]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(25),
      I1 => douta_array(17),
      I2 => sel_pipe(1),
      I3 => douta_array(9),
      I4 => sel_pipe(0),
      I5 => douta_array(1),
      O => \douta[1]_INST_0_i_6_n_0\
    );
\douta[1]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(57),
      I1 => douta_array(49),
      I2 => sel_pipe(1),
      I3 => douta_array(41),
      I4 => sel_pipe(0),
      I5 => douta_array(33),
      O => \douta[1]_INST_0_i_7_n_0\
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \douta[2]_INST_0_i_1_n_0\,
      I1 => sel_pipe(4),
      I2 => \douta[2]_INST_0_i_2_n_0\,
      I3 => sel_pipe(3),
      I4 => \douta[2]_INST_0_i_3_n_0\,
      O => douta(2)
    );
\douta[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => douta_array(130),
      I1 => sel_pipe(0),
      I2 => douta_array(138),
      I3 => sel_pipe(1),
      I4 => douta_array(146),
      I5 => sel_pipe(2),
      O => \douta[2]_INST_0_i_1_n_0\
    );
\douta[2]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[2]_INST_0_i_4_n_0\,
      I1 => \douta[2]_INST_0_i_5_n_0\,
      O => \douta[2]_INST_0_i_2_n_0\,
      S => sel_pipe(2)
    );
\douta[2]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[2]_INST_0_i_6_n_0\,
      I1 => \douta[2]_INST_0_i_7_n_0\,
      O => \douta[2]_INST_0_i_3_n_0\,
      S => sel_pipe(2)
    );
\douta[2]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(90),
      I1 => douta_array(82),
      I2 => sel_pipe(1),
      I3 => douta_array(74),
      I4 => sel_pipe(0),
      I5 => douta_array(66),
      O => \douta[2]_INST_0_i_4_n_0\
    );
\douta[2]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(122),
      I1 => douta_array(114),
      I2 => sel_pipe(1),
      I3 => douta_array(106),
      I4 => sel_pipe(0),
      I5 => douta_array(98),
      O => \douta[2]_INST_0_i_5_n_0\
    );
\douta[2]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(26),
      I1 => douta_array(18),
      I2 => sel_pipe(1),
      I3 => douta_array(10),
      I4 => sel_pipe(0),
      I5 => douta_array(2),
      O => \douta[2]_INST_0_i_6_n_0\
    );
\douta[2]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(58),
      I1 => douta_array(50),
      I2 => sel_pipe(1),
      I3 => douta_array(42),
      I4 => sel_pipe(0),
      I5 => douta_array(34),
      O => \douta[2]_INST_0_i_7_n_0\
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \douta[3]_INST_0_i_1_n_0\,
      I1 => sel_pipe(4),
      I2 => \douta[3]_INST_0_i_2_n_0\,
      I3 => sel_pipe(3),
      I4 => \douta[3]_INST_0_i_3_n_0\,
      O => douta(3)
    );
\douta[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => douta_array(131),
      I1 => sel_pipe(0),
      I2 => douta_array(139),
      I3 => sel_pipe(1),
      I4 => douta_array(147),
      I5 => sel_pipe(2),
      O => \douta[3]_INST_0_i_1_n_0\
    );
\douta[3]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[3]_INST_0_i_4_n_0\,
      I1 => \douta[3]_INST_0_i_5_n_0\,
      O => \douta[3]_INST_0_i_2_n_0\,
      S => sel_pipe(2)
    );
\douta[3]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[3]_INST_0_i_6_n_0\,
      I1 => \douta[3]_INST_0_i_7_n_0\,
      O => \douta[3]_INST_0_i_3_n_0\,
      S => sel_pipe(2)
    );
\douta[3]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(91),
      I1 => douta_array(83),
      I2 => sel_pipe(1),
      I3 => douta_array(75),
      I4 => sel_pipe(0),
      I5 => douta_array(67),
      O => \douta[3]_INST_0_i_4_n_0\
    );
\douta[3]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(123),
      I1 => douta_array(115),
      I2 => sel_pipe(1),
      I3 => douta_array(107),
      I4 => sel_pipe(0),
      I5 => douta_array(99),
      O => \douta[3]_INST_0_i_5_n_0\
    );
\douta[3]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(27),
      I1 => douta_array(19),
      I2 => sel_pipe(1),
      I3 => douta_array(11),
      I4 => sel_pipe(0),
      I5 => douta_array(3),
      O => \douta[3]_INST_0_i_6_n_0\
    );
\douta[3]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(59),
      I1 => douta_array(51),
      I2 => sel_pipe(1),
      I3 => douta_array(43),
      I4 => sel_pipe(0),
      I5 => douta_array(35),
      O => \douta[3]_INST_0_i_7_n_0\
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \douta[4]_INST_0_i_1_n_0\,
      I1 => sel_pipe(4),
      I2 => \douta[4]_INST_0_i_2_n_0\,
      I3 => sel_pipe(3),
      I4 => \douta[4]_INST_0_i_3_n_0\,
      O => douta(4)
    );
\douta[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => douta_array(132),
      I1 => sel_pipe(0),
      I2 => douta_array(140),
      I3 => sel_pipe(1),
      I4 => douta_array(148),
      I5 => sel_pipe(2),
      O => \douta[4]_INST_0_i_1_n_0\
    );
\douta[4]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[4]_INST_0_i_4_n_0\,
      I1 => \douta[4]_INST_0_i_5_n_0\,
      O => \douta[4]_INST_0_i_2_n_0\,
      S => sel_pipe(2)
    );
\douta[4]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[4]_INST_0_i_6_n_0\,
      I1 => \douta[4]_INST_0_i_7_n_0\,
      O => \douta[4]_INST_0_i_3_n_0\,
      S => sel_pipe(2)
    );
\douta[4]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(92),
      I1 => douta_array(84),
      I2 => sel_pipe(1),
      I3 => douta_array(76),
      I4 => sel_pipe(0),
      I5 => douta_array(68),
      O => \douta[4]_INST_0_i_4_n_0\
    );
\douta[4]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(124),
      I1 => douta_array(116),
      I2 => sel_pipe(1),
      I3 => douta_array(108),
      I4 => sel_pipe(0),
      I5 => douta_array(100),
      O => \douta[4]_INST_0_i_5_n_0\
    );
\douta[4]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(28),
      I1 => douta_array(20),
      I2 => sel_pipe(1),
      I3 => douta_array(12),
      I4 => sel_pipe(0),
      I5 => douta_array(4),
      O => \douta[4]_INST_0_i_6_n_0\
    );
\douta[4]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(60),
      I1 => douta_array(52),
      I2 => sel_pipe(1),
      I3 => douta_array(44),
      I4 => sel_pipe(0),
      I5 => douta_array(36),
      O => \douta[4]_INST_0_i_7_n_0\
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \douta[5]_INST_0_i_1_n_0\,
      I1 => sel_pipe(4),
      I2 => \douta[5]_INST_0_i_2_n_0\,
      I3 => sel_pipe(3),
      I4 => \douta[5]_INST_0_i_3_n_0\,
      O => douta(5)
    );
\douta[5]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => douta_array(133),
      I1 => sel_pipe(0),
      I2 => douta_array(141),
      I3 => sel_pipe(1),
      I4 => douta_array(149),
      I5 => sel_pipe(2),
      O => \douta[5]_INST_0_i_1_n_0\
    );
\douta[5]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[5]_INST_0_i_4_n_0\,
      I1 => \douta[5]_INST_0_i_5_n_0\,
      O => \douta[5]_INST_0_i_2_n_0\,
      S => sel_pipe(2)
    );
\douta[5]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[5]_INST_0_i_6_n_0\,
      I1 => \douta[5]_INST_0_i_7_n_0\,
      O => \douta[5]_INST_0_i_3_n_0\,
      S => sel_pipe(2)
    );
\douta[5]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(93),
      I1 => douta_array(85),
      I2 => sel_pipe(1),
      I3 => douta_array(77),
      I4 => sel_pipe(0),
      I5 => douta_array(69),
      O => \douta[5]_INST_0_i_4_n_0\
    );
\douta[5]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(125),
      I1 => douta_array(117),
      I2 => sel_pipe(1),
      I3 => douta_array(109),
      I4 => sel_pipe(0),
      I5 => douta_array(101),
      O => \douta[5]_INST_0_i_5_n_0\
    );
\douta[5]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(29),
      I1 => douta_array(21),
      I2 => sel_pipe(1),
      I3 => douta_array(13),
      I4 => sel_pipe(0),
      I5 => douta_array(5),
      O => \douta[5]_INST_0_i_6_n_0\
    );
\douta[5]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(61),
      I1 => douta_array(53),
      I2 => sel_pipe(1),
      I3 => douta_array(45),
      I4 => sel_pipe(0),
      I5 => douta_array(37),
      O => \douta[5]_INST_0_i_7_n_0\
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \douta[6]_INST_0_i_1_n_0\,
      I1 => sel_pipe(4),
      I2 => \douta[6]_INST_0_i_2_n_0\,
      I3 => sel_pipe(3),
      I4 => \douta[6]_INST_0_i_3_n_0\,
      O => douta(6)
    );
\douta[6]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => douta_array(134),
      I1 => sel_pipe(0),
      I2 => douta_array(142),
      I3 => sel_pipe(1),
      I4 => douta_array(150),
      I5 => sel_pipe(2),
      O => \douta[6]_INST_0_i_1_n_0\
    );
\douta[6]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[6]_INST_0_i_4_n_0\,
      I1 => \douta[6]_INST_0_i_5_n_0\,
      O => \douta[6]_INST_0_i_2_n_0\,
      S => sel_pipe(2)
    );
\douta[6]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[6]_INST_0_i_6_n_0\,
      I1 => \douta[6]_INST_0_i_7_n_0\,
      O => \douta[6]_INST_0_i_3_n_0\,
      S => sel_pipe(2)
    );
\douta[6]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(94),
      I1 => douta_array(86),
      I2 => sel_pipe(1),
      I3 => douta_array(78),
      I4 => sel_pipe(0),
      I5 => douta_array(70),
      O => \douta[6]_INST_0_i_4_n_0\
    );
\douta[6]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(126),
      I1 => douta_array(118),
      I2 => sel_pipe(1),
      I3 => douta_array(110),
      I4 => sel_pipe(0),
      I5 => douta_array(102),
      O => \douta[6]_INST_0_i_5_n_0\
    );
\douta[6]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(30),
      I1 => douta_array(22),
      I2 => sel_pipe(1),
      I3 => douta_array(14),
      I4 => sel_pipe(0),
      I5 => douta_array(6),
      O => \douta[6]_INST_0_i_6_n_0\
    );
\douta[6]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(62),
      I1 => douta_array(54),
      I2 => sel_pipe(1),
      I3 => douta_array(46),
      I4 => sel_pipe(0),
      I5 => douta_array(38),
      O => \douta[6]_INST_0_i_7_n_0\
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \douta[7]_INST_0_i_1_n_0\,
      I1 => sel_pipe(4),
      I2 => \douta[7]_INST_0_i_2_n_0\,
      I3 => sel_pipe(3),
      I4 => \douta[7]_INST_0_i_3_n_0\,
      O => douta(7)
    );
\douta[7]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => douta_array(135),
      I1 => sel_pipe(0),
      I2 => douta_array(143),
      I3 => sel_pipe(1),
      I4 => douta_array(151),
      I5 => sel_pipe(2),
      O => \douta[7]_INST_0_i_1_n_0\
    );
\douta[7]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[7]_INST_0_i_4_n_0\,
      I1 => \douta[7]_INST_0_i_5_n_0\,
      O => \douta[7]_INST_0_i_2_n_0\,
      S => sel_pipe(2)
    );
\douta[7]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[7]_INST_0_i_6_n_0\,
      I1 => \douta[7]_INST_0_i_7_n_0\,
      O => \douta[7]_INST_0_i_3_n_0\,
      S => sel_pipe(2)
    );
\douta[7]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(95),
      I1 => douta_array(87),
      I2 => sel_pipe(1),
      I3 => douta_array(79),
      I4 => sel_pipe(0),
      I5 => douta_array(71),
      O => \douta[7]_INST_0_i_4_n_0\
    );
\douta[7]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(127),
      I1 => douta_array(119),
      I2 => sel_pipe(1),
      I3 => douta_array(111),
      I4 => sel_pipe(0),
      I5 => douta_array(103),
      O => \douta[7]_INST_0_i_5_n_0\
    );
\douta[7]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(31),
      I1 => douta_array(23),
      I2 => sel_pipe(1),
      I3 => douta_array(15),
      I4 => sel_pipe(0),
      I5 => douta_array(7),
      O => \douta[7]_INST_0_i_6_n_0\
    );
\douta[7]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(63),
      I1 => douta_array(55),
      I2 => sel_pipe(1),
      I3 => douta_array(47),
      I4 => sel_pipe(0),
      I5 => douta_array(39),
      O => \douta[7]_INST_0_i_7_n_0\
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(2),
      Q => sel_pipe(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(3),
      Q => sel_pipe(3),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(4),
      Q => sel_pipe(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_mux__parameterized0\ is
  port (
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 4 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb_array : in STD_LOGIC_VECTOR ( 151 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_mux__parameterized0\ : entity is "blk_mem_gen_mux";
end \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_mux__parameterized0\;

architecture STRUCTURE of \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_mux__parameterized0\ is
  signal \doutb[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\ : STD_LOGIC_VECTOR ( 4 downto 0 );
begin
\doutb[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \doutb[0]_INST_0_i_1_n_0\,
      I1 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(4),
      I2 => \doutb[0]_INST_0_i_2_n_0\,
      I3 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(3),
      I4 => \doutb[0]_INST_0_i_3_n_0\,
      O => doutb(0)
    );
\doutb[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => doutb_array(128),
      I1 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(0),
      I2 => doutb_array(136),
      I3 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(1),
      I4 => doutb_array(144),
      I5 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(2),
      O => \doutb[0]_INST_0_i_1_n_0\
    );
\doutb[0]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[0]_INST_0_i_4_n_0\,
      I1 => \doutb[0]_INST_0_i_5_n_0\,
      O => \doutb[0]_INST_0_i_2_n_0\,
      S => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(2)
    );
\doutb[0]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[0]_INST_0_i_6_n_0\,
      I1 => \doutb[0]_INST_0_i_7_n_0\,
      O => \doutb[0]_INST_0_i_3_n_0\,
      S => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(2)
    );
\doutb[0]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(88),
      I1 => doutb_array(80),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(1),
      I3 => doutb_array(72),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(0),
      I5 => doutb_array(64),
      O => \doutb[0]_INST_0_i_4_n_0\
    );
\doutb[0]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(120),
      I1 => doutb_array(112),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(1),
      I3 => doutb_array(104),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(0),
      I5 => doutb_array(96),
      O => \doutb[0]_INST_0_i_5_n_0\
    );
\doutb[0]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(24),
      I1 => doutb_array(16),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(1),
      I3 => doutb_array(8),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(0),
      I5 => doutb_array(0),
      O => \doutb[0]_INST_0_i_6_n_0\
    );
\doutb[0]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(56),
      I1 => doutb_array(48),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(1),
      I3 => doutb_array(40),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(0),
      I5 => doutb_array(32),
      O => \doutb[0]_INST_0_i_7_n_0\
    );
\doutb[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \doutb[1]_INST_0_i_1_n_0\,
      I1 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(4),
      I2 => \doutb[1]_INST_0_i_2_n_0\,
      I3 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(3),
      I4 => \doutb[1]_INST_0_i_3_n_0\,
      O => doutb(1)
    );
\doutb[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => doutb_array(129),
      I1 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(0),
      I2 => doutb_array(137),
      I3 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(1),
      I4 => doutb_array(145),
      I5 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(2),
      O => \doutb[1]_INST_0_i_1_n_0\
    );
\doutb[1]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[1]_INST_0_i_4_n_0\,
      I1 => \doutb[1]_INST_0_i_5_n_0\,
      O => \doutb[1]_INST_0_i_2_n_0\,
      S => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(2)
    );
\doutb[1]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[1]_INST_0_i_6_n_0\,
      I1 => \doutb[1]_INST_0_i_7_n_0\,
      O => \doutb[1]_INST_0_i_3_n_0\,
      S => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(2)
    );
\doutb[1]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(89),
      I1 => doutb_array(81),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(1),
      I3 => doutb_array(73),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(0),
      I5 => doutb_array(65),
      O => \doutb[1]_INST_0_i_4_n_0\
    );
\doutb[1]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(121),
      I1 => doutb_array(113),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(1),
      I3 => doutb_array(105),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(0),
      I5 => doutb_array(97),
      O => \doutb[1]_INST_0_i_5_n_0\
    );
\doutb[1]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(25),
      I1 => doutb_array(17),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(1),
      I3 => doutb_array(9),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(0),
      I5 => doutb_array(1),
      O => \doutb[1]_INST_0_i_6_n_0\
    );
\doutb[1]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(57),
      I1 => doutb_array(49),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(1),
      I3 => doutb_array(41),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(0),
      I5 => doutb_array(33),
      O => \doutb[1]_INST_0_i_7_n_0\
    );
\doutb[2]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \doutb[2]_INST_0_i_1_n_0\,
      I1 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(4),
      I2 => \doutb[2]_INST_0_i_2_n_0\,
      I3 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(3),
      I4 => \doutb[2]_INST_0_i_3_n_0\,
      O => doutb(2)
    );
\doutb[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => doutb_array(130),
      I1 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(0),
      I2 => doutb_array(138),
      I3 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(1),
      I4 => doutb_array(146),
      I5 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(2),
      O => \doutb[2]_INST_0_i_1_n_0\
    );
\doutb[2]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[2]_INST_0_i_4_n_0\,
      I1 => \doutb[2]_INST_0_i_5_n_0\,
      O => \doutb[2]_INST_0_i_2_n_0\,
      S => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(2)
    );
\doutb[2]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[2]_INST_0_i_6_n_0\,
      I1 => \doutb[2]_INST_0_i_7_n_0\,
      O => \doutb[2]_INST_0_i_3_n_0\,
      S => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(2)
    );
\doutb[2]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(90),
      I1 => doutb_array(82),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(1),
      I3 => doutb_array(74),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(0),
      I5 => doutb_array(66),
      O => \doutb[2]_INST_0_i_4_n_0\
    );
\doutb[2]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(122),
      I1 => doutb_array(114),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(1),
      I3 => doutb_array(106),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(0),
      I5 => doutb_array(98),
      O => \doutb[2]_INST_0_i_5_n_0\
    );
\doutb[2]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(26),
      I1 => doutb_array(18),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(1),
      I3 => doutb_array(10),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(0),
      I5 => doutb_array(2),
      O => \doutb[2]_INST_0_i_6_n_0\
    );
\doutb[2]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(58),
      I1 => doutb_array(50),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(1),
      I3 => doutb_array(42),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(0),
      I5 => doutb_array(34),
      O => \doutb[2]_INST_0_i_7_n_0\
    );
\doutb[3]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \doutb[3]_INST_0_i_1_n_0\,
      I1 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(4),
      I2 => \doutb[3]_INST_0_i_2_n_0\,
      I3 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(3),
      I4 => \doutb[3]_INST_0_i_3_n_0\,
      O => doutb(3)
    );
\doutb[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => doutb_array(131),
      I1 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(0),
      I2 => doutb_array(139),
      I3 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(1),
      I4 => doutb_array(147),
      I5 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(2),
      O => \doutb[3]_INST_0_i_1_n_0\
    );
\doutb[3]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_4_n_0\,
      I1 => \doutb[3]_INST_0_i_5_n_0\,
      O => \doutb[3]_INST_0_i_2_n_0\,
      S => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(2)
    );
\doutb[3]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_6_n_0\,
      I1 => \doutb[3]_INST_0_i_7_n_0\,
      O => \doutb[3]_INST_0_i_3_n_0\,
      S => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(2)
    );
\doutb[3]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(91),
      I1 => doutb_array(83),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(1),
      I3 => doutb_array(75),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(0),
      I5 => doutb_array(67),
      O => \doutb[3]_INST_0_i_4_n_0\
    );
\doutb[3]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(123),
      I1 => doutb_array(115),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(1),
      I3 => doutb_array(107),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(0),
      I5 => doutb_array(99),
      O => \doutb[3]_INST_0_i_5_n_0\
    );
\doutb[3]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(27),
      I1 => doutb_array(19),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(1),
      I3 => doutb_array(11),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(0),
      I5 => doutb_array(3),
      O => \doutb[3]_INST_0_i_6_n_0\
    );
\doutb[3]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(59),
      I1 => doutb_array(51),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(1),
      I3 => doutb_array(43),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(0),
      I5 => doutb_array(35),
      O => \doutb[3]_INST_0_i_7_n_0\
    );
\doutb[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \doutb[4]_INST_0_i_1_n_0\,
      I1 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(4),
      I2 => \doutb[4]_INST_0_i_2_n_0\,
      I3 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(3),
      I4 => \doutb[4]_INST_0_i_3_n_0\,
      O => doutb(4)
    );
\doutb[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => doutb_array(132),
      I1 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(0),
      I2 => doutb_array(140),
      I3 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(1),
      I4 => doutb_array(148),
      I5 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(2),
      O => \doutb[4]_INST_0_i_1_n_0\
    );
\doutb[4]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_4_n_0\,
      I1 => \doutb[4]_INST_0_i_5_n_0\,
      O => \doutb[4]_INST_0_i_2_n_0\,
      S => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(2)
    );
\doutb[4]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_6_n_0\,
      I1 => \doutb[4]_INST_0_i_7_n_0\,
      O => \doutb[4]_INST_0_i_3_n_0\,
      S => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(2)
    );
\doutb[4]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(92),
      I1 => doutb_array(84),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(1),
      I3 => doutb_array(76),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(0),
      I5 => doutb_array(68),
      O => \doutb[4]_INST_0_i_4_n_0\
    );
\doutb[4]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(124),
      I1 => doutb_array(116),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(1),
      I3 => doutb_array(108),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(0),
      I5 => doutb_array(100),
      O => \doutb[4]_INST_0_i_5_n_0\
    );
\doutb[4]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(28),
      I1 => doutb_array(20),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(1),
      I3 => doutb_array(12),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(0),
      I5 => doutb_array(4),
      O => \doutb[4]_INST_0_i_6_n_0\
    );
\doutb[4]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(60),
      I1 => doutb_array(52),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(1),
      I3 => doutb_array(44),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(0),
      I5 => doutb_array(36),
      O => \doutb[4]_INST_0_i_7_n_0\
    );
\doutb[5]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \doutb[5]_INST_0_i_1_n_0\,
      I1 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(4),
      I2 => \doutb[5]_INST_0_i_2_n_0\,
      I3 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(3),
      I4 => \doutb[5]_INST_0_i_3_n_0\,
      O => doutb(5)
    );
\doutb[5]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => doutb_array(133),
      I1 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(0),
      I2 => doutb_array(141),
      I3 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(1),
      I4 => doutb_array(149),
      I5 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(2),
      O => \doutb[5]_INST_0_i_1_n_0\
    );
\doutb[5]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_4_n_0\,
      I1 => \doutb[5]_INST_0_i_5_n_0\,
      O => \doutb[5]_INST_0_i_2_n_0\,
      S => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(2)
    );
\doutb[5]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_6_n_0\,
      I1 => \doutb[5]_INST_0_i_7_n_0\,
      O => \doutb[5]_INST_0_i_3_n_0\,
      S => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(2)
    );
\doutb[5]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(93),
      I1 => doutb_array(85),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(1),
      I3 => doutb_array(77),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(0),
      I5 => doutb_array(69),
      O => \doutb[5]_INST_0_i_4_n_0\
    );
\doutb[5]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(125),
      I1 => doutb_array(117),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(1),
      I3 => doutb_array(109),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(0),
      I5 => doutb_array(101),
      O => \doutb[5]_INST_0_i_5_n_0\
    );
\doutb[5]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(29),
      I1 => doutb_array(21),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(1),
      I3 => doutb_array(13),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(0),
      I5 => doutb_array(5),
      O => \doutb[5]_INST_0_i_6_n_0\
    );
\doutb[5]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(61),
      I1 => doutb_array(53),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(1),
      I3 => doutb_array(45),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(0),
      I5 => doutb_array(37),
      O => \doutb[5]_INST_0_i_7_n_0\
    );
\doutb[6]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \doutb[6]_INST_0_i_1_n_0\,
      I1 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(4),
      I2 => \doutb[6]_INST_0_i_2_n_0\,
      I3 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(3),
      I4 => \doutb[6]_INST_0_i_3_n_0\,
      O => doutb(6)
    );
\doutb[6]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => doutb_array(134),
      I1 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(0),
      I2 => doutb_array(142),
      I3 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(1),
      I4 => doutb_array(150),
      I5 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(2),
      O => \doutb[6]_INST_0_i_1_n_0\
    );
\doutb[6]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_4_n_0\,
      I1 => \doutb[6]_INST_0_i_5_n_0\,
      O => \doutb[6]_INST_0_i_2_n_0\,
      S => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(2)
    );
\doutb[6]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_6_n_0\,
      I1 => \doutb[6]_INST_0_i_7_n_0\,
      O => \doutb[6]_INST_0_i_3_n_0\,
      S => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(2)
    );
\doutb[6]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(94),
      I1 => doutb_array(86),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(1),
      I3 => doutb_array(78),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(0),
      I5 => doutb_array(70),
      O => \doutb[6]_INST_0_i_4_n_0\
    );
\doutb[6]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(126),
      I1 => doutb_array(118),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(1),
      I3 => doutb_array(110),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(0),
      I5 => doutb_array(102),
      O => \doutb[6]_INST_0_i_5_n_0\
    );
\doutb[6]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(30),
      I1 => doutb_array(22),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(1),
      I3 => doutb_array(14),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(0),
      I5 => doutb_array(6),
      O => \doutb[6]_INST_0_i_6_n_0\
    );
\doutb[6]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(62),
      I1 => doutb_array(54),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(1),
      I3 => doutb_array(46),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(0),
      I5 => doutb_array(38),
      O => \doutb[6]_INST_0_i_7_n_0\
    );
\doutb[7]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_1_n_0\,
      I1 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(4),
      I2 => \doutb[7]_INST_0_i_2_n_0\,
      I3 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(3),
      I4 => \doutb[7]_INST_0_i_3_n_0\,
      O => doutb(7)
    );
\doutb[7]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => doutb_array(135),
      I1 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(0),
      I2 => doutb_array(143),
      I3 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(1),
      I4 => doutb_array(151),
      I5 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(2),
      O => \doutb[7]_INST_0_i_1_n_0\
    );
\doutb[7]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_4_n_0\,
      I1 => \doutb[7]_INST_0_i_5_n_0\,
      O => \doutb[7]_INST_0_i_2_n_0\,
      S => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(2)
    );
\doutb[7]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_6_n_0\,
      I1 => \doutb[7]_INST_0_i_7_n_0\,
      O => \doutb[7]_INST_0_i_3_n_0\,
      S => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(2)
    );
\doutb[7]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(95),
      I1 => doutb_array(87),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(1),
      I3 => doutb_array(79),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(0),
      I5 => doutb_array(71),
      O => \doutb[7]_INST_0_i_4_n_0\
    );
\doutb[7]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(127),
      I1 => doutb_array(119),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(1),
      I3 => doutb_array(111),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(0),
      I5 => doutb_array(103),
      O => \doutb[7]_INST_0_i_5_n_0\
    );
\doutb[7]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(31),
      I1 => doutb_array(23),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(1),
      I3 => doutb_array(15),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(0),
      I5 => doutb_array(7),
      O => \doutb[7]_INST_0_i_6_n_0\
    );
\doutb[7]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(63),
      I1 => doutb_array(55),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(1),
      I3 => doutb_array(47),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(0),
      I5 => doutb_array(39),
      O => \doutb[7]_INST_0_i_7_n_0\
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => addrb(0),
      Q => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => addrb(1),
      Q => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => addrb(2),
      Q => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => addrb(3),
      Q => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(3),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => addrb(4),
      Q => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_\(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper is
  port (
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper : entity is "blk_mem_gen_prim_wrapper";
end system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper;

architecture STRUCTURE of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper is
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "true";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized0\ is
  port (
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized0\ : entity is "blk_mem_gen_prim_wrapper";
end \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized0\;

architecture STRUCTURE of \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "true";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized1\ is
  port (
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized1\ : entity is "blk_mem_gen_prim_wrapper";
end \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized1\;

architecture STRUCTURE of \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized1\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "true";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized10\ is
  port (
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized10\ : entity is "blk_mem_gen_prim_wrapper";
end \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized10\;

architecture STRUCTURE of \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized10\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "true";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized11\ is
  port (
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized11\ : entity is "blk_mem_gen_prim_wrapper";
end \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized11\;

architecture STRUCTURE of \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized11\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "true";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized12\ is
  port (
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized12\ : entity is "blk_mem_gen_prim_wrapper";
end \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized12\;

architecture STRUCTURE of \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized12\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "true";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized13\ is
  port (
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized13\ : entity is "blk_mem_gen_prim_wrapper";
end \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized13\;

architecture STRUCTURE of \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized13\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "true";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized14\ is
  port (
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized14\ : entity is "blk_mem_gen_prim_wrapper";
end \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized14\;

architecture STRUCTURE of \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized14\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "true";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized15\ is
  port (
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized15\ : entity is "blk_mem_gen_prim_wrapper";
end \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized15\;

architecture STRUCTURE of \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized15\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "true";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized16\ is
  port (
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized16\ : entity is "blk_mem_gen_prim_wrapper";
end \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized16\;

architecture STRUCTURE of \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized16\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "true";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized17\ is
  port (
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized17\ : entity is "blk_mem_gen_prim_wrapper";
end \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized17\;

architecture STRUCTURE of \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized17\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "true";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized2\ is
  port (
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized2\ : entity is "blk_mem_gen_prim_wrapper";
end \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized2\;

architecture STRUCTURE of \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized2\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "true";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized3\ is
  port (
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized3\ : entity is "blk_mem_gen_prim_wrapper";
end \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized3\;

architecture STRUCTURE of \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized3\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "true";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized4\ is
  port (
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized4\ : entity is "blk_mem_gen_prim_wrapper";
end \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized4\;

architecture STRUCTURE of \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized4\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "true";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized5\ is
  port (
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized5\ : entity is "blk_mem_gen_prim_wrapper";
end \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized5\;

architecture STRUCTURE of \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized5\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "true";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized6\ is
  port (
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized6\ : entity is "blk_mem_gen_prim_wrapper";
end \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized6\;

architecture STRUCTURE of \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized6\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "true";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized7\ is
  port (
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized7\ : entity is "blk_mem_gen_prim_wrapper";
end \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized7\;

architecture STRUCTURE of \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized7\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "true";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized8\ is
  port (
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized8\ : entity is "blk_mem_gen_prim_wrapper";
end \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized8\;

architecture STRUCTURE of \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized8\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "true";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized9\ is
  port (
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized9\ : entity is "blk_mem_gen_prim_wrapper";
end \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized9\;

architecture STRUCTURE of \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized9\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "true";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_MC_HDMI_proc_0_0_ImgProcTest is
  port (
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    img_in_rsc_radr : out STD_LOGIC_VECTOR ( 16 downto 0 );
    img_in_rsc_re : out STD_LOGIC;
    img_in_rsc_q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    img_in_triosy_lz : out STD_LOGIC;
    img_out_rsc_wadr : out STD_LOGIC_VECTOR ( 16 downto 0 );
    img_out_rsc_d : out STD_LOGIC_VECTOR ( 7 downto 0 );
    img_out_rsc_we : out STD_LOGIC;
    img_out_triosy_lz : out STD_LOGIC
  );
  attribute DESIGN_IS_RTL : string;
  attribute DESIGN_IS_RTL of system_MC_HDMI_proc_0_0_ImgProcTest : entity is "NO";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_MC_HDMI_proc_0_0_ImgProcTest : entity is "ImgProcTest";
end system_MC_HDMI_proc_0_0_ImgProcTest;

architecture STRUCTURE of system_MC_HDMI_proc_0_0_ImgProcTest is
  signal \^img_in_rsc_radr\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^img_out_rsc_wadr\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^img_out_triosy_lz\ : STD_LOGIC;
begin
  img_in_rsc_radr(16 downto 6) <= \^img_in_rsc_radr\(16 downto 6);
  img_in_rsc_radr(5 downto 0) <= \^img_out_rsc_wadr\(5 downto 0);
  img_in_triosy_lz <= \^img_out_triosy_lz\;
  img_out_rsc_wadr(16 downto 0) <= \^img_out_rsc_wadr\(16 downto 0);
  img_out_triosy_lz <= \^img_out_triosy_lz\;
ImgProcTest_core_inst: entity work.system_MC_HDMI_proc_0_0_ImgProcTest_core_0
     port map (
      p_clk => clk,
      p_img_in_rsc_radr(16 downto 6) => \^img_in_rsc_radr\(16 downto 6),
      p_img_in_rsc_re => img_in_rsc_re,
      p_img_out_rsc_wadr(16 downto 0) => \^img_out_rsc_wadr\(16 downto 0),
      p_img_out_rsc_we => img_out_rsc_we,
      p_img_out_triosy_lz => \^img_out_triosy_lz\,
      p_nbus_img_in_rsc_q(7 downto 0) => img_in_rsc_q(7 downto 0),
      p_nbus_img_out_rsc_d(7 downto 0) => img_out_rsc_d(7 downto 0),
      p_rst => rst,
      px247 => '1',
      px6 => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_blk_mem_gen_prim_width is
  port (
    clk : in STD_LOGIC;
    ram_rd_en_d1 : in STD_LOGIC;
    srst : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_blk_mem_gen_prim_width;

architecture STRUCTURE of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_blk_mem_gen_prim_width is
begin
\prim_noinit.ram\: entity work.system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_blk_mem_gen_prim_wrapper
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0),
      E(0) => E(0),
      clk => clk,
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      ram_rd_en_d1 => ram_rd_en_d1,
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_rd_status_flags_ss is
  port (
    almost_empty : out STD_LOGIC;
    clk : in STD_LOGIC;
    empty : out STD_LOGIC;
    \gmux.gm[1].gms.ms\ : in STD_LOGIC;
    \gmux.gm[2].gms.ms\ : in STD_LOGIC;
    \gmux.gm[3].gms.ms\ : in STD_LOGIC;
    \gmux.gm[4].gms.ms\ : in STD_LOGIC;
    \out\ : out STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    ram_empty_i_reg_2 : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    tmp_ram_rd_en : out STD_LOGIC;
    wr_en : in STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gae.ram_aempty_i_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gae.ram_aempty_i_reg_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_rd_status_flags_ss : entity is "rd_status_flags_ss";
end system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_rd_status_flags_ss;

architecture STRUCTURE of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_rd_status_flags_ss is
  signal \^almost_empty\ : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal ram_aempty_i0 : STD_LOGIC;
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  signal \ram_empty_i0__3\ : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  almost_empty <= \^almost_empty\;
  empty <= ram_empty_i;
  \out\ <= ram_empty_fb_i;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => ram_empty_fb_i,
      I1 => rd_en,
      I2 => srst,
      O => tmp_ram_rd_en
    );
c1: entity work.system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_compare_2
     port map (
      comp0 => comp0,
      \gmux.gm[1].gms.ms_0\ => \gmux.gm[1].gms.ms\,
      \gmux.gm[2].gms.ms_0\ => \gmux.gm[2].gms.ms\,
      \gmux.gm[3].gms.ms_0\ => \gmux.gm[3].gms.ms\,
      \gmux.gm[4].gms.ms_0\ => \gmux.gm[4].gms.ms\,
      ram_empty_i_reg => ram_empty_i_reg_0
    );
c2: entity work.system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_compare_3
     port map (
      comp0 => comp0,
      comp1 => comp1,
      \out\ => ram_empty_fb_i,
      \ram_empty_i0__3\ => \ram_empty_i0__3\,
      ram_empty_i_reg(0) => ram_empty_i_reg_1(0),
      ram_empty_i_reg_0 => ram_empty_i_reg_2,
      rd_en => rd_en,
      v1_reg(3 downto 0) => v1_reg(3 downto 0),
      wr_en => wr_en
    );
\gae.c3\: entity work.system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_compare_4
     port map (
      almost_empty => \^almost_empty\,
      comp1 => comp1,
      \gae.ram_aempty_i_reg\(0) => \gae.ram_aempty_i_reg_0\(0),
      \gae.ram_aempty_i_reg_0\(0) => \gae.ram_aempty_i_reg_1\(0),
      \out\ => ram_empty_fb_i,
      ram_aempty_i0 => ram_aempty_i0,
      rd_en => rd_en,
      v1_reg_0(3 downto 0) => v1_reg_0(3 downto 0)
    );
\gae.ram_aempty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_aempty_i0,
      Q => \^almost_empty\,
      S => srst
    );
\gbm.gregce.ram_rd_en_d1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_en,
      I1 => ram_empty_fb_i,
      O => E(0)
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \ram_empty_i0__3\,
      Q => ram_empty_fb_i,
      S => srst
    );
ram_empty_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \ram_empty_i0__3\,
      Q => ram_empty_i,
      S => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_wr_status_flags_ss is
  port (
    almost_full : out STD_LOGIC;
    clk : in STD_LOGIC;
    full : out STD_LOGIC;
    \gaf.gaf0.ram_afull_i_reg_0\ : in STD_LOGIC;
    \out\ : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gmux.gm[4].gms.ms\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmux.gm[4].gms.ms_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_wr_status_flags_ss : entity is "wr_status_flags_ss";
end system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_wr_status_flags_ss;

architecture STRUCTURE of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_wr_status_flags_ss is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal comp0 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal \gaf.gaf0.ram_afull_i_reg0\ : STD_LOGIC;
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_comb : STD_LOGIC;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of \gaf.gaf0.ram_afull_i_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \gaf.gaf0.ram_afull_i_reg\ : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \gaf.gaf0.ram_afull_i_reg\ : label is "no";
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  E(0) <= \^e\(0);
  almost_full <= ram_afull_i;
  full <= ram_full_i;
  \out\ <= ram_full_fb_i;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => \^e\(0)
    );
c0: entity work.system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_compare
     port map (
      comp0 => comp0,
      \gmux.gm[4].gms.ms_0\(3 downto 0) => \gmux.gm[4].gms.ms\(3 downto 0),
      v1_reg(0) => v1_reg(0)
    );
c1: entity work.system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_compare_0
     port map (
      comp0 => comp0,
      comp1 => comp1,
      \gmux.gm[4].gms.ms_0\(3 downto 0) => \gmux.gm[4].gms.ms_0\(3 downto 0),
      \out\ => ram_full_fb_i,
      ram_full_comb => ram_full_comb,
      ram_full_i_reg => \gaf.gaf0.ram_afull_i_reg_0\,
      rd_en => rd_en,
      v1_reg_0(0) => v1_reg_0(0),
      wr_en => wr_en
    );
\gaf.c2\: entity work.system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_compare_1
     port map (
      E(0) => \^e\(0),
      almost_full => ram_afull_i,
      comp1 => comp1,
      \gaf.gaf0.ram_afull_i_reg\ => \gaf.gaf0.ram_afull_i_reg_0\,
      \gaf.gaf0.ram_afull_i_reg0\ => \gaf.gaf0.ram_afull_i_reg0\,
      \gmux.gm[4].gms.ms_0\(3 downto 0) => \gmux.gm[4].gms.ms_1\(3 downto 0),
      rd_en => rd_en,
      v1_reg_1(0) => v1_reg_1(0)
    );
\gaf.gaf0.ram_afull_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gaf.gaf0.ram_afull_i_reg0\,
      Q => ram_afull_i,
      R => srst
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_fb
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_full_comb,
      Q => ram_full_fb_i,
      R => srst
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_full_comb,
      Q => ram_full_i,
      R => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_MC_HDMI_proc_0_0_Zybo_deserialiser_fifo is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of system_MC_HDMI_proc_0_0_Zybo_deserialiser_fifo : entity is "Zybo_deserialiser_fifo,fifo_generator_v13_2_5,{}";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_MC_HDMI_proc_0_0_Zybo_deserialiser_fifo : entity is "Zybo_deserialiser_fifo";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of system_MC_HDMI_proc_0_0_Zybo_deserialiser_fifo : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of system_MC_HDMI_proc_0_0_Zybo_deserialiser_fifo : entity is "fifo_generator_v13_2_5,Vivado 2020.2";
end system_MC_HDMI_proc_0_0_Zybo_deserialiser_fifo;

architecture STRUCTURE of system_MC_HDMI_proc_0_0_Zybo_deserialiser_fifo is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 9;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 8;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 8;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 6;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 4;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 5;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 6;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 505;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 504;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 9;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 512;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 180;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 9;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 9;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 512;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 30;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 9;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
  attribute x_interface_info : string;
  attribute x_interface_info of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute x_interface_info of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute x_interface_info of rd_clk : signal is "xilinx.com:signal:clock:1.0 read_clk CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of rd_clk : signal is "XIL_INTERFACENAME read_clk, FREQ_HZ 180000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0";
  attribute x_interface_info of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute x_interface_info of wr_clk : signal is "xilinx.com:signal:clock:1.0 write_clk CLK";
  attribute x_interface_parameter of wr_clk : signal is "XIL_INTERFACENAME write_clk, FREQ_HZ 30000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0";
  attribute x_interface_info of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
begin
  full <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.\system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2\
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => '0',
      data_count(8 downto 0) => NLW_U0_data_count_UNCONNECTED(8 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      empty => empty,
      full => NLW_U0_full_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(8 downto 0) => B"000000000",
      prog_empty_thresh_assert(8 downto 0) => B"000000000",
      prog_empty_thresh_negate(8 downto 0) => B"000000000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(8 downto 0) => B"000000000",
      prog_full_thresh_assert(8 downto 0) => B"000000000",
      prog_full_thresh_negate(8 downto 0) => B"000000000",
      rd_clk => rd_clk,
      rd_data_count(8 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(8 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => rst,
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(8 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(8 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_MC_HDMI_proc_0_0_Zybo_deserialiser_fifo__xdcDup__1\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \system_MC_HDMI_proc_0_0_Zybo_deserialiser_fifo__xdcDup__1\ : entity is "Zybo_deserialiser_fifo,fifo_generator_v13_2_5,{}";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_MC_HDMI_proc_0_0_Zybo_deserialiser_fifo__xdcDup__1\ : entity is "Zybo_deserialiser_fifo";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \system_MC_HDMI_proc_0_0_Zybo_deserialiser_fifo__xdcDup__1\ : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of \system_MC_HDMI_proc_0_0_Zybo_deserialiser_fifo__xdcDup__1\ : entity is "fifo_generator_v13_2_5,Vivado 2020.2";
end \system_MC_HDMI_proc_0_0_Zybo_deserialiser_fifo__xdcDup__1\;

architecture STRUCTURE of \system_MC_HDMI_proc_0_0_Zybo_deserialiser_fifo__xdcDup__1\ is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 9;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 8;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 8;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 6;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 4;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 5;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 6;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 505;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 504;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 9;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 512;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 180;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 9;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 9;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 512;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 30;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 9;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
  attribute x_interface_info : string;
  attribute x_interface_info of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute x_interface_info of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute x_interface_info of rd_clk : signal is "xilinx.com:signal:clock:1.0 read_clk CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of rd_clk : signal is "XIL_INTERFACENAME read_clk, FREQ_HZ 180000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0";
  attribute x_interface_info of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute x_interface_info of wr_clk : signal is "xilinx.com:signal:clock:1.0 write_clk CLK";
  attribute x_interface_parameter of wr_clk : signal is "XIL_INTERFACENAME write_clk, FREQ_HZ 30000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0";
  attribute x_interface_info of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
begin
  full <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => '0',
      data_count(8 downto 0) => NLW_U0_data_count_UNCONNECTED(8 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      empty => empty,
      full => NLW_U0_full_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(8 downto 0) => B"000000000",
      prog_empty_thresh_assert(8 downto 0) => B"000000000",
      prog_empty_thresh_negate(8 downto 0) => B"000000000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(8 downto 0) => B"000000000",
      prog_full_thresh_assert(8 downto 0) => B"000000000",
      prog_full_thresh_negate(8 downto 0) => B"000000000",
      rd_clk => rd_clk,
      rd_data_count(8 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(8 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => rst,
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(8 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(8 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width is
  port (
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width;

architecture STRUCTURE of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width is
begin
\prim_noinit.ram\: entity work.system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => dinb(7 downto 0),
      douta_array(7 downto 0) => douta_array(7 downto 0),
      doutb_array(7 downto 0) => doutb_array(7 downto 0),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized0\ is
  port (
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_noinit.ram\: entity work.\system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized0\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => dinb(7 downto 0),
      douta_array(7 downto 0) => douta_array(7 downto 0),
      doutb_array(7 downto 0) => doutb_array(7 downto 0),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized1\ is
  port (
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_noinit.ram\: entity work.\system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized1\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => dinb(7 downto 0),
      douta_array(7 downto 0) => douta_array(7 downto 0),
      doutb_array(7 downto 0) => doutb_array(7 downto 0),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized10\ is
  port (
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized10\ : entity is "blk_mem_gen_prim_width";
end \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized10\;

architecture STRUCTURE of \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized10\ is
begin
\prim_noinit.ram\: entity work.\system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized10\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => dinb(7 downto 0),
      douta_array(7 downto 0) => douta_array(7 downto 0),
      doutb_array(7 downto 0) => doutb_array(7 downto 0),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized11\ is
  port (
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized11\ : entity is "blk_mem_gen_prim_width";
end \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized11\;

architecture STRUCTURE of \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized11\ is
begin
\prim_noinit.ram\: entity work.\system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized11\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => dinb(7 downto 0),
      douta_array(7 downto 0) => douta_array(7 downto 0),
      doutb_array(7 downto 0) => doutb_array(7 downto 0),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized12\ is
  port (
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized12\ : entity is "blk_mem_gen_prim_width";
end \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized12\;

architecture STRUCTURE of \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized12\ is
begin
\prim_noinit.ram\: entity work.\system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized12\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => dinb(7 downto 0),
      douta_array(7 downto 0) => douta_array(7 downto 0),
      doutb_array(7 downto 0) => doutb_array(7 downto 0),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized13\ is
  port (
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized13\ : entity is "blk_mem_gen_prim_width";
end \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized13\;

architecture STRUCTURE of \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized13\ is
begin
\prim_noinit.ram\: entity work.\system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized13\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => dinb(7 downto 0),
      douta_array(7 downto 0) => douta_array(7 downto 0),
      doutb_array(7 downto 0) => doutb_array(7 downto 0),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized14\ is
  port (
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized14\ : entity is "blk_mem_gen_prim_width";
end \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized14\;

architecture STRUCTURE of \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized14\ is
begin
\prim_noinit.ram\: entity work.\system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized14\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => dinb(7 downto 0),
      douta_array(7 downto 0) => douta_array(7 downto 0),
      doutb_array(7 downto 0) => doutb_array(7 downto 0),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized15\ is
  port (
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized15\ : entity is "blk_mem_gen_prim_width";
end \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized15\;

architecture STRUCTURE of \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized15\ is
begin
\prim_noinit.ram\: entity work.\system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized15\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => dinb(7 downto 0),
      douta_array(7 downto 0) => douta_array(7 downto 0),
      doutb_array(7 downto 0) => doutb_array(7 downto 0),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized16\ is
  port (
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized16\ : entity is "blk_mem_gen_prim_width";
end \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized16\;

architecture STRUCTURE of \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized16\ is
begin
\prim_noinit.ram\: entity work.\system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized16\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => dinb(7 downto 0),
      douta_array(7 downto 0) => douta_array(7 downto 0),
      doutb_array(7 downto 0) => doutb_array(7 downto 0),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized17\ is
  port (
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized17\ : entity is "blk_mem_gen_prim_width";
end \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized17\;

architecture STRUCTURE of \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized17\ is
begin
\prim_noinit.ram\: entity work.\system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized17\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => dinb(7 downto 0),
      douta_array(7 downto 0) => douta_array(7 downto 0),
      doutb_array(7 downto 0) => doutb_array(7 downto 0),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized2\ is
  port (
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_noinit.ram\: entity work.\system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized2\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => dinb(7 downto 0),
      douta_array(7 downto 0) => douta_array(7 downto 0),
      doutb_array(7 downto 0) => doutb_array(7 downto 0),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized3\ is
  port (
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_noinit.ram\: entity work.\system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized3\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => dinb(7 downto 0),
      douta_array(7 downto 0) => douta_array(7 downto 0),
      doutb_array(7 downto 0) => doutb_array(7 downto 0),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized4\ is
  port (
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized4\ is
begin
\prim_noinit.ram\: entity work.\system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized4\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => dinb(7 downto 0),
      douta_array(7 downto 0) => douta_array(7 downto 0),
      doutb_array(7 downto 0) => doutb_array(7 downto 0),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized5\ is
  port (
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized5\ : entity is "blk_mem_gen_prim_width";
end \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized5\;

architecture STRUCTURE of \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized5\ is
begin
\prim_noinit.ram\: entity work.\system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized5\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => dinb(7 downto 0),
      douta_array(7 downto 0) => douta_array(7 downto 0),
      doutb_array(7 downto 0) => doutb_array(7 downto 0),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized6\ is
  port (
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized6\ : entity is "blk_mem_gen_prim_width";
end \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized6\;

architecture STRUCTURE of \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized6\ is
begin
\prim_noinit.ram\: entity work.\system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized6\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => dinb(7 downto 0),
      douta_array(7 downto 0) => douta_array(7 downto 0),
      doutb_array(7 downto 0) => doutb_array(7 downto 0),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized7\ is
  port (
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized7\ : entity is "blk_mem_gen_prim_width";
end \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized7\;

architecture STRUCTURE of \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized7\ is
begin
\prim_noinit.ram\: entity work.\system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized7\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => dinb(7 downto 0),
      douta_array(7 downto 0) => douta_array(7 downto 0),
      doutb_array(7 downto 0) => doutb_array(7 downto 0),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized8\ is
  port (
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized8\ : entity is "blk_mem_gen_prim_width";
end \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized8\;

architecture STRUCTURE of \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized8\ is
begin
\prim_noinit.ram\: entity work.\system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized8\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => dinb(7 downto 0),
      douta_array(7 downto 0) => douta_array(7 downto 0),
      doutb_array(7 downto 0) => doutb_array(7 downto 0),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized9\ is
  port (
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized9\ : entity is "blk_mem_gen_prim_width";
end \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized9\;

architecture STRUCTURE of \system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized9\ is
begin
\prim_noinit.ram\: entity work.\system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized9\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => dinb(7 downto 0),
      douta_array(7 downto 0) => douta_array(7 downto 0),
      doutb_array(7 downto 0) => doutb_array(7 downto 0),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_blk_mem_gen_generic_cstr is
  port (
    clk : in STD_LOGIC;
    ram_rd_en_d1 : in STD_LOGIC;
    srst : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_blk_mem_gen_generic_cstr;

architecture STRUCTURE of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_blk_mem_gen_prim_width
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0),
      E(0) => E(0),
      clk => clk,
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      ram_rd_en_d1 => ram_rd_en_d1,
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_rd_logic is
  port (
    almost_empty : out STD_LOGIC;
    clk : in STD_LOGIC;
    empty : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC;
    ram_empty_i_reg_1 : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    tmp_ram_rd_en : out STD_LOGIC;
    wr_en : in STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gae.ram_aempty_i_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gae.ram_aempty_i_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc1.count_d1_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc1.count_d2_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \gmux.gm[3].gms.ms\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gmux.gm[3].gms.ms_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gmux.gm[3].gms.ms_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_empty_i_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_rd_logic : entity is "rd_logic";
end system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_rd_logic;

architecture STRUCTURE of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_rd_logic is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \c2/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gae.c3/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rpntr_n_30 : STD_LOGIC;
  signal rpntr_n_31 : STD_LOGIC;
  signal rpntr_n_32 : STD_LOGIC;
  signal rpntr_n_33 : STD_LOGIC;
begin
  E(0) <= \^e\(0);
\grss.rsts\: entity work.system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_rd_status_flags_ss
     port map (
      E(0) => \^e\(0),
      almost_empty => almost_empty,
      clk => clk,
      empty => empty,
      \gae.ram_aempty_i_reg_0\(0) => \gae.ram_aempty_i_reg\(0),
      \gae.ram_aempty_i_reg_1\(0) => \gae.ram_aempty_i_reg_0\(0),
      \gmux.gm[1].gms.ms\ => rpntr_n_30,
      \gmux.gm[2].gms.ms\ => rpntr_n_31,
      \gmux.gm[3].gms.ms\ => rpntr_n_32,
      \gmux.gm[4].gms.ms\ => rpntr_n_33,
      \out\ => \out\,
      ram_empty_i_reg_0 => ram_empty_i_reg,
      ram_empty_i_reg_1(0) => ram_empty_i_reg_0(0),
      ram_empty_i_reg_2 => ram_empty_i_reg_1,
      rd_en => rd_en,
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en,
      v1_reg(3 downto 0) => \c2/v1_reg\(3 downto 0),
      v1_reg_0(3 downto 0) => \gae.c3/v1_reg\(3 downto 0),
      wr_en => wr_en
    );
rpntr: entity work.system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_rd_bin_cntr
     port map (
      E(0) => \^e\(0),
      Q(0) => Q(0),
      clk => clk,
      \gc1.count_d1_reg[8]_0\(0) => \gc1.count_d1_reg[8]\(0),
      \gc1.count_d2_reg[0]_0\ => rpntr_n_30,
      \gc1.count_d2_reg[2]_0\ => rpntr_n_31,
      \gc1.count_d2_reg[4]_0\ => rpntr_n_32,
      \gc1.count_d2_reg[6]_0\ => rpntr_n_33,
      \gc1.count_d2_reg[8]_0\(8 downto 0) => \gc1.count_d2_reg[8]\(8 downto 0),
      \gmux.gm[3].gms.ms\(7 downto 0) => \gmux.gm[3].gms.ms\(7 downto 0),
      \gmux.gm[3].gms.ms_0\(7 downto 0) => \gmux.gm[3].gms.ms_0\(7 downto 0),
      \gmux.gm[3].gms.ms_1\(7 downto 0) => \gmux.gm[3].gms.ms_1\(7 downto 0),
      srst => srst,
      v1_reg(3 downto 0) => v1_reg(3 downto 0),
      v1_reg_0(3 downto 0) => v1_reg_0(3 downto 0),
      v1_reg_1(3 downto 0) => v1_reg_1(3 downto 0),
      v1_reg_2(3 downto 0) => \c2/v1_reg\(3 downto 0),
      v1_reg_3(3 downto 0) => \gae.c3/v1_reg\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_wr_logic is
  port (
    almost_full : out STD_LOGIC;
    clk : in STD_LOGIC;
    full : out STD_LOGIC;
    \gaf.gaf0.ram_afull_i_reg\ : in STD_LOGIC;
    \gcc0.gc1.gsym.count_d2_reg[8]_2\ : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gcc0.gc1.gsym.count_d1_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gcc0.gc1.gsym.count_d2_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc1.gsym.count_d2_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc1.gsym.count_d2_reg[8]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gmux.gm[4].gms.ms\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmux.gm[4].gms.ms_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmux.gm[4].gms.ms_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gmux.gm[4].gms.ms_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gmux.gm[4].gms.ms_4\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_wr_logic : entity is "wr_logic";
end system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_wr_logic;

architecture STRUCTURE of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_wr_logic is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \c0/v1_reg\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \c1/v1_reg\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \gaf.c2/v1_reg\ : STD_LOGIC_VECTOR ( 4 to 4 );
begin
  E(0) <= \^e\(0);
\gwss.wsts\: entity work.system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_wr_status_flags_ss
     port map (
      E(0) => \^e\(0),
      almost_full => almost_full,
      clk => clk,
      full => full,
      \gaf.gaf0.ram_afull_i_reg_0\ => \gaf.gaf0.ram_afull_i_reg\,
      \gmux.gm[4].gms.ms\(3 downto 0) => \gmux.gm[4].gms.ms\(3 downto 0),
      \gmux.gm[4].gms.ms_0\(3 downto 0) => \gmux.gm[4].gms.ms_0\(3 downto 0),
      \gmux.gm[4].gms.ms_1\(3 downto 0) => \gmux.gm[4].gms.ms_1\(3 downto 0),
      \out\ => \out\,
      rd_en => rd_en,
      srst => srst,
      v1_reg(0) => \c0/v1_reg\(4),
      v1_reg_0(0) => \c1/v1_reg\(4),
      v1_reg_1(0) => \gaf.c2/v1_reg\(4),
      wr_en => wr_en
    );
wpntr: entity work.system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_wr_bin_cntr
     port map (
      E(0) => \^e\(0),
      Q(7 downto 0) => Q(7 downto 0),
      clk => clk,
      \gcc0.gc1.gsym.count_d1_reg[7]_0\(7 downto 0) => \gcc0.gc1.gsym.count_d1_reg[7]\(7 downto 0),
      \gcc0.gc1.gsym.count_d2_reg[8]_0\(8 downto 0) => \gcc0.gc1.gsym.count_d2_reg[8]\(8 downto 0),
      \gcc0.gc1.gsym.count_d2_reg[8]_1\(0) => \gcc0.gc1.gsym.count_d2_reg[8]_0\(0),
      \gcc0.gc1.gsym.count_d2_reg[8]_2\(0) => \gcc0.gc1.gsym.count_d2_reg[8]_1\(0),
      \gcc0.gc1.gsym.count_d2_reg[8]_3\ => \gcc0.gc1.gsym.count_d2_reg[8]_2\,
      \gmux.gm[4].gms.ms\(0) => \gmux.gm[4].gms.ms_2\(0),
      \gmux.gm[4].gms.ms_0\(0) => \gmux.gm[4].gms.ms_3\(0),
      \gmux.gm[4].gms.ms_1\(0) => \gmux.gm[4].gms.ms_4\(0),
      srst => srst,
      v1_reg(0) => \c0/v1_reg\(4),
      v1_reg_0(0) => \c1/v1_reg\(4),
      v1_reg_1(0) => \gaf.c2/v1_reg\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_generic_cstr is
  port (
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_generic_cstr;

architecture STRUCTURE of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_generic_cstr is
  signal douta_array : STD_LOGIC_VECTOR ( 151 downto 0 );
  signal doutb_array : STD_LOGIC_VECTOR ( 151 downto 0 );
  signal ena_array : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal enb_array : STD_LOGIC_VECTOR ( 18 downto 0 );
begin
\bindec_a.bindec_inst_a\: entity work.system_MC_HDMI_proc_0_0_mem2p_76800_8_bindec
     port map (
      addra(4 downto 0) => addra(16 downto 12),
      ena => ena,
      ena_array(18 downto 0) => ena_array(18 downto 0)
    );
\bindec_b.bindec_inst_b\: entity work.system_MC_HDMI_proc_0_0_mem2p_76800_8_bindec_0
     port map (
      addrb(4 downto 0) => addrb(16 downto 12),
      enb => enb,
      enb_array(18 downto 0) => enb_array(18 downto 0)
    );
\has_mux_a.A\: entity work.system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_mux
     port map (
      addra(4 downto 0) => addra(16 downto 12),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      douta_array(151 downto 0) => douta_array(151 downto 0),
      ena => ena
    );
\has_mux_b.B\: entity work.\system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_mux__parameterized0\
     port map (
      addrb(4 downto 0) => addrb(16 downto 12),
      clkb => clkb,
      doutb(7 downto 0) => doutb(7 downto 0),
      doutb_array(151 downto 0) => doutb_array(151 downto 0),
      enb => enb
    );
\ramloop[0].ram.r\: entity work.system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => dinb(7 downto 0),
      douta_array(7 downto 0) => douta_array(7 downto 0),
      doutb_array(7 downto 0) => doutb_array(7 downto 0),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[10].ram.r\: entity work.\system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized9\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => dinb(7 downto 0),
      douta_array(7 downto 0) => douta_array(87 downto 80),
      doutb_array(7 downto 0) => doutb_array(87 downto 80),
      ena_array(0) => ena_array(10),
      enb_array(0) => enb_array(10),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[11].ram.r\: entity work.\system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized10\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => dinb(7 downto 0),
      douta_array(7 downto 0) => douta_array(95 downto 88),
      doutb_array(7 downto 0) => doutb_array(95 downto 88),
      ena_array(0) => ena_array(11),
      enb_array(0) => enb_array(11),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[12].ram.r\: entity work.\system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized11\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => dinb(7 downto 0),
      douta_array(7 downto 0) => douta_array(103 downto 96),
      doutb_array(7 downto 0) => doutb_array(103 downto 96),
      ena_array(0) => ena_array(12),
      enb_array(0) => enb_array(12),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[13].ram.r\: entity work.\system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized12\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => dinb(7 downto 0),
      douta_array(7 downto 0) => douta_array(111 downto 104),
      doutb_array(7 downto 0) => doutb_array(111 downto 104),
      ena_array(0) => ena_array(13),
      enb_array(0) => enb_array(13),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[14].ram.r\: entity work.\system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized13\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => dinb(7 downto 0),
      douta_array(7 downto 0) => douta_array(119 downto 112),
      doutb_array(7 downto 0) => doutb_array(119 downto 112),
      ena_array(0) => ena_array(14),
      enb_array(0) => enb_array(14),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[15].ram.r\: entity work.\system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized14\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => dinb(7 downto 0),
      douta_array(7 downto 0) => douta_array(127 downto 120),
      doutb_array(7 downto 0) => doutb_array(127 downto 120),
      ena_array(0) => ena_array(15),
      enb_array(0) => enb_array(15),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[16].ram.r\: entity work.\system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized15\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => dinb(7 downto 0),
      douta_array(7 downto 0) => douta_array(135 downto 128),
      doutb_array(7 downto 0) => doutb_array(135 downto 128),
      ena_array(0) => ena_array(16),
      enb_array(0) => enb_array(16),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[17].ram.r\: entity work.\system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized16\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => dinb(7 downto 0),
      douta_array(7 downto 0) => douta_array(143 downto 136),
      doutb_array(7 downto 0) => doutb_array(143 downto 136),
      ena_array(0) => ena_array(17),
      enb_array(0) => enb_array(17),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[18].ram.r\: entity work.\system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized17\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => dinb(7 downto 0),
      douta_array(7 downto 0) => douta_array(151 downto 144),
      doutb_array(7 downto 0) => doutb_array(151 downto 144),
      ena_array(0) => ena_array(18),
      enb_array(0) => enb_array(18),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[1].ram.r\: entity work.\system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => dinb(7 downto 0),
      douta_array(7 downto 0) => douta_array(15 downto 8),
      doutb_array(7 downto 0) => doutb_array(15 downto 8),
      ena_array(0) => ena_array(1),
      enb_array(0) => enb_array(1),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[2].ram.r\: entity work.\system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized1\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => dinb(7 downto 0),
      douta_array(7 downto 0) => douta_array(23 downto 16),
      doutb_array(7 downto 0) => doutb_array(23 downto 16),
      ena_array(0) => ena_array(2),
      enb_array(0) => enb_array(2),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[3].ram.r\: entity work.\system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized2\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => dinb(7 downto 0),
      douta_array(7 downto 0) => douta_array(31 downto 24),
      doutb_array(7 downto 0) => doutb_array(31 downto 24),
      ena_array(0) => ena_array(3),
      enb_array(0) => enb_array(3),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[4].ram.r\: entity work.\system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized3\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => dinb(7 downto 0),
      douta_array(7 downto 0) => douta_array(39 downto 32),
      doutb_array(7 downto 0) => doutb_array(39 downto 32),
      ena_array(0) => ena_array(4),
      enb_array(0) => enb_array(4),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[5].ram.r\: entity work.\system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized4\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => dinb(7 downto 0),
      douta_array(7 downto 0) => douta_array(47 downto 40),
      doutb_array(7 downto 0) => doutb_array(47 downto 40),
      ena_array(0) => ena_array(5),
      enb_array(0) => enb_array(5),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[6].ram.r\: entity work.\system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized5\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => dinb(7 downto 0),
      douta_array(7 downto 0) => douta_array(55 downto 48),
      doutb_array(7 downto 0) => doutb_array(55 downto 48),
      ena_array(0) => ena_array(6),
      enb_array(0) => enb_array(6),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[7].ram.r\: entity work.\system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized6\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => dinb(7 downto 0),
      douta_array(7 downto 0) => douta_array(63 downto 56),
      doutb_array(7 downto 0) => doutb_array(63 downto 56),
      ena_array(0) => ena_array(7),
      enb_array(0) => enb_array(7),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[8].ram.r\: entity work.\system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized7\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => dinb(7 downto 0),
      douta_array(7 downto 0) => douta_array(71 downto 64),
      doutb_array(7 downto 0) => doutb_array(71 downto 64),
      ena_array(0) => ena_array(8),
      enb_array(0) => enb_array(8),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[9].ram.r\: entity work.\system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized8\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => dinb(7 downto 0),
      douta_array(7 downto 0) => douta_array(79 downto 72),
      doutb_array(7 downto 0) => doutb_array(79 downto 72),
      ena_array(0) => ena_array(9),
      enb_array(0) => enb_array(9),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_blk_mem_gen_top is
  port (
    clk : in STD_LOGIC;
    ram_rd_en_d1 : in STD_LOGIC;
    srst : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_blk_mem_gen_top : entity is "blk_mem_gen_top";
end system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_blk_mem_gen_top;

architecture STRUCTURE of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_blk_mem_gen_top is
begin
\valid.cstr\: entity work.system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_blk_mem_gen_generic_cstr
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0),
      E(0) => E(0),
      clk => clk,
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      ram_rd_en_d1 => ram_rd_en_d1,
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_top is
  port (
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_top : entity is "blk_mem_gen_top";
end system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_top;

architecture STRUCTURE of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_top is
begin
\valid.cstr\: entity work.system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_generic_cstr
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      addrb(16 downto 0) => addrb(16 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => dinb(7 downto 0),
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_blk_mem_gen_v8_4_4_synth is
  port (
    clk : in STD_LOGIC;
    ram_rd_en_d1 : in STD_LOGIC;
    srst : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_blk_mem_gen_v8_4_4_synth : entity is "blk_mem_gen_v8_4_4_synth";
end system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_blk_mem_gen_v8_4_4_synth;

architecture STRUCTURE of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_blk_mem_gen_v8_4_4_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_blk_mem_gen_top
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0),
      E(0) => E(0),
      clk => clk,
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      ram_rd_en_d1 => ram_rd_en_d1,
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4_synth is
  port (
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4_synth : entity is "blk_mem_gen_v8_4_4_synth";
end system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4_synth;

architecture STRUCTURE of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_top
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      addrb(16 downto 0) => addrb(16 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => dinb(7 downto 0),
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_blk_mem_gen_v8_4_4 is
  port (
    clk : in STD_LOGIC;
    ram_rd_en_d1 : in STD_LOGIC;
    srst : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_blk_mem_gen_v8_4_4 : entity is "blk_mem_gen_v8_4_4";
end system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_blk_mem_gen_v8_4_4;

architecture STRUCTURE of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_blk_mem_gen_v8_4_4 is
begin
inst_blk_mem_gen: entity work.system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_blk_mem_gen_v8_4_4_synth
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0),
      E(0) => E(0),
      clk => clk,
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      ram_rd_en_d1 => ram_rd_en_d1,
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 is
  port (
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    dbiterr : out STD_LOGIC;
    deepsleep : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    regcea : in STD_LOGIC;
    regceb : in STD_LOGIC;
    rsta : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb : in STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_rlast : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_wlast : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    shutdown : in STD_LOGIC;
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rdaddrecc : out STD_LOGIC_VECTOR ( 16 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 16 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 : entity is 17;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 : entity is 17;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 : entity is "19";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 : entity is "Estimated Power for IP     :     5.0714 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 : entity is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 : entity is "mem2p_76800_8.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 : entity is "no_coe_file_loaded";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 : entity is 2;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 : entity is 76800;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 : entity is 76800;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 : entity is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 : entity is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 : entity is 76800;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 : entity is 76800;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 : entity is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 : entity is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 : entity is "zynq";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 : entity is "blk_mem_gen_v8_4_4";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 : entity is "yes";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 : entity is "soft";
end system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4;

architecture STRUCTURE of system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  rdaddrecc(16) <= \<const0>\;
  rdaddrecc(15) <= \<const0>\;
  rdaddrecc(14) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(16) <= \<const0>\;
  s_axi_rdaddrecc(15) <= \<const0>\;
  s_axi_rdaddrecc(14) <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4_synth
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      addrb(16 downto 0) => addrb(16 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => dinb(7 downto 0),
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_memory is
  port (
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gbm.gregce.ram_rd_en_d1_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_memory : entity is "memory";
end system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_memory;

architecture STRUCTURE of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_memory is
  signal ram_rd_en_d1 : STD_LOGIC;
begin
\gbm.gbmg.gbmgc.ngecc.bmg\: entity work.system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_blk_mem_gen_v8_4_4
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0),
      E(0) => E(0),
      clk => clk,
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      ram_rd_en_d1 => ram_rd_en_d1,
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
\gbm.gregce.ram_rd_en_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gbm.gregce.ram_rd_en_d1_reg_0\(0),
      Q => ram_rd_en_d1,
      R => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_MC_HDMI_proc_0_0_mem2p_76800_8 is
  port (
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of system_MC_HDMI_proc_0_0_mem2p_76800_8 : entity is "mem2p_76800_8,blk_mem_gen_v8_4_4,{}";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_MC_HDMI_proc_0_0_mem2p_76800_8 : entity is "mem2p_76800_8";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of system_MC_HDMI_proc_0_0_mem2p_76800_8 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of system_MC_HDMI_proc_0_0_mem2p_76800_8 : entity is "blk_mem_gen_v8_4_4,Vivado 2020.2";
end system_MC_HDMI_proc_0_0_mem2p_76800_8;

architecture STRUCTURE of system_MC_HDMI_proc_0_0_mem2p_76800_8 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 17;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 17;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "19";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     5.0714 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 1;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "mem2p_76800_8.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "no_coe_file_loaded";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 0;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 2;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 76800;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 76800;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 76800;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 76800;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of clkb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB CLK";
  attribute x_interface_parameter of clkb : signal is "XIL_INTERFACENAME BRAM_PORTB, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of enb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB EN";
  attribute x_interface_info of wea : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
  attribute x_interface_info of web : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB WE";
begin
U0: entity work.system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      addrb(16 downto 0) => addrb(16 downto 0),
      clka => clka,
      clkb => clkb,
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => dinb(7 downto 0),
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => enb,
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(16 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(16 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(16 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(16 downto 0),
      s_axi_rdata(7 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(7 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(7 downto 0) => B"00000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_MC_HDMI_proc_0_0_mem2p_76800_8_HD1 is
  port (
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of system_MC_HDMI_proc_0_0_mem2p_76800_8_HD1 : entity is "mem2p_76800_8,blk_mem_gen_v8_4_4,{}";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_MC_HDMI_proc_0_0_mem2p_76800_8_HD1 : entity is "mem2p_76800_8";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of system_MC_HDMI_proc_0_0_mem2p_76800_8_HD1 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of system_MC_HDMI_proc_0_0_mem2p_76800_8_HD1 : entity is "blk_mem_gen_v8_4_4,Vivado 2020.2";
end system_MC_HDMI_proc_0_0_mem2p_76800_8_HD1;

architecture STRUCTURE of system_MC_HDMI_proc_0_0_mem2p_76800_8_HD1 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 17;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 17;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "19";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     5.0714 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 1;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "mem2p_76800_8.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "no_coe_file_loaded";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 0;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 2;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 76800;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 76800;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 76800;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 76800;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of clkb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB CLK";
  attribute x_interface_parameter of clkb : signal is "XIL_INTERFACENAME BRAM_PORTB, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of enb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB EN";
  attribute x_interface_info of wea : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
  attribute x_interface_info of web : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB WE";
begin
U0: entity work.system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      addrb(16 downto 0) => addrb(16 downto 0),
      clka => clka,
      clkb => clkb,
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => dinb(7 downto 0),
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => enb,
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(16 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(16 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(16 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(16 downto 0),
      s_axi_rdata(7 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(7 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(7 downto 0) => B"00000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_ramfifo is
  port (
    almost_empty : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    clk : in STD_LOGIC;
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_ramfifo : entity is "fifo_generator_ramfifo";
end system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_ramfifo;

architecture STRUCTURE of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_ramfifo is
  signal empty_fb_i : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_31\ : STD_LOGIC;
  signal \grss.rsts/c2/v1_reg\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \grss.rsts/gae.c3/v1_reg\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \gwss.wsts/c0/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gwss.wsts/c1/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gwss.wsts/gaf.c2/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ram_rd_en_i : STD_LOGIC;
  signal ram_wr_en : STD_LOGIC;
  signal rd_pntr : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal rd_pntr_plus2 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal tmp_ram_rd_en : STD_LOGIC;
  signal wr_pntr : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wr_pntr_plus1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\gntv_or_sync_fifo.gl0.rd\: entity work.system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_rd_logic
     port map (
      E(0) => ram_rd_en_i,
      Q(0) => rd_pntr_plus2(8),
      almost_empty => almost_empty,
      clk => clk,
      empty => empty,
      \gae.ram_aempty_i_reg\(0) => \grss.rsts/gae.c3/v1_reg\(4),
      \gae.ram_aempty_i_reg_0\(0) => ram_wr_en,
      \gc1.count_d1_reg[8]\(0) => rd_pntr_plus1(8),
      \gc1.count_d2_reg[8]\(8 downto 0) => rd_pntr(8 downto 0),
      \gmux.gm[3].gms.ms\(7 downto 0) => wr_pntr(7 downto 0),
      \gmux.gm[3].gms.ms_0\(7 downto 0) => wr_pntr_plus1(7 downto 0),
      \gmux.gm[3].gms.ms_1\(7 downto 0) => wr_pntr_plus2(7 downto 0),
      \out\ => empty_fb_i,
      ram_empty_i_reg => \gntv_or_sync_fifo.gl0.wr_n_31\,
      ram_empty_i_reg_0(0) => \grss.rsts/c2/v1_reg\(4),
      ram_empty_i_reg_1 => \gntv_or_sync_fifo.gl0.wr_n_0\,
      rd_en => rd_en,
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en,
      v1_reg(3 downto 0) => \gwss.wsts/c0/v1_reg\(3 downto 0),
      v1_reg_0(3 downto 0) => \gwss.wsts/c1/v1_reg\(3 downto 0),
      v1_reg_1(3 downto 0) => \gwss.wsts/gaf.c2/v1_reg\(3 downto 0),
      wr_en => wr_en
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_wr_logic
     port map (
      E(0) => ram_wr_en,
      Q(7 downto 0) => wr_pntr_plus2(7 downto 0),
      almost_full => almost_full,
      clk => clk,
      full => full,
      \gaf.gaf0.ram_afull_i_reg\ => empty_fb_i,
      \gcc0.gc1.gsym.count_d1_reg[7]\(7 downto 0) => wr_pntr_plus1(7 downto 0),
      \gcc0.gc1.gsym.count_d2_reg[8]\(8 downto 0) => wr_pntr(8 downto 0),
      \gcc0.gc1.gsym.count_d2_reg[8]_0\(0) => \grss.rsts/c2/v1_reg\(4),
      \gcc0.gc1.gsym.count_d2_reg[8]_1\(0) => \grss.rsts/gae.c3/v1_reg\(4),
      \gcc0.gc1.gsym.count_d2_reg[8]_2\ => \gntv_or_sync_fifo.gl0.wr_n_31\,
      \gmux.gm[4].gms.ms\(3 downto 0) => \gwss.wsts/c0/v1_reg\(3 downto 0),
      \gmux.gm[4].gms.ms_0\(3 downto 0) => \gwss.wsts/c1/v1_reg\(3 downto 0),
      \gmux.gm[4].gms.ms_1\(3 downto 0) => \gwss.wsts/gaf.c2/v1_reg\(3 downto 0),
      \gmux.gm[4].gms.ms_2\(0) => rd_pntr(8),
      \gmux.gm[4].gms.ms_3\(0) => rd_pntr_plus1(8),
      \gmux.gm[4].gms.ms_4\(0) => rd_pntr_plus2(8),
      \out\ => \gntv_or_sync_fifo.gl0.wr_n_0\,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_memory
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0) => rd_pntr(8 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0) => wr_pntr(8 downto 0),
      E(0) => ram_wr_en,
      clk => clk,
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      \gbm.gregce.ram_rd_en_d1_reg_0\(0) => ram_rd_en_i,
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_top is
  port (
    almost_empty : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    clk : in STD_LOGIC;
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_top : entity is "fifo_generator_top";
end system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_top;

architecture STRUCTURE of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_top is
begin
\grf.rf\: entity work.system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_ramfifo
     port map (
      almost_empty => almost_empty,
      almost_full => almost_full,
      clk => clk,
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5_synth is
  port (
    almost_empty : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    clk : in STD_LOGIC;
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5_synth : entity is "fifo_generator_v13_2_5_synth";
end system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5_synth;

architecture STRUCTURE of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5_synth is
begin
\gconvfifo.rf\: entity work.system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_top
     port map (
      almost_empty => almost_empty,
      almost_full => almost_full,
      clk => clk,
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 is
  port (
    almost_empty : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_sbiterr : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    dbiterr : out STD_LOGIC;
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    int_clk : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_wlast : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axis_tlast : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    overflow : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    rst : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_rlast : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_wlast : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axis_tlast : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    sleep : in STD_LOGIC;
    srst : in STD_LOGIC;
    underflow : out STD_LOGIC;
    valid : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 9;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 8;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 8;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 2;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 510;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 509;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 9;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 512;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 9;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 1;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 9;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 512;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 9;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is "fifo_generator_v13_2_5";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 : entity is "soft";
end system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5;

architecture STRUCTURE of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 is
  signal \<const0>\ : STD_LOGIC;
begin
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const0>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const0>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const0>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const0>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const0>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const0>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(8) <= \<const0>\;
  data_count(7) <= \<const0>\;
  data_count(6) <= \<const0>\;
  data_count(5) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(8) <= \<const0>\;
  rd_data_count(7) <= \<const0>\;
  rd_data_count(6) <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(8) <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_fifo_gen: entity work.system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5_synth
     port map (
      almost_empty => almost_empty,
      almost_full => almost_full,
      clk => clk,
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo is
  port (
    almost_empty : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    clk : in STD_LOGIC;
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo : entity is "Zybo_d_phy_layer_to_lane_fifo,fifo_generator_v13_2_5,{}";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo : entity is "Zybo_d_phy_layer_to_lane_fifo";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo : entity is "fifo_generator_v13_2_5,Vivado 2020.2";
end system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo;

architecture STRUCTURE of system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo is
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 9;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 8;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 8;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 1;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 1;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 2;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 510;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 509;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 9;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 512;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 9;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 1;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 9;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 512;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 9;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
  attribute x_interface_info : string;
  attribute x_interface_info of almost_empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ ALMOST_EMPTY";
  attribute x_interface_info of almost_full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE ALMOST_FULL";
  attribute x_interface_info of clk : signal is "xilinx.com:signal:clock:1.0 core_clk CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clk : signal is "XIL_INTERFACENAME core_clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0";
  attribute x_interface_info of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute x_interface_info of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute x_interface_info of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute x_interface_info of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
begin
U0: entity work.system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5
     port map (
      almost_empty => almost_empty,
      almost_full => almost_full,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => clk,
      data_count(8 downto 0) => NLW_U0_data_count_UNCONNECTED(8 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(8 downto 0) => B"000000000",
      prog_empty_thresh_assert(8 downto 0) => B"000000000",
      prog_empty_thresh_negate(8 downto 0) => B"000000000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(8 downto 0) => B"000000000",
      prog_full_thresh_assert(8 downto 0) => B"000000000",
      prog_full_thresh_negate(8 downto 0) => B"000000000",
      rd_clk => '0',
      rd_data_count(8 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(8 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => '0',
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => srst,
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(8 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(8 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_MC_HDMI_proc_0_0_system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_HD1 is
  port (
    almost_empty : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    clk : in STD_LOGIC;
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of system_MC_HDMI_proc_0_0_system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_HD1 : entity is "Zybo_d_phy_layer_to_lane_fifo,fifo_generator_v13_2_5,{}";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_MC_HDMI_proc_0_0_system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_HD1 : entity is "Zybo_d_phy_layer_to_lane_fifo";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of system_MC_HDMI_proc_0_0_system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_HD1 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of system_MC_HDMI_proc_0_0_system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_HD1 : entity is "fifo_generator_v13_2_5,Vivado 2020.2";
end system_MC_HDMI_proc_0_0_system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_HD1;

architecture STRUCTURE of system_MC_HDMI_proc_0_0_system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_HD1 is
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 9;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 8;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 8;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 1;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 1;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 2;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 510;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 509;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 9;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 512;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 9;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 1;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 9;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 512;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 9;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
  attribute x_interface_info : string;
  attribute x_interface_info of almost_empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ ALMOST_EMPTY";
  attribute x_interface_info of almost_full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE ALMOST_FULL";
  attribute x_interface_info of clk : signal is "xilinx.com:signal:clock:1.0 core_clk CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clk : signal is "XIL_INTERFACENAME core_clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0";
  attribute x_interface_info of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute x_interface_info of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute x_interface_info of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute x_interface_info of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
begin
U0: entity work.system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5
     port map (
      almost_empty => almost_empty,
      almost_full => almost_full,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => clk,
      data_count(8 downto 0) => NLW_U0_data_count_UNCONNECTED(8 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(8 downto 0) => B"000000000",
      prog_empty_thresh_assert(8 downto 0) => B"000000000",
      prog_empty_thresh_negate(8 downto 0) => B"000000000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(8 downto 0) => B"000000000",
      prog_full_thresh_assert(8 downto 0) => B"000000000",
      prog_full_thresh_negate(8 downto 0) => B"000000000",
      rd_clk => '0',
      rd_data_count(8 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(8 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => '0',
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => srst,
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(8 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(8 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_MC_HDMI_proc_0_0_MC_HDMI_RAM is
  port (
    D_PHY_CLK_N : in STD_LOGIC;
    D_PHY_CLK_P : in STD_LOGIC;
    D_PHY_LP_CLK_N : in STD_LOGIC;
    D_PHY_LP_CLK_P : in STD_LOGIC;
    bypass : in STD_LOGIC;
    clk_camera : in STD_LOGIC;
    clk_display : in STD_LOGIC;
    clk_hdmi : in STD_LOGIC;
    clk_proc : in STD_LOGIC;
    hdmi_TMDS_Clk_n : out STD_LOGIC;
    hdmi_TMDS_Clk_p : out STD_LOGIC;
    \proc_camera_mem_ctl[en]\ : in STD_LOGIC;
    \proc_camera_mem_ctl[we]\ : in STD_LOGIC;
    \proc_display_mem_ctl[en]\ : in STD_LOGIC;
    \proc_display_mem_ctl[we]\ : in STD_LOGIC;
    D_PHY_DATA_N : in STD_LOGIC_VECTOR ( 0 to 1 );
    D_PHY_DATA_P : in STD_LOGIC_VECTOR ( 0 to 1 );
    D_PHY_LP_DATA_N : in STD_LOGIC_VECTOR ( 0 to 1 );
    D_PHY_LP_DATA_P : in STD_LOGIC_VECTOR ( 0 to 1 );
    btn : in STD_LOGIC_VECTOR ( 3 downto 0 );
    hdmi_TMDS_Data_n : out STD_LOGIC_VECTOR ( 2 downto 0 );
    hdmi_TMDS_Data_p : out STD_LOGIC_VECTOR ( 2 downto 0 );
    led : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \proc_camera_mem_ctl[addr]\ : in STD_LOGIC_VECTOR ( 21 downto 0 );
    proc_camera_mem_data : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \proc_display_mem_ctl[addr]\ : in STD_LOGIC_VECTOR ( 21 downto 0 );
    proc_display_mem_data : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sw : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_MC_HDMI_proc_0_0_MC_HDMI_RAM : entity is "MC_HDMI_RAM";
  attribute bypass_enable : string;
  attribute bypass_enable of system_MC_HDMI_proc_0_0_MC_HDMI_RAM : entity is "TRUE";
  attribute camera_canal_n : integer;
  attribute camera_canal_n of system_MC_HDMI_proc_0_0_MC_HDMI_RAM : entity is 1;
  attribute camera_data_n : integer;
  attribute camera_data_n of system_MC_HDMI_proc_0_0_MC_HDMI_RAM : entity is 8;
  attribute camera_raw_image_size : string;
  attribute camera_raw_image_size of system_MC_HDMI_proc_0_0_MC_HDMI_RAM : entity is "62'b00000000000000000000010100000000000000000000000000000111100000";
  attribute canal_invert : string;
  attribute canal_invert of system_MC_HDMI_proc_0_0_MC_HDMI_RAM : entity is "2'b00";
  attribute display_canal_n : integer;
  attribute display_canal_n of system_MC_HDMI_proc_0_0_MC_HDMI_RAM : entity is 1;
  attribute display_data_n : integer;
  attribute display_data_n of system_MC_HDMI_proc_0_0_MC_HDMI_RAM : entity is 8;
  attribute display_image_size : string;
  attribute display_image_size of system_MC_HDMI_proc_0_0_MC_HDMI_RAM : entity is "62'b00000000000000000000001010000000000000000000000000000011110000";
end system_MC_HDMI_proc_0_0_MC_HDMI_RAM;

architecture STRUCTURE of system_MC_HDMI_proc_0_0_MC_HDMI_RAM is
  signal \<const0>\ : STD_LOGIC;
  signal \MC_VGA/VGA/display_ram/ram/synth.mem2p_syn_inst/mem2p_76800_8_g.mem2p_76800_8_i_n_0\ : STD_LOGIC;
  signal \MC_VGA/VGA/display_ram/ram/synth.mem2p_syn_inst/mem2p_76800_8_g.mem2p_76800_8_i_n_1\ : STD_LOGIC;
  signal \MC_VGA/VGA/display_ram/ram/synth.mem2p_syn_inst/mem2p_76800_8_g.mem2p_76800_8_i_n_2\ : STD_LOGIC;
  signal \MC_VGA/VGA/display_ram/ram/synth.mem2p_syn_inst/mem2p_76800_8_g.mem2p_76800_8_i_n_3\ : STD_LOGIC;
  signal \MC_VGA/VGA/display_ram/ram/synth.mem2p_syn_inst/mem2p_76800_8_g.mem2p_76800_8_i_n_4\ : STD_LOGIC;
  signal \MC_VGA/VGA/display_ram/ram/synth.mem2p_syn_inst/mem2p_76800_8_g.mem2p_76800_8_i_n_5\ : STD_LOGIC;
  signal \MC_VGA/VGA/display_ram/ram/synth.mem2p_syn_inst/mem2p_76800_8_g.mem2p_76800_8_i_n_6\ : STD_LOGIC;
  signal \MC_VGA/VGA/display_ram/ram/synth.mem2p_syn_inst/mem2p_76800_8_g.mem2p_76800_8_i_n_7\ : STD_LOGIC;
  signal \MC_VGA/VGA/rst\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_data\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \MC_VGA/VGA/vga_mem_rd/C_Sync/andv\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry__0_n_0\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry__0_n_2\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry__0_n_3\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry__0_n_5\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry__0_n_6\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry__0_n_7\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry_n_0\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry_n_1\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry_n_2\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry_n_3\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry_n_4\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry_n_5\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry_n_6\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry_n_7\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry__0_n_0\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry__0_n_1\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry__0_n_2\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry__0_n_3\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry__0_n_4\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry__0_n_5\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry__0_n_6\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry__0_n_7\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry__1_n_3\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry_n_0\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry_n_1\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry_n_2\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry_n_3\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry_n_4\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry_n_5\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry_n_6\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry_n_7\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/C_Sync/ok0\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/C_Sync/ok0_carry_n_0\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/C_Sync/ok0_carry_n_1\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/C_Sync/ok0_carry_n_2\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/C_Sync/ok0_carry_n_3\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/C_Sync/ok1_carry_n_0\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/C_Sync/ok1_carry_n_1\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/C_Sync/ok1_carry_n_2\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/C_Sync/ok1_carry_n_3\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0]\ : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0]_carry__0_n_0\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0]_carry__0_n_1\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0]_carry__0_n_2\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0]_carry__0_n_3\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0]_carry__1_n_6\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0]_carry_n_0\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0]_carry_n_1\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0]_carry_n_2\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0]_carry_n_3\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[1]\ : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_reg[active]0\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_reg[active_n_0_]\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/C_Sync/v[1]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \MC_VGA/VGA/vga_mem_rd/sum_n_100\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/sum_n_101\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/sum_n_102\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/sum_n_103\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/sum_n_104\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/sum_n_105\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/sum_n_87\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/sum_n_88\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/sum_n_89\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/sum_n_90\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/sum_n_91\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/sum_n_92\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/sum_n_93\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/sum_n_94\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/sum_n_95\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/sum_n_96\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/sum_n_97\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/sum_n_98\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/sum_n_99\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/sync[Hsync]\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/sync[Vsync]\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/sync[c][0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \MC_VGA/VGA/vga_mem_rd/sync[c][1]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[data_n_0_][0]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][active_n_0_]\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][0][0]_srl2_n_0\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][0][1]_srl2_n_0\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][0][2]_srl2_n_0\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][0][3]_srl2_n_0\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][0][4]_srl2_n_0\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1][0]_srl2_n_0\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1][1]_srl2_n_0\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1][2]_srl2_n_0\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1][3]_srl2_n_0\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1][4]_srl2_n_0\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1][5]_srl2_n_0\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_mem_rd/vga_q_reg[sync][active_n_0_]\ : STD_LOGIC;
  signal \MC_VGA/VGA/vga_reset.n_reg\ : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal \MC_VGA/VGA/vga_reset.n_reg_n_0_\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr_n_0_]\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]__0\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr_n_84_]\ : STD_LOGIC;
  signal \MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr_n_85_]\ : STD_LOGIC;
  signal \MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr_n_86_]\ : STD_LOGIC;
  signal \MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr_n_87_]\ : STD_LOGIC;
  signal \MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr_n_88_]\ : STD_LOGIC;
  signal \MC_VGA/bypass_blk.bypass_sync_c_q_reg_n_0_[0]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \MC_VGA/bypass_blk.bypass_sync_c_q_reg_n_0_[1]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \MC_VGA/cameras[0].MC/camera_in_mem_ctl[addr]\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \MC_VGA/cameras[0].MC/camera_in_mem_ctl[en]\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/camera_in_mem_data\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \MC_VGA/cameras[0].MC/camera_lum[ctl][valid]\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/camera_lum[data]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \MC_VGA/cameras[0].MC/camera_ram/ram/synth.mem2p_syn_inst/mem2p_76800_8_g.mem2p_76800_8_i_n_0\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/camera_ram/ram/synth.mem2p_syn_inst/mem2p_76800_8_g.mem2p_76800_8_i_n_1\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/camera_ram/ram/synth.mem2p_syn_inst/mem2p_76800_8_g.mem2p_76800_8_i_n_2\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/camera_ram/ram/synth.mem2p_syn_inst/mem2p_76800_8_g.mem2p_76800_8_i_n_3\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/camera_ram/ram/synth.mem2p_syn_inst/mem2p_76800_8_g.mem2p_76800_8_i_n_4\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/camera_ram/ram/synth.mem2p_syn_inst/mem2p_76800_8_g.mem2p_76800_8_i_n_5\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/camera_ram/ram/synth.mem2p_syn_inst/mem2p_76800_8_g.mem2p_76800_8_i_n_6\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/camera_ram/ram/synth.mem2p_syn_inst/mem2p_76800_8_g.mem2p_76800_8_i_n_7\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/camera_raw[ctl][c][1]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \MC_VGA/cameras[0].MC/camera_raw[ctl][state][image_end]\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/camera_raw[ctl][valid]\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][state][image_end_n_0_]\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][state][image_start_n_0_]\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][state][line_end_n_0_]\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][valid_n_0_]\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/camera_raw_q_reg[data_n_0_]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \MC_VGA/cameras[0].MC/camera_rst\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/D_PHY_DATA\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \MC_VGA/cameras[0].MC/mc_dev/D_PHY_RESET_reg_n_0\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/cam_reset\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/cam_reset0\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0]\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0]\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[data_n_0_]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[valid_n_0_]\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_\ : STD_LOGIC_VECTOR ( 29 downto 24 );
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__0_n_0\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__0_n_1\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__0_n_2\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__0_n_3\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__0_n_4\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__0_n_5\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__0_n_6\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__0_n_7\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__1_n_0\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__1_n_1\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__1_n_2\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__1_n_3\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__1_n_4\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__1_n_5\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__1_n_6\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__1_n_7\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__2_n_2\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__2_n_3\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__2_n_5\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__2_n_6\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__2_n_7\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry_n_0\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry_n_1\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry_n_2\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry_n_3\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry_n_4\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry_n_5\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry_n_6\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry_n_7\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]\ : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__0_n_0\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__0_n_1\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__0_n_2\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__0_n_3\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__1_n_0\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__1_n_1\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__1_n_2\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__1_n_3\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__2_n_0\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__2_n_1\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__2_n_2\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__2_n_3\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__3_n_0\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__3_n_1\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__3_n_2\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__3_n_3\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__4_n_0\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__4_n_1\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__4_n_2\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__4_n_3\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__5_n_0\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__5_n_1\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__5_n_2\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__5_n_3\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__6_n_3\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry_n_0\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry_n_1\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry_n_2\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry_n_3\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[1]\ : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__0_n_0\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__0_n_1\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__0_n_2\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__0_n_3\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__0_n_4\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__0_n_5\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__0_n_6\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__0_n_7\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__1_n_0\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__1_n_1\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__1_n_2\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__1_n_3\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__1_n_4\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__1_n_5\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__1_n_6\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__1_n_7\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__2_n_2\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__2_n_3\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__2_n_5\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__2_n_6\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__2_n_7\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry_n_0\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry_n_1\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry_n_2\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry_n_3\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry_n_4\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry_n_5\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry_n_6\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry_n_7\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/almost_full\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_is_full\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_lane_n_0\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_lane_n_1\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_lane_n_10\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_lane_n_2\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_lane_n_3\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_lane_n_4\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_lane_n_5\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_lane_n_6\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_lane_n_7\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rd_en\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rst_d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rst_q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/srst\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/wr_en\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/csi_raw_e[data]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/Q1\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/Q2\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/cnt\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_byte_out\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_byte_out_q_reg_n_0_\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_data_in\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_is_empty\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_rst_reg_n_0\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/lp_n\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/lp_p\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/rd_en\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/rst_cnt\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/state_q_reg_n_0_\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/we_fifo_reg_n_0\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/almost_full\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_is_full\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_lane_n_0\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_lane_n_1\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_lane_n_10\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_lane_n_2\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_lane_n_3\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_lane_n_4\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_lane_n_5\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_lane_n_6\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_lane_n_7\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rd_en\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rst_d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rst_q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/srst\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/wr_en\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/csi_raw_e[data]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/Q1\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/Q2\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/cnt\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_byte_out\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_byte_out_q_reg_n_0_\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_data_in\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_is_empty\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_rst_reg_n_0\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/lp_n\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/lp_p\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/rd_en\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/rst_cnt\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/state_q_reg_n_0_\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/we_fifo_reg_n_0\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/merger/nb_clk_wait_d\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/merger/nb_clk_wait_q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \MC_VGA/cameras[0].MC/mc_dev/n\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/rst_q\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/rst_q_q\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \MC_VGA/cameras[0].MC/pixel_state_set_state_image_end\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/pixel_state_set_state_image_start\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/pixel_state_set_state_line_end\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.cam_mem_w/mem_ctl_reg[addr_n_87_]\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.cam_mem_w/mem_ctl_reg[addr_n_88_]\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/bayer_to_lum\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0]\ : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ctl[addr]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ctl[we]\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/din\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][1]_i_3_n_0\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][1]_i_4_n_0\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][1]_i_5_n_0\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][1]_i_6_n_0\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][1]_i_7_n_0\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][1]_i_8_n_0\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][5]_i_6_n_0\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][5]_i_7_n_0\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][5]_i_8_n_0\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][5]_i_9_n_0\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][7]_i_4_n_0\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q_reg[data][1]_i_1_n_0\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q_reg[data][1]_i_1_n_1\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q_reg[data][1]_i_1_n_2\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q_reg[data][1]_i_1_n_3\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q_reg[data][5]_i_1_n_0\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q_reg[data][5]_i_1_n_1\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q_reg[data][5]_i_1_n_2\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q_reg[data][5]_i_1_n_3\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry__0_n_0\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry__0_n_1\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry__0_n_2\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry__0_n_3\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry__1_n_0\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry__1_n_1\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry__1_n_2\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry__1_n_3\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry__2_n_3\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry_n_0\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry_n_1\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry_n_2\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry_n_3\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__0_n_0\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__0_n_1\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__0_n_2\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__0_n_3\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__1_n_0\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__1_n_1\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__1_n_2\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__1_n_3\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry_n_0\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry_n_1\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry_n_2\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry_n_3\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0]\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0]\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1]\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pixel_state_set_state_image_end\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pixel_state_set_state_image_start\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pixel_state_set_state_line_end\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pixel_state_set_state_x_even\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pixel_state_set_state_y_even\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__0_n_0\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__0_n_1\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__0_n_2\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__0_n_3\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__1_n_0\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__1_n_1\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__1_n_2\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__1_n_3\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__2_n_0\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__2_n_1\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__2_n_2\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__2_n_3\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__3_n_0\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__3_n_1\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__3_n_2\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__3_n_3\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__4_n_0\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__4_n_1\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__4_n_2\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__4_n_3\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__5_n_0\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__5_n_1\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__5_n_2\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__5_n_3\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__6_n_3\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry_n_0\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry_n_1\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry_n_2\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry_n_3\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1]\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/process_d\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/process_q\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][c_n_0_][0]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][image_end_n_0_]\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][image_start]__0\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][line_end_n_0_]\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][x_even]__0\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][y_even]__0\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][valid]__0\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data_n_0_]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/read_r_d\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/read_r_q\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/red_q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1]\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][state][image_end_n_0_]\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][state][image_start_n_0_]\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][state][line_end_n_0_]\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][state][x_even_n_0_]\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][state][y_even_n_0_]\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][valid_n_0_]\ : STD_LOGIC;
  signal \MC_VGA/cameras[0].MC/stream_raw_reg[data_n_0_]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \MC_VGA/cameras[0].MC/sync_reset.n_reg\ : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal \MC_VGA/cameras[0].MC/sync_reset.n_reg_n_0_\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \MC_VGA/plusOp[0]\ : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \MC_VGA/plusOp[1]\ : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \MC_VGA/proc_camera_mem_ctl[addr]\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \MC_VGA/proc_camera_mem_ctl[en]\ : STD_LOGIC;
  signal \MC_VGA/sw_camera_mem_data_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \VGA/rst0_n_0\ : STD_LOGIC;
  signal \align_q[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \align_q[0]_i_1_n_0\ : STD_LOGIC;
  signal \align_q[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \align_q[0]_i_2_n_0\ : STD_LOGIC;
  signal \align_q[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \align_q[0]_i_3_n_0\ : STD_LOGIC;
  signal \align_q[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \align_q[0]_i_4_n_0\ : STD_LOGIC;
  signal \align_q[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \align_q[0]_i_5_n_0\ : STD_LOGIC;
  signal \align_q[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \align_q[0]_i_6_n_0\ : STD_LOGIC;
  signal \align_q[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \align_q[0]_i_7_n_0\ : STD_LOGIC;
  signal \align_q[0]_i_8__0_n_0\ : STD_LOGIC;
  signal \align_q[0]_i_8_n_0\ : STD_LOGIC;
  signal \align_q[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \align_q[1]_i_1_n_0\ : STD_LOGIC;
  signal \align_q[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \align_q[1]_i_2_n_0\ : STD_LOGIC;
  signal \align_q[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \align_q[1]_i_3_n_0\ : STD_LOGIC;
  signal \align_q[1]_i_4__0_n_0\ : STD_LOGIC;
  signal \align_q[1]_i_4_n_0\ : STD_LOGIC;
  signal \align_q[1]_i_5__0_n_0\ : STD_LOGIC;
  signal \align_q[1]_i_5_n_0\ : STD_LOGIC;
  signal \align_q[1]_i_6__0_n_0\ : STD_LOGIC;
  signal \align_q[1]_i_6_n_0\ : STD_LOGIC;
  signal \align_q[1]_i_7__0_n_0\ : STD_LOGIC;
  signal \align_q[1]_i_7_n_0\ : STD_LOGIC;
  signal \align_q[1]_i_8__0_n_0\ : STD_LOGIC;
  signal \align_q[1]_i_8_n_0\ : STD_LOGIC;
  signal \align_q[2]_i_10__0_n_0\ : STD_LOGIC;
  signal \align_q[2]_i_10_n_0\ : STD_LOGIC;
  signal \align_q[2]_i_11__0_n_0\ : STD_LOGIC;
  signal \align_q[2]_i_11_n_0\ : STD_LOGIC;
  signal \align_q[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \align_q[2]_i_1_n_0\ : STD_LOGIC;
  signal \align_q[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \align_q[2]_i_2_n_0\ : STD_LOGIC;
  signal \align_q[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \align_q[2]_i_3_n_0\ : STD_LOGIC;
  signal \align_q[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \align_q[2]_i_4_n_0\ : STD_LOGIC;
  signal \align_q[2]_i_5__0_n_0\ : STD_LOGIC;
  signal \align_q[2]_i_5_n_0\ : STD_LOGIC;
  signal \align_q[2]_i_6__0_n_0\ : STD_LOGIC;
  signal \align_q[2]_i_6_n_0\ : STD_LOGIC;
  signal \align_q[2]_i_7__0_n_0\ : STD_LOGIC;
  signal \align_q[2]_i_7_n_0\ : STD_LOGIC;
  signal \align_q[2]_i_8__0_n_0\ : STD_LOGIC;
  signal \align_q[2]_i_8_n_0\ : STD_LOGIC;
  signal \align_q[2]_i_9__0_n_0\ : STD_LOGIC;
  signal \align_q[2]_i_9_n_0\ : STD_LOGIC;
  signal \align_q[3]_i_10__0_n_0\ : STD_LOGIC;
  signal \align_q[3]_i_10_n_0\ : STD_LOGIC;
  signal \align_q[3]_i_11__0_n_0\ : STD_LOGIC;
  signal \align_q[3]_i_11_n_0\ : STD_LOGIC;
  signal \align_q[3]_i_12__0_n_0\ : STD_LOGIC;
  signal \align_q[3]_i_12_n_0\ : STD_LOGIC;
  signal \align_q[3]_i_13__0_n_0\ : STD_LOGIC;
  signal \align_q[3]_i_13_n_0\ : STD_LOGIC;
  signal \align_q[3]_i_14__0_n_0\ : STD_LOGIC;
  signal \align_q[3]_i_14_n_0\ : STD_LOGIC;
  signal \align_q[3]_i_15__0_n_0\ : STD_LOGIC;
  signal \align_q[3]_i_15_n_0\ : STD_LOGIC;
  signal \align_q[3]_i_16_n_0\ : STD_LOGIC;
  signal \align_q[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \align_q[3]_i_1_n_0\ : STD_LOGIC;
  signal \align_q[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \align_q[3]_i_2_n_0\ : STD_LOGIC;
  signal \align_q[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \align_q[3]_i_3_n_0\ : STD_LOGIC;
  signal \align_q[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \align_q[3]_i_4_n_0\ : STD_LOGIC;
  signal \align_q[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \align_q[3]_i_5_n_0\ : STD_LOGIC;
  signal \align_q[3]_i_6__0_n_0\ : STD_LOGIC;
  signal \align_q[3]_i_6_n_0\ : STD_LOGIC;
  signal \align_q[3]_i_7__0_n_0\ : STD_LOGIC;
  signal \align_q[3]_i_7_n_0\ : STD_LOGIC;
  signal \align_q[3]_i_8__0_n_0\ : STD_LOGIC;
  signal \align_q[3]_i_8_n_0\ : STD_LOGIC;
  signal \align_q[3]_i_9__0_n_0\ : STD_LOGIC;
  signal \align_q[3]_i_9_n_0\ : STD_LOGIC;
  signal \align_q[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \align_q[4]_i_1_n_0\ : STD_LOGIC;
  signal \align_q[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \align_q[4]_i_2_n_0\ : STD_LOGIC;
  signal \align_q[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \align_q[4]_i_3_n_0\ : STD_LOGIC;
  signal \align_q[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \align_q[4]_i_4_n_0\ : STD_LOGIC;
  signal \align_q[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \align_q[4]_i_5_n_0\ : STD_LOGIC;
  signal \bypass_blk._bypass_sync.cpt_reset[0]_i_1_n_0\ : STD_LOGIC;
  signal \bypass_blk._bypass_sync.cpt_reset[1]_i_1_n_0\ : STD_LOGIC;
  signal \bypass_blk._bypass_sync.cpt_reset[2]_i_1_n_0\ : STD_LOGIC;
  signal \bypass_blk._bypass_sync.cpt_reset[3]_i_1_n_0\ : STD_LOGIC;
  signal \bypass_blk._bypass_sync.cpt_reset[4]_i_1_n_0\ : STD_LOGIC;
  signal \bypass_blk._bypass_sync.cpt_reset[5]_i_1_n_0\ : STD_LOGIC;
  signal \bypass_blk._bypass_sync.cpt_reset[6]_i_1_n_0\ : STD_LOGIC;
  signal \bypass_blk._bypass_sync.cpt_reset[6]_i_2_n_0\ : STD_LOGIC;
  signal \bypass_blk.bypass_display_mem_ctl_reg[addr]_i_1_n_0\ : STD_LOGIC;
  signal \bypass_blk.bypass_sync_c_q[0][0]_i_1_n_0\ : STD_LOGIC;
  signal \bypass_blk.bypass_sync_c_q[0][1]_i_1_n_0\ : STD_LOGIC;
  signal \bypass_blk.bypass_sync_c_q[0][2]_i_1_n_0\ : STD_LOGIC;
  signal \bypass_blk.bypass_sync_c_q[0][3]_i_1_n_0\ : STD_LOGIC;
  signal \bypass_blk.bypass_sync_c_q[0][4]_i_1_n_0\ : STD_LOGIC;
  signal \bypass_blk.bypass_sync_c_q[0][5]_i_1_n_0\ : STD_LOGIC;
  signal \bypass_blk.bypass_sync_c_q[0][6]_i_1_n_0\ : STD_LOGIC;
  signal \bypass_blk.bypass_sync_c_q[0][7]_i_1_n_0\ : STD_LOGIC;
  signal \bypass_blk.bypass_sync_c_q[0][8]_i_1_n_0\ : STD_LOGIC;
  signal \bypass_blk.bypass_sync_c_q[1][0]_i_1_n_0\ : STD_LOGIC;
  signal \bypass_blk.bypass_sync_c_q[1][1]_i_1_n_0\ : STD_LOGIC;
  signal \bypass_blk.bypass_sync_c_q[1][2]_i_1_n_0\ : STD_LOGIC;
  signal \bypass_blk.bypass_sync_c_q[1][3]_i_1_n_0\ : STD_LOGIC;
  signal \bypass_blk.bypass_sync_c_q[1][4]_i_1_n_0\ : STD_LOGIC;
  signal \bypass_blk.bypass_sync_c_q[1][5]_i_1_n_0\ : STD_LOGIC;
  signal \bypass_blk.bypass_sync_c_q[1][6]_i_1_n_0\ : STD_LOGIC;
  signal \bypass_blk.bypass_sync_c_q[1][7]_i_10_n_0\ : STD_LOGIC;
  signal \bypass_blk.bypass_sync_c_q[1][7]_i_11_n_0\ : STD_LOGIC;
  signal \bypass_blk.bypass_sync_c_q[1][7]_i_12_n_0\ : STD_LOGIC;
  signal \bypass_blk.bypass_sync_c_q[1][7]_i_13_n_0\ : STD_LOGIC;
  signal \bypass_blk.bypass_sync_c_q[1][7]_i_14_n_0\ : STD_LOGIC;
  signal \bypass_blk.bypass_sync_c_q[1][7]_i_1_n_0\ : STD_LOGIC;
  signal \bypass_blk.bypass_sync_c_q[1][7]_i_2_n_0\ : STD_LOGIC;
  signal \bypass_blk.bypass_sync_c_q[1][7]_i_3_n_0\ : STD_LOGIC;
  signal \bypass_blk.bypass_sync_c_q[1][7]_i_7_n_0\ : STD_LOGIC;
  signal \bypass_blk.bypass_sync_c_q[1][7]_i_8_n_0\ : STD_LOGIC;
  signal \bypass_blk.bypass_sync_c_q[1][7]_i_9_n_0\ : STD_LOGIC;
  signal \bypass_blk.bypass_sync_c_q_reg[0][4]_i_2_n_0\ : STD_LOGIC;
  signal \bypass_blk.bypass_sync_c_q_reg[0][4]_i_2_n_1\ : STD_LOGIC;
  signal \bypass_blk.bypass_sync_c_q_reg[0][4]_i_2_n_2\ : STD_LOGIC;
  signal \bypass_blk.bypass_sync_c_q_reg[0][4]_i_2_n_3\ : STD_LOGIC;
  signal \bypass_blk.bypass_sync_c_q_reg[0][8]_i_2_n_0\ : STD_LOGIC;
  signal \bypass_blk.bypass_sync_c_q_reg[0][8]_i_2_n_1\ : STD_LOGIC;
  signal \bypass_blk.bypass_sync_c_q_reg[0][8]_i_2_n_2\ : STD_LOGIC;
  signal \bypass_blk.bypass_sync_c_q_reg[0][8]_i_2_n_3\ : STD_LOGIC;
  signal \bypass_blk.bypass_sync_c_q_reg[1][4]_i_2_n_0\ : STD_LOGIC;
  signal \bypass_blk.bypass_sync_c_q_reg[1][4]_i_2_n_1\ : STD_LOGIC;
  signal \bypass_blk.bypass_sync_c_q_reg[1][4]_i_2_n_2\ : STD_LOGIC;
  signal \bypass_blk.bypass_sync_c_q_reg[1][4]_i_2_n_3\ : STD_LOGIC;
  signal \bypass_blk.bypass_sync_c_q_reg[1][7]_i_4_n_2\ : STD_LOGIC;
  signal \bypass_blk.bypass_sync_c_q_reg[1][7]_i_4_n_3\ : STD_LOGIC;
  signal \bypass_blk.bypass_sync_c_q_reg[1][7]_i_5_n_1\ : STD_LOGIC;
  signal \bypass_blk.bypass_sync_c_q_reg[1][7]_i_5_n_2\ : STD_LOGIC;
  signal \bypass_blk.bypass_sync_c_q_reg[1][7]_i_5_n_3\ : STD_LOGIC;
  signal \bypass_blk.bypass_sync_c_q_reg[1][7]_i_6_n_2\ : STD_LOGIC;
  signal \bypass_blk.bypass_sync_c_q_reg[1][7]_i_6_n_3\ : STD_LOGIC;
  signal \bypass_blk.bypass_sync_c_q_reg[1][7]_i_6_n_4\ : STD_LOGIC;
  signal \c_q[0][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \c_q[0][10]_i_1__0_n_0\ : STD_LOGIC;
  signal \c_q[0][11]_i_1__0_n_0\ : STD_LOGIC;
  signal \c_q[0][12]_i_1__0_n_0\ : STD_LOGIC;
  signal \c_q[0][13]_i_1__0_n_0\ : STD_LOGIC;
  signal \c_q[0][14]_i_1__0_n_0\ : STD_LOGIC;
  signal \c_q[0][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \c_q[0][16]_i_1__0_n_0\ : STD_LOGIC;
  signal \c_q[0][17]_i_1__0_n_0\ : STD_LOGIC;
  signal \c_q[0][18]_i_1__0_n_0\ : STD_LOGIC;
  signal \c_q[0][19]_i_1__0_n_0\ : STD_LOGIC;
  signal \c_q[0][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \c_q[0][20]_i_1__0_n_0\ : STD_LOGIC;
  signal \c_q[0][21]_i_1__0_n_0\ : STD_LOGIC;
  signal \c_q[0][22]_i_1__0_n_0\ : STD_LOGIC;
  signal \c_q[0][23]_i_1__0_n_0\ : STD_LOGIC;
  signal \c_q[0][24]_i_1__0_n_0\ : STD_LOGIC;
  signal \c_q[0][25]_i_1__0_n_0\ : STD_LOGIC;
  signal \c_q[0][26]_i_1__0_n_0\ : STD_LOGIC;
  signal \c_q[0][27]_i_1__0_n_0\ : STD_LOGIC;
  signal \c_q[0][28]_i_1__0_n_0\ : STD_LOGIC;
  signal \c_q[0][29]_i_1__0_n_0\ : STD_LOGIC;
  signal \c_q[0][2]_i_1__0_n_0\ : STD_LOGIC;
  signal \c_q[0][30]_i_10_n_0\ : STD_LOGIC;
  signal \c_q[0][30]_i_11_n_0\ : STD_LOGIC;
  signal \c_q[0][30]_i_12_n_0\ : STD_LOGIC;
  signal \c_q[0][30]_i_13_n_0\ : STD_LOGIC;
  signal \c_q[0][30]_i_1_n_0\ : STD_LOGIC;
  signal \c_q[0][30]_i_2__0_n_0\ : STD_LOGIC;
  signal \c_q[0][30]_i_3_n_0\ : STD_LOGIC;
  signal \c_q[0][30]_i_4_n_0\ : STD_LOGIC;
  signal \c_q[0][30]_i_6_n_0\ : STD_LOGIC;
  signal \c_q[0][30]_i_7_n_0\ : STD_LOGIC;
  signal \c_q[0][30]_i_8_n_0\ : STD_LOGIC;
  signal \c_q[0][30]_i_9_n_0\ : STD_LOGIC;
  signal \c_q[0][3]_i_1__0_n_0\ : STD_LOGIC;
  signal \c_q[0][4]_i_1__0_n_0\ : STD_LOGIC;
  signal \c_q[0][5]_i_1__0_n_0\ : STD_LOGIC;
  signal \c_q[0][6]_i_1__0_n_0\ : STD_LOGIC;
  signal \c_q[0][7]_i_1__0_n_0\ : STD_LOGIC;
  signal \c_q[0][8]_i_1__0_n_0\ : STD_LOGIC;
  signal \c_q[0][9]_i_1__0_n_0\ : STD_LOGIC;
  signal \c_q[1][0]_i_1_n_0\ : STD_LOGIC;
  signal \c_q[1][10]_i_1_n_0\ : STD_LOGIC;
  signal \c_q[1][11]_i_1_n_0\ : STD_LOGIC;
  signal \c_q[1][12]_i_1_n_0\ : STD_LOGIC;
  signal \c_q[1][13]_i_1_n_0\ : STD_LOGIC;
  signal \c_q[1][14]_i_1_n_0\ : STD_LOGIC;
  signal \c_q[1][15]_i_1_n_0\ : STD_LOGIC;
  signal \c_q[1][16]_i_1_n_0\ : STD_LOGIC;
  signal \c_q[1][17]_i_1_n_0\ : STD_LOGIC;
  signal \c_q[1][18]_i_1_n_0\ : STD_LOGIC;
  signal \c_q[1][19]_i_1_n_0\ : STD_LOGIC;
  signal \c_q[1][1]_i_1_n_0\ : STD_LOGIC;
  signal \c_q[1][20]_i_1_n_0\ : STD_LOGIC;
  signal \c_q[1][21]_i_1_n_0\ : STD_LOGIC;
  signal \c_q[1][22]_i_1_n_0\ : STD_LOGIC;
  signal \c_q[1][23]_i_1_n_0\ : STD_LOGIC;
  signal \c_q[1][24]_i_1_n_0\ : STD_LOGIC;
  signal \c_q[1][25]_i_1_n_0\ : STD_LOGIC;
  signal \c_q[1][26]_i_1_n_0\ : STD_LOGIC;
  signal \c_q[1][27]_i_1_n_0\ : STD_LOGIC;
  signal \c_q[1][28]_i_1_n_0\ : STD_LOGIC;
  signal \c_q[1][29]_i_1_n_0\ : STD_LOGIC;
  signal \c_q[1][2]_i_1_n_0\ : STD_LOGIC;
  signal \c_q[1][30]_i_10_n_0\ : STD_LOGIC;
  signal \c_q[1][30]_i_11_n_0\ : STD_LOGIC;
  signal \c_q[1][30]_i_12_n_0\ : STD_LOGIC;
  signal \c_q[1][30]_i_1_n_0\ : STD_LOGIC;
  signal \c_q[1][30]_i_2_n_0\ : STD_LOGIC;
  signal \c_q[1][30]_i_3_n_0\ : STD_LOGIC;
  signal \c_q[1][30]_i_5_n_0\ : STD_LOGIC;
  signal \c_q[1][30]_i_6_n_0\ : STD_LOGIC;
  signal \c_q[1][30]_i_7_n_0\ : STD_LOGIC;
  signal \c_q[1][30]_i_8_n_0\ : STD_LOGIC;
  signal \c_q[1][30]_i_9_n_0\ : STD_LOGIC;
  signal \c_q[1][3]_i_1_n_0\ : STD_LOGIC;
  signal \c_q[1][4]_i_1_n_0\ : STD_LOGIC;
  signal \c_q[1][5]_i_1_n_0\ : STD_LOGIC;
  signal \c_q[1][6]_i_1_n_0\ : STD_LOGIC;
  signal \c_q[1][7]_i_1_n_0\ : STD_LOGIC;
  signal \c_q[1][8]_i_1_n_0\ : STD_LOGIC;
  signal \c_q[1][9]_i_1_n_0\ : STD_LOGIC;
  signal \c_q_reg[0][12]_i_2_n_0\ : STD_LOGIC;
  signal \c_q_reg[0][12]_i_2_n_1\ : STD_LOGIC;
  signal \c_q_reg[0][12]_i_2_n_2\ : STD_LOGIC;
  signal \c_q_reg[0][12]_i_2_n_3\ : STD_LOGIC;
  signal \c_q_reg[0][12]_i_2_n_4\ : STD_LOGIC;
  signal \c_q_reg[0][12]_i_2_n_5\ : STD_LOGIC;
  signal \c_q_reg[0][12]_i_2_n_6\ : STD_LOGIC;
  signal \c_q_reg[0][12]_i_2_n_7\ : STD_LOGIC;
  signal \c_q_reg[0][16]_i_2_n_0\ : STD_LOGIC;
  signal \c_q_reg[0][16]_i_2_n_1\ : STD_LOGIC;
  signal \c_q_reg[0][16]_i_2_n_2\ : STD_LOGIC;
  signal \c_q_reg[0][16]_i_2_n_3\ : STD_LOGIC;
  signal \c_q_reg[0][16]_i_2_n_4\ : STD_LOGIC;
  signal \c_q_reg[0][16]_i_2_n_5\ : STD_LOGIC;
  signal \c_q_reg[0][16]_i_2_n_6\ : STD_LOGIC;
  signal \c_q_reg[0][16]_i_2_n_7\ : STD_LOGIC;
  signal \c_q_reg[0][20]_i_2_n_0\ : STD_LOGIC;
  signal \c_q_reg[0][20]_i_2_n_1\ : STD_LOGIC;
  signal \c_q_reg[0][20]_i_2_n_2\ : STD_LOGIC;
  signal \c_q_reg[0][20]_i_2_n_3\ : STD_LOGIC;
  signal \c_q_reg[0][20]_i_2_n_4\ : STD_LOGIC;
  signal \c_q_reg[0][20]_i_2_n_5\ : STD_LOGIC;
  signal \c_q_reg[0][20]_i_2_n_6\ : STD_LOGIC;
  signal \c_q_reg[0][20]_i_2_n_7\ : STD_LOGIC;
  signal \c_q_reg[0][24]_i_2_n_0\ : STD_LOGIC;
  signal \c_q_reg[0][24]_i_2_n_1\ : STD_LOGIC;
  signal \c_q_reg[0][24]_i_2_n_2\ : STD_LOGIC;
  signal \c_q_reg[0][24]_i_2_n_3\ : STD_LOGIC;
  signal \c_q_reg[0][24]_i_2_n_4\ : STD_LOGIC;
  signal \c_q_reg[0][24]_i_2_n_5\ : STD_LOGIC;
  signal \c_q_reg[0][24]_i_2_n_6\ : STD_LOGIC;
  signal \c_q_reg[0][24]_i_2_n_7\ : STD_LOGIC;
  signal \c_q_reg[0][28]_i_2_n_0\ : STD_LOGIC;
  signal \c_q_reg[0][28]_i_2_n_1\ : STD_LOGIC;
  signal \c_q_reg[0][28]_i_2_n_2\ : STD_LOGIC;
  signal \c_q_reg[0][28]_i_2_n_3\ : STD_LOGIC;
  signal \c_q_reg[0][28]_i_2_n_4\ : STD_LOGIC;
  signal \c_q_reg[0][28]_i_2_n_5\ : STD_LOGIC;
  signal \c_q_reg[0][28]_i_2_n_6\ : STD_LOGIC;
  signal \c_q_reg[0][28]_i_2_n_7\ : STD_LOGIC;
  signal \c_q_reg[0][30]_i_5_n_3\ : STD_LOGIC;
  signal \c_q_reg[0][30]_i_5_n_6\ : STD_LOGIC;
  signal \c_q_reg[0][30]_i_5_n_7\ : STD_LOGIC;
  signal \c_q_reg[0][4]_i_2_n_0\ : STD_LOGIC;
  signal \c_q_reg[0][4]_i_2_n_1\ : STD_LOGIC;
  signal \c_q_reg[0][4]_i_2_n_2\ : STD_LOGIC;
  signal \c_q_reg[0][4]_i_2_n_3\ : STD_LOGIC;
  signal \c_q_reg[0][4]_i_2_n_4\ : STD_LOGIC;
  signal \c_q_reg[0][4]_i_2_n_5\ : STD_LOGIC;
  signal \c_q_reg[0][4]_i_2_n_6\ : STD_LOGIC;
  signal \c_q_reg[0][4]_i_2_n_7\ : STD_LOGIC;
  signal \c_q_reg[0][8]_i_2_n_0\ : STD_LOGIC;
  signal \c_q_reg[0][8]_i_2_n_1\ : STD_LOGIC;
  signal \c_q_reg[0][8]_i_2_n_2\ : STD_LOGIC;
  signal \c_q_reg[0][8]_i_2_n_3\ : STD_LOGIC;
  signal \c_q_reg[0][8]_i_2_n_4\ : STD_LOGIC;
  signal \c_q_reg[0][8]_i_2_n_5\ : STD_LOGIC;
  signal \c_q_reg[0][8]_i_2_n_6\ : STD_LOGIC;
  signal \c_q_reg[0][8]_i_2_n_7\ : STD_LOGIC;
  signal \c_q_reg[1][12]_i_2_n_0\ : STD_LOGIC;
  signal \c_q_reg[1][12]_i_2_n_1\ : STD_LOGIC;
  signal \c_q_reg[1][12]_i_2_n_2\ : STD_LOGIC;
  signal \c_q_reg[1][12]_i_2_n_3\ : STD_LOGIC;
  signal \c_q_reg[1][16]_i_2_n_0\ : STD_LOGIC;
  signal \c_q_reg[1][16]_i_2_n_1\ : STD_LOGIC;
  signal \c_q_reg[1][16]_i_2_n_2\ : STD_LOGIC;
  signal \c_q_reg[1][16]_i_2_n_3\ : STD_LOGIC;
  signal \c_q_reg[1][20]_i_2_n_0\ : STD_LOGIC;
  signal \c_q_reg[1][20]_i_2_n_1\ : STD_LOGIC;
  signal \c_q_reg[1][20]_i_2_n_2\ : STD_LOGIC;
  signal \c_q_reg[1][20]_i_2_n_3\ : STD_LOGIC;
  signal \c_q_reg[1][24]_i_2_n_0\ : STD_LOGIC;
  signal \c_q_reg[1][24]_i_2_n_1\ : STD_LOGIC;
  signal \c_q_reg[1][24]_i_2_n_2\ : STD_LOGIC;
  signal \c_q_reg[1][24]_i_2_n_3\ : STD_LOGIC;
  signal \c_q_reg[1][28]_i_2_n_0\ : STD_LOGIC;
  signal \c_q_reg[1][28]_i_2_n_1\ : STD_LOGIC;
  signal \c_q_reg[1][28]_i_2_n_2\ : STD_LOGIC;
  signal \c_q_reg[1][28]_i_2_n_3\ : STD_LOGIC;
  signal \c_q_reg[1][30]_i_4_n_3\ : STD_LOGIC;
  signal \c_q_reg[1][4]_i_2_n_0\ : STD_LOGIC;
  signal \c_q_reg[1][4]_i_2_n_1\ : STD_LOGIC;
  signal \c_q_reg[1][4]_i_2_n_2\ : STD_LOGIC;
  signal \c_q_reg[1][4]_i_2_n_3\ : STD_LOGIC;
  signal \c_q_reg[1][8]_i_2_n_0\ : STD_LOGIC;
  signal \c_q_reg[1][8]_i_2_n_1\ : STD_LOGIC;
  signal \c_q_reg[1][8]_i_2_n_2\ : STD_LOGIC;
  signal \c_q_reg[1][8]_i_2_n_3\ : STD_LOGIC;
  signal \camera_raw_q[ctl][c][0][30]_i_1_n_0\ : STD_LOGIC;
  signal \camera_raw_q[ctl][c][1][14]_i_2_n_0\ : STD_LOGIC;
  signal \camera_raw_q[ctl][c][1][15]_i_2_n_0\ : STD_LOGIC;
  signal \camera_raw_q[ctl][c][1][16]_i_1_n_0\ : STD_LOGIC;
  signal \camera_raw_q[ctl][c][1][17]_i_1_n_0\ : STD_LOGIC;
  signal \camera_raw_q[ctl][c][1][18]_i_1_n_0\ : STD_LOGIC;
  signal \camera_raw_q[ctl][c][1][19]_i_1_n_0\ : STD_LOGIC;
  signal \camera_raw_q[ctl][c][1][20]_i_1_n_0\ : STD_LOGIC;
  signal \camera_raw_q[ctl][c][1][21]_i_1_n_0\ : STD_LOGIC;
  signal \camera_raw_q[ctl][c][1][22]_i_1_n_0\ : STD_LOGIC;
  signal \camera_raw_q[ctl][c][1][23]_i_1_n_0\ : STD_LOGIC;
  signal \camera_raw_q[ctl][c][1][24]_i_1_n_0\ : STD_LOGIC;
  signal \camera_raw_q[ctl][c][1][25]_i_1_n_0\ : STD_LOGIC;
  signal \camera_raw_q[ctl][c][1][26]_i_1_n_0\ : STD_LOGIC;
  signal \camera_raw_q[ctl][c][1][27]_i_1_n_0\ : STD_LOGIC;
  signal \camera_raw_q[ctl][c][1][28]_i_1_n_0\ : STD_LOGIC;
  signal \camera_raw_q[ctl][c][1][29]_i_1_n_0\ : STD_LOGIC;
  signal \camera_raw_q[ctl][c][1][30]_i_1_n_0\ : STD_LOGIC;
  signal \camera_raw_q[ctl][c][1][30]_i_2_n_0\ : STD_LOGIC;
  signal \camera_raw_q[ctl][state][image_start]_i_1_n_0\ : STD_LOGIC;
  signal \camera_raw_q[ctl][state][line_end]_i_1_n_0\ : STD_LOGIC;
  signal \cameras[0].MC/camera_rst0_n_0\ : STD_LOGIC;
  signal \cnt_t_3[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \cnt_t_3[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \cnt_t_3[2]_i_2_n_0\ : STD_LOGIC;
  signal \cnt_t_3[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \cnt_t_3[2]_i_3__1_n_0\ : STD_LOGIC;
  signal \cnt_t_3[2]_i_3_n_0\ : STD_LOGIC;
  signal \cnt_t_3[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \cnt_t_3[2]_i_4__1_n_0\ : STD_LOGIC;
  signal \cnt_t_3[2]_i_4_n_0\ : STD_LOGIC;
  signal \cnt_t_3[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \cnt_t_3[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \cnt_t_3[3]_i_2_n_0\ : STD_LOGIC;
  signal \cnt_t_3[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \cnt_t_3[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \cnt_t_3[3]_i_3_n_0\ : STD_LOGIC;
  signal \cnt_t_3[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \cnt_t_3[3]_i_4__1_n_0\ : STD_LOGIC;
  signal \cnt_t_3[3]_i_4_n_0\ : STD_LOGIC;
  signal \cnt_t_3[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \cnt_t_3[3]_i_5__1_n_0\ : STD_LOGIC;
  signal \cnt_t_3[3]_i_5_n_0\ : STD_LOGIC;
  signal \cnt_t_3[3]_i_6__0_n_0\ : STD_LOGIC;
  signal \cnt_t_3[3]_i_6__1_n_0\ : STD_LOGIC;
  signal \cnt_t_3[3]_i_6_n_0\ : STD_LOGIC;
  signal \cnt_t_3[3]_i_7__0_n_0\ : STD_LOGIC;
  signal \cnt_t_3[3]_i_7__1_n_0\ : STD_LOGIC;
  signal \cnt_t_3[3]_i_7_n_0\ : STD_LOGIC;
  signal \cnt_t_3[3]_i_8_n_0\ : STD_LOGIC;
  signal \cnt_t_3[4]_i_10__0_n_0\ : STD_LOGIC;
  signal \cnt_t_3[4]_i_10__1_n_0\ : STD_LOGIC;
  signal \cnt_t_3[4]_i_10_n_0\ : STD_LOGIC;
  signal \cnt_t_3[4]_i_11__0_n_0\ : STD_LOGIC;
  signal \cnt_t_3[4]_i_11__1_n_0\ : STD_LOGIC;
  signal \cnt_t_3[4]_i_11_n_0\ : STD_LOGIC;
  signal \cnt_t_3[4]_i_12__0_n_0\ : STD_LOGIC;
  signal \cnt_t_3[4]_i_12__1_n_0\ : STD_LOGIC;
  signal \cnt_t_3[4]_i_12_n_0\ : STD_LOGIC;
  signal \cnt_t_3[4]_i_13_n_0\ : STD_LOGIC;
  signal \cnt_t_3[4]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_t_3[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \cnt_t_3[4]_i_2_n_0\ : STD_LOGIC;
  signal \cnt_t_3[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \cnt_t_3[4]_i_3__1_n_0\ : STD_LOGIC;
  signal \cnt_t_3[4]_i_3_n_0\ : STD_LOGIC;
  signal \cnt_t_3[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \cnt_t_3[4]_i_4__1_n_0\ : STD_LOGIC;
  signal \cnt_t_3[4]_i_4_n_0\ : STD_LOGIC;
  signal \cnt_t_3[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \cnt_t_3[4]_i_5__1_n_0\ : STD_LOGIC;
  signal \cnt_t_3[4]_i_5_n_0\ : STD_LOGIC;
  signal \cnt_t_3[4]_i_6__0_n_0\ : STD_LOGIC;
  signal \cnt_t_3[4]_i_6__1_n_0\ : STD_LOGIC;
  signal \cnt_t_3[4]_i_6_n_0\ : STD_LOGIC;
  signal \cnt_t_3[4]_i_7__0_n_0\ : STD_LOGIC;
  signal \cnt_t_3[4]_i_7__1_n_0\ : STD_LOGIC;
  signal \cnt_t_3[4]_i_7_n_0\ : STD_LOGIC;
  signal \cnt_t_3[4]_i_8__0_n_0\ : STD_LOGIC;
  signal \cnt_t_3[4]_i_8__1_n_0\ : STD_LOGIC;
  signal \cnt_t_3[4]_i_8_n_0\ : STD_LOGIC;
  signal \cnt_t_3[4]_i_9__0_n_0\ : STD_LOGIC;
  signal \cnt_t_3[4]_i_9__1_n_0\ : STD_LOGIC;
  signal \cnt_t_3[4]_i_9_n_0\ : STD_LOGIC;
  signal \csi_q[data][0]_i_1_n_0\ : STD_LOGIC;
  signal \csi_q[data][0]_i_2_n_0\ : STD_LOGIC;
  signal \csi_q[data][0]_i_3_n_0\ : STD_LOGIC;
  signal \csi_q[data][0]_i_4_n_0\ : STD_LOGIC;
  signal \csi_q[data][0]_i_5_n_0\ : STD_LOGIC;
  signal \csi_q[data][0]_i_6_n_0\ : STD_LOGIC;
  signal \csi_q[data][0]_i_7_n_0\ : STD_LOGIC;
  signal \csi_q[data][0]_i_8_n_0\ : STD_LOGIC;
  signal \csi_q[data][0]_i_9_n_0\ : STD_LOGIC;
  signal \csi_q[data][1]_i_1_n_0\ : STD_LOGIC;
  signal \csi_q[data][1]_i_2_n_0\ : STD_LOGIC;
  signal \csi_q[data][1]_i_3_n_0\ : STD_LOGIC;
  signal \csi_q[data][1]_i_4_n_0\ : STD_LOGIC;
  signal \csi_q[data][1]_i_5_n_0\ : STD_LOGIC;
  signal \csi_q[data][1]_i_6_n_0\ : STD_LOGIC;
  signal \csi_q[data][1]_i_7_n_0\ : STD_LOGIC;
  signal \csi_q[data][1]_i_8_n_0\ : STD_LOGIC;
  signal \csi_q[data][1]_i_9_n_0\ : STD_LOGIC;
  signal \csi_q[data][2]_i_1_n_0\ : STD_LOGIC;
  signal \csi_q[data][2]_i_2_n_0\ : STD_LOGIC;
  signal \csi_q[data][2]_i_3_n_0\ : STD_LOGIC;
  signal \csi_q[data][2]_i_4_n_0\ : STD_LOGIC;
  signal \csi_q[data][2]_i_5_n_0\ : STD_LOGIC;
  signal \csi_q[data][2]_i_6_n_0\ : STD_LOGIC;
  signal \csi_q[data][2]_i_7_n_0\ : STD_LOGIC;
  signal \csi_q[data][2]_i_8_n_0\ : STD_LOGIC;
  signal \csi_q[data][2]_i_9_n_0\ : STD_LOGIC;
  signal \csi_q[data][3]_i_1_n_0\ : STD_LOGIC;
  signal \csi_q[data][3]_i_2_n_0\ : STD_LOGIC;
  signal \csi_q[data][3]_i_3_n_0\ : STD_LOGIC;
  signal \csi_q[data][3]_i_4_n_0\ : STD_LOGIC;
  signal \csi_q[data][3]_i_5_n_0\ : STD_LOGIC;
  signal \csi_q[data][3]_i_6_n_0\ : STD_LOGIC;
  signal \csi_q[data][3]_i_7_n_0\ : STD_LOGIC;
  signal \csi_q[data][3]_i_8_n_0\ : STD_LOGIC;
  signal \csi_q[data][3]_i_9_n_0\ : STD_LOGIC;
  signal \csi_q[data][4]_i_10_n_0\ : STD_LOGIC;
  signal \csi_q[data][4]_i_11_n_0\ : STD_LOGIC;
  signal \csi_q[data][4]_i_1_n_0\ : STD_LOGIC;
  signal \csi_q[data][4]_i_2_n_0\ : STD_LOGIC;
  signal \csi_q[data][4]_i_3_n_0\ : STD_LOGIC;
  signal \csi_q[data][4]_i_4_n_0\ : STD_LOGIC;
  signal \csi_q[data][4]_i_5_n_0\ : STD_LOGIC;
  signal \csi_q[data][4]_i_6_n_0\ : STD_LOGIC;
  signal \csi_q[data][4]_i_7_n_0\ : STD_LOGIC;
  signal \csi_q[data][4]_i_8_n_0\ : STD_LOGIC;
  signal \csi_q[data][4]_i_9_n_0\ : STD_LOGIC;
  signal \csi_q[data][5]_i_1_n_0\ : STD_LOGIC;
  signal \csi_q[data][5]_i_2_n_0\ : STD_LOGIC;
  signal \csi_q[data][5]_i_3_n_0\ : STD_LOGIC;
  signal \csi_q[data][5]_i_4_n_0\ : STD_LOGIC;
  signal \csi_q[data][5]_i_5_n_0\ : STD_LOGIC;
  signal \csi_q[data][5]_i_6_n_0\ : STD_LOGIC;
  signal \csi_q[data][5]_i_7_n_0\ : STD_LOGIC;
  signal \csi_q[data][5]_i_8_n_0\ : STD_LOGIC;
  signal \csi_q[data][6]_i_1_n_0\ : STD_LOGIC;
  signal \csi_q[data][6]_i_2_n_0\ : STD_LOGIC;
  signal \csi_q[data][6]_i_3_n_0\ : STD_LOGIC;
  signal \csi_q[data][6]_i_4_n_0\ : STD_LOGIC;
  signal \csi_q[data][6]_i_5_n_0\ : STD_LOGIC;
  signal \csi_q[data][6]_i_6_n_0\ : STD_LOGIC;
  signal \csi_q[data][6]_i_7_n_0\ : STD_LOGIC;
  signal \csi_q[data][7]_i_10_n_0\ : STD_LOGIC;
  signal \csi_q[data][7]_i_11_n_0\ : STD_LOGIC;
  signal \csi_q[data][7]_i_12_n_0\ : STD_LOGIC;
  signal \csi_q[data][7]_i_13_n_0\ : STD_LOGIC;
  signal \csi_q[data][7]_i_14_n_0\ : STD_LOGIC;
  signal \csi_q[data][7]_i_15_n_0\ : STD_LOGIC;
  signal \csi_q[data][7]_i_16_n_0\ : STD_LOGIC;
  signal \csi_q[data][7]_i_17_n_0\ : STD_LOGIC;
  signal \csi_q[data][7]_i_18_n_0\ : STD_LOGIC;
  signal \csi_q[data][7]_i_19_n_0\ : STD_LOGIC;
  signal \csi_q[data][7]_i_1_n_0\ : STD_LOGIC;
  signal \csi_q[data][7]_i_20_n_0\ : STD_LOGIC;
  signal \csi_q[data][7]_i_21_n_0\ : STD_LOGIC;
  signal \csi_q[data][7]_i_22_n_0\ : STD_LOGIC;
  signal \csi_q[data][7]_i_23_n_0\ : STD_LOGIC;
  signal \csi_q[data][7]_i_24_n_0\ : STD_LOGIC;
  signal \csi_q[data][7]_i_25_n_0\ : STD_LOGIC;
  signal \csi_q[data][7]_i_26_n_0\ : STD_LOGIC;
  signal \csi_q[data][7]_i_27_n_0\ : STD_LOGIC;
  signal \csi_q[data][7]_i_28_n_0\ : STD_LOGIC;
  signal \csi_q[data][7]_i_2_n_0\ : STD_LOGIC;
  signal \csi_q[data][7]_i_3_n_0\ : STD_LOGIC;
  signal \csi_q[data][7]_i_4_n_0\ : STD_LOGIC;
  signal \csi_q[data][7]_i_5_n_0\ : STD_LOGIC;
  signal \csi_q[data][7]_i_6_n_0\ : STD_LOGIC;
  signal \csi_q[data][7]_i_7_n_0\ : STD_LOGIC;
  signal \csi_q[data][7]_i_8_n_0\ : STD_LOGIC;
  signal \csi_q[data][7]_i_9_n_0\ : STD_LOGIC;
  signal \csi_q[valid]_i_1_n_0\ : STD_LOGIC;
  signal \csi_q[valid]_i_2_n_0\ : STD_LOGIC;
  signal \csi_q[valid]_i_3_n_0\ : STD_LOGIC;
  signal \csi_q[valid]_i_4_n_0\ : STD_LOGIC;
  signal \fifo_data_in[7]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_lane_i_12__0_n_0\ : STD_LOGIC;
  signal fifo_lane_i_13_n_0 : STD_LOGIC;
  signal fifo_lane_i_14_n_0 : STD_LOGIC;
  signal \fifo_r.rst_cnt[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \fifo_r.rst_cnt[1]_i_2_n_0\ : STD_LOGIC;
  signal \fifo_r.rst_cnt[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \fifo_r.rst_cnt[5]_i_2_n_0\ : STD_LOGIC;
  signal \fifo_rst_i_1__0_n_0\ : STD_LOGIC;
  signal fifo_rst_i_1_n_0 : STD_LOGIC;
  signal \fifo_rst_i_2__0_n_0\ : STD_LOGIC;
  signal fifo_rst_i_2_n_0 : STD_LOGIC;
  signal \g1_q[7]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi/ClockSerializer/ocascade1\ : STD_LOGIC;
  signal \hdmi/ClockSerializer/ocascade2\ : STD_LOGIC;
  signal \hdmi/ClockSerializer/sDataOut\ : STD_LOGIC;
  signal \hdmi/DataEncoders[0].DataEncoder/cnt_t_2\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \hdmi/DataEncoders[0].DataEncoder/cnt_t_3_reg_n_0_\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \hdmi/DataEncoders[0].DataEncoder/n0q_m_2\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \hdmi/DataEncoders[0].DataEncoder/n1d_1[1]_i_2_n_0\ : STD_LOGIC;
  signal \hdmi/DataEncoders[0].DataEncoder/n1d_1[1]_i_3_n_0\ : STD_LOGIC;
  signal \hdmi/DataEncoders[0].DataEncoder/n1d_1[3]_i_2_n_0\ : STD_LOGIC;
  signal \hdmi/DataEncoders[0].DataEncoder/n1d_1[3]_i_3_n_0\ : STD_LOGIC;
  signal \hdmi/DataEncoders[0].DataEncoder/n1d_1[3]_i_4_n_0\ : STD_LOGIC;
  signal \hdmi/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \hdmi/DataEncoders[0].DataEncoder/n1q_m_1\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \hdmi/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \hdmi/DataEncoders[0].DataEncoder/pC0_1_reg_srl6_n_0\ : STD_LOGIC;
  signal \hdmi/DataEncoders[0].DataEncoder/pC0_2\ : STD_LOGIC;
  signal \hdmi/DataEncoders[0].DataEncoder/pC1_1_reg_srl6_n_0\ : STD_LOGIC;
  signal \hdmi/DataEncoders[0].DataEncoder/pC1_2\ : STD_LOGIC;
  signal \hdmi/DataEncoders[0].DataEncoder/pDataOut_1_reg_n_0_\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \hdmi/DataEncoders[0].DataEncoder/p_0_in\ : STD_LOGIC;
  signal \hdmi/DataEncoders[0].DataEncoder/p_0_in0_in\ : STD_LOGIC;
  signal \hdmi/DataEncoders[0].DataEncoder/p_0_in10_in\ : STD_LOGIC;
  signal \hdmi/DataEncoders[0].DataEncoder/p_0_in2_in\ : STD_LOGIC;
  signal \hdmi/DataEncoders[0].DataEncoder/p_0_in4_in\ : STD_LOGIC;
  signal \hdmi/DataEncoders[0].DataEncoder/p_0_in5_in\ : STD_LOGIC;
  signal \hdmi/DataEncoders[0].DataEncoder/p_0_in6_in\ : STD_LOGIC;
  signal \hdmi/DataEncoders[0].DataEncoder/p_0_in7_in\ : STD_LOGIC;
  signal \hdmi/DataEncoders[0].DataEncoder/p_0_in8_in\ : STD_LOGIC;
  signal \hdmi/DataEncoders[0].DataEncoder/p_0_in9_in\ : STD_LOGIC;
  signal \hdmi/DataEncoders[0].DataEncoder/p_1_in12_in\ : STD_LOGIC;
  signal \hdmi/DataEncoders[0].DataEncoder/q_m_2\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \hdmi/DataEncoders[0].DataEncoder/q_out_2\ : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal \hdmi/DataEncoders[0].DataEncoder/sum_bits\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \hdmi/DataEncoders[0].DataSerializer/ocascade1\ : STD_LOGIC;
  signal \hdmi/DataEncoders[0].DataSerializer/ocascade2\ : STD_LOGIC;
  signal \hdmi/DataEncoders[0].DataSerializer/sDataOut\ : STD_LOGIC;
  signal \hdmi/DataEncoders[1].DataEncoder/cnt_t_2\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \hdmi/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \hdmi/DataEncoders[1].DataEncoder/n0q_m_2\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \hdmi/DataEncoders[1].DataEncoder/n1d_1[1]_i_2_n_0\ : STD_LOGIC;
  signal \hdmi/DataEncoders[1].DataEncoder/n1d_1[1]_i_3_n_0\ : STD_LOGIC;
  signal \hdmi/DataEncoders[1].DataEncoder/n1d_1[3]_i_2_n_0\ : STD_LOGIC;
  signal \hdmi/DataEncoders[1].DataEncoder/n1d_1[3]_i_3_n_0\ : STD_LOGIC;
  signal \hdmi/DataEncoders[1].DataEncoder/n1d_1[3]_i_4_n_0\ : STD_LOGIC;
  signal \hdmi/DataEncoders[1].DataEncoder/n1d_1_reg_n_0_\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \hdmi/DataEncoders[1].DataEncoder/n1q_m_1\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \hdmi/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \hdmi/DataEncoders[1].DataEncoder/pDataOut_1_reg_n_0_\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \hdmi/DataEncoders[1].DataEncoder/p_0_in\ : STD_LOGIC;
  signal \hdmi/DataEncoders[1].DataEncoder/p_0_in0_in\ : STD_LOGIC;
  signal \hdmi/DataEncoders[1].DataEncoder/p_0_in10_in\ : STD_LOGIC;
  signal \hdmi/DataEncoders[1].DataEncoder/p_0_in2_in\ : STD_LOGIC;
  signal \hdmi/DataEncoders[1].DataEncoder/p_0_in4_in\ : STD_LOGIC;
  signal \hdmi/DataEncoders[1].DataEncoder/p_0_in5_in\ : STD_LOGIC;
  signal \hdmi/DataEncoders[1].DataEncoder/p_0_in6_in\ : STD_LOGIC;
  signal \hdmi/DataEncoders[1].DataEncoder/p_0_in7_in\ : STD_LOGIC;
  signal \hdmi/DataEncoders[1].DataEncoder/p_0_in8_in\ : STD_LOGIC;
  signal \hdmi/DataEncoders[1].DataEncoder/p_0_in9_in\ : STD_LOGIC;
  signal \hdmi/DataEncoders[1].DataEncoder/p_1_in12_in\ : STD_LOGIC;
  signal \hdmi/DataEncoders[1].DataEncoder/q_m_2\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \hdmi/DataEncoders[1].DataEncoder/q_out_2\ : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal \hdmi/DataEncoders[1].DataEncoder/sum_bits\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \hdmi/DataEncoders[1].DataSerializer/ocascade1\ : STD_LOGIC;
  signal \hdmi/DataEncoders[1].DataSerializer/ocascade2\ : STD_LOGIC;
  signal \hdmi/DataEncoders[1].DataSerializer/sDataOut\ : STD_LOGIC;
  signal \hdmi/DataEncoders[2].DataEncoder/cnt_t_2\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \hdmi/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \hdmi/DataEncoders[2].DataEncoder/n0q_m_2\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \hdmi/DataEncoders[2].DataEncoder/n1d_1[1]_i_2_n_0\ : STD_LOGIC;
  signal \hdmi/DataEncoders[2].DataEncoder/n1d_1[1]_i_3_n_0\ : STD_LOGIC;
  signal \hdmi/DataEncoders[2].DataEncoder/n1d_1[3]_i_2_n_0\ : STD_LOGIC;
  signal \hdmi/DataEncoders[2].DataEncoder/n1d_1[3]_i_3_n_0\ : STD_LOGIC;
  signal \hdmi/DataEncoders[2].DataEncoder/n1d_1[3]_i_4_n_0\ : STD_LOGIC;
  signal \hdmi/DataEncoders[2].DataEncoder/n1d_1_reg_n_0_\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \hdmi/DataEncoders[2].DataEncoder/n1q_m_1\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \hdmi/DataEncoders[2].DataEncoder/n1q_m_2_reg_n_0_\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \hdmi/DataEncoders[2].DataEncoder/pDataOut_1_reg_n_0_\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \hdmi/DataEncoders[2].DataEncoder/pVde_1_reg_srl3_n_0\ : STD_LOGIC;
  signal \hdmi/DataEncoders[2].DataEncoder/pVde_2\ : STD_LOGIC;
  signal \hdmi/DataEncoders[2].DataEncoder/p_0_in\ : STD_LOGIC;
  signal \hdmi/DataEncoders[2].DataEncoder/p_0_in0_in\ : STD_LOGIC;
  signal \hdmi/DataEncoders[2].DataEncoder/p_0_in10_in\ : STD_LOGIC;
  signal \hdmi/DataEncoders[2].DataEncoder/p_0_in2_in\ : STD_LOGIC;
  signal \hdmi/DataEncoders[2].DataEncoder/p_0_in4_in\ : STD_LOGIC;
  signal \hdmi/DataEncoders[2].DataEncoder/p_0_in5_in\ : STD_LOGIC;
  signal \hdmi/DataEncoders[2].DataEncoder/p_0_in6_in\ : STD_LOGIC;
  signal \hdmi/DataEncoders[2].DataEncoder/p_0_in7_in\ : STD_LOGIC;
  signal \hdmi/DataEncoders[2].DataEncoder/p_0_in8_in\ : STD_LOGIC;
  signal \hdmi/DataEncoders[2].DataEncoder/p_0_in9_in\ : STD_LOGIC;
  signal \hdmi/DataEncoders[2].DataEncoder/p_1_in12_in\ : STD_LOGIC;
  signal \hdmi/DataEncoders[2].DataEncoder/q_m_2\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \hdmi/DataEncoders[2].DataEncoder/q_out_2\ : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal \hdmi/DataEncoders[2].DataEncoder/sum_bits\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \hdmi/DataEncoders[2].DataSerializer/ocascade1\ : STD_LOGIC;
  signal \hdmi/DataEncoders[2].DataSerializer/ocascade2\ : STD_LOGIC;
  signal \hdmi/DataEncoders[2].DataSerializer/sDataOut\ : STD_LOGIC;
  signal \hdmi/LockLostReset/SyncAsyncx/oSyncStages\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of \hdmi/LockLostReset/SyncAsyncx/oSyncStages\ : signal is "true";
  signal \hdmi/LockLostReset/aRst_int\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \hdmi/LockLostReset/aRst_int\ : signal is "true";
  signal \hdmi/pDataOutRaw[0]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \hdmi/pDataOutRaw[1]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \hdmi/pDataOutRaw[2]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \header_parser_q[0]_i_1_n_0\ : STD_LOGIC;
  signal \header_parser_q[10]_i_1_n_0\ : STD_LOGIC;
  signal \header_parser_q[11]_i_1_n_0\ : STD_LOGIC;
  signal \header_parser_q[12]_i_1_n_0\ : STD_LOGIC;
  signal \header_parser_q[13]_i_1_n_0\ : STD_LOGIC;
  signal \header_parser_q[14]_i_1_n_0\ : STD_LOGIC;
  signal \header_parser_q[15]_i_1_n_0\ : STD_LOGIC;
  signal \header_parser_q[16]_i_1_n_0\ : STD_LOGIC;
  signal \header_parser_q[17]_i_1_n_0\ : STD_LOGIC;
  signal \header_parser_q[18]_i_1_n_0\ : STD_LOGIC;
  signal \header_parser_q[19]_i_1_n_0\ : STD_LOGIC;
  signal \header_parser_q[1]_i_1_n_0\ : STD_LOGIC;
  signal \header_parser_q[20]_i_1_n_0\ : STD_LOGIC;
  signal \header_parser_q[21]_i_1_n_0\ : STD_LOGIC;
  signal \header_parser_q[22]_i_1_n_0\ : STD_LOGIC;
  signal \header_parser_q[23]_i_1_n_0\ : STD_LOGIC;
  signal \header_parser_q[24]_i_1_n_0\ : STD_LOGIC;
  signal \header_parser_q[25]_i_1_n_0\ : STD_LOGIC;
  signal \header_parser_q[26]_i_1_n_0\ : STD_LOGIC;
  signal \header_parser_q[27]_i_1_n_0\ : STD_LOGIC;
  signal \header_parser_q[28]_i_1_n_0\ : STD_LOGIC;
  signal \header_parser_q[29]_i_1_n_0\ : STD_LOGIC;
  signal \header_parser_q[29]_i_2_n_0\ : STD_LOGIC;
  signal \header_parser_q[29]_i_3_n_0\ : STD_LOGIC;
  signal \header_parser_q[29]_i_4_n_0\ : STD_LOGIC;
  signal \header_parser_q[29]_i_5_n_0\ : STD_LOGIC;
  signal \header_parser_q[29]_i_6_n_0\ : STD_LOGIC;
  signal \header_parser_q[29]_i_7_n_0\ : STD_LOGIC;
  signal \header_parser_q[29]_i_8_n_0\ : STD_LOGIC;
  signal \header_parser_q[29]_i_9_n_0\ : STD_LOGIC;
  signal \header_parser_q[2]_i_1_n_0\ : STD_LOGIC;
  signal \header_parser_q[3]_i_1_n_0\ : STD_LOGIC;
  signal \header_parser_q[4]_i_1_n_0\ : STD_LOGIC;
  signal \header_parser_q[5]_i_1_n_0\ : STD_LOGIC;
  signal \header_parser_q[6]_i_1_n_0\ : STD_LOGIC;
  signal \header_parser_q[7]_i_1_n_0\ : STD_LOGIC;
  signal \header_parser_q[8]_i_1_n_0\ : STD_LOGIC;
  signal \header_parser_q[9]_i_1_n_0\ : STD_LOGIC;
  signal \input_reg_q[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \input_reg_q[0]_i_1_n_0\ : STD_LOGIC;
  signal \input_reg_q[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \input_reg_q[10]_i_1_n_0\ : STD_LOGIC;
  signal \input_reg_q[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \input_reg_q[11]_i_1_n_0\ : STD_LOGIC;
  signal \input_reg_q[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \input_reg_q[12]_i_1_n_0\ : STD_LOGIC;
  signal \input_reg_q[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \input_reg_q[13]_i_1_n_0\ : STD_LOGIC;
  signal \input_reg_q[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \input_reg_q[14]_i_1_n_0\ : STD_LOGIC;
  signal \input_reg_q[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \input_reg_q[15]_i_1_n_0\ : STD_LOGIC;
  signal \input_reg_q[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \input_reg_q[16]_i_1_n_0\ : STD_LOGIC;
  signal \input_reg_q[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \input_reg_q[17]_i_1_n_0\ : STD_LOGIC;
  signal \input_reg_q[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \input_reg_q[18]_i_1_n_0\ : STD_LOGIC;
  signal \input_reg_q[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \input_reg_q[19]_i_1_n_0\ : STD_LOGIC;
  signal \input_reg_q[1]_i_1_n_0\ : STD_LOGIC;
  signal \input_reg_q[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \input_reg_q[20]_i_1_n_0\ : STD_LOGIC;
  signal \input_reg_q[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \input_reg_q[21]_i_1_n_0\ : STD_LOGIC;
  signal \input_reg_q[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \input_reg_q[22]_i_1_n_0\ : STD_LOGIC;
  signal \input_reg_q[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \input_reg_q[23]_i_2__0_n_0\ : STD_LOGIC;
  signal \input_reg_q[23]_i_2_n_0\ : STD_LOGIC;
  signal \input_reg_q[23]_i_3_n_0\ : STD_LOGIC;
  signal \input_reg_q[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \input_reg_q[2]_i_1_n_0\ : STD_LOGIC;
  signal \input_reg_q[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \input_reg_q[3]_i_1_n_0\ : STD_LOGIC;
  signal \input_reg_q[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \input_reg_q[4]_i_1_n_0\ : STD_LOGIC;
  signal \input_reg_q[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \input_reg_q[5]_i_1_n_0\ : STD_LOGIC;
  signal \input_reg_q[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \input_reg_q[6]_i_1_n_0\ : STD_LOGIC;
  signal \input_reg_q[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \input_reg_q[7]_i_1_n_0\ : STD_LOGIC;
  signal \input_reg_q[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \input_reg_q[8]_i_1_n_0\ : STD_LOGIC;
  signal \input_reg_q[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \input_reg_q[9]_i_1_n_0\ : STD_LOGIC;
  signal \line_q0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \line_q0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \line_q0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \line_q0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \line_q0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \line_q0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \line_q0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \line_q0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \line_q0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \line_q0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \line_q0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal line_q0_carry_i_1_n_0 : STD_LOGIC;
  signal line_q0_carry_i_2_n_0 : STD_LOGIC;
  signal line_q0_carry_i_3_n_0 : STD_LOGIC;
  signal line_q0_carry_i_4_n_0 : STD_LOGIC;
  signal \line_q[0]_i_1_n_0\ : STD_LOGIC;
  signal \line_q[15]_i_1_n_0\ : STD_LOGIC;
  signal \lum_out_q[data][1]_i_10_n_0\ : STD_LOGIC;
  signal \lum_out_q[data][1]_i_11_n_0\ : STD_LOGIC;
  signal \lum_out_q[data][1]_i_2_n_0\ : STD_LOGIC;
  signal \lum_out_q[data][1]_i_9_n_0\ : STD_LOGIC;
  signal \lum_out_q[data][5]_i_10_n_0\ : STD_LOGIC;
  signal \lum_out_q[data][5]_i_11_n_0\ : STD_LOGIC;
  signal \lum_out_q[data][5]_i_12_n_0\ : STD_LOGIC;
  signal \lum_out_q[data][5]_i_13_n_0\ : STD_LOGIC;
  signal \lum_out_q[data][5]_i_14_n_0\ : STD_LOGIC;
  signal \lum_out_q[data][5]_i_15_n_0\ : STD_LOGIC;
  signal \lum_out_q[data][5]_i_16_n_0\ : STD_LOGIC;
  signal \lum_out_q[data][5]_i_17_n_0\ : STD_LOGIC;
  signal \lum_out_q[data][5]_i_2_n_0\ : STD_LOGIC;
  signal \lum_out_q[data][5]_i_3_n_0\ : STD_LOGIC;
  signal \lum_out_q[data][5]_i_4_n_0\ : STD_LOGIC;
  signal \lum_out_q[data][5]_i_5_n_0\ : STD_LOGIC;
  signal \lum_out_q[data][7]_i_1_n_0\ : STD_LOGIC;
  signal \lum_out_q[data][7]_i_3_n_0\ : STD_LOGIC;
  signal \lum_out_q[data][7]_i_5_n_0\ : STD_LOGIC;
  signal \lum_out_q[data][7]_i_6_n_0\ : STD_LOGIC;
  signal \mem2p_76800_8_g.mem2p_76800_8_i_i_10__0_n_0\ : STD_LOGIC;
  signal \mem2p_76800_8_g.mem2p_76800_8_i_i_11__0_n_0\ : STD_LOGIC;
  signal \mem2p_76800_8_g.mem2p_76800_8_i_i_12__0_n_0\ : STD_LOGIC;
  signal \mem2p_76800_8_g.mem2p_76800_8_i_i_13__0_n_0\ : STD_LOGIC;
  signal \mem2p_76800_8_g.mem2p_76800_8_i_i_14__0_n_0\ : STD_LOGIC;
  signal \mem2p_76800_8_g.mem2p_76800_8_i_i_15__0_n_0\ : STD_LOGIC;
  signal \mem2p_76800_8_g.mem2p_76800_8_i_i_16__0_n_0\ : STD_LOGIC;
  signal \mem2p_76800_8_g.mem2p_76800_8_i_i_17__0_n_0\ : STD_LOGIC;
  signal \mem2p_76800_8_g.mem2p_76800_8_i_i_18__0_n_0\ : STD_LOGIC;
  signal \mem2p_76800_8_g.mem2p_76800_8_i_i_19__0_n_0\ : STD_LOGIC;
  signal \mem2p_76800_8_g.mem2p_76800_8_i_i_1__0_n_0\ : STD_LOGIC;
  signal \mem2p_76800_8_g.mem2p_76800_8_i_i_20_n_0\ : STD_LOGIC;
  signal \mem2p_76800_8_g.mem2p_76800_8_i_i_21_n_0\ : STD_LOGIC;
  signal \mem2p_76800_8_g.mem2p_76800_8_i_i_22_n_0\ : STD_LOGIC;
  signal \mem2p_76800_8_g.mem2p_76800_8_i_i_23_n_0\ : STD_LOGIC;
  signal \mem2p_76800_8_g.mem2p_76800_8_i_i_24_n_0\ : STD_LOGIC;
  signal \mem2p_76800_8_g.mem2p_76800_8_i_i_25_n_0\ : STD_LOGIC;
  signal \mem2p_76800_8_g.mem2p_76800_8_i_i_26_n_0\ : STD_LOGIC;
  signal \mem2p_76800_8_g.mem2p_76800_8_i_i_27_n_0\ : STD_LOGIC;
  signal \mem2p_76800_8_g.mem2p_76800_8_i_i_2__0_n_0\ : STD_LOGIC;
  signal \mem2p_76800_8_g.mem2p_76800_8_i_i_2_n_0\ : STD_LOGIC;
  signal \mem2p_76800_8_g.mem2p_76800_8_i_i_3__0_n_0\ : STD_LOGIC;
  signal \mem2p_76800_8_g.mem2p_76800_8_i_i_4__0_n_0\ : STD_LOGIC;
  signal \mem2p_76800_8_g.mem2p_76800_8_i_i_5__0_n_0\ : STD_LOGIC;
  signal \mem2p_76800_8_g.mem2p_76800_8_i_i_6__0_n_0\ : STD_LOGIC;
  signal \mem2p_76800_8_g.mem2p_76800_8_i_i_7__0_n_0\ : STD_LOGIC;
  signal \mem2p_76800_8_g.mem2p_76800_8_i_i_8__0_n_0\ : STD_LOGIC;
  signal \mem2p_76800_8_g.mem2p_76800_8_i_i_9__0_n_0\ : STD_LOGIC;
  signal \minusOp[0]_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \minusOp[0]_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \minusOp[0]_carry_i_1_n_0\ : STD_LOGIC;
  signal \minusOp[0]_carry_i_2_n_0\ : STD_LOGIC;
  signal \minusOp[0]_carry_i_3_n_0\ : STD_LOGIC;
  signal \minusOp[1]_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \minusOp[1]_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \minusOp[1]_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \minusOp[1]_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \minusOp[1]_carry_i_1_n_0\ : STD_LOGIC;
  signal \minusOp[1]_carry_i_2_n_0\ : STD_LOGIC;
  signal \minusOp[1]_carry_i_3_n_0\ : STD_LOGIC;
  signal \minusOp[1]_carry_i_4_n_0\ : STD_LOGIC;
  signal \n0q_m_2[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \n0q_m_2[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \n0q_m_2[1]_i_1_n_0\ : STD_LOGIC;
  signal \n0q_m_2[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \n0q_m_2[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \n0q_m_2[2]_i_1_n_0\ : STD_LOGIC;
  signal \n0q_m_2[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \n0q_m_2[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \n0q_m_2[2]_i_2_n_0\ : STD_LOGIC;
  signal \n0q_m_2[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \n0q_m_2[2]_i_3__1_n_0\ : STD_LOGIC;
  signal \n0q_m_2[2]_i_3_n_0\ : STD_LOGIC;
  signal \n0q_m_2[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \n0q_m_2[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \n0q_m_2[3]_i_1_n_0\ : STD_LOGIC;
  signal \n0q_m_2[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \n0q_m_2[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \n0q_m_2[3]_i_2_n_0\ : STD_LOGIC;
  signal \n0q_m_2[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \n0q_m_2[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \n0q_m_2[3]_i_3_n_0\ : STD_LOGIC;
  signal \n1q_m_2[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \n1q_m_2[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \n1q_m_2[0]_i_1_n_0\ : STD_LOGIC;
  signal \n1q_m_2[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \n1q_m_2[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \n1q_m_2[0]_i_2_n_0\ : STD_LOGIC;
  signal \n1q_m_2[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \n1q_m_2[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \n1q_m_2[1]_i_2_n_0\ : STD_LOGIC;
  signal \n1q_m_2[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \n1q_m_2[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \n1q_m_2[2]_i_2_n_0\ : STD_LOGIC;
  signal \n1q_m_2[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \n1q_m_2[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \n1q_m_2[3]_i_2_n_0\ : STD_LOGIC;
  signal \n1q_m_2[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \n1q_m_2[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \n1q_m_2[3]_i_3_n_0\ : STD_LOGIC;
  signal \n1q_m_2[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \n1q_m_2[3]_i_4__1_n_0\ : STD_LOGIC;
  signal \n1q_m_2[3]_i_4_n_0\ : STD_LOGIC;
  signal \n1q_m_2[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \n1q_m_2[3]_i_5__1_n_0\ : STD_LOGIC;
  signal \n1q_m_2[3]_i_5_n_0\ : STD_LOGIC;
  signal \n1q_m_2[3]_i_6__0_n_0\ : STD_LOGIC;
  signal \n1q_m_2[3]_i_6__1_n_0\ : STD_LOGIC;
  signal \n1q_m_2[3]_i_6_n_0\ : STD_LOGIC;
  signal \nb_clk_wait_q[1]_i_1_n_0\ : STD_LOGIC;
  signal \nb_clk_wait_q[3]_i_1_n_0\ : STD_LOGIC;
  signal \nb_clk_wait_q[4]_i_1_n_0\ : STD_LOGIC;
  signal \ok0_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \ok0_carry__0_i_1_n_6\ : STD_LOGIC;
  signal \ok0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \ok0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \ok0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \ok0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \ok0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \ok0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \ok0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \ok0_carry__2_i_1_n_3\ : STD_LOGIC;
  signal \ok0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \ok0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \ok0_carry_i_1__0_n_0\ : STD_LOGIC;
  signal ok0_carry_i_1_n_0 : STD_LOGIC;
  signal \ok0_carry_i_2__0_n_0\ : STD_LOGIC;
  signal ok0_carry_i_2_n_0 : STD_LOGIC;
  signal \ok0_carry_i_3__0_n_0\ : STD_LOGIC;
  signal ok0_carry_i_3_n_0 : STD_LOGIC;
  signal \ok0_carry_i_4__0_n_0\ : STD_LOGIC;
  signal ok0_carry_i_4_n_0 : STD_LOGIC;
  signal \ok0_carry_i_5__0_n_0\ : STD_LOGIC;
  signal ok0_carry_i_5_n_0 : STD_LOGIC;
  signal \ok0_carry_i_6__0_n_0\ : STD_LOGIC;
  signal ok0_carry_i_6_n_0 : STD_LOGIC;
  signal \ok1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \ok1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \ok1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \ok1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \ok1_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \ok1_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \ok1_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \ok1_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \ok1_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \ok1_carry_i_1__0_n_0\ : STD_LOGIC;
  signal ok1_carry_i_1_n_0 : STD_LOGIC;
  signal \ok1_carry_i_2__0_n_0\ : STD_LOGIC;
  signal ok1_carry_i_2_n_0 : STD_LOGIC;
  signal \ok1_carry_i_3__0_n_0\ : STD_LOGIC;
  signal ok1_carry_i_3_n_0 : STD_LOGIC;
  signal \ok1_carry_i_4__0_n_0\ : STD_LOGIC;
  signal ok1_carry_i_4_n_0 : STD_LOGIC;
  signal \ok1_carry_i_5__0_n_0\ : STD_LOGIC;
  signal ok1_carry_i_5_n_0 : STD_LOGIC;
  signal ok1_carry_i_6_n_0 : STD_LOGIC;
  signal \pDataOutRaw[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \pDataOutRaw[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \pDataOutRaw[0]_i_1_n_0\ : STD_LOGIC;
  signal \pDataOutRaw[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \pDataOutRaw[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \pDataOutRaw[1]_i_1_n_0\ : STD_LOGIC;
  signal \pDataOutRaw[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \pDataOutRaw[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \pDataOutRaw[3]_i_1_n_0\ : STD_LOGIC;
  signal \pDataOutRaw[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \pDataOutRaw[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \pDataOutRaw[5]_i_1_n_0\ : STD_LOGIC;
  signal \pDataOutRaw[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \pDataOutRaw[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \pDataOutRaw[7]_i_1_n_0\ : STD_LOGIC;
  signal \pDataOutRaw[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \pDataOutRaw[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \pDataOutRaw[9]_i_1_n_0\ : STD_LOGIC;
  signal \pDataOutRaw[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \pDataOutRaw[9]_i_2_n_0\ : STD_LOGIC;
  signal \pDataOutRaw[9]_i_3_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \pix_q[1][0]_i_1_n_0\ : STD_LOGIC;
  signal \pix_q[1][10]_i_1_n_0\ : STD_LOGIC;
  signal \pix_q[1][11]_i_1_n_0\ : STD_LOGIC;
  signal \pix_q[1][12]_i_1_n_0\ : STD_LOGIC;
  signal \pix_q[1][13]_i_1_n_0\ : STD_LOGIC;
  signal \pix_q[1][14]_i_1_n_0\ : STD_LOGIC;
  signal \pix_q[1][15]_i_1_n_0\ : STD_LOGIC;
  signal \pix_q[1][16]_i_1_n_0\ : STD_LOGIC;
  signal \pix_q[1][17]_i_1_n_0\ : STD_LOGIC;
  signal \pix_q[1][18]_i_1_n_0\ : STD_LOGIC;
  signal \pix_q[1][19]_i_1_n_0\ : STD_LOGIC;
  signal \pix_q[1][1]_i_1_n_0\ : STD_LOGIC;
  signal \pix_q[1][20]_i_1_n_0\ : STD_LOGIC;
  signal \pix_q[1][21]_i_1_n_0\ : STD_LOGIC;
  signal \pix_q[1][22]_i_1_n_0\ : STD_LOGIC;
  signal \pix_q[1][23]_i_1_n_0\ : STD_LOGIC;
  signal \pix_q[1][24]_i_1_n_0\ : STD_LOGIC;
  signal \pix_q[1][25]_i_1_n_0\ : STD_LOGIC;
  signal \pix_q[1][26]_i_1_n_0\ : STD_LOGIC;
  signal \pix_q[1][27]_i_1_n_0\ : STD_LOGIC;
  signal \pix_q[1][28]_i_1_n_0\ : STD_LOGIC;
  signal \pix_q[1][29]_i_1_n_0\ : STD_LOGIC;
  signal \pix_q[1][2]_i_1_n_0\ : STD_LOGIC;
  signal \pix_q[1][30]_i_2_n_0\ : STD_LOGIC;
  signal \pix_q[1][30]_i_3_n_0\ : STD_LOGIC;
  signal \pix_q[1][3]_i_1_n_0\ : STD_LOGIC;
  signal \pix_q[1][4]_i_1_n_0\ : STD_LOGIC;
  signal \pix_q[1][5]_i_1_n_0\ : STD_LOGIC;
  signal \pix_q[1][6]_i_1_n_0\ : STD_LOGIC;
  signal \pix_q[1][7]_i_1_n_0\ : STD_LOGIC;
  signal \pix_q[1][8]_i_1_n_0\ : STD_LOGIC;
  signal \pix_q[1][9]_i_1_n_0\ : STD_LOGIC;
  signal \pix_q_reg[1][12]_i_2_n_0\ : STD_LOGIC;
  signal \pix_q_reg[1][12]_i_2_n_1\ : STD_LOGIC;
  signal \pix_q_reg[1][12]_i_2_n_2\ : STD_LOGIC;
  signal \pix_q_reg[1][12]_i_2_n_3\ : STD_LOGIC;
  signal \pix_q_reg[1][16]_i_2_n_0\ : STD_LOGIC;
  signal \pix_q_reg[1][16]_i_2_n_1\ : STD_LOGIC;
  signal \pix_q_reg[1][16]_i_2_n_2\ : STD_LOGIC;
  signal \pix_q_reg[1][16]_i_2_n_3\ : STD_LOGIC;
  signal \pix_q_reg[1][20]_i_2_n_0\ : STD_LOGIC;
  signal \pix_q_reg[1][20]_i_2_n_1\ : STD_LOGIC;
  signal \pix_q_reg[1][20]_i_2_n_2\ : STD_LOGIC;
  signal \pix_q_reg[1][20]_i_2_n_3\ : STD_LOGIC;
  signal \pix_q_reg[1][24]_i_2_n_0\ : STD_LOGIC;
  signal \pix_q_reg[1][24]_i_2_n_1\ : STD_LOGIC;
  signal \pix_q_reg[1][24]_i_2_n_2\ : STD_LOGIC;
  signal \pix_q_reg[1][24]_i_2_n_3\ : STD_LOGIC;
  signal \pix_q_reg[1][28]_i_2_n_0\ : STD_LOGIC;
  signal \pix_q_reg[1][28]_i_2_n_1\ : STD_LOGIC;
  signal \pix_q_reg[1][28]_i_2_n_2\ : STD_LOGIC;
  signal \pix_q_reg[1][28]_i_2_n_3\ : STD_LOGIC;
  signal \pix_q_reg[1][4]_i_2_n_0\ : STD_LOGIC;
  signal \pix_q_reg[1][4]_i_2_n_1\ : STD_LOGIC;
  signal \pix_q_reg[1][4]_i_2_n_2\ : STD_LOGIC;
  signal \pix_q_reg[1][4]_i_2_n_3\ : STD_LOGIC;
  signal \pix_q_reg[1][8]_i_2_n_0\ : STD_LOGIC;
  signal \pix_q_reg[1][8]_i_2_n_1\ : STD_LOGIC;
  signal \pix_q_reg[1][8]_i_2_n_2\ : STD_LOGIC;
  signal \pix_q_reg[1][8]_i_2_n_3\ : STD_LOGIC;
  signal process_q_i_1_n_0 : STD_LOGIC;
  signal \q_m_2[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_m_2[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_m_2[1]_i_1_n_0\ : STD_LOGIC;
  signal \q_m_2[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_m_2[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_m_2[3]_i_1_n_0\ : STD_LOGIC;
  signal \q_m_2[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_m_2[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_m_2[5]_i_1_n_0\ : STD_LOGIC;
  signal \q_m_2[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_m_2[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_m_2[8]_i_1_n_0\ : STD_LOGIC;
  signal \raw_in_q[ctl][state][image_end]_i_10_n_0\ : STD_LOGIC;
  signal \raw_in_q[ctl][state][image_end]_i_2_n_0\ : STD_LOGIC;
  signal \raw_in_q[ctl][state][image_end]_i_3_n_0\ : STD_LOGIC;
  signal \raw_in_q[ctl][state][image_end]_i_4_n_0\ : STD_LOGIC;
  signal \raw_in_q[ctl][state][image_end]_i_5_n_0\ : STD_LOGIC;
  signal \raw_in_q[ctl][state][image_end]_i_6_n_0\ : STD_LOGIC;
  signal \raw_in_q[ctl][state][image_end]_i_7_n_0\ : STD_LOGIC;
  signal \raw_in_q[ctl][state][image_end]_i_8_n_0\ : STD_LOGIC;
  signal \raw_in_q[ctl][state][image_end]_i_9_n_0\ : STD_LOGIC;
  signal \raw_in_q[ctl][state][image_start]_i_2_n_0\ : STD_LOGIC;
  signal \raw_in_q[ctl][state][image_start]_i_3_n_0\ : STD_LOGIC;
  signal \raw_in_q[ctl][state][image_start]_i_4_n_0\ : STD_LOGIC;
  signal \raw_in_q[ctl][state][image_start]_i_5_n_0\ : STD_LOGIC;
  signal \raw_in_q[ctl][state][image_start]_i_6_n_0\ : STD_LOGIC;
  signal \raw_in_q[ctl][state][image_start]_i_7_n_0\ : STD_LOGIC;
  signal \raw_in_q[ctl][state][image_start]_i_8_n_0\ : STD_LOGIC;
  signal \raw_in_q[ctl][state][line_end]_i_2_n_0\ : STD_LOGIC;
  signal \raw_in_q[ctl][state][line_end]_i_3_n_0\ : STD_LOGIC;
  signal \raw_in_q[ctl][state][line_end]_i_4_n_0\ : STD_LOGIC;
  signal \raw_in_q[ctl][state][line_end]_i_5_n_0\ : STD_LOGIC;
  signal \raw_in_q[ctl][state][line_end]_i_6_n_0\ : STD_LOGIC;
  signal \raw_in_q[ctl][state][line_end]_i_7_n_0\ : STD_LOGIC;
  signal \raw_in_q[ctl][state][line_end]_i_8_n_0\ : STD_LOGIC;
  signal \rst_q[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \rst_q[3]_i_1_n_0\ : STD_LOGIC;
  signal \state_align_q[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \state_align_q[0]_i_1_n_0\ : STD_LOGIC;
  signal \state_align_q[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \state_align_q[1]_i_1_n_0\ : STD_LOGIC;
  signal \state_align_q[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \state_align_q[2]_i_1_n_0\ : STD_LOGIC;
  signal \state_align_q[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \state_align_q[2]_i_2_n_0\ : STD_LOGIC;
  signal \state_align_q[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \state_align_q[2]_i_3_n_0\ : STD_LOGIC;
  signal \state_align_q[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \state_align_q[2]_i_4_n_0\ : STD_LOGIC;
  signal \state_align_q[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \state_align_q[3]_i_1_n_0\ : STD_LOGIC;
  signal \state_align_q[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \state_align_q[3]_i_2_n_0\ : STD_LOGIC;
  signal \state_align_q[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \state_align_q[3]_i_3_n_0\ : STD_LOGIC;
  signal \state_align_q[3]_i_4_n_0\ : STD_LOGIC;
  signal \state_align_q[3]_i_5_n_0\ : STD_LOGIC;
  signal \state_align_q[3]_i_6_n_0\ : STD_LOGIC;
  signal \state_merger_q[0]_i_1_n_0\ : STD_LOGIC;
  signal \state_merger_q[0]_i_2_n_0\ : STD_LOGIC;
  signal \state_merger_q[0]_i_3_n_0\ : STD_LOGIC;
  signal \state_merger_q[0]_i_4_n_0\ : STD_LOGIC;
  signal \state_merger_q[0]_i_5_n_0\ : STD_LOGIC;
  signal \state_merger_q[0]_i_6_n_0\ : STD_LOGIC;
  signal \state_merger_q[1]_i_1_n_0\ : STD_LOGIC;
  signal \state_merger_q[1]_i_2_n_0\ : STD_LOGIC;
  signal \state_merger_q[2]_i_1_n_0\ : STD_LOGIC;
  signal \state_merger_q[2]_i_2_n_0\ : STD_LOGIC;
  signal \state_merger_q[2]_i_3_n_0\ : STD_LOGIC;
  signal \state_merger_q[2]_i_4_n_0\ : STD_LOGIC;
  signal \state_merger_q[2]_i_5_n_0\ : STD_LOGIC;
  signal \state_q[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \state_q[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \state_q[0]_i_1_n_0\ : STD_LOGIC;
  signal \state_q[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \state_q[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \state_q[1]_i_1_n_0\ : STD_LOGIC;
  signal \state_q[1]_i_2_n_0\ : STD_LOGIC;
  signal \state_q[1]_i_3_n_0\ : STD_LOGIC;
  signal \state_q[1]_i_4_n_0\ : STD_LOGIC;
  signal \state_raw_q[0]_i_1_n_0\ : STD_LOGIC;
  signal \state_raw_q[0]_i_2_n_0\ : STD_LOGIC;
  signal \state_raw_q[1]_i_1_n_0\ : STD_LOGIC;
  signal \state_raw_q[2]_i_1_n_0\ : STD_LOGIC;
  signal \state_raw_q[2]_i_2_n_0\ : STD_LOGIC;
  signal \state_raw_q[3]_i_10_n_0\ : STD_LOGIC;
  signal \state_raw_q[3]_i_1_n_0\ : STD_LOGIC;
  signal \state_raw_q[3]_i_2_n_0\ : STD_LOGIC;
  signal \state_raw_q[3]_i_3_n_0\ : STD_LOGIC;
  signal \state_raw_q[3]_i_4_n_0\ : STD_LOGIC;
  signal \state_raw_q[3]_i_5_n_0\ : STD_LOGIC;
  signal \state_raw_q[3]_i_6_n_0\ : STD_LOGIC;
  signal \state_raw_q[3]_i_7_n_0\ : STD_LOGIC;
  signal \state_raw_q[3]_i_8_n_0\ : STD_LOGIC;
  signal \state_raw_q[3]_i_9_n_0\ : STD_LOGIC;
  signal \stream_raw[ctl][state][image_end]_i_2_n_0\ : STD_LOGIC;
  signal \stream_raw[ctl][state][image_end]_i_3_n_0\ : STD_LOGIC;
  signal \stream_raw[ctl][state][image_end]_i_4_n_0\ : STD_LOGIC;
  signal \stream_raw[ctl][state][image_end]_i_5_n_0\ : STD_LOGIC;
  signal \stream_raw[ctl][state][image_end]_i_6_n_0\ : STD_LOGIC;
  signal \stream_raw[ctl][state][image_end]_i_7_n_0\ : STD_LOGIC;
  signal \stream_raw[ctl][state][image_end]_i_8_n_0\ : STD_LOGIC;
  signal \stream_raw[ctl][state][image_start]_i_10_n_0\ : STD_LOGIC;
  signal \stream_raw[ctl][state][image_start]_i_11_n_0\ : STD_LOGIC;
  signal \stream_raw[ctl][state][image_start]_i_12_n_0\ : STD_LOGIC;
  signal \stream_raw[ctl][state][image_start]_i_13_n_0\ : STD_LOGIC;
  signal \stream_raw[ctl][state][image_start]_i_2_n_0\ : STD_LOGIC;
  signal \stream_raw[ctl][state][image_start]_i_3_n_0\ : STD_LOGIC;
  signal \stream_raw[ctl][state][image_start]_i_4_n_0\ : STD_LOGIC;
  signal \stream_raw[ctl][state][image_start]_i_5_n_0\ : STD_LOGIC;
  signal \stream_raw[ctl][state][image_start]_i_6_n_0\ : STD_LOGIC;
  signal \stream_raw[ctl][state][image_start]_i_7_n_0\ : STD_LOGIC;
  signal \stream_raw[ctl][state][image_start]_i_8_n_0\ : STD_LOGIC;
  signal \stream_raw[ctl][state][image_start]_i_9_n_0\ : STD_LOGIC;
  signal \stream_raw[ctl][state][line_end]_i_2_n_0\ : STD_LOGIC;
  signal \stream_raw[ctl][state][x_even]_i_1_n_0\ : STD_LOGIC;
  signal \stream_raw[ctl][state][y_even]_i_1_n_0\ : STD_LOGIC;
  signal \sync[Hsync]_i_1_n_0\ : STD_LOGIC;
  signal \sync[Vsync]_i_1_n_0\ : STD_LOGIC;
  signal \sync[Vsync]_i_3_n_0\ : STD_LOGIC;
  signal \sync[active]_i_1_n_0\ : STD_LOGIC;
  signal \sync[active]_i_3_n_0\ : STD_LOGIC;
  signal \sync[active]_i_4_n_0\ : STD_LOGIC;
  signal \sync[active]_i_5_n_0\ : STD_LOGIC;
  signal \sync[c][0][4]_i_1_n_0\ : STD_LOGIC;
  signal \sync[c][0][4]_i_2_n_0\ : STD_LOGIC;
  signal \sync[c][1][0]_i_1_n_0\ : STD_LOGIC;
  signal \sync[c][1][5]_i_1_n_0\ : STD_LOGIC;
  signal \sync_c_q[0][0]_i_1_n_0\ : STD_LOGIC;
  signal \sync_c_q[0][1]_i_1_n_0\ : STD_LOGIC;
  signal \sync_c_q[0][2]_i_1_n_0\ : STD_LOGIC;
  signal \sync_c_q[0][3]_i_1_n_0\ : STD_LOGIC;
  signal \sync_c_q[0][4]_i_1_n_0\ : STD_LOGIC;
  signal \sync_c_q[0][5]_i_1_n_0\ : STD_LOGIC;
  signal \sync_c_q[0][6]_i_1_n_0\ : STD_LOGIC;
  signal \sync_c_q[0][7]_i_1_n_0\ : STD_LOGIC;
  signal \sync_c_q[0][8]_i_1_n_0\ : STD_LOGIC;
  signal \sync_c_q[0][9]_i_1_n_0\ : STD_LOGIC;
  signal \sync_c_q_reg[1][4]_i_2_n_0\ : STD_LOGIC;
  signal \sync_c_q_reg[1][4]_i_2_n_1\ : STD_LOGIC;
  signal \sync_c_q_reg[1][4]_i_2_n_2\ : STD_LOGIC;
  signal \sync_c_q_reg[1][4]_i_2_n_3\ : STD_LOGIC;
  signal \sync_c_q_reg[1][8]_i_2_n_0\ : STD_LOGIC;
  signal \sync_c_q_reg[1][8]_i_2_n_1\ : STD_LOGIC;
  signal \sync_c_q_reg[1][8]_i_2_n_2\ : STD_LOGIC;
  signal \sync_c_q_reg[1][8]_i_2_n_3\ : STD_LOGIC;
  signal \sync_phy.n[0]_i_1_n_0\ : STD_LOGIC;
  signal \sync_phy.n[1]_i_1_n_0\ : STD_LOGIC;
  signal \sync_phy.n[2]_i_1_n_0\ : STD_LOGIC;
  signal \sync_phy.n[3]_i_1_n_0\ : STD_LOGIC;
  signal \sync_phy.n[4]_i_1_n_0\ : STD_LOGIC;
  signal \sync_phy.n[5]_i_1_n_0\ : STD_LOGIC;
  signal \sync_phy.n[6]_i_2_n_0\ : STD_LOGIC;
  signal \sync_phy.n[6]_i_3_n_0\ : STD_LOGIC;
  signal \sync_phy.n[6]_i_4_n_0\ : STD_LOGIC;
  signal \sync_reset.n[0]_i_1_n_0\ : STD_LOGIC;
  signal \sync_reset.n[1]_i_1_n_0\ : STD_LOGIC;
  signal \sync_reset.n[2]_i_1_n_0\ : STD_LOGIC;
  signal \sync_reset.n[3]_i_1_n_0\ : STD_LOGIC;
  signal \sync_reset.n[4]_i_1_n_0\ : STD_LOGIC;
  signal \sync_reset.n[5]_i_1_n_0\ : STD_LOGIC;
  signal \sync_two_bits_reg.cnt[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \sync_two_bits_reg.cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \sync_two_bits_reg.cnt[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \sync_two_bits_reg.cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \vga_mire_data[0]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \vga_mire_data[1]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \vga_mire_data[2]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \vga_out[data][0]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \vga_out[sync][active]\ : STD_LOGIC;
  signal \vga_q_q[data][0][7]_i_1_n_0\ : STD_LOGIC;
  signal \vga_reset.n[0]_i_1_n_0\ : STD_LOGIC;
  signal \vga_reset.n[1]_i_1_n_0\ : STD_LOGIC;
  signal \vga_reset.n[2]_i_1_n_0\ : STD_LOGIC;
  signal \vga_reset.n[3]_i_1_n_0\ : STD_LOGIC;
  signal \vga_reset.n[4]_i_1_n_0\ : STD_LOGIC;
  signal \vga_reset.n[5]_i_1_n_0\ : STD_LOGIC;
  signal \vga_sync.vga_dbg[data][0][7]_i_2_n_0\ : STD_LOGIC;
  signal \vga_sync.vga_dbg[data][0][7]_i_3_n_0\ : STD_LOGIC;
  signal \vga_sync.vga_dbg[data][1][7]_i_2_n_0\ : STD_LOGIC;
  signal \vga_sync.vga_dbg[data][1][7]_i_3_n_0\ : STD_LOGIC;
  signal \vga_sync.vga_dbg_reg[data_n_0_][0]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \vga_sync.vga_dbg_reg[data_n_0_][1]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \vga_sync.vga_dbg_reg[data_n_0_][2]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal vid_pData : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \we_fifo_i_1__0_n_0\ : STD_LOGIC;
  signal we_fifo_i_1_n_0 : STD_LOGIC;
  signal \word_d0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \word_d0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \word_d0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \word_d0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \word_d0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \word_d0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \word_d0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \word_d0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \word_d0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \word_d0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \word_d0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal word_d0_carry_i_1_n_0 : STD_LOGIC;
  signal word_d0_carry_i_2_n_0 : STD_LOGIC;
  signal word_d0_carry_i_3_n_0 : STD_LOGIC;
  signal word_d0_carry_i_4_n_0 : STD_LOGIC;
  signal \word_q[15]_i_1_n_0\ : STD_LOGIC;
  signal \word_q[15]_i_3_n_0\ : STD_LOGIC;
  signal \word_q[15]_i_4_n_0\ : STD_LOGIC;
  signal \NLW_MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_MC_VGA/VGA/vga_mem_rd/C_Sync/ok0_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_MC_VGA/VGA/vga_mem_rd/C_Sync/ok0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_MC_VGA/VGA/vga_mem_rd/C_Sync/ok0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_MC_VGA/VGA/vga_mem_rd/C_Sync/ok1_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0]_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0]_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_MC_VGA/VGA/vga_mem_rd/sum_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MC_VGA/VGA/vga_mem_rd/sum_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MC_VGA/VGA/vga_mem_rd/sum_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MC_VGA/VGA/vga_mem_rd/sum_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MC_VGA/VGA/vga_mem_rd/sum_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MC_VGA/VGA/vga_mem_rd/sum_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MC_VGA/VGA/vga_mem_rd/sum_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_MC_VGA/VGA/vga_mem_rd/sum_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_MC_VGA/VGA/vga_mem_rd/sum_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_MC_VGA/VGA/vga_mem_rd/sum_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 19 );
  signal \NLW_MC_VGA/VGA/vga_mem_rd/sum_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 22 );
  signal \NLW_MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_lane_almost_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_lane_almost_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.cam_mem_w/mem_ctl_reg[addr]_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.cam_mem_w/mem_ctl_reg[addr]_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.cam_mem_w/mem_ctl_reg[addr]_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.cam_mem_w/mem_ctl_reg[addr]_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.cam_mem_w/mem_ctl_reg[addr]_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.cam_mem_w/mem_ctl_reg[addr]_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.cam_mem_w/mem_ctl_reg[addr]_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.cam_mem_w/mem_ctl_reg[addr]_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.cam_mem_w/mem_ctl_reg[addr]_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.cam_mem_w/mem_ctl_reg[addr]_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 19 );
  signal \NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.cam_mem_w/mem_ctl_reg[addr]_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q_reg[data][1]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q_reg[data][7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q_reg[data][7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram/no_init_proc.ram_reg_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram/no_init_proc.ram_reg_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram/no_init_proc.ram_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram/no_init_proc.ram_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_bypass_blk.bypass_sync_c_q_reg[1][7]_i_15_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bypass_blk.bypass_sync_c_q_reg[1][7]_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bypass_blk.bypass_sync_c_q_reg[1][7]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_bypass_blk.bypass_sync_c_q_reg[1][7]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bypass_blk.bypass_sync_c_q_reg[1][7]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_bypass_blk.bypass_sync_c_q_reg[1][7]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bypass_blk.bypass_sync_c_q_reg[1][7]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_c_q_reg[0][30]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_c_q_reg[0][30]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_c_q_reg[1][30]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_c_q_reg[1][30]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_hdmi/ClockSerializer/SerializerMaster_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_hdmi/ClockSerializer/SerializerMaster_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_hdmi/ClockSerializer/SerializerMaster_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_hdmi/ClockSerializer/SerializerMaster_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_hdmi/ClockSerializer/SerializerMaster_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_hdmi/ClockSerializer/SerializerMaster_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_hdmi/ClockSerializer/SerializerSlave_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_hdmi/ClockSerializer/SerializerSlave_OQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_hdmi/ClockSerializer/SerializerSlave_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_hdmi/ClockSerializer/SerializerSlave_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_hdmi/ClockSerializer/SerializerSlave_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_hdmi/DataEncoders[0].DataSerializer/SerializerMaster_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_hdmi/DataEncoders[0].DataSerializer/SerializerMaster_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_hdmi/DataEncoders[0].DataSerializer/SerializerMaster_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_hdmi/DataEncoders[0].DataSerializer/SerializerMaster_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_hdmi/DataEncoders[0].DataSerializer/SerializerMaster_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_hdmi/DataEncoders[0].DataSerializer/SerializerMaster_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_hdmi/DataEncoders[0].DataSerializer/SerializerSlave_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_hdmi/DataEncoders[0].DataSerializer/SerializerSlave_OQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_hdmi/DataEncoders[0].DataSerializer/SerializerSlave_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_hdmi/DataEncoders[0].DataSerializer/SerializerSlave_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_hdmi/DataEncoders[0].DataSerializer/SerializerSlave_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_hdmi/DataEncoders[1].DataSerializer/SerializerMaster_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_hdmi/DataEncoders[1].DataSerializer/SerializerMaster_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_hdmi/DataEncoders[1].DataSerializer/SerializerMaster_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_hdmi/DataEncoders[1].DataSerializer/SerializerMaster_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_hdmi/DataEncoders[1].DataSerializer/SerializerMaster_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_hdmi/DataEncoders[1].DataSerializer/SerializerMaster_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_hdmi/DataEncoders[1].DataSerializer/SerializerSlave_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_hdmi/DataEncoders[1].DataSerializer/SerializerSlave_OQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_hdmi/DataEncoders[1].DataSerializer/SerializerSlave_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_hdmi/DataEncoders[1].DataSerializer/SerializerSlave_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_hdmi/DataEncoders[1].DataSerializer/SerializerSlave_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_hdmi/DataEncoders[2].DataSerializer/SerializerMaster_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_hdmi/DataEncoders[2].DataSerializer/SerializerMaster_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_hdmi/DataEncoders[2].DataSerializer/SerializerMaster_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_hdmi/DataEncoders[2].DataSerializer/SerializerMaster_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_hdmi/DataEncoders[2].DataSerializer/SerializerMaster_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_hdmi/DataEncoders[2].DataSerializer/SerializerMaster_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_hdmi/DataEncoders[2].DataSerializer/SerializerSlave_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_hdmi/DataEncoders[2].DataSerializer/SerializerSlave_OQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_hdmi/DataEncoders[2].DataSerializer/SerializerSlave_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_hdmi/DataEncoders[2].DataSerializer/SerializerSlave_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_hdmi/DataEncoders[2].DataSerializer/SerializerSlave_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ok0_carry__0_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ok0_carry__0_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ok0_carry__2_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ok0_carry__2_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute IMPORTED_FROM : string;
  attribute IMPORTED_FROM of \MC_VGA/VGA/display_ram/ram/synth.mem2p_syn_inst/mem2p_76800_8_g.mem2p_76800_8_i\ : label is "/tima/smancini/VHDL/RAM/synth/artix/mem2p_76800_8/mem2p_76800_8.dcp";
  attribute IMPORTED_TYPE : string;
  attribute IMPORTED_TYPE of \MC_VGA/VGA/display_ram/ram/synth.mem2p_syn_inst/mem2p_76800_8_g.mem2p_76800_8_i\ : label is "CHECKPOINT";
  attribute IS_IMPORTED : boolean;
  attribute IS_IMPORTED of \MC_VGA/VGA/display_ram/ram/synth.mem2p_syn_inst/mem2p_76800_8_g.mem2p_76800_8_i\ : label is std.standard.true;
  attribute syn_black_box : string;
  attribute syn_black_box of \MC_VGA/VGA/display_ram/ram/synth.mem2p_syn_inst/mem2p_76800_8_g.mem2p_76800_8_i\ : label is "TRUE";
  attribute x_core_info : string;
  attribute x_core_info of \MC_VGA/VGA/display_ram/ram/synth.mem2p_syn_inst/mem2p_76800_8_g.mem2p_76800_8_i\ : label is "blk_mem_gen_v8_4_4,Vivado 2020.2";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \MC_VGA/VGA/vga_mem_rd/sum\ : label is "{SYNTH-11 {cell *THIS*}}";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][0][0]_srl2\ : label is "\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][0] ";
  attribute srl_name : string;
  attribute srl_name of \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][0][0]_srl2\ : label is "\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][0][0]_srl2 ";
  attribute srl_bus_name of \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][0][1]_srl2\ : label is "\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][0] ";
  attribute srl_name of \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][0][1]_srl2\ : label is "\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][0][1]_srl2 ";
  attribute srl_bus_name of \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][0][2]_srl2\ : label is "\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][0] ";
  attribute srl_name of \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][0][2]_srl2\ : label is "\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][0][2]_srl2 ";
  attribute srl_bus_name of \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][0][3]_srl2\ : label is "\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][0] ";
  attribute srl_name of \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][0][3]_srl2\ : label is "\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][0][3]_srl2 ";
  attribute srl_bus_name of \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][0][4]_srl2\ : label is "\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][0] ";
  attribute srl_name of \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][0][4]_srl2\ : label is "\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][0][4]_srl2 ";
  attribute srl_bus_name of \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1][0]_srl2\ : label is "\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1] ";
  attribute srl_name of \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1][0]_srl2\ : label is "\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1][0]_srl2 ";
  attribute srl_bus_name of \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1][1]_srl2\ : label is "\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1] ";
  attribute srl_name of \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1][1]_srl2\ : label is "\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1][1]_srl2 ";
  attribute srl_bus_name of \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1][2]_srl2\ : label is "\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1] ";
  attribute srl_name of \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1][2]_srl2\ : label is "\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1][2]_srl2 ";
  attribute srl_bus_name of \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1][3]_srl2\ : label is "\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1] ";
  attribute srl_name of \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1][3]_srl2\ : label is "\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1][3]_srl2 ";
  attribute srl_bus_name of \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1][4]_srl2\ : label is "\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1] ";
  attribute srl_name of \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1][4]_srl2\ : label is "\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1][4]_srl2 ";
  attribute srl_bus_name of \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1][5]_srl2\ : label is "\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1] ";
  attribute srl_name of \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1][5]_srl2\ : label is "\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1][5]_srl2 ";
  attribute IMPORTED_FROM of \MC_VGA/cameras[0].MC/camera_ram/ram/synth.mem2p_syn_inst/mem2p_76800_8_g.mem2p_76800_8_i\ : label is "/tima/smancini/VHDL/RAM/synth/artix/mem2p_76800_8/mem2p_76800_8.dcp";
  attribute IMPORTED_TYPE of \MC_VGA/cameras[0].MC/camera_ram/ram/synth.mem2p_syn_inst/mem2p_76800_8_g.mem2p_76800_8_i\ : label is "CHECKPOINT";
  attribute IS_IMPORTED of \MC_VGA/cameras[0].MC/camera_ram/ram/synth.mem2p_syn_inst/mem2p_76800_8_g.mem2p_76800_8_i\ : label is std.standard.true;
  attribute syn_black_box of \MC_VGA/cameras[0].MC/camera_ram/ram/synth.mem2p_syn_inst/mem2p_76800_8_g.mem2p_76800_8_i\ : label is "TRUE";
  attribute x_core_info of \MC_VGA/cameras[0].MC/camera_ram/ram/synth.mem2p_syn_inst/mem2p_76800_8_g.mem2p_76800_8_i\ : label is "blk_mem_gen_v8_4_4,Vivado 2020.2";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__2\ : label is 35;
  attribute IMPORTED_FROM of \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_lane\ : label is "/tima/smancini/Zynq/Z7/MC_synth/MC_HDMI_RAM/MC_HDMI_RAM.srcs/sources_1/ip/Zybo_d_phy_layer_to_lane_fifo/Zybo_d_phy_layer_to_lane_fifo.dcp";
  attribute IMPORTED_TYPE of \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_lane\ : label is "CHECKPOINT";
  attribute IS_IMPORTED of \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_lane\ : label is std.standard.true;
  attribute syn_black_box of \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_lane\ : label is "TRUE";
  attribute x_core_info of \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_lane\ : label is "fifo_generator_v13_2_5,Vivado 2020.2";
  attribute \__SRVAL\ : string;
  attribute \__SRVAL\ of \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/async_iddr\ : label is "TRUE";
  attribute box_type : string;
  attribute box_type of \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/async_iddr\ : label is "PRIMITIVE";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo\ : label is "Zybo_deserialiser_fifo,fifo_generator_v13_2_5,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo\ : label is "yes";
  attribute x_core_info of \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo\ : label is "fifo_generator_v13_2_5,Vivado 2020.2";
  attribute IMPORTED_FROM of \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_lane\ : label is "/tima/smancini/Zynq/Z7/MC_synth/MC_HDMI_RAM/MC_HDMI_RAM.srcs/sources_1/ip/Zybo_d_phy_layer_to_lane_fifo/Zybo_d_phy_layer_to_lane_fifo.dcp";
  attribute IMPORTED_TYPE of \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_lane\ : label is "CHECKPOINT";
  attribute IS_IMPORTED of \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_lane\ : label is std.standard.true;
  attribute syn_black_box of \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_lane\ : label is "TRUE";
  attribute x_core_info of \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_lane\ : label is "fifo_generator_v13_2_5,Vivado 2020.2";
  attribute \__SRVAL\ of \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/async_iddr\ : label is "TRUE";
  attribute box_type of \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/async_iddr\ : label is "PRIMITIVE";
  attribute CHECK_LICENSE_TYPE of \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo\ : label is "Zybo_deserialiser_fifo,fifo_generator_v13_2_5,{}";
  attribute downgradeipidentifiedwarnings of \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo\ : label is "yes";
  attribute x_core_info of \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo\ : label is "fifo_generator_v13_2_5,Vivado 2020.2";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of \MC_VGA/cameras[0].MC/mc_dev/clk_diff_buffer\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE : string;
  attribute IBUF_DELAY_VALUE of \MC_VGA/cameras[0].MC/mc_dev/clk_diff_buffer\ : label is "0";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \MC_VGA/cameras[0].MC/mc_dev/clk_diff_buffer\ : label is "IBUFGDS";
  attribute box_type of \MC_VGA/cameras[0].MC/mc_dev/clk_diff_buffer\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \MC_VGA/cameras[0].MC/mc_dev/data_buffer[0].data_diff_buffer\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \MC_VGA/cameras[0].MC/mc_dev/data_buffer[0].data_diff_buffer\ : label is "0";
  attribute IFD_DELAY_VALUE : string;
  attribute IFD_DELAY_VALUE of \MC_VGA/cameras[0].MC/mc_dev/data_buffer[0].data_diff_buffer\ : label is "AUTO";
  attribute box_type of \MC_VGA/cameras[0].MC/mc_dev/data_buffer[0].data_diff_buffer\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \MC_VGA/cameras[0].MC/mc_dev/data_buffer[1].data_diff_buffer\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \MC_VGA/cameras[0].MC/mc_dev/data_buffer[1].data_diff_buffer\ : label is "0";
  attribute IFD_DELAY_VALUE of \MC_VGA/cameras[0].MC/mc_dev/data_buffer[1].data_diff_buffer\ : label is "AUTO";
  attribute box_type of \MC_VGA/cameras[0].MC/mc_dev/data_buffer[1].data_diff_buffer\ : label is "PRIMITIVE";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry\ : label is 6;
  attribute COMPARATOR_THRESHOLD of \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry__0\ : label is 6;
  attribute COMPARATOR_THRESHOLD of \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry__1\ : label is 6;
  attribute COMPARATOR_THRESHOLD of \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry__2\ : label is 6;
  attribute COMPARATOR_THRESHOLD of \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry\ : label is 6;
  attribute COMPARATOR_THRESHOLD of \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__0\ : label is 6;
  attribute COMPARATOR_THRESHOLD of \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__1\ : label is 6;
  attribute COMPARATOR_THRESHOLD of \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2\ : label is 6;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram/no_init_proc.ram_reg\ : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS of \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram/no_init_proc.ram_reg\ : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram/no_init_proc.ram_reg\ : label is 5120;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram/no_init_proc.ram_reg\ : label is "cameras[0].MC/raw_to_lum_gen.raw_to_L/ram/no_init_proc.ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram/no_init_proc.ram_reg\ : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram/no_init_proc.ram_reg\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram/no_init_proc.ram_reg\ : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram/no_init_proc.ram_reg\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram/no_init_proc.ram_reg\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram/no_init_proc.ram_reg\ : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \align_q[0]_i_6\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \align_q[0]_i_6__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \align_q[0]_i_8\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \align_q[0]_i_8__0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \align_q[1]_i_6\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \align_q[1]_i_6__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \align_q[1]_i_8\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \align_q[1]_i_8__0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \align_q[2]_i_10\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \align_q[2]_i_10__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \align_q[2]_i_11\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \align_q[2]_i_11__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \align_q[2]_i_7\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \align_q[2]_i_7__0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \align_q[2]_i_8__0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \align_q[2]_i_9__0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \align_q[3]_i_10__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \align_q[3]_i_11\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \align_q[3]_i_11__0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \align_q[3]_i_12__0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \align_q[3]_i_14\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \align_q[3]_i_14__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \align_q[3]_i_15\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \align_q[3]_i_15__0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \align_q[3]_i_16\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \align_q[3]_i_7__0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \align_q[3]_i_8\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \align_q[3]_i_8__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \align_q[3]_i_9__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \align_q[4]_i_2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \align_q[4]_i_2__0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \align_q[4]_i_3\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \align_q[4]_i_3__0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \align_q[4]_i_5\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \align_q[4]_i_5__0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \bypass_blk._bypass_sync.cpt_reset[0]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \bypass_blk._bypass_sync.cpt_reset[2]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \bypass_blk._bypass_sync.cpt_reset[3]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \bypass_blk._bypass_sync.cpt_reset[4]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \bypass_blk._bypass_sync.cpt_reset[6]_i_2\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \bypass_blk.bypass_sync_c_q[1][7]_i_3\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \c_q[0][10]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \c_q[0][10]_i_1__0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \c_q[0][11]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \c_q[0][11]_i_1__0\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \c_q[0][12]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \c_q[0][12]_i_1__0\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \c_q[0][13]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \c_q[0][13]_i_1__0\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \c_q[0][14]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \c_q[0][14]_i_1__0\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \c_q[0][15]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \c_q[0][15]_i_1__0\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \c_q[0][16]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \c_q[0][16]_i_1__0\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \c_q[0][17]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \c_q[0][17]_i_1__0\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \c_q[0][18]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \c_q[0][18]_i_1__0\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \c_q[0][19]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \c_q[0][19]_i_1__0\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \c_q[0][1]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \c_q[0][1]_i_1__0\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \c_q[0][20]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \c_q[0][20]_i_1__0\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \c_q[0][21]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \c_q[0][21]_i_1__0\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \c_q[0][22]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \c_q[0][22]_i_1__0\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \c_q[0][23]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \c_q[0][23]_i_1__0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \c_q[0][24]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \c_q[0][24]_i_1__0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \c_q[0][25]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \c_q[0][25]_i_1__0\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \c_q[0][26]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \c_q[0][26]_i_1__0\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \c_q[0][27]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \c_q[0][27]_i_1__0\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \c_q[0][28]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \c_q[0][28]_i_1__0\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \c_q[0][29]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \c_q[0][29]_i_1__0\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \c_q[0][2]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \c_q[0][2]_i_1__0\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \c_q[0][30]_i_2\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \c_q[0][30]_i_3\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \c_q[0][3]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \c_q[0][3]_i_1__0\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \c_q[0][4]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \c_q[0][4]_i_1__0\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \c_q[0][5]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \c_q[0][5]_i_1__0\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \c_q[0][6]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \c_q[0][6]_i_1__0\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \c_q[0][7]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \c_q[0][7]_i_1__0\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \c_q[0][8]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \c_q[0][8]_i_1__0\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \c_q[0][9]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \c_q[0][9]_i_1__0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \c_q[1][0]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \c_q[1][10]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \c_q[1][11]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \c_q[1][12]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \c_q[1][13]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \c_q[1][14]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \c_q[1][15]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \c_q[1][16]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \c_q[1][17]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \c_q[1][18]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \c_q[1][19]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \c_q[1][1]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \c_q[1][20]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \c_q[1][21]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \c_q[1][22]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \c_q[1][23]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \c_q[1][24]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \c_q[1][25]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \c_q[1][26]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \c_q[1][27]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \c_q[1][28]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \c_q[1][29]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \c_q[1][2]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \c_q[1][30]_i_12\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \c_q[1][30]_i_2\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \c_q[1][3]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \c_q[1][4]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \c_q[1][5]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \c_q[1][6]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \c_q[1][7]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \c_q[1][8]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \c_q[1][9]_i_1\ : label is "soft_lutpair148";
  attribute ADDER_THRESHOLD of \c_q_reg[0][12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \c_q_reg[0][16]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \c_q_reg[0][20]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \c_q_reg[0][24]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \c_q_reg[0][28]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \c_q_reg[0][30]_i_5\ : label is 35;
  attribute ADDER_THRESHOLD of \c_q_reg[0][4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \c_q_reg[0][8]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \c_q_reg[1][12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \c_q_reg[1][16]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \c_q_reg[1][20]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \c_q_reg[1][24]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \c_q_reg[1][28]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \c_q_reg[1][30]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \c_q_reg[1][4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \c_q_reg[1][8]_i_2\ : label is 35;
  attribute SOFT_HLUTNM of \camera_raw_q[ctl][c][1][14]_i_2\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \camera_raw_q[ctl][c][1][15]_i_2\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \camera_raw_q[ctl][c][1][16]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \camera_raw_q[ctl][c][1][17]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \camera_raw_q[ctl][c][1][18]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \camera_raw_q[ctl][c][1][19]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \camera_raw_q[ctl][c][1][20]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \camera_raw_q[ctl][c][1][21]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \camera_raw_q[ctl][c][1][22]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \camera_raw_q[ctl][c][1][23]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \camera_raw_q[ctl][c][1][24]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \camera_raw_q[ctl][c][1][25]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \camera_raw_q[ctl][c][1][26]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \camera_raw_q[ctl][c][1][27]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \camera_raw_q[ctl][c][1][28]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \camera_raw_q[ctl][c][1][29]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \camera_raw_q[ctl][c][1][30]_i_2\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \camera_raw_q[ctl][state][image_end]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \camera_raw_q[ctl][state][image_start]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \camera_raw_q[ctl][state][line_end]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \camera_raw_q[ctl][valid]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \cnt_t_3[2]_i_2\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \cnt_t_3[2]_i_2__0\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \cnt_t_3[2]_i_2__1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \cnt_t_3[2]_i_3\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \cnt_t_3[2]_i_3__0\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \cnt_t_3[2]_i_3__1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \cnt_t_3[3]_i_4\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \cnt_t_3[3]_i_4__0\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \cnt_t_3[3]_i_4__1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \cnt_t_3[3]_i_5\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \cnt_t_3[3]_i_5__0\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \cnt_t_3[3]_i_5__1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \cnt_t_3[3]_i_6\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \cnt_t_3[3]_i_6__0\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \cnt_t_3[3]_i_6__1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \cnt_t_3[3]_i_7\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \cnt_t_3[3]_i_7__0\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \cnt_t_3[3]_i_7__1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \cnt_t_3[4]_i_11__0\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \cnt_t_3[4]_i_11__1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \cnt_t_3[4]_i_12__0\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \cnt_t_3[4]_i_6\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \cnt_t_3[4]_i_6__1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \cnt_t_3[4]_i_7__1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \csi_q[data][0]_i_2\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \csi_q[data][0]_i_5\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \csi_q[data][0]_i_8\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \csi_q[data][0]_i_9\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \csi_q[data][1]_i_2\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \csi_q[data][1]_i_3\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \csi_q[data][1]_i_9\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \csi_q[data][2]_i_2\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \csi_q[data][2]_i_3\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \csi_q[data][2]_i_4\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \csi_q[data][2]_i_5\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \csi_q[data][2]_i_6\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \csi_q[data][2]_i_7\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \csi_q[data][2]_i_8\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \csi_q[data][2]_i_9\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \csi_q[data][3]_i_2\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \csi_q[data][3]_i_3\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \csi_q[data][3]_i_4\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \csi_q[data][3]_i_5\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \csi_q[data][3]_i_6\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \csi_q[data][3]_i_7\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \csi_q[data][3]_i_8\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \csi_q[data][4]_i_10\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \csi_q[data][4]_i_2\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \csi_q[data][4]_i_3\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \csi_q[data][4]_i_6\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \csi_q[data][4]_i_8\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \csi_q[data][5]_i_2\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \csi_q[data][5]_i_3\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \csi_q[data][5]_i_4\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \csi_q[data][5]_i_5\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \csi_q[data][5]_i_6\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \csi_q[data][5]_i_7\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \csi_q[data][6]_i_3\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \csi_q[data][6]_i_4\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \csi_q[data][6]_i_5\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \csi_q[data][6]_i_6\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \csi_q[data][6]_i_7\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \csi_q[data][7]_i_10\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \csi_q[data][7]_i_13\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \csi_q[data][7]_i_15\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \csi_q[data][7]_i_16\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \csi_q[data][7]_i_17\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \csi_q[data][7]_i_20\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \csi_q[data][7]_i_25\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \csi_q[data][7]_i_28\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \csi_q[valid]_i_3\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \csi_q[valid]_i_4\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of fifo_lane_i_1 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of fifo_lane_i_10 : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \fifo_lane_i_10__0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \fifo_lane_i_12__0\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of fifo_lane_i_13 : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of fifo_lane_i_14 : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \fifo_lane_i_1__0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of fifo_lane_i_2 : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \fifo_lane_i_2__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of fifo_lane_i_3 : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \fifo_lane_i_3__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of fifo_lane_i_4 : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \fifo_lane_i_4__0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of fifo_lane_i_5 : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \fifo_lane_i_5__0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of fifo_lane_i_6 : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \fifo_lane_i_6__0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of fifo_lane_i_7 : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \fifo_lane_i_7__0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of fifo_lane_i_8 : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \fifo_lane_i_8__0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of fifo_lane_i_9 : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \fifo_lane_i_9__0\ : label is "soft_lutpair109";
  attribute CAPACITANCE of \hdmi/ClockSerializer/OutputBuffer\ : label is "DONT_CARE";
  attribute box_type of \hdmi/ClockSerializer/OutputBuffer\ : label is "PRIMITIVE";
  attribute box_type of \hdmi/ClockSerializer/SerializerMaster\ : label is "PRIMITIVE";
  attribute box_type of \hdmi/ClockSerializer/SerializerSlave\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \hdmi/DataEncoders[0].DataEncoder/n1d_1[0]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \hdmi/DataEncoders[0].DataEncoder/n1d_1[1]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \hdmi/DataEncoders[0].DataEncoder/n1d_1[3]_i_3\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \hdmi/DataEncoders[0].DataEncoder/n1d_1[3]_i_4\ : label is "soft_lutpair222";
  attribute srl_bus_name of \hdmi/DataEncoders[0].DataEncoder/pC0_1_reg_srl6\ : label is "\hdmi/DataEncoders ";
  attribute srl_name of \hdmi/DataEncoders[0].DataEncoder/pC0_1_reg_srl6\ : label is "\hdmi/DataEncoders[0].DataEncoder/pC0_1_reg_srl6 ";
  attribute srl_bus_name of \hdmi/DataEncoders[0].DataEncoder/pC1_1_reg_srl6\ : label is "\hdmi/DataEncoders ";
  attribute srl_name of \hdmi/DataEncoders[0].DataEncoder/pC1_1_reg_srl6\ : label is "\hdmi/DataEncoders[0].DataEncoder/pC1_1_reg_srl6 ";
  attribute CAPACITANCE of \hdmi/DataEncoders[0].DataSerializer/OutputBuffer\ : label is "DONT_CARE";
  attribute box_type of \hdmi/DataEncoders[0].DataSerializer/OutputBuffer\ : label is "PRIMITIVE";
  attribute box_type of \hdmi/DataEncoders[0].DataSerializer/SerializerMaster\ : label is "PRIMITIVE";
  attribute box_type of \hdmi/DataEncoders[0].DataSerializer/SerializerSlave\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \hdmi/DataEncoders[1].DataEncoder/n1d_1[0]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \hdmi/DataEncoders[1].DataEncoder/n1d_1[1]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \hdmi/DataEncoders[1].DataEncoder/n1d_1[3]_i_3\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \hdmi/DataEncoders[1].DataEncoder/n1d_1[3]_i_4\ : label is "soft_lutpair224";
  attribute CAPACITANCE of \hdmi/DataEncoders[1].DataSerializer/OutputBuffer\ : label is "DONT_CARE";
  attribute box_type of \hdmi/DataEncoders[1].DataSerializer/OutputBuffer\ : label is "PRIMITIVE";
  attribute box_type of \hdmi/DataEncoders[1].DataSerializer/SerializerMaster\ : label is "PRIMITIVE";
  attribute box_type of \hdmi/DataEncoders[1].DataSerializer/SerializerSlave\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \hdmi/DataEncoders[2].DataEncoder/n1d_1[0]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \hdmi/DataEncoders[2].DataEncoder/n1d_1[1]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \hdmi/DataEncoders[2].DataEncoder/n1d_1[3]_i_3\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \hdmi/DataEncoders[2].DataEncoder/n1d_1[3]_i_4\ : label is "soft_lutpair226";
  attribute srl_bus_name of \hdmi/DataEncoders[2].DataEncoder/pVde_1_reg_srl3\ : label is "\hdmi/DataEncoders ";
  attribute srl_name of \hdmi/DataEncoders[2].DataEncoder/pVde_1_reg_srl3\ : label is "\hdmi/DataEncoders[2].DataEncoder/pVde_1_reg_srl3 ";
  attribute CAPACITANCE of \hdmi/DataEncoders[2].DataSerializer/OutputBuffer\ : label is "DONT_CARE";
  attribute box_type of \hdmi/DataEncoders[2].DataSerializer/OutputBuffer\ : label is "PRIMITIVE";
  attribute box_type of \hdmi/DataEncoders[2].DataSerializer/SerializerMaster\ : label is "PRIMITIVE";
  attribute box_type of \hdmi/DataEncoders[2].DataSerializer/SerializerSlave\ : label is "PRIMITIVE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \hdmi/LockLostReset/SyncAsyncx/oSyncStages_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \hdmi/LockLostReset/SyncAsyncx/oSyncStages_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \hdmi/LockLostReset/SyncAsyncx/oSyncStages_reg[1]\ : label is std.standard.true;
  attribute KEEP of \hdmi/LockLostReset/SyncAsyncx/oSyncStages_reg[1]\ : label is "yes";
  attribute SOFT_HLUTNM of \header_parser_q[0]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \header_parser_q[10]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \header_parser_q[11]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \header_parser_q[12]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \header_parser_q[13]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \header_parser_q[14]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \header_parser_q[15]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \header_parser_q[16]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \header_parser_q[17]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \header_parser_q[18]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \header_parser_q[19]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \header_parser_q[1]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \header_parser_q[20]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \header_parser_q[21]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \header_parser_q[22]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \header_parser_q[23]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \header_parser_q[24]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \header_parser_q[25]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \header_parser_q[26]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \header_parser_q[27]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \header_parser_q[28]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \header_parser_q[29]_i_2\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \header_parser_q[29]_i_4\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \header_parser_q[29]_i_6\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \header_parser_q[29]_i_7\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \header_parser_q[29]_i_8\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \header_parser_q[29]_i_9\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \header_parser_q[2]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \header_parser_q[3]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \header_parser_q[4]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \header_parser_q[5]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \header_parser_q[6]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \header_parser_q[7]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \header_parser_q[8]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \header_parser_q[9]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \input_reg_q[0]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \input_reg_q[0]_i_1__0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \input_reg_q[10]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \input_reg_q[10]_i_1__0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \input_reg_q[11]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \input_reg_q[11]_i_1__0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \input_reg_q[12]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \input_reg_q[12]_i_1__0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \input_reg_q[13]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \input_reg_q[13]_i_1__0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \input_reg_q[14]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \input_reg_q[14]_i_1__0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \input_reg_q[15]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \input_reg_q[15]_i_1__0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \input_reg_q[16]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \input_reg_q[16]_i_1__0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \input_reg_q[17]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \input_reg_q[17]_i_1__0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \input_reg_q[18]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \input_reg_q[18]_i_1__0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \input_reg_q[19]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \input_reg_q[19]_i_1__0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \input_reg_q[1]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \input_reg_q[20]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \input_reg_q[20]_i_1__0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \input_reg_q[21]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \input_reg_q[21]_i_1__0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \input_reg_q[22]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \input_reg_q[22]_i_1__0\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \input_reg_q[23]_i_2__0\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \input_reg_q[23]_i_3\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \input_reg_q[2]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \input_reg_q[2]_i_1__0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \input_reg_q[3]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \input_reg_q[3]_i_1__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \input_reg_q[4]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \input_reg_q[4]_i_1__0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \input_reg_q[5]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \input_reg_q[5]_i_1__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \input_reg_q[6]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \input_reg_q[6]_i_1__0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \input_reg_q[7]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \input_reg_q[7]_i_1__0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \input_reg_q[8]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \input_reg_q[8]_i_1__0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \input_reg_q[9]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \input_reg_q[9]_i_1__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \lum_out_q[data][1]_i_10\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \lum_out_q[data][1]_i_11\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \lum_out_q[data][1]_i_9\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \lum_out_q[data][5]_i_11\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \lum_out_q[data][5]_i_12\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \lum_out_q[data][5]_i_13\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \lum_out_q[data][5]_i_14\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \lum_out_q[data][5]_i_15\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \lum_out_q[data][5]_i_16\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \lum_out_q[data][5]_i_17\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \lum_out_q[data][7]_i_5\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \lum_out_q[data][7]_i_6\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \mem2p_76800_8_g.mem2p_76800_8_i_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \mem2p_76800_8_g.mem2p_76800_8_i_i_10\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \mem2p_76800_8_g.mem2p_76800_8_i_i_10__0\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \mem2p_76800_8_g.mem2p_76800_8_i_i_11\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \mem2p_76800_8_g.mem2p_76800_8_i_i_11__0\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \mem2p_76800_8_g.mem2p_76800_8_i_i_12\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \mem2p_76800_8_g.mem2p_76800_8_i_i_12__0\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \mem2p_76800_8_g.mem2p_76800_8_i_i_13\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \mem2p_76800_8_g.mem2p_76800_8_i_i_13__0\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \mem2p_76800_8_g.mem2p_76800_8_i_i_14\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \mem2p_76800_8_g.mem2p_76800_8_i_i_14__0\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \mem2p_76800_8_g.mem2p_76800_8_i_i_15\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \mem2p_76800_8_g.mem2p_76800_8_i_i_15__0\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \mem2p_76800_8_g.mem2p_76800_8_i_i_16\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \mem2p_76800_8_g.mem2p_76800_8_i_i_16__0\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \mem2p_76800_8_g.mem2p_76800_8_i_i_17\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \mem2p_76800_8_g.mem2p_76800_8_i_i_17__0\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \mem2p_76800_8_g.mem2p_76800_8_i_i_18\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \mem2p_76800_8_g.mem2p_76800_8_i_i_18__0\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \mem2p_76800_8_g.mem2p_76800_8_i_i_19\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \mem2p_76800_8_g.mem2p_76800_8_i_i_19__0\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \mem2p_76800_8_g.mem2p_76800_8_i_i_1__0\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \mem2p_76800_8_g.mem2p_76800_8_i_i_2\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \mem2p_76800_8_g.mem2p_76800_8_i_i_20\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \mem2p_76800_8_g.mem2p_76800_8_i_i_21\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \mem2p_76800_8_g.mem2p_76800_8_i_i_22\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \mem2p_76800_8_g.mem2p_76800_8_i_i_23\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \mem2p_76800_8_g.mem2p_76800_8_i_i_24\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \mem2p_76800_8_g.mem2p_76800_8_i_i_25\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \mem2p_76800_8_g.mem2p_76800_8_i_i_26\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \mem2p_76800_8_g.mem2p_76800_8_i_i_27\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \mem2p_76800_8_g.mem2p_76800_8_i_i_2__0\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \mem2p_76800_8_g.mem2p_76800_8_i_i_3\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \mem2p_76800_8_g.mem2p_76800_8_i_i_3__0\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \mem2p_76800_8_g.mem2p_76800_8_i_i_4\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \mem2p_76800_8_g.mem2p_76800_8_i_i_4__0\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \mem2p_76800_8_g.mem2p_76800_8_i_i_5\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \mem2p_76800_8_g.mem2p_76800_8_i_i_5__0\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \mem2p_76800_8_g.mem2p_76800_8_i_i_6\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \mem2p_76800_8_g.mem2p_76800_8_i_i_6__0\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \mem2p_76800_8_g.mem2p_76800_8_i_i_7\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \mem2p_76800_8_g.mem2p_76800_8_i_i_7__0\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \mem2p_76800_8_g.mem2p_76800_8_i_i_8\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \mem2p_76800_8_g.mem2p_76800_8_i_i_8__0\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \mem2p_76800_8_g.mem2p_76800_8_i_i_9\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \mem2p_76800_8_g.mem2p_76800_8_i_i_9__0\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \n0q_m_2[1]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \n0q_m_2[1]_i_1__0\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \n0q_m_2[1]_i_1__1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \n0q_m_2[2]_i_2\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \n0q_m_2[2]_i_2__0\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \n0q_m_2[2]_i_2__1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \n0q_m_2[2]_i_3\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \n0q_m_2[2]_i_3__0\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \n0q_m_2[2]_i_3__1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \n0q_m_2[3]_i_2\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \n0q_m_2[3]_i_2__0\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \n0q_m_2[3]_i_2__1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \n0q_m_2[3]_i_3\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \n0q_m_2[3]_i_3__0\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \n0q_m_2[3]_i_3__1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \n1q_m_2[0]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \n1q_m_2[0]_i_1__0\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \n1q_m_2[0]_i_1__1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \n1q_m_2[0]_i_2\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \n1q_m_2[0]_i_2__0\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \n1q_m_2[0]_i_2__1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \n1q_m_2[1]_i_2\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \n1q_m_2[1]_i_2__0\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \n1q_m_2[1]_i_2__1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \n1q_m_2[2]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \n1q_m_2[2]_i_1__0\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \n1q_m_2[2]_i_1__1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \n1q_m_2[3]_i_2\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \n1q_m_2[3]_i_2__0\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \n1q_m_2[3]_i_2__1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \n1q_m_2[3]_i_3\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \n1q_m_2[3]_i_3__0\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \n1q_m_2[3]_i_3__1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \n1q_m_2[3]_i_4\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \n1q_m_2[3]_i_4__0\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \n1q_m_2[3]_i_4__1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \nb_clk_wait_q[1]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \nb_clk_wait_q[2]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \nb_clk_wait_q[3]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \pDataOutRaw[0]_i_1__0\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \pDataOutRaw[0]_i_1__1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \pDataOutRaw[1]_i_1__0\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \pDataOutRaw[1]_i_1__1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \pDataOutRaw[2]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \pDataOutRaw[2]_i_1__0\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \pDataOutRaw[2]_i_1__1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \pDataOutRaw[3]_i_1__0\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \pDataOutRaw[3]_i_1__1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \pDataOutRaw[4]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \pDataOutRaw[4]_i_1__0\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \pDataOutRaw[5]_i_1__0\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \pDataOutRaw[5]_i_1__1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \pDataOutRaw[6]_i_1__0\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \pDataOutRaw[6]_i_1__1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \pDataOutRaw[7]_i_1__0\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \pDataOutRaw[7]_i_1__1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \pDataOutRaw[8]_i_1__0\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \pDataOutRaw[8]_i_1__1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \pDataOutRaw[9]_i_1__0\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \pDataOutRaw[9]_i_1__1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \pDataOutRaw[9]_i_2__1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \pix_q[0][0]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \q_m_2[2]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \q_m_2[2]_i_1__0\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \q_m_2[2]_i_1__1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \q_m_2[3]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \q_m_2[3]_i_1__0\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \q_m_2[3]_i_1__1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \q_m_2[4]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \q_m_2[4]_i_1__0\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \q_m_2[4]_i_1__1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \q_m_2[5]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \q_m_2[5]_i_1__0\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \q_m_2[5]_i_1__1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \q_m_2[6]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \q_m_2[6]_i_1__0\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \q_m_2[6]_i_1__1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \q_m_2[7]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \q_m_2[7]_i_1__0\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \q_m_2[7]_i_1__1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \raw_in_q[ctl][state][image_end]_i_3\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \raw_in_q[ctl][state][line_end]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \raw_in_q[ctl][state][line_end]_i_4\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \raw_in_q[ctl][state][x_even]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of read_r_q_i_1 : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \rst_q[0]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \rst_q[0]_i_1__0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \rst_q[1]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \rst_q[1]_i_1__0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \rst_q[2]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \rst_q[2]_i_1__0\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \rst_q[3]_i_2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \rst_q[3]_i_2__0\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \state_align_q[1]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \state_align_q[1]_i_1__0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \state_align_q[2]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \state_align_q[2]_i_2__0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \state_align_q[3]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \state_align_q[3]_i_1__0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \state_align_q[3]_i_3__0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \state_align_q[3]_i_4\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \state_align_q[3]_i_5\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \state_merger_q[0]_i_2\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \state_merger_q[0]_i_5\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \state_merger_q[0]_i_6\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \state_merger_q[1]_i_2\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \state_merger_q[2]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \state_merger_q[2]_i_4\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \state_merger_q[2]_i_5\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \state_q[0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \state_q[0]_i_1__0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \state_q[0]_i_1__1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \state_q[1]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \state_q[1]_i_1__0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \state_q[1]_i_1__1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \state_q[1]_i_3\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \state_q[1]_i_4\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \state_raw_q[0]_i_2\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \state_raw_q[2]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \state_raw_q[3]_i_10\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \state_raw_q[3]_i_4\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \state_raw_q[3]_i_5\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \state_raw_q[3]_i_6\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \stream_raw[ctl][state][line_end]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \stream_raw[ctl][state][x_even]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \sync[Vsync]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \sync[Vsync]_i_3\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \sync[active]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \sync[active]_i_3\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \sync[active]_i_4\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \sync[c][1][0]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \sync_c_q[0][0]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \sync_c_q[1][0]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \sync_c_q[1][1]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \sync_c_q[1][2]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \sync_phy.n[1]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \sync_phy.n[2]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \sync_phy.n[3]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \sync_phy.n[4]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \sync_phy.n[6]_i_3\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \sync_phy.n[6]_i_4\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \sync_reset.n[1]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \sync_reset.n[2]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \sync_reset.n[3]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \sync_reset.n[4]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \sync_two_bits_reg.cnt[0]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \sync_two_bits_reg.cnt[0]_i_1__0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \sync_two_bits_reg.cnt[1]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \sync_two_bits_reg.cnt[1]_i_1__0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \vga_reset.n[1]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \vga_reset.n[2]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \vga_reset.n[3]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \vga_reset.n[4]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \vga_sync.vga_dbg[data][0][7]_i_2\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \vga_sync.vga_dbg[data][1][7]_i_2\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of we_fifo_i_1 : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \we_fifo_i_1__0\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \word_q[0]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \word_q[10]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \word_q[11]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \word_q[12]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \word_q[13]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \word_q[14]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \word_q[15]_i_2\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \word_q[2]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \word_q[3]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \word_q[4]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \word_q[5]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \word_q[6]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \word_q[8]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \word_q[9]_i_1\ : label is "soft_lutpair122";
begin
  led(3) <= \<const0>\;
  led(2) <= \<const0>\;
  led(1) <= \<const0>\;
  led(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
LockLostReseti_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \hdmi/LockLostReset/aRst_int\
    );
\MC_VGA/VGA/display_ram/ram/synth.mem2p_syn_inst/mem2p_76800_8_g.mem2p_76800_8_i\: entity work.system_MC_HDMI_proc_0_0_mem2p_76800_8
     port map (
      addra(16) => \mem2p_76800_8_g.mem2p_76800_8_i_i_3__0_n_0\,
      addra(15) => \mem2p_76800_8_g.mem2p_76800_8_i_i_4__0_n_0\,
      addra(14) => \mem2p_76800_8_g.mem2p_76800_8_i_i_5__0_n_0\,
      addra(13) => \mem2p_76800_8_g.mem2p_76800_8_i_i_6__0_n_0\,
      addra(12) => \mem2p_76800_8_g.mem2p_76800_8_i_i_7__0_n_0\,
      addra(11) => \mem2p_76800_8_g.mem2p_76800_8_i_i_8__0_n_0\,
      addra(10) => \mem2p_76800_8_g.mem2p_76800_8_i_i_9__0_n_0\,
      addra(9) => \mem2p_76800_8_g.mem2p_76800_8_i_i_10__0_n_0\,
      addra(8) => \mem2p_76800_8_g.mem2p_76800_8_i_i_11__0_n_0\,
      addra(7) => \mem2p_76800_8_g.mem2p_76800_8_i_i_12__0_n_0\,
      addra(6) => \mem2p_76800_8_g.mem2p_76800_8_i_i_13__0_n_0\,
      addra(5) => \mem2p_76800_8_g.mem2p_76800_8_i_i_14__0_n_0\,
      addra(4) => \mem2p_76800_8_g.mem2p_76800_8_i_i_15__0_n_0\,
      addra(3) => \mem2p_76800_8_g.mem2p_76800_8_i_i_16__0_n_0\,
      addra(2) => \mem2p_76800_8_g.mem2p_76800_8_i_i_17__0_n_0\,
      addra(1) => \mem2p_76800_8_g.mem2p_76800_8_i_i_18__0_n_0\,
      addra(0) => \mem2p_76800_8_g.mem2p_76800_8_i_i_19__0_n_0\,
      addrb(16) => \MC_VGA/VGA/vga_mem_rd/sum_n_89\,
      addrb(15) => \MC_VGA/VGA/vga_mem_rd/sum_n_90\,
      addrb(14) => \MC_VGA/VGA/vga_mem_rd/sum_n_91\,
      addrb(13) => \MC_VGA/VGA/vga_mem_rd/sum_n_92\,
      addrb(12) => \MC_VGA/VGA/vga_mem_rd/sum_n_93\,
      addrb(11) => \MC_VGA/VGA/vga_mem_rd/sum_n_94\,
      addrb(10) => \MC_VGA/VGA/vga_mem_rd/sum_n_95\,
      addrb(9) => \MC_VGA/VGA/vga_mem_rd/sum_n_96\,
      addrb(8) => \MC_VGA/VGA/vga_mem_rd/sum_n_97\,
      addrb(7) => \MC_VGA/VGA/vga_mem_rd/sum_n_98\,
      addrb(6) => \MC_VGA/VGA/vga_mem_rd/sum_n_99\,
      addrb(5) => \MC_VGA/VGA/vga_mem_rd/sum_n_100\,
      addrb(4) => \MC_VGA/VGA/vga_mem_rd/sum_n_101\,
      addrb(3) => \MC_VGA/VGA/vga_mem_rd/sum_n_102\,
      addrb(2) => \MC_VGA/VGA/vga_mem_rd/sum_n_103\,
      addrb(1) => \MC_VGA/VGA/vga_mem_rd/sum_n_104\,
      addrb(0) => \MC_VGA/VGA/vga_mem_rd/sum_n_105\,
      clka => clk_display,
      clkb => clk_display,
      dina(7) => \mem2p_76800_8_g.mem2p_76800_8_i_i_20_n_0\,
      dina(6) => \mem2p_76800_8_g.mem2p_76800_8_i_i_21_n_0\,
      dina(5) => \mem2p_76800_8_g.mem2p_76800_8_i_i_22_n_0\,
      dina(4) => \mem2p_76800_8_g.mem2p_76800_8_i_i_23_n_0\,
      dina(3) => \mem2p_76800_8_g.mem2p_76800_8_i_i_24_n_0\,
      dina(2) => \mem2p_76800_8_g.mem2p_76800_8_i_i_25_n_0\,
      dina(1) => \mem2p_76800_8_g.mem2p_76800_8_i_i_26_n_0\,
      dina(0) => \mem2p_76800_8_g.mem2p_76800_8_i_i_27_n_0\,
      dinb(7 downto 0) => B"00000000",
      douta(7) => \MC_VGA/VGA/display_ram/ram/synth.mem2p_syn_inst/mem2p_76800_8_g.mem2p_76800_8_i_n_0\,
      douta(6) => \MC_VGA/VGA/display_ram/ram/synth.mem2p_syn_inst/mem2p_76800_8_g.mem2p_76800_8_i_n_1\,
      douta(5) => \MC_VGA/VGA/display_ram/ram/synth.mem2p_syn_inst/mem2p_76800_8_g.mem2p_76800_8_i_n_2\,
      douta(4) => \MC_VGA/VGA/display_ram/ram/synth.mem2p_syn_inst/mem2p_76800_8_g.mem2p_76800_8_i_n_3\,
      douta(3) => \MC_VGA/VGA/display_ram/ram/synth.mem2p_syn_inst/mem2p_76800_8_g.mem2p_76800_8_i_n_4\,
      douta(2) => \MC_VGA/VGA/display_ram/ram/synth.mem2p_syn_inst/mem2p_76800_8_g.mem2p_76800_8_i_n_5\,
      douta(1) => \MC_VGA/VGA/display_ram/ram/synth.mem2p_syn_inst/mem2p_76800_8_g.mem2p_76800_8_i_n_6\,
      douta(0) => \MC_VGA/VGA/display_ram/ram/synth.mem2p_syn_inst/mem2p_76800_8_g.mem2p_76800_8_i_n_7\,
      doutb(7 downto 0) => \MC_VGA/VGA/vga_mem_data\(7 downto 0),
      ena => \mem2p_76800_8_g.mem2p_76800_8_i_i_1__0_n_0\,
      enb => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_reg[active_n_0_]\,
      wea(0) => \mem2p_76800_8_g.mem2p_76800_8_i_i_2_n_0\,
      web(0) => '0'
    );
\MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry_n_0\,
      CO(2) => \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry_n_1\,
      CO(1) => \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry_n_2\,
      CO(0) => \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0]\(6 downto 4),
      DI(0) => '0',
      O(3) => \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry_n_4\,
      O(2) => \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry_n_5\,
      O(1) => \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry_n_6\,
      O(0) => \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry_n_7\,
      S(3) => \minusOp[0]_carry_i_1_n_0\,
      S(2) => \minusOp[0]_carry_i_2_n_0\,
      S(1) => \minusOp[0]_carry_i_3_n_0\,
      S(0) => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0]\(3)
    );
\MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry_n_0\,
      CO(3) => \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry__0_n_0\,
      CO(2) => \NLW_MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry__0_CO_UNCONNECTED\(2),
      CO(1) => \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry__0_n_2\,
      CO(0) => \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0]\(9 downto 8),
      DI(0) => '0',
      O(3) => \NLW_MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry__0_O_UNCONNECTED\(3),
      O(2) => \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry__0_n_5\,
      O(1) => \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry__0_n_6\,
      O(0) => \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry__0_n_7\,
      S(3) => '1',
      S(2) => \minusOp[0]_carry__0_i_1_n_0\,
      S(1) => \minusOp[0]_carry__0_i_2_n_0\,
      S(0) => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0]\(7)
    );
\MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry_n_0\,
      CO(2) => \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry_n_1\,
      CO(1) => \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry_n_2\,
      CO(0) => \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry_n_3\,
      CYINIT => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1]\(0),
      DI(3 downto 0) => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1]\(4 downto 1),
      O(3) => \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry_n_4\,
      O(2) => \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry_n_5\,
      O(1) => \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry_n_6\,
      O(0) => \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry_n_7\,
      S(3) => \minusOp[1]_carry_i_1_n_0\,
      S(2) => \minusOp[1]_carry_i_2_n_0\,
      S(1) => \minusOp[1]_carry_i_3_n_0\,
      S(0) => \minusOp[1]_carry_i_4_n_0\
    );
\MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry_n_0\,
      CO(3) => \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry__0_n_0\,
      CO(2) => \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry__0_n_1\,
      CO(1) => \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry__0_n_2\,
      CO(0) => \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1]\(8 downto 6),
      DI(0) => '0',
      O(3) => \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry__0_n_4\,
      O(2) => \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry__0_n_5\,
      O(1) => \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry__0_n_6\,
      O(0) => \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry__0_n_7\,
      S(3) => \minusOp[1]_carry__0_i_1_n_0\,
      S(2) => \minusOp[1]_carry__0_i_2_n_0\,
      S(1) => \minusOp[1]_carry__0_i_3_n_0\,
      S(0) => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1]\(5)
    );
\MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry__0_n_0\,
      CO(3 downto 1) => \NLW_MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1]\(9),
      O(3 downto 0) => \NLW_MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \minusOp[1]_carry__1_i_1_n_0\
    );
\MC_VGA/VGA/vga_mem_rd/C_Sync/ok0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \MC_VGA/VGA/vga_mem_rd/C_Sync/ok0_carry_n_0\,
      CO(2) => \MC_VGA/VGA/vga_mem_rd/C_Sync/ok0_carry_n_1\,
      CO(1) => \MC_VGA/VGA/vga_mem_rd/C_Sync/ok0_carry_n_2\,
      CO(0) => \MC_VGA/VGA/vga_mem_rd/C_Sync/ok0_carry_n_3\,
      CYINIT => '0',
      DI(3) => ok0_carry_i_1_n_0,
      DI(2 downto 1) => B"00",
      DI(0) => \ok0_carry_i_2__0_n_0\,
      O(3 downto 0) => \NLW_MC_VGA/VGA/vga_mem_rd/C_Sync/ok0_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \ok0_carry_i_3__0_n_0\,
      S(2) => \ok0_carry_i_4__0_n_0\,
      S(1) => \ok0_carry_i_5__0_n_0\,
      S(0) => \ok0_carry_i_6__0_n_0\
    );
\MC_VGA/VGA/vga_mem_rd/C_Sync/ok0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \MC_VGA/VGA/vga_mem_rd/C_Sync/ok0_carry_n_0\,
      CO(3 downto 1) => \NLW_MC_VGA/VGA/vga_mem_rd/C_Sync/ok0_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \MC_VGA/VGA/vga_mem_rd/C_Sync/ok0\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_MC_VGA/VGA/vga_mem_rd/C_Sync/ok0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \ok0_carry__0_i_1_n_6\
    );
\MC_VGA/VGA/vga_mem_rd/C_Sync/ok1_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \MC_VGA/VGA/vga_mem_rd/C_Sync/ok1_carry_n_0\,
      CO(2) => \MC_VGA/VGA/vga_mem_rd/C_Sync/ok1_carry_n_1\,
      CO(1) => \MC_VGA/VGA/vga_mem_rd/C_Sync/ok1_carry_n_2\,
      CO(0) => \MC_VGA/VGA/vga_mem_rd/C_Sync/ok1_carry_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \ok1_carry_i_1__0_n_0\,
      DI(1) => '0',
      DI(0) => ok1_carry_i_2_n_0,
      O(3 downto 0) => \NLW_MC_VGA/VGA/vga_mem_rd/C_Sync/ok1_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0]_carry__1_n_6\,
      S(2) => ok1_carry_i_3_n_0,
      S(1) => \ok1_carry_i_4__0_n_0\,
      S(0) => \ok1_carry_i_5__0_n_0\
    );
\MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0]_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0]_carry_n_0\,
      CO(2) => \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0]_carry_n_1\,
      CO(1) => \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0]_carry_n_2\,
      CO(0) => \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0]_carry_n_3\,
      CYINIT => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0]\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0]\(4 downto 1),
      S(3 downto 0) => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0]\(4 downto 1)
    );
\MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0]_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0]_carry_n_0\,
      CO(3) => \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0]_carry__0_n_0\,
      CO(2) => \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0]_carry__0_n_1\,
      CO(1) => \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0]_carry__0_n_2\,
      CO(0) => \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0]_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0]\(8 downto 5),
      S(3 downto 0) => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0]\(8 downto 5)
    );
\MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0]_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0]_carry__0_n_0\,
      CO(3 downto 1) => \NLW_MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0]_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0]\(10),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0]_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0]_carry__1_n_6\,
      O(0) => \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0]\(9),
      S(3 downto 1) => B"001",
      S(0) => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0]\(9)
    );
\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \sync_c_q[0][0]_i_1_n_0\,
      Q => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0]\(0),
      R => \MC_VGA/VGA/rst\
    );
\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \sync_c_q[0][1]_i_1_n_0\,
      Q => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0]\(1),
      R => \MC_VGA/VGA/rst\
    );
\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \sync_c_q[0][2]_i_1_n_0\,
      Q => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0]\(2),
      R => \MC_VGA/VGA/rst\
    );
\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \sync_c_q[0][3]_i_1_n_0\,
      Q => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0]\(3),
      R => \MC_VGA/VGA/rst\
    );
\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \sync_c_q[0][4]_i_1_n_0\,
      Q => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0]\(4),
      R => \MC_VGA/VGA/rst\
    );
\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \sync_c_q[0][5]_i_1_n_0\,
      Q => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0]\(5),
      R => \MC_VGA/VGA/rst\
    );
\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \sync_c_q[0][6]_i_1_n_0\,
      Q => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0]\(6),
      R => \MC_VGA/VGA/rst\
    );
\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \sync_c_q[0][7]_i_1_n_0\,
      Q => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0]\(7),
      R => \MC_VGA/VGA/rst\
    );
\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \sync_c_q[0][8]_i_1_n_0\,
      Q => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0]\(8),
      R => \MC_VGA/VGA/rst\
    );
\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \sync_c_q[0][9]_i_1_n_0\,
      Q => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0]\(9),
      R => \MC_VGA/VGA/rst\
    );
\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \MC_VGA/VGA/vga_mem_rd/C_Sync/v[1]\(0),
      Q => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1]\(0),
      R => \MC_VGA/VGA/rst\
    );
\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \MC_VGA/VGA/vga_mem_rd/C_Sync/v[1]\(1),
      Q => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1]\(1),
      R => \MC_VGA/VGA/rst\
    );
\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \MC_VGA/VGA/vga_mem_rd/C_Sync/v[1]\(2),
      Q => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1]\(2),
      R => \MC_VGA/VGA/rst\
    );
\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \MC_VGA/VGA/vga_mem_rd/C_Sync/v[1]\(3),
      Q => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1]\(3),
      R => \MC_VGA/VGA/rst\
    );
\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \MC_VGA/VGA/vga_mem_rd/C_Sync/v[1]\(4),
      Q => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1]\(4),
      R => \MC_VGA/VGA/rst\
    );
\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \MC_VGA/VGA/vga_mem_rd/C_Sync/v[1]\(5),
      Q => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1]\(5),
      R => \MC_VGA/VGA/rst\
    );
\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \MC_VGA/VGA/vga_mem_rd/C_Sync/v[1]\(6),
      Q => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1]\(6),
      R => \MC_VGA/VGA/rst\
    );
\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \MC_VGA/VGA/vga_mem_rd/C_Sync/v[1]\(7),
      Q => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1]\(7),
      R => \MC_VGA/VGA/rst\
    );
\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg[1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \MC_VGA/VGA/vga_mem_rd/C_Sync/v[1]\(8),
      Q => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1]\(8),
      R => \MC_VGA/VGA/rst\
    );
\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg[1][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \MC_VGA/VGA/vga_mem_rd/C_Sync/v[1]\(9),
      Q => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1]\(9),
      R => \MC_VGA/VGA/rst\
    );
\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_reg[Hsync]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \sync[Hsync]_i_1_n_0\,
      Q => \MC_VGA/VGA/vga_mem_rd/sync[Hsync]\,
      R => '0'
    );
\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_reg[Vsync]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \sync[Vsync]_i_1_n_0\,
      Q => \MC_VGA/VGA/vga_mem_rd/sync[Vsync]\,
      R => '0'
    );
\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_reg[active]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \sync[active]_i_1_n_0\,
      Q => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_reg[active_n_0_]\,
      R => '0'
    );
\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_reg[c][0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => \sync[c][0][4]_i_2_n_0\,
      D => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0]\(0),
      Q => \MC_VGA/VGA/vga_mem_rd/sync[c][0]\(0),
      R => \sync[c][0][4]_i_1_n_0\
    );
\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_reg[c][0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => \sync[c][0][4]_i_2_n_0\,
      D => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0]\(1),
      Q => \MC_VGA/VGA/vga_mem_rd/sync[c][0]\(1),
      R => \sync[c][0][4]_i_1_n_0\
    );
\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_reg[c][0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => \sync[c][0][4]_i_2_n_0\,
      D => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0]\(2),
      Q => \MC_VGA/VGA/vga_mem_rd/sync[c][0]\(2),
      R => \sync[c][0][4]_i_1_n_0\
    );
\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_reg[c][0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => \sync[c][0][4]_i_2_n_0\,
      D => \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry_n_7\,
      Q => \MC_VGA/VGA/vga_mem_rd/sync[c][0]\(3),
      R => \sync[c][0][4]_i_1_n_0\
    );
\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_reg[c][0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => \sync[c][0][4]_i_2_n_0\,
      D => \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry_n_6\,
      Q => \MC_VGA/VGA/vga_mem_rd/sync[c][0]\(4),
      R => \sync[c][0][4]_i_1_n_0\
    );
\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_reg[c][1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => \sync[c][0][4]_i_2_n_0\,
      D => \sync[c][1][0]_i_1_n_0\,
      Q => \MC_VGA/VGA/vga_mem_rd/sync[c][1]\(0),
      R => \sync[c][1][5]_i_1_n_0\
    );
\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_reg[c][1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => \sync[c][0][4]_i_2_n_0\,
      D => \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry_n_7\,
      Q => \MC_VGA/VGA/vga_mem_rd/sync[c][1]\(1),
      R => \sync[c][1][5]_i_1_n_0\
    );
\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_reg[c][1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => \sync[c][0][4]_i_2_n_0\,
      D => \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry_n_6\,
      Q => \MC_VGA/VGA/vga_mem_rd/sync[c][1]\(2),
      R => \sync[c][1][5]_i_1_n_0\
    );
\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_reg[c][1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => \sync[c][0][4]_i_2_n_0\,
      D => \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry_n_5\,
      Q => \MC_VGA/VGA/vga_mem_rd/sync[c][1]\(3),
      R => \sync[c][1][5]_i_1_n_0\
    );
\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_reg[c][1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => \sync[c][0][4]_i_2_n_0\,
      D => \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry_n_4\,
      Q => \MC_VGA/VGA/vga_mem_rd/sync[c][1]\(4),
      R => \sync[c][1][5]_i_1_n_0\
    );
\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_reg[c][1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => \sync[c][0][4]_i_2_n_0\,
      D => \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry__0_n_7\,
      Q => \MC_VGA/VGA/vga_mem_rd/sync[c][1]\(5),
      R => \sync[c][1][5]_i_1_n_0\
    );
\MC_VGA/VGA/vga_mem_rd/sum\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7) => \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry__0_n_4\,
      A(6) => \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry__0_n_5\,
      A(5) => \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry__0_n_6\,
      A(4) => \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry__0_n_7\,
      A(3) => \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry_n_4\,
      A(2) => \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry_n_5\,
      A(1) => \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry_n_6\,
      A(0) => \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry_n_7\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_MC_VGA/VGA/vga_mem_rd/sum_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000101000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_MC_VGA/VGA/vga_mem_rd/sum_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 9) => B"000000000000000000000000000000000000000",
      C(8) => \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry__0_n_5\,
      C(7) => \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry__0_n_6\,
      C(6) => \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry__0_n_7\,
      C(5) => \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry_n_4\,
      C(4) => \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry_n_5\,
      C(3) => \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry_n_6\,
      C(2) => \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry_n_7\,
      C(1 downto 0) => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0]\(2 downto 1),
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_MC_VGA/VGA/vga_mem_rd/sum_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_MC_VGA/VGA/vga_mem_rd/sum_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => \sync[c][0][4]_i_2_n_0\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => \sync[c][0][4]_i_2_n_0\,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => clk_display,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_MC_VGA/VGA/vga_mem_rd/sum_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => \NLW_MC_VGA/VGA/vga_mem_rd/sum_OVERFLOW_UNCONNECTED\,
      P(47 downto 19) => \NLW_MC_VGA/VGA/vga_mem_rd/sum_P_UNCONNECTED\(47 downto 19),
      P(18) => \MC_VGA/VGA/vga_mem_rd/sum_n_87\,
      P(17) => \MC_VGA/VGA/vga_mem_rd/sum_n_88\,
      P(16) => \MC_VGA/VGA/vga_mem_rd/sum_n_89\,
      P(15) => \MC_VGA/VGA/vga_mem_rd/sum_n_90\,
      P(14) => \MC_VGA/VGA/vga_mem_rd/sum_n_91\,
      P(13) => \MC_VGA/VGA/vga_mem_rd/sum_n_92\,
      P(12) => \MC_VGA/VGA/vga_mem_rd/sum_n_93\,
      P(11) => \MC_VGA/VGA/vga_mem_rd/sum_n_94\,
      P(10) => \MC_VGA/VGA/vga_mem_rd/sum_n_95\,
      P(9) => \MC_VGA/VGA/vga_mem_rd/sum_n_96\,
      P(8) => \MC_VGA/VGA/vga_mem_rd/sum_n_97\,
      P(7) => \MC_VGA/VGA/vga_mem_rd/sum_n_98\,
      P(6) => \MC_VGA/VGA/vga_mem_rd/sum_n_99\,
      P(5) => \MC_VGA/VGA/vga_mem_rd/sum_n_100\,
      P(4) => \MC_VGA/VGA/vga_mem_rd/sum_n_101\,
      P(3) => \MC_VGA/VGA/vga_mem_rd/sum_n_102\,
      P(2) => \MC_VGA/VGA/vga_mem_rd/sum_n_103\,
      P(1) => \MC_VGA/VGA/vga_mem_rd/sum_n_104\,
      P(0) => \MC_VGA/VGA/vga_mem_rd/sum_n_105\,
      PATTERNBDETECT => \NLW_MC_VGA/VGA/vga_mem_rd/sum_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_MC_VGA/VGA/vga_mem_rd/sum_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_MC_VGA/VGA/vga_mem_rd/sum_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => \sync[c][1][5]_i_1_n_0\,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => \sync[c][0][4]_i_1_n_0\,
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_MC_VGA/VGA/vga_mem_rd/sum_UNDERFLOW_UNCONNECTED\
    );
\MC_VGA/VGA/vga_mem_rd/vga_out_reg[data][0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[data_n_0_][0]\(0),
      Q => \vga_out[data][0]\(0),
      R => '0'
    );
\MC_VGA/VGA/vga_mem_rd/vga_out_reg[data][0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[data_n_0_][0]\(1),
      Q => \vga_out[data][0]\(1),
      R => '0'
    );
\MC_VGA/VGA/vga_mem_rd/vga_out_reg[data][0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[data_n_0_][0]\(2),
      Q => \vga_out[data][0]\(2),
      R => '0'
    );
\MC_VGA/VGA/vga_mem_rd/vga_out_reg[data][0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[data_n_0_][0]\(3),
      Q => \vga_out[data][0]\(3),
      R => '0'
    );
\MC_VGA/VGA/vga_mem_rd/vga_out_reg[data][0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[data_n_0_][0]\(4),
      Q => \vga_out[data][0]\(4),
      R => '0'
    );
\MC_VGA/VGA/vga_mem_rd/vga_out_reg[data][0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[data_n_0_][0]\(5),
      Q => \vga_out[data][0]\(5),
      R => '0'
    );
\MC_VGA/VGA/vga_mem_rd/vga_out_reg[data][0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[data_n_0_][0]\(6),
      Q => \vga_out[data][0]\(6),
      R => '0'
    );
\MC_VGA/VGA/vga_mem_rd/vga_out_reg[data][0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[data_n_0_][0]\(7),
      Q => \vga_out[data][0]\(7),
      R => '0'
    );
\MC_VGA/VGA/vga_mem_rd/vga_out_reg[sync][active]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][active_n_0_]\,
      Q => \vga_out[sync][active]\,
      R => '0'
    );
\MC_VGA/VGA/vga_mem_rd/vga_out_reg[sync][c][0][0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][0][0]_srl2_n_0\,
      Q => p_1_in(0),
      R => '0'
    );
\MC_VGA/VGA/vga_mem_rd/vga_out_reg[sync][c][0][1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][0][1]_srl2_n_0\,
      Q => p_1_in(1),
      R => '0'
    );
\MC_VGA/VGA/vga_mem_rd/vga_out_reg[sync][c][0][2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][0][2]_srl2_n_0\,
      Q => p_1_in(2),
      R => '0'
    );
\MC_VGA/VGA/vga_mem_rd/vga_out_reg[sync][c][0][3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][0][3]_srl2_n_0\,
      Q => p_1_in(3),
      R => '0'
    );
\MC_VGA/VGA/vga_mem_rd/vga_out_reg[sync][c][0][4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][0][4]_srl2_n_0\,
      Q => p_1_in(4),
      R => '0'
    );
\MC_VGA/VGA/vga_mem_rd/vga_out_reg[sync][c][1][0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1][0]_srl2_n_0\,
      Q => p_0_in(0),
      R => '0'
    );
\MC_VGA/VGA/vga_mem_rd/vga_out_reg[sync][c][1][1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1][1]_srl2_n_0\,
      Q => p_0_in(1),
      R => '0'
    );
\MC_VGA/VGA/vga_mem_rd/vga_out_reg[sync][c][1][2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1][2]_srl2_n_0\,
      Q => p_0_in(2),
      R => '0'
    );
\MC_VGA/VGA/vga_mem_rd/vga_out_reg[sync][c][1][3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1][3]_srl2_n_0\,
      Q => p_0_in(3),
      R => '0'
    );
\MC_VGA/VGA/vga_mem_rd/vga_out_reg[sync][c][1][4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1][4]_srl2_n_0\,
      Q => p_0_in(4),
      R => '0'
    );
\MC_VGA/VGA/vga_mem_rd/vga_out_reg[sync][c][1][5]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1][5]_srl2_n_0\,
      Q => p_0_in(5),
      R => '0'
    );
\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[data][0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \MC_VGA/VGA/vga_mem_data\(0),
      Q => \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[data_n_0_][0]\(0),
      R => \vga_q_q[data][0][7]_i_1_n_0\
    );
\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[data][0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \MC_VGA/VGA/vga_mem_data\(1),
      Q => \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[data_n_0_][0]\(1),
      R => \vga_q_q[data][0][7]_i_1_n_0\
    );
\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[data][0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \MC_VGA/VGA/vga_mem_data\(2),
      Q => \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[data_n_0_][0]\(2),
      R => \vga_q_q[data][0][7]_i_1_n_0\
    );
\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[data][0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \MC_VGA/VGA/vga_mem_data\(3),
      Q => \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[data_n_0_][0]\(3),
      R => \vga_q_q[data][0][7]_i_1_n_0\
    );
\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[data][0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \MC_VGA/VGA/vga_mem_data\(4),
      Q => \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[data_n_0_][0]\(4),
      R => \vga_q_q[data][0][7]_i_1_n_0\
    );
\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[data][0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \MC_VGA/VGA/vga_mem_data\(5),
      Q => \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[data_n_0_][0]\(5),
      R => \vga_q_q[data][0][7]_i_1_n_0\
    );
\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[data][0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \MC_VGA/VGA/vga_mem_data\(6),
      Q => \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[data_n_0_][0]\(6),
      R => \vga_q_q[data][0][7]_i_1_n_0\
    );
\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[data][0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \MC_VGA/VGA/vga_mem_data\(7),
      Q => \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[data_n_0_][0]\(7),
      R => \vga_q_q[data][0][7]_i_1_n_0\
    );
\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][active]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \MC_VGA/VGA/vga_mem_rd/vga_q_reg[sync][active_n_0_]\,
      Q => \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][active_n_0_]\,
      R => '0'
    );
\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][0][0]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk_display,
      D => \MC_VGA/VGA/vga_mem_rd/sync[c][0]\(0),
      Q => \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][0][0]_srl2_n_0\
    );
\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][0][1]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk_display,
      D => \MC_VGA/VGA/vga_mem_rd/sync[c][0]\(1),
      Q => \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][0][1]_srl2_n_0\
    );
\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][0][2]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk_display,
      D => \MC_VGA/VGA/vga_mem_rd/sync[c][0]\(2),
      Q => \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][0][2]_srl2_n_0\
    );
\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][0][3]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk_display,
      D => \MC_VGA/VGA/vga_mem_rd/sync[c][0]\(3),
      Q => \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][0][3]_srl2_n_0\
    );
\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][0][4]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk_display,
      D => \MC_VGA/VGA/vga_mem_rd/sync[c][0]\(4),
      Q => \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][0][4]_srl2_n_0\
    );
\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1][0]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk_display,
      D => \MC_VGA/VGA/vga_mem_rd/sync[c][1]\(0),
      Q => \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1][0]_srl2_n_0\
    );
\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1][1]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk_display,
      D => \MC_VGA/VGA/vga_mem_rd/sync[c][1]\(1),
      Q => \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1][1]_srl2_n_0\
    );
\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1][2]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk_display,
      D => \MC_VGA/VGA/vga_mem_rd/sync[c][1]\(2),
      Q => \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1][2]_srl2_n_0\
    );
\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1][3]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk_display,
      D => \MC_VGA/VGA/vga_mem_rd/sync[c][1]\(3),
      Q => \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1][3]_srl2_n_0\
    );
\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1][4]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk_display,
      D => \MC_VGA/VGA/vga_mem_rd/sync[c][1]\(4),
      Q => \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1][4]_srl2_n_0\
    );
\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1][5]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk_display,
      D => \MC_VGA/VGA/vga_mem_rd/sync[c][1]\(5),
      Q => \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1][5]_srl2_n_0\
    );
\MC_VGA/VGA/vga_mem_rd/vga_q_reg[sync][active]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_reg[active_n_0_]\,
      Q => \MC_VGA/VGA/vga_mem_rd/vga_q_reg[sync][active_n_0_]\,
      R => '0'
    );
\MC_VGA/VGA/vga_reset.n_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => \VGA/rst0_n_0\,
      D => \vga_reset.n[0]_i_1_n_0\,
      Q => \MC_VGA/VGA/vga_reset.n_reg_n_0_\(0),
      R => '0'
    );
\MC_VGA/VGA/vga_reset.n_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => \VGA/rst0_n_0\,
      D => \vga_reset.n[1]_i_1_n_0\,
      Q => \MC_VGA/VGA/vga_reset.n_reg_n_0_\(1),
      R => '0'
    );
\MC_VGA/VGA/vga_reset.n_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => \VGA/rst0_n_0\,
      D => \vga_reset.n[2]_i_1_n_0\,
      Q => \MC_VGA/VGA/vga_reset.n_reg_n_0_\(2),
      R => '0'
    );
\MC_VGA/VGA/vga_reset.n_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => \VGA/rst0_n_0\,
      D => \vga_reset.n[3]_i_1_n_0\,
      Q => \MC_VGA/VGA/vga_reset.n_reg\(3),
      R => '0'
    );
\MC_VGA/VGA/vga_reset.n_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => \VGA/rst0_n_0\,
      D => \vga_reset.n[4]_i_1_n_0\,
      Q => \MC_VGA/VGA/vga_reset.n_reg\(4),
      R => '0'
    );
\MC_VGA/VGA/vga_reset.n_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => \VGA/rst0_n_0\,
      D => \vga_reset.n[5]_i_1_n_0\,
      Q => \MC_VGA/VGA/vga_reset.n_reg\(5),
      R => '0'
    );
\MC_VGA/VGA/vga_rst_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \VGA/rst0_n_0\,
      Q => \MC_VGA/VGA/rst\,
      R => '0'
    );
\MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_proc,
      CE => \bypass_blk.bypass_sync_c_q[1][7]_i_1_n_0\,
      D => \bypass_blk._bypass_sync.cpt_reset[0]_i_1_n_0\,
      Q => \MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg\(0),
      R => '0'
    );
\MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_proc,
      CE => \bypass_blk.bypass_sync_c_q[1][7]_i_1_n_0\,
      D => \bypass_blk._bypass_sync.cpt_reset[1]_i_1_n_0\,
      Q => \MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg\(1),
      R => '0'
    );
\MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_proc,
      CE => \bypass_blk.bypass_sync_c_q[1][7]_i_1_n_0\,
      D => \bypass_blk._bypass_sync.cpt_reset[2]_i_1_n_0\,
      Q => \MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg\(2),
      R => '0'
    );
\MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_proc,
      CE => \bypass_blk.bypass_sync_c_q[1][7]_i_1_n_0\,
      D => \bypass_blk._bypass_sync.cpt_reset[3]_i_1_n_0\,
      Q => \MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg\(3),
      R => '0'
    );
\MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_proc,
      CE => \bypass_blk.bypass_sync_c_q[1][7]_i_1_n_0\,
      D => \bypass_blk._bypass_sync.cpt_reset[4]_i_1_n_0\,
      Q => \MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg\(4),
      R => '0'
    );
\MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_proc,
      CE => \bypass_blk.bypass_sync_c_q[1][7]_i_1_n_0\,
      D => \bypass_blk._bypass_sync.cpt_reset[5]_i_1_n_0\,
      Q => \MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg\(5),
      R => '0'
    );
\MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_proc,
      CE => \bypass_blk.bypass_sync_c_q[1][7]_i_1_n_0\,
      D => \bypass_blk._bypass_sync.cpt_reset[6]_i_1_n_0\,
      Q => \MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg\(6),
      R => '0'
    );
\MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_proc,
      CE => \bypass_blk.bypass_display_mem_ctl_reg[addr]_i_1_n_0\,
      D => \MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]__0\(0),
      Q => \MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr_n_0_]\(0),
      R => '0'
    );
\MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_proc,
      CE => \bypass_blk.bypass_display_mem_ctl_reg[addr]_i_1_n_0\,
      D => \MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]__0\(10),
      Q => \MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr_n_0_]\(10),
      R => '0'
    );
\MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_proc,
      CE => \bypass_blk.bypass_display_mem_ctl_reg[addr]_i_1_n_0\,
      D => \MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]__0\(11),
      Q => \MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr_n_0_]\(11),
      R => '0'
    );
\MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_proc,
      CE => \bypass_blk.bypass_display_mem_ctl_reg[addr]_i_1_n_0\,
      D => \MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]__0\(12),
      Q => \MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr_n_0_]\(12),
      R => '0'
    );
\MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_proc,
      CE => \bypass_blk.bypass_display_mem_ctl_reg[addr]_i_1_n_0\,
      D => \MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]__0\(13),
      Q => \MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr_n_0_]\(13),
      R => '0'
    );
\MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_proc,
      CE => \bypass_blk.bypass_display_mem_ctl_reg[addr]_i_1_n_0\,
      D => \MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]__0\(14),
      Q => \MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr_n_0_]\(14),
      R => '0'
    );
\MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_proc,
      CE => \bypass_blk.bypass_display_mem_ctl_reg[addr]_i_1_n_0\,
      D => \MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]__0\(15),
      Q => \MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr_n_0_]\(15),
      R => '0'
    );
\MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_proc,
      CE => \bypass_blk.bypass_display_mem_ctl_reg[addr]_i_1_n_0\,
      D => \MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]__0\(16),
      Q => \MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr_n_0_]\(16),
      R => '0'
    );
\MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_proc,
      CE => \bypass_blk.bypass_display_mem_ctl_reg[addr]_i_1_n_0\,
      D => \MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]__0\(1),
      Q => \MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr_n_0_]\(1),
      R => '0'
    );
\MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_proc,
      CE => \bypass_blk.bypass_display_mem_ctl_reg[addr]_i_1_n_0\,
      D => \MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]__0\(2),
      Q => \MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr_n_0_]\(2),
      R => '0'
    );
\MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_proc,
      CE => \bypass_blk.bypass_display_mem_ctl_reg[addr]_i_1_n_0\,
      D => \MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]__0\(3),
      Q => \MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr_n_0_]\(3),
      R => '0'
    );
\MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_proc,
      CE => \bypass_blk.bypass_display_mem_ctl_reg[addr]_i_1_n_0\,
      D => \MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]__0\(4),
      Q => \MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr_n_0_]\(4),
      R => '0'
    );
\MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_proc,
      CE => \bypass_blk.bypass_display_mem_ctl_reg[addr]_i_1_n_0\,
      D => \MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]__0\(5),
      Q => \MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr_n_0_]\(5),
      R => '0'
    );
\MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_proc,
      CE => \bypass_blk.bypass_display_mem_ctl_reg[addr]_i_1_n_0\,
      D => \MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]__0\(6),
      Q => \MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr_n_0_]\(6),
      R => '0'
    );
\MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_proc,
      CE => \bypass_blk.bypass_display_mem_ctl_reg[addr]_i_1_n_0\,
      D => \MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]__0\(7),
      Q => \MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr_n_0_]\(7),
      R => '0'
    );
\MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_proc,
      CE => \bypass_blk.bypass_display_mem_ctl_reg[addr]_i_1_n_0\,
      D => \MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]__0\(8),
      Q => \MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr_n_0_]\(8),
      R => '0'
    );
\MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_proc,
      CE => \bypass_blk.bypass_display_mem_ctl_reg[addr]_i_1_n_0\,
      D => \MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]__0\(9),
      Q => \MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr_n_0_]\(9),
      R => '0'
    );
\MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7) => \bypass_blk.bypass_sync_c_q[1][7]_i_2_n_0\,
      A(6) => \bypass_blk.bypass_sync_c_q[1][6]_i_1_n_0\,
      A(5) => \bypass_blk.bypass_sync_c_q[1][5]_i_1_n_0\,
      A(4) => \bypass_blk.bypass_sync_c_q[1][4]_i_1_n_0\,
      A(3) => \bypass_blk.bypass_sync_c_q[1][3]_i_1_n_0\,
      A(2) => \bypass_blk.bypass_sync_c_q[1][2]_i_1_n_0\,
      A(1) => \bypass_blk.bypass_sync_c_q[1][1]_i_1_n_0\,
      A(0) => \bypass_blk.bypass_sync_c_q[1][0]_i_1_n_0\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000101000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 9) => B"000000000000000000000000000000000000000",
      C(8) => \bypass_blk.bypass_sync_c_q[0][8]_i_1_n_0\,
      C(7) => \bypass_blk.bypass_sync_c_q[0][7]_i_1_n_0\,
      C(6) => \bypass_blk.bypass_sync_c_q[0][6]_i_1_n_0\,
      C(5) => \bypass_blk.bypass_sync_c_q[0][5]_i_1_n_0\,
      C(4) => \bypass_blk.bypass_sync_c_q[0][4]_i_1_n_0\,
      C(3) => \bypass_blk.bypass_sync_c_q[0][3]_i_1_n_0\,
      C(2) => \bypass_blk.bypass_sync_c_q[0][2]_i_1_n_0\,
      C(1) => \bypass_blk.bypass_sync_c_q[0][1]_i_1_n_0\,
      C(0) => \bypass_blk.bypass_sync_c_q[0][0]_i_1_n_0\,
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '1',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \bypass_blk.bypass_display_mem_ctl_reg[addr]_i_1_n_0\,
      CLK => clk_proc,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => \NLW_MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]_OVERFLOW_UNCONNECTED\,
      P(47 downto 22) => \NLW_MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]_P_UNCONNECTED\(47 downto 22),
      P(21) => \MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr_n_84_]\,
      P(20) => \MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr_n_85_]\,
      P(19) => \MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr_n_86_]\,
      P(18) => \MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr_n_87_]\,
      P(17) => \MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr_n_88_]\,
      P(16 downto 0) => \MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]__0\(16 downto 0),
      PATTERNBDETECT => \NLW_MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => \bypass_blk.bypass_sync_c_q[1][7]_i_1_n_0\,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => \bypass_blk.bypass_sync_c_q[1][7]_i_1_n_0\,
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]_UNDERFLOW_UNCONNECTED\
    );
\MC_VGA/bypass_blk.bypass_sync_c_q_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_proc,
      CE => '1',
      D => \bypass_blk.bypass_sync_c_q[0][0]_i_1_n_0\,
      Q => \MC_VGA/bypass_blk.bypass_sync_c_q_reg_n_0_[0]\(0),
      R => \bypass_blk.bypass_sync_c_q[1][7]_i_1_n_0\
    );
\MC_VGA/bypass_blk.bypass_sync_c_q_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_proc,
      CE => '1',
      D => \bypass_blk.bypass_sync_c_q[0][1]_i_1_n_0\,
      Q => \MC_VGA/bypass_blk.bypass_sync_c_q_reg_n_0_[0]\(1),
      R => \bypass_blk.bypass_sync_c_q[1][7]_i_1_n_0\
    );
\MC_VGA/bypass_blk.bypass_sync_c_q_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_proc,
      CE => '1',
      D => \bypass_blk.bypass_sync_c_q[0][2]_i_1_n_0\,
      Q => \MC_VGA/bypass_blk.bypass_sync_c_q_reg_n_0_[0]\(2),
      R => \bypass_blk.bypass_sync_c_q[1][7]_i_1_n_0\
    );
\MC_VGA/bypass_blk.bypass_sync_c_q_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_proc,
      CE => '1',
      D => \bypass_blk.bypass_sync_c_q[0][3]_i_1_n_0\,
      Q => \MC_VGA/bypass_blk.bypass_sync_c_q_reg_n_0_[0]\(3),
      R => \bypass_blk.bypass_sync_c_q[1][7]_i_1_n_0\
    );
\MC_VGA/bypass_blk.bypass_sync_c_q_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_proc,
      CE => '1',
      D => \bypass_blk.bypass_sync_c_q[0][4]_i_1_n_0\,
      Q => \MC_VGA/bypass_blk.bypass_sync_c_q_reg_n_0_[0]\(4),
      R => \bypass_blk.bypass_sync_c_q[1][7]_i_1_n_0\
    );
\MC_VGA/bypass_blk.bypass_sync_c_q_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_proc,
      CE => '1',
      D => \bypass_blk.bypass_sync_c_q[0][5]_i_1_n_0\,
      Q => \MC_VGA/bypass_blk.bypass_sync_c_q_reg_n_0_[0]\(5),
      R => \bypass_blk.bypass_sync_c_q[1][7]_i_1_n_0\
    );
\MC_VGA/bypass_blk.bypass_sync_c_q_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_proc,
      CE => '1',
      D => \bypass_blk.bypass_sync_c_q[0][6]_i_1_n_0\,
      Q => \MC_VGA/bypass_blk.bypass_sync_c_q_reg_n_0_[0]\(6),
      R => \bypass_blk.bypass_sync_c_q[1][7]_i_1_n_0\
    );
\MC_VGA/bypass_blk.bypass_sync_c_q_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_proc,
      CE => '1',
      D => \bypass_blk.bypass_sync_c_q[0][7]_i_1_n_0\,
      Q => \MC_VGA/bypass_blk.bypass_sync_c_q_reg_n_0_[0]\(7),
      R => \bypass_blk.bypass_sync_c_q[1][7]_i_1_n_0\
    );
\MC_VGA/bypass_blk.bypass_sync_c_q_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_proc,
      CE => '1',
      D => \bypass_blk.bypass_sync_c_q[0][8]_i_1_n_0\,
      Q => \MC_VGA/bypass_blk.bypass_sync_c_q_reg_n_0_[0]\(8),
      R => \bypass_blk.bypass_sync_c_q[1][7]_i_1_n_0\
    );
\MC_VGA/bypass_blk.bypass_sync_c_q_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_proc,
      CE => '1',
      D => \bypass_blk.bypass_sync_c_q[1][0]_i_1_n_0\,
      Q => \MC_VGA/bypass_blk.bypass_sync_c_q_reg_n_0_[1]\(0),
      R => \bypass_blk.bypass_sync_c_q[1][7]_i_1_n_0\
    );
\MC_VGA/bypass_blk.bypass_sync_c_q_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_proc,
      CE => '1',
      D => \bypass_blk.bypass_sync_c_q[1][1]_i_1_n_0\,
      Q => \MC_VGA/bypass_blk.bypass_sync_c_q_reg_n_0_[1]\(1),
      R => \bypass_blk.bypass_sync_c_q[1][7]_i_1_n_0\
    );
\MC_VGA/bypass_blk.bypass_sync_c_q_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_proc,
      CE => '1',
      D => \bypass_blk.bypass_sync_c_q[1][2]_i_1_n_0\,
      Q => \MC_VGA/bypass_blk.bypass_sync_c_q_reg_n_0_[1]\(2),
      R => \bypass_blk.bypass_sync_c_q[1][7]_i_1_n_0\
    );
\MC_VGA/bypass_blk.bypass_sync_c_q_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_proc,
      CE => '1',
      D => \bypass_blk.bypass_sync_c_q[1][3]_i_1_n_0\,
      Q => \MC_VGA/bypass_blk.bypass_sync_c_q_reg_n_0_[1]\(3),
      R => \bypass_blk.bypass_sync_c_q[1][7]_i_1_n_0\
    );
\MC_VGA/bypass_blk.bypass_sync_c_q_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_proc,
      CE => '1',
      D => \bypass_blk.bypass_sync_c_q[1][4]_i_1_n_0\,
      Q => \MC_VGA/bypass_blk.bypass_sync_c_q_reg_n_0_[1]\(4),
      R => \bypass_blk.bypass_sync_c_q[1][7]_i_1_n_0\
    );
\MC_VGA/bypass_blk.bypass_sync_c_q_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_proc,
      CE => '1',
      D => \bypass_blk.bypass_sync_c_q[1][5]_i_1_n_0\,
      Q => \MC_VGA/bypass_blk.bypass_sync_c_q_reg_n_0_[1]\(5),
      R => \bypass_blk.bypass_sync_c_q[1][7]_i_1_n_0\
    );
\MC_VGA/bypass_blk.bypass_sync_c_q_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_proc,
      CE => '1',
      D => \bypass_blk.bypass_sync_c_q[1][6]_i_1_n_0\,
      Q => \MC_VGA/bypass_blk.bypass_sync_c_q_reg_n_0_[1]\(6),
      R => \bypass_blk.bypass_sync_c_q[1][7]_i_1_n_0\
    );
\MC_VGA/bypass_blk.bypass_sync_c_q_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_proc,
      CE => '1',
      D => \bypass_blk.bypass_sync_c_q[1][7]_i_2_n_0\,
      Q => \MC_VGA/bypass_blk.bypass_sync_c_q_reg_n_0_[1]\(7),
      R => \bypass_blk.bypass_sync_c_q[1][7]_i_1_n_0\
    );
\MC_VGA/cameras[0].MC/camera_ram/ram/synth.mem2p_syn_inst/mem2p_76800_8_g.mem2p_76800_8_i\: entity work.system_MC_HDMI_proc_0_0_mem2p_76800_8_HD1
     port map (
      addra(16 downto 0) => \MC_VGA/cameras[0].MC/camera_in_mem_ctl[addr]\(16 downto 0),
      addrb(16 downto 0) => \MC_VGA/proc_camera_mem_ctl[addr]\(16 downto 0),
      clka => clk_camera,
      clkb => clk_proc,
      dina(7 downto 0) => \MC_VGA/cameras[0].MC/camera_in_mem_data\(7 downto 0),
      dinb(7 downto 0) => B"00000000",
      douta(7) => \MC_VGA/cameras[0].MC/camera_ram/ram/synth.mem2p_syn_inst/mem2p_76800_8_g.mem2p_76800_8_i_n_0\,
      douta(6) => \MC_VGA/cameras[0].MC/camera_ram/ram/synth.mem2p_syn_inst/mem2p_76800_8_g.mem2p_76800_8_i_n_1\,
      douta(5) => \MC_VGA/cameras[0].MC/camera_ram/ram/synth.mem2p_syn_inst/mem2p_76800_8_g.mem2p_76800_8_i_n_2\,
      douta(4) => \MC_VGA/cameras[0].MC/camera_ram/ram/synth.mem2p_syn_inst/mem2p_76800_8_g.mem2p_76800_8_i_n_3\,
      douta(3) => \MC_VGA/cameras[0].MC/camera_ram/ram/synth.mem2p_syn_inst/mem2p_76800_8_g.mem2p_76800_8_i_n_4\,
      douta(2) => \MC_VGA/cameras[0].MC/camera_ram/ram/synth.mem2p_syn_inst/mem2p_76800_8_g.mem2p_76800_8_i_n_5\,
      douta(1) => \MC_VGA/cameras[0].MC/camera_ram/ram/synth.mem2p_syn_inst/mem2p_76800_8_g.mem2p_76800_8_i_n_6\,
      douta(0) => \MC_VGA/cameras[0].MC/camera_ram/ram/synth.mem2p_syn_inst/mem2p_76800_8_g.mem2p_76800_8_i_n_7\,
      doutb(7 downto 0) => \MC_VGA/sw_camera_mem_data_0\(7 downto 0),
      ena => \MC_VGA/cameras[0].MC/camera_in_mem_ctl[en]\,
      enb => \MC_VGA/proc_camera_mem_ctl[en]\,
      wea(0) => \MC_VGA/cameras[0].MC/camera_in_mem_ctl[en]\,
      web(0) => \mem2p_76800_8_g.mem2p_76800_8_i_i_2__0_n_0\
    );
\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0]\(0),
      Q => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(0),
      R => \camera_raw_q[ctl][c][0][30]_i_1_n_0\
    );
\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0]\(10),
      Q => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(10),
      R => \camera_raw_q[ctl][c][0][30]_i_1_n_0\
    );
\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0]\(11),
      Q => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(11),
      R => \camera_raw_q[ctl][c][0][30]_i_1_n_0\
    );
\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0]\(12),
      Q => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(12),
      R => \camera_raw_q[ctl][c][0][30]_i_1_n_0\
    );
\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0]\(13),
      Q => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(13),
      R => \camera_raw_q[ctl][c][0][30]_i_1_n_0\
    );
\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0]\(14),
      Q => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(14),
      R => \camera_raw_q[ctl][c][0][30]_i_1_n_0\
    );
\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0]\(15),
      Q => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(15),
      R => \camera_raw_q[ctl][c][0][30]_i_1_n_0\
    );
\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0]\(16),
      Q => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(16),
      R => \camera_raw_q[ctl][c][0][30]_i_1_n_0\
    );
\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][0][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0]\(17),
      Q => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(17),
      R => \camera_raw_q[ctl][c][0][30]_i_1_n_0\
    );
\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][0][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0]\(18),
      Q => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(18),
      R => \camera_raw_q[ctl][c][0][30]_i_1_n_0\
    );
\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][0][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0]\(19),
      Q => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(19),
      R => \camera_raw_q[ctl][c][0][30]_i_1_n_0\
    );
\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0]\(1),
      Q => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(1),
      R => \camera_raw_q[ctl][c][0][30]_i_1_n_0\
    );
\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][0][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0]\(20),
      Q => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(20),
      R => \camera_raw_q[ctl][c][0][30]_i_1_n_0\
    );
\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][0][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0]\(21),
      Q => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(21),
      R => \camera_raw_q[ctl][c][0][30]_i_1_n_0\
    );
\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][0][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0]\(22),
      Q => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(22),
      R => \camera_raw_q[ctl][c][0][30]_i_1_n_0\
    );
\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][0][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0]\(23),
      Q => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(23),
      R => \camera_raw_q[ctl][c][0][30]_i_1_n_0\
    );
\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][0][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0]\(24),
      Q => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(24),
      R => \camera_raw_q[ctl][c][0][30]_i_1_n_0\
    );
\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][0][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0]\(25),
      Q => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(25),
      R => \camera_raw_q[ctl][c][0][30]_i_1_n_0\
    );
\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][0][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0]\(26),
      Q => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(26),
      R => \camera_raw_q[ctl][c][0][30]_i_1_n_0\
    );
\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][0][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0]\(27),
      Q => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(27),
      R => \camera_raw_q[ctl][c][0][30]_i_1_n_0\
    );
\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][0][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0]\(28),
      Q => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(28),
      R => \camera_raw_q[ctl][c][0][30]_i_1_n_0\
    );
\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][0][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0]\(29),
      Q => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(29),
      R => \camera_raw_q[ctl][c][0][30]_i_1_n_0\
    );
\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0]\(2),
      Q => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(2),
      R => \camera_raw_q[ctl][c][0][30]_i_1_n_0\
    );
\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][0][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0]\(30),
      Q => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(30),
      R => \camera_raw_q[ctl][c][0][30]_i_1_n_0\
    );
\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0]\(3),
      Q => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(3),
      R => \camera_raw_q[ctl][c][0][30]_i_1_n_0\
    );
\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0]\(4),
      Q => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(4),
      R => \camera_raw_q[ctl][c][0][30]_i_1_n_0\
    );
\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0]\(5),
      Q => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(5),
      R => \camera_raw_q[ctl][c][0][30]_i_1_n_0\
    );
\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0]\(6),
      Q => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(6),
      R => \camera_raw_q[ctl][c][0][30]_i_1_n_0\
    );
\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0]\(7),
      Q => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(7),
      R => \camera_raw_q[ctl][c][0][30]_i_1_n_0\
    );
\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0]\(8),
      Q => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(8),
      R => \camera_raw_q[ctl][c][0][30]_i_1_n_0\
    );
\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0]\(9),
      Q => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(9),
      R => \camera_raw_q[ctl][c][0][30]_i_1_n_0\
    );
\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw[ctl][c][1]\(0),
      Q => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(0),
      R => '0'
    );
\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][1][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw[ctl][c][1]\(10),
      Q => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(10),
      R => '0'
    );
\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][1][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw[ctl][c][1]\(11),
      Q => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(11),
      R => '0'
    );
\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][1][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw[ctl][c][1]\(12),
      Q => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(12),
      R => '0'
    );
\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][1][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw[ctl][c][1]\(13),
      Q => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(13),
      R => '0'
    );
\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][1][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw[ctl][c][1]\(14),
      Q => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(14),
      R => '0'
    );
\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][1][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw[ctl][c][1]\(15),
      Q => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(15),
      R => '0'
    );
\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][1][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \camera_raw_q[ctl][c][1][16]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(16),
      R => \camera_raw_q[ctl][c][1][30]_i_1_n_0\
    );
\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][1][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \camera_raw_q[ctl][c][1][17]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(17),
      R => \camera_raw_q[ctl][c][1][30]_i_1_n_0\
    );
\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][1][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \camera_raw_q[ctl][c][1][18]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(18),
      R => \camera_raw_q[ctl][c][1][30]_i_1_n_0\
    );
\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][1][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \camera_raw_q[ctl][c][1][19]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(19),
      R => \camera_raw_q[ctl][c][1][30]_i_1_n_0\
    );
\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw[ctl][c][1]\(1),
      Q => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(1),
      R => '0'
    );
\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][1][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \camera_raw_q[ctl][c][1][20]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(20),
      R => \camera_raw_q[ctl][c][1][30]_i_1_n_0\
    );
\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][1][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \camera_raw_q[ctl][c][1][21]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(21),
      R => \camera_raw_q[ctl][c][1][30]_i_1_n_0\
    );
\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][1][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \camera_raw_q[ctl][c][1][22]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(22),
      R => \camera_raw_q[ctl][c][1][30]_i_1_n_0\
    );
\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][1][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \camera_raw_q[ctl][c][1][23]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(23),
      R => \camera_raw_q[ctl][c][1][30]_i_1_n_0\
    );
\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][1][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \camera_raw_q[ctl][c][1][24]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(24),
      R => \camera_raw_q[ctl][c][1][30]_i_1_n_0\
    );
\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][1][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \camera_raw_q[ctl][c][1][25]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(25),
      R => \camera_raw_q[ctl][c][1][30]_i_1_n_0\
    );
\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][1][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \camera_raw_q[ctl][c][1][26]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(26),
      R => \camera_raw_q[ctl][c][1][30]_i_1_n_0\
    );
\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][1][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \camera_raw_q[ctl][c][1][27]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(27),
      R => \camera_raw_q[ctl][c][1][30]_i_1_n_0\
    );
\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][1][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \camera_raw_q[ctl][c][1][28]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(28),
      R => \camera_raw_q[ctl][c][1][30]_i_1_n_0\
    );
\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][1][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \camera_raw_q[ctl][c][1][29]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(29),
      R => \camera_raw_q[ctl][c][1][30]_i_1_n_0\
    );
\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw[ctl][c][1]\(2),
      Q => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(2),
      R => '0'
    );
\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][1][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \camera_raw_q[ctl][c][1][30]_i_2_n_0\,
      Q => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(30),
      R => \camera_raw_q[ctl][c][1][30]_i_1_n_0\
    );
\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw[ctl][c][1]\(3),
      Q => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(3),
      R => '0'
    );
\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw[ctl][c][1]\(4),
      Q => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(4),
      R => '0'
    );
\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw[ctl][c][1]\(5),
      Q => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(5),
      R => '0'
    );
\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw[ctl][c][1]\(6),
      Q => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(6),
      R => '0'
    );
\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw[ctl][c][1]\(7),
      Q => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(7),
      R => '0'
    );
\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw[ctl][c][1]\(8),
      Q => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(8),
      R => '0'
    );
\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][1][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw[ctl][c][1]\(9),
      Q => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(9),
      R => '0'
    );
\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][state][image_end]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw[ctl][state][image_end]\,
      Q => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][state][image_end_n_0_]\,
      R => '0'
    );
\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][state][image_start]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \camera_raw_q[ctl][state][image_start]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][state][image_start_n_0_]\,
      R => '0'
    );
\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][state][line_end]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \camera_raw_q[ctl][state][line_end]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][state][line_end_n_0_]\,
      R => '0'
    );
\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][valid]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw[ctl][valid]\,
      Q => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][valid_n_0_]\,
      R => '0'
    );
\MC_VGA/cameras[0].MC/camera_raw_q_reg[data][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[data_n_0_]\(0),
      Q => \MC_VGA/cameras[0].MC/camera_raw_q_reg[data_n_0_]\(0),
      R => \camera_raw_q[ctl][c][0][30]_i_1_n_0\
    );
\MC_VGA/cameras[0].MC/camera_raw_q_reg[data][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[data_n_0_]\(1),
      Q => \MC_VGA/cameras[0].MC/camera_raw_q_reg[data_n_0_]\(1),
      R => \camera_raw_q[ctl][c][0][30]_i_1_n_0\
    );
\MC_VGA/cameras[0].MC/camera_raw_q_reg[data][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[data_n_0_]\(2),
      Q => \MC_VGA/cameras[0].MC/camera_raw_q_reg[data_n_0_]\(2),
      R => \camera_raw_q[ctl][c][0][30]_i_1_n_0\
    );
\MC_VGA/cameras[0].MC/camera_raw_q_reg[data][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[data_n_0_]\(3),
      Q => \MC_VGA/cameras[0].MC/camera_raw_q_reg[data_n_0_]\(3),
      R => \camera_raw_q[ctl][c][0][30]_i_1_n_0\
    );
\MC_VGA/cameras[0].MC/camera_raw_q_reg[data][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[data_n_0_]\(4),
      Q => \MC_VGA/cameras[0].MC/camera_raw_q_reg[data_n_0_]\(4),
      R => \camera_raw_q[ctl][c][0][30]_i_1_n_0\
    );
\MC_VGA/cameras[0].MC/camera_raw_q_reg[data][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[data_n_0_]\(5),
      Q => \MC_VGA/cameras[0].MC/camera_raw_q_reg[data_n_0_]\(5),
      R => \camera_raw_q[ctl][c][0][30]_i_1_n_0\
    );
\MC_VGA/cameras[0].MC/camera_raw_q_reg[data][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[data_n_0_]\(6),
      Q => \MC_VGA/cameras[0].MC/camera_raw_q_reg[data_n_0_]\(6),
      R => \camera_raw_q[ctl][c][0][30]_i_1_n_0\
    );
\MC_VGA/cameras[0].MC/camera_raw_q_reg[data][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[data_n_0_]\(7),
      Q => \MC_VGA/cameras[0].MC/camera_raw_q_reg[data_n_0_]\(7),
      R => \camera_raw_q[ctl][c][0][30]_i_1_n_0\
    );
\MC_VGA/cameras[0].MC/camera_rst_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \cameras[0].MC/camera_rst0_n_0\,
      Q => \MC_VGA/cameras[0].MC/camera_rst\,
      R => '0'
    );
\MC_VGA/cameras[0].MC/mc_dev/D_PHY_RESET_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK\,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/mc_dev/n\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_RESET_reg_n_0\,
      R => '0'
    );
\MC_VGA/cameras[0].MC/mc_dev/cam_reset_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/mc_dev/cam_reset0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\,
      R => '0'
    );
\MC_VGA/cameras[0].MC/mc_dev/cam_rst.rst_q_q_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/mc_dev/rst_q\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/rst_q_q\,
      R => '0'
    );
\MC_VGA/cameras[0].MC/mc_dev/cam_rst.rst_q_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_RESET_reg_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/rst_q\,
      R => '0'
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[0][30]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0]\(0),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0]\(0),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[0][30]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0]\(10),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0]\(10),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[0][30]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0]\(11),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0]\(11),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[0][30]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0]\(12),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0]\(12),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[0][30]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0]\(13),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0]\(13),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[0][30]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0]\(14),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0]\(14),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[0][30]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0]\(15),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0]\(15),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[0][30]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0]\(16),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0]\(16),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[0][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[0][30]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0]\(17),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0]\(17),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[0][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[0][30]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0]\(18),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0]\(18),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[0][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[0][30]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0]\(19),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0]\(19),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[0][30]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0]\(1),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0]\(1),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[0][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[0][30]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0]\(20),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0]\(20),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[0][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[0][30]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0]\(21),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0]\(21),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[0][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[0][30]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0]\(22),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0]\(22),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[0][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[0][30]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0]\(23),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0]\(23),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[0][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[0][30]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0]\(24),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0]\(24),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[0][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[0][30]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0]\(25),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0]\(25),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[0][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[0][30]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0]\(26),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0]\(26),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[0][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[0][30]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0]\(27),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0]\(27),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[0][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[0][30]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0]\(28),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0]\(28),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[0][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[0][30]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0]\(29),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0]\(29),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[0][30]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0]\(2),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0]\(2),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[0][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[0][30]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0]\(30),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0]\(30),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[0][30]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0]\(3),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0]\(3),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[0][30]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0]\(4),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0]\(4),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[0][30]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0]\(5),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0]\(5),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[0][30]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0]\(6),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0]\(6),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[0][30]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0]\(7),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0]\(7),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[0][30]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0]\(8),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0]\(8),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[0][30]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0]\(9),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0]\(9),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[1][30]_i_1_n_0\,
      D => \c_q[1][0]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(0),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[1][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[1][30]_i_1_n_0\,
      D => \c_q[1][10]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(10),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[1][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[1][30]_i_1_n_0\,
      D => \c_q[1][11]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(11),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[1][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[1][30]_i_1_n_0\,
      D => \c_q[1][12]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(12),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[1][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[1][30]_i_1_n_0\,
      D => \c_q[1][13]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(13),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[1][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[1][30]_i_1_n_0\,
      D => \c_q[1][14]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(14),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[1][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[1][30]_i_1_n_0\,
      D => \c_q[1][15]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(15),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[1][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[1][30]_i_1_n_0\,
      D => \c_q[1][16]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(16),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[1][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[1][30]_i_1_n_0\,
      D => \c_q[1][17]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(17),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[1][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[1][30]_i_1_n_0\,
      D => \c_q[1][18]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(18),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[1][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[1][30]_i_1_n_0\,
      D => \c_q[1][19]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(19),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[1][30]_i_1_n_0\,
      D => \c_q[1][1]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(1),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[1][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[1][30]_i_1_n_0\,
      D => \c_q[1][20]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(20),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[1][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[1][30]_i_1_n_0\,
      D => \c_q[1][21]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(21),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[1][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[1][30]_i_1_n_0\,
      D => \c_q[1][22]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(22),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[1][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[1][30]_i_1_n_0\,
      D => \c_q[1][23]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(23),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[1][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[1][30]_i_1_n_0\,
      D => \c_q[1][24]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(24),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[1][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[1][30]_i_1_n_0\,
      D => \c_q[1][25]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(25),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[1][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[1][30]_i_1_n_0\,
      D => \c_q[1][26]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(26),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[1][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[1][30]_i_1_n_0\,
      D => \c_q[1][27]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(27),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[1][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[1][30]_i_1_n_0\,
      D => \c_q[1][28]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(28),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[1][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[1][30]_i_1_n_0\,
      D => \c_q[1][29]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(29),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[1][30]_i_1_n_0\,
      D => \c_q[1][2]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(2),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[1][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[1][30]_i_1_n_0\,
      D => \c_q[1][30]_i_2_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(30),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[1][30]_i_1_n_0\,
      D => \c_q[1][3]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(3),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[1][30]_i_1_n_0\,
      D => \c_q[1][4]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(4),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[1][30]_i_1_n_0\,
      D => \c_q[1][5]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(5),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[1][30]_i_1_n_0\,
      D => \c_q[1][6]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(6),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[1][30]_i_1_n_0\,
      D => \c_q[1][7]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(7),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[1][30]_i_1_n_0\,
      D => \c_q[1][8]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(8),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[1][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[1][30]_i_1_n_0\,
      D => \c_q[1][9]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(9),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[data][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \csi_q[valid]_i_1_n_0\,
      D => \csi_q[data][0]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[data_n_0_]\(0),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[data][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \csi_q[valid]_i_1_n_0\,
      D => \csi_q[data][1]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[data_n_0_]\(1),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[data][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \csi_q[valid]_i_1_n_0\,
      D => \csi_q[data][2]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[data_n_0_]\(2),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[data][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \csi_q[valid]_i_1_n_0\,
      D => \csi_q[data][3]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[data_n_0_]\(3),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[data][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \csi_q[valid]_i_1_n_0\,
      D => \csi_q[data][4]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[data_n_0_]\(4),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[data][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \csi_q[valid]_i_1_n_0\,
      D => \csi_q[data][5]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[data_n_0_]\(5),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[data][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \csi_q[valid]_i_1_n_0\,
      D => \csi_q[data][6]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[data_n_0_]\(6),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[data][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \csi_q[valid]_i_1_n_0\,
      D => \csi_q[data][7]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[data_n_0_]\(7),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[valid]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \csi_q[valid]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[valid_n_0_]\,
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \header_parser_q[29]_i_1_n_0\,
      D => \header_parser_q[0]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in\(8),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \header_parser_q[29]_i_1_n_0\,
      D => \header_parser_q[10]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in\(18),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \header_parser_q[29]_i_1_n_0\,
      D => \header_parser_q[11]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in\(19),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \header_parser_q[29]_i_1_n_0\,
      D => \header_parser_q[12]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in\(20),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \header_parser_q[29]_i_1_n_0\,
      D => \header_parser_q[13]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in\(21),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \header_parser_q[29]_i_1_n_0\,
      D => \header_parser_q[14]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in\(22),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \header_parser_q[29]_i_1_n_0\,
      D => \header_parser_q[15]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in\(23),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \header_parser_q[29]_i_1_n_0\,
      D => \header_parser_q[16]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in\(24),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \header_parser_q[29]_i_1_n_0\,
      D => \header_parser_q[17]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in\(25),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \header_parser_q[29]_i_1_n_0\,
      D => \header_parser_q[18]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in\(26),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \header_parser_q[29]_i_1_n_0\,
      D => \header_parser_q[19]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in\(27),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \header_parser_q[29]_i_1_n_0\,
      D => \header_parser_q[1]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in\(9),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \header_parser_q[29]_i_1_n_0\,
      D => \header_parser_q[20]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in\(28),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \header_parser_q[29]_i_1_n_0\,
      D => \header_parser_q[21]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in\(29),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \header_parser_q[29]_i_1_n_0\,
      D => \header_parser_q[22]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in\(30),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \header_parser_q[29]_i_1_n_0\,
      D => \header_parser_q[23]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in\(31),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \header_parser_q[29]_i_1_n_0\,
      D => \header_parser_q[24]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_\(24),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \header_parser_q[29]_i_1_n_0\,
      D => \header_parser_q[25]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_\(25),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \header_parser_q[29]_i_1_n_0\,
      D => \header_parser_q[26]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_\(26),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \header_parser_q[29]_i_1_n_0\,
      D => \header_parser_q[27]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_\(27),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \header_parser_q[29]_i_1_n_0\,
      D => \header_parser_q[28]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_\(28),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \header_parser_q[29]_i_1_n_0\,
      D => \header_parser_q[29]_i_2_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_\(29),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \header_parser_q[29]_i_1_n_0\,
      D => \header_parser_q[2]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in\(10),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \header_parser_q[29]_i_1_n_0\,
      D => \header_parser_q[3]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in\(11),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \header_parser_q[29]_i_1_n_0\,
      D => \header_parser_q[4]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in\(12),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \header_parser_q[29]_i_1_n_0\,
      D => \header_parser_q[5]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in\(13),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \header_parser_q[29]_i_1_n_0\,
      D => \header_parser_q[6]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in\(14),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \header_parser_q[29]_i_1_n_0\,
      D => \header_parser_q[7]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in\(15),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \header_parser_q[29]_i_1_n_0\,
      D => \header_parser_q[8]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in\(16),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \header_parser_q[29]_i_1_n_0\,
      D => \header_parser_q[9]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in\(17),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry_n_0\,
      CO(2) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry_n_1\,
      CO(1) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry_n_2\,
      CO(0) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry_n_3\,
      CYINIT => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in\(24),
      DI(3 downto 0) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in\(28 downto 25),
      O(3) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry_n_4\,
      O(2) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry_n_5\,
      O(1) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry_n_6\,
      O(0) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry_n_7\,
      S(3) => line_q0_carry_i_1_n_0,
      S(2) => line_q0_carry_i_2_n_0,
      S(1) => line_q0_carry_i_3_n_0,
      S(0) => line_q0_carry_i_4_n_0
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry_n_0\,
      CO(3) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__0_n_0\,
      CO(2) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__0_n_1\,
      CO(1) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__0_n_2\,
      CO(0) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in\(16),
      DI(2 downto 0) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in\(31 downto 29),
      O(3) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__0_n_4\,
      O(2) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__0_n_5\,
      O(1) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__0_n_6\,
      O(0) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__0_n_7\,
      S(3) => \line_q0_carry__0_i_1_n_0\,
      S(2) => \line_q0_carry__0_i_2_n_0\,
      S(1) => \line_q0_carry__0_i_3_n_0\,
      S(0) => \line_q0_carry__0_i_4_n_0\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__0_n_0\,
      CO(3) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__1_n_0\,
      CO(2) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__1_n_1\,
      CO(1) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__1_n_2\,
      CO(0) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in\(20 downto 17),
      O(3) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__1_n_4\,
      O(2) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__1_n_5\,
      O(1) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__1_n_6\,
      O(0) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__1_n_7\,
      S(3) => \line_q0_carry__1_i_1_n_0\,
      S(2) => \line_q0_carry__1_i_2_n_0\,
      S(1) => \line_q0_carry__1_i_3_n_0\,
      S(0) => \line_q0_carry__1_i_4_n_0\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__1_n_0\,
      CO(3 downto 2) => \NLW_MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__2_n_2\,
      CO(0) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in\(22 downto 21),
      O(3) => \NLW_MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__2_O_UNCONNECTED\(3),
      O(2) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__2_n_5\,
      O(1) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__2_n_6\,
      O(0) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__2_n_7\,
      S(3) => '0',
      S(2) => \line_q0_carry__2_i_1_n_0\,
      S(1) => \line_q0_carry__2_i_2_n_0\,
      S(0) => \line_q0_carry__2_i_3_n_0\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \line_q[15]_i_1_n_0\,
      D => \line_q[0]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q\(0),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \line_q[15]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__1_n_6\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q\(10),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \line_q[15]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__1_n_5\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q\(11),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \line_q[15]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__1_n_4\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q\(12),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \line_q[15]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__2_n_7\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q\(13),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \line_q[15]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__2_n_6\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q\(14),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \line_q[15]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__2_n_5\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q\(15),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \line_q[15]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry_n_7\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q\(1),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \line_q[15]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry_n_6\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q\(2),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \line_q[15]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry_n_5\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q\(3),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \line_q[15]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry_n_4\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q\(4),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \line_q[15]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__0_n_7\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q\(5),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \line_q[15]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__0_n_6\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q\(6),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \line_q[15]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__0_n_5\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q\(7),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \line_q[15]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__0_n_4\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q\(8),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \line_q[15]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__1_n_7\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q\(9),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry_n_0\,
      CO(2) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry_n_1\,
      CO(1) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry_n_2\,
      CO(0) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry_n_3\,
      CYINIT => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0]\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]\(4 downto 1),
      S(3 downto 0) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0]\(4 downto 1)
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry_n_0\,
      CO(3) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__0_n_0\,
      CO(2) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__0_n_1\,
      CO(1) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__0_n_2\,
      CO(0) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]\(8 downto 5),
      S(3 downto 0) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0]\(8 downto 5)
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__0_n_0\,
      CO(3) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__1_n_0\,
      CO(2) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__1_n_1\,
      CO(1) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__1_n_2\,
      CO(0) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]\(12 downto 9),
      S(3 downto 0) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0]\(12 downto 9)
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__1_n_0\,
      CO(3) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__2_n_0\,
      CO(2) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__2_n_1\,
      CO(1) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__2_n_2\,
      CO(0) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]\(16 downto 13),
      S(3 downto 0) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0]\(16 downto 13)
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__2_n_0\,
      CO(3) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__3_n_0\,
      CO(2) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__3_n_1\,
      CO(1) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__3_n_2\,
      CO(0) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]\(20 downto 17),
      S(3 downto 0) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0]\(20 downto 17)
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__3_n_0\,
      CO(3) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__4_n_0\,
      CO(2) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__4_n_1\,
      CO(1) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__4_n_2\,
      CO(0) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]\(24 downto 21),
      S(3 downto 0) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0]\(24 downto 21)
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__4_n_0\,
      CO(3) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__5_n_0\,
      CO(2) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__5_n_1\,
      CO(1) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__5_n_2\,
      CO(0) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]\(28 downto 25),
      S(3 downto 0) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0]\(28 downto 25)
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__5_n_0\,
      CO(3 downto 1) => \NLW_MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__6_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__6_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]\(30 downto 29),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0]\(30 downto 29)
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/state_raw_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \state_raw_q[3]_i_1_n_0\,
      D => \state_raw_q[0]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/state_raw_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \state_raw_q[3]_i_1_n_0\,
      D => \state_raw_q[1]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(1),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/state_raw_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \state_raw_q[3]_i_1_n_0\,
      D => \state_raw_q[2]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(2),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/state_raw_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \state_raw_q[3]_i_1_n_0\,
      D => \state_raw_q[3]_i_2_n_0\,
      Q => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(3),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry_n_0\,
      CO(2) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry_n_1\,
      CO(1) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry_n_2\,
      CO(0) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry_n_3\,
      CYINIT => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q\(0),
      DI(3 downto 0) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q\(4 downto 1),
      O(3) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry_n_4\,
      O(2) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry_n_5\,
      O(1) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry_n_6\,
      O(0) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry_n_7\,
      S(3) => word_d0_carry_i_1_n_0,
      S(2) => word_d0_carry_i_2_n_0,
      S(1) => word_d0_carry_i_3_n_0,
      S(0) => word_d0_carry_i_4_n_0
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry_n_0\,
      CO(3) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__0_n_0\,
      CO(2) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__0_n_1\,
      CO(1) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__0_n_2\,
      CO(0) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q\(8 downto 5),
      O(3) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__0_n_4\,
      O(2) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__0_n_5\,
      O(1) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__0_n_6\,
      O(0) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__0_n_7\,
      S(3) => \word_d0_carry__0_i_1_n_0\,
      S(2) => \word_d0_carry__0_i_2_n_0\,
      S(1) => \word_d0_carry__0_i_3_n_0\,
      S(0) => \word_d0_carry__0_i_4_n_0\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__0_n_0\,
      CO(3) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__1_n_0\,
      CO(2) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__1_n_1\,
      CO(1) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__1_n_2\,
      CO(0) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q\(12 downto 9),
      O(3) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__1_n_4\,
      O(2) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__1_n_5\,
      O(1) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__1_n_6\,
      O(0) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__1_n_7\,
      S(3) => \word_d0_carry__1_i_1_n_0\,
      S(2) => \word_d0_carry__1_i_2_n_0\,
      S(1) => \word_d0_carry__1_i_3_n_0\,
      S(0) => \word_d0_carry__1_i_4_n_0\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__1_n_0\,
      CO(3 downto 2) => \NLW_MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__2_n_2\,
      CO(0) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q\(14 downto 13),
      O(3) => \NLW_MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__2_O_UNCONNECTED\(3),
      O(2) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__2_n_5\,
      O(1) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__2_n_6\,
      O(0) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__2_n_7\,
      S(3) => '0',
      S(2) => \word_d0_carry__2_i_1_n_0\,
      S(1) => \word_d0_carry__2_i_2_n_0\,
      S(0) => \word_d0_carry__2_i_3_n_0\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \word_q[15]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d\(0),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q\(0),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \word_q[15]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d\(10),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q\(10),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \word_q[15]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d\(11),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q\(11),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \word_q[15]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d\(12),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q\(12),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \word_q[15]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d\(13),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q\(13),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \word_q[15]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d\(14),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q\(14),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \word_q[15]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d\(15),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q\(15),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \word_q[15]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d\(1),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q\(1),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \word_q[15]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d\(2),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q\(2),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \word_q[15]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d\(3),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q\(3),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \word_q[15]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d\(4),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q\(4),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \word_q[15]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d\(5),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q\(5),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \word_q[15]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d\(6),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q\(6),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \word_q[15]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d\(7),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q\(7),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \word_q[15]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d\(8),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q\(8),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \word_q[15]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d\(9),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q\(9),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \align_q[4]_i_1__0_n_0\,
      D => \align_q[0]_i_1__0_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_\(0),
      R => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q\(0)
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \align_q[4]_i_1__0_n_0\,
      D => \align_q[1]_i_1__0_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_\(1),
      R => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q\(0)
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \align_q[4]_i_1__0_n_0\,
      D => \align_q[2]_i_1__0_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_\(2),
      R => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q\(0)
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \align_q[4]_i_1__0_n_0\,
      D => \align_q[3]_i_1__0_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_\(3),
      R => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q\(0)
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \align_q[4]_i_1__0_n_0\,
      D => \align_q[4]_i_2__0_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_\(4),
      R => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q\(0)
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_lane\: entity work.system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo
     port map (
      almost_empty => \NLW_MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_lane_almost_empty_UNCONNECTED\,
      almost_full => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/almost_full\,
      clk => clk_camera,
      din(7 downto 0) => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/csi_raw_e[data]\(7 downto 0),
      dout(7) => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_lane_n_0\,
      dout(6) => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_lane_n_1\,
      dout(5) => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_lane_n_2\,
      dout(4) => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_lane_n_3\,
      dout(3) => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_lane_n_4\,
      dout(2) => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_lane_n_5\,
      dout(1) => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_lane_n_6\,
      dout(0) => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_lane_n_7\,
      empty => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_lane_n_10\,
      full => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_is_full\,
      rd_en => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rd_en\,
      srst => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/srst\,
      wr_en => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/wr_en\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \input_reg_q[23]_i_1__0_n_0\,
      D => \input_reg_q[0]_i_1__0_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(0),
      R => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q\(0)
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \input_reg_q[23]_i_1__0_n_0\,
      D => \input_reg_q[10]_i_1__0_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(10),
      R => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q\(0)
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \input_reg_q[23]_i_1__0_n_0\,
      D => \input_reg_q[11]_i_1__0_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(11),
      R => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q\(0)
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \input_reg_q[23]_i_1__0_n_0\,
      D => \input_reg_q[12]_i_1__0_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(12),
      R => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q\(0)
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \input_reg_q[23]_i_1__0_n_0\,
      D => \input_reg_q[13]_i_1__0_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(13),
      R => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q\(0)
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \input_reg_q[23]_i_1__0_n_0\,
      D => \input_reg_q[14]_i_1__0_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(14),
      R => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q\(0)
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \input_reg_q[23]_i_1__0_n_0\,
      D => \input_reg_q[15]_i_1__0_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(15),
      R => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q\(0)
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \input_reg_q[23]_i_1__0_n_0\,
      D => \input_reg_q[16]_i_1__0_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\(0),
      R => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q\(0)
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \input_reg_q[23]_i_1__0_n_0\,
      D => \input_reg_q[17]_i_1__0_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\(1),
      R => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q\(0)
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \input_reg_q[23]_i_1__0_n_0\,
      D => \input_reg_q[18]_i_1__0_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\(2),
      R => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q\(0)
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \input_reg_q[23]_i_1__0_n_0\,
      D => \input_reg_q[19]_i_1__0_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\(3),
      R => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q\(0)
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \input_reg_q[23]_i_1__0_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(9),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(1),
      R => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q\(0)
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \input_reg_q[23]_i_1__0_n_0\,
      D => \input_reg_q[20]_i_1__0_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\(4),
      R => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q\(0)
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \input_reg_q[23]_i_1__0_n_0\,
      D => \input_reg_q[21]_i_1__0_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\(5),
      R => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q\(0)
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \input_reg_q[23]_i_1__0_n_0\,
      D => \input_reg_q[22]_i_1__0_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\(6),
      R => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q\(0)
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \input_reg_q[23]_i_1__0_n_0\,
      D => \input_reg_q[23]_i_2__0_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\(7),
      R => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q\(0)
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \input_reg_q[23]_i_1__0_n_0\,
      D => \input_reg_q[2]_i_1__0_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(2),
      R => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q\(0)
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \input_reg_q[23]_i_1__0_n_0\,
      D => \input_reg_q[3]_i_1__0_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(3),
      R => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q\(0)
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \input_reg_q[23]_i_1__0_n_0\,
      D => \input_reg_q[4]_i_1__0_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(4),
      R => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q\(0)
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \input_reg_q[23]_i_1__0_n_0\,
      D => \input_reg_q[5]_i_1__0_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(5),
      R => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q\(0)
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \input_reg_q[23]_i_1__0_n_0\,
      D => \input_reg_q[6]_i_1__0_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(6),
      R => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q\(0)
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \input_reg_q[23]_i_1__0_n_0\,
      D => \input_reg_q[7]_i_1__0_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(7),
      R => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q\(0)
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \input_reg_q[23]_i_1__0_n_0\,
      D => \input_reg_q[8]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(8),
      R => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q\(0)
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \input_reg_q[23]_i_1__0_n_0\,
      D => \input_reg_q[9]_i_1__0_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(9),
      R => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q\(0)
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rst_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \rst_q[3]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rst_d\(0),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rst_q\(0),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rst_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \rst_q[3]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rst_d\(1),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rst_q\(1),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rst_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \rst_q[3]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rst_d\(2),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rst_q\(2),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rst_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \rst_q[3]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rst_d\(3),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rst_q\(3),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \state_align_q[0]_i_1__0_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_\(0),
      R => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q\(0)
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \state_align_q[1]_i_1__0_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_\(1),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \state_align_q[2]_i_1__0_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_\(2),
      R => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q\(0)
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \state_align_q[3]_i_1__0_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_\(3),
      R => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q\(0)
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/async_iddr\: unisim.vcomponents.IDDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE_PIPELINED",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      SRTYPE => "SYNC"
    )
        port map (
      C => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK\,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_DATA\(1),
      Q1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/Q1\,
      Q2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/Q2\,
      R => '0',
      S => '0'
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo\: entity work.\system_MC_HDMI_proc_0_0_Zybo_deserialiser_fifo__xdcDup__1\
     port map (
      din(7 downto 0) => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_data_in\(7 downto 0),
      dout(7 downto 0) => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_byte_out\(7 downto 0),
      empty => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_is_empty\,
      full => \NLW_MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_full_UNCONNECTED\,
      rd_clk => clk_camera,
      rd_en => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/rd_en\,
      rst => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_rst_reg_n_0\,
      wr_clk => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK\,
      wr_en => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/we_fifo_reg_n_0\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_byte_out_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_byte_out\(0),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_byte_out_q_reg_n_0_\(0),
      R => '0'
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_byte_out_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_byte_out\(1),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_byte_out_q_reg_n_0_\(1),
      R => '0'
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_byte_out_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_byte_out\(2),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_byte_out_q_reg_n_0_\(2),
      R => '0'
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_byte_out_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_byte_out\(3),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_byte_out_q_reg_n_0_\(3),
      R => '0'
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_byte_out_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_byte_out\(4),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_byte_out_q_reg_n_0_\(4),
      R => '0'
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_byte_out_q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_byte_out\(5),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_byte_out_q_reg_n_0_\(5),
      R => '0'
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_byte_out_q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_byte_out\(6),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_byte_out_q_reg_n_0_\(6),
      R => '0'
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_byte_out_q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_byte_out\(7),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_byte_out_q_reg_n_0_\(7),
      R => '0'
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_data_in_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK\,
      CE => \fifo_data_in[7]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_data_in\(2),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_data_in\(0),
      R => '0'
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_data_in_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK\,
      CE => \fifo_data_in[7]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_data_in\(3),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_data_in\(1),
      R => '0'
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_data_in_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK\,
      CE => \fifo_data_in[7]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_data_in\(4),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_data_in\(2),
      R => '0'
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_data_in_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK\,
      CE => \fifo_data_in[7]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_data_in\(5),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_data_in\(3),
      R => '0'
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_data_in_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK\,
      CE => \fifo_data_in[7]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_data_in\(6),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_data_in\(4),
      R => '0'
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_data_in_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK\,
      CE => \fifo_data_in[7]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_data_in\(7),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_data_in\(5),
      R => '0'
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_data_in_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK\,
      CE => \fifo_data_in[7]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/Q1\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_data_in\(6),
      R => '0'
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_data_in_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK\,
      CE => \fifo_data_in[7]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/Q2\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_data_in\(7),
      R => '0'
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK\,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/rst_cnt\(0),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_\(0),
      R => '0'
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK\,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/rst_cnt\(1),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_\(1),
      R => '0'
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK\,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/rst_cnt\(2),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_\(2),
      R => '0'
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK\,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/rst_cnt\(3),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_\(3),
      R => '0'
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK\,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/rst_cnt\(4),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_\(4),
      R => '0'
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK\,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/rst_cnt\(5),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_\(5),
      R => '0'
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_rst_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK\,
      CE => '1',
      D => \fifo_rst_i_1__0_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_rst_reg_n_0\,
      R => '0'
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/state_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \state_q[0]_i_1__0_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/state_q_reg_n_0_\(0),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/state_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \state_q[1]_i_1__0_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/state_q_reg_n_0_\(1),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/sync_two_bits_reg.cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK\,
      CE => '1',
      D => \sync_two_bits_reg.cnt[0]_i_1__0_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/cnt\(0),
      R => '0'
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/sync_two_bits_reg.cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK\,
      CE => '1',
      D => \sync_two_bits_reg.cnt[1]_i_1__0_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/cnt\(1),
      R => '0'
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/sync_two_bits_reg.lp_n_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK\,
      CE => '1',
      D => D_PHY_LP_DATA_N(1),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/lp_n\,
      R => '0'
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/sync_two_bits_reg.lp_p_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK\,
      CE => '1',
      D => D_PHY_LP_DATA_P(1),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/lp_p\,
      R => '0'
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/we_fifo_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK\,
      CE => '1',
      D => \we_fifo_i_1__0_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/we_fifo_reg_n_0\,
      R => '0'
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \align_q[4]_i_1_n_0\,
      D => \align_q[0]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_\(0),
      R => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q\(0)
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \align_q[4]_i_1_n_0\,
      D => \align_q[1]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_\(1),
      R => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q\(0)
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \align_q[4]_i_1_n_0\,
      D => \align_q[2]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_\(2),
      R => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q\(0)
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \align_q[4]_i_1_n_0\,
      D => \align_q[3]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_\(3),
      R => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q\(0)
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \align_q[4]_i_1_n_0\,
      D => \align_q[4]_i_2_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_\(4),
      R => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q\(0)
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_lane\: entity work.system_MC_HDMI_proc_0_0_system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_HD1
     port map (
      almost_empty => \NLW_MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_lane_almost_empty_UNCONNECTED\,
      almost_full => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/almost_full\,
      clk => clk_camera,
      din(7 downto 0) => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/csi_raw_e[data]\(7 downto 0),
      dout(7) => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_lane_n_0\,
      dout(6) => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_lane_n_1\,
      dout(5) => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_lane_n_2\,
      dout(4) => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_lane_n_3\,
      dout(3) => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_lane_n_4\,
      dout(2) => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_lane_n_5\,
      dout(1) => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_lane_n_6\,
      dout(0) => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_lane_n_7\,
      empty => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_lane_n_10\,
      full => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_is_full\,
      rd_en => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rd_en\,
      srst => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/srst\,
      wr_en => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/wr_en\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \input_reg_q[23]_i_2_n_0\,
      D => \input_reg_q[0]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(0),
      R => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q\(0)
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \input_reg_q[23]_i_2_n_0\,
      D => \input_reg_q[10]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(10),
      R => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q\(0)
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \input_reg_q[23]_i_2_n_0\,
      D => \input_reg_q[11]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(11),
      R => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q\(0)
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \input_reg_q[23]_i_2_n_0\,
      D => \input_reg_q[12]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(12),
      R => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q\(0)
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \input_reg_q[23]_i_2_n_0\,
      D => \input_reg_q[13]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(13),
      R => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q\(0)
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \input_reg_q[23]_i_2_n_0\,
      D => \input_reg_q[14]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(14),
      R => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q\(0)
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \input_reg_q[23]_i_2_n_0\,
      D => \input_reg_q[15]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(15),
      R => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q\(0)
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \input_reg_q[23]_i_2_n_0\,
      D => \input_reg_q[16]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\(0),
      R => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q\(0)
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \input_reg_q[23]_i_2_n_0\,
      D => \input_reg_q[17]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\(1),
      R => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q\(0)
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \input_reg_q[23]_i_2_n_0\,
      D => \input_reg_q[18]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\(2),
      R => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q\(0)
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \input_reg_q[23]_i_2_n_0\,
      D => \input_reg_q[19]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\(3),
      R => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q\(0)
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \input_reg_q[23]_i_2_n_0\,
      D => \input_reg_q[1]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(1),
      R => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q\(0)
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \input_reg_q[23]_i_2_n_0\,
      D => \input_reg_q[20]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\(4),
      R => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q\(0)
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \input_reg_q[23]_i_2_n_0\,
      D => \input_reg_q[21]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\(5),
      R => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q\(0)
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \input_reg_q[23]_i_2_n_0\,
      D => \input_reg_q[22]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\(6),
      R => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q\(0)
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \input_reg_q[23]_i_2_n_0\,
      D => \input_reg_q[23]_i_3_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\(7),
      R => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q\(0)
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \input_reg_q[23]_i_2_n_0\,
      D => \input_reg_q[2]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(2),
      R => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q\(0)
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \input_reg_q[23]_i_2_n_0\,
      D => \input_reg_q[3]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(3),
      R => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q\(0)
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \input_reg_q[23]_i_2_n_0\,
      D => \input_reg_q[4]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(4),
      R => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q\(0)
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \input_reg_q[23]_i_2_n_0\,
      D => \input_reg_q[5]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(5),
      R => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q\(0)
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \input_reg_q[23]_i_2_n_0\,
      D => \input_reg_q[6]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(6),
      R => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q\(0)
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \input_reg_q[23]_i_2_n_0\,
      D => \input_reg_q[7]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(7),
      R => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q\(0)
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \input_reg_q[23]_i_2_n_0\,
      D => \input_reg_q[8]_i_1__0_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(8),
      R => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q\(0)
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \input_reg_q[23]_i_2_n_0\,
      D => \input_reg_q[9]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(9),
      R => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q\(0)
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rst_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \rst_q[3]_i_1__0_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rst_d\(0),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rst_q\(0),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rst_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \rst_q[3]_i_1__0_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rst_d\(1),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rst_q\(1),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rst_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \rst_q[3]_i_1__0_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rst_d\(2),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rst_q\(2),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rst_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \rst_q[3]_i_1__0_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rst_d\(3),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rst_q\(3),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \state_align_q[0]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_\(0),
      R => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q\(0)
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \state_align_q[1]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_\(1),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \state_align_q[2]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_\(2),
      R => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q\(0)
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \state_align_q[3]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_\(3),
      R => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q\(0)
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/async_iddr\: unisim.vcomponents.IDDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE_PIPELINED",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      SRTYPE => "SYNC"
    )
        port map (
      C => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK\,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_DATA\(0),
      Q1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/Q1\,
      Q2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/Q2\,
      R => '0',
      S => '0'
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo\: entity work.system_MC_HDMI_proc_0_0_Zybo_deserialiser_fifo
     port map (
      din(7 downto 0) => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_data_in\(7 downto 0),
      dout(7 downto 0) => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_byte_out\(7 downto 0),
      empty => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_is_empty\,
      full => \NLW_MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_full_UNCONNECTED\,
      rd_clk => clk_camera,
      rd_en => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/rd_en\,
      rst => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_rst_reg_n_0\,
      wr_clk => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK\,
      wr_en => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/we_fifo_reg_n_0\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_byte_out_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_byte_out\(0),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_byte_out_q_reg_n_0_\(0),
      R => '0'
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_byte_out_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_byte_out\(1),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_byte_out_q_reg_n_0_\(1),
      R => '0'
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_byte_out_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_byte_out\(2),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_byte_out_q_reg_n_0_\(2),
      R => '0'
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_byte_out_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_byte_out\(3),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_byte_out_q_reg_n_0_\(3),
      R => '0'
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_byte_out_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_byte_out\(4),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_byte_out_q_reg_n_0_\(4),
      R => '0'
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_byte_out_q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_byte_out\(5),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_byte_out_q_reg_n_0_\(5),
      R => '0'
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_byte_out_q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_byte_out\(6),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_byte_out_q_reg_n_0_\(6),
      R => '0'
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_byte_out_q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_byte_out\(7),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_byte_out_q_reg_n_0_\(7),
      R => '0'
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_data_in_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK\,
      CE => \fifo_data_in[7]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_data_in\(2),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_data_in\(0),
      R => '0'
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_data_in_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK\,
      CE => \fifo_data_in[7]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_data_in\(3),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_data_in\(1),
      R => '0'
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_data_in_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK\,
      CE => \fifo_data_in[7]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_data_in\(4),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_data_in\(2),
      R => '0'
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_data_in_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK\,
      CE => \fifo_data_in[7]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_data_in\(5),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_data_in\(3),
      R => '0'
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_data_in_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK\,
      CE => \fifo_data_in[7]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_data_in\(6),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_data_in\(4),
      R => '0'
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_data_in_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK\,
      CE => \fifo_data_in[7]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_data_in\(7),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_data_in\(5),
      R => '0'
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_data_in_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK\,
      CE => \fifo_data_in[7]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/Q1\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_data_in\(6),
      R => '0'
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_data_in_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK\,
      CE => \fifo_data_in[7]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/Q2\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_data_in\(7),
      R => '0'
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK\,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/rst_cnt\(0),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_\(0),
      R => '0'
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK\,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/rst_cnt\(1),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_\(1),
      R => '0'
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK\,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/rst_cnt\(2),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_\(2),
      R => '0'
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK\,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/rst_cnt\(3),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_\(3),
      R => '0'
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK\,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/rst_cnt\(4),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_\(4),
      R => '0'
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK\,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/rst_cnt\(5),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_\(5),
      R => '0'
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_rst_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK\,
      CE => '1',
      D => fifo_rst_i_1_n_0,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_rst_reg_n_0\,
      R => '0'
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/state_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \state_q[0]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/state_q_reg_n_0_\(0),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/state_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \state_q[1]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/state_q_reg_n_0_\(1),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/sync_two_bits_reg.cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK\,
      CE => '1',
      D => \sync_two_bits_reg.cnt[0]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/cnt\(0),
      R => '0'
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/sync_two_bits_reg.cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK\,
      CE => '1',
      D => \sync_two_bits_reg.cnt[1]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/cnt\(1),
      R => '0'
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/sync_two_bits_reg.lp_n_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK\,
      CE => '1',
      D => D_PHY_LP_DATA_N(0),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/lp_n\,
      R => '0'
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/sync_two_bits_reg.lp_p_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK\,
      CE => '1',
      D => D_PHY_LP_DATA_P(0),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/lp_p\,
      R => '0'
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/we_fifo_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK\,
      CE => '1',
      D => we_fifo_i_1_n_0,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/we_fifo_reg_n_0\,
      R => '0'
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/merger/nb_clk_wait_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \nb_clk_wait_q[4]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/nb_clk_wait_d\(0),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/nb_clk_wait_q\(0),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/merger/nb_clk_wait_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \nb_clk_wait_q[4]_i_1_n_0\,
      D => \nb_clk_wait_q[1]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/nb_clk_wait_q\(1),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/merger/nb_clk_wait_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \nb_clk_wait_q[4]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/nb_clk_wait_d\(2),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/nb_clk_wait_q\(2),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/merger/nb_clk_wait_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \nb_clk_wait_q[4]_i_1_n_0\,
      D => \nb_clk_wait_q[3]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/nb_clk_wait_q\(3),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/merger/nb_clk_wait_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \nb_clk_wait_q[4]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/nb_clk_wait_d\(4),
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/nb_clk_wait_q\(4),
      R => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \state_merger_q[0]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q\(0),
      R => '0'
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \state_merger_q[1]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q\(1),
      R => '0'
    );
\MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \state_merger_q[2]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q\(2),
      R => '0'
    );
\MC_VGA/cameras[0].MC/mc_dev/clk_diff_buffer\: unisim.vcomponents.IBUFDS
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => D_PHY_CLK_P,
      IB => D_PHY_CLK_N,
      O => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK\
    );
\MC_VGA/cameras[0].MC/mc_dev/data_buffer[0].data_diff_buffer\: unisim.vcomponents.IBUFDS
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => D_PHY_DATA_P(0),
      IB => D_PHY_DATA_N(0),
      O => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_DATA\(0)
    );
\MC_VGA/cameras[0].MC/mc_dev/data_buffer[1].data_diff_buffer\: unisim.vcomponents.IBUFDS
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => D_PHY_DATA_P(1),
      IB => D_PHY_DATA_N(1),
      O => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_DATA\(1)
    );
\MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK\,
      CE => \MC_VGA/cameras[0].MC/mc_dev/n\,
      D => \sync_phy.n[0]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg\(0),
      R => '0'
    );
\MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK\,
      CE => \MC_VGA/cameras[0].MC/mc_dev/n\,
      D => \sync_phy.n[1]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg\(1),
      R => '0'
    );
\MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK\,
      CE => \MC_VGA/cameras[0].MC/mc_dev/n\,
      D => \sync_phy.n[2]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg\(2),
      R => '0'
    );
\MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK\,
      CE => \MC_VGA/cameras[0].MC/mc_dev/n\,
      D => \sync_phy.n[3]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg\(3),
      R => '0'
    );
\MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK\,
      CE => \MC_VGA/cameras[0].MC/mc_dev/n\,
      D => \sync_phy.n[4]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg\(4),
      R => '0'
    );
\MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK\,
      CE => \MC_VGA/cameras[0].MC/mc_dev/n\,
      D => \sync_phy.n[5]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg\(5),
      R => '0'
    );
\MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK\,
      CE => \MC_VGA/cameras[0].MC/mc_dev/n\,
      D => \sync_phy.n[6]_i_2_n_0\,
      Q => \MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg\(6),
      R => '0'
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.cam_mem_w/mem_ctl_reg[addr]\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1]\(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.cam_mem_w/mem_ctl_reg[addr]_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000101000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.cam_mem_w/mem_ctl_reg[addr]_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 9) => B"000000000000000000000000000000000000000",
      C(8 downto 0) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0]\(8 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.cam_mem_w/mem_ctl_reg[addr]_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.cam_mem_w/mem_ctl_reg[addr]_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '1',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => clk_camera,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.cam_mem_w/mem_ctl_reg[addr]_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => \NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.cam_mem_w/mem_ctl_reg[addr]_OVERFLOW_UNCONNECTED\,
      P(47 downto 19) => \NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.cam_mem_w/mem_ctl_reg[addr]_P_UNCONNECTED\(47 downto 19),
      P(18) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.cam_mem_w/mem_ctl_reg[addr_n_87_]\,
      P(17) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.cam_mem_w/mem_ctl_reg[addr_n_88_]\,
      P(16 downto 0) => \MC_VGA/cameras[0].MC/camera_in_mem_ctl[addr]\(16 downto 0),
      PATTERNBDETECT => \NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.cam_mem_w/mem_ctl_reg[addr]_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.cam_mem_w/mem_ctl_reg[addr]_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.cam_mem_w/mem_ctl_reg[addr]_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => \lum_out_q[data][7]_i_1_n_0\,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => \lum_out_q[data][7]_i_1_n_0\,
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => \MC_VGA/cameras[0].MC/camera_rst\,
      UNDERFLOW => \NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.cam_mem_w/mem_ctl_reg[addr]_UNDERFLOW_UNCONNECTED\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.cam_mem_w/mem_ctl_reg[we]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_lum[ctl][valid]\,
      Q => \MC_VGA/cameras[0].MC/camera_in_mem_ctl[en]\,
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.cam_mem_w/mem_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_lum[data]\(0),
      Q => \MC_VGA/cameras[0].MC/camera_in_mem_data\(0),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.cam_mem_w/mem_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_lum[data]\(1),
      Q => \MC_VGA/cameras[0].MC/camera_in_mem_data\(1),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.cam_mem_w/mem_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_lum[data]\(2),
      Q => \MC_VGA/cameras[0].MC/camera_in_mem_data\(2),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.cam_mem_w/mem_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_lum[data]\(3),
      Q => \MC_VGA/cameras[0].MC/camera_in_mem_data\(3),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.cam_mem_w/mem_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_lum[data]\(4),
      Q => \MC_VGA/cameras[0].MC/camera_in_mem_data\(4),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.cam_mem_w/mem_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_lum[data]\(5),
      Q => \MC_VGA/cameras[0].MC/camera_in_mem_data\(5),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.cam_mem_w/mem_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_lum[data]\(6),
      Q => \MC_VGA/cameras[0].MC/camera_in_mem_data\(6),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.cam_mem_w/mem_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_lum[data]\(7),
      Q => \MC_VGA/cameras[0].MC/camera_in_mem_data\(7),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => process_q_i_1_n_0,
      D => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data_n_0_]\(0),
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q\(0),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => process_q_i_1_n_0,
      D => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data_n_0_]\(1),
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q\(1),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => process_q_i_1_n_0,
      D => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data_n_0_]\(2),
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q\(2),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => process_q_i_1_n_0,
      D => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data_n_0_]\(3),
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q\(3),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => process_q_i_1_n_0,
      D => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data_n_0_]\(4),
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q\(4),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => process_q_i_1_n_0,
      D => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data_n_0_]\(5),
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q\(5),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => process_q_i_1_n_0,
      D => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data_n_0_]\(6),
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q\(6),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => process_q_i_1_n_0,
      D => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data_n_0_]\(7),
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q\(7),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[0][30]_i_2__0_n_0\,
      D => \c_q[0][0]_i_1__0_n_0\,
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/process_d\,
      R => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q\(0)
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[0][30]_i_2__0_n_0\,
      D => \c_q[0][10]_i_1__0_n_0\,
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0]\(10),
      R => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q\(0)
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[0][30]_i_2__0_n_0\,
      D => \c_q[0][11]_i_1__0_n_0\,
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0]\(11),
      R => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q\(0)
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[0][30]_i_2__0_n_0\,
      D => \c_q[0][12]_i_1__0_n_0\,
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0]\(12),
      R => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q\(0)
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[0][30]_i_2__0_n_0\,
      D => \c_q[0][13]_i_1__0_n_0\,
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0]\(13),
      R => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q\(0)
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[0][30]_i_2__0_n_0\,
      D => \c_q[0][14]_i_1__0_n_0\,
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0]\(14),
      R => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q\(0)
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[0][30]_i_2__0_n_0\,
      D => \c_q[0][15]_i_1__0_n_0\,
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0]\(15),
      R => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q\(0)
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg[0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[0][30]_i_2__0_n_0\,
      D => \c_q[0][16]_i_1__0_n_0\,
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0]\(16),
      R => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q\(0)
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg[0][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[0][30]_i_2__0_n_0\,
      D => \c_q[0][17]_i_1__0_n_0\,
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0]\(17),
      R => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q\(0)
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg[0][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[0][30]_i_2__0_n_0\,
      D => \c_q[0][18]_i_1__0_n_0\,
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0]\(18),
      R => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q\(0)
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg[0][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[0][30]_i_2__0_n_0\,
      D => \c_q[0][19]_i_1__0_n_0\,
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0]\(19),
      R => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q\(0)
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[0][30]_i_2__0_n_0\,
      D => \c_q[0][1]_i_1__0_n_0\,
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0]\(1),
      R => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q\(0)
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg[0][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[0][30]_i_2__0_n_0\,
      D => \c_q[0][20]_i_1__0_n_0\,
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0]\(20),
      R => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q\(0)
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg[0][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[0][30]_i_2__0_n_0\,
      D => \c_q[0][21]_i_1__0_n_0\,
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0]\(21),
      R => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q\(0)
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg[0][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[0][30]_i_2__0_n_0\,
      D => \c_q[0][22]_i_1__0_n_0\,
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0]\(22),
      R => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q\(0)
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg[0][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[0][30]_i_2__0_n_0\,
      D => \c_q[0][23]_i_1__0_n_0\,
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0]\(23),
      R => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q\(0)
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg[0][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[0][30]_i_2__0_n_0\,
      D => \c_q[0][24]_i_1__0_n_0\,
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0]\(24),
      R => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q\(0)
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg[0][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[0][30]_i_2__0_n_0\,
      D => \c_q[0][25]_i_1__0_n_0\,
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0]\(25),
      R => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q\(0)
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg[0][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[0][30]_i_2__0_n_0\,
      D => \c_q[0][26]_i_1__0_n_0\,
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0]\(26),
      R => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q\(0)
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg[0][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[0][30]_i_2__0_n_0\,
      D => \c_q[0][27]_i_1__0_n_0\,
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0]\(27),
      R => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q\(0)
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg[0][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[0][30]_i_2__0_n_0\,
      D => \c_q[0][28]_i_1__0_n_0\,
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0]\(28),
      R => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q\(0)
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg[0][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[0][30]_i_2__0_n_0\,
      D => \c_q[0][29]_i_1__0_n_0\,
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0]\(29),
      R => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q\(0)
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[0][30]_i_2__0_n_0\,
      D => \c_q[0][2]_i_1__0_n_0\,
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0]\(2),
      R => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q\(0)
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg[0][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[0][30]_i_2__0_n_0\,
      D => \c_q[0][30]_i_3_n_0\,
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0]\(30),
      R => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q\(0)
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[0][30]_i_2__0_n_0\,
      D => \c_q[0][3]_i_1__0_n_0\,
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0]\(3),
      R => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q\(0)
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[0][30]_i_2__0_n_0\,
      D => \c_q[0][4]_i_1__0_n_0\,
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0]\(4),
      R => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q\(0)
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[0][30]_i_2__0_n_0\,
      D => \c_q[0][5]_i_1__0_n_0\,
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0]\(5),
      R => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q\(0)
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[0][30]_i_2__0_n_0\,
      D => \c_q[0][6]_i_1__0_n_0\,
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0]\(6),
      R => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q\(0)
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[0][30]_i_2__0_n_0\,
      D => \c_q[0][7]_i_1__0_n_0\,
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0]\(7),
      R => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q\(0)
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[0][30]_i_2__0_n_0\,
      D => \c_q[0][8]_i_1__0_n_0\,
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0]\(8),
      R => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q\(0)
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \c_q[0][30]_i_2__0_n_0\,
      D => \c_q[0][9]_i_1__0_n_0\,
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0]\(9),
      R => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q\(0)
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \g1_q[7]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data_n_0_]\(0),
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q\(0),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \g1_q[7]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data_n_0_]\(1),
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q\(1),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \g1_q[7]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data_n_0_]\(2),
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q\(2),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \g1_q[7]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data_n_0_]\(3),
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q\(3),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \g1_q[7]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data_n_0_]\(4),
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q\(4),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \g1_q[7]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data_n_0_]\(5),
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q\(5),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \g1_q[7]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data_n_0_]\(6),
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q\(6),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \g1_q[7]_i_1_n_0\,
      D => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data_n_0_]\(7),
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q\(7),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out\(1),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q\(1),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q\(1),
      I3 => \lum_out_q[data][1]_i_10_n_0\,
      O => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][1]_i_3_n_0\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q\(1),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out\(1),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q\(1),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/red_q\(1),
      O => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][1]_i_4_n_0\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => \lum_out_q[data][1]_i_2_n_0\,
      I1 => \lum_out_q[data][1]_i_11_n_0\,
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q\(2),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q\(2),
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out\(2),
      O => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][1]_i_5_n_0\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9556566A"
    )
        port map (
      I0 => \lum_out_q[data][1]_i_10_n_0\,
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q\(1),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out\(1),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q\(1),
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/red_q\(1),
      O => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][1]_i_6_n_0\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][1]_i_4_n_0\,
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out\(0),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q\(0),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q\(0),
      O => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][1]_i_7_n_0\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][1]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q\(0),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out\(0),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q\(0),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/red_q\(0),
      O => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][1]_i_8_n_0\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][5]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => \lum_out_q[data][5]_i_2_n_0\,
      I1 => \lum_out_q[data][5]_i_14_n_0\,
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q\(6),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q\(6),
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out\(6),
      O => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][5]_i_6_n_0\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][5]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => \lum_out_q[data][5]_i_3_n_0\,
      I1 => \lum_out_q[data][5]_i_15_n_0\,
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q\(5),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q\(5),
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out\(5),
      O => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][5]_i_7_n_0\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][5]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => \lum_out_q[data][5]_i_4_n_0\,
      I1 => \lum_out_q[data][5]_i_16_n_0\,
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q\(4),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q\(4),
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out\(4),
      O => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][5]_i_8_n_0\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][5]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => \lum_out_q[data][5]_i_5_n_0\,
      I1 => \lum_out_q[data][5]_i_17_n_0\,
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q\(3),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q\(3),
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out\(3),
      O => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][5]_i_9_n_0\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"177E7EE8"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/red_q\(7),
      I1 => \lum_out_q[data][7]_i_6_n_0\,
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out\(7),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q\(7),
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q\(7),
      O => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][7]_i_4_n_0\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q_reg[ctl][valid]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/process_q\,
      Q => \MC_VGA/cameras[0].MC/camera_lum[ctl][valid]\,
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q_reg[data][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/bayer_to_lum\(0),
      Q => \MC_VGA/cameras[0].MC/camera_lum[data]\(0),
      R => \lum_out_q[data][7]_i_1_n_0\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q_reg[data][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/bayer_to_lum\(1),
      Q => \MC_VGA/cameras[0].MC/camera_lum[data]\(1),
      R => \lum_out_q[data][7]_i_1_n_0\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q_reg[data][1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q_reg[data][1]_i_1_n_0\,
      CO(2) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q_reg[data][1]_i_1_n_1\,
      CO(1) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q_reg[data][1]_i_1_n_2\,
      CO(0) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q_reg[data][1]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \lum_out_q[data][1]_i_2_n_0\,
      DI(2) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][1]_i_3_n_0\,
      DI(1) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][1]_i_4_n_0\,
      DI(0) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/red_q\(0),
      O(3 downto 2) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/bayer_to_lum\(1 downto 0),
      O(1 downto 0) => \NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q_reg[data][1]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][1]_i_5_n_0\,
      S(2) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][1]_i_6_n_0\,
      S(1) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][1]_i_7_n_0\,
      S(0) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][1]_i_8_n_0\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q_reg[data][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/bayer_to_lum\(2),
      Q => \MC_VGA/cameras[0].MC/camera_lum[data]\(2),
      R => \lum_out_q[data][7]_i_1_n_0\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q_reg[data][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/bayer_to_lum\(3),
      Q => \MC_VGA/cameras[0].MC/camera_lum[data]\(3),
      R => \lum_out_q[data][7]_i_1_n_0\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q_reg[data][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/bayer_to_lum\(4),
      Q => \MC_VGA/cameras[0].MC/camera_lum[data]\(4),
      R => \lum_out_q[data][7]_i_1_n_0\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q_reg[data][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/bayer_to_lum\(5),
      Q => \MC_VGA/cameras[0].MC/camera_lum[data]\(5),
      R => \lum_out_q[data][7]_i_1_n_0\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q_reg[data][5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q_reg[data][1]_i_1_n_0\,
      CO(3) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q_reg[data][5]_i_1_n_0\,
      CO(2) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q_reg[data][5]_i_1_n_1\,
      CO(1) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q_reg[data][5]_i_1_n_2\,
      CO(0) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q_reg[data][5]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \lum_out_q[data][5]_i_2_n_0\,
      DI(2) => \lum_out_q[data][5]_i_3_n_0\,
      DI(1) => \lum_out_q[data][5]_i_4_n_0\,
      DI(0) => \lum_out_q[data][5]_i_5_n_0\,
      O(3 downto 0) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/bayer_to_lum\(5 downto 2),
      S(3) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][5]_i_6_n_0\,
      S(2) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][5]_i_7_n_0\,
      S(1) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][5]_i_8_n_0\,
      S(0) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][5]_i_9_n_0\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q_reg[data][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/bayer_to_lum\(6),
      Q => \MC_VGA/cameras[0].MC/camera_lum[data]\(6),
      R => \lum_out_q[data][7]_i_1_n_0\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q_reg[data][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/bayer_to_lum\(7),
      Q => \MC_VGA/cameras[0].MC/camera_lum[data]\(7),
      R => \lum_out_q[data][7]_i_1_n_0\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q_reg[data][7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q_reg[data][5]_i_1_n_0\,
      CO(3 downto 2) => \NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q_reg[data][7]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/bayer_to_lum\(7),
      CO(0) => \NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q_reg[data][7]_i_2_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \lum_out_q[data][7]_i_3_n_0\,
      O(3 downto 1) => \NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q_reg[data][7]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/bayer_to_lum\(6),
      S(3 downto 1) => B"001",
      S(0) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][7]_i_4_n_0\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry_n_0\,
      CO(2) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry_n_1\,
      CO(1) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry_n_2\,
      CO(0) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \ok0_carry_i_1__0_n_0\,
      DI(0) => ok0_carry_i_2_n_0,
      O(3 downto 0) => \NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => ok0_carry_i_3_n_0,
      S(2) => ok0_carry_i_4_n_0,
      S(1) => ok0_carry_i_5_n_0,
      S(0) => ok0_carry_i_6_n_0
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry_n_0\,
      CO(3) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry__0_n_0\,
      CO(2) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry__0_n_1\,
      CO(1) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry__0_n_2\,
      CO(0) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \ok0_carry__0_i_1__0_n_0\,
      S(2) => \ok0_carry__0_i_2_n_0\,
      S(1) => \ok0_carry__0_i_3_n_0\,
      S(0) => \ok0_carry__0_i_4_n_0\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry__0_n_0\,
      CO(3) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry__1_n_0\,
      CO(2) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry__1_n_1\,
      CO(1) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry__1_n_2\,
      CO(0) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \ok0_carry__1_i_1_n_0\,
      S(2) => \ok0_carry__1_i_2_n_0\,
      S(1) => \ok0_carry__1_i_3_n_0\,
      S(0) => \ok0_carry__1_i_4_n_0\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry__1_n_0\,
      CO(3 downto 2) => \NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0\,
      CO(0) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1]\(31),
      DI(0) => '0',
      O(3 downto 0) => \NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \ok0_carry__2_i_2_n_0\,
      S(0) => \ok0_carry__2_i_3_n_0\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry_n_0\,
      CO(2) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry_n_1\,
      CO(1) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry_n_2\,
      CO(0) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => ok1_carry_i_1_n_0,
      DI(0) => \ok1_carry_i_2__0_n_0\,
      O(3 downto 0) => \NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \ok1_carry_i_3__0_n_0\,
      S(2) => ok1_carry_i_4_n_0,
      S(1) => ok1_carry_i_5_n_0,
      S(0) => ok1_carry_i_6_n_0
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry_n_0\,
      CO(3) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__0_n_0\,
      CO(2) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__0_n_1\,
      CO(1) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__0_n_2\,
      CO(0) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \ok1_carry__0_i_1_n_0\,
      S(2) => \ok1_carry__0_i_2_n_0\,
      S(1) => \ok1_carry__0_i_3_n_0\,
      S(0) => \ok1_carry__0_i_4_n_0\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__0_n_0\,
      CO(3) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__1_n_0\,
      CO(2) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__1_n_1\,
      CO(1) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__1_n_2\,
      CO(0) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \ok1_carry__1_i_1_n_0\,
      S(2) => \ok1_carry__1_i_2_n_0\,
      S(1) => \ok1_carry__1_i_3_n_0\,
      S(0) => \ok1_carry__1_i_4_n_0\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__1_n_0\,
      CO(3 downto 1) => \NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(31),
      O(3 downto 0) => \NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \ok1_carry__2_i_1_n_0\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d\(1),
      D => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0]\(0),
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0]\(0),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d\(1),
      D => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0]\(10),
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0]\(10),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d\(1),
      D => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0]\(11),
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0]\(11),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d\(1),
      D => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0]\(12),
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0]\(12),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d\(1),
      D => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0]\(13),
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0]\(13),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d\(1),
      D => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0]\(14),
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0]\(14),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d\(1),
      D => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0]\(15),
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0]\(15),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d\(1),
      D => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0]\(16),
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0]\(16),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[0][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d\(1),
      D => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0]\(17),
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0]\(17),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[0][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d\(1),
      D => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0]\(18),
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0]\(18),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[0][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d\(1),
      D => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0]\(19),
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0]\(19),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d\(1),
      D => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0]\(1),
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0]\(1),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[0][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d\(1),
      D => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0]\(20),
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0]\(20),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[0][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d\(1),
      D => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0]\(21),
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0]\(21),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[0][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d\(1),
      D => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0]\(22),
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0]\(22),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[0][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d\(1),
      D => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0]\(23),
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0]\(23),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[0][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d\(1),
      D => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0]\(24),
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0]\(24),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[0][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d\(1),
      D => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0]\(25),
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0]\(25),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[0][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d\(1),
      D => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0]\(26),
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0]\(26),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[0][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d\(1),
      D => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0]\(27),
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0]\(27),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[0][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d\(1),
      D => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0]\(28),
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0]\(28),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[0][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d\(1),
      D => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0]\(29),
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0]\(29),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d\(1),
      D => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0]\(2),
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0]\(2),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[0][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d\(1),
      D => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0]\(30),
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0]\(30),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d\(1),
      D => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0]\(3),
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0]\(3),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d\(1),
      D => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0]\(4),
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0]\(4),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d\(1),
      D => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0]\(5),
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0]\(5),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d\(1),
      D => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0]\(6),
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0]\(6),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d\(1),
      D => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0]\(7),
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0]\(7),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d\(1),
      D => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0]\(8),
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0]\(8),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d\(1),
      D => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0]\(9),
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0]\(9),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d\(1),
      D => \pix_q[1][0]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1]\(0),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[1][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d\(1),
      D => \pix_q[1][10]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1]\(10),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[1][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d\(1),
      D => \pix_q[1][11]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1]\(11),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[1][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d\(1),
      D => \pix_q[1][12]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1]\(12),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[1][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d\(1),
      D => \pix_q[1][13]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1]\(13),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[1][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d\(1),
      D => \pix_q[1][14]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1]\(14),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[1][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d\(1),
      D => \pix_q[1][15]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1]\(15),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[1][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d\(1),
      D => \pix_q[1][16]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1]\(16),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[1][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d\(1),
      D => \pix_q[1][17]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1]\(17),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[1][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d\(1),
      D => \pix_q[1][18]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1]\(18),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[1][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d\(1),
      D => \pix_q[1][19]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1]\(19),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d\(1),
      D => \pix_q[1][1]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1]\(1),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[1][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d\(1),
      D => \pix_q[1][20]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1]\(20),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[1][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d\(1),
      D => \pix_q[1][21]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1]\(21),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[1][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d\(1),
      D => \pix_q[1][22]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1]\(22),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[1][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d\(1),
      D => \pix_q[1][23]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1]\(23),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[1][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d\(1),
      D => \pix_q[1][24]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1]\(24),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[1][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d\(1),
      D => \pix_q[1][25]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1]\(25),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[1][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d\(1),
      D => \pix_q[1][26]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1]\(26),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[1][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d\(1),
      D => \pix_q[1][27]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1]\(27),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[1][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d\(1),
      D => \pix_q[1][28]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1]\(28),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[1][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d\(1),
      D => \pix_q[1][29]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1]\(29),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d\(1),
      D => \pix_q[1][2]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1]\(2),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[1][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d\(1),
      D => \pix_q[1][30]_i_2_n_0\,
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1]\(30),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d\(1),
      D => \pix_q[1][3]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1]\(3),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d\(1),
      D => \pix_q[1][4]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1]\(4),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d\(1),
      D => \pix_q[1][5]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1]\(5),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d\(1),
      D => \pix_q[1][6]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1]\(6),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d\(1),
      D => \pix_q[1][7]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1]\(7),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d\(1),
      D => \pix_q[1][8]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1]\(8),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[1][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d\(1),
      D => \pix_q[1][9]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1]\(9),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry_n_0\,
      CO(2) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry_n_1\,
      CO(1) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry_n_2\,
      CO(0) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry_n_3\,
      CYINIT => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0]\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(4 downto 1),
      S(3 downto 0) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0]\(4 downto 1)
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry_n_0\,
      CO(3) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__0_n_0\,
      CO(2) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__0_n_1\,
      CO(1) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__0_n_2\,
      CO(0) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(8 downto 5),
      S(3 downto 0) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0]\(8 downto 5)
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__0_n_0\,
      CO(3) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__1_n_0\,
      CO(2) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__1_n_1\,
      CO(1) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__1_n_2\,
      CO(0) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(12 downto 9),
      S(3 downto 0) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0]\(12 downto 9)
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__1_n_0\,
      CO(3) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__2_n_0\,
      CO(2) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__2_n_1\,
      CO(1) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__2_n_2\,
      CO(0) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(16 downto 13),
      S(3 downto 0) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0]\(16 downto 13)
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__2_n_0\,
      CO(3) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__3_n_0\,
      CO(2) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__3_n_1\,
      CO(1) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__3_n_2\,
      CO(0) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(20 downto 17),
      S(3 downto 0) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0]\(20 downto 17)
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__3_n_0\,
      CO(3) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__4_n_0\,
      CO(2) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__4_n_1\,
      CO(1) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__4_n_2\,
      CO(0) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(24 downto 21),
      S(3 downto 0) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0]\(24 downto 21)
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__4_n_0\,
      CO(3) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__5_n_0\,
      CO(2) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__5_n_1\,
      CO(1) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__5_n_2\,
      CO(0) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(28 downto 25),
      S(3 downto 0) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0]\(28 downto 25)
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__5_n_0\,
      CO(3) => \NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(31),
      CO(1) => \NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__6_CO_UNCONNECTED\(1),
      CO(0) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__6_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(30 downto 29),
      S(3 downto 2) => B"01",
      S(1 downto 0) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0]\(30 downto 29)
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/process_q_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => process_q_i_1_n_0,
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/process_q\,
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram/no_init_proc.ram_reg\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 4) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ctl[addr]\(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => clk_camera,
      CLKBWRCLK => '0',
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/din\(7 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => \NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram/no_init_proc.ram_reg_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7 downto 0) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out\(7 downto 0),
      DOBDO(15 downto 0) => \NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram/no_init_proc.ram_reg_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram/no_init_proc.ram_reg_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram/no_init_proc.ram_reg_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ctl[we]\,
      WEA(0) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ctl[we]\,
      WEBWE(3 downto 0) => B"0000"
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][c][0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(0),
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][c_n_0_][0]\(0),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][c][0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(1),
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][c_n_0_][0]\(1),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][c][0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(2),
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][c_n_0_][0]\(2),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][c][0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(3),
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][c_n_0_][0]\(3),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][c][0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(4),
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][c_n_0_][0]\(4),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][c][0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(5),
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][c_n_0_][0]\(5),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][c][0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(6),
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][c_n_0_][0]\(6),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][c][0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(7),
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][c_n_0_][0]\(7),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][c][0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(8),
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][c_n_0_][0]\(8),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][c][0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(9),
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][c_n_0_][0]\(9),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][image_end]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pixel_state_set_state_image_end\,
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][image_end_n_0_]\,
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][image_start]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pixel_state_set_state_image_start\,
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][image_start]__0\,
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][line_end]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pixel_state_set_state_line_end\,
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][line_end_n_0_]\,
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][x_even]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pixel_state_set_state_x_even\,
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][x_even]__0\,
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][y_even]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pixel_state_set_state_y_even\,
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][y_even]__0\,
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][valid]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][valid_n_0_]\,
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][valid]__0\,
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/stream_raw_reg[data_n_0_]\(0),
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data_n_0_]\(0),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/stream_raw_reg[data_n_0_]\(1),
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data_n_0_]\(1),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/stream_raw_reg[data_n_0_]\(2),
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data_n_0_]\(2),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/stream_raw_reg[data_n_0_]\(3),
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data_n_0_]\(3),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/stream_raw_reg[data_n_0_]\(4),
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data_n_0_]\(4),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/stream_raw_reg[data_n_0_]\(5),
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data_n_0_]\(5),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/stream_raw_reg[data_n_0_]\(6),
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data_n_0_]\(6),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/stream_raw_reg[data_n_0_]\(7),
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data_n_0_]\(7),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/read_r_q_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/read_r_d\,
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/read_r_q\,
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/red_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/read_r_q\,
      D => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out\(0),
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/red_q\(0),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/red_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/read_r_q\,
      D => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out\(1),
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/red_q\(1),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/red_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/read_r_q\,
      D => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out\(2),
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/red_q\(2),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/red_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/read_r_q\,
      D => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out\(3),
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/red_q\(3),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/red_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/read_r_q\,
      D => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out\(4),
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/red_q\(4),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/red_q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/read_r_q\,
      D => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out\(5),
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/red_q\(5),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/red_q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/read_r_q\,
      D => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out\(6),
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/red_q\(6),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/red_q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/read_r_q\,
      D => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out\(7),
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/red_q\(7),
      R => \MC_VGA/cameras[0].MC/camera_rst\
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \state_q[0]_i_1__1_n_0\,
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      R => '0'
    );
\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \state_q[1]_i_1__1_n_0\,
      Q => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      R => '0'
    );
\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(0),
      Q => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(0),
      R => '0'
    );
\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(10),
      Q => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(10),
      R => '0'
    );
\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(11),
      Q => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(11),
      R => '0'
    );
\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(12),
      Q => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(12),
      R => '0'
    );
\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(13),
      Q => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(13),
      R => '0'
    );
\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(14),
      Q => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(14),
      R => '0'
    );
\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(15),
      Q => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(15),
      R => '0'
    );
\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(16),
      Q => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(16),
      R => '0'
    );
\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][0][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(17),
      Q => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(17),
      R => '0'
    );
\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][0][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(18),
      Q => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(18),
      R => '0'
    );
\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][0][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(19),
      Q => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(19),
      R => '0'
    );
\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(1),
      Q => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(1),
      R => '0'
    );
\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][0][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(20),
      Q => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(20),
      R => '0'
    );
\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][0][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(21),
      Q => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(21),
      R => '0'
    );
\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][0][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(22),
      Q => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(22),
      R => '0'
    );
\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][0][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(23),
      Q => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(23),
      R => '0'
    );
\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][0][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(24),
      Q => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(24),
      R => '0'
    );
\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][0][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(25),
      Q => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(25),
      R => '0'
    );
\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][0][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(26),
      Q => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(26),
      R => '0'
    );
\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][0][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(27),
      Q => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(27),
      R => '0'
    );
\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][0][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(28),
      Q => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(28),
      R => '0'
    );
\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][0][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(29),
      Q => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(29),
      R => '0'
    );
\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(2),
      Q => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(2),
      R => '0'
    );
\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][0][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(30),
      Q => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(30),
      R => '0'
    );
\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(3),
      Q => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(3),
      R => '0'
    );
\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(4),
      Q => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(4),
      R => '0'
    );
\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(5),
      Q => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(5),
      R => '0'
    );
\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(6),
      Q => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(6),
      R => '0'
    );
\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(7),
      Q => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(7),
      R => '0'
    );
\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(8),
      Q => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(8),
      R => '0'
    );
\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(9),
      Q => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(9),
      R => '0'
    );
\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(0),
      Q => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1]\(0),
      R => '0'
    );
\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][1][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(10),
      Q => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1]\(10),
      R => '0'
    );
\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][1][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(11),
      Q => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1]\(11),
      R => '0'
    );
\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][1][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(12),
      Q => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1]\(12),
      R => '0'
    );
\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][1][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(13),
      Q => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1]\(13),
      R => '0'
    );
\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][1][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(14),
      Q => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1]\(14),
      R => '0'
    );
\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][1][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(15),
      Q => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1]\(15),
      R => '0'
    );
\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][1][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(16),
      Q => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1]\(16),
      R => '0'
    );
\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][1][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(17),
      Q => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1]\(17),
      R => '0'
    );
\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][1][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(18),
      Q => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1]\(18),
      R => '0'
    );
\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][1][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(19),
      Q => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1]\(19),
      R => '0'
    );
\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(1),
      Q => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1]\(1),
      R => '0'
    );
\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][1][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(20),
      Q => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1]\(20),
      R => '0'
    );
\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][1][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(21),
      Q => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1]\(21),
      R => '0'
    );
\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][1][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(22),
      Q => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1]\(22),
      R => '0'
    );
\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][1][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(23),
      Q => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1]\(23),
      R => '0'
    );
\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][1][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(24),
      Q => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1]\(24),
      R => '0'
    );
\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][1][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(25),
      Q => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1]\(25),
      R => '0'
    );
\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][1][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(26),
      Q => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1]\(26),
      R => '0'
    );
\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][1][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(27),
      Q => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1]\(27),
      R => '0'
    );
\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][1][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(28),
      Q => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1]\(28),
      R => '0'
    );
\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][1][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(29),
      Q => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1]\(29),
      R => '0'
    );
\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(2),
      Q => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1]\(2),
      R => '0'
    );
\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][1][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(30),
      Q => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1]\(30),
      R => '0'
    );
\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(3),
      Q => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1]\(3),
      R => '0'
    );
\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(4),
      Q => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1]\(4),
      R => '0'
    );
\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(5),
      Q => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1]\(5),
      R => '0'
    );
\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(6),
      Q => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1]\(6),
      R => '0'
    );
\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(7),
      Q => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1]\(7),
      R => '0'
    );
\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(8),
      Q => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1]\(8),
      R => '0'
    );
\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][1][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(9),
      Q => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1]\(9),
      R => '0'
    );
\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][state][image_end]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/pixel_state_set_state_image_end\,
      Q => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][state][image_end_n_0_]\,
      R => '0'
    );
\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][state][image_start]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/pixel_state_set_state_image_start\,
      Q => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][state][image_start_n_0_]\,
      R => '0'
    );
\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][state][line_end]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/pixel_state_set_state_line_end\,
      Q => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][state][line_end_n_0_]\,
      R => '0'
    );
\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][state][x_even]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \stream_raw[ctl][state][x_even]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][state][x_even_n_0_]\,
      R => '0'
    );
\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][state][y_even]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \stream_raw[ctl][state][y_even]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][state][y_even_n_0_]\,
      R => '0'
    );
\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][valid]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][valid_n_0_]\,
      Q => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][valid_n_0_]\,
      R => '0'
    );
\MC_VGA/cameras[0].MC/stream_raw_reg[data][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw_q_reg[data_n_0_]\(0),
      Q => \MC_VGA/cameras[0].MC/stream_raw_reg[data_n_0_]\(0),
      R => '0'
    );
\MC_VGA/cameras[0].MC/stream_raw_reg[data][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw_q_reg[data_n_0_]\(1),
      Q => \MC_VGA/cameras[0].MC/stream_raw_reg[data_n_0_]\(1),
      R => '0'
    );
\MC_VGA/cameras[0].MC/stream_raw_reg[data][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw_q_reg[data_n_0_]\(2),
      Q => \MC_VGA/cameras[0].MC/stream_raw_reg[data_n_0_]\(2),
      R => '0'
    );
\MC_VGA/cameras[0].MC/stream_raw_reg[data][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw_q_reg[data_n_0_]\(3),
      Q => \MC_VGA/cameras[0].MC/stream_raw_reg[data_n_0_]\(3),
      R => '0'
    );
\MC_VGA/cameras[0].MC/stream_raw_reg[data][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw_q_reg[data_n_0_]\(4),
      Q => \MC_VGA/cameras[0].MC/stream_raw_reg[data_n_0_]\(4),
      R => '0'
    );
\MC_VGA/cameras[0].MC/stream_raw_reg[data][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw_q_reg[data_n_0_]\(5),
      Q => \MC_VGA/cameras[0].MC/stream_raw_reg[data_n_0_]\(5),
      R => '0'
    );
\MC_VGA/cameras[0].MC/stream_raw_reg[data][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw_q_reg[data_n_0_]\(6),
      Q => \MC_VGA/cameras[0].MC/stream_raw_reg[data_n_0_]\(6),
      R => '0'
    );
\MC_VGA/cameras[0].MC/stream_raw_reg[data][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => '1',
      D => \MC_VGA/cameras[0].MC/camera_raw_q_reg[data_n_0_]\(7),
      Q => \MC_VGA/cameras[0].MC/stream_raw_reg[data_n_0_]\(7),
      R => '0'
    );
\MC_VGA/cameras[0].MC/sync_reset.n_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \cameras[0].MC/camera_rst0_n_0\,
      D => \sync_reset.n[0]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/sync_reset.n_reg_n_0_\(0),
      R => '0'
    );
\MC_VGA/cameras[0].MC/sync_reset.n_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \cameras[0].MC/camera_rst0_n_0\,
      D => \sync_reset.n[1]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/sync_reset.n_reg_n_0_\(1),
      R => '0'
    );
\MC_VGA/cameras[0].MC/sync_reset.n_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \cameras[0].MC/camera_rst0_n_0\,
      D => \sync_reset.n[2]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/sync_reset.n_reg_n_0_\(2),
      R => '0'
    );
\MC_VGA/cameras[0].MC/sync_reset.n_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \cameras[0].MC/camera_rst0_n_0\,
      D => \sync_reset.n[3]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/sync_reset.n_reg\(3),
      R => '0'
    );
\MC_VGA/cameras[0].MC/sync_reset.n_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \cameras[0].MC/camera_rst0_n_0\,
      D => \sync_reset.n[4]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/sync_reset.n_reg\(4),
      R => '0'
    );
\MC_VGA/cameras[0].MC/sync_reset.n_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_camera,
      CE => \cameras[0].MC/camera_rst0_n_0\,
      D => \sync_reset.n[5]_i_1_n_0\,
      Q => \MC_VGA/cameras[0].MC/sync_reset.n_reg\(5),
      R => '0'
    );
\VGA/rst0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \MC_VGA/VGA/vga_reset.n_reg\(3),
      I1 => \MC_VGA/VGA/vga_reset.n_reg\(4),
      I2 => \MC_VGA/VGA/vga_reset.n_reg\(5),
      O => \VGA/rst0_n_0\
    );
\VGA_BLUE_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \vga_sync.vga_dbg_reg[data_n_0_][2]\(0),
      Q => vid_pData(8),
      R => '0'
    );
\VGA_BLUE_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \vga_sync.vga_dbg_reg[data_n_0_][2]\(1),
      Q => vid_pData(9),
      R => '0'
    );
\VGA_BLUE_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \vga_sync.vga_dbg_reg[data_n_0_][2]\(2),
      Q => vid_pData(10),
      R => '0'
    );
\VGA_BLUE_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \vga_sync.vga_dbg_reg[data_n_0_][2]\(3),
      Q => vid_pData(11),
      R => '0'
    );
\VGA_BLUE_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \vga_sync.vga_dbg_reg[data_n_0_][2]\(4),
      Q => vid_pData(12),
      R => '0'
    );
\VGA_BLUE_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \vga_sync.vga_dbg_reg[data_n_0_][2]\(5),
      Q => vid_pData(13),
      R => '0'
    );
\VGA_BLUE_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \vga_sync.vga_dbg_reg[data_n_0_][2]\(6),
      Q => vid_pData(14),
      R => '0'
    );
\VGA_BLUE_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \vga_sync.vga_dbg_reg[data_n_0_][2]\(7),
      Q => vid_pData(15),
      R => '0'
    );
\VGA_GREEN_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \vga_sync.vga_dbg_reg[data_n_0_][1]\(0),
      Q => vid_pData(0),
      R => '0'
    );
\VGA_GREEN_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \vga_sync.vga_dbg_reg[data_n_0_][1]\(1),
      Q => vid_pData(1),
      R => '0'
    );
\VGA_GREEN_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \vga_sync.vga_dbg_reg[data_n_0_][1]\(2),
      Q => vid_pData(2),
      R => '0'
    );
\VGA_GREEN_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \vga_sync.vga_dbg_reg[data_n_0_][1]\(3),
      Q => vid_pData(3),
      R => '0'
    );
\VGA_GREEN_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \vga_sync.vga_dbg_reg[data_n_0_][1]\(4),
      Q => vid_pData(4),
      R => '0'
    );
\VGA_GREEN_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \vga_sync.vga_dbg_reg[data_n_0_][1]\(5),
      Q => vid_pData(5),
      R => '0'
    );
\VGA_GREEN_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \vga_sync.vga_dbg_reg[data_n_0_][1]\(6),
      Q => vid_pData(6),
      R => '0'
    );
\VGA_GREEN_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \vga_sync.vga_dbg_reg[data_n_0_][1]\(7),
      Q => vid_pData(7),
      R => '0'
    );
\VGA_RED_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \vga_sync.vga_dbg_reg[data_n_0_][0]\(0),
      Q => vid_pData(16),
      R => '0'
    );
\VGA_RED_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \vga_sync.vga_dbg_reg[data_n_0_][0]\(1),
      Q => vid_pData(17),
      R => '0'
    );
\VGA_RED_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \vga_sync.vga_dbg_reg[data_n_0_][0]\(2),
      Q => vid_pData(18),
      R => '0'
    );
\VGA_RED_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \vga_sync.vga_dbg_reg[data_n_0_][0]\(3),
      Q => vid_pData(19),
      R => '0'
    );
\VGA_RED_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \vga_sync.vga_dbg_reg[data_n_0_][0]\(4),
      Q => vid_pData(20),
      R => '0'
    );
\VGA_RED_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \vga_sync.vga_dbg_reg[data_n_0_][0]\(5),
      Q => vid_pData(21),
      R => '0'
    );
\VGA_RED_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \vga_sync.vga_dbg_reg[data_n_0_][0]\(6),
      Q => vid_pData(22),
      R => '0'
    );
\VGA_RED_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \vga_sync.vga_dbg_reg[data_n_0_][0]\(7),
      Q => vid_pData(23),
      R => '0'
    );
\align_q[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF0FFF0F4"
    )
        port map (
      I0 => \align_q[1]_i_2_n_0\,
      I1 => \align_q[0]_i_2_n_0\,
      I2 => \align_q[0]_i_3_n_0\,
      I3 => \align_q[1]_i_3_n_0\,
      I4 => \align_q[1]_i_4_n_0\,
      I5 => \align_q[0]_i_4_n_0\,
      O => \align_q[0]_i_1_n_0\
    );
\align_q[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FFF0FFFFFFF4"
    )
        port map (
      I0 => \align_q[1]_i_2__0_n_0\,
      I1 => \align_q[0]_i_2__0_n_0\,
      I2 => \align_q[0]_i_3__0_n_0\,
      I3 => \align_q[0]_i_4__0_n_0\,
      I4 => \align_q[1]_i_4__0_n_0\,
      I5 => \align_q[1]_i_3__0_n_0\,
      O => \align_q[0]_i_1__0_n_0\
    );
\align_q[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \align_q[0]_i_5_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(8),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(7),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(6),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(3),
      O => \align_q[0]_i_2_n_0\
    );
\align_q[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \align_q[0]_i_5__0_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(7),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(8),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(3),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(6),
      O => \align_q[0]_i_2__0_n_0\
    );
\align_q[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(7),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(10),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(11),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(12),
      I4 => \align_q[2]_i_7_n_0\,
      I5 => \align_q[0]_i_6_n_0\,
      O => \align_q[0]_i_3_n_0\
    );
\align_q[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(10),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(7),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(12),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(11),
      I4 => \align_q[2]_i_7__0_n_0\,
      I5 => \align_q[0]_i_6__0_n_0\,
      O => \align_q[0]_i_3__0_n_0\
    );
\align_q[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEEFE"
    )
        port map (
      I0 => \align_q[0]_i_7_n_0\,
      I1 => \align_q[3]_i_12_n_0\,
      I2 => \align_q[1]_i_8_n_0\,
      I3 => \align_q[0]_i_8_n_0\,
      I4 => \align_q[3]_i_8_n_0\,
      I5 => \align_q[3]_i_3_n_0\,
      O => \align_q[0]_i_4_n_0\
    );
\align_q[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFEFFFE"
    )
        port map (
      I0 => \align_q[0]_i_7__0_n_0\,
      I1 => \align_q[3]_i_9_n_0\,
      I2 => \align_q[3]_i_12__0_n_0\,
      I3 => \align_q[1]_i_8__0_n_0\,
      I4 => \align_q[0]_i_8__0_n_0\,
      I5 => \align_q[3]_i_2__0_n_0\,
      O => \align_q[0]_i_4__0_n_0\
    );
\align_q[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(2),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(4),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(5),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(1),
      O => \align_q[0]_i_5_n_0\
    );
\align_q[0]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(2),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(4),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(5),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(1),
      O => \align_q[0]_i_5__0_n_0\
    );
\align_q[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \align_q[2]_i_3_n_0\,
      I1 => \align_q[3]_i_6_n_0\,
      I2 => \align_q[3]_i_5_n_0\,
      I3 => \align_q[2]_i_5_n_0\,
      O => \align_q[0]_i_6_n_0\
    );
\align_q[0]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \align_q[2]_i_5__0_n_0\,
      I1 => \align_q[3]_i_4__0_n_0\,
      I2 => \align_q[3]_i_5__0_n_0\,
      I3 => \align_q[2]_i_4__0_n_0\,
      O => \align_q[0]_i_6__0_n_0\
    );
\align_q[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \align_q[2]_i_5_n_0\,
      I1 => \align_q[3]_i_5_n_0\,
      I2 => \align_q[3]_i_6_n_0\,
      O => \align_q[0]_i_7_n_0\
    );
\align_q[0]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \align_q[2]_i_4__0_n_0\,
      I1 => \align_q[3]_i_5__0_n_0\,
      I2 => \align_q[3]_i_4__0_n_0\,
      O => \align_q[0]_i_7__0_n_0\
    );
\align_q[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\(6),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\(4),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\(5),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\(1),
      O => \align_q[0]_i_8_n_0\
    );
\align_q[0]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\(6),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\(1),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\(5),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\(4),
      O => \align_q[0]_i_8__0_n_0\
    );
\align_q[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF32"
    )
        port map (
      I0 => \align_q[1]_i_2_n_0\,
      I1 => \align_q[1]_i_3_n_0\,
      I2 => \align_q[1]_i_4_n_0\,
      I3 => \align_q[1]_i_5_n_0\,
      I4 => \align_q[3]_i_4_n_0\,
      I5 => \align_q[1]_i_6_n_0\,
      O => \align_q[1]_i_1_n_0\
    );
\align_q[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF32"
    )
        port map (
      I0 => \align_q[1]_i_2__0_n_0\,
      I1 => \align_q[1]_i_3__0_n_0\,
      I2 => \align_q[1]_i_4__0_n_0\,
      I3 => \align_q[1]_i_5__0_n_0\,
      I4 => \align_q[3]_i_3__0_n_0\,
      I5 => \align_q[1]_i_6__0_n_0\,
      O => \align_q[1]_i_1__0_n_0\
    );
\align_q[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \align_q[1]_i_7_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(8),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(9),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(2),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(5),
      O => \align_q[1]_i_2_n_0\
    );
\align_q[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \align_q[1]_i_7__0_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(8),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(9),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(2),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(5),
      O => \align_q[1]_i_2__0_n_0\
    );
\align_q[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \align_q[2]_i_2_n_0\,
      I1 => \align_q[2]_i_3_n_0\,
      I2 => \align_q[3]_i_6_n_0\,
      I3 => \align_q[3]_i_5_n_0\,
      I4 => \align_q[2]_i_5_n_0\,
      I5 => \align_q[2]_i_6_n_0\,
      O => \align_q[1]_i_3_n_0\
    );
\align_q[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \align_q[2]_i_5__0_n_0\,
      I1 => \align_q[2]_i_4__0_n_0\,
      I2 => \align_q[3]_i_4__0_n_0\,
      I3 => \align_q[3]_i_5__0_n_0\,
      I4 => \align_q[2]_i_2__0_n_0\,
      I5 => \align_q[2]_i_6__0_n_0\,
      O => \align_q[1]_i_3__0_n_0\
    );
\align_q[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \align_q[1]_i_7_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(10),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(9),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(8),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(5),
      O => \align_q[1]_i_4_n_0\
    );
\align_q[1]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \align_q[1]_i_7__0_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(9),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(10),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(5),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(8),
      O => \align_q[1]_i_4__0_n_0\
    );
\align_q[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A200000002000"
    )
        port map (
      I0 => \align_q[1]_i_8_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(14),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\(1),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\(5),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\(4),
      I5 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\(6),
      O => \align_q[1]_i_5_n_0\
    );
\align_q[1]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008200800002000"
    )
        port map (
      I0 => \align_q[1]_i_8__0_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\(4),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\(5),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\(1),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(14),
      I5 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\(6),
      O => \align_q[1]_i_5__0_n_0\
    );
\align_q[1]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0302"
    )
        port map (
      I0 => \align_q[2]_i_3_n_0\,
      I1 => \align_q[3]_i_6_n_0\,
      I2 => \align_q[3]_i_5_n_0\,
      I3 => \align_q[2]_i_5_n_0\,
      O => \align_q[1]_i_6_n_0\
    );
\align_q[1]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0302"
    )
        port map (
      I0 => \align_q[2]_i_5__0_n_0\,
      I1 => \align_q[3]_i_4__0_n_0\,
      I2 => \align_q[3]_i_5__0_n_0\,
      I3 => \align_q[2]_i_4__0_n_0\,
      O => \align_q[1]_i_6__0_n_0\
    );
\align_q[1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(3),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(6),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(7),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(4),
      O => \align_q[1]_i_7_n_0\
    );
\align_q[1]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(6),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(3),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(7),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(4),
      O => \align_q[1]_i_7__0_n_0\
    );
\align_q[1]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(15),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\(2),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\(3),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\(0),
      O => \align_q[1]_i_8_n_0\
    );
\align_q[1]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\(0),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\(3),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\(2),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(15),
      O => \align_q[1]_i_8__0_n_0\
    );
\align_q[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFAAFFAAFFAAFE"
    )
        port map (
      I0 => \align_q[3]_i_2_n_0\,
      I1 => \align_q[2]_i_2_n_0\,
      I2 => \align_q[2]_i_3_n_0\,
      I3 => \align_q[2]_i_4_n_0\,
      I4 => \align_q[2]_i_5_n_0\,
      I5 => \align_q[2]_i_6_n_0\,
      O => \align_q[2]_i_1_n_0\
    );
\align_q[2]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(13),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\(0),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\(1),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(14),
      O => \align_q[2]_i_10_n_0\
    );
\align_q[2]_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\(1),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\(4),
      O => \align_q[2]_i_10__0_n_0\
    );
\align_q[2]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\(3),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\(4),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(15),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\(2),
      O => \align_q[2]_i_11_n_0\
    );
\align_q[2]_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\(1),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\(4),
      O => \align_q[2]_i_11__0_n_0\
    );
\align_q[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFAFAFAFAFAFAE"
    )
        port map (
      I0 => \align_q[3]_i_6__0_n_0\,
      I1 => \align_q[2]_i_2__0_n_0\,
      I2 => \align_q[2]_i_3__0_n_0\,
      I3 => \align_q[2]_i_4__0_n_0\,
      I4 => \align_q[2]_i_5__0_n_0\,
      I5 => \align_q[2]_i_6__0_n_0\,
      O => \align_q[2]_i_1__0_n_0\
    );
\align_q[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \align_q[2]_i_7_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(10),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(7),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(4),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(11),
      O => \align_q[2]_i_2_n_0\
    );
\align_q[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \align_q[2]_i_7__0_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(11),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(12),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(7),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(10),
      O => \align_q[2]_i_2__0_n_0\
    );
\align_q[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \align_q[2]_i_8__0_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(12),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(13),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(6),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(9),
      O => \align_q[2]_i_3_n_0\
    );
\align_q[2]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \align_q[3]_i_4__0_n_0\,
      I1 => \align_q[3]_i_2__0_n_0\,
      I2 => \align_q[3]_i_13__0_n_0\,
      I3 => \align_q[2]_i_8_n_0\,
      I4 => \align_q[3]_i_10_n_0\,
      I5 => \align_q[3]_i_9_n_0\,
      O => \align_q[2]_i_3__0_n_0\
    );
\align_q[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \align_q[3]_i_3_n_0\,
      I1 => \align_q[3]_i_13_n_0\,
      I2 => \align_q[3]_i_12_n_0\,
      I3 => \align_q[2]_i_9_n_0\,
      I4 => \align_q[3]_i_7_n_0\,
      I5 => \align_q[3]_i_5_n_0\,
      O => \align_q[2]_i_4_n_0\
    );
\align_q[2]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \align_q[2]_i_9__0_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(13),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(14),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(9),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(12),
      O => \align_q[2]_i_4__0_n_0\
    );
\align_q[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \align_q[2]_i_8__0_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(13),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(14),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(9),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(12),
      O => \align_q[2]_i_5_n_0\
    );
\align_q[2]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \align_q[2]_i_9__0_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(12),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(13),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(6),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(9),
      O => \align_q[2]_i_5__0_n_0\
    );
\align_q[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \align_q[2]_i_7_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(12),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(11),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(10),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(7),
      O => \align_q[2]_i_6_n_0\
    );
\align_q[2]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \align_q[2]_i_7__0_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(10),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(7),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(4),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(11),
      O => \align_q[2]_i_6__0_n_0\
    );
\align_q[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(5),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(8),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(9),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(6),
      O => \align_q[2]_i_7_n_0\
    );
\align_q[2]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(8),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(5),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(9),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(6),
      O => \align_q[2]_i_7__0_n_0\
    );
\align_q[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => \align_q[1]_i_8__0_n_0\,
      I1 => \align_q[3]_i_15_n_0\,
      I2 => \align_q[4]_i_4__0_n_0\,
      I3 => \align_q[2]_i_10__0_n_0\,
      I4 => \align_q[2]_i_11_n_0\,
      I5 => \align_q[3]_i_14__0_n_0\,
      O => \align_q[2]_i_8_n_0\
    );
\align_q[2]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(7),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(10),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(11),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(8),
      O => \align_q[2]_i_8__0_n_0\
    );
\align_q[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \align_q[3]_i_15__0_n_0\,
      I1 => \align_q[2]_i_10_n_0\,
      I2 => \align_q[1]_i_8_n_0\,
      I3 => \align_q[3]_i_16_n_0\,
      I4 => \align_q[4]_i_4_n_0\,
      I5 => \align_q[2]_i_11__0_n_0\,
      O => \align_q[2]_i_9_n_0\
    );
\align_q[2]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(10),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(7),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(11),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(8),
      O => \align_q[2]_i_9__0_n_0\
    );
\align_q[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFFFE"
    )
        port map (
      I0 => \align_q[3]_i_2_n_0\,
      I1 => \align_q[3]_i_3_n_0\,
      I2 => \align_q[3]_i_4_n_0\,
      I3 => \align_q[3]_i_5_n_0\,
      I4 => \align_q[3]_i_6_n_0\,
      O => \align_q[3]_i_1_n_0\
    );
\align_q[3]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \align_q[3]_i_14__0_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\(2),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\(3),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(12),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(15),
      O => \align_q[3]_i_10_n_0\
    );
\align_q[3]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(11),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(14),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(15),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(12),
      O => \align_q[3]_i_10__0_n_0\
    );
\align_q[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4040"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\(1),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\(4),
      I2 => \align_q[4]_i_4_n_0\,
      I3 => \align_q[3]_i_16_n_0\,
      I4 => \align_q[1]_i_8_n_0\,
      O => \align_q[3]_i_11_n_0\
    );
\align_q[3]_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4040"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\(1),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\(4),
      I2 => \align_q[4]_i_4__0_n_0\,
      I3 => \align_q[3]_i_15_n_0\,
      I4 => \align_q[1]_i_8__0_n_0\,
      O => \align_q[3]_i_11__0_n_0\
    );
\align_q[3]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \align_q[3]_i_10__0_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\(1),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\(2),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(13),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\(0),
      O => \align_q[3]_i_12_n_0\
    );
\align_q[3]_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \align_q[3]_i_14__0_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\(3),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\(4),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(15),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\(2),
      O => \align_q[3]_i_12__0_n_0\
    );
\align_q[3]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \align_q[3]_i_10__0_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(10),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(13),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\(0),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\(1),
      O => \align_q[3]_i_13_n_0\
    );
\align_q[3]_i_13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \align_q[3]_i_8__0_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\(0),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\(1),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(10),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(13),
      O => \align_q[3]_i_13__0_n_0\
    );
\align_q[3]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(13),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(12),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\(2),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(14),
      O => \align_q[3]_i_14_n_0\
    );
\align_q[3]_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(13),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\(0),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\(1),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(14),
      O => \align_q[3]_i_14__0_n_0\
    );
\align_q[3]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF5CFFF"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\(6),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(14),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\(1),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\(5),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\(4),
      O => \align_q[3]_i_15_n_0\
    );
\align_q[3]_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(15),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\(2),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\(3),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\(4),
      O => \align_q[3]_i_15__0_n_0\
    );
\align_q[3]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7CFF7"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\(6),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\(4),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\(5),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\(1),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(14),
      O => \align_q[3]_i_16_n_0\
    );
\align_q[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEEFE"
    )
        port map (
      I0 => \align_q[3]_i_2__0_n_0\,
      I1 => \align_q[3]_i_3__0_n_0\,
      I2 => \align_q[3]_i_4__0_n_0\,
      I3 => \align_q[3]_i_5__0_n_0\,
      I4 => \align_q[3]_i_6__0_n_0\,
      O => \align_q[3]_i_1__0_n_0\
    );
\align_q[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \align_q[1]_i_5_n_0\,
      I1 => \align_q[3]_i_7_n_0\,
      I2 => \align_q[3]_i_8_n_0\,
      O => \align_q[3]_i_2_n_0\
    );
\align_q[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \align_q[3]_i_7__0_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\(0),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(15),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(14),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(11),
      O => \align_q[3]_i_2__0_n_0\
    );
\align_q[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \align_q[3]_i_9__0_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\(0),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(15),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(14),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(11),
      O => \align_q[3]_i_3_n_0\
    );
\align_q[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0430040000000000"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(10),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(13),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\(0),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\(1),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\(2),
      I5 => \align_q[3]_i_8__0_n_0\,
      O => \align_q[3]_i_3__0_n_0\
    );
\align_q[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10100C0000000000"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(10),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\(0),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(13),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\(2),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\(1),
      I5 => \align_q[3]_i_10__0_n_0\,
      O => \align_q[3]_i_4_n_0\
    );
\align_q[3]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \align_q[3]_i_7__0_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(14),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(15),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(8),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(11),
      O => \align_q[3]_i_4__0_n_0\
    );
\align_q[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \align_q[3]_i_9__0_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(14),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(15),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(8),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(11),
      O => \align_q[3]_i_5_n_0\
    );
\align_q[3]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \align_q[3]_i_9_n_0\,
      I1 => \align_q[3]_i_10_n_0\,
      I2 => \align_q[3]_i_11__0_n_0\,
      I3 => \align_q[3]_i_12__0_n_0\,
      I4 => \align_q[3]_i_13__0_n_0\,
      I5 => \align_q[3]_i_2__0_n_0\,
      O => \align_q[3]_i_5__0_n_0\
    );
\align_q[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \align_q[3]_i_7_n_0\,
      I1 => \align_q[3]_i_8_n_0\,
      I2 => \align_q[3]_i_11_n_0\,
      I3 => \align_q[3]_i_12_n_0\,
      I4 => \align_q[3]_i_13_n_0\,
      I5 => \align_q[3]_i_3_n_0\,
      O => \align_q[3]_i_6_n_0\
    );
\align_q[3]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \align_q[3]_i_10_n_0\,
      I1 => \align_q[3]_i_12__0_n_0\,
      I2 => \align_q[1]_i_5__0_n_0\,
      O => \align_q[3]_i_6__0_n_0\
    );
\align_q[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(15),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\(3),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\(0),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\(1),
      I4 => \align_q[3]_i_14_n_0\,
      O => \align_q[3]_i_7_n_0\
    );
\align_q[3]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(12),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(9),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(13),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(10),
      O => \align_q[3]_i_7__0_n_0\
    );
\align_q[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(13),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\(0),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\(1),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(14),
      I4 => \align_q[3]_i_15__0_n_0\,
      O => \align_q[3]_i_8_n_0\
    );
\align_q[3]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(11),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(14),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(15),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(12),
      O => \align_q[3]_i_8__0_n_0\
    );
\align_q[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \align_q[3]_i_8__0_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\(2),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\(1),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\(0),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(13),
      O => \align_q[3]_i_9_n_0\
    );
\align_q[3]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(12),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(9),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(13),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(10),
      O => \align_q[3]_i_9__0_n_0\
    );
\align_q[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \align_q[4]_i_3_n_0\,
      O => \align_q[4]_i_1_n_0\
    );
\align_q[4]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \align_q[4]_i_3__0_n_0\,
      O => \align_q[4]_i_1__0_n_0\
    );
\align_q[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\(1),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\(4),
      I2 => \align_q[4]_i_4_n_0\,
      O => \align_q[4]_i_2_n_0\
    );
\align_q[4]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\(1),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\(4),
      I2 => \align_q[4]_i_4__0_n_0\,
      O => \align_q[4]_i_2__0_n_0\
    );
\align_q[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0001"
    )
        port map (
      I0 => \align_q[0]_i_2_n_0\,
      I1 => \state_align_q[2]_i_3_n_0\,
      I2 => \align_q[1]_i_2_n_0\,
      I3 => \state_align_q[2]_i_4_n_0\,
      I4 => \align_q[4]_i_5_n_0\,
      O => \align_q[4]_i_3_n_0\
    );
\align_q[4]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0001"
    )
        port map (
      I0 => \state_align_q[2]_i_3__0_n_0\,
      I1 => \align_q[1]_i_2__0_n_0\,
      I2 => \align_q[0]_i_2__0_n_0\,
      I3 => \state_align_q[2]_i_4__0_n_0\,
      I4 => \align_q[4]_i_5__0_n_0\,
      O => \align_q[4]_i_3__0_n_0\
    );
\align_q[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\(2),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\(7),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\(5),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\(6),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\(3),
      I5 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\(0),
      O => \align_q[4]_i_4_n_0\
    );
\align_q[4]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\(0),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\(3),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\(2),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\(7),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\(6),
      I5 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\(5),
      O => \align_q[4]_i_4__0_n_0\
    );
\align_q[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_\(1),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_\(0),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_\(2),
      O => \align_q[4]_i_5_n_0\
    );
\align_q[4]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_\(1),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_\(2),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_\(0),
      O => \align_q[4]_i_5__0_n_0\
    );
\bypass_blk._bypass_sync.cpt_reset[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg\(0),
      O => \bypass_blk._bypass_sync.cpt_reset[0]_i_1_n_0\
    );
\bypass_blk._bypass_sync.cpt_reset[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg\(0),
      I1 => \MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg\(1),
      O => \bypass_blk._bypass_sync.cpt_reset[1]_i_1_n_0\
    );
\bypass_blk._bypass_sync.cpt_reset[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg\(1),
      I1 => \MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg\(0),
      I2 => \MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg\(2),
      O => \bypass_blk._bypass_sync.cpt_reset[2]_i_1_n_0\
    );
\bypass_blk._bypass_sync.cpt_reset[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg\(1),
      I1 => \MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg\(0),
      I2 => \MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg\(2),
      I3 => \MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg\(3),
      O => \bypass_blk._bypass_sync.cpt_reset[3]_i_1_n_0\
    );
\bypass_blk._bypass_sync.cpt_reset[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg\(2),
      I1 => \MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg\(0),
      I2 => \MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg\(1),
      I3 => \MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg\(3),
      I4 => \MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg\(4),
      O => \bypass_blk._bypass_sync.cpt_reset[4]_i_1_n_0\
    );
\bypass_blk._bypass_sync.cpt_reset[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg\(3),
      I1 => \MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg\(1),
      I2 => \MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg\(0),
      I3 => \MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg\(2),
      I4 => \MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg\(4),
      I5 => \MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg\(5),
      O => \bypass_blk._bypass_sync.cpt_reset[5]_i_1_n_0\
    );
\bypass_blk._bypass_sync.cpt_reset[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \bypass_blk._bypass_sync.cpt_reset[6]_i_2_n_0\,
      I1 => \MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg\(5),
      I2 => \MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg\(6),
      O => \bypass_blk._bypass_sync.cpt_reset[6]_i_1_n_0\
    );
\bypass_blk._bypass_sync.cpt_reset[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg\(2),
      I1 => \MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg\(0),
      I2 => \MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg\(1),
      I3 => \MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg\(3),
      I4 => \MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg\(4),
      O => \bypass_blk._bypass_sync.cpt_reset[6]_i_2_n_0\
    );
\bypass_blk.bypass_display_mem_ctl_reg[addr]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg\(1),
      I1 => \MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg\(4),
      I2 => \MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg\(5),
      I3 => \bypass_blk.bypass_sync_c_q[1][7]_i_3_n_0\,
      O => \bypass_blk.bypass_display_mem_ctl_reg[addr]_i_1_n_0\
    );
\bypass_blk.bypass_sync_c_q[0][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \MC_VGA/bypass_blk.bypass_sync_c_q_reg_n_0_[0]\(0),
      I1 => \bypass_blk.bypass_sync_c_q_reg[1][7]_i_4_n_2\,
      O => \bypass_blk.bypass_sync_c_q[0][0]_i_1_n_0\
    );
\bypass_blk.bypass_sync_c_q[0][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MC_VGA/plusOp[0]\(1),
      I1 => \bypass_blk.bypass_sync_c_q_reg[1][7]_i_4_n_2\,
      O => \bypass_blk.bypass_sync_c_q[0][1]_i_1_n_0\
    );
\bypass_blk.bypass_sync_c_q[0][2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MC_VGA/plusOp[0]\(2),
      I1 => \bypass_blk.bypass_sync_c_q_reg[1][7]_i_4_n_2\,
      O => \bypass_blk.bypass_sync_c_q[0][2]_i_1_n_0\
    );
\bypass_blk.bypass_sync_c_q[0][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MC_VGA/plusOp[0]\(3),
      I1 => \bypass_blk.bypass_sync_c_q_reg[1][7]_i_4_n_2\,
      O => \bypass_blk.bypass_sync_c_q[0][3]_i_1_n_0\
    );
\bypass_blk.bypass_sync_c_q[0][4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MC_VGA/plusOp[0]\(4),
      I1 => \bypass_blk.bypass_sync_c_q_reg[1][7]_i_4_n_2\,
      O => \bypass_blk.bypass_sync_c_q[0][4]_i_1_n_0\
    );
\bypass_blk.bypass_sync_c_q[0][5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MC_VGA/plusOp[0]\(5),
      I1 => \bypass_blk.bypass_sync_c_q_reg[1][7]_i_4_n_2\,
      O => \bypass_blk.bypass_sync_c_q[0][5]_i_1_n_0\
    );
\bypass_blk.bypass_sync_c_q[0][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MC_VGA/plusOp[0]\(6),
      I1 => \bypass_blk.bypass_sync_c_q_reg[1][7]_i_4_n_2\,
      O => \bypass_blk.bypass_sync_c_q[0][6]_i_1_n_0\
    );
\bypass_blk.bypass_sync_c_q[0][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MC_VGA/plusOp[0]\(7),
      I1 => \bypass_blk.bypass_sync_c_q_reg[1][7]_i_4_n_2\,
      O => \bypass_blk.bypass_sync_c_q[0][7]_i_1_n_0\
    );
\bypass_blk.bypass_sync_c_q[0][8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MC_VGA/plusOp[0]\(8),
      I1 => \bypass_blk.bypass_sync_c_q_reg[1][7]_i_4_n_2\,
      O => \bypass_blk.bypass_sync_c_q[0][8]_i_1_n_0\
    );
\bypass_blk.bypass_sync_c_q[1][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => \MC_VGA/bypass_blk.bypass_sync_c_q_reg_n_0_[1]\(0),
      I1 => \bypass_blk.bypass_sync_c_q_reg[1][7]_i_5_n_1\,
      I2 => \bypass_blk.bypass_sync_c_q_reg[1][7]_i_4_n_2\,
      O => \bypass_blk.bypass_sync_c_q[1][0]_i_1_n_0\
    );
\bypass_blk.bypass_sync_c_q[1][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \MC_VGA/bypass_blk.bypass_sync_c_q_reg_n_0_[1]\(1),
      I1 => \bypass_blk.bypass_sync_c_q_reg[1][7]_i_4_n_2\,
      I2 => \bypass_blk.bypass_sync_c_q_reg[1][7]_i_5_n_1\,
      I3 => \MC_VGA/plusOp[1]\(1),
      O => \bypass_blk.bypass_sync_c_q[1][1]_i_1_n_0\
    );
\bypass_blk.bypass_sync_c_q[1][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \MC_VGA/bypass_blk.bypass_sync_c_q_reg_n_0_[1]\(2),
      I1 => \bypass_blk.bypass_sync_c_q_reg[1][7]_i_4_n_2\,
      I2 => \bypass_blk.bypass_sync_c_q_reg[1][7]_i_5_n_1\,
      I3 => \MC_VGA/plusOp[1]\(2),
      O => \bypass_blk.bypass_sync_c_q[1][2]_i_1_n_0\
    );
\bypass_blk.bypass_sync_c_q[1][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \MC_VGA/bypass_blk.bypass_sync_c_q_reg_n_0_[1]\(3),
      I1 => \bypass_blk.bypass_sync_c_q_reg[1][7]_i_4_n_2\,
      I2 => \bypass_blk.bypass_sync_c_q_reg[1][7]_i_5_n_1\,
      I3 => \MC_VGA/plusOp[1]\(3),
      O => \bypass_blk.bypass_sync_c_q[1][3]_i_1_n_0\
    );
\bypass_blk.bypass_sync_c_q[1][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \MC_VGA/bypass_blk.bypass_sync_c_q_reg_n_0_[1]\(4),
      I1 => \bypass_blk.bypass_sync_c_q_reg[1][7]_i_4_n_2\,
      I2 => \bypass_blk.bypass_sync_c_q_reg[1][7]_i_5_n_1\,
      I3 => \MC_VGA/plusOp[1]\(4),
      O => \bypass_blk.bypass_sync_c_q[1][4]_i_1_n_0\
    );
\bypass_blk.bypass_sync_c_q[1][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \MC_VGA/bypass_blk.bypass_sync_c_q_reg_n_0_[1]\(5),
      I1 => \bypass_blk.bypass_sync_c_q_reg[1][7]_i_4_n_2\,
      I2 => \bypass_blk.bypass_sync_c_q_reg[1][7]_i_5_n_1\,
      I3 => \MC_VGA/plusOp[1]\(5),
      O => \bypass_blk.bypass_sync_c_q[1][5]_i_1_n_0\
    );
\bypass_blk.bypass_sync_c_q[1][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \MC_VGA/bypass_blk.bypass_sync_c_q_reg_n_0_[1]\(6),
      I1 => \bypass_blk.bypass_sync_c_q_reg[1][7]_i_4_n_2\,
      I2 => \bypass_blk.bypass_sync_c_q_reg[1][7]_i_5_n_1\,
      I3 => \MC_VGA/plusOp[1]\(6),
      O => \bypass_blk.bypass_sync_c_q[1][6]_i_1_n_0\
    );
\bypass_blk.bypass_sync_c_q[1][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg\(1),
      I1 => \MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg\(4),
      I2 => \MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg\(5),
      I3 => \bypass_blk.bypass_sync_c_q[1][7]_i_3_n_0\,
      O => \bypass_blk.bypass_sync_c_q[1][7]_i_1_n_0\
    );
\bypass_blk.bypass_sync_c_q[1][7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/plusOp[0]\(6),
      I1 => \MC_VGA/plusOp[0]\(7),
      O => \bypass_blk.bypass_sync_c_q[1][7]_i_10_n_0\
    );
\bypass_blk.bypass_sync_c_q[1][7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \MC_VGA/plusOp[1]\(6),
      I1 => \MC_VGA/plusOp[1]\(7),
      O => \bypass_blk.bypass_sync_c_q[1][7]_i_11_n_0\
    );
\bypass_blk.bypass_sync_c_q[1][7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \MC_VGA/plusOp[1]\(4),
      I1 => \MC_VGA/plusOp[1]\(5),
      O => \bypass_blk.bypass_sync_c_q[1][7]_i_12_n_0\
    );
\bypass_blk.bypass_sync_c_q[1][7]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MC_VGA/plusOp[1]\(6),
      I1 => \MC_VGA/plusOp[1]\(7),
      O => \bypass_blk.bypass_sync_c_q[1][7]_i_13_n_0\
    );
\bypass_blk.bypass_sync_c_q[1][7]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MC_VGA/plusOp[1]\(4),
      I1 => \MC_VGA/plusOp[1]\(5),
      O => \bypass_blk.bypass_sync_c_q[1][7]_i_14_n_0\
    );
\bypass_blk.bypass_sync_c_q[1][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \MC_VGA/bypass_blk.bypass_sync_c_q_reg_n_0_[1]\(7),
      I1 => \bypass_blk.bypass_sync_c_q_reg[1][7]_i_4_n_2\,
      I2 => \bypass_blk.bypass_sync_c_q_reg[1][7]_i_5_n_1\,
      I3 => \MC_VGA/plusOp[1]\(7),
      O => \bypass_blk.bypass_sync_c_q[1][7]_i_2_n_0\
    );
\bypass_blk.bypass_sync_c_q[1][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg\(2),
      I1 => \MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg\(6),
      I2 => \MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg\(0),
      I3 => \MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg\(3),
      O => \bypass_blk.bypass_sync_c_q[1][7]_i_3_n_0\
    );
\bypass_blk.bypass_sync_c_q[1][7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/plusOp[0]\(8),
      I1 => \MC_VGA/plusOp[0]\(9),
      O => \bypass_blk.bypass_sync_c_q[1][7]_i_7_n_0\
    );
\bypass_blk.bypass_sync_c_q[1][7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/plusOp[0]\(6),
      I1 => \MC_VGA/plusOp[0]\(7),
      O => \bypass_blk.bypass_sync_c_q[1][7]_i_8_n_0\
    );
\bypass_blk.bypass_sync_c_q[1][7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/plusOp[0]\(8),
      I1 => \MC_VGA/plusOp[0]\(9),
      O => \bypass_blk.bypass_sync_c_q[1][7]_i_9_n_0\
    );
\bypass_blk.bypass_sync_c_q_reg[0][4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bypass_blk.bypass_sync_c_q_reg[0][4]_i_2_n_0\,
      CO(2) => \bypass_blk.bypass_sync_c_q_reg[0][4]_i_2_n_1\,
      CO(1) => \bypass_blk.bypass_sync_c_q_reg[0][4]_i_2_n_2\,
      CO(0) => \bypass_blk.bypass_sync_c_q_reg[0][4]_i_2_n_3\,
      CYINIT => \MC_VGA/bypass_blk.bypass_sync_c_q_reg_n_0_[0]\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \MC_VGA/plusOp[0]\(4 downto 1),
      S(3 downto 0) => \MC_VGA/bypass_blk.bypass_sync_c_q_reg_n_0_[0]\(4 downto 1)
    );
\bypass_blk.bypass_sync_c_q_reg[0][8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \bypass_blk.bypass_sync_c_q_reg[0][4]_i_2_n_0\,
      CO(3) => \bypass_blk.bypass_sync_c_q_reg[0][8]_i_2_n_0\,
      CO(2) => \bypass_blk.bypass_sync_c_q_reg[0][8]_i_2_n_1\,
      CO(1) => \bypass_blk.bypass_sync_c_q_reg[0][8]_i_2_n_2\,
      CO(0) => \bypass_blk.bypass_sync_c_q_reg[0][8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \MC_VGA/plusOp[0]\(8 downto 5),
      S(3 downto 0) => \MC_VGA/bypass_blk.bypass_sync_c_q_reg_n_0_[0]\(8 downto 5)
    );
\bypass_blk.bypass_sync_c_q_reg[1][4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bypass_blk.bypass_sync_c_q_reg[1][4]_i_2_n_0\,
      CO(2) => \bypass_blk.bypass_sync_c_q_reg[1][4]_i_2_n_1\,
      CO(1) => \bypass_blk.bypass_sync_c_q_reg[1][4]_i_2_n_2\,
      CO(0) => \bypass_blk.bypass_sync_c_q_reg[1][4]_i_2_n_3\,
      CYINIT => \MC_VGA/bypass_blk.bypass_sync_c_q_reg_n_0_[1]\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \MC_VGA/plusOp[1]\(4 downto 1),
      S(3 downto 0) => \MC_VGA/bypass_blk.bypass_sync_c_q_reg_n_0_[1]\(4 downto 1)
    );
\bypass_blk.bypass_sync_c_q_reg[1][7]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \bypass_blk.bypass_sync_c_q_reg[0][8]_i_2_n_0\,
      CO(3 downto 1) => \NLW_bypass_blk.bypass_sync_c_q_reg[1][7]_i_15_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \MC_VGA/plusOp[0]\(9),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_bypass_blk.bypass_sync_c_q_reg[1][7]_i_15_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\bypass_blk.bypass_sync_c_q_reg[1][7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_bypass_blk.bypass_sync_c_q_reg[1][7]_i_4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \bypass_blk.bypass_sync_c_q_reg[1][7]_i_4_n_2\,
      CO(0) => \bypass_blk.bypass_sync_c_q_reg[1][7]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \bypass_blk.bypass_sync_c_q[1][7]_i_7_n_0\,
      DI(0) => \bypass_blk.bypass_sync_c_q[1][7]_i_8_n_0\,
      O(3 downto 0) => \NLW_bypass_blk.bypass_sync_c_q_reg[1][7]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \bypass_blk.bypass_sync_c_q[1][7]_i_9_n_0\,
      S(0) => \bypass_blk.bypass_sync_c_q[1][7]_i_10_n_0\
    );
\bypass_blk.bypass_sync_c_q_reg[1][7]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_bypass_blk.bypass_sync_c_q_reg[1][7]_i_5_CO_UNCONNECTED\(3),
      CO(2) => \bypass_blk.bypass_sync_c_q_reg[1][7]_i_5_n_1\,
      CO(1) => \bypass_blk.bypass_sync_c_q_reg[1][7]_i_5_n_2\,
      CO(0) => \bypass_blk.bypass_sync_c_q_reg[1][7]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \bypass_blk.bypass_sync_c_q[1][7]_i_11_n_0\,
      DI(0) => \bypass_blk.bypass_sync_c_q[1][7]_i_12_n_0\,
      O(3 downto 0) => \NLW_bypass_blk.bypass_sync_c_q_reg[1][7]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \bypass_blk.bypass_sync_c_q_reg[1][7]_i_6_n_4\,
      S(1) => \bypass_blk.bypass_sync_c_q[1][7]_i_13_n_0\,
      S(0) => \bypass_blk.bypass_sync_c_q[1][7]_i_14_n_0\
    );
\bypass_blk.bypass_sync_c_q_reg[1][7]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \bypass_blk.bypass_sync_c_q_reg[1][4]_i_2_n_0\,
      CO(3) => \NLW_bypass_blk.bypass_sync_c_q_reg[1][7]_i_6_CO_UNCONNECTED\(3),
      CO(2) => \MC_VGA/plusOp[1]\(8),
      CO(1) => \bypass_blk.bypass_sync_c_q_reg[1][7]_i_6_n_2\,
      CO(0) => \bypass_blk.bypass_sync_c_q_reg[1][7]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bypass_blk.bypass_sync_c_q_reg[1][7]_i_6_n_4\,
      O(2 downto 0) => \MC_VGA/plusOp[1]\(7 downto 5),
      S(3) => '1',
      S(2 downto 0) => \MC_VGA/bypass_blk.bypass_sync_c_q_reg_n_0_[1]\(7 downto 5)
    );
\c_q[0][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0]\(0),
      I1 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0]\(0)
    );
\c_q[0][0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0054"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][line_end_n_0_]\,
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/process_d\,
      O => \c_q[0][0]_i_1__0_n_0\
    );
\c_q[0][10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]\(10),
      I1 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0]\(10)
    );
\c_q[0][10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \c_q[0][30]_i_4_n_0\,
      I1 => \c_q_reg[0][12]_i_2_n_6\,
      O => \c_q[0][10]_i_1__0_n_0\
    );
\c_q[0][11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]\(11),
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0]\(11)
    );
\c_q[0][11]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \c_q[0][30]_i_4_n_0\,
      I1 => \c_q_reg[0][12]_i_2_n_5\,
      O => \c_q[0][11]_i_1__0_n_0\
    );
\c_q[0][12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]\(12),
      I1 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0]\(12)
    );
\c_q[0][12]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \c_q[0][30]_i_4_n_0\,
      I1 => \c_q_reg[0][12]_i_2_n_4\,
      O => \c_q[0][12]_i_1__0_n_0\
    );
\c_q[0][13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]\(13),
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0]\(13)
    );
\c_q[0][13]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \c_q[0][30]_i_4_n_0\,
      I1 => \c_q_reg[0][16]_i_2_n_7\,
      O => \c_q[0][13]_i_1__0_n_0\
    );
\c_q[0][14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]\(14),
      I1 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0]\(14)
    );
\c_q[0][14]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \c_q[0][30]_i_4_n_0\,
      I1 => \c_q_reg[0][16]_i_2_n_6\,
      O => \c_q[0][14]_i_1__0_n_0\
    );
\c_q[0][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]\(15),
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0]\(15)
    );
\c_q[0][15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \c_q[0][30]_i_4_n_0\,
      I1 => \c_q_reg[0][16]_i_2_n_5\,
      O => \c_q[0][15]_i_1__0_n_0\
    );
\c_q[0][16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]\(16),
      I1 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0]\(16)
    );
\c_q[0][16]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \c_q[0][30]_i_4_n_0\,
      I1 => \c_q_reg[0][16]_i_2_n_4\,
      O => \c_q[0][16]_i_1__0_n_0\
    );
\c_q[0][17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]\(17),
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0]\(17)
    );
\c_q[0][17]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \c_q[0][30]_i_4_n_0\,
      I1 => \c_q_reg[0][20]_i_2_n_7\,
      O => \c_q[0][17]_i_1__0_n_0\
    );
\c_q[0][18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]\(18),
      I1 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0]\(18)
    );
\c_q[0][18]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \c_q[0][30]_i_4_n_0\,
      I1 => \c_q_reg[0][20]_i_2_n_6\,
      O => \c_q[0][18]_i_1__0_n_0\
    );
\c_q[0][19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]\(19),
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0]\(19)
    );
\c_q[0][19]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \c_q[0][30]_i_4_n_0\,
      I1 => \c_q_reg[0][20]_i_2_n_5\,
      O => \c_q[0][19]_i_1__0_n_0\
    );
\c_q[0][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]\(1),
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0]\(1)
    );
\c_q[0][1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \c_q[0][30]_i_4_n_0\,
      I1 => \c_q_reg[0][4]_i_2_n_7\,
      O => \c_q[0][1]_i_1__0_n_0\
    );
\c_q[0][20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]\(20),
      I1 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0]\(20)
    );
\c_q[0][20]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \c_q[0][30]_i_4_n_0\,
      I1 => \c_q_reg[0][20]_i_2_n_4\,
      O => \c_q[0][20]_i_1__0_n_0\
    );
\c_q[0][21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]\(21),
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0]\(21)
    );
\c_q[0][21]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \c_q[0][30]_i_4_n_0\,
      I1 => \c_q_reg[0][24]_i_2_n_7\,
      O => \c_q[0][21]_i_1__0_n_0\
    );
\c_q[0][22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]\(22),
      I1 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0]\(22)
    );
\c_q[0][22]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \c_q[0][30]_i_4_n_0\,
      I1 => \c_q_reg[0][24]_i_2_n_6\,
      O => \c_q[0][22]_i_1__0_n_0\
    );
\c_q[0][23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]\(23),
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0]\(23)
    );
\c_q[0][23]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \c_q[0][30]_i_4_n_0\,
      I1 => \c_q_reg[0][24]_i_2_n_5\,
      O => \c_q[0][23]_i_1__0_n_0\
    );
\c_q[0][24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]\(24),
      I1 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0]\(24)
    );
\c_q[0][24]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \c_q[0][30]_i_4_n_0\,
      I1 => \c_q_reg[0][24]_i_2_n_4\,
      O => \c_q[0][24]_i_1__0_n_0\
    );
\c_q[0][25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]\(25),
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0]\(25)
    );
\c_q[0][25]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \c_q[0][30]_i_4_n_0\,
      I1 => \c_q_reg[0][28]_i_2_n_7\,
      O => \c_q[0][25]_i_1__0_n_0\
    );
\c_q[0][26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]\(26),
      I1 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0]\(26)
    );
\c_q[0][26]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \c_q[0][30]_i_4_n_0\,
      I1 => \c_q_reg[0][28]_i_2_n_6\,
      O => \c_q[0][26]_i_1__0_n_0\
    );
\c_q[0][27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]\(27),
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0]\(27)
    );
\c_q[0][27]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \c_q[0][30]_i_4_n_0\,
      I1 => \c_q_reg[0][28]_i_2_n_5\,
      O => \c_q[0][27]_i_1__0_n_0\
    );
\c_q[0][28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]\(28),
      I1 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0]\(28)
    );
\c_q[0][28]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \c_q[0][30]_i_4_n_0\,
      I1 => \c_q_reg[0][28]_i_2_n_4\,
      O => \c_q[0][28]_i_1__0_n_0\
    );
\c_q[0][29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]\(29),
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0]\(29)
    );
\c_q[0][29]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \c_q[0][30]_i_4_n_0\,
      I1 => \c_q_reg[0][30]_i_5_n_7\,
      O => \c_q[0][29]_i_1__0_n_0\
    );
\c_q[0][2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]\(2),
      I1 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0]\(2)
    );
\c_q[0][2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \c_q[0][30]_i_4_n_0\,
      I1 => \c_q_reg[0][4]_i_2_n_6\,
      O => \c_q[0][2]_i_1__0_n_0\
    );
\c_q[0][30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB88C000"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(2),
      I1 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(1),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[valid_n_0_]\,
      I3 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(3),
      I4 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      O => \c_q[0][30]_i_1_n_0\
    );
\c_q[0][30]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0]\(6),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0]\(5),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0]\(8),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0]\(7),
      O => \c_q[0][30]_i_10_n_0\
    );
\c_q[0][30]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0]\(11),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0]\(12),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0]\(10),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0]\(9),
      I4 => \c_q[0][30]_i_13_n_0\,
      O => \c_q[0][30]_i_11_n_0\
    );
\c_q[0][30]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0]\(22),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0]\(21),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0]\(24),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0]\(23),
      O => \c_q[0][30]_i_12_n_0\
    );
\c_q[0][30]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0]\(14),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0]\(13),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0]\(16),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0]\(15),
      O => \c_q[0][30]_i_13_n_0\
    );
\c_q[0][30]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_rst\,
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][image_end_n_0_]\,
      O => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q\(0)
    );
\c_q[0][30]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]\(30),
      I1 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0]\(30)
    );
\c_q[0][30]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5131"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][valid]__0\,
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][y_even]__0\,
      O => \c_q[0][30]_i_2__0_n_0\
    );
\c_q[0][30]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \c_q[0][30]_i_4_n_0\,
      I1 => \c_q_reg[0][30]_i_5_n_6\,
      O => \c_q[0][30]_i_3_n_0\
    );
\c_q[0][30]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => \c_q[0][30]_i_6_n_0\,
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][line_end_n_0_]\,
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      O => \c_q[0][30]_i_4_n_0\
    );
\c_q[0][30]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => \c_q[0][30]_i_7_n_0\,
      I1 => \c_q[0][30]_i_8_n_0\,
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/process_d\,
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0]\(29),
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0]\(30),
      I5 => \c_q[0][30]_i_9_n_0\,
      O => \c_q[0][30]_i_6_n_0\
    );
\c_q[0][30]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFFFFFFF"
    )
        port map (
      I0 => \c_q[0][30]_i_10_n_0\,
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0]\(2),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0]\(1),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0]\(4),
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0]\(3),
      I5 => \c_q[0][30]_i_11_n_0\,
      O => \c_q[0][30]_i_7_n_0\
    );
\c_q[0][30]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0]\(26),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0]\(25),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0]\(28),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0]\(27),
      O => \c_q[0][30]_i_8_n_0\
    );
\c_q[0][30]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0]\(19),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0]\(20),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0]\(17),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0]\(18),
      I4 => \c_q[0][30]_i_12_n_0\,
      O => \c_q[0][30]_i_9_n_0\
    );
\c_q[0][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]\(3),
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0]\(3)
    );
\c_q[0][3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \c_q[0][30]_i_4_n_0\,
      I1 => \c_q_reg[0][4]_i_2_n_5\,
      O => \c_q[0][3]_i_1__0_n_0\
    );
\c_q[0][4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]\(4),
      I1 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0]\(4)
    );
\c_q[0][4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \c_q[0][30]_i_4_n_0\,
      I1 => \c_q_reg[0][4]_i_2_n_4\,
      O => \c_q[0][4]_i_1__0_n_0\
    );
\c_q[0][5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]\(5),
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0]\(5)
    );
\c_q[0][5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \c_q[0][30]_i_4_n_0\,
      I1 => \c_q_reg[0][8]_i_2_n_7\,
      O => \c_q[0][5]_i_1__0_n_0\
    );
\c_q[0][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]\(6),
      I1 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0]\(6)
    );
\c_q[0][6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \c_q[0][30]_i_4_n_0\,
      I1 => \c_q_reg[0][8]_i_2_n_6\,
      O => \c_q[0][6]_i_1__0_n_0\
    );
\c_q[0][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]\(7),
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0]\(7)
    );
\c_q[0][7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \c_q[0][30]_i_4_n_0\,
      I1 => \c_q_reg[0][8]_i_2_n_5\,
      O => \c_q[0][7]_i_1__0_n_0\
    );
\c_q[0][8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]\(8),
      I1 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0]\(8)
    );
\c_q[0][8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \c_q[0][30]_i_4_n_0\,
      I1 => \c_q_reg[0][8]_i_2_n_4\,
      O => \c_q[0][8]_i_1__0_n_0\
    );
\c_q[0][9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]\(9),
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0]\(9)
    );
\c_q[0][9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \c_q[0][30]_i_4_n_0\,
      I1 => \c_q_reg[0][12]_i_2_n_7\,
      O => \c_q[0][9]_i_1__0_n_0\
    );
\c_q[1][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(0),
      I1 => \c_q[1][30]_i_3_n_0\,
      O => \c_q[1][0]_i_1_n_0\
    );
\c_q[1][10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \c_q[1][30]_i_3_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[1]\(10),
      O => \c_q[1][10]_i_1_n_0\
    );
\c_q[1][11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[1]\(11),
      I1 => \c_q[1][30]_i_3_n_0\,
      O => \c_q[1][11]_i_1_n_0\
    );
\c_q[1][12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \c_q[1][30]_i_3_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[1]\(12),
      O => \c_q[1][12]_i_1_n_0\
    );
\c_q[1][13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[1]\(13),
      I1 => \c_q[1][30]_i_3_n_0\,
      O => \c_q[1][13]_i_1_n_0\
    );
\c_q[1][14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \c_q[1][30]_i_3_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[1]\(14),
      O => \c_q[1][14]_i_1_n_0\
    );
\c_q[1][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[1]\(15),
      I1 => \c_q[1][30]_i_3_n_0\,
      O => \c_q[1][15]_i_1_n_0\
    );
\c_q[1][16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \c_q[1][30]_i_3_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[1]\(16),
      O => \c_q[1][16]_i_1_n_0\
    );
\c_q[1][17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[1]\(17),
      I1 => \c_q[1][30]_i_3_n_0\,
      O => \c_q[1][17]_i_1_n_0\
    );
\c_q[1][18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \c_q[1][30]_i_3_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[1]\(18),
      O => \c_q[1][18]_i_1_n_0\
    );
\c_q[1][19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[1]\(19),
      I1 => \c_q[1][30]_i_3_n_0\,
      O => \c_q[1][19]_i_1_n_0\
    );
\c_q[1][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[1]\(1),
      I1 => \c_q[1][30]_i_3_n_0\,
      O => \c_q[1][1]_i_1_n_0\
    );
\c_q[1][20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \c_q[1][30]_i_3_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[1]\(20),
      O => \c_q[1][20]_i_1_n_0\
    );
\c_q[1][21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[1]\(21),
      I1 => \c_q[1][30]_i_3_n_0\,
      O => \c_q[1][21]_i_1_n_0\
    );
\c_q[1][22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \c_q[1][30]_i_3_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[1]\(22),
      O => \c_q[1][22]_i_1_n_0\
    );
\c_q[1][23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[1]\(23),
      I1 => \c_q[1][30]_i_3_n_0\,
      O => \c_q[1][23]_i_1_n_0\
    );
\c_q[1][24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \c_q[1][30]_i_3_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[1]\(24),
      O => \c_q[1][24]_i_1_n_0\
    );
\c_q[1][25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[1]\(25),
      I1 => \c_q[1][30]_i_3_n_0\,
      O => \c_q[1][25]_i_1_n_0\
    );
\c_q[1][26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \c_q[1][30]_i_3_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[1]\(26),
      O => \c_q[1][26]_i_1_n_0\
    );
\c_q[1][27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[1]\(27),
      I1 => \c_q[1][30]_i_3_n_0\,
      O => \c_q[1][27]_i_1_n_0\
    );
\c_q[1][28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \c_q[1][30]_i_3_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[1]\(28),
      O => \c_q[1][28]_i_1_n_0\
    );
\c_q[1][29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[1]\(29),
      I1 => \c_q[1][30]_i_3_n_0\,
      O => \c_q[1][29]_i_1_n_0\
    );
\c_q[1][2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \c_q[1][30]_i_3_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[1]\(2),
      O => \c_q[1][2]_i_1_n_0\
    );
\c_q[1][30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA888088"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      I1 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(3),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[valid_n_0_]\,
      I3 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(1),
      I4 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(2),
      O => \c_q[1][30]_i_1_n_0\
    );
\c_q[1][30]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(9),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(26),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(24),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(30),
      O => \c_q[1][30]_i_10_n_0\
    );
\c_q[1][30]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(20),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(23),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(11),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(5),
      O => \c_q[1][30]_i_11_n_0\
    );
\c_q[1][30]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(0),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(27),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(29),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(12),
      O => \c_q[1][30]_i_12_n_0\
    );
\c_q[1][30]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \c_q[1][30]_i_3_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[1]\(30),
      O => \c_q[1][30]_i_2_n_0\
    );
\c_q[1][30]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"777F7777"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(1),
      I1 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(3),
      I2 => \c_q[1][30]_i_5_n_0\,
      I3 => \c_q[1][30]_i_6_n_0\,
      I4 => \c_q[1][30]_i_7_n_0\,
      O => \c_q[1][30]_i_3_n_0\
    );
\c_q[1][30]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(22),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(16),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(15),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(2),
      I4 => \c_q[1][30]_i_8_n_0\,
      O => \c_q[1][30]_i_5_n_0\
    );
\c_q[1][30]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(13),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(1),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(28),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(6),
      I4 => \c_q[1][30]_i_9_n_0\,
      O => \c_q[1][30]_i_6_n_0\
    );
\c_q[1][30]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => \c_q[1][30]_i_10_n_0\,
      I1 => \c_q[1][30]_i_11_n_0\,
      I2 => \c_q[1][30]_i_12_n_0\,
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(7),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(4),
      I5 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(3),
      O => \c_q[1][30]_i_7_n_0\
    );
\c_q[1][30]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(21),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(10),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(8),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(19),
      O => \c_q[1][30]_i_8_n_0\
    );
\c_q[1][30]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(17),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(25),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(18),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(14),
      O => \c_q[1][30]_i_9_n_0\
    );
\c_q[1][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[1]\(3),
      I1 => \c_q[1][30]_i_3_n_0\,
      O => \c_q[1][3]_i_1_n_0\
    );
\c_q[1][4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \c_q[1][30]_i_3_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[1]\(4),
      O => \c_q[1][4]_i_1_n_0\
    );
\c_q[1][5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[1]\(5),
      I1 => \c_q[1][30]_i_3_n_0\,
      O => \c_q[1][5]_i_1_n_0\
    );
\c_q[1][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \c_q[1][30]_i_3_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[1]\(6),
      O => \c_q[1][6]_i_1_n_0\
    );
\c_q[1][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[1]\(7),
      I1 => \c_q[1][30]_i_3_n_0\,
      O => \c_q[1][7]_i_1_n_0\
    );
\c_q[1][8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \c_q[1][30]_i_3_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[1]\(8),
      O => \c_q[1][8]_i_1_n_0\
    );
\c_q[1][9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[1]\(9),
      I1 => \c_q[1][30]_i_3_n_0\,
      O => \c_q[1][9]_i_1_n_0\
    );
\c_q_reg[0][12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_q_reg[0][8]_i_2_n_0\,
      CO(3) => \c_q_reg[0][12]_i_2_n_0\,
      CO(2) => \c_q_reg[0][12]_i_2_n_1\,
      CO(1) => \c_q_reg[0][12]_i_2_n_2\,
      CO(0) => \c_q_reg[0][12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \c_q_reg[0][12]_i_2_n_4\,
      O(2) => \c_q_reg[0][12]_i_2_n_5\,
      O(1) => \c_q_reg[0][12]_i_2_n_6\,
      O(0) => \c_q_reg[0][12]_i_2_n_7\,
      S(3 downto 0) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0]\(12 downto 9)
    );
\c_q_reg[0][16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_q_reg[0][12]_i_2_n_0\,
      CO(3) => \c_q_reg[0][16]_i_2_n_0\,
      CO(2) => \c_q_reg[0][16]_i_2_n_1\,
      CO(1) => \c_q_reg[0][16]_i_2_n_2\,
      CO(0) => \c_q_reg[0][16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \c_q_reg[0][16]_i_2_n_4\,
      O(2) => \c_q_reg[0][16]_i_2_n_5\,
      O(1) => \c_q_reg[0][16]_i_2_n_6\,
      O(0) => \c_q_reg[0][16]_i_2_n_7\,
      S(3 downto 0) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0]\(16 downto 13)
    );
\c_q_reg[0][20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_q_reg[0][16]_i_2_n_0\,
      CO(3) => \c_q_reg[0][20]_i_2_n_0\,
      CO(2) => \c_q_reg[0][20]_i_2_n_1\,
      CO(1) => \c_q_reg[0][20]_i_2_n_2\,
      CO(0) => \c_q_reg[0][20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \c_q_reg[0][20]_i_2_n_4\,
      O(2) => \c_q_reg[0][20]_i_2_n_5\,
      O(1) => \c_q_reg[0][20]_i_2_n_6\,
      O(0) => \c_q_reg[0][20]_i_2_n_7\,
      S(3 downto 0) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0]\(20 downto 17)
    );
\c_q_reg[0][24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_q_reg[0][20]_i_2_n_0\,
      CO(3) => \c_q_reg[0][24]_i_2_n_0\,
      CO(2) => \c_q_reg[0][24]_i_2_n_1\,
      CO(1) => \c_q_reg[0][24]_i_2_n_2\,
      CO(0) => \c_q_reg[0][24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \c_q_reg[0][24]_i_2_n_4\,
      O(2) => \c_q_reg[0][24]_i_2_n_5\,
      O(1) => \c_q_reg[0][24]_i_2_n_6\,
      O(0) => \c_q_reg[0][24]_i_2_n_7\,
      S(3 downto 0) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0]\(24 downto 21)
    );
\c_q_reg[0][28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_q_reg[0][24]_i_2_n_0\,
      CO(3) => \c_q_reg[0][28]_i_2_n_0\,
      CO(2) => \c_q_reg[0][28]_i_2_n_1\,
      CO(1) => \c_q_reg[0][28]_i_2_n_2\,
      CO(0) => \c_q_reg[0][28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \c_q_reg[0][28]_i_2_n_4\,
      O(2) => \c_q_reg[0][28]_i_2_n_5\,
      O(1) => \c_q_reg[0][28]_i_2_n_6\,
      O(0) => \c_q_reg[0][28]_i_2_n_7\,
      S(3 downto 0) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0]\(28 downto 25)
    );
\c_q_reg[0][30]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_q_reg[0][28]_i_2_n_0\,
      CO(3 downto 1) => \NLW_c_q_reg[0][30]_i_5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \c_q_reg[0][30]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_c_q_reg[0][30]_i_5_O_UNCONNECTED\(3 downto 2),
      O(1) => \c_q_reg[0][30]_i_5_n_6\,
      O(0) => \c_q_reg[0][30]_i_5_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0]\(30 downto 29)
    );
\c_q_reg[0][4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \c_q_reg[0][4]_i_2_n_0\,
      CO(2) => \c_q_reg[0][4]_i_2_n_1\,
      CO(1) => \c_q_reg[0][4]_i_2_n_2\,
      CO(0) => \c_q_reg[0][4]_i_2_n_3\,
      CYINIT => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/process_d\,
      DI(3 downto 0) => B"0000",
      O(3) => \c_q_reg[0][4]_i_2_n_4\,
      O(2) => \c_q_reg[0][4]_i_2_n_5\,
      O(1) => \c_q_reg[0][4]_i_2_n_6\,
      O(0) => \c_q_reg[0][4]_i_2_n_7\,
      S(3 downto 0) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0]\(4 downto 1)
    );
\c_q_reg[0][8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_q_reg[0][4]_i_2_n_0\,
      CO(3) => \c_q_reg[0][8]_i_2_n_0\,
      CO(2) => \c_q_reg[0][8]_i_2_n_1\,
      CO(1) => \c_q_reg[0][8]_i_2_n_2\,
      CO(0) => \c_q_reg[0][8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \c_q_reg[0][8]_i_2_n_4\,
      O(2) => \c_q_reg[0][8]_i_2_n_5\,
      O(1) => \c_q_reg[0][8]_i_2_n_6\,
      O(0) => \c_q_reg[0][8]_i_2_n_7\,
      S(3 downto 0) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0]\(8 downto 5)
    );
\c_q_reg[1][12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_q_reg[1][8]_i_2_n_0\,
      CO(3) => \c_q_reg[1][12]_i_2_n_0\,
      CO(2) => \c_q_reg[1][12]_i_2_n_1\,
      CO(1) => \c_q_reg[1][12]_i_2_n_2\,
      CO(0) => \c_q_reg[1][12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[1]\(12 downto 9),
      S(3 downto 0) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(12 downto 9)
    );
\c_q_reg[1][16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_q_reg[1][12]_i_2_n_0\,
      CO(3) => \c_q_reg[1][16]_i_2_n_0\,
      CO(2) => \c_q_reg[1][16]_i_2_n_1\,
      CO(1) => \c_q_reg[1][16]_i_2_n_2\,
      CO(0) => \c_q_reg[1][16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[1]\(16 downto 13),
      S(3 downto 0) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(16 downto 13)
    );
\c_q_reg[1][20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_q_reg[1][16]_i_2_n_0\,
      CO(3) => \c_q_reg[1][20]_i_2_n_0\,
      CO(2) => \c_q_reg[1][20]_i_2_n_1\,
      CO(1) => \c_q_reg[1][20]_i_2_n_2\,
      CO(0) => \c_q_reg[1][20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[1]\(20 downto 17),
      S(3 downto 0) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(20 downto 17)
    );
\c_q_reg[1][24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_q_reg[1][20]_i_2_n_0\,
      CO(3) => \c_q_reg[1][24]_i_2_n_0\,
      CO(2) => \c_q_reg[1][24]_i_2_n_1\,
      CO(1) => \c_q_reg[1][24]_i_2_n_2\,
      CO(0) => \c_q_reg[1][24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[1]\(24 downto 21),
      S(3 downto 0) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(24 downto 21)
    );
\c_q_reg[1][28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_q_reg[1][24]_i_2_n_0\,
      CO(3) => \c_q_reg[1][28]_i_2_n_0\,
      CO(2) => \c_q_reg[1][28]_i_2_n_1\,
      CO(1) => \c_q_reg[1][28]_i_2_n_2\,
      CO(0) => \c_q_reg[1][28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[1]\(28 downto 25),
      S(3 downto 0) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(28 downto 25)
    );
\c_q_reg[1][30]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_q_reg[1][28]_i_2_n_0\,
      CO(3 downto 1) => \NLW_c_q_reg[1][30]_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \c_q_reg[1][30]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_c_q_reg[1][30]_i_4_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[1]\(30 downto 29),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(30 downto 29)
    );
\c_q_reg[1][4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \c_q_reg[1][4]_i_2_n_0\,
      CO(2) => \c_q_reg[1][4]_i_2_n_1\,
      CO(1) => \c_q_reg[1][4]_i_2_n_2\,
      CO(0) => \c_q_reg[1][4]_i_2_n_3\,
      CYINIT => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[1]\(4 downto 1),
      S(3 downto 0) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(4 downto 1)
    );
\c_q_reg[1][8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_q_reg[1][4]_i_2_n_0\,
      CO(3) => \c_q_reg[1][8]_i_2_n_0\,
      CO(2) => \c_q_reg[1][8]_i_2_n_1\,
      CO(1) => \c_q_reg[1][8]_i_2_n_2\,
      CO(0) => \c_q_reg[1][8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[1]\(8 downto 5),
      S(3 downto 0) => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(8 downto 5)
    );
cam_reset_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_rst\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/rst_q_q\,
      O => \MC_VGA/cameras[0].MC/mc_dev/cam_reset0\
    );
\camera_raw_q[ctl][c][0][30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFFF"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      I1 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(3),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[valid_n_0_]\,
      I3 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(1),
      O => \camera_raw_q[ctl][c][0][30]_i_1_n_0\
    );
\camera_raw_q[ctl][c][1][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020222200F000F0"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(0),
      I1 => \camera_raw_q[ctl][c][1][30]_i_1_n_0\,
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q\(0),
      I3 => \camera_raw_q[ctl][c][1][14]_i_2_n_0\,
      I4 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      I5 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(1),
      O => \MC_VGA/cameras[0].MC/camera_raw[ctl][c][1]\(0)
    );
\camera_raw_q[ctl][c][1][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020222200F000F0"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(10),
      I1 => \camera_raw_q[ctl][c][1][30]_i_1_n_0\,
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q\(10),
      I3 => \camera_raw_q[ctl][c][1][14]_i_2_n_0\,
      I4 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      I5 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(1),
      O => \MC_VGA/cameras[0].MC/camera_raw[ctl][c][1]\(10)
    );
\camera_raw_q[ctl][c][1][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020222200F000F0"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(11),
      I1 => \camera_raw_q[ctl][c][1][30]_i_1_n_0\,
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q\(11),
      I3 => \camera_raw_q[ctl][c][1][14]_i_2_n_0\,
      I4 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      I5 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(1),
      O => \MC_VGA/cameras[0].MC/camera_raw[ctl][c][1]\(11)
    );
\camera_raw_q[ctl][c][1][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020222200F000F0"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(12),
      I1 => \camera_raw_q[ctl][c][1][30]_i_1_n_0\,
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q\(12),
      I3 => \camera_raw_q[ctl][c][1][14]_i_2_n_0\,
      I4 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      I5 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(1),
      O => \MC_VGA/cameras[0].MC/camera_raw[ctl][c][1]\(12)
    );
\camera_raw_q[ctl][c][1][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020222200F000F0"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(13),
      I1 => \camera_raw_q[ctl][c][1][30]_i_1_n_0\,
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q\(13),
      I3 => \camera_raw_q[ctl][c][1][14]_i_2_n_0\,
      I4 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      I5 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(1),
      O => \MC_VGA/cameras[0].MC/camera_raw[ctl][c][1]\(13)
    );
\camera_raw_q[ctl][c][1][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020222200F000F0"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(14),
      I1 => \camera_raw_q[ctl][c][1][30]_i_1_n_0\,
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q\(14),
      I3 => \camera_raw_q[ctl][c][1][14]_i_2_n_0\,
      I4 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      I5 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(1),
      O => \MC_VGA/cameras[0].MC/camera_raw[ctl][c][1]\(14)
    );
\camera_raw_q[ctl][c][1][14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      I1 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(2),
      I2 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(3),
      O => \camera_raw_q[ctl][c][1][14]_i_2_n_0\
    );
\camera_raw_q[ctl][c][1][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F008888"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q\(15),
      I1 => \camera_raw_q[ctl][c][1][15]_i_2_n_0\,
      I2 => \camera_raw_q[ctl][c][1][30]_i_1_n_0\,
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(15),
      I4 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(1),
      I5 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      O => \MC_VGA/cameras[0].MC/camera_raw[ctl][c][1]\(15)
    );
\camera_raw_q[ctl][c][1][15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(3),
      I1 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(2),
      O => \camera_raw_q[ctl][c][1][15]_i_2_n_0\
    );
\camera_raw_q[ctl][c][1][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(16),
      I1 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(1),
      I2 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      O => \camera_raw_q[ctl][c][1][16]_i_1_n_0\
    );
\camera_raw_q[ctl][c][1][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(17),
      I1 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(1),
      I2 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      O => \camera_raw_q[ctl][c][1][17]_i_1_n_0\
    );
\camera_raw_q[ctl][c][1][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(1),
      I1 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(18),
      O => \camera_raw_q[ctl][c][1][18]_i_1_n_0\
    );
\camera_raw_q[ctl][c][1][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(19),
      I1 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(1),
      I2 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      O => \camera_raw_q[ctl][c][1][19]_i_1_n_0\
    );
\camera_raw_q[ctl][c][1][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020222200F000F0"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(1),
      I1 => \camera_raw_q[ctl][c][1][30]_i_1_n_0\,
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q\(1),
      I3 => \camera_raw_q[ctl][c][1][14]_i_2_n_0\,
      I4 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      I5 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(1),
      O => \MC_VGA/cameras[0].MC/camera_raw[ctl][c][1]\(1)
    );
\camera_raw_q[ctl][c][1][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(1),
      I1 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(20),
      O => \camera_raw_q[ctl][c][1][20]_i_1_n_0\
    );
\camera_raw_q[ctl][c][1][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(21),
      I1 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(1),
      I2 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      O => \camera_raw_q[ctl][c][1][21]_i_1_n_0\
    );
\camera_raw_q[ctl][c][1][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(1),
      I1 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(22),
      O => \camera_raw_q[ctl][c][1][22]_i_1_n_0\
    );
\camera_raw_q[ctl][c][1][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(23),
      I1 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(1),
      I2 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      O => \camera_raw_q[ctl][c][1][23]_i_1_n_0\
    );
\camera_raw_q[ctl][c][1][24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(1),
      I1 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(24),
      O => \camera_raw_q[ctl][c][1][24]_i_1_n_0\
    );
\camera_raw_q[ctl][c][1][25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(25),
      I1 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(1),
      I2 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      O => \camera_raw_q[ctl][c][1][25]_i_1_n_0\
    );
\camera_raw_q[ctl][c][1][26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(1),
      I1 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(26),
      O => \camera_raw_q[ctl][c][1][26]_i_1_n_0\
    );
\camera_raw_q[ctl][c][1][27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(27),
      I1 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(1),
      I2 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      O => \camera_raw_q[ctl][c][1][27]_i_1_n_0\
    );
\camera_raw_q[ctl][c][1][28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(1),
      I1 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(28),
      O => \camera_raw_q[ctl][c][1][28]_i_1_n_0\
    );
\camera_raw_q[ctl][c][1][29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(29),
      I1 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(1),
      I2 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      O => \camera_raw_q[ctl][c][1][29]_i_1_n_0\
    );
\camera_raw_q[ctl][c][1][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020222200F000F0"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(2),
      I1 => \camera_raw_q[ctl][c][1][30]_i_1_n_0\,
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q\(2),
      I3 => \camera_raw_q[ctl][c][1][14]_i_2_n_0\,
      I4 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      I5 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(1),
      O => \MC_VGA/cameras[0].MC/camera_raw[ctl][c][1]\(2)
    );
\camera_raw_q[ctl][c][1][30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(2),
      I1 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(3),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[valid_n_0_]\,
      O => \camera_raw_q[ctl][c][1][30]_i_1_n_0\
    );
\camera_raw_q[ctl][c][1][30]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(1),
      I1 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(30),
      O => \camera_raw_q[ctl][c][1][30]_i_2_n_0\
    );
\camera_raw_q[ctl][c][1][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020222200F000F0"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(3),
      I1 => \camera_raw_q[ctl][c][1][30]_i_1_n_0\,
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q\(3),
      I3 => \camera_raw_q[ctl][c][1][14]_i_2_n_0\,
      I4 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      I5 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(1),
      O => \MC_VGA/cameras[0].MC/camera_raw[ctl][c][1]\(3)
    );
\camera_raw_q[ctl][c][1][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020222200F000F0"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(4),
      I1 => \camera_raw_q[ctl][c][1][30]_i_1_n_0\,
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q\(4),
      I3 => \camera_raw_q[ctl][c][1][14]_i_2_n_0\,
      I4 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      I5 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(1),
      O => \MC_VGA/cameras[0].MC/camera_raw[ctl][c][1]\(4)
    );
\camera_raw_q[ctl][c][1][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020222200F000F0"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(5),
      I1 => \camera_raw_q[ctl][c][1][30]_i_1_n_0\,
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q\(5),
      I3 => \camera_raw_q[ctl][c][1][14]_i_2_n_0\,
      I4 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      I5 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(1),
      O => \MC_VGA/cameras[0].MC/camera_raw[ctl][c][1]\(5)
    );
\camera_raw_q[ctl][c][1][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020222200F000F0"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(6),
      I1 => \camera_raw_q[ctl][c][1][30]_i_1_n_0\,
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q\(6),
      I3 => \camera_raw_q[ctl][c][1][14]_i_2_n_0\,
      I4 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      I5 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(1),
      O => \MC_VGA/cameras[0].MC/camera_raw[ctl][c][1]\(6)
    );
\camera_raw_q[ctl][c][1][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020222200F000F0"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(7),
      I1 => \camera_raw_q[ctl][c][1][30]_i_1_n_0\,
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q\(7),
      I3 => \camera_raw_q[ctl][c][1][14]_i_2_n_0\,
      I4 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      I5 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(1),
      O => \MC_VGA/cameras[0].MC/camera_raw[ctl][c][1]\(7)
    );
\camera_raw_q[ctl][c][1][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020222200F000F0"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(8),
      I1 => \camera_raw_q[ctl][c][1][30]_i_1_n_0\,
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q\(8),
      I3 => \camera_raw_q[ctl][c][1][14]_i_2_n_0\,
      I4 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      I5 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(1),
      O => \MC_VGA/cameras[0].MC/camera_raw[ctl][c][1]\(8)
    );
\camera_raw_q[ctl][c][1][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020222200F000F0"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1]\(9),
      I1 => \camera_raw_q[ctl][c][1][30]_i_1_n_0\,
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q\(9),
      I3 => \camera_raw_q[ctl][c][1][14]_i_2_n_0\,
      I4 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      I5 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(1),
      O => \MC_VGA/cameras[0].MC/camera_raw[ctl][c][1]\(9)
    );
\camera_raw_q[ctl][state][image_end]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(1),
      I1 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(3),
      I2 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      O => \MC_VGA/cameras[0].MC/camera_raw[ctl][state][image_end]\
    );
\camera_raw_q[ctl][state][image_start]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(2),
      I1 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(1),
      I2 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      O => \camera_raw_q[ctl][state][image_start]_i_1_n_0\
    );
\camera_raw_q[ctl][state][line_end]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000A2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(3),
      I1 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(2),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[valid_n_0_]\,
      I3 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(1),
      I4 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      O => \camera_raw_q[ctl][state][line_end]_i_1_n_0\
    );
\camera_raw_q[ctl][valid]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(1),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[valid_n_0_]\,
      I2 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(3),
      I3 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      O => \MC_VGA/cameras[0].MC/camera_raw[ctl][valid]\
    );
\cameras[0].MC/camera_rst0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/sync_reset.n_reg\(3),
      I1 => \MC_VGA/cameras[0].MC/sync_reset.n_reg\(4),
      I2 => \MC_VGA/cameras[0].MC/sync_reset.n_reg\(5),
      O => \cameras[0].MC/camera_rst0_n_0\
    );
\cnt_t_3[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB1414EB14EBEB14"
    )
        port map (
      I0 => \cnt_t_3[4]_i_3_n_0\,
      I1 => \cnt_t_3[2]_i_4_n_0\,
      I2 => \hdmi/DataEncoders[0].DataEncoder/q_m_2\(8),
      I3 => \hdmi/DataEncoders[0].DataEncoder/n0q_m_2\(1),
      I4 => \hdmi/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_\(1),
      I5 => \hdmi/DataEncoders[0].DataEncoder/cnt_t_3_reg_n_0_\(1),
      O => \hdmi/DataEncoders[0].DataEncoder/cnt_t_2\(1)
    );
\cnt_t_3[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB1414EB14EBEB14"
    )
        port map (
      I0 => \cnt_t_3[4]_i_2_n_0\,
      I1 => \cnt_t_3[2]_i_4__0_n_0\,
      I2 => \hdmi/DataEncoders[1].DataEncoder/q_m_2\(8),
      I3 => \hdmi/DataEncoders[1].DataEncoder/n0q_m_2\(1),
      I4 => \hdmi/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_\(1),
      I5 => \hdmi/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_\(1),
      O => \hdmi/DataEncoders[1].DataEncoder/cnt_t_2\(1)
    );
\cnt_t_3[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB1414EB14EBEB14"
    )
        port map (
      I0 => \cnt_t_3[4]_i_2__0_n_0\,
      I1 => \cnt_t_3[2]_i_4__1_n_0\,
      I2 => \hdmi/DataEncoders[2].DataEncoder/q_m_2\(8),
      I3 => \hdmi/DataEncoders[2].DataEncoder/n0q_m_2\(1),
      I4 => \hdmi/DataEncoders[2].DataEncoder/n1q_m_2_reg_n_0_\(1),
      I5 => \hdmi/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_\(1),
      O => \hdmi/DataEncoders[2].DataEncoder/cnt_t_2\(1)
    );
\cnt_t_3[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65AA99A9559A9AAA"
    )
        port map (
      I0 => \cnt_t_3[2]_i_2__0_n_0\,
      I1 => \cnt_t_3[4]_i_3_n_0\,
      I2 => \hdmi/DataEncoders[0].DataEncoder/q_m_2\(8),
      I3 => \cnt_t_3[2]_i_3_n_0\,
      I4 => \hdmi/DataEncoders[0].DataEncoder/cnt_t_3_reg_n_0_\(1),
      I5 => \cnt_t_3[2]_i_4_n_0\,
      O => \hdmi/DataEncoders[0].DataEncoder/cnt_t_2\(2)
    );
\cnt_t_3[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65AA99A9559A9AAA"
    )
        port map (
      I0 => \cnt_t_3[2]_i_2__1_n_0\,
      I1 => \cnt_t_3[4]_i_2_n_0\,
      I2 => \hdmi/DataEncoders[1].DataEncoder/q_m_2\(8),
      I3 => \cnt_t_3[2]_i_3__0_n_0\,
      I4 => \hdmi/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_\(1),
      I5 => \cnt_t_3[2]_i_4__0_n_0\,
      O => \hdmi/DataEncoders[1].DataEncoder/cnt_t_2\(2)
    );
\cnt_t_3[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"63CC99C9339C9CCC"
    )
        port map (
      I0 => \cnt_t_3[4]_i_2__0_n_0\,
      I1 => \cnt_t_3[2]_i_2_n_0\,
      I2 => \hdmi/DataEncoders[2].DataEncoder/q_m_2\(8),
      I3 => \cnt_t_3[2]_i_3__1_n_0\,
      I4 => \hdmi/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_\(1),
      I5 => \cnt_t_3[2]_i_4__1_n_0\,
      O => \hdmi/DataEncoders[2].DataEncoder/cnt_t_2\(2)
    );
\cnt_t_3[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96699696"
    )
        port map (
      I0 => \hdmi/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_\(2),
      I1 => \hdmi/DataEncoders[2].DataEncoder/n1q_m_2_reg_n_0_\(2),
      I2 => \hdmi/DataEncoders[2].DataEncoder/n0q_m_2\(2),
      I3 => \hdmi/DataEncoders[2].DataEncoder/n0q_m_2\(1),
      I4 => \hdmi/DataEncoders[2].DataEncoder/n1q_m_2_reg_n_0_\(1),
      O => \cnt_t_3[2]_i_2_n_0\
    );
\cnt_t_3[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96699696"
    )
        port map (
      I0 => \hdmi/DataEncoders[0].DataEncoder/cnt_t_3_reg_n_0_\(2),
      I1 => \hdmi/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_\(2),
      I2 => \hdmi/DataEncoders[0].DataEncoder/n0q_m_2\(2),
      I3 => \hdmi/DataEncoders[0].DataEncoder/n0q_m_2\(1),
      I4 => \hdmi/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_\(1),
      O => \cnt_t_3[2]_i_2__0_n_0\
    );
\cnt_t_3[2]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96699696"
    )
        port map (
      I0 => \hdmi/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_\(2),
      I1 => \hdmi/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_\(2),
      I2 => \hdmi/DataEncoders[1].DataEncoder/n0q_m_2\(2),
      I3 => \hdmi/DataEncoders[1].DataEncoder/n0q_m_2\(1),
      I4 => \hdmi/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_\(1),
      O => \cnt_t_3[2]_i_2__1_n_0\
    );
\cnt_t_3[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \hdmi/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_\(1),
      I1 => \hdmi/DataEncoders[0].DataEncoder/n0q_m_2\(1),
      O => \cnt_t_3[2]_i_3_n_0\
    );
\cnt_t_3[2]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \hdmi/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_\(1),
      I1 => \hdmi/DataEncoders[1].DataEncoder/n0q_m_2\(1),
      O => \cnt_t_3[2]_i_3__0_n_0\
    );
\cnt_t_3[2]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \hdmi/DataEncoders[2].DataEncoder/n1q_m_2_reg_n_0_\(1),
      I1 => \hdmi/DataEncoders[2].DataEncoder/n0q_m_2\(1),
      O => \cnt_t_3[2]_i_3__1_n_0\
    );
\cnt_t_3[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF00555557FF"
    )
        port map (
      I0 => \cnt_t_3[4]_i_7__1_n_0\,
      I1 => \hdmi/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_\(1),
      I2 => \hdmi/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_\(0),
      I3 => \hdmi/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_\(2),
      I4 => \hdmi/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_\(3),
      I5 => \hdmi/DataEncoders[0].DataEncoder/cnt_t_3_reg_n_0_\(4),
      O => \cnt_t_3[2]_i_4_n_0\
    );
\cnt_t_3[2]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF00555557FF"
    )
        port map (
      I0 => \cnt_t_3[4]_i_6__1_n_0\,
      I1 => \hdmi/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_\(1),
      I2 => \hdmi/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_\(0),
      I3 => \hdmi/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_\(2),
      I4 => \hdmi/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_\(3),
      I5 => \hdmi/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_\(4),
      O => \cnt_t_3[2]_i_4__0_n_0\
    );
\cnt_t_3[2]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF00555557FF"
    )
        port map (
      I0 => \cnt_t_3[4]_i_6_n_0\,
      I1 => \hdmi/DataEncoders[2].DataEncoder/n1q_m_2_reg_n_0_\(1),
      I2 => \hdmi/DataEncoders[2].DataEncoder/n1q_m_2_reg_n_0_\(0),
      I3 => \hdmi/DataEncoders[2].DataEncoder/n1q_m_2_reg_n_0_\(2),
      I4 => \hdmi/DataEncoders[2].DataEncoder/n1q_m_2_reg_n_0_\(3),
      I5 => \hdmi/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_\(4),
      O => \cnt_t_3[2]_i_4__1_n_0\
    );
\cnt_t_3[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C0F8787B4B4F0C3"
    )
        port map (
      I0 => \cnt_t_3[3]_i_4__0_n_0\,
      I1 => \cnt_t_3[2]_i_4_n_0\,
      I2 => \cnt_t_3[3]_i_5__0_n_0\,
      I3 => \cnt_t_3[3]_i_6_n_0\,
      I4 => \hdmi/DataEncoders[0].DataEncoder/cnt_t_3_reg_n_0_\(2),
      I5 => \cnt_t_3[3]_i_7_n_0\,
      O => \cnt_t_3[3]_i_2_n_0\
    );
\cnt_t_3[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C0F8787B4B4F0C3"
    )
        port map (
      I0 => \cnt_t_3[3]_i_4__1_n_0\,
      I1 => \cnt_t_3[2]_i_4__0_n_0\,
      I2 => \cnt_t_3[3]_i_5__1_n_0\,
      I3 => \cnt_t_3[3]_i_6__0_n_0\,
      I4 => \hdmi/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_\(2),
      I5 => \cnt_t_3[3]_i_7__0_n_0\,
      O => \cnt_t_3[3]_i_2__0_n_0\
    );
\cnt_t_3[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B803CF8B47FC3074"
    )
        port map (
      I0 => \cnt_t_3[3]_i_4_n_0\,
      I1 => \cnt_t_3[2]_i_4__1_n_0\,
      I2 => \cnt_t_3[3]_i_5_n_0\,
      I3 => \hdmi/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_\(2),
      I4 => \cnt_t_3[3]_i_6__1_n_0\,
      I5 => \cnt_t_3[3]_i_7__1_n_0\,
      O => \cnt_t_3[3]_i_2__1_n_0\
    );
\cnt_t_3[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65A6A66565656565"
    )
        port map (
      I0 => \cnt_t_3[3]_i_5__0_n_0\,
      I1 => \cnt_t_3[3]_i_7_n_0\,
      I2 => \hdmi/DataEncoders[0].DataEncoder/cnt_t_3_reg_n_0_\(2),
      I3 => \hdmi/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_\(1),
      I4 => \hdmi/DataEncoders[0].DataEncoder/n0q_m_2\(1),
      I5 => \hdmi/DataEncoders[0].DataEncoder/cnt_t_3_reg_n_0_\(1),
      O => \cnt_t_3[3]_i_3_n_0\
    );
\cnt_t_3[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65A6A66565656565"
    )
        port map (
      I0 => \cnt_t_3[3]_i_5__1_n_0\,
      I1 => \cnt_t_3[3]_i_7__0_n_0\,
      I2 => \hdmi/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_\(2),
      I3 => \hdmi/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_\(1),
      I4 => \hdmi/DataEncoders[1].DataEncoder/n0q_m_2\(1),
      I5 => \hdmi/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_\(1),
      O => \cnt_t_3[3]_i_3__0_n_0\
    );
\cnt_t_3[3]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95A9A99595959595"
    )
        port map (
      I0 => \cnt_t_3[3]_i_8_n_0\,
      I1 => \cnt_t_3[3]_i_6__1_n_0\,
      I2 => \hdmi/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_\(2),
      I3 => \hdmi/DataEncoders[2].DataEncoder/n1q_m_2_reg_n_0_\(1),
      I4 => \hdmi/DataEncoders[2].DataEncoder/n0q_m_2\(1),
      I5 => \hdmi/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_\(1),
      O => \cnt_t_3[3]_i_3__1_n_0\
    );
\cnt_t_3[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB82"
    )
        port map (
      I0 => \hdmi/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_\(1),
      I1 => \hdmi/DataEncoders[2].DataEncoder/n1q_m_2_reg_n_0_\(1),
      I2 => \hdmi/DataEncoders[2].DataEncoder/n0q_m_2\(1),
      I3 => \hdmi/DataEncoders[2].DataEncoder/q_m_2\(8),
      O => \cnt_t_3[3]_i_4_n_0\
    );
\cnt_t_3[3]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"147D"
    )
        port map (
      I0 => \hdmi/DataEncoders[0].DataEncoder/cnt_t_3_reg_n_0_\(1),
      I1 => \hdmi/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_\(1),
      I2 => \hdmi/DataEncoders[0].DataEncoder/n0q_m_2\(1),
      I3 => \hdmi/DataEncoders[0].DataEncoder/q_m_2\(8),
      O => \cnt_t_3[3]_i_4__0_n_0\
    );
\cnt_t_3[3]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"147D"
    )
        port map (
      I0 => \hdmi/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_\(1),
      I1 => \hdmi/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_\(1),
      I2 => \hdmi/DataEncoders[1].DataEncoder/n0q_m_2\(1),
      I3 => \hdmi/DataEncoders[1].DataEncoder/q_m_2\(8),
      O => \cnt_t_3[3]_i_4__1_n_0\
    );
\cnt_t_3[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BE280000"
    )
        port map (
      I0 => \hdmi/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_\(1),
      I1 => \hdmi/DataEncoders[2].DataEncoder/n1q_m_2_reg_n_0_\(1),
      I2 => \hdmi/DataEncoders[2].DataEncoder/n0q_m_2\(1),
      I3 => \hdmi/DataEncoders[2].DataEncoder/q_m_2\(8),
      I4 => \cnt_t_3[2]_i_2_n_0\,
      O => \cnt_t_3[3]_i_5_n_0\
    );
\cnt_t_3[3]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \hdmi/DataEncoders[0].DataEncoder/cnt_t_3_reg_n_0_\(3),
      I1 => \cnt_t_3[4]_i_9_n_0\,
      O => \cnt_t_3[3]_i_5__0_n_0\
    );
\cnt_t_3[3]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \hdmi/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_\(3),
      I1 => \cnt_t_3[4]_i_10__0_n_0\,
      O => \cnt_t_3[3]_i_5__1_n_0\
    );
\cnt_t_3[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE28"
    )
        port map (
      I0 => \hdmi/DataEncoders[0].DataEncoder/cnt_t_3_reg_n_0_\(1),
      I1 => \hdmi/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_\(1),
      I2 => \hdmi/DataEncoders[0].DataEncoder/n0q_m_2\(1),
      I3 => \hdmi/DataEncoders[0].DataEncoder/q_m_2\(8),
      O => \cnt_t_3[3]_i_6_n_0\
    );
\cnt_t_3[3]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE28"
    )
        port map (
      I0 => \hdmi/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_\(1),
      I1 => \hdmi/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_\(1),
      I2 => \hdmi/DataEncoders[1].DataEncoder/n0q_m_2\(1),
      I3 => \hdmi/DataEncoders[1].DataEncoder/q_m_2\(8),
      O => \cnt_t_3[3]_i_6__0_n_0\
    );
\cnt_t_3[3]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \hdmi/DataEncoders[2].DataEncoder/n1q_m_2_reg_n_0_\(1),
      I1 => \hdmi/DataEncoders[2].DataEncoder/n0q_m_2\(1),
      I2 => \hdmi/DataEncoders[2].DataEncoder/n0q_m_2\(2),
      I3 => \hdmi/DataEncoders[2].DataEncoder/n1q_m_2_reg_n_0_\(2),
      O => \cnt_t_3[3]_i_6__1_n_0\
    );
\cnt_t_3[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \hdmi/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_\(1),
      I1 => \hdmi/DataEncoders[0].DataEncoder/n0q_m_2\(1),
      I2 => \hdmi/DataEncoders[0].DataEncoder/n0q_m_2\(2),
      I3 => \hdmi/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_\(2),
      O => \cnt_t_3[3]_i_7_n_0\
    );
\cnt_t_3[3]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \hdmi/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_\(1),
      I1 => \hdmi/DataEncoders[1].DataEncoder/n0q_m_2\(1),
      I2 => \hdmi/DataEncoders[1].DataEncoder/n0q_m_2\(2),
      I3 => \hdmi/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_\(2),
      O => \cnt_t_3[3]_i_7__0_n_0\
    );
\cnt_t_3[3]_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \hdmi/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_\(3),
      I1 => \cnt_t_3[4]_i_10__1_n_0\,
      O => \cnt_t_3[3]_i_7__1_n_0\
    );
\cnt_t_3[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \cnt_t_3[4]_i_10__1_n_0\,
      I1 => \hdmi/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_\(3),
      O => \cnt_t_3[3]_i_8_n_0\
    );
\cnt_t_3[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \hdmi/DataEncoders[2].DataEncoder/pVde_2\,
      O => \cnt_t_3[4]_i_1_n_0\
    );
\cnt_t_3[4]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9A59"
    )
        port map (
      I0 => \hdmi/DataEncoders[0].DataEncoder/cnt_t_3_reg_n_0_\(4),
      I1 => \hdmi/DataEncoders[0].DataEncoder/n0q_m_2\(3),
      I2 => \hdmi/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_\(3),
      I3 => \cnt_t_3[4]_i_12__0_n_0\,
      O => \cnt_t_3[4]_i_10_n_0\
    );
\cnt_t_3[4]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22B2DD4DDD4D22B2"
    )
        port map (
      I0 => \hdmi/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_\(2),
      I1 => \hdmi/DataEncoders[1].DataEncoder/n0q_m_2\(2),
      I2 => \hdmi/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_\(1),
      I3 => \hdmi/DataEncoders[1].DataEncoder/n0q_m_2\(1),
      I4 => \hdmi/DataEncoders[1].DataEncoder/n0q_m_2\(3),
      I5 => \hdmi/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_\(3),
      O => \cnt_t_3[4]_i_10__0_n_0\
    );
\cnt_t_3[4]_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22B2DD4DDD4D22B2"
    )
        port map (
      I0 => \hdmi/DataEncoders[2].DataEncoder/n1q_m_2_reg_n_0_\(2),
      I1 => \hdmi/DataEncoders[2].DataEncoder/n0q_m_2\(2),
      I2 => \hdmi/DataEncoders[2].DataEncoder/n1q_m_2_reg_n_0_\(1),
      I3 => \hdmi/DataEncoders[2].DataEncoder/n0q_m_2\(1),
      I4 => \hdmi/DataEncoders[2].DataEncoder/n0q_m_2\(3),
      I5 => \hdmi/DataEncoders[2].DataEncoder/n1q_m_2_reg_n_0_\(3),
      O => \cnt_t_3[4]_i_10__1_n_0\
    );
\cnt_t_3[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF222B2BBB"
    )
        port map (
      I0 => \cnt_t_3[3]_i_7_n_0\,
      I1 => \hdmi/DataEncoders[0].DataEncoder/cnt_t_3_reg_n_0_\(2),
      I2 => \hdmi/DataEncoders[0].DataEncoder/q_m_2\(8),
      I3 => \cnt_t_3[2]_i_3_n_0\,
      I4 => \hdmi/DataEncoders[0].DataEncoder/cnt_t_3_reg_n_0_\(1),
      I5 => \cnt_t_3[3]_i_5__0_n_0\,
      O => \cnt_t_3[4]_i_11_n_0\
    );
\cnt_t_3[4]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D4DD"
    )
        port map (
      I0 => \hdmi/DataEncoders[2].DataEncoder/n1q_m_2_reg_n_0_\(2),
      I1 => \hdmi/DataEncoders[2].DataEncoder/n0q_m_2\(2),
      I2 => \hdmi/DataEncoders[2].DataEncoder/n0q_m_2\(1),
      I3 => \hdmi/DataEncoders[2].DataEncoder/n1q_m_2_reg_n_0_\(1),
      O => \cnt_t_3[4]_i_11__0_n_0\
    );
\cnt_t_3[4]_i_11__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D4DD"
    )
        port map (
      I0 => \hdmi/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_\(2),
      I1 => \hdmi/DataEncoders[1].DataEncoder/n0q_m_2\(2),
      I2 => \hdmi/DataEncoders[1].DataEncoder/n0q_m_2\(1),
      I3 => \hdmi/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_\(1),
      O => \cnt_t_3[4]_i_11__1_n_0\
    );
\cnt_t_3[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C7DF10F710F7C7DF"
    )
        port map (
      I0 => \hdmi/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_\(1),
      I1 => \hdmi/DataEncoders[1].DataEncoder/n0q_m_2\(1),
      I2 => \hdmi/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_\(1),
      I3 => \hdmi/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_\(2),
      I4 => \hdmi/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_\(2),
      I5 => \hdmi/DataEncoders[1].DataEncoder/n0q_m_2\(2),
      O => \cnt_t_3[4]_i_12_n_0\
    );
\cnt_t_3[4]_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D4DD"
    )
        port map (
      I0 => \hdmi/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_\(2),
      I1 => \hdmi/DataEncoders[0].DataEncoder/n0q_m_2\(2),
      I2 => \hdmi/DataEncoders[0].DataEncoder/n0q_m_2\(1),
      I3 => \hdmi/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_\(1),
      O => \cnt_t_3[4]_i_12__0_n_0\
    );
\cnt_t_3[4]_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C7DF10F710F7C7DF"
    )
        port map (
      I0 => \hdmi/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_\(1),
      I1 => \hdmi/DataEncoders[2].DataEncoder/n0q_m_2\(1),
      I2 => \hdmi/DataEncoders[2].DataEncoder/n1q_m_2_reg_n_0_\(1),
      I3 => \hdmi/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_\(2),
      I4 => \hdmi/DataEncoders[2].DataEncoder/n1q_m_2_reg_n_0_\(2),
      I5 => \hdmi/DataEncoders[2].DataEncoder/n0q_m_2\(2),
      O => \cnt_t_3[4]_i_12__1_n_0\
    );
\cnt_t_3[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C7DF10F710F7C7DF"
    )
        port map (
      I0 => \hdmi/DataEncoders[0].DataEncoder/cnt_t_3_reg_n_0_\(1),
      I1 => \hdmi/DataEncoders[0].DataEncoder/n0q_m_2\(1),
      I2 => \hdmi/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_\(1),
      I3 => \hdmi/DataEncoders[0].DataEncoder/cnt_t_3_reg_n_0_\(2),
      I4 => \hdmi/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_\(2),
      I5 => \hdmi/DataEncoders[0].DataEncoder/n0q_m_2\(2),
      O => \cnt_t_3[4]_i_13_n_0\
    );
\cnt_t_3[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40404055"
    )
        port map (
      I0 => \hdmi/DataEncoders[1].DataEncoder/q_m_2\(8),
      I1 => \hdmi/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_\(2),
      I2 => \cnt_t_3[4]_i_5__0_n_0\,
      I3 => \hdmi/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_\(4),
      I4 => \cnt_t_3[4]_i_6__1_n_0\,
      O => \cnt_t_3[4]_i_2_n_0\
    );
\cnt_t_3[4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40404055"
    )
        port map (
      I0 => \hdmi/DataEncoders[2].DataEncoder/q_m_2\(8),
      I1 => \hdmi/DataEncoders[2].DataEncoder/n1q_m_2_reg_n_0_\(2),
      I2 => \cnt_t_3[4]_i_5__1_n_0\,
      I3 => \hdmi/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_\(4),
      I4 => \cnt_t_3[4]_i_6_n_0\,
      O => \cnt_t_3[4]_i_2__0_n_0\
    );
\cnt_t_3[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40404055"
    )
        port map (
      I0 => \hdmi/DataEncoders[0].DataEncoder/q_m_2\(8),
      I1 => \hdmi/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_\(2),
      I2 => \cnt_t_3[4]_i_6__0_n_0\,
      I3 => \hdmi/DataEncoders[0].DataEncoder/cnt_t_3_reg_n_0_\(4),
      I4 => \cnt_t_3[4]_i_7__1_n_0\,
      O => \cnt_t_3[4]_i_3_n_0\
    );
\cnt_t_3[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8B847748B748B"
    )
        port map (
      I0 => \cnt_t_3[4]_i_7_n_0\,
      I1 => \cnt_t_3[2]_i_4__0_n_0\,
      I2 => \cnt_t_3[4]_i_8__0_n_0\,
      I3 => \cnt_t_3[4]_i_9__0_n_0\,
      I4 => \hdmi/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_\(3),
      I5 => \cnt_t_3[4]_i_10__0_n_0\,
      O => \cnt_t_3[4]_i_3__0_n_0\
    );
\cnt_t_3[4]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8B847748B748B"
    )
        port map (
      I0 => \cnt_t_3[4]_i_7__0_n_0\,
      I1 => \cnt_t_3[2]_i_4__1_n_0\,
      I2 => \cnt_t_3[4]_i_8__1_n_0\,
      I3 => \cnt_t_3[4]_i_9__1_n_0\,
      I4 => \hdmi/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_\(3),
      I5 => \cnt_t_3[4]_i_10__1_n_0\,
      O => \cnt_t_3[4]_i_3__1_n_0\
    );
\cnt_t_3[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4B77B488784487BB"
    )
        port map (
      I0 => \cnt_t_3[4]_i_8_n_0\,
      I1 => \cnt_t_3[2]_i_4_n_0\,
      I2 => \hdmi/DataEncoders[0].DataEncoder/cnt_t_3_reg_n_0_\(3),
      I3 => \cnt_t_3[4]_i_9_n_0\,
      I4 => \cnt_t_3[4]_i_10_n_0\,
      I5 => \cnt_t_3[4]_i_11_n_0\,
      O => \cnt_t_3[4]_i_4_n_0\
    );
\cnt_t_3[4]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A69A9A5965A6A69A"
    )
        port map (
      I0 => \hdmi/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_\(4),
      I1 => \hdmi/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_\(3),
      I2 => \hdmi/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_\(3),
      I3 => \hdmi/DataEncoders[1].DataEncoder/n0q_m_2\(3),
      I4 => \cnt_t_3[4]_i_11__1_n_0\,
      I5 => \cnt_t_3[4]_i_12_n_0\,
      O => \cnt_t_3[4]_i_4__0_n_0\
    );
\cnt_t_3[4]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A69A9A5965A6A69A"
    )
        port map (
      I0 => \hdmi/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_\(4),
      I1 => \hdmi/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_\(3),
      I2 => \hdmi/DataEncoders[2].DataEncoder/n1q_m_2_reg_n_0_\(3),
      I3 => \hdmi/DataEncoders[2].DataEncoder/n0q_m_2\(3),
      I4 => \cnt_t_3[4]_i_11__0_n_0\,
      I5 => \cnt_t_3[4]_i_12__1_n_0\,
      O => \cnt_t_3[4]_i_4__1_n_0\
    );
\cnt_t_3[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A69A9A5965A6A69A"
    )
        port map (
      I0 => \hdmi/DataEncoders[0].DataEncoder/cnt_t_3_reg_n_0_\(4),
      I1 => \hdmi/DataEncoders[0].DataEncoder/cnt_t_3_reg_n_0_\(3),
      I2 => \hdmi/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_\(3),
      I3 => \hdmi/DataEncoders[0].DataEncoder/n0q_m_2\(3),
      I4 => \cnt_t_3[4]_i_12__0_n_0\,
      I5 => \cnt_t_3[4]_i_13_n_0\,
      O => \cnt_t_3[4]_i_5_n_0\
    );
\cnt_t_3[4]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \hdmi/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_\(3),
      I1 => \hdmi/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_\(0),
      I2 => \hdmi/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_\(1),
      O => \cnt_t_3[4]_i_5__0_n_0\
    );
\cnt_t_3[4]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \hdmi/DataEncoders[2].DataEncoder/n1q_m_2_reg_n_0_\(3),
      I1 => \hdmi/DataEncoders[2].DataEncoder/n1q_m_2_reg_n_0_\(0),
      I2 => \hdmi/DataEncoders[2].DataEncoder/n1q_m_2_reg_n_0_\(1),
      O => \cnt_t_3[4]_i_5__1_n_0\
    );
\cnt_t_3[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \hdmi/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_\(3),
      I1 => \hdmi/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_\(1),
      I2 => \hdmi/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_\(2),
      O => \cnt_t_3[4]_i_6_n_0\
    );
\cnt_t_3[4]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \hdmi/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_\(3),
      I1 => \hdmi/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_\(0),
      I2 => \hdmi/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_\(1),
      O => \cnt_t_3[4]_i_6__0_n_0\
    );
\cnt_t_3[4]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \hdmi/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_\(3),
      I1 => \hdmi/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_\(1),
      I2 => \hdmi/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_\(2),
      O => \cnt_t_3[4]_i_6__1_n_0\
    );
\cnt_t_3[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"022A02022A2A022A"
    )
        port map (
      I0 => \cnt_t_3[3]_i_5__1_n_0\,
      I1 => \cnt_t_3[3]_i_7__0_n_0\,
      I2 => \hdmi/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_\(2),
      I3 => \hdmi/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_\(1),
      I4 => \cnt_t_3[2]_i_3__0_n_0\,
      I5 => \hdmi/DataEncoders[1].DataEncoder/q_m_2\(8),
      O => \cnt_t_3[4]_i_7_n_0\
    );
\cnt_t_3[4]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20A22020A2A220A2"
    )
        port map (
      I0 => \cnt_t_3[3]_i_8_n_0\,
      I1 => \hdmi/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_\(2),
      I2 => \cnt_t_3[3]_i_6__1_n_0\,
      I3 => \hdmi/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_\(1),
      I4 => \cnt_t_3[2]_i_3__1_n_0\,
      I5 => \hdmi/DataEncoders[2].DataEncoder/q_m_2\(8),
      O => \cnt_t_3[4]_i_7__0_n_0\
    );
\cnt_t_3[4]_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \hdmi/DataEncoders[0].DataEncoder/cnt_t_3_reg_n_0_\(3),
      I1 => \hdmi/DataEncoders[0].DataEncoder/cnt_t_3_reg_n_0_\(1),
      I2 => \hdmi/DataEncoders[0].DataEncoder/cnt_t_3_reg_n_0_\(2),
      O => \cnt_t_3[4]_i_7__1_n_0\
    );
\cnt_t_3[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"022A02022A2A022A"
    )
        port map (
      I0 => \cnt_t_3[3]_i_5__0_n_0\,
      I1 => \cnt_t_3[3]_i_7_n_0\,
      I2 => \hdmi/DataEncoders[0].DataEncoder/cnt_t_3_reg_n_0_\(2),
      I3 => \hdmi/DataEncoders[0].DataEncoder/cnt_t_3_reg_n_0_\(1),
      I4 => \cnt_t_3[2]_i_3_n_0\,
      I5 => \hdmi/DataEncoders[0].DataEncoder/q_m_2\(8),
      O => \cnt_t_3[4]_i_8_n_0\
    );
\cnt_t_3[4]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF222B2BBB"
    )
        port map (
      I0 => \cnt_t_3[3]_i_7__0_n_0\,
      I1 => \hdmi/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_\(2),
      I2 => \hdmi/DataEncoders[1].DataEncoder/q_m_2\(8),
      I3 => \cnt_t_3[2]_i_3__0_n_0\,
      I4 => \hdmi/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_\(1),
      I5 => \cnt_t_3[3]_i_5__1_n_0\,
      O => \cnt_t_3[4]_i_8__0_n_0\
    );
\cnt_t_3[4]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5757577F577F7F7F"
    )
        port map (
      I0 => \cnt_t_3[3]_i_7__1_n_0\,
      I1 => \cnt_t_3[3]_i_6__1_n_0\,
      I2 => \hdmi/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_\(2),
      I3 => \hdmi/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_\(1),
      I4 => \cnt_t_3[2]_i_3__1_n_0\,
      I5 => \hdmi/DataEncoders[2].DataEncoder/q_m_2\(8),
      O => \cnt_t_3[4]_i_8__1_n_0\
    );
\cnt_t_3[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22B2DD4DDD4D22B2"
    )
        port map (
      I0 => \hdmi/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_\(2),
      I1 => \hdmi/DataEncoders[0].DataEncoder/n0q_m_2\(2),
      I2 => \hdmi/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_\(1),
      I3 => \hdmi/DataEncoders[0].DataEncoder/n0q_m_2\(1),
      I4 => \hdmi/DataEncoders[0].DataEncoder/n0q_m_2\(3),
      I5 => \hdmi/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_\(3),
      O => \cnt_t_3[4]_i_9_n_0\
    );
\cnt_t_3[4]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9A59"
    )
        port map (
      I0 => \hdmi/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_\(4),
      I1 => \hdmi/DataEncoders[1].DataEncoder/n0q_m_2\(3),
      I2 => \hdmi/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_\(3),
      I3 => \cnt_t_3[4]_i_11__1_n_0\,
      O => \cnt_t_3[4]_i_9__0_n_0\
    );
\cnt_t_3[4]_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9A59"
    )
        port map (
      I0 => \hdmi/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_\(4),
      I1 => \hdmi/DataEncoders[2].DataEncoder/n0q_m_2\(3),
      I2 => \hdmi/DataEncoders[2].DataEncoder/n1q_m_2_reg_n_0_\(3),
      I3 => \cnt_t_3[4]_i_11__0_n_0\,
      O => \cnt_t_3[4]_i_9__1_n_0\
    );
\cnt_t_3_reg[3]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cnt_t_3[3]_i_2_n_0\,
      I1 => \cnt_t_3[3]_i_3_n_0\,
      O => \hdmi/DataEncoders[0].DataEncoder/cnt_t_2\(3),
      S => \cnt_t_3[4]_i_3_n_0\
    );
\cnt_t_3_reg[3]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cnt_t_3[3]_i_2__0_n_0\,
      I1 => \cnt_t_3[3]_i_3__0_n_0\,
      O => \hdmi/DataEncoders[1].DataEncoder/cnt_t_2\(3),
      S => \cnt_t_3[4]_i_2_n_0\
    );
\cnt_t_3_reg[3]_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cnt_t_3[3]_i_2__1_n_0\,
      I1 => \cnt_t_3[3]_i_3__1_n_0\,
      O => \hdmi/DataEncoders[2].DataEncoder/cnt_t_2\(3),
      S => \cnt_t_3[4]_i_2__0_n_0\
    );
\cnt_t_3_reg[4]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cnt_t_3[4]_i_3__0_n_0\,
      I1 => \cnt_t_3[4]_i_4__0_n_0\,
      O => \hdmi/DataEncoders[1].DataEncoder/cnt_t_2\(4),
      S => \cnt_t_3[4]_i_2_n_0\
    );
\cnt_t_3_reg[4]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cnt_t_3[4]_i_3__1_n_0\,
      I1 => \cnt_t_3[4]_i_4__1_n_0\,
      O => \hdmi/DataEncoders[2].DataEncoder/cnt_t_2\(4),
      S => \cnt_t_3[4]_i_2__0_n_0\
    );
\cnt_t_3_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cnt_t_3[4]_i_4_n_0\,
      I1 => \cnt_t_3[4]_i_5_n_0\,
      O => \hdmi/DataEncoders[0].DataEncoder/cnt_t_2\(4),
      S => \cnt_t_3[4]_i_3_n_0\
    );
\csi_q[data][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000200020002AA02"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q\(1),
      I1 => \csi_q[data][0]_i_2_n_0\,
      I2 => \csi_q[data][7]_i_3_n_0\,
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q\(0),
      I4 => \csi_q[data][0]_i_3_n_0\,
      I5 => \csi_q[data][7]_i_5_n_0\,
      O => \csi_q[data][0]_i_1_n_0\
    );
\csi_q[data][0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \csi_q[data][1]_i_4_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_\(0),
      I2 => \csi_q[data][0]_i_4_n_0\,
      O => \csi_q[data][0]_i_2_n_0\
    );
\csi_q[data][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \csi_q[data][1]_i_5_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_\(0),
      I2 => \csi_q[data][0]_i_5_n_0\,
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_\(1),
      I4 => \csi_q[data][0]_i_6_n_0\,
      I5 => \csi_q[data][0]_i_7_n_0\,
      O => \csi_q[data][0]_i_3_n_0\
    );
\csi_q[data][0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \csi_q[data][2]_i_7_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_\(1),
      I2 => \csi_q[data][4]_i_8_n_0\,
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_\(2),
      I4 => \csi_q[data][0]_i_8_n_0\,
      O => \csi_q[data][0]_i_4_n_0\
    );
\csi_q[data][0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \csi_q[data][0]_i_9_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_\(2),
      I2 => \csi_q[data][4]_i_9_n_0\,
      O => \csi_q[data][0]_i_5_n_0\
    );
\csi_q[data][0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABFBFFFFABFB"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_\(2),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(0),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_\(4),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\(0),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_\(3),
      I5 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(8),
      O => \csi_q[data][0]_i_6_n_0\
    );
\csi_q[data][0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(4),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_\(4),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\(4),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_\(3),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(12),
      I5 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_\(2),
      O => \csi_q[data][0]_i_7_n_0\
    );
\csi_q[data][0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555303F"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(8),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\(0),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_\(4),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(0),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_\(3),
      O => \csi_q[data][0]_i_8_n_0\
    );
\csi_q[data][0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(10),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_\(3),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\(2),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_\(4),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(2),
      O => \csi_q[data][0]_i_9_n_0\
    );
\csi_q[data][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000200020002AA02"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q\(1),
      I1 => \csi_q[data][1]_i_2_n_0\,
      I2 => \csi_q[data][7]_i_3_n_0\,
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q\(0),
      I4 => \csi_q[data][1]_i_3_n_0\,
      I5 => \csi_q[data][7]_i_5_n_0\,
      O => \csi_q[data][1]_i_1_n_0\
    );
\csi_q[data][1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \csi_q[data][1]_i_4_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_\(0),
      I2 => \csi_q[data][2]_i_4_n_0\,
      O => \csi_q[data][1]_i_2_n_0\
    );
\csi_q[data][1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \csi_q[data][2]_i_5_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_\(0),
      I2 => \csi_q[data][1]_i_5_n_0\,
      O => \csi_q[data][1]_i_3_n_0\
    );
\csi_q[data][1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBB8B88"
    )
        port map (
      I0 => \csi_q[data][3]_i_6_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_\(1),
      I2 => \csi_q[data][1]_i_6_n_0\,
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_\(2),
      I4 => \csi_q[data][1]_i_7_n_0\,
      O => \csi_q[data][1]_i_4_n_0\
    );
\csi_q[data][1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47444777"
    )
        port map (
      I0 => \csi_q[data][3]_i_7_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_\(1),
      I2 => \csi_q[data][1]_i_8_n_0\,
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_\(2),
      I4 => \csi_q[data][1]_i_9_n_0\,
      O => \csi_q[data][1]_i_5_n_0\
    );
\csi_q[data][1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\(5),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_\(4),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(5),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_\(3),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(13),
      O => \csi_q[data][1]_i_6_n_0\
    );
\csi_q[data][1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044477747"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(9),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_\(3),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(1),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_\(4),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\(1),
      I5 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_\(2),
      O => \csi_q[data][1]_i_7_n_0\
    );
\csi_q[data][1]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\(5),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_\(4),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(5),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_\(3),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(13),
      O => \csi_q[data][1]_i_8_n_0\
    );
\csi_q[data][1]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(9),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\(1),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_\(4),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(1),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_\(3),
      O => \csi_q[data][1]_i_9_n_0\
    );
\csi_q[data][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000200020002AA02"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q\(1),
      I1 => \csi_q[data][2]_i_2_n_0\,
      I2 => \csi_q[data][7]_i_3_n_0\,
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q\(0),
      I4 => \csi_q[data][2]_i_3_n_0\,
      I5 => \csi_q[data][7]_i_5_n_0\,
      O => \csi_q[data][2]_i_1_n_0\
    );
\csi_q[data][2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \csi_q[data][3]_i_4_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_\(0),
      I2 => \csi_q[data][2]_i_4_n_0\,
      O => \csi_q[data][2]_i_2_n_0\
    );
\csi_q[data][2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2E"
    )
        port map (
      I0 => \csi_q[data][2]_i_5_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_\(0),
      I2 => \csi_q[data][3]_i_5_n_0\,
      O => \csi_q[data][2]_i_3_n_0\
    );
\csi_q[data][2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \csi_q[data][2]_i_6_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_\(1),
      I2 => \csi_q[data][2]_i_7_n_0\,
      O => \csi_q[data][2]_i_4_n_0\
    );
\csi_q[data][2]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \csi_q[data][2]_i_8_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_\(1),
      I2 => \csi_q[data][0]_i_5_n_0\,
      O => \csi_q[data][2]_i_5_n_0\
    );
\csi_q[data][2]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D8"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_\(2),
      I1 => \csi_q[data][7]_i_17_n_0\,
      I2 => \csi_q[data][4]_i_8_n_0\,
      O => \csi_q[data][2]_i_6_n_0\
    );
\csi_q[data][2]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D8"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_\(2),
      I1 => \csi_q[data][4]_i_7_n_0\,
      I2 => \csi_q[data][2]_i_9_n_0\,
      O => \csi_q[data][2]_i_7_n_0\
    );
\csi_q[data][2]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \csi_q[data][4]_i_11_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_\(2),
      I2 => \csi_q[data][7]_i_21_n_0\,
      O => \csi_q[data][2]_i_8_n_0\
    );
\csi_q[data][2]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0047FF47"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\(2),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_\(4),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(2),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_\(3),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(10),
      O => \csi_q[data][2]_i_9_n_0\
    );
\csi_q[data][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000200020002AA02"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q\(1),
      I1 => \csi_q[data][3]_i_2_n_0\,
      I2 => \csi_q[data][7]_i_3_n_0\,
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q\(0),
      I4 => \csi_q[data][3]_i_3_n_0\,
      I5 => \csi_q[data][7]_i_5_n_0\,
      O => \csi_q[data][3]_i_1_n_0\
    );
\csi_q[data][3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \csi_q[data][3]_i_4_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_\(0),
      I2 => \csi_q[data][4]_i_4_n_0\,
      O => \csi_q[data][3]_i_2_n_0\
    );
\csi_q[data][3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => \csi_q[data][3]_i_5_n_0\,
      I1 => \csi_q[data][4]_i_5_n_0\,
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_\(0),
      O => \csi_q[data][3]_i_3_n_0\
    );
\csi_q[data][3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \csi_q[data][5]_i_6_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_\(1),
      I2 => \csi_q[data][3]_i_6_n_0\,
      O => \csi_q[data][3]_i_4_n_0\
    );
\csi_q[data][3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \csi_q[data][5]_i_7_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_\(1),
      I2 => \csi_q[data][3]_i_7_n_0\,
      O => \csi_q[data][3]_i_5_n_0\
    );
\csi_q[data][3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \csi_q[data][7]_i_27_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_\(2),
      I2 => \csi_q[data][3]_i_8_n_0\,
      O => \csi_q[data][3]_i_6_n_0\
    );
\csi_q[data][3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D8"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_\(2),
      I1 => \csi_q[data][7]_i_24_n_0\,
      I2 => \csi_q[data][3]_i_9_n_0\,
      O => \csi_q[data][3]_i_7_n_0\
    );
\csi_q[data][3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0047FF47"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\(3),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_\(4),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(3),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_\(3),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(11),
      O => \csi_q[data][3]_i_8_n_0\
    );
\csi_q[data][3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(11),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_\(3),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\(3),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_\(4),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(3),
      O => \csi_q[data][3]_i_9_n_0\
    );
\csi_q[data][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000200020002AA02"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q\(1),
      I1 => \csi_q[data][4]_i_2_n_0\,
      I2 => \csi_q[data][7]_i_3_n_0\,
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q\(0),
      I4 => \csi_q[data][4]_i_3_n_0\,
      I5 => \csi_q[data][7]_i_5_n_0\,
      O => \csi_q[data][4]_i_1_n_0\
    );
\csi_q[data][4]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE222E2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(10),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_\(3),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\(2),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_\(4),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(2),
      O => \csi_q[data][4]_i_10_n_0\
    );
\csi_q[data][4]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(12),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_\(3),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\(4),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_\(4),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(4),
      O => \csi_q[data][4]_i_11_n_0\
    );
\csi_q[data][4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \csi_q[data][5]_i_4_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_\(0),
      I2 => \csi_q[data][4]_i_4_n_0\,
      O => \csi_q[data][4]_i_2_n_0\
    );
\csi_q[data][4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \csi_q[data][5]_i_5_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_\(0),
      I2 => \csi_q[data][4]_i_5_n_0\,
      O => \csi_q[data][4]_i_3_n_0\
    );
\csi_q[data][4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F50CFCF5F50C0C0"
    )
        port map (
      I0 => \csi_q[data][4]_i_6_n_0\,
      I1 => \csi_q[data][4]_i_7_n_0\,
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_\(1),
      I3 => \csi_q[data][7]_i_17_n_0\,
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_\(2),
      I5 => \csi_q[data][4]_i_8_n_0\,
      O => \csi_q[data][4]_i_4_n_0\
    );
\csi_q[data][4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \csi_q[data][4]_i_9_n_0\,
      I1 => \csi_q[data][4]_i_10_n_0\,
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_\(1),
      I3 => \csi_q[data][4]_i_11_n_0\,
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_\(2),
      I5 => \csi_q[data][7]_i_21_n_0\,
      O => \csi_q[data][4]_i_5_n_0\
    );
\csi_q[data][4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\(2),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_\(4),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(2),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_\(3),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(10),
      O => \csi_q[data][4]_i_6_n_0\
    );
\csi_q[data][4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44477477"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(14),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_\(3),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_\(4),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(6),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\(6),
      O => \csi_q[data][4]_i_7_n_0\
    );
\csi_q[data][4]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47444777"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(12),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_\(3),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\(4),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_\(4),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(4),
      O => \csi_q[data][4]_i_8_n_0\
    );
\csi_q[data][4]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(14),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_\(3),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\(6),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_\(4),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(6),
      O => \csi_q[data][4]_i_9_n_0\
    );
\csi_q[data][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000200020002AA02"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q\(1),
      I1 => \csi_q[data][5]_i_2_n_0\,
      I2 => \csi_q[data][7]_i_3_n_0\,
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q\(0),
      I4 => \csi_q[data][5]_i_3_n_0\,
      I5 => \csi_q[data][7]_i_5_n_0\,
      O => \csi_q[data][5]_i_1_n_0\
    );
\csi_q[data][5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \csi_q[data][5]_i_4_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_\(0),
      I2 => \csi_q[data][6]_i_4_n_0\,
      O => \csi_q[data][5]_i_2_n_0\
    );
\csi_q[data][5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \csi_q[data][5]_i_5_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_\(0),
      I2 => \csi_q[data][6]_i_5_n_0\,
      O => \csi_q[data][5]_i_3_n_0\
    );
\csi_q[data][5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \csi_q[data][5]_i_6_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_\(1),
      I2 => \csi_q[data][7]_i_20_n_0\,
      O => \csi_q[data][5]_i_4_n_0\
    );
\csi_q[data][5]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \csi_q[data][5]_i_7_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_\(1),
      I2 => \csi_q[data][5]_i_8_n_0\,
      O => \csi_q[data][5]_i_5_n_0\
    );
\csi_q[data][5]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \csi_q[data][7]_i_18_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_\(2),
      I2 => \csi_q[data][1]_i_6_n_0\,
      O => \csi_q[data][5]_i_6_n_0\
    );
\csi_q[data][5]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \csi_q[data][7]_i_25_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_\(2),
      I2 => \csi_q[data][1]_i_8_n_0\,
      O => \csi_q[data][5]_i_7_n_0\
    );
\csi_q[data][5]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \csi_q[data][7]_i_23_n_0\,
      I1 => \csi_q[data][7]_i_24_n_0\,
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_\(2),
      O => \csi_q[data][5]_i_8_n_0\
    );
\csi_q[data][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000200020002AA02"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q\(1),
      I1 => \csi_q[data][6]_i_2_n_0\,
      I2 => \csi_q[data][7]_i_3_n_0\,
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q\(0),
      I4 => \csi_q[data][6]_i_3_n_0\,
      I5 => \csi_q[data][7]_i_5_n_0\,
      O => \csi_q[data][6]_i_1_n_0\
    );
\csi_q[data][6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \csi_q[data][7]_i_9_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_\(0),
      I2 => \csi_q[data][6]_i_4_n_0\,
      O => \csi_q[data][6]_i_2_n_0\
    );
\csi_q[data][6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D8"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_\(0),
      I1 => \csi_q[data][7]_i_14_n_0\,
      I2 => \csi_q[data][6]_i_5_n_0\,
      O => \csi_q[data][6]_i_3_n_0\
    );
\csi_q[data][6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D8"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_\(1),
      I1 => \csi_q[data][7]_i_8_n_0\,
      I2 => \csi_q[data][6]_i_6_n_0\,
      O => \csi_q[data][6]_i_4_n_0\
    );
\csi_q[data][6]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D8"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_\(1),
      I1 => \csi_q[data][7]_i_13_n_0\,
      I2 => \csi_q[data][6]_i_7_n_0\,
      O => \csi_q[data][6]_i_5_n_0\
    );
\csi_q[data][6]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5C"
    )
        port map (
      I0 => \csi_q[data][4]_i_6_n_0\,
      I1 => \csi_q[data][4]_i_7_n_0\,
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_\(2),
      O => \csi_q[data][6]_i_6_n_0\
    );
\csi_q[data][6]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_\(2),
      I1 => \csi_q[data][4]_i_9_n_0\,
      I2 => \csi_q[data][4]_i_10_n_0\,
      O => \csi_q[data][6]_i_7_n_0\
    );
\csi_q[data][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000200020002AA02"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q\(1),
      I1 => \csi_q[data][7]_i_2_n_0\,
      I2 => \csi_q[data][7]_i_3_n_0\,
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q\(0),
      I4 => \csi_q[data][7]_i_4_n_0\,
      I5 => \csi_q[data][7]_i_5_n_0\,
      O => \csi_q[data][7]_i_1_n_0\
    );
\csi_q[data][7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_\(0),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_\(3),
      O => \csi_q[data][7]_i_10_n_0\
    );
\csi_q[data][7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABEFABABABEFEFEF"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_\(2),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_\(3),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(10),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(2),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_\(4),
      I5 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\(2),
      O => \csi_q[data][7]_i_11_n_0\
    );
\csi_q[data][7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(14),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_\(3),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\(6),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_\(4),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(6),
      I5 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_\(2),
      O => \csi_q[data][7]_i_12_n_0\
    );
\csi_q[data][7]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_\(2),
      I1 => \csi_q[data][7]_i_21_n_0\,
      I2 => \csi_q[data][7]_i_22_n_0\,
      O => \csi_q[data][7]_i_13_n_0\
    );
\csi_q[data][7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F0FFABABABAB"
    )
        port map (
      I0 => \csi_q[data][7]_i_23_n_0\,
      I1 => \csi_q[data][7]_i_24_n_0\,
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_\(2),
      I3 => \csi_q[data][7]_i_25_n_0\,
      I4 => \csi_q[data][7]_i_26_n_0\,
      I5 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_\(1),
      O => \csi_q[data][7]_i_14_n_0\
    );
\csi_q[data][7]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_\(0),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_\(3),
      O => \csi_q[data][7]_i_15_n_0\
    );
\csi_q[data][7]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"111DDD1D"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(12),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_\(3),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\(4),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_\(4),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(4),
      O => \csi_q[data][7]_i_16_n_0\
    );
\csi_q[data][7]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03F35555"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(8),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\(0),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_\(4),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(0),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_\(3),
      O => \csi_q[data][7]_i_17_n_0\
    );
\csi_q[data][7]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2E2FF00"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\(1),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_\(4),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(1),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(9),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_\(3),
      O => \csi_q[data][7]_i_18_n_0\
    );
\csi_q[data][7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(13),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_\(3),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\(5),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_\(4),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(5),
      I5 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_\(2),
      O => \csi_q[data][7]_i_19_n_0\
    );
\csi_q[data][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20FFFF2F200000"
    )
        port map (
      I0 => \csi_q[data][7]_i_6_n_0\,
      I1 => \csi_q[data][7]_i_7_n_0\,
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_\(1),
      I3 => \csi_q[data][7]_i_8_n_0\,
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_\(0),
      I5 => \csi_q[data][7]_i_9_n_0\,
      O => \csi_q[data][7]_i_2_n_0\
    );
\csi_q[data][7]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \csi_q[data][7]_i_27_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_\(2),
      I2 => \csi_q[data][7]_i_28_n_0\,
      O => \csi_q[data][7]_i_20_n_0\
    );
\csi_q[data][7]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2E2FF00"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\(0),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_\(4),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(0),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(8),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_\(3),
      O => \csi_q[data][7]_i_21_n_0\
    );
\csi_q[data][7]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"27FF27FF00FFFFFF"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_\(4),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(4),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\(4),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_\(2),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(12),
      I5 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_\(3),
      O => \csi_q[data][7]_i_22_n_0\
    );
\csi_q[data][7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"470047000000FF00"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(3),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_\(4),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\(3),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_\(2),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(11),
      I5 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_\(3),
      O => \csi_q[data][7]_i_23_n_0\
    );
\csi_q[data][7]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(15),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_\(3),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\(7),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_\(4),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(7),
      O => \csi_q[data][7]_i_24_n_0\
    );
\csi_q[data][7]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CAAAA"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(9),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\(1),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_\(4),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(1),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_\(3),
      O => \csi_q[data][7]_i_25_n_0\
    );
\csi_q[data][7]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(13),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_\(3),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\(5),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_\(4),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(5),
      I5 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_\(2),
      O => \csi_q[data][7]_i_26_n_0\
    );
\csi_q[data][7]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44477477"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(15),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_\(3),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_\(4),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(7),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\(7),
      O => \csi_q[data][7]_i_27_n_0\
    );
\csi_q[data][7]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D001DFF"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\(3),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_\(4),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(3),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_\(3),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(11),
      O => \csi_q[data][7]_i_28_n_0\
    );
\csi_q[data][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAAB"
    )
        port map (
      I0 => \align_q[4]_i_5_n_0\,
      I1 => \state_align_q[2]_i_4_n_0\,
      I2 => \align_q[1]_i_2_n_0\,
      I3 => \state_align_q[2]_i_3_n_0\,
      I4 => \align_q[0]_i_2_n_0\,
      I5 => \csi_q[data][7]_i_10_n_0\,
      O => \csi_q[data][7]_i_3_n_0\
    );
\csi_q[data][7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20FFFF2F200000"
    )
        port map (
      I0 => \csi_q[data][7]_i_11_n_0\,
      I1 => \csi_q[data][7]_i_12_n_0\,
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_\(1),
      I3 => \csi_q[data][7]_i_13_n_0\,
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_\(0),
      I5 => \csi_q[data][7]_i_14_n_0\,
      O => \csi_q[data][7]_i_4_n_0\
    );
\csi_q[data][7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAAB"
    )
        port map (
      I0 => \align_q[4]_i_5__0_n_0\,
      I1 => \state_align_q[2]_i_4__0_n_0\,
      I2 => \align_q[0]_i_2__0_n_0\,
      I3 => \align_q[1]_i_2__0_n_0\,
      I4 => \state_align_q[2]_i_3__0_n_0\,
      I5 => \csi_q[data][7]_i_15_n_0\,
      O => \csi_q[data][7]_i_5_n_0\
    );
\csi_q[data][7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABEFABABABEFEFEF"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_\(2),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_\(3),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(10),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(2),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_\(4),
      I5 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\(2),
      O => \csi_q[data][7]_i_6_n_0\
    );
\csi_q[data][7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(14),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_\(3),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\(6),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_\(4),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(6),
      I5 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_\(2),
      O => \csi_q[data][7]_i_7_n_0\
    );
\csi_q[data][7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \csi_q[data][7]_i_16_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_\(2),
      I2 => \csi_q[data][7]_i_17_n_0\,
      O => \csi_q[data][7]_i_8_n_0\
    );
\csi_q[data][7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0DFF0D00"
    )
        port map (
      I0 => \csi_q[data][7]_i_18_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_\(2),
      I2 => \csi_q[data][7]_i_19_n_0\,
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_\(1),
      I4 => \csi_q[data][7]_i_20_n_0\,
      O => \csi_q[data][7]_i_9_n_0\
    );
\csi_q[valid]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \csi_q[valid]_i_2_n_0\,
      I1 => \csi_q[valid]_i_3_n_0\,
      O => \csi_q[valid]_i_1_n_0\
    );
\csi_q[valid]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q\(1),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q\(2),
      I2 => \csi_q[valid]_i_4_n_0\,
      O => \csi_q[valid]_i_2_n_0\
    );
\csi_q[valid]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q\(2),
      I1 => \state_merger_q[2]_i_4_n_0\,
      O => \csi_q[valid]_i_3_n_0\
    );
\csi_q[valid]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \align_q[4]_i_3_n_0\,
      I1 => \align_q[4]_i_3__0_n_0\,
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q\(0),
      O => \csi_q[valid]_i_4_n_0\
    );
\fifo_data_in[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_RESET_reg_n_0\,
      O => \fifo_data_in[7]_i_1_n_0\
    );
fifo_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/state_q_reg_n_0_\(0),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/almost_full\,
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_is_full\,
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_is_empty\,
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/rd_en\
    );
\fifo_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/state_q_reg_n_0_\(0),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/almost_full\,
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_is_full\,
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_is_empty\,
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/rd_en\
    );
fifo_lane_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_\(1),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_\(0),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_\(2),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_\(3),
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/srst\
    );
fifo_lane_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/state_q_reg_n_0_\(1),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_\(3),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_\(1),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_\(2),
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/wr_en\
    );
\fifo_lane_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/state_q_reg_n_0_\(1),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_\(1),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_\(2),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_\(3),
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/wr_en\
    );
fifo_lane_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400140000001000"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_\(2),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_\(0),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_\(1),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_lane_n_10\,
      I5 => fifo_lane_i_13_n_0,
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rd_en\
    );
\fifo_lane_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000003400"
    )
        port map (
      I0 => \fifo_lane_i_12__0_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_\(2),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_\(0),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_\(1),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1\,
      I5 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_lane_n_10\,
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rd_en\
    );
fifo_lane_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAABA"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q\(2),
      I1 => fifo_lane_i_14_n_0,
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/nb_clk_wait_q\(2),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/nb_clk_wait_q\(3),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q\(1),
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1\
    );
\fifo_lane_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2EFF"
    )
        port map (
      I0 => \csi_q[data][7]_i_3_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q\(0),
      I2 => \csi_q[data][7]_i_5_n_0\,
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q\(1),
      O => \fifo_lane_i_12__0_n_0\
    );
fifo_lane_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \fifo_lane_i_12__0_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_lane_n_10\,
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q\(2),
      I3 => \state_merger_q[1]_i_2_n_0\,
      O => fifo_lane_i_13_n_0
    );
fifo_lane_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/nb_clk_wait_q\(0),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q\(0),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/nb_clk_wait_q\(1),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/nb_clk_wait_q\(4),
      O => fifo_lane_i_14_n_0
    );
\fifo_lane_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_\(1),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_\(0),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_\(2),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_\(3),
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/srst\
    );
fifo_lane_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/state_q_reg_n_0_\(1),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_byte_out_q_reg_n_0_\(7),
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/csi_raw_e[data]\(7)
    );
\fifo_lane_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/state_q_reg_n_0_\(1),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_byte_out_q_reg_n_0_\(7),
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/csi_raw_e[data]\(7)
    );
fifo_lane_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/state_q_reg_n_0_\(1),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_byte_out_q_reg_n_0_\(6),
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/csi_raw_e[data]\(6)
    );
\fifo_lane_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/state_q_reg_n_0_\(1),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_byte_out_q_reg_n_0_\(6),
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/csi_raw_e[data]\(6)
    );
fifo_lane_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/state_q_reg_n_0_\(1),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_byte_out_q_reg_n_0_\(5),
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/csi_raw_e[data]\(5)
    );
\fifo_lane_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/state_q_reg_n_0_\(1),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_byte_out_q_reg_n_0_\(5),
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/csi_raw_e[data]\(5)
    );
fifo_lane_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/state_q_reg_n_0_\(1),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_byte_out_q_reg_n_0_\(4),
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/csi_raw_e[data]\(4)
    );
\fifo_lane_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/state_q_reg_n_0_\(1),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_byte_out_q_reg_n_0_\(4),
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/csi_raw_e[data]\(4)
    );
fifo_lane_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/state_q_reg_n_0_\(1),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_byte_out_q_reg_n_0_\(3),
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/csi_raw_e[data]\(3)
    );
\fifo_lane_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/state_q_reg_n_0_\(1),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_byte_out_q_reg_n_0_\(3),
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/csi_raw_e[data]\(3)
    );
fifo_lane_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/state_q_reg_n_0_\(1),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_byte_out_q_reg_n_0_\(2),
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/csi_raw_e[data]\(2)
    );
\fifo_lane_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/state_q_reg_n_0_\(1),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_byte_out_q_reg_n_0_\(2),
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/csi_raw_e[data]\(2)
    );
fifo_lane_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/state_q_reg_n_0_\(1),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_byte_out_q_reg_n_0_\(1),
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/csi_raw_e[data]\(1)
    );
\fifo_lane_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/state_q_reg_n_0_\(1),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_byte_out_q_reg_n_0_\(1),
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/csi_raw_e[data]\(1)
    );
fifo_lane_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/state_q_reg_n_0_\(1),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_byte_out_q_reg_n_0_\(0),
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/csi_raw_e[data]\(0)
    );
\fifo_lane_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/state_q_reg_n_0_\(1),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_byte_out_q_reg_n_0_\(0),
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/csi_raw_e[data]\(0)
    );
\fifo_r.rst_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3B333333CCCCCCCC"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_\(1),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_\(0),
      I2 => \fifo_r.rst_cnt[1]_i_2_n_0\,
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_\(5),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_\(4),
      I5 => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_RESET_reg_n_0\,
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/rst_cnt\(0)
    );
\fifo_r.rst_cnt[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3B333333CCCCCCCC"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_\(1),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_\(0),
      I2 => \fifo_r.rst_cnt[1]_i_2__0_n_0\,
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_\(5),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_\(4),
      I5 => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_RESET_reg_n_0\,
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/rst_cnt\(0)
    );
\fifo_r.rst_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6E666666AAAAAAAA"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_\(1),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_\(0),
      I2 => \fifo_r.rst_cnt[1]_i_2_n_0\,
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_\(5),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_\(4),
      I5 => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_RESET_reg_n_0\,
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/rst_cnt\(1)
    );
\fifo_r.rst_cnt[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6E666666AAAAAAAA"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_\(1),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_\(0),
      I2 => \fifo_r.rst_cnt[1]_i_2__0_n_0\,
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_\(5),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_\(4),
      I5 => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_RESET_reg_n_0\,
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/rst_cnt\(1)
    );
\fifo_r.rst_cnt[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_\(2),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_\(3),
      O => \fifo_r.rst_cnt[1]_i_2_n_0\
    );
\fifo_r.rst_cnt[1]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_\(2),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_\(3),
      O => \fifo_r.rst_cnt[1]_i_2__0_n_0\
    );
\fifo_r.rst_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5A5A5A5F0F0F0F0"
    )
        port map (
      I0 => \fifo_r.rst_cnt[5]_i_2_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_\(3),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_\(2),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_\(5),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_\(4),
      I5 => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_RESET_reg_n_0\,
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/rst_cnt\(2)
    );
\fifo_r.rst_cnt[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5A5A5A5F0F0F0F0"
    )
        port map (
      I0 => \fifo_r.rst_cnt[5]_i_2__0_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_\(3),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_\(2),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_\(5),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_\(4),
      I5 => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_RESET_reg_n_0\,
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/rst_cnt\(2)
    );
\fifo_r.rst_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000D5FFAA00"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_RESET_reg_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_\(4),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_\(5),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_\(2),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_\(3),
      I5 => \fifo_r.rst_cnt[5]_i_2_n_0\,
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/rst_cnt\(3)
    );
\fifo_r.rst_cnt[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000D5FFAA00"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_RESET_reg_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_\(4),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_\(5),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_\(2),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_\(3),
      I5 => \fifo_r.rst_cnt[5]_i_2__0_n_0\,
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/rst_cnt\(3)
    );
\fifo_r.rst_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00FF807F80"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_\(2),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_\(3),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_RESET_reg_n_0\,
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_\(4),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_\(5),
      I5 => \fifo_r.rst_cnt[5]_i_2_n_0\,
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/rst_cnt\(4)
    );
\fifo_r.rst_cnt[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00FF807F80"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_\(2),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_\(3),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_RESET_reg_n_0\,
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_\(4),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_\(5),
      I5 => \fifo_r.rst_cnt[5]_i_2__0_n_0\,
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/rst_cnt\(4)
    );
\fifo_r.rst_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DCCCCCCCCCCCCCCC"
    )
        port map (
      I0 => \fifo_r.rst_cnt[5]_i_2_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_\(5),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_\(4),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_RESET_reg_n_0\,
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_\(3),
      I5 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_\(2),
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/rst_cnt\(5)
    );
\fifo_r.rst_cnt[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DCCCCCCCCCCCCCCC"
    )
        port map (
      I0 => \fifo_r.rst_cnt[5]_i_2__0_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_\(5),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_\(4),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_RESET_reg_n_0\,
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_\(3),
      I5 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_\(2),
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/rst_cnt\(5)
    );
\fifo_r.rst_cnt[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_\(0),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_\(1),
      O => \fifo_r.rst_cnt[5]_i_2_n_0\
    );
\fifo_r.rst_cnt[5]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_\(0),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_\(1),
      O => \fifo_r.rst_cnt[5]_i_2__0_n_0\
    );
fifo_rst_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000AAAAFFFFAAAA"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_rst_reg_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_\(4),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_\(3),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_\(5),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_RESET_reg_n_0\,
      I5 => fifo_rst_i_2_n_0,
      O => fifo_rst_i_1_n_0
    );
\fifo_rst_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000AAAAFFFFAAAA"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_rst_reg_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_\(4),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_\(3),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_\(5),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_RESET_reg_n_0\,
      I5 => \fifo_rst_i_2__0_n_0\,
      O => \fifo_rst_i_1__0_n_0\
    );
fifo_rst_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8FFFFFFFFFFFF"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_\(1),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_\(0),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_\(2),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_\(3),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_\(5),
      I5 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_\(4),
      O => fifo_rst_i_2_n_0
    );
\fifo_rst_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8FFFFFFFFFFFF"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_\(1),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_\(0),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_\(2),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_\(3),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_\(5),
      I5 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_\(4),
      O => \fifo_rst_i_2__0_n_0\
    );
\g1_q[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/process_d\,
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][y_even]__0\,
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][valid]__0\,
      O => \g1_q[7]_i_1_n_0\
    );
\hdmi/ClockSerializer/OutputBuffer\: unisim.vcomponents.OBUFDS
     port map (
      I => \hdmi/ClockSerializer/sDataOut\,
      O => hdmi_TMDS_Clk_p,
      OB => hdmi_TMDS_Clk_n
    );
\hdmi/ClockSerializer/SerializerMaster\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => clk_hdmi,
      CLKDIV => clk_display,
      D1 => '0',
      D2 => '0',
      D3 => '0',
      D4 => '0',
      D5 => '0',
      D6 => '1',
      D7 => '1',
      D8 => '1',
      OCE => '1',
      OFB => \NLW_hdmi/ClockSerializer/SerializerMaster_OFB_UNCONNECTED\,
      OQ => \hdmi/ClockSerializer/sDataOut\,
      RST => \hdmi/LockLostReset/SyncAsyncx/oSyncStages\(1),
      SHIFTIN1 => \hdmi/ClockSerializer/ocascade1\,
      SHIFTIN2 => \hdmi/ClockSerializer/ocascade2\,
      SHIFTOUT1 => \NLW_hdmi/ClockSerializer/SerializerMaster_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_hdmi/ClockSerializer/SerializerMaster_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => \NLW_hdmi/ClockSerializer/SerializerMaster_TBYTEOUT_UNCONNECTED\,
      TCE => '0',
      TFB => \NLW_hdmi/ClockSerializer/SerializerMaster_TFB_UNCONNECTED\,
      TQ => \NLW_hdmi/ClockSerializer/SerializerMaster_TQ_UNCONNECTED\
    );
\hdmi/ClockSerializer/SerializerSlave\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "SLAVE",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => clk_hdmi,
      CLKDIV => clk_display,
      D1 => '0',
      D2 => '0',
      D3 => '1',
      D4 => '1',
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_hdmi/ClockSerializer/SerializerSlave_OFB_UNCONNECTED\,
      OQ => \NLW_hdmi/ClockSerializer/SerializerSlave_OQ_UNCONNECTED\,
      RST => \hdmi/LockLostReset/SyncAsyncx/oSyncStages\(1),
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \hdmi/ClockSerializer/ocascade1\,
      SHIFTOUT2 => \hdmi/ClockSerializer/ocascade2\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => \NLW_hdmi/ClockSerializer/SerializerSlave_TBYTEOUT_UNCONNECTED\,
      TCE => '0',
      TFB => \NLW_hdmi/ClockSerializer/SerializerSlave_TFB_UNCONNECTED\,
      TQ => \NLW_hdmi/ClockSerializer/SerializerSlave_TQ_UNCONNECTED\
    );
\hdmi/DataEncoders[0].DataEncoder/cnt_t_3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \hdmi/DataEncoders[0].DataEncoder/cnt_t_2\(1),
      Q => \hdmi/DataEncoders[0].DataEncoder/cnt_t_3_reg_n_0_\(1),
      R => \cnt_t_3[4]_i_1_n_0\
    );
\hdmi/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \hdmi/DataEncoders[0].DataEncoder/cnt_t_2\(2),
      Q => \hdmi/DataEncoders[0].DataEncoder/cnt_t_3_reg_n_0_\(2),
      R => \cnt_t_3[4]_i_1_n_0\
    );
\hdmi/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \hdmi/DataEncoders[0].DataEncoder/cnt_t_2\(3),
      Q => \hdmi/DataEncoders[0].DataEncoder/cnt_t_3_reg_n_0_\(3),
      R => \cnt_t_3[4]_i_1_n_0\
    );
\hdmi/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \hdmi/DataEncoders[0].DataEncoder/cnt_t_2\(4),
      Q => \hdmi/DataEncoders[0].DataEncoder/cnt_t_3_reg_n_0_\(4),
      R => \cnt_t_3[4]_i_1_n_0\
    );
\hdmi/DataEncoders[0].DataEncoder/n0q_m_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \n0q_m_2[1]_i_1_n_0\,
      Q => \hdmi/DataEncoders[0].DataEncoder/n0q_m_2\(1),
      R => '0'
    );
\hdmi/DataEncoders[0].DataEncoder/n0q_m_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \n0q_m_2[2]_i_1_n_0\,
      Q => \hdmi/DataEncoders[0].DataEncoder/n0q_m_2\(2),
      R => '0'
    );
\hdmi/DataEncoders[0].DataEncoder/n0q_m_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \n0q_m_2[3]_i_1_n_0\,
      Q => \hdmi/DataEncoders[0].DataEncoder/n0q_m_2\(3),
      R => '0'
    );
\hdmi/DataEncoders[0].DataEncoder/n1d_1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \hdmi/DataEncoders[0].DataEncoder/n1d_1[3]_i_4_n_0\,
      I1 => vid_pData(12),
      I2 => vid_pData(14),
      I3 => vid_pData(13),
      O => \hdmi/DataEncoders[0].DataEncoder/sum_bits\(0)
    );
\hdmi/DataEncoders[0].DataEncoder/n1d_1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7DD78228"
    )
        port map (
      I0 => \hdmi/DataEncoders[0].DataEncoder/n1d_1[3]_i_4_n_0\,
      I1 => vid_pData(12),
      I2 => vid_pData(14),
      I3 => vid_pData(13),
      I4 => \hdmi/DataEncoders[0].DataEncoder/n1d_1[1]_i_2_n_0\,
      O => \hdmi/DataEncoders[0].DataEncoder/sum_bits\(1)
    );
\hdmi/DataEncoders[0].DataEncoder/n1d_1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17717117E88E8EE8"
    )
        port map (
      I0 => vid_pData(8),
      I1 => vid_pData(15),
      I2 => vid_pData(10),
      I3 => vid_pData(11),
      I4 => vid_pData(9),
      I5 => \hdmi/DataEncoders[0].DataEncoder/n1d_1[1]_i_3_n_0\,
      O => \hdmi/DataEncoders[0].DataEncoder/n1d_1[1]_i_2_n_0\
    );
\hdmi/DataEncoders[0].DataEncoder/n1d_1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"171717E817E8E8E8"
    )
        port map (
      I0 => vid_pData(14),
      I1 => vid_pData(13),
      I2 => vid_pData(12),
      I3 => vid_pData(11),
      I4 => vid_pData(10),
      I5 => vid_pData(9),
      O => \hdmi/DataEncoders[0].DataEncoder/n1d_1[1]_i_3_n_0\
    );
\hdmi/DataEncoders[0].DataEncoder/n1d_1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFEFEEAEAA8A880"
    )
        port map (
      I0 => \hdmi/DataEncoders[0].DataEncoder/n1d_1[3]_i_3_n_0\,
      I1 => \hdmi/DataEncoders[0].DataEncoder/n1d_1[3]_i_4_n_0\,
      I2 => vid_pData(12),
      I3 => vid_pData(13),
      I4 => vid_pData(14),
      I5 => \hdmi/DataEncoders[0].DataEncoder/n1d_1[3]_i_2_n_0\,
      O => \hdmi/DataEncoders[0].DataEncoder/sum_bits\(2)
    );
\hdmi/DataEncoders[0].DataEncoder/n1d_1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \hdmi/DataEncoders[0].DataEncoder/n1d_1[3]_i_2_n_0\,
      I1 => vid_pData(12),
      I2 => vid_pData(13),
      I3 => vid_pData(14),
      I4 => \hdmi/DataEncoders[0].DataEncoder/n1d_1[3]_i_3_n_0\,
      I5 => \hdmi/DataEncoders[0].DataEncoder/n1d_1[3]_i_4_n_0\,
      O => \hdmi/DataEncoders[0].DataEncoder/sum_bits\(3)
    );
\hdmi/DataEncoders[0].DataEncoder/n1d_1[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => vid_pData(9),
      I1 => vid_pData(10),
      I2 => vid_pData(11),
      O => \hdmi/DataEncoders[0].DataEncoder/n1d_1[3]_i_2_n_0\
    );
\hdmi/DataEncoders[0].DataEncoder/n1d_1[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => vid_pData(9),
      I1 => vid_pData(11),
      I2 => vid_pData(10),
      I3 => vid_pData(15),
      I4 => vid_pData(8),
      O => \hdmi/DataEncoders[0].DataEncoder/n1d_1[3]_i_3_n_0\
    );
\hdmi/DataEncoders[0].DataEncoder/n1d_1[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => vid_pData(9),
      I1 => vid_pData(11),
      I2 => vid_pData(10),
      I3 => vid_pData(15),
      I4 => vid_pData(8),
      O => \hdmi/DataEncoders[0].DataEncoder/n1d_1[3]_i_4_n_0\
    );
\hdmi/DataEncoders[0].DataEncoder/n1d_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \hdmi/DataEncoders[0].DataEncoder/sum_bits\(0),
      Q => \hdmi/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_\(0),
      R => '0'
    );
\hdmi/DataEncoders[0].DataEncoder/n1d_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \hdmi/DataEncoders[0].DataEncoder/sum_bits\(1),
      Q => \hdmi/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_\(1),
      R => '0'
    );
\hdmi/DataEncoders[0].DataEncoder/n1d_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \hdmi/DataEncoders[0].DataEncoder/sum_bits\(2),
      Q => \hdmi/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_\(2),
      R => '0'
    );
\hdmi/DataEncoders[0].DataEncoder/n1d_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \hdmi/DataEncoders[0].DataEncoder/sum_bits\(3),
      Q => \hdmi/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_\(3),
      R => '0'
    );
\hdmi/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \n1q_m_2[0]_i_1_n_0\,
      Q => \hdmi/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_\(0),
      R => '0'
    );
\hdmi/DataEncoders[0].DataEncoder/n1q_m_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \hdmi/DataEncoders[0].DataEncoder/n1q_m_1\(1),
      Q => \hdmi/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_\(1),
      R => '0'
    );
\hdmi/DataEncoders[0].DataEncoder/n1q_m_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \hdmi/DataEncoders[0].DataEncoder/n1q_m_1\(2),
      Q => \hdmi/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_\(2),
      R => '0'
    );
\hdmi/DataEncoders[0].DataEncoder/n1q_m_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \hdmi/DataEncoders[0].DataEncoder/n1q_m_1\(3),
      Q => \hdmi/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_\(3),
      R => '0'
    );
\hdmi/DataEncoders[0].DataEncoder/pC0_1_reg_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk_display,
      D => \MC_VGA/VGA/vga_mem_rd/sync[Hsync]\,
      Q => \hdmi/DataEncoders[0].DataEncoder/pC0_1_reg_srl6_n_0\
    );
\hdmi/DataEncoders[0].DataEncoder/pC0_2_reg__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \hdmi/DataEncoders[0].DataEncoder/pC0_1_reg_srl6_n_0\,
      Q => \hdmi/DataEncoders[0].DataEncoder/pC0_2\,
      R => '0'
    );
\hdmi/DataEncoders[0].DataEncoder/pC1_1_reg_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk_display,
      D => \MC_VGA/VGA/vga_mem_rd/sync[Vsync]\,
      Q => \hdmi/DataEncoders[0].DataEncoder/pC1_1_reg_srl6_n_0\
    );
\hdmi/DataEncoders[0].DataEncoder/pC1_2_reg__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \hdmi/DataEncoders[0].DataEncoder/pC1_1_reg_srl6_n_0\,
      Q => \hdmi/DataEncoders[0].DataEncoder/pC1_2\,
      R => '0'
    );
\hdmi/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \pDataOutRaw[0]_i_1_n_0\,
      Q => \hdmi/pDataOutRaw[0]\(0),
      R => \pDataOutRaw[9]_i_1_n_0\
    );
\hdmi/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \pDataOutRaw[1]_i_1_n_0\,
      Q => \hdmi/pDataOutRaw[0]\(1),
      R => \pDataOutRaw[9]_i_1_n_0\
    );
\hdmi/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \hdmi/DataEncoders[0].DataEncoder/q_out_2\(2),
      Q => \hdmi/pDataOutRaw[0]\(2),
      S => \pDataOutRaw[9]_i_1_n_0\
    );
\hdmi/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \pDataOutRaw[3]_i_1_n_0\,
      Q => \hdmi/pDataOutRaw[0]\(3),
      R => \pDataOutRaw[9]_i_1_n_0\
    );
\hdmi/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \hdmi/DataEncoders[0].DataEncoder/q_out_2\(4),
      Q => \hdmi/pDataOutRaw[0]\(4),
      S => \pDataOutRaw[9]_i_1_n_0\
    );
\hdmi/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \pDataOutRaw[5]_i_1_n_0\,
      Q => \hdmi/pDataOutRaw[0]\(5),
      R => \pDataOutRaw[9]_i_1_n_0\
    );
\hdmi/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \hdmi/DataEncoders[0].DataEncoder/q_out_2\(6),
      Q => \hdmi/pDataOutRaw[0]\(6),
      S => \pDataOutRaw[9]_i_1_n_0\
    );
\hdmi/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \pDataOutRaw[7]_i_1_n_0\,
      Q => \hdmi/pDataOutRaw[0]\(7),
      R => \pDataOutRaw[9]_i_1_n_0\
    );
\hdmi/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \hdmi/DataEncoders[0].DataEncoder/q_out_2\(8),
      Q => \hdmi/pDataOutRaw[0]\(8),
      S => \pDataOutRaw[9]_i_1_n_0\
    );
\hdmi/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \hdmi/DataEncoders[0].DataEncoder/q_out_2\(9),
      Q => \hdmi/pDataOutRaw[0]\(9),
      S => \pDataOutRaw[9]_i_1_n_0\
    );
\hdmi/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => vid_pData(8),
      Q => \hdmi/DataEncoders[0].DataEncoder/pDataOut_1_reg_n_0_\(0),
      R => '0'
    );
\hdmi/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => vid_pData(9),
      Q => \hdmi/DataEncoders[0].DataEncoder/p_0_in\,
      R => '0'
    );
\hdmi/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => vid_pData(10),
      Q => \hdmi/DataEncoders[0].DataEncoder/p_0_in0_in\,
      R => '0'
    );
\hdmi/DataEncoders[0].DataEncoder/pDataOut_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => vid_pData(11),
      Q => \hdmi/DataEncoders[0].DataEncoder/p_0_in2_in\,
      R => '0'
    );
\hdmi/DataEncoders[0].DataEncoder/pDataOut_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => vid_pData(12),
      Q => \hdmi/DataEncoders[0].DataEncoder/p_0_in4_in\,
      R => '0'
    );
\hdmi/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => vid_pData(13),
      Q => \hdmi/DataEncoders[0].DataEncoder/p_0_in6_in\,
      R => '0'
    );
\hdmi/DataEncoders[0].DataEncoder/pDataOut_1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => vid_pData(14),
      Q => \hdmi/DataEncoders[0].DataEncoder/p_0_in8_in\,
      R => '0'
    );
\hdmi/DataEncoders[0].DataEncoder/pDataOut_1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => vid_pData(15),
      Q => \hdmi/DataEncoders[0].DataEncoder/p_0_in10_in\,
      R => '0'
    );
\hdmi/DataEncoders[0].DataEncoder/q_m_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \hdmi/DataEncoders[0].DataEncoder/pDataOut_1_reg_n_0_\(0),
      Q => \hdmi/DataEncoders[0].DataEncoder/q_m_2\(0),
      R => '0'
    );
\hdmi/DataEncoders[0].DataEncoder/q_m_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \q_m_2[1]_i_1_n_0\,
      Q => \hdmi/DataEncoders[0].DataEncoder/q_m_2\(1),
      R => '0'
    );
\hdmi/DataEncoders[0].DataEncoder/q_m_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \hdmi/DataEncoders[0].DataEncoder/p_0_in9_in\,
      Q => \hdmi/DataEncoders[0].DataEncoder/q_m_2\(2),
      R => '0'
    );
\hdmi/DataEncoders[0].DataEncoder/q_m_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \q_m_2[3]_i_1_n_0\,
      Q => \hdmi/DataEncoders[0].DataEncoder/q_m_2\(3),
      R => '0'
    );
\hdmi/DataEncoders[0].DataEncoder/q_m_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \hdmi/DataEncoders[0].DataEncoder/p_0_in7_in\,
      Q => \hdmi/DataEncoders[0].DataEncoder/q_m_2\(4),
      R => '0'
    );
\hdmi/DataEncoders[0].DataEncoder/q_m_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \q_m_2[5]_i_1_n_0\,
      Q => \hdmi/DataEncoders[0].DataEncoder/q_m_2\(5),
      R => '0'
    );
\hdmi/DataEncoders[0].DataEncoder/q_m_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \hdmi/DataEncoders[0].DataEncoder/p_0_in5_in\,
      Q => \hdmi/DataEncoders[0].DataEncoder/q_m_2\(6),
      R => '0'
    );
\hdmi/DataEncoders[0].DataEncoder/q_m_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \hdmi/DataEncoders[0].DataEncoder/p_1_in12_in\,
      Q => \hdmi/DataEncoders[0].DataEncoder/q_m_2\(7),
      R => '0'
    );
\hdmi/DataEncoders[0].DataEncoder/q_m_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \q_m_2[8]_i_1_n_0\,
      Q => \hdmi/DataEncoders[0].DataEncoder/q_m_2\(8),
      R => '0'
    );
\hdmi/DataEncoders[0].DataSerializer/OutputBuffer\: unisim.vcomponents.OBUFDS
     port map (
      I => \hdmi/DataEncoders[0].DataSerializer/sDataOut\,
      O => hdmi_TMDS_Data_p(0),
      OB => hdmi_TMDS_Data_n(0)
    );
\hdmi/DataEncoders[0].DataSerializer/SerializerMaster\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => clk_hdmi,
      CLKDIV => clk_display,
      D1 => \hdmi/pDataOutRaw[0]\(0),
      D2 => \hdmi/pDataOutRaw[0]\(1),
      D3 => \hdmi/pDataOutRaw[0]\(2),
      D4 => \hdmi/pDataOutRaw[0]\(3),
      D5 => \hdmi/pDataOutRaw[0]\(4),
      D6 => \hdmi/pDataOutRaw[0]\(5),
      D7 => \hdmi/pDataOutRaw[0]\(6),
      D8 => \hdmi/pDataOutRaw[0]\(7),
      OCE => '1',
      OFB => \NLW_hdmi/DataEncoders[0].DataSerializer/SerializerMaster_OFB_UNCONNECTED\,
      OQ => \hdmi/DataEncoders[0].DataSerializer/sDataOut\,
      RST => \hdmi/LockLostReset/SyncAsyncx/oSyncStages\(1),
      SHIFTIN1 => \hdmi/DataEncoders[0].DataSerializer/ocascade1\,
      SHIFTIN2 => \hdmi/DataEncoders[0].DataSerializer/ocascade2\,
      SHIFTOUT1 => \NLW_hdmi/DataEncoders[0].DataSerializer/SerializerMaster_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_hdmi/DataEncoders[0].DataSerializer/SerializerMaster_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => \NLW_hdmi/DataEncoders[0].DataSerializer/SerializerMaster_TBYTEOUT_UNCONNECTED\,
      TCE => '0',
      TFB => \NLW_hdmi/DataEncoders[0].DataSerializer/SerializerMaster_TFB_UNCONNECTED\,
      TQ => \NLW_hdmi/DataEncoders[0].DataSerializer/SerializerMaster_TQ_UNCONNECTED\
    );
\hdmi/DataEncoders[0].DataSerializer/SerializerSlave\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "SLAVE",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => clk_hdmi,
      CLKDIV => clk_display,
      D1 => '0',
      D2 => '0',
      D3 => \hdmi/pDataOutRaw[0]\(8),
      D4 => \hdmi/pDataOutRaw[0]\(9),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_hdmi/DataEncoders[0].DataSerializer/SerializerSlave_OFB_UNCONNECTED\,
      OQ => \NLW_hdmi/DataEncoders[0].DataSerializer/SerializerSlave_OQ_UNCONNECTED\,
      RST => \hdmi/LockLostReset/SyncAsyncx/oSyncStages\(1),
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \hdmi/DataEncoders[0].DataSerializer/ocascade1\,
      SHIFTOUT2 => \hdmi/DataEncoders[0].DataSerializer/ocascade2\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => \NLW_hdmi/DataEncoders[0].DataSerializer/SerializerSlave_TBYTEOUT_UNCONNECTED\,
      TCE => '0',
      TFB => \NLW_hdmi/DataEncoders[0].DataSerializer/SerializerSlave_TFB_UNCONNECTED\,
      TQ => \NLW_hdmi/DataEncoders[0].DataSerializer/SerializerSlave_TQ_UNCONNECTED\
    );
\hdmi/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \hdmi/DataEncoders[1].DataEncoder/cnt_t_2\(1),
      Q => \hdmi/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_\(1),
      R => \cnt_t_3[4]_i_1_n_0\
    );
\hdmi/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \hdmi/DataEncoders[1].DataEncoder/cnt_t_2\(2),
      Q => \hdmi/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_\(2),
      R => \cnt_t_3[4]_i_1_n_0\
    );
\hdmi/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \hdmi/DataEncoders[1].DataEncoder/cnt_t_2\(3),
      Q => \hdmi/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_\(3),
      R => \cnt_t_3[4]_i_1_n_0\
    );
\hdmi/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \hdmi/DataEncoders[1].DataEncoder/cnt_t_2\(4),
      Q => \hdmi/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_\(4),
      R => \cnt_t_3[4]_i_1_n_0\
    );
\hdmi/DataEncoders[1].DataEncoder/n0q_m_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \n0q_m_2[1]_i_1__0_n_0\,
      Q => \hdmi/DataEncoders[1].DataEncoder/n0q_m_2\(1),
      R => '0'
    );
\hdmi/DataEncoders[1].DataEncoder/n0q_m_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \n0q_m_2[2]_i_1__0_n_0\,
      Q => \hdmi/DataEncoders[1].DataEncoder/n0q_m_2\(2),
      R => '0'
    );
\hdmi/DataEncoders[1].DataEncoder/n0q_m_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \n0q_m_2[3]_i_1__0_n_0\,
      Q => \hdmi/DataEncoders[1].DataEncoder/n0q_m_2\(3),
      R => '0'
    );
\hdmi/DataEncoders[1].DataEncoder/n1d_1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \hdmi/DataEncoders[1].DataEncoder/n1d_1[3]_i_4_n_0\,
      I1 => vid_pData(4),
      I2 => vid_pData(6),
      I3 => vid_pData(5),
      O => \hdmi/DataEncoders[1].DataEncoder/sum_bits\(0)
    );
\hdmi/DataEncoders[1].DataEncoder/n1d_1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7DD78228"
    )
        port map (
      I0 => \hdmi/DataEncoders[1].DataEncoder/n1d_1[3]_i_4_n_0\,
      I1 => vid_pData(4),
      I2 => vid_pData(6),
      I3 => vid_pData(5),
      I4 => \hdmi/DataEncoders[1].DataEncoder/n1d_1[1]_i_2_n_0\,
      O => \hdmi/DataEncoders[1].DataEncoder/sum_bits\(1)
    );
\hdmi/DataEncoders[1].DataEncoder/n1d_1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17717117E88E8EE8"
    )
        port map (
      I0 => vid_pData(0),
      I1 => vid_pData(7),
      I2 => vid_pData(2),
      I3 => vid_pData(3),
      I4 => vid_pData(1),
      I5 => \hdmi/DataEncoders[1].DataEncoder/n1d_1[1]_i_3_n_0\,
      O => \hdmi/DataEncoders[1].DataEncoder/n1d_1[1]_i_2_n_0\
    );
\hdmi/DataEncoders[1].DataEncoder/n1d_1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"171717E817E8E8E8"
    )
        port map (
      I0 => vid_pData(6),
      I1 => vid_pData(5),
      I2 => vid_pData(4),
      I3 => vid_pData(3),
      I4 => vid_pData(2),
      I5 => vid_pData(1),
      O => \hdmi/DataEncoders[1].DataEncoder/n1d_1[1]_i_3_n_0\
    );
\hdmi/DataEncoders[1].DataEncoder/n1d_1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFEFEEAEAA8A880"
    )
        port map (
      I0 => \hdmi/DataEncoders[1].DataEncoder/n1d_1[3]_i_3_n_0\,
      I1 => \hdmi/DataEncoders[1].DataEncoder/n1d_1[3]_i_4_n_0\,
      I2 => vid_pData(4),
      I3 => vid_pData(5),
      I4 => vid_pData(6),
      I5 => \hdmi/DataEncoders[1].DataEncoder/n1d_1[3]_i_2_n_0\,
      O => \hdmi/DataEncoders[1].DataEncoder/sum_bits\(2)
    );
\hdmi/DataEncoders[1].DataEncoder/n1d_1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \hdmi/DataEncoders[1].DataEncoder/n1d_1[3]_i_2_n_0\,
      I1 => vid_pData(4),
      I2 => vid_pData(5),
      I3 => vid_pData(6),
      I4 => \hdmi/DataEncoders[1].DataEncoder/n1d_1[3]_i_3_n_0\,
      I5 => \hdmi/DataEncoders[1].DataEncoder/n1d_1[3]_i_4_n_0\,
      O => \hdmi/DataEncoders[1].DataEncoder/sum_bits\(3)
    );
\hdmi/DataEncoders[1].DataEncoder/n1d_1[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => vid_pData(1),
      I1 => vid_pData(2),
      I2 => vid_pData(3),
      O => \hdmi/DataEncoders[1].DataEncoder/n1d_1[3]_i_2_n_0\
    );
\hdmi/DataEncoders[1].DataEncoder/n1d_1[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => vid_pData(1),
      I1 => vid_pData(3),
      I2 => vid_pData(2),
      I3 => vid_pData(7),
      I4 => vid_pData(0),
      O => \hdmi/DataEncoders[1].DataEncoder/n1d_1[3]_i_3_n_0\
    );
\hdmi/DataEncoders[1].DataEncoder/n1d_1[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => vid_pData(1),
      I1 => vid_pData(3),
      I2 => vid_pData(2),
      I3 => vid_pData(7),
      I4 => vid_pData(0),
      O => \hdmi/DataEncoders[1].DataEncoder/n1d_1[3]_i_4_n_0\
    );
\hdmi/DataEncoders[1].DataEncoder/n1d_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \hdmi/DataEncoders[1].DataEncoder/sum_bits\(0),
      Q => \hdmi/DataEncoders[1].DataEncoder/n1d_1_reg_n_0_\(0),
      R => '0'
    );
\hdmi/DataEncoders[1].DataEncoder/n1d_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \hdmi/DataEncoders[1].DataEncoder/sum_bits\(1),
      Q => \hdmi/DataEncoders[1].DataEncoder/n1d_1_reg_n_0_\(1),
      R => '0'
    );
\hdmi/DataEncoders[1].DataEncoder/n1d_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \hdmi/DataEncoders[1].DataEncoder/sum_bits\(2),
      Q => \hdmi/DataEncoders[1].DataEncoder/n1d_1_reg_n_0_\(2),
      R => '0'
    );
\hdmi/DataEncoders[1].DataEncoder/n1d_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \hdmi/DataEncoders[1].DataEncoder/sum_bits\(3),
      Q => \hdmi/DataEncoders[1].DataEncoder/n1d_1_reg_n_0_\(3),
      R => '0'
    );
\hdmi/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \n1q_m_2[0]_i_1__0_n_0\,
      Q => \hdmi/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_\(0),
      R => '0'
    );
\hdmi/DataEncoders[1].DataEncoder/n1q_m_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \hdmi/DataEncoders[1].DataEncoder/n1q_m_1\(1),
      Q => \hdmi/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_\(1),
      R => '0'
    );
\hdmi/DataEncoders[1].DataEncoder/n1q_m_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \hdmi/DataEncoders[1].DataEncoder/n1q_m_1\(2),
      Q => \hdmi/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_\(2),
      R => '0'
    );
\hdmi/DataEncoders[1].DataEncoder/n1q_m_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \hdmi/DataEncoders[1].DataEncoder/n1q_m_1\(3),
      Q => \hdmi/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_\(3),
      R => '0'
    );
\hdmi/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \pDataOutRaw[0]_i_1__0_n_0\,
      Q => \hdmi/pDataOutRaw[1]\(0),
      R => \cnt_t_3[4]_i_1_n_0\
    );
\hdmi/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \pDataOutRaw[1]_i_1__0_n_0\,
      Q => \hdmi/pDataOutRaw[1]\(1),
      R => \cnt_t_3[4]_i_1_n_0\
    );
\hdmi/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \hdmi/DataEncoders[1].DataEncoder/q_out_2\(2),
      Q => \hdmi/pDataOutRaw[1]\(2),
      S => \cnt_t_3[4]_i_1_n_0\
    );
\hdmi/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \pDataOutRaw[3]_i_1__0_n_0\,
      Q => \hdmi/pDataOutRaw[1]\(3),
      R => \cnt_t_3[4]_i_1_n_0\
    );
\hdmi/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \hdmi/DataEncoders[1].DataEncoder/q_out_2\(4),
      Q => \hdmi/pDataOutRaw[1]\(4),
      S => \cnt_t_3[4]_i_1_n_0\
    );
\hdmi/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \pDataOutRaw[5]_i_1__0_n_0\,
      Q => \hdmi/pDataOutRaw[1]\(5),
      R => \cnt_t_3[4]_i_1_n_0\
    );
\hdmi/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \hdmi/DataEncoders[1].DataEncoder/q_out_2\(6),
      Q => \hdmi/pDataOutRaw[1]\(6),
      S => \cnt_t_3[4]_i_1_n_0\
    );
\hdmi/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \pDataOutRaw[7]_i_1__0_n_0\,
      Q => \hdmi/pDataOutRaw[1]\(7),
      R => \cnt_t_3[4]_i_1_n_0\
    );
\hdmi/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \hdmi/DataEncoders[1].DataEncoder/q_out_2\(8),
      Q => \hdmi/pDataOutRaw[1]\(8),
      S => \cnt_t_3[4]_i_1_n_0\
    );
\hdmi/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \pDataOutRaw[9]_i_1__0_n_0\,
      Q => \hdmi/pDataOutRaw[1]\(9),
      S => \cnt_t_3[4]_i_1_n_0\
    );
\hdmi/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => vid_pData(0),
      Q => \hdmi/DataEncoders[1].DataEncoder/pDataOut_1_reg_n_0_\(0),
      R => '0'
    );
\hdmi/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => vid_pData(1),
      Q => \hdmi/DataEncoders[1].DataEncoder/p_0_in\,
      R => '0'
    );
\hdmi/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => vid_pData(2),
      Q => \hdmi/DataEncoders[1].DataEncoder/p_0_in0_in\,
      R => '0'
    );
\hdmi/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => vid_pData(3),
      Q => \hdmi/DataEncoders[1].DataEncoder/p_0_in2_in\,
      R => '0'
    );
\hdmi/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => vid_pData(4),
      Q => \hdmi/DataEncoders[1].DataEncoder/p_0_in4_in\,
      R => '0'
    );
\hdmi/DataEncoders[1].DataEncoder/pDataOut_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => vid_pData(5),
      Q => \hdmi/DataEncoders[1].DataEncoder/p_0_in6_in\,
      R => '0'
    );
\hdmi/DataEncoders[1].DataEncoder/pDataOut_1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => vid_pData(6),
      Q => \hdmi/DataEncoders[1].DataEncoder/p_0_in8_in\,
      R => '0'
    );
\hdmi/DataEncoders[1].DataEncoder/pDataOut_1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => vid_pData(7),
      Q => \hdmi/DataEncoders[1].DataEncoder/p_0_in10_in\,
      R => '0'
    );
\hdmi/DataEncoders[1].DataEncoder/q_m_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \hdmi/DataEncoders[1].DataEncoder/pDataOut_1_reg_n_0_\(0),
      Q => \hdmi/DataEncoders[1].DataEncoder/q_m_2\(0),
      R => '0'
    );
\hdmi/DataEncoders[1].DataEncoder/q_m_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \q_m_2[1]_i_1__0_n_0\,
      Q => \hdmi/DataEncoders[1].DataEncoder/q_m_2\(1),
      R => '0'
    );
\hdmi/DataEncoders[1].DataEncoder/q_m_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \hdmi/DataEncoders[1].DataEncoder/p_0_in9_in\,
      Q => \hdmi/DataEncoders[1].DataEncoder/q_m_2\(2),
      R => '0'
    );
\hdmi/DataEncoders[1].DataEncoder/q_m_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \q_m_2[3]_i_1__0_n_0\,
      Q => \hdmi/DataEncoders[1].DataEncoder/q_m_2\(3),
      R => '0'
    );
\hdmi/DataEncoders[1].DataEncoder/q_m_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \hdmi/DataEncoders[1].DataEncoder/p_0_in7_in\,
      Q => \hdmi/DataEncoders[1].DataEncoder/q_m_2\(4),
      R => '0'
    );
\hdmi/DataEncoders[1].DataEncoder/q_m_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \q_m_2[5]_i_1__0_n_0\,
      Q => \hdmi/DataEncoders[1].DataEncoder/q_m_2\(5),
      R => '0'
    );
\hdmi/DataEncoders[1].DataEncoder/q_m_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \hdmi/DataEncoders[1].DataEncoder/p_0_in5_in\,
      Q => \hdmi/DataEncoders[1].DataEncoder/q_m_2\(6),
      R => '0'
    );
\hdmi/DataEncoders[1].DataEncoder/q_m_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \hdmi/DataEncoders[1].DataEncoder/p_1_in12_in\,
      Q => \hdmi/DataEncoders[1].DataEncoder/q_m_2\(7),
      R => '0'
    );
\hdmi/DataEncoders[1].DataEncoder/q_m_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \q_m_2[8]_i_1__0_n_0\,
      Q => \hdmi/DataEncoders[1].DataEncoder/q_m_2\(8),
      R => '0'
    );
\hdmi/DataEncoders[1].DataSerializer/OutputBuffer\: unisim.vcomponents.OBUFDS
     port map (
      I => \hdmi/DataEncoders[1].DataSerializer/sDataOut\,
      O => hdmi_TMDS_Data_p(1),
      OB => hdmi_TMDS_Data_n(1)
    );
\hdmi/DataEncoders[1].DataSerializer/SerializerMaster\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => clk_hdmi,
      CLKDIV => clk_display,
      D1 => \hdmi/pDataOutRaw[1]\(0),
      D2 => \hdmi/pDataOutRaw[1]\(1),
      D3 => \hdmi/pDataOutRaw[1]\(2),
      D4 => \hdmi/pDataOutRaw[1]\(3),
      D5 => \hdmi/pDataOutRaw[1]\(4),
      D6 => \hdmi/pDataOutRaw[1]\(5),
      D7 => \hdmi/pDataOutRaw[1]\(6),
      D8 => \hdmi/pDataOutRaw[1]\(7),
      OCE => '1',
      OFB => \NLW_hdmi/DataEncoders[1].DataSerializer/SerializerMaster_OFB_UNCONNECTED\,
      OQ => \hdmi/DataEncoders[1].DataSerializer/sDataOut\,
      RST => \hdmi/LockLostReset/SyncAsyncx/oSyncStages\(1),
      SHIFTIN1 => \hdmi/DataEncoders[1].DataSerializer/ocascade1\,
      SHIFTIN2 => \hdmi/DataEncoders[1].DataSerializer/ocascade2\,
      SHIFTOUT1 => \NLW_hdmi/DataEncoders[1].DataSerializer/SerializerMaster_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_hdmi/DataEncoders[1].DataSerializer/SerializerMaster_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => \NLW_hdmi/DataEncoders[1].DataSerializer/SerializerMaster_TBYTEOUT_UNCONNECTED\,
      TCE => '0',
      TFB => \NLW_hdmi/DataEncoders[1].DataSerializer/SerializerMaster_TFB_UNCONNECTED\,
      TQ => \NLW_hdmi/DataEncoders[1].DataSerializer/SerializerMaster_TQ_UNCONNECTED\
    );
\hdmi/DataEncoders[1].DataSerializer/SerializerSlave\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "SLAVE",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => clk_hdmi,
      CLKDIV => clk_display,
      D1 => '0',
      D2 => '0',
      D3 => \hdmi/pDataOutRaw[1]\(8),
      D4 => \hdmi/pDataOutRaw[1]\(9),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_hdmi/DataEncoders[1].DataSerializer/SerializerSlave_OFB_UNCONNECTED\,
      OQ => \NLW_hdmi/DataEncoders[1].DataSerializer/SerializerSlave_OQ_UNCONNECTED\,
      RST => \hdmi/LockLostReset/SyncAsyncx/oSyncStages\(1),
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \hdmi/DataEncoders[1].DataSerializer/ocascade1\,
      SHIFTOUT2 => \hdmi/DataEncoders[1].DataSerializer/ocascade2\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => \NLW_hdmi/DataEncoders[1].DataSerializer/SerializerSlave_TBYTEOUT_UNCONNECTED\,
      TCE => '0',
      TFB => \NLW_hdmi/DataEncoders[1].DataSerializer/SerializerSlave_TFB_UNCONNECTED\,
      TQ => \NLW_hdmi/DataEncoders[1].DataSerializer/SerializerSlave_TQ_UNCONNECTED\
    );
\hdmi/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \hdmi/DataEncoders[2].DataEncoder/cnt_t_2\(1),
      Q => \hdmi/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_\(1),
      R => \cnt_t_3[4]_i_1_n_0\
    );
\hdmi/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \hdmi/DataEncoders[2].DataEncoder/cnt_t_2\(2),
      Q => \hdmi/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_\(2),
      R => \cnt_t_3[4]_i_1_n_0\
    );
\hdmi/DataEncoders[2].DataEncoder/cnt_t_3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \hdmi/DataEncoders[2].DataEncoder/cnt_t_2\(3),
      Q => \hdmi/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_\(3),
      R => \cnt_t_3[4]_i_1_n_0\
    );
\hdmi/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \hdmi/DataEncoders[2].DataEncoder/cnt_t_2\(4),
      Q => \hdmi/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_\(4),
      R => \cnt_t_3[4]_i_1_n_0\
    );
\hdmi/DataEncoders[2].DataEncoder/n0q_m_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \n0q_m_2[1]_i_1__1_n_0\,
      Q => \hdmi/DataEncoders[2].DataEncoder/n0q_m_2\(1),
      R => '0'
    );
\hdmi/DataEncoders[2].DataEncoder/n0q_m_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \n0q_m_2[2]_i_1__1_n_0\,
      Q => \hdmi/DataEncoders[2].DataEncoder/n0q_m_2\(2),
      R => '0'
    );
\hdmi/DataEncoders[2].DataEncoder/n0q_m_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \n0q_m_2[3]_i_1__1_n_0\,
      Q => \hdmi/DataEncoders[2].DataEncoder/n0q_m_2\(3),
      R => '0'
    );
\hdmi/DataEncoders[2].DataEncoder/n1d_1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \hdmi/DataEncoders[2].DataEncoder/n1d_1[3]_i_4_n_0\,
      I1 => vid_pData(20),
      I2 => vid_pData(22),
      I3 => vid_pData(21),
      O => \hdmi/DataEncoders[2].DataEncoder/sum_bits\(0)
    );
\hdmi/DataEncoders[2].DataEncoder/n1d_1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7DD78228"
    )
        port map (
      I0 => \hdmi/DataEncoders[2].DataEncoder/n1d_1[3]_i_4_n_0\,
      I1 => vid_pData(20),
      I2 => vid_pData(22),
      I3 => vid_pData(21),
      I4 => \hdmi/DataEncoders[2].DataEncoder/n1d_1[1]_i_2_n_0\,
      O => \hdmi/DataEncoders[2].DataEncoder/sum_bits\(1)
    );
\hdmi/DataEncoders[2].DataEncoder/n1d_1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17717117E88E8EE8"
    )
        port map (
      I0 => vid_pData(16),
      I1 => vid_pData(23),
      I2 => vid_pData(18),
      I3 => vid_pData(19),
      I4 => vid_pData(17),
      I5 => \hdmi/DataEncoders[2].DataEncoder/n1d_1[1]_i_3_n_0\,
      O => \hdmi/DataEncoders[2].DataEncoder/n1d_1[1]_i_2_n_0\
    );
\hdmi/DataEncoders[2].DataEncoder/n1d_1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"171717E817E8E8E8"
    )
        port map (
      I0 => vid_pData(22),
      I1 => vid_pData(21),
      I2 => vid_pData(20),
      I3 => vid_pData(19),
      I4 => vid_pData(18),
      I5 => vid_pData(17),
      O => \hdmi/DataEncoders[2].DataEncoder/n1d_1[1]_i_3_n_0\
    );
\hdmi/DataEncoders[2].DataEncoder/n1d_1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFEFEEAEAA8A880"
    )
        port map (
      I0 => \hdmi/DataEncoders[2].DataEncoder/n1d_1[3]_i_3_n_0\,
      I1 => \hdmi/DataEncoders[2].DataEncoder/n1d_1[3]_i_4_n_0\,
      I2 => vid_pData(20),
      I3 => vid_pData(21),
      I4 => vid_pData(22),
      I5 => \hdmi/DataEncoders[2].DataEncoder/n1d_1[3]_i_2_n_0\,
      O => \hdmi/DataEncoders[2].DataEncoder/sum_bits\(2)
    );
\hdmi/DataEncoders[2].DataEncoder/n1d_1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \hdmi/DataEncoders[2].DataEncoder/n1d_1[3]_i_2_n_0\,
      I1 => vid_pData(20),
      I2 => vid_pData(21),
      I3 => vid_pData(22),
      I4 => \hdmi/DataEncoders[2].DataEncoder/n1d_1[3]_i_3_n_0\,
      I5 => \hdmi/DataEncoders[2].DataEncoder/n1d_1[3]_i_4_n_0\,
      O => \hdmi/DataEncoders[2].DataEncoder/sum_bits\(3)
    );
\hdmi/DataEncoders[2].DataEncoder/n1d_1[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => vid_pData(17),
      I1 => vid_pData(18),
      I2 => vid_pData(19),
      O => \hdmi/DataEncoders[2].DataEncoder/n1d_1[3]_i_2_n_0\
    );
\hdmi/DataEncoders[2].DataEncoder/n1d_1[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => vid_pData(17),
      I1 => vid_pData(19),
      I2 => vid_pData(18),
      I3 => vid_pData(23),
      I4 => vid_pData(16),
      O => \hdmi/DataEncoders[2].DataEncoder/n1d_1[3]_i_3_n_0\
    );
\hdmi/DataEncoders[2].DataEncoder/n1d_1[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => vid_pData(17),
      I1 => vid_pData(19),
      I2 => vid_pData(18),
      I3 => vid_pData(23),
      I4 => vid_pData(16),
      O => \hdmi/DataEncoders[2].DataEncoder/n1d_1[3]_i_4_n_0\
    );
\hdmi/DataEncoders[2].DataEncoder/n1d_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \hdmi/DataEncoders[2].DataEncoder/sum_bits\(0),
      Q => \hdmi/DataEncoders[2].DataEncoder/n1d_1_reg_n_0_\(0),
      R => '0'
    );
\hdmi/DataEncoders[2].DataEncoder/n1d_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \hdmi/DataEncoders[2].DataEncoder/sum_bits\(1),
      Q => \hdmi/DataEncoders[2].DataEncoder/n1d_1_reg_n_0_\(1),
      R => '0'
    );
\hdmi/DataEncoders[2].DataEncoder/n1d_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \hdmi/DataEncoders[2].DataEncoder/sum_bits\(2),
      Q => \hdmi/DataEncoders[2].DataEncoder/n1d_1_reg_n_0_\(2),
      R => '0'
    );
\hdmi/DataEncoders[2].DataEncoder/n1d_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \hdmi/DataEncoders[2].DataEncoder/sum_bits\(3),
      Q => \hdmi/DataEncoders[2].DataEncoder/n1d_1_reg_n_0_\(3),
      R => '0'
    );
\hdmi/DataEncoders[2].DataEncoder/n1q_m_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \n1q_m_2[0]_i_1__1_n_0\,
      Q => \hdmi/DataEncoders[2].DataEncoder/n1q_m_2_reg_n_0_\(0),
      R => '0'
    );
\hdmi/DataEncoders[2].DataEncoder/n1q_m_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \hdmi/DataEncoders[2].DataEncoder/n1q_m_1\(1),
      Q => \hdmi/DataEncoders[2].DataEncoder/n1q_m_2_reg_n_0_\(1),
      R => '0'
    );
\hdmi/DataEncoders[2].DataEncoder/n1q_m_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \hdmi/DataEncoders[2].DataEncoder/n1q_m_1\(2),
      Q => \hdmi/DataEncoders[2].DataEncoder/n1q_m_2_reg_n_0_\(2),
      R => '0'
    );
\hdmi/DataEncoders[2].DataEncoder/n1q_m_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \hdmi/DataEncoders[2].DataEncoder/n1q_m_1\(3),
      Q => \hdmi/DataEncoders[2].DataEncoder/n1q_m_2_reg_n_0_\(3),
      R => '0'
    );
\hdmi/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \pDataOutRaw[0]_i_1__1_n_0\,
      Q => \hdmi/pDataOutRaw[2]\(0),
      R => \cnt_t_3[4]_i_1_n_0\
    );
\hdmi/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \pDataOutRaw[1]_i_1__1_n_0\,
      Q => \hdmi/pDataOutRaw[2]\(1),
      R => \cnt_t_3[4]_i_1_n_0\
    );
\hdmi/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \hdmi/DataEncoders[2].DataEncoder/q_out_2\(2),
      Q => \hdmi/pDataOutRaw[2]\(2),
      S => \cnt_t_3[4]_i_1_n_0\
    );
\hdmi/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \pDataOutRaw[3]_i_1__1_n_0\,
      Q => \hdmi/pDataOutRaw[2]\(3),
      R => \cnt_t_3[4]_i_1_n_0\
    );
\hdmi/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \hdmi/DataEncoders[2].DataEncoder/q_out_2\(4),
      Q => \hdmi/pDataOutRaw[2]\(4),
      S => \cnt_t_3[4]_i_1_n_0\
    );
\hdmi/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \pDataOutRaw[5]_i_1__1_n_0\,
      Q => \hdmi/pDataOutRaw[2]\(5),
      R => \cnt_t_3[4]_i_1_n_0\
    );
\hdmi/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \hdmi/DataEncoders[2].DataEncoder/q_out_2\(6),
      Q => \hdmi/pDataOutRaw[2]\(6),
      S => \cnt_t_3[4]_i_1_n_0\
    );
\hdmi/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \pDataOutRaw[7]_i_1__1_n_0\,
      Q => \hdmi/pDataOutRaw[2]\(7),
      R => \cnt_t_3[4]_i_1_n_0\
    );
\hdmi/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \hdmi/DataEncoders[2].DataEncoder/q_out_2\(8),
      Q => \hdmi/pDataOutRaw[2]\(8),
      S => \cnt_t_3[4]_i_1_n_0\
    );
\hdmi/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \pDataOutRaw[9]_i_1__1_n_0\,
      Q => \hdmi/pDataOutRaw[2]\(9),
      S => \cnt_t_3[4]_i_1_n_0\
    );
\hdmi/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => vid_pData(16),
      Q => \hdmi/DataEncoders[2].DataEncoder/pDataOut_1_reg_n_0_\(0),
      R => '0'
    );
\hdmi/DataEncoders[2].DataEncoder/pDataOut_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => vid_pData(17),
      Q => \hdmi/DataEncoders[2].DataEncoder/p_0_in\,
      R => '0'
    );
\hdmi/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => vid_pData(18),
      Q => \hdmi/DataEncoders[2].DataEncoder/p_0_in0_in\,
      R => '0'
    );
\hdmi/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => vid_pData(19),
      Q => \hdmi/DataEncoders[2].DataEncoder/p_0_in2_in\,
      R => '0'
    );
\hdmi/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => vid_pData(20),
      Q => \hdmi/DataEncoders[2].DataEncoder/p_0_in4_in\,
      R => '0'
    );
\hdmi/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => vid_pData(21),
      Q => \hdmi/DataEncoders[2].DataEncoder/p_0_in6_in\,
      R => '0'
    );
\hdmi/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => vid_pData(22),
      Q => \hdmi/DataEncoders[2].DataEncoder/p_0_in8_in\,
      R => '0'
    );
\hdmi/DataEncoders[2].DataEncoder/pDataOut_1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => vid_pData(23),
      Q => \hdmi/DataEncoders[2].DataEncoder/p_0_in10_in\,
      R => '0'
    );
\hdmi/DataEncoders[2].DataEncoder/pVde_1_reg_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk_display,
      D => \vga_out[sync][active]\,
      Q => \hdmi/DataEncoders[2].DataEncoder/pVde_1_reg_srl3_n_0\
    );
\hdmi/DataEncoders[2].DataEncoder/pVde_2_reg__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \hdmi/DataEncoders[2].DataEncoder/pVde_1_reg_srl3_n_0\,
      Q => \hdmi/DataEncoders[2].DataEncoder/pVde_2\,
      R => '0'
    );
\hdmi/DataEncoders[2].DataEncoder/q_m_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \hdmi/DataEncoders[2].DataEncoder/pDataOut_1_reg_n_0_\(0),
      Q => \hdmi/DataEncoders[2].DataEncoder/q_m_2\(0),
      R => '0'
    );
\hdmi/DataEncoders[2].DataEncoder/q_m_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \q_m_2[1]_i_1__1_n_0\,
      Q => \hdmi/DataEncoders[2].DataEncoder/q_m_2\(1),
      R => '0'
    );
\hdmi/DataEncoders[2].DataEncoder/q_m_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \hdmi/DataEncoders[2].DataEncoder/p_0_in9_in\,
      Q => \hdmi/DataEncoders[2].DataEncoder/q_m_2\(2),
      R => '0'
    );
\hdmi/DataEncoders[2].DataEncoder/q_m_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \q_m_2[3]_i_1__1_n_0\,
      Q => \hdmi/DataEncoders[2].DataEncoder/q_m_2\(3),
      R => '0'
    );
\hdmi/DataEncoders[2].DataEncoder/q_m_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \hdmi/DataEncoders[2].DataEncoder/p_0_in7_in\,
      Q => \hdmi/DataEncoders[2].DataEncoder/q_m_2\(4),
      R => '0'
    );
\hdmi/DataEncoders[2].DataEncoder/q_m_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \q_m_2[5]_i_1__1_n_0\,
      Q => \hdmi/DataEncoders[2].DataEncoder/q_m_2\(5),
      R => '0'
    );
\hdmi/DataEncoders[2].DataEncoder/q_m_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \hdmi/DataEncoders[2].DataEncoder/p_0_in5_in\,
      Q => \hdmi/DataEncoders[2].DataEncoder/q_m_2\(6),
      R => '0'
    );
\hdmi/DataEncoders[2].DataEncoder/q_m_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \hdmi/DataEncoders[2].DataEncoder/p_1_in12_in\,
      Q => \hdmi/DataEncoders[2].DataEncoder/q_m_2\(7),
      R => '0'
    );
\hdmi/DataEncoders[2].DataEncoder/q_m_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \q_m_2[8]_i_1__1_n_0\,
      Q => \hdmi/DataEncoders[2].DataEncoder/q_m_2\(8),
      R => '0'
    );
\hdmi/DataEncoders[2].DataSerializer/OutputBuffer\: unisim.vcomponents.OBUFDS
     port map (
      I => \hdmi/DataEncoders[2].DataSerializer/sDataOut\,
      O => hdmi_TMDS_Data_p(2),
      OB => hdmi_TMDS_Data_n(2)
    );
\hdmi/DataEncoders[2].DataSerializer/SerializerMaster\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => clk_hdmi,
      CLKDIV => clk_display,
      D1 => \hdmi/pDataOutRaw[2]\(0),
      D2 => \hdmi/pDataOutRaw[2]\(1),
      D3 => \hdmi/pDataOutRaw[2]\(2),
      D4 => \hdmi/pDataOutRaw[2]\(3),
      D5 => \hdmi/pDataOutRaw[2]\(4),
      D6 => \hdmi/pDataOutRaw[2]\(5),
      D7 => \hdmi/pDataOutRaw[2]\(6),
      D8 => \hdmi/pDataOutRaw[2]\(7),
      OCE => '1',
      OFB => \NLW_hdmi/DataEncoders[2].DataSerializer/SerializerMaster_OFB_UNCONNECTED\,
      OQ => \hdmi/DataEncoders[2].DataSerializer/sDataOut\,
      RST => \hdmi/LockLostReset/SyncAsyncx/oSyncStages\(1),
      SHIFTIN1 => \hdmi/DataEncoders[2].DataSerializer/ocascade1\,
      SHIFTIN2 => \hdmi/DataEncoders[2].DataSerializer/ocascade2\,
      SHIFTOUT1 => \NLW_hdmi/DataEncoders[2].DataSerializer/SerializerMaster_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_hdmi/DataEncoders[2].DataSerializer/SerializerMaster_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => \NLW_hdmi/DataEncoders[2].DataSerializer/SerializerMaster_TBYTEOUT_UNCONNECTED\,
      TCE => '0',
      TFB => \NLW_hdmi/DataEncoders[2].DataSerializer/SerializerMaster_TFB_UNCONNECTED\,
      TQ => \NLW_hdmi/DataEncoders[2].DataSerializer/SerializerMaster_TQ_UNCONNECTED\
    );
\hdmi/DataEncoders[2].DataSerializer/SerializerSlave\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "SLAVE",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => clk_hdmi,
      CLKDIV => clk_display,
      D1 => '0',
      D2 => '0',
      D3 => \hdmi/pDataOutRaw[2]\(8),
      D4 => \hdmi/pDataOutRaw[2]\(9),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_hdmi/DataEncoders[2].DataSerializer/SerializerSlave_OFB_UNCONNECTED\,
      OQ => \NLW_hdmi/DataEncoders[2].DataSerializer/SerializerSlave_OQ_UNCONNECTED\,
      RST => \hdmi/LockLostReset/SyncAsyncx/oSyncStages\(1),
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \hdmi/DataEncoders[2].DataSerializer/ocascade1\,
      SHIFTOUT2 => \hdmi/DataEncoders[2].DataSerializer/ocascade2\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => \NLW_hdmi/DataEncoders[2].DataSerializer/SerializerSlave_TBYTEOUT_UNCONNECTED\,
      TCE => '0',
      TFB => \NLW_hdmi/DataEncoders[2].DataSerializer/SerializerSlave_TFB_UNCONNECTED\,
      TQ => \NLW_hdmi/DataEncoders[2].DataSerializer/SerializerSlave_TQ_UNCONNECTED\
    );
\hdmi/LockLostReset/SyncAsyncx/oSyncStages_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => '0',
      PRE => \hdmi/LockLostReset/aRst_int\,
      Q => \hdmi/LockLostReset/SyncAsyncx/oSyncStages\(0)
    );
\hdmi/LockLostReset/SyncAsyncx/oSyncStages_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \hdmi/LockLostReset/SyncAsyncx/oSyncStages\(0),
      PRE => \hdmi/LockLostReset/aRst_int\,
      Q => \hdmi/LockLostReset/SyncAsyncx/oSyncStages\(1)
    );
\header_parser_q[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \header_parser_q[29]_i_5_n_0\,
      I1 => \csi_q[data][0]_i_1_n_0\,
      O => \header_parser_q[0]_i_1_n_0\
    );
\header_parser_q[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in\(10),
      I1 => \header_parser_q[29]_i_5_n_0\,
      O => \header_parser_q[10]_i_1_n_0\
    );
\header_parser_q[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \header_parser_q[29]_i_5_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in\(11),
      O => \header_parser_q[11]_i_1_n_0\
    );
\header_parser_q[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in\(12),
      I1 => \header_parser_q[29]_i_5_n_0\,
      O => \header_parser_q[12]_i_1_n_0\
    );
\header_parser_q[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \header_parser_q[29]_i_5_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in\(13),
      O => \header_parser_q[13]_i_1_n_0\
    );
\header_parser_q[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in\(14),
      I1 => \header_parser_q[29]_i_5_n_0\,
      O => \header_parser_q[14]_i_1_n_0\
    );
\header_parser_q[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \header_parser_q[29]_i_5_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in\(15),
      O => \header_parser_q[15]_i_1_n_0\
    );
\header_parser_q[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in\(16),
      I1 => \header_parser_q[29]_i_5_n_0\,
      O => \header_parser_q[16]_i_1_n_0\
    );
\header_parser_q[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \header_parser_q[29]_i_5_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in\(17),
      O => \header_parser_q[17]_i_1_n_0\
    );
\header_parser_q[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in\(18),
      I1 => \header_parser_q[29]_i_5_n_0\,
      O => \header_parser_q[18]_i_1_n_0\
    );
\header_parser_q[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \header_parser_q[29]_i_5_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in\(19),
      O => \header_parser_q[19]_i_1_n_0\
    );
\header_parser_q[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \csi_q[data][1]_i_1_n_0\,
      I1 => \header_parser_q[29]_i_5_n_0\,
      O => \header_parser_q[1]_i_1_n_0\
    );
\header_parser_q[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in\(20),
      I1 => \header_parser_q[29]_i_5_n_0\,
      O => \header_parser_q[20]_i_1_n_0\
    );
\header_parser_q[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \header_parser_q[29]_i_5_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in\(21),
      O => \header_parser_q[21]_i_1_n_0\
    );
\header_parser_q[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in\(22),
      I1 => \header_parser_q[29]_i_5_n_0\,
      O => \header_parser_q[22]_i_1_n_0\
    );
\header_parser_q[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \header_parser_q[29]_i_5_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in\(23),
      O => \header_parser_q[23]_i_1_n_0\
    );
\header_parser_q[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in\(24),
      I1 => \header_parser_q[29]_i_5_n_0\,
      O => \header_parser_q[24]_i_1_n_0\
    );
\header_parser_q[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \header_parser_q[29]_i_5_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in\(25),
      O => \header_parser_q[25]_i_1_n_0\
    );
\header_parser_q[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in\(26),
      I1 => \header_parser_q[29]_i_5_n_0\,
      O => \header_parser_q[26]_i_1_n_0\
    );
\header_parser_q[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \header_parser_q[29]_i_5_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in\(27),
      O => \header_parser_q[27]_i_1_n_0\
    );
\header_parser_q[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in\(28),
      I1 => \header_parser_q[29]_i_5_n_0\,
      O => \header_parser_q[28]_i_1_n_0\
    );
\header_parser_q[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33FF33FF33FF2208"
    )
        port map (
      I0 => \header_parser_q[29]_i_3_n_0\,
      I1 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(3),
      I2 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(1),
      I3 => \header_parser_q[29]_i_4_n_0\,
      I4 => \csi_q[valid]_i_3_n_0\,
      I5 => \csi_q[valid]_i_2_n_0\,
      O => \header_parser_q[29]_i_1_n_0\
    );
\header_parser_q[29]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \header_parser_q[29]_i_5_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in\(29),
      O => \header_parser_q[29]_i_2_n_0\
    );
\header_parser_q[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000EEEFEEEF"
    )
        port map (
      I0 => \header_parser_q[29]_i_6_n_0\,
      I1 => \header_parser_q[29]_i_7_n_0\,
      I2 => \header_parser_q[29]_i_8_n_0\,
      I3 => \state_merger_q[0]_i_2_n_0\,
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[valid_n_0_]\,
      I5 => \header_parser_q[29]_i_9_n_0\,
      O => \header_parser_q[29]_i_3_n_0\
    );
\header_parser_q[29]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(2),
      I1 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(1),
      I2 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      O => \header_parser_q[29]_i_4_n_0\
    );
\header_parser_q[29]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC30EC30FF30EC30"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[valid_n_0_]\,
      I1 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(1),
      I2 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(3),
      I3 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(2),
      I4 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      I5 => \state_merger_q[0]_i_3_n_0\,
      O => \header_parser_q[29]_i_5_n_0\
    );
\header_parser_q[29]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F700"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_\(25),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_\(27),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_\(24),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_\(26),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_\(29),
      O => \header_parser_q[29]_i_6_n_0\
    );
\header_parser_q[29]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFEE"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_\(28),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_\(26),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_\(29),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_\(27),
      O => \header_parser_q[29]_i_7_n_0\
    );
\header_parser_q[29]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(3),
      I1 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(2),
      O => \header_parser_q[29]_i_8_n_0\
    );
\header_parser_q[29]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4657"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(2),
      I1 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(1),
      I2 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      I3 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(3),
      O => \header_parser_q[29]_i_9_n_0\
    );
\header_parser_q[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \header_parser_q[29]_i_5_n_0\,
      I1 => \csi_q[data][2]_i_1_n_0\,
      O => \header_parser_q[2]_i_1_n_0\
    );
\header_parser_q[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \csi_q[data][3]_i_1_n_0\,
      I1 => \header_parser_q[29]_i_5_n_0\,
      O => \header_parser_q[3]_i_1_n_0\
    );
\header_parser_q[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \header_parser_q[29]_i_5_n_0\,
      I1 => \csi_q[data][4]_i_1_n_0\,
      O => \header_parser_q[4]_i_1_n_0\
    );
\header_parser_q[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \csi_q[data][5]_i_1_n_0\,
      I1 => \header_parser_q[29]_i_5_n_0\,
      O => \header_parser_q[5]_i_1_n_0\
    );
\header_parser_q[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \header_parser_q[29]_i_5_n_0\,
      I1 => \csi_q[data][6]_i_1_n_0\,
      O => \header_parser_q[6]_i_1_n_0\
    );
\header_parser_q[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \csi_q[data][7]_i_1_n_0\,
      I1 => \header_parser_q[29]_i_5_n_0\,
      O => \header_parser_q[7]_i_1_n_0\
    );
\header_parser_q[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in\(8),
      I1 => \header_parser_q[29]_i_5_n_0\,
      O => \header_parser_q[8]_i_1_n_0\
    );
\header_parser_q[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \header_parser_q[29]_i_5_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in\(9),
      O => \header_parser_q[9]_i_1_n_0\
    );
\input_reg_q[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(8),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1\,
      O => \input_reg_q[0]_i_1_n_0\
    );
\input_reg_q[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(8),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1\,
      O => \input_reg_q[0]_i_1__0_n_0\
    );
\input_reg_q[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\(2),
      O => \input_reg_q[10]_i_1_n_0\
    );
\input_reg_q[10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\(2),
      O => \input_reg_q[10]_i_1__0_n_0\
    );
\input_reg_q[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\(3),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1\,
      O => \input_reg_q[11]_i_1_n_0\
    );
\input_reg_q[11]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\(3),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1\,
      O => \input_reg_q[11]_i_1__0_n_0\
    );
\input_reg_q[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\(4),
      O => \input_reg_q[12]_i_1_n_0\
    );
\input_reg_q[12]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\(4),
      O => \input_reg_q[12]_i_1__0_n_0\
    );
\input_reg_q[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\(5),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1\,
      O => \input_reg_q[13]_i_1_n_0\
    );
\input_reg_q[13]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\(5),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1\,
      O => \input_reg_q[13]_i_1__0_n_0\
    );
\input_reg_q[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\(6),
      O => \input_reg_q[14]_i_1_n_0\
    );
\input_reg_q[14]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\(6),
      O => \input_reg_q[14]_i_1__0_n_0\
    );
\input_reg_q[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\(7),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1\,
      O => \input_reg_q[15]_i_1_n_0\
    );
\input_reg_q[15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\(7),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1\,
      O => \input_reg_q[15]_i_1__0_n_0\
    );
\input_reg_q[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_lane_n_7\,
      O => \input_reg_q[16]_i_1_n_0\
    );
\input_reg_q[16]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_lane_n_7\,
      O => \input_reg_q[16]_i_1__0_n_0\
    );
\input_reg_q[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_lane_n_6\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1\,
      O => \input_reg_q[17]_i_1_n_0\
    );
\input_reg_q[17]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_lane_n_6\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1\,
      O => \input_reg_q[17]_i_1__0_n_0\
    );
\input_reg_q[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_lane_n_5\,
      O => \input_reg_q[18]_i_1_n_0\
    );
\input_reg_q[18]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_lane_n_5\,
      O => \input_reg_q[18]_i_1__0_n_0\
    );
\input_reg_q[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_lane_n_4\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1\,
      O => \input_reg_q[19]_i_1_n_0\
    );
\input_reg_q[19]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_lane_n_4\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1\,
      O => \input_reg_q[19]_i_1__0_n_0\
    );
\input_reg_q[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(9),
      O => \input_reg_q[1]_i_1_n_0\
    );
\input_reg_q[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_lane_n_3\,
      O => \input_reg_q[20]_i_1_n_0\
    );
\input_reg_q[20]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_lane_n_3\,
      O => \input_reg_q[20]_i_1__0_n_0\
    );
\input_reg_q[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_lane_n_2\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1\,
      O => \input_reg_q[21]_i_1_n_0\
    );
\input_reg_q[21]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_lane_n_2\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1\,
      O => \input_reg_q[21]_i_1__0_n_0\
    );
\input_reg_q[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_lane_n_1\,
      O => \input_reg_q[22]_i_1_n_0\
    );
\input_reg_q[22]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_lane_n_1\,
      O => \input_reg_q[22]_i_1__0_n_0\
    );
\input_reg_q[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1\,
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q\(0)
    );
\input_reg_q[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_\(2),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_\(1),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_\(0),
      O => \input_reg_q[23]_i_1__0_n_0\
    );
\input_reg_q[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_\(2),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_\(1),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_\(0),
      O => \input_reg_q[23]_i_2_n_0\
    );
\input_reg_q[23]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_lane_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1\,
      O => \input_reg_q[23]_i_2__0_n_0\
    );
\input_reg_q[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_lane_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1\,
      O => \input_reg_q[23]_i_3_n_0\
    );
\input_reg_q[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(10),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1\,
      O => \input_reg_q[2]_i_1_n_0\
    );
\input_reg_q[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(10),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1\,
      O => \input_reg_q[2]_i_1__0_n_0\
    );
\input_reg_q[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(11),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1\,
      O => \input_reg_q[3]_i_1_n_0\
    );
\input_reg_q[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(11),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1\,
      O => \input_reg_q[3]_i_1__0_n_0\
    );
\input_reg_q[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(12),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1\,
      O => \input_reg_q[4]_i_1_n_0\
    );
\input_reg_q[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(12),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1\,
      O => \input_reg_q[4]_i_1__0_n_0\
    );
\input_reg_q[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(13),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1\,
      O => \input_reg_q[5]_i_1_n_0\
    );
\input_reg_q[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(13),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1\,
      O => \input_reg_q[5]_i_1__0_n_0\
    );
\input_reg_q[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(14),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1\,
      O => \input_reg_q[6]_i_1_n_0\
    );
\input_reg_q[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(14),
      O => \input_reg_q[6]_i_1__0_n_0\
    );
\input_reg_q[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(15),
      O => \input_reg_q[7]_i_1_n_0\
    );
\input_reg_q[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(15),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1\,
      O => \input_reg_q[7]_i_1__0_n_0\
    );
\input_reg_q[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\(0),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1\,
      O => \input_reg_q[8]_i_1_n_0\
    );
\input_reg_q[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\(0),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1\,
      O => \input_reg_q[8]_i_1__0_n_0\
    );
\input_reg_q[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in\(1),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1\,
      O => \input_reg_q[9]_i_1_n_0\
    );
\input_reg_q[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in\(1),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1\,
      O => \input_reg_q[9]_i_1__0_n_0\
    );
\line_q0_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in\(16),
      O => \line_q0_carry__0_i_1_n_0\
    );
\line_q0_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in\(31),
      O => \line_q0_carry__0_i_2_n_0\
    );
\line_q0_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in\(30),
      O => \line_q0_carry__0_i_3_n_0\
    );
\line_q0_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in\(29),
      O => \line_q0_carry__0_i_4_n_0\
    );
\line_q0_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in\(20),
      O => \line_q0_carry__1_i_1_n_0\
    );
\line_q0_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in\(19),
      O => \line_q0_carry__1_i_2_n_0\
    );
\line_q0_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in\(18),
      O => \line_q0_carry__1_i_3_n_0\
    );
\line_q0_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in\(17),
      O => \line_q0_carry__1_i_4_n_0\
    );
\line_q0_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in\(23),
      O => \line_q0_carry__2_i_1_n_0\
    );
\line_q0_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in\(22),
      O => \line_q0_carry__2_i_2_n_0\
    );
\line_q0_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in\(21),
      O => \line_q0_carry__2_i_3_n_0\
    );
line_q0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in\(28),
      O => line_q0_carry_i_1_n_0
    );
line_q0_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in\(27),
      O => line_q0_carry_i_2_n_0
    );
line_q0_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in\(26),
      O => line_q0_carry_i_3_n_0
    );
line_q0_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in\(25),
      O => line_q0_carry_i_4_n_0
    );
\line_q[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in\(24),
      O => \line_q[0]_i_1_n_0\
    );
\line_q[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \state_merger_q[0]_i_2_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_\(25),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_\(26),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_\(29),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_\(28),
      I5 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_\(27),
      O => \line_q[15]_i_1_n_0\
    );
\lum_out_q[data][1]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q\(2),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out\(2),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q\(2),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/red_q\(2),
      O => \lum_out_q[data][1]_i_10_n_0\
    );
\lum_out_q[data][1]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q\(3),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out\(3),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q\(3),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/red_q\(3),
      O => \lum_out_q[data][1]_i_11_n_0\
    );
\lum_out_q[data][1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q\(1),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q\(1),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out\(1),
      I3 => \lum_out_q[data][1]_i_9_n_0\,
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/red_q\(2),
      O => \lum_out_q[data][1]_i_2_n_0\
    );
\lum_out_q[data][1]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q\(2),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out\(2),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q\(2),
      O => \lum_out_q[data][1]_i_9_n_0\
    );
\lum_out_q[data][5]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q\(6),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out\(6),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q\(6),
      O => \lum_out_q[data][5]_i_10_n_0\
    );
\lum_out_q[data][5]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q\(5),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out\(5),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q\(5),
      O => \lum_out_q[data][5]_i_11_n_0\
    );
\lum_out_q[data][5]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q\(4),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out\(4),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q\(4),
      O => \lum_out_q[data][5]_i_12_n_0\
    );
\lum_out_q[data][5]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q\(3),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out\(3),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q\(3),
      O => \lum_out_q[data][5]_i_13_n_0\
    );
\lum_out_q[data][5]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q\(7),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out\(7),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q\(7),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/red_q\(7),
      O => \lum_out_q[data][5]_i_14_n_0\
    );
\lum_out_q[data][5]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q\(6),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out\(6),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q\(6),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/red_q\(6),
      O => \lum_out_q[data][5]_i_15_n_0\
    );
\lum_out_q[data][5]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q\(5),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out\(5),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q\(5),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/red_q\(5),
      O => \lum_out_q[data][5]_i_16_n_0\
    );
\lum_out_q[data][5]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q\(4),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out\(4),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q\(4),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/red_q\(4),
      O => \lum_out_q[data][5]_i_17_n_0\
    );
\lum_out_q[data][5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q\(5),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q\(5),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out\(5),
      I3 => \lum_out_q[data][5]_i_10_n_0\,
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/red_q\(6),
      O => \lum_out_q[data][5]_i_2_n_0\
    );
\lum_out_q[data][5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q\(4),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q\(4),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out\(4),
      I3 => \lum_out_q[data][5]_i_11_n_0\,
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/red_q\(5),
      O => \lum_out_q[data][5]_i_3_n_0\
    );
\lum_out_q[data][5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q\(3),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q\(3),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out\(3),
      I3 => \lum_out_q[data][5]_i_12_n_0\,
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/red_q\(4),
      O => \lum_out_q[data][5]_i_4_n_0\
    );
\lum_out_q[data][5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q\(2),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q\(2),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out\(2),
      I3 => \lum_out_q[data][5]_i_13_n_0\,
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/red_q\(3),
      O => \lum_out_q[data][5]_i_5_n_0\
    );
\lum_out_q[data][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_rst\,
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/process_q\,
      O => \lum_out_q[data][7]_i_1_n_0\
    );
\lum_out_q[data][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q\(6),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q\(6),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out\(6),
      I3 => \lum_out_q[data][7]_i_5_n_0\,
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/red_q\(7),
      O => \lum_out_q[data][7]_i_3_n_0\
    );
\lum_out_q[data][7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q\(7),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out\(7),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q\(7),
      O => \lum_out_q[data][7]_i_5_n_0\
    );
\lum_out_q[data][7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q\(6),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out\(6),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q\(6),
      O => \lum_out_q[data][7]_i_6_n_0\
    );
\mem2p_76800_8_g.mem2p_76800_8_i_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => bypass,
      I1 => \proc_camera_mem_ctl[en]\,
      O => \MC_VGA/proc_camera_mem_ctl[en]\
    );
\mem2p_76800_8_g.mem2p_76800_8_i_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D8"
    )
        port map (
      I0 => bypass,
      I1 => \MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]__0\(9),
      I2 => \proc_camera_mem_ctl[addr]\(9),
      O => \MC_VGA/proc_camera_mem_ctl[addr]\(9)
    );
\mem2p_76800_8_g.mem2p_76800_8_i_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr_n_0_]\(9),
      I1 => bypass,
      I2 => \proc_display_mem_ctl[addr]\(9),
      O => \mem2p_76800_8_g.mem2p_76800_8_i_i_10__0_n_0\
    );
\mem2p_76800_8_g.mem2p_76800_8_i_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]__0\(8),
      I1 => bypass,
      I2 => \proc_camera_mem_ctl[addr]\(8),
      O => \MC_VGA/proc_camera_mem_ctl[addr]\(8)
    );
\mem2p_76800_8_g.mem2p_76800_8_i_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D8"
    )
        port map (
      I0 => bypass,
      I1 => \MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr_n_0_]\(8),
      I2 => \proc_display_mem_ctl[addr]\(8),
      O => \mem2p_76800_8_g.mem2p_76800_8_i_i_11__0_n_0\
    );
\mem2p_76800_8_g.mem2p_76800_8_i_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D8"
    )
        port map (
      I0 => bypass,
      I1 => \MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]__0\(7),
      I2 => \proc_camera_mem_ctl[addr]\(7),
      O => \MC_VGA/proc_camera_mem_ctl[addr]\(7)
    );
\mem2p_76800_8_g.mem2p_76800_8_i_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr_n_0_]\(7),
      I1 => bypass,
      I2 => \proc_display_mem_ctl[addr]\(7),
      O => \mem2p_76800_8_g.mem2p_76800_8_i_i_12__0_n_0\
    );
\mem2p_76800_8_g.mem2p_76800_8_i_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]__0\(6),
      I1 => bypass,
      I2 => \proc_camera_mem_ctl[addr]\(6),
      O => \MC_VGA/proc_camera_mem_ctl[addr]\(6)
    );
\mem2p_76800_8_g.mem2p_76800_8_i_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D8"
    )
        port map (
      I0 => bypass,
      I1 => \MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr_n_0_]\(6),
      I2 => \proc_display_mem_ctl[addr]\(6),
      O => \mem2p_76800_8_g.mem2p_76800_8_i_i_13__0_n_0\
    );
\mem2p_76800_8_g.mem2p_76800_8_i_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D8"
    )
        port map (
      I0 => bypass,
      I1 => \MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]__0\(5),
      I2 => \proc_camera_mem_ctl[addr]\(5),
      O => \MC_VGA/proc_camera_mem_ctl[addr]\(5)
    );
\mem2p_76800_8_g.mem2p_76800_8_i_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr_n_0_]\(5),
      I1 => bypass,
      I2 => \proc_display_mem_ctl[addr]\(5),
      O => \mem2p_76800_8_g.mem2p_76800_8_i_i_14__0_n_0\
    );
\mem2p_76800_8_g.mem2p_76800_8_i_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]__0\(4),
      I1 => bypass,
      I2 => \proc_camera_mem_ctl[addr]\(4),
      O => \MC_VGA/proc_camera_mem_ctl[addr]\(4)
    );
\mem2p_76800_8_g.mem2p_76800_8_i_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D8"
    )
        port map (
      I0 => bypass,
      I1 => \MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr_n_0_]\(4),
      I2 => \proc_display_mem_ctl[addr]\(4),
      O => \mem2p_76800_8_g.mem2p_76800_8_i_i_15__0_n_0\
    );
\mem2p_76800_8_g.mem2p_76800_8_i_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D8"
    )
        port map (
      I0 => bypass,
      I1 => \MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]__0\(3),
      I2 => \proc_camera_mem_ctl[addr]\(3),
      O => \MC_VGA/proc_camera_mem_ctl[addr]\(3)
    );
\mem2p_76800_8_g.mem2p_76800_8_i_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr_n_0_]\(3),
      I1 => bypass,
      I2 => \proc_display_mem_ctl[addr]\(3),
      O => \mem2p_76800_8_g.mem2p_76800_8_i_i_16__0_n_0\
    );
\mem2p_76800_8_g.mem2p_76800_8_i_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]__0\(2),
      I1 => bypass,
      I2 => \proc_camera_mem_ctl[addr]\(2),
      O => \MC_VGA/proc_camera_mem_ctl[addr]\(2)
    );
\mem2p_76800_8_g.mem2p_76800_8_i_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D8"
    )
        port map (
      I0 => bypass,
      I1 => \MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr_n_0_]\(2),
      I2 => \proc_display_mem_ctl[addr]\(2),
      O => \mem2p_76800_8_g.mem2p_76800_8_i_i_17__0_n_0\
    );
\mem2p_76800_8_g.mem2p_76800_8_i_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D8"
    )
        port map (
      I0 => bypass,
      I1 => \MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]__0\(1),
      I2 => \proc_camera_mem_ctl[addr]\(1),
      O => \MC_VGA/proc_camera_mem_ctl[addr]\(1)
    );
\mem2p_76800_8_g.mem2p_76800_8_i_i_18__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr_n_0_]\(1),
      I1 => bypass,
      I2 => \proc_display_mem_ctl[addr]\(1),
      O => \mem2p_76800_8_g.mem2p_76800_8_i_i_18__0_n_0\
    );
\mem2p_76800_8_g.mem2p_76800_8_i_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]__0\(0),
      I1 => bypass,
      I2 => \proc_camera_mem_ctl[addr]\(0),
      O => \MC_VGA/proc_camera_mem_ctl[addr]\(0)
    );
\mem2p_76800_8_g.mem2p_76800_8_i_i_19__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D8"
    )
        port map (
      I0 => bypass,
      I1 => \MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr_n_0_]\(0),
      I2 => \proc_display_mem_ctl[addr]\(0),
      O => \mem2p_76800_8_g.mem2p_76800_8_i_i_19__0_n_0\
    );
\mem2p_76800_8_g.mem2p_76800_8_i_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => bypass,
      I1 => \proc_display_mem_ctl[en]\,
      O => \mem2p_76800_8_g.mem2p_76800_8_i_i_1__0_n_0\
    );
\mem2p_76800_8_g.mem2p_76800_8_i_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => bypass,
      I1 => \proc_display_mem_ctl[we]\,
      O => \mem2p_76800_8_g.mem2p_76800_8_i_i_2_n_0\
    );
\mem2p_76800_8_g.mem2p_76800_8_i_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D8"
    )
        port map (
      I0 => bypass,
      I1 => \MC_VGA/sw_camera_mem_data_0\(7),
      I2 => proc_display_mem_data(7),
      O => \mem2p_76800_8_g.mem2p_76800_8_i_i_20_n_0\
    );
\mem2p_76800_8_g.mem2p_76800_8_i_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \MC_VGA/sw_camera_mem_data_0\(6),
      I1 => bypass,
      I2 => proc_display_mem_data(6),
      O => \mem2p_76800_8_g.mem2p_76800_8_i_i_21_n_0\
    );
\mem2p_76800_8_g.mem2p_76800_8_i_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D8"
    )
        port map (
      I0 => bypass,
      I1 => \MC_VGA/sw_camera_mem_data_0\(5),
      I2 => proc_display_mem_data(5),
      O => \mem2p_76800_8_g.mem2p_76800_8_i_i_22_n_0\
    );
\mem2p_76800_8_g.mem2p_76800_8_i_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \MC_VGA/sw_camera_mem_data_0\(4),
      I1 => bypass,
      I2 => proc_display_mem_data(4),
      O => \mem2p_76800_8_g.mem2p_76800_8_i_i_23_n_0\
    );
\mem2p_76800_8_g.mem2p_76800_8_i_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D8"
    )
        port map (
      I0 => bypass,
      I1 => \MC_VGA/sw_camera_mem_data_0\(3),
      I2 => proc_display_mem_data(3),
      O => \mem2p_76800_8_g.mem2p_76800_8_i_i_24_n_0\
    );
\mem2p_76800_8_g.mem2p_76800_8_i_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \MC_VGA/sw_camera_mem_data_0\(2),
      I1 => bypass,
      I2 => proc_display_mem_data(2),
      O => \mem2p_76800_8_g.mem2p_76800_8_i_i_25_n_0\
    );
\mem2p_76800_8_g.mem2p_76800_8_i_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D8"
    )
        port map (
      I0 => bypass,
      I1 => \MC_VGA/sw_camera_mem_data_0\(1),
      I2 => proc_display_mem_data(1),
      O => \mem2p_76800_8_g.mem2p_76800_8_i_i_26_n_0\
    );
\mem2p_76800_8_g.mem2p_76800_8_i_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \MC_VGA/sw_camera_mem_data_0\(0),
      I1 => bypass,
      I2 => proc_display_mem_data(0),
      O => \mem2p_76800_8_g.mem2p_76800_8_i_i_27_n_0\
    );
\mem2p_76800_8_g.mem2p_76800_8_i_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => bypass,
      I1 => \proc_camera_mem_ctl[we]\,
      O => \mem2p_76800_8_g.mem2p_76800_8_i_i_2__0_n_0\
    );
\mem2p_76800_8_g.mem2p_76800_8_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]__0\(16),
      I1 => bypass,
      I2 => \proc_camera_mem_ctl[addr]\(16),
      O => \MC_VGA/proc_camera_mem_ctl[addr]\(16)
    );
\mem2p_76800_8_g.mem2p_76800_8_i_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D8"
    )
        port map (
      I0 => bypass,
      I1 => \MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr_n_0_]\(16),
      I2 => \proc_display_mem_ctl[addr]\(16),
      O => \mem2p_76800_8_g.mem2p_76800_8_i_i_3__0_n_0\
    );
\mem2p_76800_8_g.mem2p_76800_8_i_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D8"
    )
        port map (
      I0 => bypass,
      I1 => \MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]__0\(15),
      I2 => \proc_camera_mem_ctl[addr]\(15),
      O => \MC_VGA/proc_camera_mem_ctl[addr]\(15)
    );
\mem2p_76800_8_g.mem2p_76800_8_i_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr_n_0_]\(15),
      I1 => bypass,
      I2 => \proc_display_mem_ctl[addr]\(15),
      O => \mem2p_76800_8_g.mem2p_76800_8_i_i_4__0_n_0\
    );
\mem2p_76800_8_g.mem2p_76800_8_i_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]__0\(14),
      I1 => bypass,
      I2 => \proc_camera_mem_ctl[addr]\(14),
      O => \MC_VGA/proc_camera_mem_ctl[addr]\(14)
    );
\mem2p_76800_8_g.mem2p_76800_8_i_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D8"
    )
        port map (
      I0 => bypass,
      I1 => \MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr_n_0_]\(14),
      I2 => \proc_display_mem_ctl[addr]\(14),
      O => \mem2p_76800_8_g.mem2p_76800_8_i_i_5__0_n_0\
    );
\mem2p_76800_8_g.mem2p_76800_8_i_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D8"
    )
        port map (
      I0 => bypass,
      I1 => \MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]__0\(13),
      I2 => \proc_camera_mem_ctl[addr]\(13),
      O => \MC_VGA/proc_camera_mem_ctl[addr]\(13)
    );
\mem2p_76800_8_g.mem2p_76800_8_i_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr_n_0_]\(13),
      I1 => bypass,
      I2 => \proc_display_mem_ctl[addr]\(13),
      O => \mem2p_76800_8_g.mem2p_76800_8_i_i_6__0_n_0\
    );
\mem2p_76800_8_g.mem2p_76800_8_i_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]__0\(12),
      I1 => bypass,
      I2 => \proc_camera_mem_ctl[addr]\(12),
      O => \MC_VGA/proc_camera_mem_ctl[addr]\(12)
    );
\mem2p_76800_8_g.mem2p_76800_8_i_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D8"
    )
        port map (
      I0 => bypass,
      I1 => \MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr_n_0_]\(12),
      I2 => \proc_display_mem_ctl[addr]\(12),
      O => \mem2p_76800_8_g.mem2p_76800_8_i_i_7__0_n_0\
    );
\mem2p_76800_8_g.mem2p_76800_8_i_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D8"
    )
        port map (
      I0 => bypass,
      I1 => \MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]__0\(11),
      I2 => \proc_camera_mem_ctl[addr]\(11),
      O => \MC_VGA/proc_camera_mem_ctl[addr]\(11)
    );
\mem2p_76800_8_g.mem2p_76800_8_i_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr_n_0_]\(11),
      I1 => bypass,
      I2 => \proc_display_mem_ctl[addr]\(11),
      O => \mem2p_76800_8_g.mem2p_76800_8_i_i_8__0_n_0\
    );
\mem2p_76800_8_g.mem2p_76800_8_i_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]__0\(10),
      I1 => bypass,
      I2 => \proc_camera_mem_ctl[addr]\(10),
      O => \MC_VGA/proc_camera_mem_ctl[addr]\(10)
    );
\mem2p_76800_8_g.mem2p_76800_8_i_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D8"
    )
        port map (
      I0 => bypass,
      I1 => \MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr_n_0_]\(10),
      I2 => \proc_display_mem_ctl[addr]\(10),
      O => \mem2p_76800_8_g.mem2p_76800_8_i_i_9__0_n_0\
    );
\minusOp[0]_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0]\(9),
      O => \minusOp[0]_carry__0_i_1_n_0\
    );
\minusOp[0]_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0]\(8),
      O => \minusOp[0]_carry__0_i_2_n_0\
    );
\minusOp[0]_carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0]\(6),
      O => \minusOp[0]_carry_i_1_n_0\
    );
\minusOp[0]_carry_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0]\(5),
      O => \minusOp[0]_carry_i_2_n_0\
    );
\minusOp[0]_carry_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0]\(4),
      O => \minusOp[0]_carry_i_3_n_0\
    );
\minusOp[1]_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1]\(8),
      O => \minusOp[1]_carry__0_i_1_n_0\
    );
\minusOp[1]_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1]\(7),
      O => \minusOp[1]_carry__0_i_2_n_0\
    );
\minusOp[1]_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1]\(6),
      O => \minusOp[1]_carry__0_i_3_n_0\
    );
\minusOp[1]_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1]\(9),
      O => \minusOp[1]_carry__1_i_1_n_0\
    );
\minusOp[1]_carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1]\(4),
      O => \minusOp[1]_carry_i_1_n_0\
    );
\minusOp[1]_carry_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1]\(3),
      O => \minusOp[1]_carry_i_2_n_0\
    );
\minusOp[1]_carry_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1]\(2),
      O => \minusOp[1]_carry_i_3_n_0\
    );
\minusOp[1]_carry_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1]\(1),
      O => \minusOp[1]_carry_i_4_n_0\
    );
\n0q_m_2[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \hdmi/DataEncoders[0].DataEncoder/n1q_m_1\(1),
      I1 => \n1q_m_2[0]_i_1_n_0\,
      O => \n0q_m_2[1]_i_1_n_0\
    );
\n0q_m_2[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \hdmi/DataEncoders[1].DataEncoder/n1q_m_1\(1),
      I1 => \n1q_m_2[0]_i_1__0_n_0\,
      O => \n0q_m_2[1]_i_1__0_n_0\
    );
\n0q_m_2[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \hdmi/DataEncoders[2].DataEncoder/n1q_m_1\(1),
      I1 => \n1q_m_2[0]_i_1__1_n_0\,
      O => \n0q_m_2[1]_i_1__1_n_0\
    );
\n0q_m_2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFF771F7711000"
    )
        port map (
      I0 => \n1q_m_2[3]_i_3_n_0\,
      I1 => \hdmi/DataEncoders[0].DataEncoder/pDataOut_1_reg_n_0_\(0),
      I2 => \n1q_m_2[3]_i_4_n_0\,
      I3 => \n1q_m_2[3]_i_2_n_0\,
      I4 => \n0q_m_2[2]_i_2_n_0\,
      I5 => \n0q_m_2[2]_i_3_n_0\,
      O => \n0q_m_2[2]_i_1_n_0\
    );
\n0q_m_2[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFF771F7711000"
    )
        port map (
      I0 => \n1q_m_2[3]_i_3__0_n_0\,
      I1 => \hdmi/DataEncoders[1].DataEncoder/pDataOut_1_reg_n_0_\(0),
      I2 => \n1q_m_2[3]_i_4__0_n_0\,
      I3 => \n1q_m_2[3]_i_2__0_n_0\,
      I4 => \n0q_m_2[2]_i_2__0_n_0\,
      I5 => \n0q_m_2[2]_i_3__0_n_0\,
      O => \n0q_m_2[2]_i_1__0_n_0\
    );
\n0q_m_2[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFF771F7711000"
    )
        port map (
      I0 => \n1q_m_2[3]_i_3__1_n_0\,
      I1 => \hdmi/DataEncoders[2].DataEncoder/pDataOut_1_reg_n_0_\(0),
      I2 => \n1q_m_2[3]_i_4__1_n_0\,
      I3 => \n1q_m_2[3]_i_2__1_n_0\,
      I4 => \n0q_m_2[2]_i_2__1_n_0\,
      I5 => \n0q_m_2[2]_i_3__1_n_0\,
      O => \n0q_m_2[2]_i_1__1_n_0\
    );
\n0q_m_2[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3963"
    )
        port map (
      I0 => \hdmi/DataEncoders[0].DataEncoder/p_0_in6_in\,
      I1 => \hdmi/DataEncoders[0].DataEncoder/p_0_in7_in\,
      I2 => \hdmi/DataEncoders[0].DataEncoder/p_0_in8_in\,
      I3 => \q_m_2[8]_i_1_n_0\,
      O => \n0q_m_2[2]_i_2_n_0\
    );
\n0q_m_2[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3963"
    )
        port map (
      I0 => \hdmi/DataEncoders[1].DataEncoder/p_0_in6_in\,
      I1 => \hdmi/DataEncoders[1].DataEncoder/p_0_in7_in\,
      I2 => \hdmi/DataEncoders[1].DataEncoder/p_0_in8_in\,
      I3 => \q_m_2[8]_i_1__0_n_0\,
      O => \n0q_m_2[2]_i_2__0_n_0\
    );
\n0q_m_2[2]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3963"
    )
        port map (
      I0 => \hdmi/DataEncoders[2].DataEncoder/p_0_in6_in\,
      I1 => \hdmi/DataEncoders[2].DataEncoder/p_0_in7_in\,
      I2 => \hdmi/DataEncoders[2].DataEncoder/p_0_in8_in\,
      I3 => \q_m_2[8]_i_1__1_n_0\,
      O => \n0q_m_2[2]_i_2__1_n_0\
    );
\n0q_m_2[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D22D4BB4"
    )
        port map (
      I0 => \hdmi/DataEncoders[0].DataEncoder/p_0_in0_in\,
      I1 => \q_m_2[8]_i_1_n_0\,
      I2 => \hdmi/DataEncoders[0].DataEncoder/p_0_in\,
      I3 => \hdmi/DataEncoders[0].DataEncoder/pDataOut_1_reg_n_0_\(0),
      I4 => \hdmi/DataEncoders[0].DataEncoder/p_0_in2_in\,
      O => \n0q_m_2[2]_i_3_n_0\
    );
\n0q_m_2[2]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D22D4BB4"
    )
        port map (
      I0 => \hdmi/DataEncoders[1].DataEncoder/p_0_in0_in\,
      I1 => \q_m_2[8]_i_1__0_n_0\,
      I2 => \hdmi/DataEncoders[1].DataEncoder/p_0_in\,
      I3 => \hdmi/DataEncoders[1].DataEncoder/pDataOut_1_reg_n_0_\(0),
      I4 => \hdmi/DataEncoders[1].DataEncoder/p_0_in2_in\,
      O => \n0q_m_2[2]_i_3__0_n_0\
    );
\n0q_m_2[2]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D22D4BB4"
    )
        port map (
      I0 => \hdmi/DataEncoders[2].DataEncoder/p_0_in0_in\,
      I1 => \q_m_2[8]_i_1__1_n_0\,
      I2 => \hdmi/DataEncoders[2].DataEncoder/p_0_in\,
      I3 => \hdmi/DataEncoders[2].DataEncoder/pDataOut_1_reg_n_0_\(0),
      I4 => \hdmi/DataEncoders[2].DataEncoder/p_0_in2_in\,
      O => \n0q_m_2[2]_i_3__1_n_0\
    );
\n0q_m_2[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \n0q_m_2[3]_i_2_n_0\,
      I1 => \n0q_m_2[3]_i_3_n_0\,
      O => \n0q_m_2[3]_i_1_n_0\
    );
\n0q_m_2[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \n0q_m_2[3]_i_2__0_n_0\,
      I1 => \n0q_m_2[3]_i_3__0_n_0\,
      O => \n0q_m_2[3]_i_1__0_n_0\
    );
\n0q_m_2[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \n0q_m_2[3]_i_2__1_n_0\,
      I1 => \n0q_m_2[3]_i_3__1_n_0\,
      O => \n0q_m_2[3]_i_1__1_n_0\
    );
\n0q_m_2[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \n1q_m_2[3]_i_6_n_0\,
      I1 => \n1q_m_2[2]_i_2_n_0\,
      O => \n0q_m_2[3]_i_2_n_0\
    );
\n0q_m_2[3]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \n1q_m_2[3]_i_6__0_n_0\,
      I1 => \n1q_m_2[2]_i_2__0_n_0\,
      O => \n0q_m_2[3]_i_2__0_n_0\
    );
\n0q_m_2[3]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \n1q_m_2[3]_i_6__1_n_0\,
      I1 => \n1q_m_2[2]_i_2__1_n_0\,
      O => \n0q_m_2[3]_i_2__1_n_0\
    );
\n0q_m_2[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \hdmi/DataEncoders[0].DataEncoder/n1q_m_1\(1),
      I1 => \n1q_m_2[0]_i_1_n_0\,
      O => \n0q_m_2[3]_i_3_n_0\
    );
\n0q_m_2[3]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \hdmi/DataEncoders[1].DataEncoder/n1q_m_1\(1),
      I1 => \n1q_m_2[0]_i_1__0_n_0\,
      O => \n0q_m_2[3]_i_3__0_n_0\
    );
\n0q_m_2[3]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \hdmi/DataEncoders[2].DataEncoder/n1q_m_1\(1),
      I1 => \n1q_m_2[0]_i_1__1_n_0\,
      O => \n0q_m_2[3]_i_3__1_n_0\
    );
\n1q_m_2[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \hdmi/DataEncoders[0].DataEncoder/p_0_in8_in\,
      I1 => \q_m_2[8]_i_1_n_0\,
      I2 => \hdmi/DataEncoders[0].DataEncoder/p_0_in7_in\,
      I3 => \n1q_m_2[0]_i_2_n_0\,
      O => \n1q_m_2[0]_i_1_n_0\
    );
\n1q_m_2[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \hdmi/DataEncoders[1].DataEncoder/p_0_in8_in\,
      I1 => \q_m_2[8]_i_1__0_n_0\,
      I2 => \hdmi/DataEncoders[1].DataEncoder/p_0_in7_in\,
      I3 => \n1q_m_2[0]_i_2__0_n_0\,
      O => \n1q_m_2[0]_i_1__0_n_0\
    );
\n1q_m_2[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \hdmi/DataEncoders[2].DataEncoder/p_0_in8_in\,
      I1 => \q_m_2[8]_i_1__1_n_0\,
      I2 => \hdmi/DataEncoders[2].DataEncoder/p_0_in7_in\,
      I3 => \n1q_m_2[0]_i_2__1_n_0\,
      O => \n1q_m_2[0]_i_1__1_n_0\
    );
\n1q_m_2[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \n1q_m_2[3]_i_4_n_0\,
      I1 => \hdmi/DataEncoders[0].DataEncoder/p_0_in2_in\,
      I2 => \hdmi/DataEncoders[0].DataEncoder/p_0_in\,
      O => \n1q_m_2[0]_i_2_n_0\
    );
\n1q_m_2[0]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \n1q_m_2[3]_i_4__0_n_0\,
      I1 => \hdmi/DataEncoders[1].DataEncoder/p_0_in2_in\,
      I2 => \hdmi/DataEncoders[1].DataEncoder/p_0_in\,
      O => \n1q_m_2[0]_i_2__0_n_0\
    );
\n1q_m_2[0]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \n1q_m_2[3]_i_4__1_n_0\,
      I1 => \hdmi/DataEncoders[2].DataEncoder/p_0_in2_in\,
      I2 => \hdmi/DataEncoders[2].DataEncoder/p_0_in\,
      O => \n1q_m_2[0]_i_2__1_n_0\
    );
\n1q_m_2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3AA3C55CC55C3AA3"
    )
        port map (
      I0 => \n1q_m_2[3]_i_4_n_0\,
      I1 => \hdmi/DataEncoders[0].DataEncoder/pDataOut_1_reg_n_0_\(0),
      I2 => \hdmi/DataEncoders[0].DataEncoder/p_0_in2_in\,
      I3 => \hdmi/DataEncoders[0].DataEncoder/p_0_in\,
      I4 => \n1q_m_2[3]_i_5_n_0\,
      I5 => \n1q_m_2[1]_i_2_n_0\,
      O => \hdmi/DataEncoders[0].DataEncoder/n1q_m_1\(1)
    );
\n1q_m_2[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3AA3C55CC55C3AA3"
    )
        port map (
      I0 => \n1q_m_2[3]_i_4__0_n_0\,
      I1 => \hdmi/DataEncoders[1].DataEncoder/pDataOut_1_reg_n_0_\(0),
      I2 => \hdmi/DataEncoders[1].DataEncoder/p_0_in2_in\,
      I3 => \hdmi/DataEncoders[1].DataEncoder/p_0_in\,
      I4 => \n1q_m_2[3]_i_5__0_n_0\,
      I5 => \n1q_m_2[1]_i_2__0_n_0\,
      O => \hdmi/DataEncoders[1].DataEncoder/n1q_m_1\(1)
    );
\n1q_m_2[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3AA3C55CC55C3AA3"
    )
        port map (
      I0 => \n1q_m_2[3]_i_4__1_n_0\,
      I1 => \hdmi/DataEncoders[2].DataEncoder/pDataOut_1_reg_n_0_\(0),
      I2 => \hdmi/DataEncoders[2].DataEncoder/p_0_in2_in\,
      I3 => \hdmi/DataEncoders[2].DataEncoder/p_0_in\,
      I4 => \n1q_m_2[3]_i_5__1_n_0\,
      I5 => \n1q_m_2[1]_i_2__1_n_0\,
      O => \hdmi/DataEncoders[2].DataEncoder/n1q_m_1\(1)
    );
\n1q_m_2[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"96FF"
    )
        port map (
      I0 => \hdmi/DataEncoders[0].DataEncoder/p_0_in8_in\,
      I1 => \q_m_2[8]_i_1_n_0\,
      I2 => \hdmi/DataEncoders[0].DataEncoder/p_0_in7_in\,
      I3 => \n1q_m_2[0]_i_2_n_0\,
      O => \n1q_m_2[1]_i_2_n_0\
    );
\n1q_m_2[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"96FF"
    )
        port map (
      I0 => \hdmi/DataEncoders[1].DataEncoder/p_0_in8_in\,
      I1 => \q_m_2[8]_i_1__0_n_0\,
      I2 => \hdmi/DataEncoders[1].DataEncoder/p_0_in7_in\,
      I3 => \n1q_m_2[0]_i_2__0_n_0\,
      O => \n1q_m_2[1]_i_2__0_n_0\
    );
\n1q_m_2[1]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"96FF"
    )
        port map (
      I0 => \hdmi/DataEncoders[2].DataEncoder/p_0_in8_in\,
      I1 => \q_m_2[8]_i_1__1_n_0\,
      I2 => \hdmi/DataEncoders[2].DataEncoder/p_0_in7_in\,
      I3 => \n1q_m_2[0]_i_2__1_n_0\,
      O => \n1q_m_2[1]_i_2__1_n_0\
    );
\n1q_m_2[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \n1q_m_2[3]_i_6_n_0\,
      I1 => \n1q_m_2[2]_i_2_n_0\,
      O => \hdmi/DataEncoders[0].DataEncoder/n1q_m_1\(2)
    );
\n1q_m_2[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \n1q_m_2[3]_i_6__0_n_0\,
      I1 => \n1q_m_2[2]_i_2__0_n_0\,
      O => \hdmi/DataEncoders[1].DataEncoder/n1q_m_1\(2)
    );
\n1q_m_2[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \n1q_m_2[3]_i_6__1_n_0\,
      I1 => \n1q_m_2[2]_i_2__1_n_0\,
      O => \hdmi/DataEncoders[2].DataEncoder/n1q_m_1\(2)
    );
\n1q_m_2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2B02FFBF"
    )
        port map (
      I0 => \n1q_m_2[3]_i_2_n_0\,
      I1 => \n1q_m_2[3]_i_3_n_0\,
      I2 => \hdmi/DataEncoders[0].DataEncoder/pDataOut_1_reg_n_0_\(0),
      I3 => \n1q_m_2[3]_i_4_n_0\,
      I4 => \n1q_m_2[3]_i_5_n_0\,
      O => \n1q_m_2[2]_i_2_n_0\
    );
\n1q_m_2[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2B02FFBF"
    )
        port map (
      I0 => \n1q_m_2[3]_i_2__0_n_0\,
      I1 => \n1q_m_2[3]_i_3__0_n_0\,
      I2 => \hdmi/DataEncoders[1].DataEncoder/pDataOut_1_reg_n_0_\(0),
      I3 => \n1q_m_2[3]_i_4__0_n_0\,
      I4 => \n1q_m_2[3]_i_5__0_n_0\,
      O => \n1q_m_2[2]_i_2__0_n_0\
    );
\n1q_m_2[2]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2B02FFBF"
    )
        port map (
      I0 => \n1q_m_2[3]_i_2__1_n_0\,
      I1 => \n1q_m_2[3]_i_3__1_n_0\,
      I2 => \hdmi/DataEncoders[2].DataEncoder/pDataOut_1_reg_n_0_\(0),
      I3 => \n1q_m_2[3]_i_4__1_n_0\,
      I4 => \n1q_m_2[3]_i_5__1_n_0\,
      O => \n1q_m_2[2]_i_2__1_n_0\
    );
\n1q_m_2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D4FD004000000000"
    )
        port map (
      I0 => \n1q_m_2[3]_i_2_n_0\,
      I1 => \n1q_m_2[3]_i_3_n_0\,
      I2 => \hdmi/DataEncoders[0].DataEncoder/pDataOut_1_reg_n_0_\(0),
      I3 => \n1q_m_2[3]_i_4_n_0\,
      I4 => \n1q_m_2[3]_i_5_n_0\,
      I5 => \n1q_m_2[3]_i_6_n_0\,
      O => \hdmi/DataEncoders[0].DataEncoder/n1q_m_1\(3)
    );
\n1q_m_2[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D4FD004000000000"
    )
        port map (
      I0 => \n1q_m_2[3]_i_2__0_n_0\,
      I1 => \n1q_m_2[3]_i_3__0_n_0\,
      I2 => \hdmi/DataEncoders[1].DataEncoder/pDataOut_1_reg_n_0_\(0),
      I3 => \n1q_m_2[3]_i_4__0_n_0\,
      I4 => \n1q_m_2[3]_i_5__0_n_0\,
      I5 => \n1q_m_2[3]_i_6__0_n_0\,
      O => \hdmi/DataEncoders[1].DataEncoder/n1q_m_1\(3)
    );
\n1q_m_2[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D4FD004000000000"
    )
        port map (
      I0 => \n1q_m_2[3]_i_2__1_n_0\,
      I1 => \n1q_m_2[3]_i_3__1_n_0\,
      I2 => \hdmi/DataEncoders[2].DataEncoder/pDataOut_1_reg_n_0_\(0),
      I3 => \n1q_m_2[3]_i_4__1_n_0\,
      I4 => \n1q_m_2[3]_i_5__1_n_0\,
      I5 => \n1q_m_2[3]_i_6__1_n_0\,
      O => \hdmi/DataEncoders[2].DataEncoder/n1q_m_1\(3)
    );
\n1q_m_2[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \hdmi/DataEncoders[0].DataEncoder/p_0_in7_in\,
      I1 => \q_m_2[8]_i_1_n_0\,
      I2 => \hdmi/DataEncoders[0].DataEncoder/p_0_in8_in\,
      O => \n1q_m_2[3]_i_2_n_0\
    );
\n1q_m_2[3]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \hdmi/DataEncoders[1].DataEncoder/p_0_in7_in\,
      I1 => \q_m_2[8]_i_1__0_n_0\,
      I2 => \hdmi/DataEncoders[1].DataEncoder/p_0_in8_in\,
      O => \n1q_m_2[3]_i_2__0_n_0\
    );
\n1q_m_2[3]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \hdmi/DataEncoders[2].DataEncoder/p_0_in7_in\,
      I1 => \q_m_2[8]_i_1__1_n_0\,
      I2 => \hdmi/DataEncoders[2].DataEncoder/p_0_in8_in\,
      O => \n1q_m_2[3]_i_2__1_n_0\
    );
\n1q_m_2[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \hdmi/DataEncoders[0].DataEncoder/p_0_in2_in\,
      I1 => \hdmi/DataEncoders[0].DataEncoder/p_0_in\,
      I2 => \hdmi/DataEncoders[0].DataEncoder/pDataOut_1_reg_n_0_\(0),
      O => \n1q_m_2[3]_i_3_n_0\
    );
\n1q_m_2[3]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \hdmi/DataEncoders[1].DataEncoder/p_0_in2_in\,
      I1 => \hdmi/DataEncoders[1].DataEncoder/p_0_in\,
      I2 => \hdmi/DataEncoders[1].DataEncoder/pDataOut_1_reg_n_0_\(0),
      O => \n1q_m_2[3]_i_3__0_n_0\
    );
\n1q_m_2[3]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \hdmi/DataEncoders[2].DataEncoder/p_0_in2_in\,
      I1 => \hdmi/DataEncoders[2].DataEncoder/p_0_in\,
      I2 => \hdmi/DataEncoders[2].DataEncoder/pDataOut_1_reg_n_0_\(0),
      O => \n1q_m_2[3]_i_3__1_n_0\
    );
\n1q_m_2[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \q_m_2[8]_i_1_n_0\,
      I1 => \hdmi/DataEncoders[0].DataEncoder/p_0_in7_in\,
      I2 => \hdmi/DataEncoders[0].DataEncoder/p_0_in6_in\,
      I3 => \hdmi/DataEncoders[0].DataEncoder/p_0_in8_in\,
      I4 => \hdmi/DataEncoders[0].DataEncoder/p_0_in10_in\,
      O => \n1q_m_2[3]_i_4_n_0\
    );
\n1q_m_2[3]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \q_m_2[8]_i_1__0_n_0\,
      I1 => \hdmi/DataEncoders[1].DataEncoder/p_0_in7_in\,
      I2 => \hdmi/DataEncoders[1].DataEncoder/p_0_in6_in\,
      I3 => \hdmi/DataEncoders[1].DataEncoder/p_0_in8_in\,
      I4 => \hdmi/DataEncoders[1].DataEncoder/p_0_in10_in\,
      O => \n1q_m_2[3]_i_4__0_n_0\
    );
\n1q_m_2[3]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \q_m_2[8]_i_1__1_n_0\,
      I1 => \hdmi/DataEncoders[2].DataEncoder/p_0_in7_in\,
      I2 => \hdmi/DataEncoders[2].DataEncoder/p_0_in6_in\,
      I3 => \hdmi/DataEncoders[2].DataEncoder/p_0_in8_in\,
      I4 => \hdmi/DataEncoders[2].DataEncoder/p_0_in10_in\,
      O => \n1q_m_2[3]_i_4__1_n_0\
    );
\n1q_m_2[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69C33C69963CC396"
    )
        port map (
      I0 => \hdmi/DataEncoders[0].DataEncoder/p_0_in2_in\,
      I1 => \hdmi/DataEncoders[0].DataEncoder/pDataOut_1_reg_n_0_\(0),
      I2 => \hdmi/DataEncoders[0].DataEncoder/p_0_in\,
      I3 => \q_m_2[8]_i_1_n_0\,
      I4 => \hdmi/DataEncoders[0].DataEncoder/p_0_in0_in\,
      I5 => \n0q_m_2[2]_i_2_n_0\,
      O => \n1q_m_2[3]_i_5_n_0\
    );
\n1q_m_2[3]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69C33C69963CC396"
    )
        port map (
      I0 => \hdmi/DataEncoders[1].DataEncoder/p_0_in2_in\,
      I1 => \hdmi/DataEncoders[1].DataEncoder/pDataOut_1_reg_n_0_\(0),
      I2 => \hdmi/DataEncoders[1].DataEncoder/p_0_in\,
      I3 => \q_m_2[8]_i_1__0_n_0\,
      I4 => \hdmi/DataEncoders[1].DataEncoder/p_0_in0_in\,
      I5 => \n0q_m_2[2]_i_2__0_n_0\,
      O => \n1q_m_2[3]_i_5__0_n_0\
    );
\n1q_m_2[3]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69C33C69963CC396"
    )
        port map (
      I0 => \hdmi/DataEncoders[2].DataEncoder/p_0_in2_in\,
      I1 => \hdmi/DataEncoders[2].DataEncoder/pDataOut_1_reg_n_0_\(0),
      I2 => \hdmi/DataEncoders[2].DataEncoder/p_0_in\,
      I3 => \q_m_2[8]_i_1__1_n_0\,
      I4 => \hdmi/DataEncoders[2].DataEncoder/p_0_in0_in\,
      I5 => \n0q_m_2[2]_i_2__1_n_0\,
      O => \n1q_m_2[3]_i_5__1_n_0\
    );
\n1q_m_2[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000069C33C69"
    )
        port map (
      I0 => \hdmi/DataEncoders[0].DataEncoder/p_0_in2_in\,
      I1 => \hdmi/DataEncoders[0].DataEncoder/pDataOut_1_reg_n_0_\(0),
      I2 => \hdmi/DataEncoders[0].DataEncoder/p_0_in\,
      I3 => \q_m_2[8]_i_1_n_0\,
      I4 => \hdmi/DataEncoders[0].DataEncoder/p_0_in0_in\,
      I5 => \n0q_m_2[2]_i_2_n_0\,
      O => \n1q_m_2[3]_i_6_n_0\
    );
\n1q_m_2[3]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000069C33C69"
    )
        port map (
      I0 => \hdmi/DataEncoders[1].DataEncoder/p_0_in2_in\,
      I1 => \hdmi/DataEncoders[1].DataEncoder/pDataOut_1_reg_n_0_\(0),
      I2 => \hdmi/DataEncoders[1].DataEncoder/p_0_in\,
      I3 => \q_m_2[8]_i_1__0_n_0\,
      I4 => \hdmi/DataEncoders[1].DataEncoder/p_0_in0_in\,
      I5 => \n0q_m_2[2]_i_2__0_n_0\,
      O => \n1q_m_2[3]_i_6__0_n_0\
    );
\n1q_m_2[3]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000069C33C69"
    )
        port map (
      I0 => \hdmi/DataEncoders[2].DataEncoder/p_0_in2_in\,
      I1 => \hdmi/DataEncoders[2].DataEncoder/pDataOut_1_reg_n_0_\(0),
      I2 => \hdmi/DataEncoders[2].DataEncoder/p_0_in\,
      I3 => \q_m_2[8]_i_1__1_n_0\,
      I4 => \hdmi/DataEncoders[2].DataEncoder/p_0_in0_in\,
      I5 => \n0q_m_2[2]_i_2__1_n_0\,
      O => \n1q_m_2[3]_i_6__1_n_0\
    );
\nb_clk_wait_q[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q\(0),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/nb_clk_wait_q\(0),
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/nb_clk_wait_d\(0)
    );
\nb_clk_wait_q[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/nb_clk_wait_q\(0),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q\(0),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/nb_clk_wait_q\(1),
      O => \nb_clk_wait_q[1]_i_1_n_0\
    );
\nb_clk_wait_q[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7800"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/nb_clk_wait_q\(1),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/nb_clk_wait_q\(0),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/nb_clk_wait_q\(2),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q\(0),
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/nb_clk_wait_d\(2)
    );
\nb_clk_wait_q[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F800000"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/nb_clk_wait_q\(1),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/nb_clk_wait_q\(0),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/nb_clk_wait_q\(2),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/nb_clk_wait_q\(3),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q\(0),
      O => \nb_clk_wait_q[3]_i_1_n_0\
    );
\nb_clk_wait_q[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q\(2),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q\(1),
      O => \nb_clk_wait_q[4]_i_1_n_0\
    );
\nb_clk_wait_q[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q\(0),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/nb_clk_wait_q\(3),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/nb_clk_wait_q\(2),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/nb_clk_wait_q\(0),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/nb_clk_wait_q\(1),
      I5 => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/nb_clk_wait_q\(4),
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/nb_clk_wait_d\(4)
    );
\no_init_proc.ram_reg_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0]\(9),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][c_n_0_][0]\(9),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ctl[we]\,
      O => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ctl[addr]\(9)
    );
\no_init_proc.ram_reg_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/process_d\,
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][c_n_0_][0]\(0),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ctl[we]\,
      O => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ctl[addr]\(0)
    );
\no_init_proc.ram_reg_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080C080000000000"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][y_even]__0\,
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][valid]__0\,
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][image_start]__0\,
      I5 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data_n_0_]\(7),
      O => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/din\(7)
    );
\no_init_proc.ram_reg_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080C080000000000"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][y_even]__0\,
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][valid]__0\,
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][image_start]__0\,
      I5 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data_n_0_]\(6),
      O => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/din\(6)
    );
\no_init_proc.ram_reg_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080C080000000000"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][y_even]__0\,
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][valid]__0\,
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][image_start]__0\,
      I5 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data_n_0_]\(5),
      O => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/din\(5)
    );
\no_init_proc.ram_reg_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080C080000000000"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][y_even]__0\,
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][valid]__0\,
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][image_start]__0\,
      I5 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data_n_0_]\(4),
      O => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/din\(4)
    );
\no_init_proc.ram_reg_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080C080000000000"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][y_even]__0\,
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][valid]__0\,
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][image_start]__0\,
      I5 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data_n_0_]\(3),
      O => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/din\(3)
    );
\no_init_proc.ram_reg_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080C080000000000"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][y_even]__0\,
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][valid]__0\,
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][image_start]__0\,
      I5 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data_n_0_]\(2),
      O => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/din\(2)
    );
\no_init_proc.ram_reg_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080C080000000000"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][y_even]__0\,
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][valid]__0\,
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][image_start]__0\,
      I5 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data_n_0_]\(1),
      O => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/din\(1)
    );
\no_init_proc.ram_reg_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080C080000000000"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][y_even]__0\,
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][valid]__0\,
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][image_start]__0\,
      I5 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data_n_0_]\(0),
      O => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/din\(0)
    );
\no_init_proc.ram_reg_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E000200"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][image_start]__0\,
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][valid]__0\,
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][y_even]__0\,
      O => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ctl[we]\
    );
\no_init_proc.ram_reg_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0]\(8),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][c_n_0_][0]\(8),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ctl[we]\,
      O => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ctl[addr]\(8)
    );
\no_init_proc.ram_reg_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0]\(7),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][c_n_0_][0]\(7),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ctl[we]\,
      O => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ctl[addr]\(7)
    );
\no_init_proc.ram_reg_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0]\(6),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][c_n_0_][0]\(6),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ctl[we]\,
      O => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ctl[addr]\(6)
    );
\no_init_proc.ram_reg_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0]\(5),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][c_n_0_][0]\(5),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ctl[we]\,
      O => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ctl[addr]\(5)
    );
\no_init_proc.ram_reg_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0]\(4),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][c_n_0_][0]\(4),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ctl[we]\,
      O => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ctl[addr]\(4)
    );
\no_init_proc.ram_reg_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0]\(3),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][c_n_0_][0]\(3),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ctl[we]\,
      O => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ctl[addr]\(3)
    );
\no_init_proc.ram_reg_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0]\(2),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][c_n_0_][0]\(2),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ctl[we]\,
      O => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ctl[addr]\(2)
    );
\no_init_proc.ram_reg_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0]\(1),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][c_n_0_][0]\(1),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ctl[we]\,
      O => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ctl[addr]\(1)
    );
\ok0_carry__0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sync_c_q_reg[1][8]_i_2_n_0\,
      CO(3 downto 1) => \NLW_ok0_carry__0_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[1]\(10),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_ok0_carry__0_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \ok0_carry__0_i_1_n_6\,
      O(0) => \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[1]\(9),
      S(3 downto 1) => B"001",
      S(0) => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1]\(9)
    );
\ok0_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1]\(18),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1]\(19),
      O => \ok0_carry__0_i_1__0_n_0\
    );
\ok0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1]\(16),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1]\(17),
      O => \ok0_carry__0_i_2_n_0\
    );
\ok0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1]\(14),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1]\(15),
      O => \ok0_carry__0_i_3_n_0\
    );
\ok0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1]\(12),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1]\(13),
      O => \ok0_carry__0_i_4_n_0\
    );
\ok0_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1]\(26),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1]\(27),
      O => \ok0_carry__1_i_1_n_0\
    );
\ok0_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1]\(24),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1]\(25),
      O => \ok0_carry__1_i_2_n_0\
    );
\ok0_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1]\(22),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1]\(23),
      O => \ok0_carry__1_i_3_n_0\
    );
\ok0_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1]\(20),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1]\(21),
      O => \ok0_carry__1_i_4_n_0\
    );
\ok0_carry__2_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pix_q_reg[1][28]_i_2_n_0\,
      CO(3) => \NLW_ok0_carry__2_i_1_CO_UNCONNECTED\(3),
      CO(2) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1]\(31),
      CO(1) => \NLW_ok0_carry__2_i_1_CO_UNCONNECTED\(1),
      CO(0) => \ok0_carry__2_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_ok0_carry__2_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1]\(30 downto 29),
      S(3 downto 2) => B"01",
      S(1 downto 0) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1]\(30 downto 29)
    );
\ok0_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1]\(30),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1]\(31),
      O => \ok0_carry__2_i_2_n_0\
    );
\ok0_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1]\(28),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1]\(29),
      O => \ok0_carry__2_i_3_n_0\
    );
ok0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[1]\(9),
      O => ok0_carry_i_1_n_0
    );
\ok0_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1]\(6),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1]\(7),
      O => \ok0_carry_i_1__0_n_0\
    );
ok0_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1]\(4),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1]\(5),
      O => ok0_carry_i_2_n_0
    );
\ok0_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[1]\(2),
      I1 => \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[1]\(3),
      O => \ok0_carry_i_2__0_n_0\
    );
ok0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1]\(10),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1]\(11),
      O => ok0_carry_i_3_n_0
    );
\ok0_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[1]\(9),
      I1 => \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[1]\(8),
      O => \ok0_carry_i_3__0_n_0\
    );
ok0_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1]\(8),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1]\(9),
      O => ok0_carry_i_4_n_0
    );
\ok0_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[1]\(6),
      I1 => \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[1]\(7),
      O => \ok0_carry_i_4__0_n_0\
    );
ok0_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1]\(6),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1]\(7),
      O => ok0_carry_i_5_n_0
    );
\ok0_carry_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[1]\(4),
      I1 => \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[1]\(5),
      O => \ok0_carry_i_5__0_n_0\
    );
ok0_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1]\(4),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1]\(5),
      O => ok0_carry_i_6_n_0
    );
\ok0_carry_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[1]\(2),
      I1 => \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[1]\(3),
      O => \ok0_carry_i_6__0_n_0\
    );
\ok1_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(20),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(21),
      O => \ok1_carry__0_i_1_n_0\
    );
\ok1_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(18),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(19),
      O => \ok1_carry__0_i_2_n_0\
    );
\ok1_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(16),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(17),
      O => \ok1_carry__0_i_3_n_0\
    );
\ok1_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(14),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(15),
      O => \ok1_carry__0_i_4_n_0\
    );
\ok1_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(28),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(29),
      O => \ok1_carry__1_i_1_n_0\
    );
\ok1_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(26),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(27),
      O => \ok1_carry__1_i_2_n_0\
    );
\ok1_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(24),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(25),
      O => \ok1_carry__1_i_3_n_0\
    );
\ok1_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(22),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(23),
      O => \ok1_carry__1_i_4_n_0\
    );
\ok1_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(30),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(31),
      O => \ok1_carry__2_i_1_n_0\
    );
ok1_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(8),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(9),
      O => ok1_carry_i_1_n_0
    );
\ok1_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0]\(8),
      I1 => \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0]\(9),
      O => \ok1_carry_i_1__0_n_0\
    );
ok1_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0]\(5),
      O => ok1_carry_i_2_n_0
    );
\ok1_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(6),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(7),
      O => \ok1_carry_i_2__0_n_0\
    );
ok1_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0]\(8),
      I1 => \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0]\(9),
      O => ok1_carry_i_3_n_0
    );
\ok1_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(12),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(13),
      O => \ok1_carry_i_3__0_n_0\
    );
ok1_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(10),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(11),
      O => ok1_carry_i_4_n_0
    );
\ok1_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0]\(6),
      I1 => \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0]\(7),
      O => \ok1_carry_i_4__0_n_0\
    );
ok1_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(8),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(9),
      O => ok1_carry_i_5_n_0
    );
\ok1_carry_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0]\(5),
      I1 => \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0]\(4),
      O => \ok1_carry_i_5__0_n_0\
    );
ok1_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(6),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(7),
      O => ok1_carry_i_6_n_0
    );
\pDataOutRaw[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444BBBBF0FFF0FF"
    )
        port map (
      I0 => \cnt_t_3[4]_i_3_n_0\,
      I1 => \cnt_t_3[2]_i_4_n_0\,
      I2 => \hdmi/DataEncoders[0].DataEncoder/pC0_2\,
      I3 => \hdmi/DataEncoders[0].DataEncoder/pC1_2\,
      I4 => \hdmi/DataEncoders[0].DataEncoder/q_m_2\(0),
      I5 => \hdmi/DataEncoders[2].DataEncoder/pVde_2\,
      O => \pDataOutRaw[0]_i_1_n_0\
    );
\pDataOutRaw[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => \pDataOutRaw[9]_i_2_n_0\,
      I1 => \hdmi/DataEncoders[1].DataEncoder/q_m_2\(0),
      I2 => \hdmi/DataEncoders[2].DataEncoder/pVde_2\,
      O => \pDataOutRaw[0]_i_1__0_n_0\
    );
\pDataOutRaw[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7D"
    )
        port map (
      I0 => \hdmi/DataEncoders[2].DataEncoder/pVde_2\,
      I1 => \pDataOutRaw[9]_i_2__0_n_0\,
      I2 => \hdmi/DataEncoders[2].DataEncoder/q_m_2\(0),
      O => \pDataOutRaw[0]_i_1__1_n_0\
    );
\pDataOutRaw[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444BBBBF0FFF0FF"
    )
        port map (
      I0 => \cnt_t_3[4]_i_3_n_0\,
      I1 => \cnt_t_3[2]_i_4_n_0\,
      I2 => \hdmi/DataEncoders[0].DataEncoder/pC0_2\,
      I3 => \hdmi/DataEncoders[0].DataEncoder/pC1_2\,
      I4 => \hdmi/DataEncoders[0].DataEncoder/q_m_2\(1),
      I5 => \hdmi/DataEncoders[2].DataEncoder/pVde_2\,
      O => \pDataOutRaw[1]_i_1_n_0\
    );
\pDataOutRaw[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7B"
    )
        port map (
      I0 => \pDataOutRaw[9]_i_2_n_0\,
      I1 => \hdmi/DataEncoders[2].DataEncoder/pVde_2\,
      I2 => \hdmi/DataEncoders[1].DataEncoder/q_m_2\(1),
      O => \pDataOutRaw[1]_i_1__0_n_0\
    );
\pDataOutRaw[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => \pDataOutRaw[9]_i_2__0_n_0\,
      I1 => \hdmi/DataEncoders[2].DataEncoder/q_m_2\(1),
      I2 => \hdmi/DataEncoders[2].DataEncoder/pVde_2\,
      O => \pDataOutRaw[1]_i_1__1_n_0\
    );
\pDataOutRaw[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FF04444"
    )
        port map (
      I0 => \hdmi/DataEncoders[0].DataEncoder/pC0_2\,
      I1 => \hdmi/DataEncoders[0].DataEncoder/pC1_2\,
      I2 => \pDataOutRaw[9]_i_3_n_0\,
      I3 => \hdmi/DataEncoders[0].DataEncoder/q_m_2\(2),
      I4 => \hdmi/DataEncoders[2].DataEncoder/pVde_2\,
      O => \hdmi/DataEncoders[0].DataEncoder/q_out_2\(2)
    );
\pDataOutRaw[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \hdmi/DataEncoders[2].DataEncoder/pVde_2\,
      I1 => \hdmi/DataEncoders[1].DataEncoder/q_m_2\(2),
      I2 => \pDataOutRaw[9]_i_2_n_0\,
      O => \hdmi/DataEncoders[1].DataEncoder/q_out_2\(2)
    );
\pDataOutRaw[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \hdmi/DataEncoders[2].DataEncoder/pVde_2\,
      I1 => \hdmi/DataEncoders[2].DataEncoder/q_m_2\(2),
      I2 => \pDataOutRaw[9]_i_2__0_n_0\,
      O => \hdmi/DataEncoders[2].DataEncoder/q_out_2\(2)
    );
\pDataOutRaw[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444BBBBF0FFF0FF"
    )
        port map (
      I0 => \cnt_t_3[4]_i_3_n_0\,
      I1 => \cnt_t_3[2]_i_4_n_0\,
      I2 => \hdmi/DataEncoders[0].DataEncoder/pC0_2\,
      I3 => \hdmi/DataEncoders[0].DataEncoder/pC1_2\,
      I4 => \hdmi/DataEncoders[0].DataEncoder/q_m_2\(3),
      I5 => \hdmi/DataEncoders[2].DataEncoder/pVde_2\,
      O => \pDataOutRaw[3]_i_1_n_0\
    );
\pDataOutRaw[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => \pDataOutRaw[9]_i_2_n_0\,
      I1 => \hdmi/DataEncoders[1].DataEncoder/q_m_2\(3),
      I2 => \hdmi/DataEncoders[2].DataEncoder/pVde_2\,
      O => \pDataOutRaw[3]_i_1__0_n_0\
    );
\pDataOutRaw[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7B"
    )
        port map (
      I0 => \pDataOutRaw[9]_i_2__0_n_0\,
      I1 => \hdmi/DataEncoders[2].DataEncoder/pVde_2\,
      I2 => \hdmi/DataEncoders[2].DataEncoder/q_m_2\(3),
      O => \pDataOutRaw[3]_i_1__1_n_0\
    );
\pDataOutRaw[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \hdmi/DataEncoders[2].DataEncoder/pVde_2\,
      I1 => \pDataOutRaw[9]_i_2_n_0\,
      I2 => \hdmi/DataEncoders[1].DataEncoder/q_m_2\(4),
      O => \hdmi/DataEncoders[1].DataEncoder/q_out_2\(4)
    );
\pDataOutRaw[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \hdmi/DataEncoders[2].DataEncoder/pVde_2\,
      I1 => \pDataOutRaw[9]_i_2__0_n_0\,
      I2 => \hdmi/DataEncoders[2].DataEncoder/q_m_2\(4),
      O => \hdmi/DataEncoders[2].DataEncoder/q_out_2\(4)
    );
\pDataOutRaw[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444BBBB0F000F00"
    )
        port map (
      I0 => \cnt_t_3[4]_i_3_n_0\,
      I1 => \cnt_t_3[2]_i_4_n_0\,
      I2 => \hdmi/DataEncoders[0].DataEncoder/pC0_2\,
      I3 => \hdmi/DataEncoders[0].DataEncoder/pC1_2\,
      I4 => \hdmi/DataEncoders[0].DataEncoder/q_m_2\(4),
      I5 => \hdmi/DataEncoders[2].DataEncoder/pVde_2\,
      O => \hdmi/DataEncoders[0].DataEncoder/q_out_2\(4)
    );
\pDataOutRaw[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444BBBBF0FFF0FF"
    )
        port map (
      I0 => \cnt_t_3[4]_i_3_n_0\,
      I1 => \cnt_t_3[2]_i_4_n_0\,
      I2 => \hdmi/DataEncoders[0].DataEncoder/pC0_2\,
      I3 => \hdmi/DataEncoders[0].DataEncoder/pC1_2\,
      I4 => \hdmi/DataEncoders[0].DataEncoder/q_m_2\(5),
      I5 => \hdmi/DataEncoders[2].DataEncoder/pVde_2\,
      O => \pDataOutRaw[5]_i_1_n_0\
    );
\pDataOutRaw[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7B"
    )
        port map (
      I0 => \pDataOutRaw[9]_i_2_n_0\,
      I1 => \hdmi/DataEncoders[2].DataEncoder/pVde_2\,
      I2 => \hdmi/DataEncoders[1].DataEncoder/q_m_2\(5),
      O => \pDataOutRaw[5]_i_1__0_n_0\
    );
\pDataOutRaw[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => \pDataOutRaw[9]_i_2__0_n_0\,
      I1 => \hdmi/DataEncoders[2].DataEncoder/q_m_2\(5),
      I2 => \hdmi/DataEncoders[2].DataEncoder/pVde_2\,
      O => \pDataOutRaw[5]_i_1__1_n_0\
    );
\pDataOutRaw[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444BBBB0F000F00"
    )
        port map (
      I0 => \cnt_t_3[4]_i_3_n_0\,
      I1 => \cnt_t_3[2]_i_4_n_0\,
      I2 => \hdmi/DataEncoders[0].DataEncoder/pC0_2\,
      I3 => \hdmi/DataEncoders[0].DataEncoder/pC1_2\,
      I4 => \hdmi/DataEncoders[0].DataEncoder/q_m_2\(6),
      I5 => \hdmi/DataEncoders[2].DataEncoder/pVde_2\,
      O => \hdmi/DataEncoders[0].DataEncoder/q_out_2\(6)
    );
\pDataOutRaw[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \hdmi/DataEncoders[2].DataEncoder/pVde_2\,
      I1 => \hdmi/DataEncoders[1].DataEncoder/q_m_2\(6),
      I2 => \pDataOutRaw[9]_i_2_n_0\,
      O => \hdmi/DataEncoders[1].DataEncoder/q_out_2\(6)
    );
\pDataOutRaw[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \hdmi/DataEncoders[2].DataEncoder/pVde_2\,
      I1 => \hdmi/DataEncoders[2].DataEncoder/q_m_2\(6),
      I2 => \pDataOutRaw[9]_i_2__0_n_0\,
      O => \hdmi/DataEncoders[2].DataEncoder/q_out_2\(6)
    );
\pDataOutRaw[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444BBBBF0FFF0FF"
    )
        port map (
      I0 => \cnt_t_3[4]_i_3_n_0\,
      I1 => \cnt_t_3[2]_i_4_n_0\,
      I2 => \hdmi/DataEncoders[0].DataEncoder/pC0_2\,
      I3 => \hdmi/DataEncoders[0].DataEncoder/pC1_2\,
      I4 => \hdmi/DataEncoders[0].DataEncoder/q_m_2\(7),
      I5 => \hdmi/DataEncoders[2].DataEncoder/pVde_2\,
      O => \pDataOutRaw[7]_i_1_n_0\
    );
\pDataOutRaw[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => \pDataOutRaw[9]_i_2_n_0\,
      I1 => \hdmi/DataEncoders[1].DataEncoder/q_m_2\(7),
      I2 => \hdmi/DataEncoders[2].DataEncoder/pVde_2\,
      O => \pDataOutRaw[7]_i_1__0_n_0\
    );
\pDataOutRaw[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7B"
    )
        port map (
      I0 => \pDataOutRaw[9]_i_2__0_n_0\,
      I1 => \hdmi/DataEncoders[2].DataEncoder/pVde_2\,
      I2 => \hdmi/DataEncoders[2].DataEncoder/q_m_2\(7),
      O => \pDataOutRaw[7]_i_1__1_n_0\
    );
\pDataOutRaw[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A3A0"
    )
        port map (
      I0 => \hdmi/DataEncoders[0].DataEncoder/q_m_2\(8),
      I1 => \hdmi/DataEncoders[0].DataEncoder/pC0_2\,
      I2 => \hdmi/DataEncoders[2].DataEncoder/pVde_2\,
      I3 => \hdmi/DataEncoders[0].DataEncoder/pC1_2\,
      O => \hdmi/DataEncoders[0].DataEncoder/q_out_2\(8)
    );
\pDataOutRaw[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \hdmi/DataEncoders[1].DataEncoder/q_m_2\(8),
      I1 => \hdmi/DataEncoders[2].DataEncoder/pVde_2\,
      O => \hdmi/DataEncoders[1].DataEncoder/q_out_2\(8)
    );
\pDataOutRaw[8]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \hdmi/DataEncoders[2].DataEncoder/pVde_2\,
      I1 => \hdmi/DataEncoders[2].DataEncoder/q_m_2\(8),
      O => \hdmi/DataEncoders[2].DataEncoder/q_out_2\(8)
    );
\pDataOutRaw[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \hdmi/DataEncoders[0].DataEncoder/pC1_2\,
      I1 => \hdmi/DataEncoders[2].DataEncoder/pVde_2\,
      I2 => \hdmi/DataEncoders[0].DataEncoder/pC0_2\,
      O => \pDataOutRaw[9]_i_1_n_0\
    );
\pDataOutRaw[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \hdmi/DataEncoders[2].DataEncoder/pVde_2\,
      I1 => \pDataOutRaw[9]_i_2_n_0\,
      O => \pDataOutRaw[9]_i_1__0_n_0\
    );
\pDataOutRaw[9]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \hdmi/DataEncoders[2].DataEncoder/pVde_2\,
      I1 => \pDataOutRaw[9]_i_2__0_n_0\,
      O => \pDataOutRaw[9]_i_1__1_n_0\
    );
\pDataOutRaw[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \cnt_t_3[4]_i_2_n_0\,
      I1 => \cnt_t_3[2]_i_4__0_n_0\,
      O => \pDataOutRaw[9]_i_2_n_0\
    );
\pDataOutRaw[9]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \cnt_t_3[4]_i_2__0_n_0\,
      I1 => \cnt_t_3[2]_i_4__1_n_0\,
      O => \pDataOutRaw[9]_i_2__0_n_0\
    );
\pDataOutRaw[9]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F099"
    )
        port map (
      I0 => \hdmi/DataEncoders[0].DataEncoder/pC0_2\,
      I1 => \hdmi/DataEncoders[0].DataEncoder/pC1_2\,
      I2 => \pDataOutRaw[9]_i_3_n_0\,
      I3 => \hdmi/DataEncoders[2].DataEncoder/pVde_2\,
      O => \hdmi/DataEncoders[0].DataEncoder/q_out_2\(9)
    );
\pDataOutRaw[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \cnt_t_3[4]_i_3_n_0\,
      I1 => \cnt_t_3[2]_i_4_n_0\,
      O => \pDataOutRaw[9]_i_3_n_0\
    );
\pix_q[0][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005400"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(31),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3\,
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0]\(0),
      O => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0]\(0)
    );
\pix_q[0][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54000000"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(31),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3\,
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(10),
      O => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0]\(10)
    );
\pix_q[0][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54000000"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(31),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3\,
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(11),
      O => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0]\(11)
    );
\pix_q[0][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54000000"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(31),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3\,
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(12),
      O => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0]\(12)
    );
\pix_q[0][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54000000"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(31),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3\,
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(13),
      O => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0]\(13)
    );
\pix_q[0][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54000000"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(31),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3\,
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(14),
      O => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0]\(14)
    );
\pix_q[0][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54000000"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(31),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3\,
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(15),
      O => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0]\(15)
    );
\pix_q[0][16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54000000"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(31),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3\,
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(16),
      O => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0]\(16)
    );
\pix_q[0][17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54000000"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(31),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3\,
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(17),
      O => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0]\(17)
    );
\pix_q[0][18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54000000"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(31),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3\,
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(18),
      O => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0]\(18)
    );
\pix_q[0][19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54000000"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(31),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3\,
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(19),
      O => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0]\(19)
    );
\pix_q[0][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54000000"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(31),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3\,
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(1),
      O => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0]\(1)
    );
\pix_q[0][20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54000000"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(31),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3\,
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(20),
      O => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0]\(20)
    );
\pix_q[0][21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54000000"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(31),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3\,
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(21),
      O => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0]\(21)
    );
\pix_q[0][22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54000000"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(31),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3\,
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(22),
      O => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0]\(22)
    );
\pix_q[0][23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54000000"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(31),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3\,
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(23),
      O => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0]\(23)
    );
\pix_q[0][24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54000000"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(31),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3\,
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(24),
      O => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0]\(24)
    );
\pix_q[0][25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54000000"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(31),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3\,
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(25),
      O => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0]\(25)
    );
\pix_q[0][26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54000000"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(31),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3\,
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(26),
      O => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0]\(26)
    );
\pix_q[0][27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54000000"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(31),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3\,
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(27),
      O => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0]\(27)
    );
\pix_q[0][28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54000000"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(31),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3\,
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(28),
      O => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0]\(28)
    );
\pix_q[0][29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54000000"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(31),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3\,
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(29),
      O => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0]\(29)
    );
\pix_q[0][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54000000"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(31),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3\,
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(2),
      O => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0]\(2)
    );
\pix_q[0][30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54000000"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(31),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3\,
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(30),
      O => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0]\(30)
    );
\pix_q[0][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54000000"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(31),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3\,
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(3),
      O => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0]\(3)
    );
\pix_q[0][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54000000"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(31),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3\,
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(4),
      O => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0]\(4)
    );
\pix_q[0][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54000000"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(31),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3\,
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(5),
      O => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0]\(5)
    );
\pix_q[0][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54000000"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(31),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3\,
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(6),
      O => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0]\(6)
    );
\pix_q[0][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54000000"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(31),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3\,
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(7),
      O => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0]\(7)
    );
\pix_q[0][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54000000"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(31),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3\,
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(8),
      O => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0]\(8)
    );
\pix_q[0][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54000000"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(31),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3\,
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]\(9),
      O => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0]\(9)
    );
\pix_q[1][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA00000AAA04440"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1]\(0),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0\,
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3\,
      I5 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1]\(31),
      O => \pix_q[1][0]_i_1_n_0\
    );
\pix_q[1][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA800A800A800"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1]\(10),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3\,
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1]\(10),
      I5 => \pix_q[1][30]_i_3_n_0\,
      O => \pix_q[1][10]_i_1_n_0\
    );
\pix_q[1][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA800A800A800"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1]\(11),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3\,
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1]\(11),
      I5 => \pix_q[1][30]_i_3_n_0\,
      O => \pix_q[1][11]_i_1_n_0\
    );
\pix_q[1][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA800A800A800"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1]\(12),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3\,
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1]\(12),
      I5 => \pix_q[1][30]_i_3_n_0\,
      O => \pix_q[1][12]_i_1_n_0\
    );
\pix_q[1][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA800A800A800"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1]\(13),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3\,
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1]\(13),
      I5 => \pix_q[1][30]_i_3_n_0\,
      O => \pix_q[1][13]_i_1_n_0\
    );
\pix_q[1][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA800A800A800"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1]\(14),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3\,
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1]\(14),
      I5 => \pix_q[1][30]_i_3_n_0\,
      O => \pix_q[1][14]_i_1_n_0\
    );
\pix_q[1][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA800A800A800"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1]\(15),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3\,
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1]\(15),
      I5 => \pix_q[1][30]_i_3_n_0\,
      O => \pix_q[1][15]_i_1_n_0\
    );
\pix_q[1][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA800A800A800"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1]\(16),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3\,
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1]\(16),
      I5 => \pix_q[1][30]_i_3_n_0\,
      O => \pix_q[1][16]_i_1_n_0\
    );
\pix_q[1][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA800A800A800"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1]\(17),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3\,
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1]\(17),
      I5 => \pix_q[1][30]_i_3_n_0\,
      O => \pix_q[1][17]_i_1_n_0\
    );
\pix_q[1][18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA800A800A800"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1]\(18),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3\,
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1]\(18),
      I5 => \pix_q[1][30]_i_3_n_0\,
      O => \pix_q[1][18]_i_1_n_0\
    );
\pix_q[1][19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA800A800A800"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1]\(19),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3\,
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1]\(19),
      I5 => \pix_q[1][30]_i_3_n_0\,
      O => \pix_q[1][19]_i_1_n_0\
    );
\pix_q[1][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA800A800A800"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1]\(1),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3\,
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1]\(1),
      I5 => \pix_q[1][30]_i_3_n_0\,
      O => \pix_q[1][1]_i_1_n_0\
    );
\pix_q[1][20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA800A800A800"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1]\(20),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3\,
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1]\(20),
      I5 => \pix_q[1][30]_i_3_n_0\,
      O => \pix_q[1][20]_i_1_n_0\
    );
\pix_q[1][21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA800A800A800"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1]\(21),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3\,
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1]\(21),
      I5 => \pix_q[1][30]_i_3_n_0\,
      O => \pix_q[1][21]_i_1_n_0\
    );
\pix_q[1][22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA800A800A800"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1]\(22),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3\,
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1]\(22),
      I5 => \pix_q[1][30]_i_3_n_0\,
      O => \pix_q[1][22]_i_1_n_0\
    );
\pix_q[1][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA800A800A800"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1]\(23),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3\,
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1]\(23),
      I5 => \pix_q[1][30]_i_3_n_0\,
      O => \pix_q[1][23]_i_1_n_0\
    );
\pix_q[1][24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA800A800A800"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1]\(24),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3\,
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1]\(24),
      I5 => \pix_q[1][30]_i_3_n_0\,
      O => \pix_q[1][24]_i_1_n_0\
    );
\pix_q[1][25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA800A800A800"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1]\(25),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3\,
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1]\(25),
      I5 => \pix_q[1][30]_i_3_n_0\,
      O => \pix_q[1][25]_i_1_n_0\
    );
\pix_q[1][26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA800A800A800"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1]\(26),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3\,
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1]\(26),
      I5 => \pix_q[1][30]_i_3_n_0\,
      O => \pix_q[1][26]_i_1_n_0\
    );
\pix_q[1][27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA800A800A800"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1]\(27),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3\,
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1]\(27),
      I5 => \pix_q[1][30]_i_3_n_0\,
      O => \pix_q[1][27]_i_1_n_0\
    );
\pix_q[1][28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA800A800A800"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1]\(28),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3\,
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1]\(28),
      I5 => \pix_q[1][30]_i_3_n_0\,
      O => \pix_q[1][28]_i_1_n_0\
    );
\pix_q[1][29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA800A800A800"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1]\(29),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3\,
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1]\(29),
      I5 => \pix_q[1][30]_i_3_n_0\,
      O => \pix_q[1][29]_i_1_n_0\
    );
\pix_q[1][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA800A800A800"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1]\(2),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3\,
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1]\(2),
      I5 => \pix_q[1][30]_i_3_n_0\,
      O => \pix_q[1][2]_i_1_n_0\
    );
\pix_q[1][30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/process_q\,
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      O => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d\(1)
    );
\pix_q[1][30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA800A800A800"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1]\(30),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3\,
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1]\(30),
      I5 => \pix_q[1][30]_i_3_n_0\,
      O => \pix_q[1][30]_i_2_n_0\
    );
\pix_q[1][30]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000A8"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0\,
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3\,
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1]\(31),
      O => \pix_q[1][30]_i_3_n_0\
    );
\pix_q[1][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA800A800A800"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1]\(3),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3\,
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1]\(3),
      I5 => \pix_q[1][30]_i_3_n_0\,
      O => \pix_q[1][3]_i_1_n_0\
    );
\pix_q[1][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA800A800A800"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1]\(4),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3\,
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1]\(4),
      I5 => \pix_q[1][30]_i_3_n_0\,
      O => \pix_q[1][4]_i_1_n_0\
    );
\pix_q[1][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA800A800A800"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1]\(5),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3\,
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1]\(5),
      I5 => \pix_q[1][30]_i_3_n_0\,
      O => \pix_q[1][5]_i_1_n_0\
    );
\pix_q[1][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA800A800A800"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1]\(6),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3\,
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1]\(6),
      I5 => \pix_q[1][30]_i_3_n_0\,
      O => \pix_q[1][6]_i_1_n_0\
    );
\pix_q[1][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA800A800A800"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1]\(7),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3\,
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1]\(7),
      I5 => \pix_q[1][30]_i_3_n_0\,
      O => \pix_q[1][7]_i_1_n_0\
    );
\pix_q[1][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA800A800A800"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1]\(8),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3\,
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1]\(8),
      I5 => \pix_q[1][30]_i_3_n_0\,
      O => \pix_q[1][8]_i_1_n_0\
    );
\pix_q[1][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA800A800A800"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1]\(9),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3\,
      I4 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1]\(9),
      I5 => \pix_q[1][30]_i_3_n_0\,
      O => \pix_q[1][9]_i_1_n_0\
    );
\pix_q_reg[1][12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pix_q_reg[1][8]_i_2_n_0\,
      CO(3) => \pix_q_reg[1][12]_i_2_n_0\,
      CO(2) => \pix_q_reg[1][12]_i_2_n_1\,
      CO(1) => \pix_q_reg[1][12]_i_2_n_2\,
      CO(0) => \pix_q_reg[1][12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1]\(12 downto 9),
      S(3 downto 0) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1]\(12 downto 9)
    );
\pix_q_reg[1][16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pix_q_reg[1][12]_i_2_n_0\,
      CO(3) => \pix_q_reg[1][16]_i_2_n_0\,
      CO(2) => \pix_q_reg[1][16]_i_2_n_1\,
      CO(1) => \pix_q_reg[1][16]_i_2_n_2\,
      CO(0) => \pix_q_reg[1][16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1]\(16 downto 13),
      S(3 downto 0) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1]\(16 downto 13)
    );
\pix_q_reg[1][20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pix_q_reg[1][16]_i_2_n_0\,
      CO(3) => \pix_q_reg[1][20]_i_2_n_0\,
      CO(2) => \pix_q_reg[1][20]_i_2_n_1\,
      CO(1) => \pix_q_reg[1][20]_i_2_n_2\,
      CO(0) => \pix_q_reg[1][20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1]\(20 downto 17),
      S(3 downto 0) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1]\(20 downto 17)
    );
\pix_q_reg[1][24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pix_q_reg[1][20]_i_2_n_0\,
      CO(3) => \pix_q_reg[1][24]_i_2_n_0\,
      CO(2) => \pix_q_reg[1][24]_i_2_n_1\,
      CO(1) => \pix_q_reg[1][24]_i_2_n_2\,
      CO(0) => \pix_q_reg[1][24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1]\(24 downto 21),
      S(3 downto 0) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1]\(24 downto 21)
    );
\pix_q_reg[1][28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pix_q_reg[1][24]_i_2_n_0\,
      CO(3) => \pix_q_reg[1][28]_i_2_n_0\,
      CO(2) => \pix_q_reg[1][28]_i_2_n_1\,
      CO(1) => \pix_q_reg[1][28]_i_2_n_2\,
      CO(0) => \pix_q_reg[1][28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1]\(28 downto 25),
      S(3 downto 0) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1]\(28 downto 25)
    );
\pix_q_reg[1][4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pix_q_reg[1][4]_i_2_n_0\,
      CO(2) => \pix_q_reg[1][4]_i_2_n_1\,
      CO(1) => \pix_q_reg[1][4]_i_2_n_2\,
      CO(0) => \pix_q_reg[1][4]_i_2_n_3\,
      CYINIT => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1]\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1]\(4 downto 1),
      S(3 downto 0) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1]\(4 downto 1)
    );
\pix_q_reg[1][8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pix_q_reg[1][4]_i_2_n_0\,
      CO(3) => \pix_q_reg[1][8]_i_2_n_0\,
      CO(2) => \pix_q_reg[1][8]_i_2_n_1\,
      CO(1) => \pix_q_reg[1][8]_i_2_n_2\,
      CO(0) => \pix_q_reg[1][8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1]\(8 downto 5),
      S(3 downto 0) => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1]\(8 downto 5)
    );
\proc_camera_mem_data[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/sw_camera_mem_data_0\(0),
      I1 => bypass,
      O => proc_camera_mem_data(0)
    );
\proc_camera_mem_data[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/sw_camera_mem_data_0\(1),
      I1 => bypass,
      O => proc_camera_mem_data(1)
    );
\proc_camera_mem_data[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/sw_camera_mem_data_0\(2),
      I1 => bypass,
      O => proc_camera_mem_data(2)
    );
\proc_camera_mem_data[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/sw_camera_mem_data_0\(3),
      I1 => bypass,
      O => proc_camera_mem_data(3)
    );
\proc_camera_mem_data[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/sw_camera_mem_data_0\(4),
      I1 => bypass,
      O => proc_camera_mem_data(4)
    );
\proc_camera_mem_data[5]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/sw_camera_mem_data_0\(5),
      I1 => bypass,
      O => proc_camera_mem_data(5)
    );
\proc_camera_mem_data[6]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/sw_camera_mem_data_0\(6),
      I1 => bypass,
      O => proc_camera_mem_data(6)
    );
\proc_camera_mem_data[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/sw_camera_mem_data_0\(7),
      I1 => bypass,
      O => proc_camera_mem_data(7)
    );
process_q_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/process_d\,
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][y_even]__0\,
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][valid]__0\,
      O => process_q_i_1_n_0
    );
\q_m_2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999396969696"
    )
        port map (
      I0 => \hdmi/DataEncoders[0].DataEncoder/pDataOut_1_reg_n_0_\(0),
      I1 => \hdmi/DataEncoders[0].DataEncoder/p_0_in\,
      I2 => \hdmi/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_\(3),
      I3 => \hdmi/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_\(1),
      I4 => \hdmi/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_\(0),
      I5 => \hdmi/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_\(2),
      O => \q_m_2[1]_i_1_n_0\
    );
\q_m_2[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999396969696"
    )
        port map (
      I0 => \hdmi/DataEncoders[1].DataEncoder/pDataOut_1_reg_n_0_\(0),
      I1 => \hdmi/DataEncoders[1].DataEncoder/p_0_in\,
      I2 => \hdmi/DataEncoders[1].DataEncoder/n1d_1_reg_n_0_\(3),
      I3 => \hdmi/DataEncoders[1].DataEncoder/n1d_1_reg_n_0_\(1),
      I4 => \hdmi/DataEncoders[1].DataEncoder/n1d_1_reg_n_0_\(0),
      I5 => \hdmi/DataEncoders[1].DataEncoder/n1d_1_reg_n_0_\(2),
      O => \q_m_2[1]_i_1__0_n_0\
    );
\q_m_2[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999396969696"
    )
        port map (
      I0 => \hdmi/DataEncoders[2].DataEncoder/pDataOut_1_reg_n_0_\(0),
      I1 => \hdmi/DataEncoders[2].DataEncoder/p_0_in\,
      I2 => \hdmi/DataEncoders[2].DataEncoder/n1d_1_reg_n_0_\(3),
      I3 => \hdmi/DataEncoders[2].DataEncoder/n1d_1_reg_n_0_\(1),
      I4 => \hdmi/DataEncoders[2].DataEncoder/n1d_1_reg_n_0_\(0),
      I5 => \hdmi/DataEncoders[2].DataEncoder/n1d_1_reg_n_0_\(2),
      O => \q_m_2[1]_i_1__1_n_0\
    );
\q_m_2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \hdmi/DataEncoders[0].DataEncoder/p_0_in0_in\,
      I1 => \hdmi/DataEncoders[0].DataEncoder/p_0_in\,
      I2 => \hdmi/DataEncoders[0].DataEncoder/pDataOut_1_reg_n_0_\(0),
      O => \hdmi/DataEncoders[0].DataEncoder/p_0_in9_in\
    );
\q_m_2[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \hdmi/DataEncoders[1].DataEncoder/p_0_in0_in\,
      I1 => \hdmi/DataEncoders[1].DataEncoder/p_0_in\,
      I2 => \hdmi/DataEncoders[1].DataEncoder/pDataOut_1_reg_n_0_\(0),
      O => \hdmi/DataEncoders[1].DataEncoder/p_0_in9_in\
    );
\q_m_2[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \hdmi/DataEncoders[2].DataEncoder/p_0_in0_in\,
      I1 => \hdmi/DataEncoders[2].DataEncoder/p_0_in\,
      I2 => \hdmi/DataEncoders[2].DataEncoder/pDataOut_1_reg_n_0_\(0),
      O => \hdmi/DataEncoders[2].DataEncoder/p_0_in9_in\
    );
\q_m_2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \hdmi/DataEncoders[0].DataEncoder/p_0_in0_in\,
      I1 => \q_m_2[8]_i_1_n_0\,
      I2 => \hdmi/DataEncoders[0].DataEncoder/p_0_in\,
      I3 => \hdmi/DataEncoders[0].DataEncoder/pDataOut_1_reg_n_0_\(0),
      I4 => \hdmi/DataEncoders[0].DataEncoder/p_0_in2_in\,
      O => \q_m_2[3]_i_1_n_0\
    );
\q_m_2[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \hdmi/DataEncoders[1].DataEncoder/p_0_in0_in\,
      I1 => \q_m_2[8]_i_1__0_n_0\,
      I2 => \hdmi/DataEncoders[1].DataEncoder/p_0_in\,
      I3 => \hdmi/DataEncoders[1].DataEncoder/pDataOut_1_reg_n_0_\(0),
      I4 => \hdmi/DataEncoders[1].DataEncoder/p_0_in2_in\,
      O => \q_m_2[3]_i_1__0_n_0\
    );
\q_m_2[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \hdmi/DataEncoders[2].DataEncoder/p_0_in0_in\,
      I1 => \q_m_2[8]_i_1__1_n_0\,
      I2 => \hdmi/DataEncoders[2].DataEncoder/p_0_in\,
      I3 => \hdmi/DataEncoders[2].DataEncoder/pDataOut_1_reg_n_0_\(0),
      I4 => \hdmi/DataEncoders[2].DataEncoder/p_0_in2_in\,
      O => \q_m_2[3]_i_1__1_n_0\
    );
\q_m_2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \hdmi/DataEncoders[0].DataEncoder/p_0_in4_in\,
      I1 => \hdmi/DataEncoders[0].DataEncoder/p_0_in0_in\,
      I2 => \hdmi/DataEncoders[0].DataEncoder/p_0_in\,
      I3 => \hdmi/DataEncoders[0].DataEncoder/pDataOut_1_reg_n_0_\(0),
      I4 => \hdmi/DataEncoders[0].DataEncoder/p_0_in2_in\,
      O => \hdmi/DataEncoders[0].DataEncoder/p_0_in7_in\
    );
\q_m_2[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \hdmi/DataEncoders[1].DataEncoder/p_0_in4_in\,
      I1 => \hdmi/DataEncoders[1].DataEncoder/p_0_in0_in\,
      I2 => \hdmi/DataEncoders[1].DataEncoder/p_0_in\,
      I3 => \hdmi/DataEncoders[1].DataEncoder/pDataOut_1_reg_n_0_\(0),
      I4 => \hdmi/DataEncoders[1].DataEncoder/p_0_in2_in\,
      O => \hdmi/DataEncoders[1].DataEncoder/p_0_in7_in\
    );
\q_m_2[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \hdmi/DataEncoders[2].DataEncoder/p_0_in4_in\,
      I1 => \hdmi/DataEncoders[2].DataEncoder/p_0_in0_in\,
      I2 => \hdmi/DataEncoders[2].DataEncoder/p_0_in\,
      I3 => \hdmi/DataEncoders[2].DataEncoder/pDataOut_1_reg_n_0_\(0),
      I4 => \hdmi/DataEncoders[2].DataEncoder/p_0_in2_in\,
      O => \hdmi/DataEncoders[2].DataEncoder/p_0_in7_in\
    );
\q_m_2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \hdmi/DataEncoders[0].DataEncoder/p_0_in6_in\,
      I1 => \hdmi/DataEncoders[0].DataEncoder/p_0_in7_in\,
      I2 => \q_m_2[8]_i_1_n_0\,
      O => \q_m_2[5]_i_1_n_0\
    );
\q_m_2[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \hdmi/DataEncoders[1].DataEncoder/p_0_in6_in\,
      I1 => \hdmi/DataEncoders[1].DataEncoder/p_0_in7_in\,
      I2 => \q_m_2[8]_i_1__0_n_0\,
      O => \q_m_2[5]_i_1__0_n_0\
    );
\q_m_2[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \hdmi/DataEncoders[2].DataEncoder/p_0_in6_in\,
      I1 => \hdmi/DataEncoders[2].DataEncoder/p_0_in7_in\,
      I2 => \q_m_2[8]_i_1__1_n_0\,
      O => \q_m_2[5]_i_1__1_n_0\
    );
\q_m_2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \hdmi/DataEncoders[0].DataEncoder/p_0_in6_in\,
      I1 => \hdmi/DataEncoders[0].DataEncoder/p_0_in7_in\,
      I2 => \hdmi/DataEncoders[0].DataEncoder/p_0_in8_in\,
      O => \hdmi/DataEncoders[0].DataEncoder/p_0_in5_in\
    );
\q_m_2[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \hdmi/DataEncoders[1].DataEncoder/p_0_in6_in\,
      I1 => \hdmi/DataEncoders[1].DataEncoder/p_0_in7_in\,
      I2 => \hdmi/DataEncoders[1].DataEncoder/p_0_in8_in\,
      O => \hdmi/DataEncoders[1].DataEncoder/p_0_in5_in\
    );
\q_m_2[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \hdmi/DataEncoders[2].DataEncoder/p_0_in6_in\,
      I1 => \hdmi/DataEncoders[2].DataEncoder/p_0_in7_in\,
      I2 => \hdmi/DataEncoders[2].DataEncoder/p_0_in8_in\,
      O => \hdmi/DataEncoders[2].DataEncoder/p_0_in5_in\
    );
\q_m_2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \q_m_2[8]_i_1_n_0\,
      I1 => \hdmi/DataEncoders[0].DataEncoder/p_0_in7_in\,
      I2 => \hdmi/DataEncoders[0].DataEncoder/p_0_in6_in\,
      I3 => \hdmi/DataEncoders[0].DataEncoder/p_0_in8_in\,
      I4 => \hdmi/DataEncoders[0].DataEncoder/p_0_in10_in\,
      O => \hdmi/DataEncoders[0].DataEncoder/p_1_in12_in\
    );
\q_m_2[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \q_m_2[8]_i_1__0_n_0\,
      I1 => \hdmi/DataEncoders[1].DataEncoder/p_0_in7_in\,
      I2 => \hdmi/DataEncoders[1].DataEncoder/p_0_in6_in\,
      I3 => \hdmi/DataEncoders[1].DataEncoder/p_0_in8_in\,
      I4 => \hdmi/DataEncoders[1].DataEncoder/p_0_in10_in\,
      O => \hdmi/DataEncoders[1].DataEncoder/p_1_in12_in\
    );
\q_m_2[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \q_m_2[8]_i_1__1_n_0\,
      I1 => \hdmi/DataEncoders[2].DataEncoder/p_0_in7_in\,
      I2 => \hdmi/DataEncoders[2].DataEncoder/p_0_in6_in\,
      I3 => \hdmi/DataEncoders[2].DataEncoder/p_0_in8_in\,
      I4 => \hdmi/DataEncoders[2].DataEncoder/p_0_in10_in\,
      O => \hdmi/DataEncoders[2].DataEncoder/p_1_in12_in\
    );
\q_m_2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00105555"
    )
        port map (
      I0 => \hdmi/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_\(3),
      I1 => \hdmi/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_\(1),
      I2 => \hdmi/DataEncoders[0].DataEncoder/pDataOut_1_reg_n_0_\(0),
      I3 => \hdmi/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_\(0),
      I4 => \hdmi/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_\(2),
      O => \q_m_2[8]_i_1_n_0\
    );
\q_m_2[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00105555"
    )
        port map (
      I0 => \hdmi/DataEncoders[1].DataEncoder/n1d_1_reg_n_0_\(3),
      I1 => \hdmi/DataEncoders[1].DataEncoder/n1d_1_reg_n_0_\(1),
      I2 => \hdmi/DataEncoders[1].DataEncoder/pDataOut_1_reg_n_0_\(0),
      I3 => \hdmi/DataEncoders[1].DataEncoder/n1d_1_reg_n_0_\(0),
      I4 => \hdmi/DataEncoders[1].DataEncoder/n1d_1_reg_n_0_\(2),
      O => \q_m_2[8]_i_1__0_n_0\
    );
\q_m_2[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00105555"
    )
        port map (
      I0 => \hdmi/DataEncoders[2].DataEncoder/n1d_1_reg_n_0_\(3),
      I1 => \hdmi/DataEncoders[2].DataEncoder/n1d_1_reg_n_0_\(1),
      I2 => \hdmi/DataEncoders[2].DataEncoder/pDataOut_1_reg_n_0_\(0),
      I3 => \hdmi/DataEncoders[2].DataEncoder/n1d_1_reg_n_0_\(0),
      I4 => \hdmi/DataEncoders[2].DataEncoder/n1d_1_reg_n_0_\(2),
      O => \q_m_2[8]_i_1__1_n_0\
    );
\raw_in_q[ctl][state][image_end]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][valid_n_0_]\,
      I1 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][state][image_end_n_0_]\,
      I2 => \raw_in_q[ctl][state][image_end]_i_2_n_0\,
      I3 => \raw_in_q[ctl][state][image_end]_i_3_n_0\,
      O => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pixel_state_set_state_image_end\
    );
\raw_in_q[ctl][state][image_end]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1]\(19),
      I1 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1]\(15),
      I2 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1]\(29),
      I3 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1]\(11),
      O => \raw_in_q[ctl][state][image_end]_i_10_n_0\
    );
\raw_in_q[ctl][state][image_end]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFBFF"
    )
        port map (
      I0 => \raw_in_q[ctl][state][line_end]_i_2_n_0\,
      I1 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1]\(8),
      I2 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1]\(16),
      I3 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1]\(0),
      I4 => \raw_in_q[ctl][state][image_end]_i_4_n_0\,
      I5 => \raw_in_q[ctl][state][image_end]_i_5_n_0\,
      O => \raw_in_q[ctl][state][image_end]_i_2_n_0\
    );
\raw_in_q[ctl][state][image_end]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \raw_in_q[ctl][state][line_end]_i_3_n_0\,
      I1 => \raw_in_q[ctl][state][image_end]_i_6_n_0\,
      O => \raw_in_q[ctl][state][image_end]_i_3_n_0\
    );
\raw_in_q[ctl][state][image_end]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1]\(3),
      I1 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1]\(28),
      I2 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1]\(2),
      I3 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1]\(7),
      O => \raw_in_q[ctl][state][image_end]_i_4_n_0\
    );
\raw_in_q[ctl][state][image_end]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF7FF"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1]\(6),
      I1 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1]\(4),
      I2 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1]\(5),
      I3 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1]\(1),
      I4 => \raw_in_q[ctl][state][image_end]_i_7_n_0\,
      O => \raw_in_q[ctl][state][image_end]_i_5_n_0\
    );
\raw_in_q[ctl][state][image_end]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \raw_in_q[ctl][state][image_end]_i_8_n_0\,
      I1 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1]\(25),
      I2 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1]\(23),
      I3 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1]\(27),
      I4 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1]\(12),
      I5 => \raw_in_q[ctl][state][image_end]_i_9_n_0\,
      O => \raw_in_q[ctl][state][image_end]_i_6_n_0\
    );
\raw_in_q[ctl][state][image_end]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1]\(24),
      I1 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1]\(9),
      I2 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1]\(21),
      I3 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1]\(17),
      O => \raw_in_q[ctl][state][image_end]_i_7_n_0\
    );
\raw_in_q[ctl][state][image_end]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1]\(30),
      I1 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1]\(10),
      I2 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1]\(18),
      I3 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1]\(14),
      O => \raw_in_q[ctl][state][image_end]_i_8_n_0\
    );
\raw_in_q[ctl][state][image_end]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1]\(13),
      I1 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1]\(26),
      I2 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1]\(20),
      I3 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1]\(22),
      I4 => \raw_in_q[ctl][state][image_end]_i_10_n_0\,
      O => \raw_in_q[ctl][state][image_end]_i_9_n_0\
    );
\raw_in_q[ctl][state][image_start]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][valid_n_0_]\,
      I1 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][state][image_start_n_0_]\,
      I2 => \raw_in_q[ctl][state][image_start]_i_2_n_0\,
      I3 => \raw_in_q[ctl][state][image_end]_i_3_n_0\,
      O => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pixel_state_set_state_image_start\
    );
\raw_in_q[ctl][state][image_start]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \raw_in_q[ctl][state][image_start]_i_3_n_0\,
      I1 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1]\(28),
      I2 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(8),
      I3 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1]\(5),
      I4 => \raw_in_q[ctl][state][image_start]_i_4_n_0\,
      I5 => \raw_in_q[ctl][state][image_start]_i_5_n_0\,
      O => \raw_in_q[ctl][state][image_start]_i_2_n_0\
    );
\raw_in_q[ctl][state][image_start]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(28),
      I1 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(25),
      I2 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(20),
      I3 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(17),
      O => \raw_in_q[ctl][state][image_start]_i_3_n_0\
    );
\raw_in_q[ctl][state][image_start]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1]\(6),
      I1 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1]\(2),
      I2 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(0),
      I3 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1]\(16),
      I4 => \raw_in_q[ctl][state][image_start]_i_6_n_0\,
      O => \raw_in_q[ctl][state][image_start]_i_4_n_0\
    );
\raw_in_q[ctl][state][image_start]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][valid_n_0_]\,
      I1 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1]\(0),
      I2 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(12),
      I3 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1]\(1),
      I4 => \raw_in_q[ctl][state][image_end]_i_7_n_0\,
      I5 => \raw_in_q[ctl][state][image_start]_i_7_n_0\,
      O => \raw_in_q[ctl][state][image_start]_i_5_n_0\
    );
\raw_in_q[ctl][state][image_start]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(6),
      I1 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1]\(7),
      I2 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(2),
      I3 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1]\(4),
      O => \raw_in_q[ctl][state][image_start]_i_6_n_0\
    );
\raw_in_q[ctl][state][image_start]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1]\(8),
      I1 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(5),
      I2 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1]\(3),
      I3 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(3),
      I4 => \raw_in_q[ctl][state][image_start]_i_8_n_0\,
      O => \raw_in_q[ctl][state][image_start]_i_7_n_0\
    );
\raw_in_q[ctl][state][image_start]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(9),
      I1 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(16),
      I2 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(1),
      I3 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(4),
      O => \raw_in_q[ctl][state][image_start]_i_8_n_0\
    );
\raw_in_q[ctl][state][line_end]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][valid_n_0_]\,
      I1 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][state][line_end_n_0_]\,
      I2 => \raw_in_q[ctl][state][line_end]_i_2_n_0\,
      I3 => \raw_in_q[ctl][state][line_end]_i_3_n_0\,
      O => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pixel_state_set_state_line_end\
    );
\raw_in_q[ctl][state][line_end]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFBFF"
    )
        port map (
      I0 => \raw_in_q[ctl][state][line_end]_i_4_n_0\,
      I1 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(1),
      I2 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(16),
      I3 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(5),
      I4 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(8),
      I5 => \raw_in_q[ctl][state][line_end]_i_5_n_0\,
      O => \raw_in_q[ctl][state][line_end]_i_2_n_0\
    );
\raw_in_q[ctl][state][line_end]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \raw_in_q[ctl][state][line_end]_i_6_n_0\,
      I1 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(26),
      I2 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(24),
      I3 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(18),
      I4 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(13),
      I5 => \raw_in_q[ctl][state][line_end]_i_7_n_0\,
      O => \raw_in_q[ctl][state][line_end]_i_3_n_0\
    );
\raw_in_q[ctl][state][line_end]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(0),
      I1 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][valid_n_0_]\,
      I2 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(6),
      I3 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(9),
      O => \raw_in_q[ctl][state][line_end]_i_4_n_0\
    );
\raw_in_q[ctl][state][line_end]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
        port map (
      I0 => \raw_in_q[ctl][state][image_start]_i_3_n_0\,
      I1 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(12),
      I2 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(4),
      I3 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(3),
      I4 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(2),
      O => \raw_in_q[ctl][state][line_end]_i_5_n_0\
    );
\raw_in_q[ctl][state][line_end]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(14),
      I1 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(10),
      I2 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(29),
      I3 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(23),
      O => \raw_in_q[ctl][state][line_end]_i_6_n_0\
    );
\raw_in_q[ctl][state][line_end]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(19),
      I1 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(21),
      I2 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(7),
      I3 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(27),
      I4 => \raw_in_q[ctl][state][line_end]_i_8_n_0\,
      O => \raw_in_q[ctl][state][line_end]_i_7_n_0\
    );
\raw_in_q[ctl][state][line_end]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(30),
      I1 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(22),
      I2 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(15),
      I3 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(11),
      O => \raw_in_q[ctl][state][line_end]_i_8_n_0\
    );
\raw_in_q[ctl][state][x_even]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0]\(0),
      I1 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][valid_n_0_]\,
      I2 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][state][x_even_n_0_]\,
      O => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pixel_state_set_state_x_even\
    );
\raw_in_q[ctl][state][y_even]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5C"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1]\(0),
      I1 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][state][y_even_n_0_]\,
      I2 => \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][valid_n_0_]\,
      O => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pixel_state_set_state_y_even\
    );
read_r_q_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][valid]__0\,
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][y_even]__0\,
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][x_even]__0\,
      O => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/read_r_d\
    );
\rst_q[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"23333333"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_\(0),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rst_q\(0),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rst_q\(1),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rst_q\(3),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rst_q\(2),
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rst_d\(0)
    );
\rst_q[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"23333333"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_\(0),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rst_q\(0),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rst_q\(1),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rst_q\(3),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rst_q\(2),
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rst_d\(0)
    );
\rst_q[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2C3C3C3C"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_\(0),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rst_q\(0),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rst_q\(1),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rst_q\(3),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rst_q\(2),
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rst_d\(1)
    );
\rst_q[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2C3C3C3C"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_\(0),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rst_q\(0),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rst_q\(1),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rst_q\(3),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rst_q\(2),
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rst_d\(1)
    );
\rst_q[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F3FC0C0"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_\(0),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rst_q\(0),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rst_q\(1),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rst_q\(3),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rst_q\(2),
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rst_d\(2)
    );
\rst_q[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F3FC0C0"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_\(0),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rst_q\(0),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rst_q\(1),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rst_q\(3),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rst_q\(2),
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rst_d\(2)
    );
\rst_q[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_\(2),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_\(1),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_\(3),
      O => \rst_q[3]_i_1_n_0\
    );
\rst_q[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_\(3),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_\(2),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_\(1),
      O => \rst_q[3]_i_1__0_n_0\
    );
\rst_q[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FC0FF00"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_\(0),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rst_q\(0),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rst_q\(1),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rst_q\(3),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rst_q\(2),
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rst_d\(3)
    );
\rst_q[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FC0FF00"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_\(0),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rst_q\(0),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rst_q\(1),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rst_q\(3),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rst_q\(2),
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rst_d\(3)
    );
\state_align_q[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040FFFF55550000"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_\(3),
      I1 => \state_align_q[2]_i_2_n_0\,
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_\(2),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_\(1),
      I4 => \state_align_q[3]_i_2_n_0\,
      I5 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_\(0),
      O => \state_align_q[0]_i_1_n_0\
    );
\state_align_q[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002000FF00FF0000"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_\(2),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_\(1),
      I2 => \state_align_q[2]_i_2__0_n_0\,
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_\(3),
      I4 => \state_align_q[3]_i_2__0_n_0\,
      I5 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_\(0),
      O => \state_align_q[0]_i_1__0_n_0\
    );
\state_align_q[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFFFE0"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_\(0),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_\(3),
      I2 => \state_align_q[3]_i_2_n_0\,
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1\,
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_\(1),
      O => \state_align_q[1]_i_1_n_0\
    );
\state_align_q[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7FFF8"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_\(0),
      I1 => \state_align_q[3]_i_2__0_n_0\,
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_\(3),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1\,
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_\(1),
      O => \state_align_q[1]_i_1__0_n_0\
    );
\state_align_q[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFDFFFFFFCCC0000"
    )
        port map (
      I0 => \state_align_q[2]_i_2_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_\(3),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_\(0),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_\(1),
      I4 => \state_align_q[3]_i_2_n_0\,
      I5 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_\(2),
      O => \state_align_q[2]_i_1_n_0\
    );
\state_align_q[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF37FFFFFFC0FF00"
    )
        port map (
      I0 => \state_align_q[2]_i_2__0_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_\(0),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_\(1),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_\(3),
      I4 => \state_align_q[3]_i_2__0_n_0\,
      I5 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_\(2),
      O => \state_align_q[2]_i_1__0_n_0\
    );
\state_align_q[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \align_q[0]_i_2_n_0\,
      I1 => \state_align_q[2]_i_3_n_0\,
      I2 => \align_q[1]_i_2_n_0\,
      I3 => \state_align_q[2]_i_4_n_0\,
      O => \state_align_q[2]_i_2_n_0\
    );
\state_align_q[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \state_align_q[2]_i_3__0_n_0\,
      I1 => \align_q[1]_i_2__0_n_0\,
      I2 => \align_q[0]_i_2__0_n_0\,
      I3 => \state_align_q[2]_i_4__0_n_0\,
      O => \state_align_q[2]_i_2__0_n_0\
    );
\state_align_q[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \align_q[1]_i_4_n_0\,
      I1 => \align_q[2]_i_6_n_0\,
      I2 => \align_q[2]_i_5_n_0\,
      I3 => \align_q[2]_i_4_n_0\,
      I4 => \align_q[2]_i_3_n_0\,
      I5 => \align_q[2]_i_2_n_0\,
      O => \state_align_q[2]_i_3_n_0\
    );
\state_align_q[2]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \align_q[1]_i_4__0_n_0\,
      I1 => \align_q[2]_i_6__0_n_0\,
      I2 => \align_q[2]_i_2__0_n_0\,
      I3 => \align_q[2]_i_3__0_n_0\,
      I4 => \align_q[2]_i_4__0_n_0\,
      I5 => \align_q[2]_i_5__0_n_0\,
      O => \state_align_q[2]_i_3__0_n_0\
    );
\state_align_q[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \align_q[0]_i_5_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(0),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(7),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(6),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_\(3),
      O => \state_align_q[2]_i_4_n_0\
    );
\state_align_q[2]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \align_q[0]_i_5__0_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(0),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(7),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(6),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_\(3),
      O => \state_align_q[2]_i_4__0_n_0\
    );
\state_align_q[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF8000"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_\(1),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_\(0),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_\(2),
      I3 => \state_align_q[3]_i_2_n_0\,
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_\(3),
      O => \state_align_q[3]_i_1_n_0\
    );
\state_align_q[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_\(1),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_\(0),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_\(2),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_\(3),
      I4 => \state_align_q[3]_i_2__0_n_0\,
      O => \state_align_q[3]_i_1__0_n_0\
    );
\state_align_q[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBAAAAAAA"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_\(3),
      I1 => \state_align_q[3]_i_3__0_n_0\,
      I2 => \state_merger_q[1]_i_2_n_0\,
      I3 => \state_align_q[3]_i_4_n_0\,
      I4 => \fifo_lane_i_12__0_n_0\,
      I5 => \state_align_q[3]_i_5_n_0\,
      O => \state_align_q[3]_i_2_n_0\
    );
\state_align_q[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F31FFFFFF31FF0F0"
    )
        port map (
      I0 => \fifo_lane_i_12__0_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_lane_n_10\,
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_\(2),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_\(0),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_\(1),
      I5 => \state_align_q[3]_i_3_n_0\,
      O => \state_align_q[3]_i_2__0_n_0\
    );
\state_align_q[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rst_q\(0),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rst_q\(1),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rst_q\(3),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rst_q\(2),
      O => \state_align_q[3]_i_3_n_0\
    );
\state_align_q[3]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00D10011"
    )
        port map (
      I0 => \state_align_q[3]_i_6_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_\(1),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_\(0),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_\(2),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_lane_n_10\,
      O => \state_align_q[3]_i_3__0_n_0\
    );
\state_align_q[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q\(2),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_lane_n_10\,
      O => \state_align_q[3]_i_4_n_0\
    );
\state_align_q[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_\(1),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_\(2),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_\(0),
      O => \state_align_q[3]_i_5_n_0\
    );
\state_align_q[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rst_q\(0),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rst_q\(1),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rst_q\(3),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rst_q\(2),
      O => \state_align_q[3]_i_6_n_0\
    );
\state_merger_q[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0455FFFF04550000"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\,
      I1 => \state_merger_q[0]_i_2_n_0\,
      I2 => \state_merger_q[0]_i_3_n_0\,
      I3 => \state_merger_q[0]_i_4_n_0\,
      I4 => \state_merger_q[2]_i_3_n_0\,
      I5 => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q\(0),
      O => \state_merger_q[0]_i_1_n_0\
    );
\state_merger_q[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      I1 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(2),
      I2 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(1),
      O => \state_merger_q[0]_i_2_n_0\
    );
\state_merger_q[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000110011"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_\(26),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_\(28),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_\(24),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_\(27),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_\(25),
      I5 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_\(29),
      O => \state_merger_q[0]_i_3_n_0\
    );
\state_merger_q[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFFFE"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q\(2),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q\(0),
      I2 => \state_merger_q[0]_i_5_n_0\,
      I3 => \state_merger_q[0]_i_6_n_0\,
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q\(1),
      O => \state_merger_q[0]_i_4_n_0\
    );
\state_merger_q[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCA2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(3),
      I1 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(2),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[valid_n_0_]\,
      I3 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(1),
      O => \state_merger_q[0]_i_5_n_0\
    );
\state_merger_q[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \align_q[4]_i_3__0_n_0\,
      I1 => \align_q[4]_i_3_n_0\,
      O => \state_merger_q[0]_i_6_n_0\
    );
\state_merger_q[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A00FFFF02000000"
    )
        port map (
      I0 => \state_merger_q[1]_i_2_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q\(2),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\,
      I3 => \state_merger_q[2]_i_2_n_0\,
      I4 => \state_merger_q[2]_i_3_n_0\,
      I5 => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q\(1),
      O => \state_merger_q[1]_i_1_n_0\
    );
\state_merger_q[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAB"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q\(1),
      I1 => \align_q[4]_i_3_n_0\,
      I2 => \align_q[4]_i_3__0_n_0\,
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q\(0),
      O => \state_merger_q[1]_i_2_n_0\
    );
\state_merger_q[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\,
      I1 => \state_merger_q[2]_i_2_n_0\,
      I2 => \state_merger_q[2]_i_3_n_0\,
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q\(2),
      O => \state_merger_q[2]_i_1_n_0\
    );
\state_merger_q[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00FF0B0FBB0F"
    )
        port map (
      I0 => \state_merger_q[0]_i_3_n_0\,
      I1 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      I2 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(3),
      I3 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(2),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[valid_n_0_]\,
      I5 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(1),
      O => \state_merger_q[2]_i_2_n_0\
    );
\state_merger_q[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEFFFEFFFFFFF"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/cam_reset\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1\,
      I2 => \state_merger_q[2]_i_4_n_0\,
      I3 => \state_merger_q[2]_i_2_n_0\,
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q\(1),
      I5 => \state_merger_q[2]_i_5_n_0\,
      O => \state_merger_q[2]_i_3_n_0\
    );
\state_merger_q[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => \csi_q[data][7]_i_3_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q\(0),
      I2 => \csi_q[data][7]_i_5_n_0\,
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q\(1),
      O => \state_merger_q[2]_i_4_n_0\
    );
\state_merger_q[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \align_q[4]_i_3__0_n_0\,
      I1 => \align_q[4]_i_3_n_0\,
      O => \state_merger_q[2]_i_5_n_0\
    );
\state_q[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/almost_full\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_is_full\,
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_is_empty\,
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/state_q_reg_n_0_\(0),
      O => \state_q[0]_i_1_n_0\
    );
\state_q[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/almost_full\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_is_full\,
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_is_empty\,
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/state_q_reg_n_0_\(0),
      O => \state_q[0]_i_1__0_n_0\
    );
\state_q[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0006"
    )
        port map (
      I0 => \state_q[1]_i_2_n_0\,
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][image_end_n_0_]\,
      I3 => \MC_VGA/cameras[0].MC/camera_rst\,
      O => \state_q[0]_i_1__1_n_0\
    );
\state_q[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF000100"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/almost_full\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_is_full\,
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_is_empty\,
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/state_q_reg_n_0_\(0),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/state_q_reg_n_0_\(1),
      O => \state_q[1]_i_1_n_0\
    );
\state_q[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF000100"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/almost_full\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_is_full\,
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_is_empty\,
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/state_q_reg_n_0_\(0),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/state_q_reg_n_0_\(1),
      O => \state_q[1]_i_1__0_n_0\
    );
\state_q[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I1 => \state_q[1]_i_2_n_0\,
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][image_end_n_0_]\,
      I4 => \MC_VGA/cameras[0].MC/camera_rst\,
      O => \state_q[1]_i_1__1_n_0\
    );
\state_q[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08FFFF08080808"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][valid]__0\,
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][image_start]__0\,
      I2 => \state_q[1]_i_3_n_0\,
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][line_end_n_0_]\,
      I4 => \c_q[0][30]_i_6_n_0\,
      I5 => \state_q[1]_i_4_n_0\,
      O => \state_q[1]_i_2_n_0\
    );
\state_q[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      O => \state_q[1]_i_3_n_0\
    );
\state_q[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20C0"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(0),
      I1 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_\(1),
      I2 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][valid]__0\,
      I3 => \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][y_even]__0\,
      O => \state_q[1]_i_4_n_0\
    );
\state_raw_q[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0050005007550555"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_\(25),
      I2 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(1),
      I3 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(2),
      I4 => \state_raw_q[0]_i_2_n_0\,
      I5 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(3),
      O => \state_raw_q[0]_i_1_n_0\
    );
\state_raw_q[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_\(28),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_\(26),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_\(29),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_\(27),
      O => \state_raw_q[0]_i_2_n_0\
    );
\state_raw_q[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0EEEF00F000F0"
    )
        port map (
      I0 => \word_q[15]_i_3_n_0\,
      I1 => \state_raw_q[2]_i_2_n_0\,
      I2 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(1),
      I3 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(2),
      I4 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(3),
      I5 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      O => \state_raw_q[1]_i_1_n_0\
    );
\state_raw_q[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3000B88C"
    )
        port map (
      I0 => \state_raw_q[2]_i_2_n_0\,
      I1 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(2),
      I2 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(1),
      I3 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      I4 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(3),
      O => \state_raw_q[2]_i_1_n_0\
    );
\state_raw_q[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(1),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_\(24),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_\(26),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_\(28),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_\(27),
      I5 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_\(29),
      O => \state_raw_q[2]_i_2_n_0\
    );
\state_raw_q[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBB888BBB8"
    )
        port map (
      I0 => \state_raw_q[3]_i_3_n_0\,
      I1 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(3),
      I2 => \csi_q[valid]_i_3_n_0\,
      I3 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(2),
      I4 => \state_raw_q[3]_i_4_n_0\,
      I5 => \csi_q[valid]_i_2_n_0\,
      O => \state_raw_q[3]_i_1_n_0\
    );
\state_raw_q[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q\(2),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q\(1),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q\(0),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q\(3),
      O => \state_raw_q[3]_i_10_n_0\
    );
\state_raw_q[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888B888"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(3),
      I1 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(1),
      I2 => \state_raw_q[3]_i_5_n_0\,
      I3 => \state_raw_q[3]_i_6_n_0\,
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_\(26),
      I5 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_\(28),
      O => \state_raw_q[3]_i_2_n_0\
    );
\state_raw_q[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000FFF2F000F"
    )
        port map (
      I0 => \state_raw_q[3]_i_7_n_0\,
      I1 => \state_raw_q[3]_i_8_n_0\,
      I2 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(1),
      I3 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(2),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[valid_n_0_]\,
      I5 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      O => \state_raw_q[3]_i_3_n_0\
    );
\state_raw_q[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(1),
      I1 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      O => \state_raw_q[3]_i_4_n_0\
    );
\state_raw_q[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0830"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_\(25),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_\(27),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_\(24),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_\(29),
      O => \state_raw_q[3]_i_5_n_0\
    );
\state_raw_q[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      I1 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(2),
      O => \state_raw_q[3]_i_6_n_0\
    );
\state_raw_q[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \state_raw_q[3]_i_9_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q\(10),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q\(9),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q\(11),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q\(8),
      I5 => \state_raw_q[3]_i_10_n_0\,
      O => \state_raw_q[3]_i_7_n_0\
    );
\state_raw_q[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q\(5),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q\(4),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q\(7),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q\(6),
      O => \state_raw_q[3]_i_8_n_0\
    );
\state_raw_q[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q\(13),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q\(12),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q\(14),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q\(15),
      O => \state_raw_q[3]_i_9_n_0\
    );
\stream_raw[ctl][state][image_end]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4444444"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][valid_n_0_]\,
      I1 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][state][image_end_n_0_]\,
      I2 => \stream_raw[ctl][state][image_end]_i_2_n_0\,
      I3 => \stream_raw[ctl][state][image_end]_i_3_n_0\,
      I4 => \stream_raw[ctl][state][image_start]_i_4_n_0\,
      O => \MC_VGA/cameras[0].MC/pixel_state_set_state_image_end\
    );
\stream_raw[ctl][state][image_end]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \stream_raw[ctl][state][image_end]_i_4_n_0\,
      I1 => \stream_raw[ctl][state][image_end]_i_5_n_0\,
      I2 => \stream_raw[ctl][state][image_start]_i_7_n_0\,
      I3 => \stream_raw[ctl][state][image_start]_i_8_n_0\,
      I4 => \stream_raw[ctl][state][image_start]_i_9_n_0\,
      I5 => \stream_raw[ctl][state][image_end]_i_6_n_0\,
      O => \stream_raw[ctl][state][image_end]_i_2_n_0\
    );
\stream_raw[ctl][state][image_end]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \stream_raw[ctl][state][image_end]_i_7_n_0\,
      I1 => \stream_raw[ctl][state][image_start]_i_12_n_0\,
      I2 => \stream_raw[ctl][state][image_end]_i_8_n_0\,
      I3 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][valid_n_0_]\,
      I4 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(1),
      I5 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(0),
      O => \stream_raw[ctl][state][image_end]_i_3_n_0\
    );
\stream_raw[ctl][state][image_end]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(9),
      I1 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(10),
      I2 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(7),
      I3 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(8),
      I4 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(12),
      I5 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(11),
      O => \stream_raw[ctl][state][image_end]_i_4_n_0\
    );
\stream_raw[ctl][state][image_end]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(3),
      I1 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(4),
      I2 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(1),
      I3 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(2),
      I4 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(6),
      I5 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(5),
      O => \stream_raw[ctl][state][image_end]_i_5_n_0\
    );
\stream_raw[ctl][state][image_end]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(28),
      I1 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(29),
      I2 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(26),
      I3 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(27),
      I4 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(30),
      I5 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(0),
      O => \stream_raw[ctl][state][image_end]_i_6_n_0\
    );
\stream_raw[ctl][state][image_end]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(10),
      I1 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(11),
      I2 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(8),
      I3 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(9),
      I4 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(13),
      I5 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(12),
      O => \stream_raw[ctl][state][image_end]_i_7_n_0\
    );
\stream_raw[ctl][state][image_end]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(4),
      I1 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(5),
      I2 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(2),
      I3 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(3),
      I4 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(7),
      I5 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(6),
      O => \stream_raw[ctl][state][image_end]_i_8_n_0\
    );
\stream_raw[ctl][state][image_start]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4444444"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][valid_n_0_]\,
      I1 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][state][image_start_n_0_]\,
      I2 => \stream_raw[ctl][state][image_start]_i_2_n_0\,
      I3 => \stream_raw[ctl][state][image_start]_i_3_n_0\,
      I4 => \stream_raw[ctl][state][image_start]_i_4_n_0\,
      O => \MC_VGA/cameras[0].MC/pixel_state_set_state_image_start\
    );
\stream_raw[ctl][state][image_start]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(28),
      I1 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(29),
      I2 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(26),
      I3 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(27),
      I4 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(0),
      I5 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(30),
      O => \stream_raw[ctl][state][image_start]_i_10_n_0\
    );
\stream_raw[ctl][state][image_start]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(10),
      I1 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(11),
      I2 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(8),
      I3 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(9),
      I4 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(13),
      I5 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(12),
      O => \stream_raw[ctl][state][image_start]_i_11_n_0\
    );
\stream_raw[ctl][state][image_start]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(16),
      I1 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(17),
      I2 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(14),
      I3 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(15),
      I4 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(19),
      I5 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(18),
      O => \stream_raw[ctl][state][image_start]_i_12_n_0\
    );
\stream_raw[ctl][state][image_start]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(4),
      I1 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(5),
      I2 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(2),
      I3 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(3),
      I4 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(7),
      I5 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(6),
      O => \stream_raw[ctl][state][image_start]_i_13_n_0\
    );
\stream_raw[ctl][state][image_start]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \stream_raw[ctl][state][image_start]_i_5_n_0\,
      I1 => \stream_raw[ctl][state][image_start]_i_6_n_0\,
      I2 => \stream_raw[ctl][state][image_start]_i_7_n_0\,
      I3 => \stream_raw[ctl][state][image_start]_i_8_n_0\,
      I4 => \stream_raw[ctl][state][image_start]_i_9_n_0\,
      I5 => \stream_raw[ctl][state][image_start]_i_10_n_0\,
      O => \stream_raw[ctl][state][image_start]_i_2_n_0\
    );
\stream_raw[ctl][state][image_start]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \stream_raw[ctl][state][image_start]_i_11_n_0\,
      I1 => \stream_raw[ctl][state][image_start]_i_12_n_0\,
      I2 => \stream_raw[ctl][state][image_start]_i_13_n_0\,
      I3 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(1),
      I4 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][valid_n_0_]\,
      I5 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(0),
      O => \stream_raw[ctl][state][image_start]_i_3_n_0\
    );
\stream_raw[ctl][state][image_start]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(27),
      I1 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(28),
      I2 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(25),
      I3 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(26),
      I4 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(30),
      I5 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(29),
      O => \stream_raw[ctl][state][image_start]_i_4_n_0\
    );
\stream_raw[ctl][state][image_start]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(9),
      I1 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(10),
      I2 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(7),
      I3 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(8),
      I4 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(12),
      I5 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(11),
      O => \stream_raw[ctl][state][image_start]_i_5_n_0\
    );
\stream_raw[ctl][state][image_start]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(3),
      I1 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(4),
      I2 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(1),
      I3 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(2),
      I4 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(6),
      I5 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(5),
      O => \stream_raw[ctl][state][image_start]_i_6_n_0\
    );
\stream_raw[ctl][state][image_start]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(21),
      I1 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(22),
      I2 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(19),
      I3 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(20),
      I4 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(24),
      I5 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(23),
      O => \stream_raw[ctl][state][image_start]_i_7_n_0\
    );
\stream_raw[ctl][state][image_start]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(15),
      I1 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(16),
      I2 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(13),
      I3 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(14),
      I4 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(18),
      I5 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(17),
      O => \stream_raw[ctl][state][image_start]_i_8_n_0\
    );
\stream_raw[ctl][state][image_start]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(22),
      I1 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(23),
      I2 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(20),
      I3 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(21),
      I4 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(25),
      I5 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(24),
      O => \stream_raw[ctl][state][image_start]_i_9_n_0\
    );
\stream_raw[ctl][state][line_end]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \stream_raw[ctl][state][image_start]_i_4_n_0\,
      I1 => \stream_raw[ctl][state][line_end]_i_2_n_0\,
      I2 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][valid_n_0_]\,
      I3 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][state][line_end_n_0_]\,
      O => \MC_VGA/cameras[0].MC/pixel_state_set_state_line_end\
    );
\stream_raw[ctl][state][line_end]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \stream_raw[ctl][state][image_start]_i_7_n_0\,
      I1 => \stream_raw[ctl][state][image_start]_i_8_n_0\,
      I2 => \stream_raw[ctl][state][image_end]_i_4_n_0\,
      I3 => \stream_raw[ctl][state][image_end]_i_5_n_0\,
      I4 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(0),
      I5 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][valid_n_0_]\,
      O => \stream_raw[ctl][state][line_end]_i_2_n_0\
    );
\stream_raw[ctl][state][x_even]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][valid_n_0_]\,
      I1 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0]\(0),
      O => \stream_raw[ctl][state][x_even]_i_1_n_0\
    );
\stream_raw[ctl][state][y_even]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][valid_n_0_]\,
      I1 => \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1]\(0),
      O => \stream_raw[ctl][state][y_even]_i_1_n_0\
    );
\sync[Hsync]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \MC_VGA/VGA/vga_mem_rd/C_Sync/andv\(0),
      I1 => \MC_VGA/VGA/rst\,
      I2 => \MC_VGA/VGA/vga_mem_rd/sync[Hsync]\,
      O => \sync[Hsync]_i_1_n_0\
    );
\sync[Hsync]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF1FF8"
    )
        port map (
      I0 => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0]\(6),
      I1 => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0]\(5),
      I2 => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0]\(8),
      I3 => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0]\(9),
      I4 => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0]\(7),
      O => \MC_VGA/VGA/vga_mem_rd/C_Sync/andv\(0)
    );
\sync[Vsync]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \MC_VGA/VGA/rst\,
      I1 => \MC_VGA/VGA/vga_mem_rd/C_Sync/andv\(1),
      I2 => \MC_VGA/VGA/vga_mem_rd/sync[Vsync]\,
      O => \sync[Vsync]_i_1_n_0\
    );
\sync[Vsync]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003FFFFFFFFE"
    )
        port map (
      I0 => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1]\(1),
      I1 => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1]\(2),
      I2 => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1]\(3),
      I3 => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1]\(4),
      I4 => \sync[Vsync]_i_3_n_0\,
      I5 => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1]\(9),
      O => \MC_VGA/VGA/vga_mem_rd/C_Sync/andv\(1)
    );
\sync[Vsync]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1]\(6),
      I1 => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1]\(7),
      I2 => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1]\(8),
      I3 => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1]\(5),
      O => \sync[Vsync]_i_3_n_0\
    );
\sync[active]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_reg[active]0\,
      I1 => \MC_VGA/VGA/rst\,
      I2 => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_reg[active_n_0_]\,
      O => \sync[active]_i_1_n_0\
    );
\sync[active]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0100F800"
    )
        port map (
      I0 => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1]\(5),
      I1 => \sync[active]_i_3_n_0\,
      I2 => \sync[active]_i_4_n_0\,
      I3 => \sync[active]_i_5_n_0\,
      I4 => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1]\(9),
      O => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_reg[active]0\
    );
\sync[active]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1]\(0),
      I1 => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1]\(1),
      I2 => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1]\(3),
      I3 => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1]\(4),
      I4 => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1]\(2),
      O => \sync[active]_i_3_n_0\
    );
\sync[active]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1]\(6),
      I1 => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1]\(7),
      I2 => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1]\(8),
      O => \sync[active]_i_4_n_0\
    );
\sync[active]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFF0FF00FFE1FF0"
    )
        port map (
      I0 => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0]\(4),
      I1 => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0]\(6),
      I2 => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0]\(8),
      I3 => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0]\(9),
      I4 => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0]\(7),
      I5 => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0]\(5),
      O => \sync[active]_i_5_n_0\
    );
\sync[c][0][4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/VGA/rst\,
      I1 => \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry__0_n_0\,
      O => \sync[c][0][4]_i_1_n_0\
    );
\sync[c][0][4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/VGA/rst\,
      O => \sync[c][0][4]_i_2_n_0\
    );
\sync[c][1][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1]\(0),
      O => \sync[c][1][0]_i_1_n_0\
    );
\sync[c][1][5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/VGA/rst\,
      I1 => \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry__1_n_3\,
      O => \sync[c][1][5]_i_1_n_0\
    );
\sync_c_q[0][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MC_VGA/VGA/vga_mem_rd/C_Sync/ok1_carry_n_0\,
      I1 => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0]\(0),
      O => \sync_c_q[0][0]_i_1_n_0\
    );
\sync_c_q[0][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0]\(1),
      I1 => \MC_VGA/VGA/vga_mem_rd/C_Sync/ok1_carry_n_0\,
      O => \sync_c_q[0][1]_i_1_n_0\
    );
\sync_c_q[0][2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0]\(2),
      I1 => \MC_VGA/VGA/vga_mem_rd/C_Sync/ok1_carry_n_0\,
      O => \sync_c_q[0][2]_i_1_n_0\
    );
\sync_c_q[0][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0]\(3),
      I1 => \MC_VGA/VGA/vga_mem_rd/C_Sync/ok1_carry_n_0\,
      O => \sync_c_q[0][3]_i_1_n_0\
    );
\sync_c_q[0][4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0]\(4),
      I1 => \MC_VGA/VGA/vga_mem_rd/C_Sync/ok1_carry_n_0\,
      O => \sync_c_q[0][4]_i_1_n_0\
    );
\sync_c_q[0][5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0]\(5),
      I1 => \MC_VGA/VGA/vga_mem_rd/C_Sync/ok1_carry_n_0\,
      O => \sync_c_q[0][5]_i_1_n_0\
    );
\sync_c_q[0][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0]\(6),
      I1 => \MC_VGA/VGA/vga_mem_rd/C_Sync/ok1_carry_n_0\,
      O => \sync_c_q[0][6]_i_1_n_0\
    );
\sync_c_q[0][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0]\(7),
      I1 => \MC_VGA/VGA/vga_mem_rd/C_Sync/ok1_carry_n_0\,
      O => \sync_c_q[0][7]_i_1_n_0\
    );
\sync_c_q[0][8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0]\(8),
      I1 => \MC_VGA/VGA/vga_mem_rd/C_Sync/ok1_carry_n_0\,
      O => \sync_c_q[0][8]_i_1_n_0\
    );
\sync_c_q[0][9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0]\(9),
      I1 => \MC_VGA/VGA/vga_mem_rd/C_Sync/ok1_carry_n_0\,
      O => \sync_c_q[0][9]_i_1_n_0\
    );
\sync_c_q[1][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C2"
    )
        port map (
      I0 => \MC_VGA/VGA/vga_mem_rd/C_Sync/ok0\,
      I1 => \MC_VGA/VGA/vga_mem_rd/C_Sync/ok1_carry_n_0\,
      I2 => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1]\(0),
      O => \MC_VGA/VGA/vga_mem_rd/C_Sync/v[1]\(0)
    );
\sync_c_q[1][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1]\(1),
      I1 => \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[1]\(1),
      I2 => \MC_VGA/VGA/vga_mem_rd/C_Sync/ok0\,
      I3 => \MC_VGA/VGA/vga_mem_rd/C_Sync/ok1_carry_n_0\,
      O => \MC_VGA/VGA/vga_mem_rd/C_Sync/v[1]\(1)
    );
\sync_c_q[1][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1]\(2),
      I1 => \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[1]\(2),
      I2 => \MC_VGA/VGA/vga_mem_rd/C_Sync/ok0\,
      I3 => \MC_VGA/VGA/vga_mem_rd/C_Sync/ok1_carry_n_0\,
      O => \MC_VGA/VGA/vga_mem_rd/C_Sync/v[1]\(2)
    );
\sync_c_q[1][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1]\(3),
      I1 => \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[1]\(3),
      I2 => \MC_VGA/VGA/vga_mem_rd/C_Sync/ok0\,
      I3 => \MC_VGA/VGA/vga_mem_rd/C_Sync/ok1_carry_n_0\,
      O => \MC_VGA/VGA/vga_mem_rd/C_Sync/v[1]\(3)
    );
\sync_c_q[1][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1]\(4),
      I1 => \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[1]\(4),
      I2 => \MC_VGA/VGA/vga_mem_rd/C_Sync/ok0\,
      I3 => \MC_VGA/VGA/vga_mem_rd/C_Sync/ok1_carry_n_0\,
      O => \MC_VGA/VGA/vga_mem_rd/C_Sync/v[1]\(4)
    );
\sync_c_q[1][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1]\(5),
      I1 => \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[1]\(5),
      I2 => \MC_VGA/VGA/vga_mem_rd/C_Sync/ok0\,
      I3 => \MC_VGA/VGA/vga_mem_rd/C_Sync/ok1_carry_n_0\,
      O => \MC_VGA/VGA/vga_mem_rd/C_Sync/v[1]\(5)
    );
\sync_c_q[1][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1]\(6),
      I1 => \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[1]\(6),
      I2 => \MC_VGA/VGA/vga_mem_rd/C_Sync/ok0\,
      I3 => \MC_VGA/VGA/vga_mem_rd/C_Sync/ok1_carry_n_0\,
      O => \MC_VGA/VGA/vga_mem_rd/C_Sync/v[1]\(6)
    );
\sync_c_q[1][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1]\(7),
      I1 => \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[1]\(7),
      I2 => \MC_VGA/VGA/vga_mem_rd/C_Sync/ok0\,
      I3 => \MC_VGA/VGA/vga_mem_rd/C_Sync/ok1_carry_n_0\,
      O => \MC_VGA/VGA/vga_mem_rd/C_Sync/v[1]\(7)
    );
\sync_c_q[1][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1]\(8),
      I1 => \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[1]\(8),
      I2 => \MC_VGA/VGA/vga_mem_rd/C_Sync/ok0\,
      I3 => \MC_VGA/VGA/vga_mem_rd/C_Sync/ok1_carry_n_0\,
      O => \MC_VGA/VGA/vga_mem_rd/C_Sync/v[1]\(8)
    );
\sync_c_q[1][9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1]\(9),
      I1 => \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[1]\(9),
      I2 => \MC_VGA/VGA/vga_mem_rd/C_Sync/ok0\,
      I3 => \MC_VGA/VGA/vga_mem_rd/C_Sync/ok1_carry_n_0\,
      O => \MC_VGA/VGA/vga_mem_rd/C_Sync/v[1]\(9)
    );
\sync_c_q_reg[1][4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sync_c_q_reg[1][4]_i_2_n_0\,
      CO(2) => \sync_c_q_reg[1][4]_i_2_n_1\,
      CO(1) => \sync_c_q_reg[1][4]_i_2_n_2\,
      CO(0) => \sync_c_q_reg[1][4]_i_2_n_3\,
      CYINIT => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1]\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[1]\(4 downto 1),
      S(3 downto 0) => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1]\(4 downto 1)
    );
\sync_c_q_reg[1][8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sync_c_q_reg[1][4]_i_2_n_0\,
      CO(3) => \sync_c_q_reg[1][8]_i_2_n_0\,
      CO(2) => \sync_c_q_reg[1][8]_i_2_n_1\,
      CO(1) => \sync_c_q_reg[1][8]_i_2_n_2\,
      CO(0) => \sync_c_q_reg[1][8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[1]\(8 downto 5),
      S(3 downto 0) => \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1]\(8 downto 5)
    );
\sync_phy.n[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg\(0),
      O => \sync_phy.n[0]_i_1_n_0\
    );
\sync_phy.n[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg\(1),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg\(0),
      O => \sync_phy.n[1]_i_1_n_0\
    );
\sync_phy.n[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg\(1),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg\(0),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg\(2),
      O => \sync_phy.n[2]_i_1_n_0\
    );
\sync_phy.n[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78F0"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg\(1),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg\(2),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg\(3),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg\(0),
      O => \sync_phy.n[3]_i_1_n_0\
    );
\sync_phy.n[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg\(1),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg\(2),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg\(3),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg\(0),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg\(4),
      O => \sync_phy.n[4]_i_1_n_0\
    );
\sync_phy.n[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg\(3),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg\(2),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg\(1),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg\(4),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg\(0),
      I5 => \MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg\(5),
      O => \sync_phy.n[5]_i_1_n_0\
    );
\sync_phy.n[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg\(6),
      I1 => \sync_phy.n[6]_i_3_n_0\,
      I2 => \MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg\(0),
      O => \MC_VGA/cameras[0].MC/mc_dev/n\
    );
\sync_phy.n[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFF20000000"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg\(4),
      I1 => \sync_phy.n[6]_i_4_n_0\,
      I2 => \MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg\(3),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg\(5),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg\(0),
      I5 => \MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg\(6),
      O => \sync_phy.n[6]_i_2_n_0\
    );
\sync_phy.n[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg\(4),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg\(2),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg\(1),
      I3 => \MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg\(3),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg\(5),
      O => \sync_phy.n[6]_i_3_n_0\
    );
\sync_phy.n[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg\(2),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg\(1),
      O => \sync_phy.n[6]_i_4_n_0\
    );
\sync_reset.n[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/sync_reset.n_reg_n_0_\(0),
      O => \sync_reset.n[0]_i_1_n_0\
    );
\sync_reset.n[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/sync_reset.n_reg_n_0_\(0),
      I1 => \MC_VGA/cameras[0].MC/sync_reset.n_reg_n_0_\(1),
      O => \sync_reset.n[1]_i_1_n_0\
    );
\sync_reset.n[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/sync_reset.n_reg_n_0_\(0),
      I1 => \MC_VGA/cameras[0].MC/sync_reset.n_reg_n_0_\(1),
      I2 => \MC_VGA/cameras[0].MC/sync_reset.n_reg_n_0_\(2),
      O => \sync_reset.n[2]_i_1_n_0\
    );
\sync_reset.n[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/sync_reset.n_reg_n_0_\(2),
      I1 => \MC_VGA/cameras[0].MC/sync_reset.n_reg_n_0_\(0),
      I2 => \MC_VGA/cameras[0].MC/sync_reset.n_reg_n_0_\(1),
      I3 => \MC_VGA/cameras[0].MC/sync_reset.n_reg\(3),
      O => \sync_reset.n[3]_i_1_n_0\
    );
\sync_reset.n[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/sync_reset.n_reg_n_0_\(2),
      I1 => \MC_VGA/cameras[0].MC/sync_reset.n_reg_n_0_\(0),
      I2 => \MC_VGA/cameras[0].MC/sync_reset.n_reg_n_0_\(1),
      I3 => \MC_VGA/cameras[0].MC/sync_reset.n_reg\(3),
      I4 => \MC_VGA/cameras[0].MC/sync_reset.n_reg\(4),
      O => \sync_reset.n[4]_i_1_n_0\
    );
\sync_reset.n[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/sync_reset.n_reg\(3),
      I1 => \MC_VGA/cameras[0].MC/sync_reset.n_reg_n_0_\(1),
      I2 => \MC_VGA/cameras[0].MC/sync_reset.n_reg_n_0_\(0),
      I3 => \MC_VGA/cameras[0].MC/sync_reset.n_reg_n_0_\(2),
      I4 => \MC_VGA/cameras[0].MC/sync_reset.n_reg\(4),
      I5 => \MC_VGA/cameras[0].MC/sync_reset.n_reg\(5),
      O => \sync_reset.n[5]_i_1_n_0\
    );
\sync_two_bits_reg.cnt[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0015"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/cnt\(0),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/lp_p\,
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/lp_n\,
      I3 => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_RESET_reg_n_0\,
      O => \sync_two_bits_reg.cnt[0]_i_1_n_0\
    );
\sync_two_bits_reg.cnt[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0015"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/cnt\(0),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/lp_p\,
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/lp_n\,
      I3 => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_RESET_reg_n_0\,
      O => \sync_two_bits_reg.cnt[0]_i_1__0_n_0\
    );
\sync_two_bits_reg.cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000666"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/cnt\(0),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/cnt\(1),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/lp_p\,
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/lp_n\,
      I4 => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_RESET_reg_n_0\,
      O => \sync_two_bits_reg.cnt[1]_i_1_n_0\
    );
\sync_two_bits_reg.cnt[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000666"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/cnt\(0),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/cnt\(1),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/lp_p\,
      I3 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/lp_n\,
      I4 => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_RESET_reg_n_0\,
      O => \sync_two_bits_reg.cnt[1]_i_1__0_n_0\
    );
\vga_q_q[data][0][7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/VGA/vga_mem_rd/vga_q_reg[sync][active_n_0_]\,
      O => \vga_q_q[data][0][7]_i_1_n_0\
    );
\vga_reset.n[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/VGA/vga_reset.n_reg_n_0_\(0),
      O => \vga_reset.n[0]_i_1_n_0\
    );
\vga_reset.n[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \MC_VGA/VGA/vga_reset.n_reg_n_0_\(0),
      I1 => \MC_VGA/VGA/vga_reset.n_reg_n_0_\(1),
      O => \vga_reset.n[1]_i_1_n_0\
    );
\vga_reset.n[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \MC_VGA/VGA/vga_reset.n_reg_n_0_\(0),
      I1 => \MC_VGA/VGA/vga_reset.n_reg_n_0_\(1),
      I2 => \MC_VGA/VGA/vga_reset.n_reg_n_0_\(2),
      O => \vga_reset.n[2]_i_1_n_0\
    );
\vga_reset.n[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \MC_VGA/VGA/vga_reset.n_reg_n_0_\(2),
      I1 => \MC_VGA/VGA/vga_reset.n_reg_n_0_\(0),
      I2 => \MC_VGA/VGA/vga_reset.n_reg_n_0_\(1),
      I3 => \MC_VGA/VGA/vga_reset.n_reg\(3),
      O => \vga_reset.n[3]_i_1_n_0\
    );
\vga_reset.n[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \MC_VGA/VGA/vga_reset.n_reg_n_0_\(2),
      I1 => \MC_VGA/VGA/vga_reset.n_reg_n_0_\(0),
      I2 => \MC_VGA/VGA/vga_reset.n_reg_n_0_\(1),
      I3 => \MC_VGA/VGA/vga_reset.n_reg\(3),
      I4 => \MC_VGA/VGA/vga_reset.n_reg\(4),
      O => \vga_reset.n[4]_i_1_n_0\
    );
\vga_reset.n[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \MC_VGA/VGA/vga_reset.n_reg\(3),
      I1 => \MC_VGA/VGA/vga_reset.n_reg_n_0_\(1),
      I2 => \MC_VGA/VGA/vga_reset.n_reg_n_0_\(0),
      I3 => \MC_VGA/VGA/vga_reset.n_reg_n_0_\(2),
      I4 => \MC_VGA/VGA/vga_reset.n_reg\(4),
      I5 => \MC_VGA/VGA/vga_reset.n_reg\(5),
      O => \vga_reset.n[5]_i_1_n_0\
    );
\vga_sync.vga_dbg[data][0][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF00110000"
    )
        port map (
      I0 => sw(3),
      I1 => sw(2),
      I2 => sw(1),
      I3 => \vga_sync.vga_dbg[data][0][7]_i_2_n_0\,
      I4 => \vga_out[sync][active]\,
      I5 => \vga_out[data][0]\(0),
      O => \vga_mire_data[0]\(0)
    );
\vga_sync.vga_dbg[data][0][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF00110000"
    )
        port map (
      I0 => sw(3),
      I1 => sw(2),
      I2 => sw(1),
      I3 => \vga_sync.vga_dbg[data][0][7]_i_2_n_0\,
      I4 => \vga_out[sync][active]\,
      I5 => \vga_out[data][0]\(1),
      O => \vga_mire_data[0]\(1)
    );
\vga_sync.vga_dbg[data][0][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF00110000"
    )
        port map (
      I0 => sw(3),
      I1 => sw(2),
      I2 => sw(1),
      I3 => \vga_sync.vga_dbg[data][0][7]_i_2_n_0\,
      I4 => \vga_out[sync][active]\,
      I5 => \vga_out[data][0]\(2),
      O => \vga_mire_data[0]\(2)
    );
\vga_sync.vga_dbg[data][0][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF00110000"
    )
        port map (
      I0 => sw(3),
      I1 => sw(2),
      I2 => sw(1),
      I3 => \vga_sync.vga_dbg[data][0][7]_i_2_n_0\,
      I4 => \vga_out[sync][active]\,
      I5 => \vga_out[data][0]\(3),
      O => \vga_mire_data[0]\(3)
    );
\vga_sync.vga_dbg[data][0][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF00110000"
    )
        port map (
      I0 => sw(3),
      I1 => sw(2),
      I2 => sw(1),
      I3 => \vga_sync.vga_dbg[data][0][7]_i_2_n_0\,
      I4 => \vga_out[sync][active]\,
      I5 => \vga_out[data][0]\(4),
      O => \vga_mire_data[0]\(4)
    );
\vga_sync.vga_dbg[data][0][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF00110000"
    )
        port map (
      I0 => sw(3),
      I1 => sw(2),
      I2 => sw(1),
      I3 => \vga_sync.vga_dbg[data][0][7]_i_2_n_0\,
      I4 => \vga_out[sync][active]\,
      I5 => \vga_out[data][0]\(5),
      O => \vga_mire_data[0]\(5)
    );
\vga_sync.vga_dbg[data][0][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF00110000"
    )
        port map (
      I0 => sw(3),
      I1 => sw(2),
      I2 => sw(1),
      I3 => \vga_sync.vga_dbg[data][0][7]_i_2_n_0\,
      I4 => \vga_out[sync][active]\,
      I5 => \vga_out[data][0]\(6),
      O => \vga_mire_data[0]\(6)
    );
\vga_sync.vga_dbg[data][0][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF00110000"
    )
        port map (
      I0 => sw(3),
      I1 => sw(2),
      I2 => sw(1),
      I3 => \vga_sync.vga_dbg[data][0][7]_i_2_n_0\,
      I4 => \vga_out[sync][active]\,
      I5 => \vga_out[data][0]\(7),
      O => \vga_mire_data[0]\(7)
    );
\vga_sync.vga_dbg[data][0][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sw(0),
      I1 => \vga_sync.vga_dbg[data][0][7]_i_3_n_0\,
      O => \vga_sync.vga_dbg[data][0][7]_i_2_n_0\
    );
\vga_sync.vga_dbg[data][0][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => p_1_in(2),
      I1 => p_1_in(4),
      I2 => p_1_in(0),
      I3 => p_1_in(1),
      I4 => p_1_in(3),
      I5 => sw(1),
      O => \vga_sync.vga_dbg[data][0][7]_i_3_n_0\
    );
\vga_sync.vga_dbg[data][1][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF00110000"
    )
        port map (
      I0 => sw(3),
      I1 => sw(2),
      I2 => sw(1),
      I3 => \vga_sync.vga_dbg[data][1][7]_i_2_n_0\,
      I4 => \vga_out[sync][active]\,
      I5 => \vga_out[data][0]\(0),
      O => \vga_mire_data[1]\(0)
    );
\vga_sync.vga_dbg[data][1][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF00110000"
    )
        port map (
      I0 => sw(3),
      I1 => sw(2),
      I2 => sw(1),
      I3 => \vga_sync.vga_dbg[data][1][7]_i_2_n_0\,
      I4 => \vga_out[sync][active]\,
      I5 => \vga_out[data][0]\(1),
      O => \vga_mire_data[1]\(1)
    );
\vga_sync.vga_dbg[data][1][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF00110000"
    )
        port map (
      I0 => sw(3),
      I1 => sw(2),
      I2 => sw(1),
      I3 => \vga_sync.vga_dbg[data][1][7]_i_2_n_0\,
      I4 => \vga_out[sync][active]\,
      I5 => \vga_out[data][0]\(2),
      O => \vga_mire_data[1]\(2)
    );
\vga_sync.vga_dbg[data][1][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF00110000"
    )
        port map (
      I0 => sw(3),
      I1 => sw(2),
      I2 => sw(1),
      I3 => \vga_sync.vga_dbg[data][1][7]_i_2_n_0\,
      I4 => \vga_out[sync][active]\,
      I5 => \vga_out[data][0]\(3),
      O => \vga_mire_data[1]\(3)
    );
\vga_sync.vga_dbg[data][1][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF00110000"
    )
        port map (
      I0 => sw(3),
      I1 => sw(2),
      I2 => sw(1),
      I3 => \vga_sync.vga_dbg[data][1][7]_i_2_n_0\,
      I4 => \vga_out[sync][active]\,
      I5 => \vga_out[data][0]\(4),
      O => \vga_mire_data[1]\(4)
    );
\vga_sync.vga_dbg[data][1][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF00110000"
    )
        port map (
      I0 => sw(3),
      I1 => sw(2),
      I2 => sw(1),
      I3 => \vga_sync.vga_dbg[data][1][7]_i_2_n_0\,
      I4 => \vga_out[sync][active]\,
      I5 => \vga_out[data][0]\(5),
      O => \vga_mire_data[1]\(5)
    );
\vga_sync.vga_dbg[data][1][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF00110000"
    )
        port map (
      I0 => sw(3),
      I1 => sw(2),
      I2 => sw(1),
      I3 => \vga_sync.vga_dbg[data][1][7]_i_2_n_0\,
      I4 => \vga_out[sync][active]\,
      I5 => \vga_out[data][0]\(6),
      O => \vga_mire_data[1]\(6)
    );
\vga_sync.vga_dbg[data][1][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF00110000"
    )
        port map (
      I0 => sw(3),
      I1 => sw(2),
      I2 => sw(1),
      I3 => \vga_sync.vga_dbg[data][1][7]_i_2_n_0\,
      I4 => \vga_out[sync][active]\,
      I5 => \vga_out[data][0]\(7),
      O => \vga_mire_data[1]\(7)
    );
\vga_sync.vga_dbg[data][1][7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sw(0),
      I1 => sw(1),
      I2 => \vga_sync.vga_dbg[data][1][7]_i_3_n_0\,
      O => \vga_sync.vga_dbg[data][1][7]_i_2_n_0\
    );
\vga_sync.vga_dbg[data][1][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => p_0_in(5),
      I1 => p_0_in(4),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(3),
      I5 => p_0_in(2),
      O => \vga_sync.vga_dbg[data][1][7]_i_3_n_0\
    );
\vga_sync.vga_dbg[data][2][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF10100000"
    )
        port map (
      I0 => sw(3),
      I1 => sw(2),
      I2 => sw(0),
      I3 => sw(1),
      I4 => \vga_out[sync][active]\,
      I5 => \vga_out[data][0]\(0),
      O => \vga_mire_data[2]\(0)
    );
\vga_sync.vga_dbg[data][2][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF10100000"
    )
        port map (
      I0 => sw(3),
      I1 => sw(2),
      I2 => sw(0),
      I3 => sw(1),
      I4 => \vga_out[sync][active]\,
      I5 => \vga_out[data][0]\(1),
      O => \vga_mire_data[2]\(1)
    );
\vga_sync.vga_dbg[data][2][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF10100000"
    )
        port map (
      I0 => sw(3),
      I1 => sw(2),
      I2 => sw(0),
      I3 => sw(1),
      I4 => \vga_out[sync][active]\,
      I5 => \vga_out[data][0]\(2),
      O => \vga_mire_data[2]\(2)
    );
\vga_sync.vga_dbg[data][2][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF10100000"
    )
        port map (
      I0 => sw(3),
      I1 => sw(2),
      I2 => sw(0),
      I3 => sw(1),
      I4 => \vga_out[sync][active]\,
      I5 => \vga_out[data][0]\(3),
      O => \vga_mire_data[2]\(3)
    );
\vga_sync.vga_dbg[data][2][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF10100000"
    )
        port map (
      I0 => sw(3),
      I1 => sw(2),
      I2 => sw(0),
      I3 => sw(1),
      I4 => \vga_out[sync][active]\,
      I5 => \vga_out[data][0]\(4),
      O => \vga_mire_data[2]\(4)
    );
\vga_sync.vga_dbg[data][2][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF10100000"
    )
        port map (
      I0 => sw(3),
      I1 => sw(2),
      I2 => sw(0),
      I3 => sw(1),
      I4 => \vga_out[sync][active]\,
      I5 => \vga_out[data][0]\(5),
      O => \vga_mire_data[2]\(5)
    );
\vga_sync.vga_dbg[data][2][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF10100000"
    )
        port map (
      I0 => sw(3),
      I1 => sw(2),
      I2 => sw(0),
      I3 => sw(1),
      I4 => \vga_out[sync][active]\,
      I5 => \vga_out[data][0]\(6),
      O => \vga_mire_data[2]\(6)
    );
\vga_sync.vga_dbg[data][2][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF10100000"
    )
        port map (
      I0 => sw(3),
      I1 => sw(2),
      I2 => sw(0),
      I3 => sw(1),
      I4 => \vga_out[sync][active]\,
      I5 => \vga_out[data][0]\(7),
      O => \vga_mire_data[2]\(7)
    );
\vga_sync.vga_dbg_reg[data][0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \vga_mire_data[0]\(0),
      Q => \vga_sync.vga_dbg_reg[data_n_0_][0]\(0),
      R => '0'
    );
\vga_sync.vga_dbg_reg[data][0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \vga_mire_data[0]\(1),
      Q => \vga_sync.vga_dbg_reg[data_n_0_][0]\(1),
      R => '0'
    );
\vga_sync.vga_dbg_reg[data][0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \vga_mire_data[0]\(2),
      Q => \vga_sync.vga_dbg_reg[data_n_0_][0]\(2),
      R => '0'
    );
\vga_sync.vga_dbg_reg[data][0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \vga_mire_data[0]\(3),
      Q => \vga_sync.vga_dbg_reg[data_n_0_][0]\(3),
      R => '0'
    );
\vga_sync.vga_dbg_reg[data][0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \vga_mire_data[0]\(4),
      Q => \vga_sync.vga_dbg_reg[data_n_0_][0]\(4),
      R => '0'
    );
\vga_sync.vga_dbg_reg[data][0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \vga_mire_data[0]\(5),
      Q => \vga_sync.vga_dbg_reg[data_n_0_][0]\(5),
      R => '0'
    );
\vga_sync.vga_dbg_reg[data][0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \vga_mire_data[0]\(6),
      Q => \vga_sync.vga_dbg_reg[data_n_0_][0]\(6),
      R => '0'
    );
\vga_sync.vga_dbg_reg[data][0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \vga_mire_data[0]\(7),
      Q => \vga_sync.vga_dbg_reg[data_n_0_][0]\(7),
      R => '0'
    );
\vga_sync.vga_dbg_reg[data][1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \vga_mire_data[1]\(0),
      Q => \vga_sync.vga_dbg_reg[data_n_0_][1]\(0),
      R => '0'
    );
\vga_sync.vga_dbg_reg[data][1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \vga_mire_data[1]\(1),
      Q => \vga_sync.vga_dbg_reg[data_n_0_][1]\(1),
      R => '0'
    );
\vga_sync.vga_dbg_reg[data][1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \vga_mire_data[1]\(2),
      Q => \vga_sync.vga_dbg_reg[data_n_0_][1]\(2),
      R => '0'
    );
\vga_sync.vga_dbg_reg[data][1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \vga_mire_data[1]\(3),
      Q => \vga_sync.vga_dbg_reg[data_n_0_][1]\(3),
      R => '0'
    );
\vga_sync.vga_dbg_reg[data][1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \vga_mire_data[1]\(4),
      Q => \vga_sync.vga_dbg_reg[data_n_0_][1]\(4),
      R => '0'
    );
\vga_sync.vga_dbg_reg[data][1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \vga_mire_data[1]\(5),
      Q => \vga_sync.vga_dbg_reg[data_n_0_][1]\(5),
      R => '0'
    );
\vga_sync.vga_dbg_reg[data][1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \vga_mire_data[1]\(6),
      Q => \vga_sync.vga_dbg_reg[data_n_0_][1]\(6),
      R => '0'
    );
\vga_sync.vga_dbg_reg[data][1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \vga_mire_data[1]\(7),
      Q => \vga_sync.vga_dbg_reg[data_n_0_][1]\(7),
      R => '0'
    );
\vga_sync.vga_dbg_reg[data][2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \vga_mire_data[2]\(0),
      Q => \vga_sync.vga_dbg_reg[data_n_0_][2]\(0),
      R => '0'
    );
\vga_sync.vga_dbg_reg[data][2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \vga_mire_data[2]\(1),
      Q => \vga_sync.vga_dbg_reg[data_n_0_][2]\(1),
      R => '0'
    );
\vga_sync.vga_dbg_reg[data][2][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \vga_mire_data[2]\(2),
      Q => \vga_sync.vga_dbg_reg[data_n_0_][2]\(2),
      R => '0'
    );
\vga_sync.vga_dbg_reg[data][2][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \vga_mire_data[2]\(3),
      Q => \vga_sync.vga_dbg_reg[data_n_0_][2]\(3),
      R => '0'
    );
\vga_sync.vga_dbg_reg[data][2][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \vga_mire_data[2]\(4),
      Q => \vga_sync.vga_dbg_reg[data_n_0_][2]\(4),
      R => '0'
    );
\vga_sync.vga_dbg_reg[data][2][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \vga_mire_data[2]\(5),
      Q => \vga_sync.vga_dbg_reg[data_n_0_][2]\(5),
      R => '0'
    );
\vga_sync.vga_dbg_reg[data][2][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \vga_mire_data[2]\(6),
      Q => \vga_sync.vga_dbg_reg[data_n_0_][2]\(6),
      R => '0'
    );
\vga_sync.vga_dbg_reg[data][2][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_display,
      CE => '1',
      D => \vga_mire_data[2]\(7),
      Q => \vga_sync.vga_dbg_reg[data_n_0_][2]\(7),
      R => '0'
    );
we_fifo_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/cnt\(1),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/cnt\(0),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_RESET_reg_n_0\,
      O => we_fifo_i_1_n_0
    );
\we_fifo_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/D_PHY_RESET_reg_n_0\,
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/cnt\(1),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/cnt\(0),
      O => \we_fifo_i_1__0_n_0\
    );
\word_d0_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q\(8),
      O => \word_d0_carry__0_i_1_n_0\
    );
\word_d0_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q\(7),
      O => \word_d0_carry__0_i_2_n_0\
    );
\word_d0_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q\(6),
      O => \word_d0_carry__0_i_3_n_0\
    );
\word_d0_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q\(5),
      O => \word_d0_carry__0_i_4_n_0\
    );
\word_d0_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q\(12),
      O => \word_d0_carry__1_i_1_n_0\
    );
\word_d0_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q\(11),
      O => \word_d0_carry__1_i_2_n_0\
    );
\word_d0_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q\(10),
      O => \word_d0_carry__1_i_3_n_0\
    );
\word_d0_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q\(9),
      O => \word_d0_carry__1_i_4_n_0\
    );
\word_d0_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q\(15),
      O => \word_d0_carry__2_i_1_n_0\
    );
\word_d0_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q\(14),
      O => \word_d0_carry__2_i_2_n_0\
    );
\word_d0_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q\(13),
      O => \word_d0_carry__2_i_3_n_0\
    );
word_d0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q\(4),
      O => word_d0_carry_i_1_n_0
    );
word_d0_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q\(3),
      O => word_d0_carry_i_2_n_0
    );
word_d0_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q\(2),
      O => word_d0_carry_i_3_n_0
    );
word_d0_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q\(1),
      O => word_d0_carry_i_4_n_0
    );
\word_q[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q\(0),
      I1 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(3),
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d\(0)
    );
\word_q[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(3),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__1_n_6\,
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d\(10)
    );
\word_q[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(3),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__1_n_5\,
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d\(11)
    );
\word_q[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(3),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__1_n_4\,
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d\(12)
    );
\word_q[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(3),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__2_n_7\,
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d\(13)
    );
\word_q[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(3),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__2_n_6\,
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d\(14)
    );
\word_q[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00808000008080"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(3),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[valid_n_0_]\,
      I2 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(1),
      I3 => \word_q[15]_i_3_n_0\,
      I4 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      I5 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(2),
      O => \word_q[15]_i_1_n_0\
    );
\word_q[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(3),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__2_n_5\,
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d\(15)
    );
\word_q[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_\(25),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_\(27),
      I2 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_\(29),
      I3 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(1),
      I4 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_\(24),
      I5 => \word_q[15]_i_4_n_0\,
      O => \word_q[15]_i_3_n_0\
    );
\word_q[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_\(26),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_\(28),
      O => \word_q[15]_i_4_n_0\
    );
\word_q[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(3),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry_n_7\,
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d\(1)
    );
\word_q[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(3),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry_n_6\,
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d\(2)
    );
\word_q[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(3),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry_n_5\,
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d\(3)
    );
\word_q[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(3),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry_n_4\,
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d\(4)
    );
\word_q[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(3),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__0_n_7\,
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d\(5)
    );
\word_q[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(3),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__0_n_6\,
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d\(6)
    );
\word_q[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__0_n_5\,
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d\(7)
    );
\word_q[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(3),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__0_n_4\,
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d\(8)
    );
\word_q[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state]\(0),
      I1 => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__1_n_7\,
      O => \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_MC_HDMI_proc_0_0_MC_HDMI_proc is
  port (
    led : out STD_LOGIC_VECTOR ( 3 downto 0 );
    hdmi_TMDS_Clk_p : out STD_LOGIC;
    hdmi_TMDS_Clk_n : out STD_LOGIC;
    hdmi_TMDS_Data_p : out STD_LOGIC_VECTOR ( 2 downto 0 );
    hdmi_TMDS_Data_n : out STD_LOGIC_VECTOR ( 2 downto 0 );
    btn : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sw : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk_display : in STD_LOGIC;
    clk_camera : in STD_LOGIC;
    clk_hdmi : in STD_LOGIC;
    D_PHY_CLK_N : in STD_LOGIC;
    D_PHY_CLK_P : in STD_LOGIC;
    D_PHY_DATA_N : in STD_LOGIC_VECTOR ( 0 to 1 );
    D_PHY_DATA_P : in STD_LOGIC_VECTOR ( 0 to 1 );
    D_PHY_LP_CLK_N : in STD_LOGIC;
    D_PHY_LP_CLK_P : in STD_LOGIC;
    D_PHY_LP_DATA_N : in STD_LOGIC_VECTOR ( 0 to 1 );
    D_PHY_LP_DATA_P : in STD_LOGIC_VECTOR ( 0 to 1 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_MC_HDMI_proc_0_0_MC_HDMI_proc : entity is "MC_HDMI_proc";
end system_MC_HDMI_proc_0_0_MC_HDMI_proc;

architecture STRUCTURE of system_MC_HDMI_proc_0_0_MC_HDMI_proc is
  signal btn_q : STD_LOGIC;
  signal camera_mem_data : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \display_mem_ctl[en]\ : STD_LOGIC;
  signal img_in_rsc_radr : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal img_out_rsc_wadr : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \proc_camera_mem_ctl[en]\ : STD_LOGIC;
  signal proc_display_mem_data : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \reset_auto.cpt[10]_i_2_n_0\ : STD_LOGIC;
  signal \reset_auto.cpt_reg\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal reset_i_2_n_0 : STD_LOGIC;
  signal rst : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal NLW_proc_img_in_triosy_lz_UNCONNECTED : STD_LOGIC;
  signal NLW_proc_img_out_triosy_lz_UNCONNECTED : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \reset_auto.cpt[1]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \reset_auto.cpt[2]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \reset_auto.cpt[3]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \reset_auto.cpt[4]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \reset_auto.cpt[6]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \reset_auto.cpt[7]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \reset_auto.cpt[8]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \reset_auto.cpt[9]_i_1\ : label is "soft_lutpair0";
begin
cam: entity work.system_MC_HDMI_proc_0_0_MC_HDMI_RAM
     port map (
      D_PHY_CLK_N => D_PHY_CLK_N,
      D_PHY_CLK_P => D_PHY_CLK_P,
      D_PHY_DATA_N(0 to 1) => D_PHY_DATA_N(0 to 1),
      D_PHY_DATA_P(0 to 1) => D_PHY_DATA_P(0 to 1),
      D_PHY_LP_CLK_N => D_PHY_LP_CLK_N,
      D_PHY_LP_CLK_P => D_PHY_LP_CLK_P,
      D_PHY_LP_DATA_N(0 to 1) => D_PHY_LP_DATA_N(0 to 1),
      D_PHY_LP_DATA_P(0 to 1) => D_PHY_LP_DATA_P(0 to 1),
      btn(3 downto 0) => btn(3 downto 0),
      bypass => btn(1),
      clk_camera => clk_camera,
      clk_display => clk_display,
      clk_hdmi => clk_hdmi,
      clk_proc => clk_display,
      hdmi_TMDS_Clk_n => hdmi_TMDS_Clk_n,
      hdmi_TMDS_Clk_p => hdmi_TMDS_Clk_p,
      hdmi_TMDS_Data_n(2 downto 0) => hdmi_TMDS_Data_n(2 downto 0),
      hdmi_TMDS_Data_p(2 downto 0) => hdmi_TMDS_Data_p(2 downto 0),
      led(3 downto 0) => led(3 downto 0),
      \proc_camera_mem_ctl[addr]\(21 downto 17) => B"00000",
      \proc_camera_mem_ctl[addr]\(16 downto 0) => img_in_rsc_radr(16 downto 0),
      \proc_camera_mem_ctl[en]\ => \proc_camera_mem_ctl[en]\,
      \proc_camera_mem_ctl[we]\ => '0',
      proc_camera_mem_data(7 downto 0) => camera_mem_data(7 downto 0),
      \proc_display_mem_ctl[addr]\(21 downto 17) => B"00000",
      \proc_display_mem_ctl[addr]\(16 downto 0) => img_out_rsc_wadr(16 downto 0),
      \proc_display_mem_ctl[en]\ => \display_mem_ctl[en]\,
      \proc_display_mem_ctl[we]\ => \display_mem_ctl[en]\,
      proc_display_mem_data(7 downto 0) => proc_display_mem_data(7 downto 0),
      sw(3 downto 0) => sw(3 downto 0)
    );
proc: entity work.system_MC_HDMI_proc_0_0_ImgProcTest
     port map (
      clk => clk_display,
      img_in_rsc_q(7 downto 0) => camera_mem_data(7 downto 0),
      img_in_rsc_radr(16 downto 0) => img_in_rsc_radr(16 downto 0),
      img_in_rsc_re => \proc_camera_mem_ctl[en]\,
      img_in_triosy_lz => NLW_proc_img_in_triosy_lz_UNCONNECTED,
      img_out_rsc_d(7 downto 0) => proc_display_mem_data(7 downto 0),
      img_out_rsc_wadr(16 downto 0) => img_out_rsc_wadr(16 downto 0),
      img_out_rsc_we => \display_mem_ctl[en]\,
      img_out_triosy_lz => NLW_proc_img_out_triosy_lz_UNCONNECTED,
      rst => rst
    );
\reset_auto.btn_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => clk_display,
      CE => '1',
      D => btn(0),
      Q => btn_q,
      R => '0'
    );
\reset_auto.cpt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \reset_auto.cpt_reg\(0),
      O => p_0_in(0)
    );
\reset_auto.cpt[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \reset_auto.cpt_reg\(8),
      I1 => \reset_auto.cpt_reg\(6),
      I2 => \reset_auto.cpt[10]_i_2_n_0\,
      I3 => \reset_auto.cpt_reg\(7),
      I4 => \reset_auto.cpt_reg\(9),
      I5 => \reset_auto.cpt_reg\(10),
      O => p_0_in(10)
    );
\reset_auto.cpt[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \reset_auto.cpt_reg\(5),
      I1 => \reset_auto.cpt_reg\(3),
      I2 => \reset_auto.cpt_reg\(1),
      I3 => \reset_auto.cpt_reg\(0),
      I4 => \reset_auto.cpt_reg\(2),
      I5 => \reset_auto.cpt_reg\(4),
      O => \reset_auto.cpt[10]_i_2_n_0\
    );
\reset_auto.cpt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reset_auto.cpt_reg\(0),
      I1 => \reset_auto.cpt_reg\(1),
      O => p_0_in(1)
    );
\reset_auto.cpt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \reset_auto.cpt_reg\(0),
      I1 => \reset_auto.cpt_reg\(1),
      I2 => \reset_auto.cpt_reg\(2),
      O => p_0_in(2)
    );
\reset_auto.cpt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \reset_auto.cpt_reg\(1),
      I1 => \reset_auto.cpt_reg\(0),
      I2 => \reset_auto.cpt_reg\(2),
      I3 => \reset_auto.cpt_reg\(3),
      O => p_0_in(3)
    );
\reset_auto.cpt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \reset_auto.cpt_reg\(2),
      I1 => \reset_auto.cpt_reg\(0),
      I2 => \reset_auto.cpt_reg\(1),
      I3 => \reset_auto.cpt_reg\(3),
      I4 => \reset_auto.cpt_reg\(4),
      O => p_0_in(4)
    );
\reset_auto.cpt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \reset_auto.cpt_reg\(3),
      I1 => \reset_auto.cpt_reg\(1),
      I2 => \reset_auto.cpt_reg\(0),
      I3 => \reset_auto.cpt_reg\(2),
      I4 => \reset_auto.cpt_reg\(4),
      I5 => \reset_auto.cpt_reg\(5),
      O => p_0_in(5)
    );
\reset_auto.cpt[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reset_auto.cpt[10]_i_2_n_0\,
      I1 => \reset_auto.cpt_reg\(6),
      O => p_0_in(6)
    );
\reset_auto.cpt[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \reset_auto.cpt[10]_i_2_n_0\,
      I1 => \reset_auto.cpt_reg\(6),
      I2 => \reset_auto.cpt_reg\(7),
      O => p_0_in(7)
    );
\reset_auto.cpt[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \reset_auto.cpt_reg\(6),
      I1 => \reset_auto.cpt[10]_i_2_n_0\,
      I2 => \reset_auto.cpt_reg\(7),
      I3 => \reset_auto.cpt_reg\(8),
      O => p_0_in(8)
    );
\reset_auto.cpt[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \reset_auto.cpt_reg\(7),
      I1 => \reset_auto.cpt[10]_i_2_n_0\,
      I2 => \reset_auto.cpt_reg\(6),
      I3 => \reset_auto.cpt_reg\(8),
      I4 => \reset_auto.cpt_reg\(9),
      O => p_0_in(9)
    );
\reset_auto.cpt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_display,
      CE => sel,
      D => p_0_in(0),
      Q => \reset_auto.cpt_reg\(0),
      R => btn_q
    );
\reset_auto.cpt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_display,
      CE => sel,
      D => p_0_in(10),
      Q => \reset_auto.cpt_reg\(10),
      R => btn_q
    );
\reset_auto.cpt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_display,
      CE => sel,
      D => p_0_in(1),
      Q => \reset_auto.cpt_reg\(1),
      R => btn_q
    );
\reset_auto.cpt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_display,
      CE => sel,
      D => p_0_in(2),
      Q => \reset_auto.cpt_reg\(2),
      R => btn_q
    );
\reset_auto.cpt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_display,
      CE => sel,
      D => p_0_in(3),
      Q => \reset_auto.cpt_reg\(3),
      R => btn_q
    );
\reset_auto.cpt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_display,
      CE => sel,
      D => p_0_in(4),
      Q => \reset_auto.cpt_reg\(4),
      R => btn_q
    );
\reset_auto.cpt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_display,
      CE => sel,
      D => p_0_in(5),
      Q => \reset_auto.cpt_reg\(5),
      R => btn_q
    );
\reset_auto.cpt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_display,
      CE => sel,
      D => p_0_in(6),
      Q => \reset_auto.cpt_reg\(6),
      R => btn_q
    );
\reset_auto.cpt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_display,
      CE => sel,
      D => p_0_in(7),
      Q => \reset_auto.cpt_reg\(7),
      R => btn_q
    );
\reset_auto.cpt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_display,
      CE => sel,
      D => p_0_in(8),
      Q => \reset_auto.cpt_reg\(8),
      R => btn_q
    );
\reset_auto.cpt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_display,
      CE => sel,
      D => p_0_in(9),
      Q => \reset_auto.cpt_reg\(9),
      R => btn_q
    );
reset_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => reset_i_2_n_0,
      I1 => \reset_auto.cpt_reg\(2),
      I2 => \reset_auto.cpt_reg\(1),
      I3 => \reset_auto.cpt_reg\(0),
      I4 => \reset_auto.cpt_reg\(4),
      I5 => \reset_auto.cpt_reg\(10),
      O => sel
    );
reset_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \reset_auto.cpt_reg\(7),
      I1 => \reset_auto.cpt_reg\(8),
      I2 => \reset_auto.cpt_reg\(9),
      I3 => \reset_auto.cpt_reg\(6),
      I4 => \reset_auto.cpt_reg\(3),
      I5 => \reset_auto.cpt_reg\(5),
      O => reset_i_2_n_0
    );
reset_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_display,
      CE => '1',
      D => sel,
      Q => rst,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_MC_HDMI_proc_0_0 is
  port (
    led : out STD_LOGIC_VECTOR ( 3 downto 0 );
    btn : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sw : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk_display : in STD_LOGIC;
    clk_camera : in STD_LOGIC;
    clk_hdmi : in STD_LOGIC;
    hdmi_TMDS_Clk_p : out STD_LOGIC;
    hdmi_TMDS_Clk_n : out STD_LOGIC;
    hdmi_TMDS_Data_p : out STD_LOGIC_VECTOR ( 2 downto 0 );
    hdmi_TMDS_Data_n : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D_PHY_CLK_N : in STD_LOGIC;
    D_PHY_CLK_P : in STD_LOGIC;
    D_PHY_DATA_N : in STD_LOGIC_VECTOR ( 0 to 1 );
    D_PHY_DATA_P : in STD_LOGIC_VECTOR ( 0 to 1 );
    D_PHY_LP_CLK_N : in STD_LOGIC;
    D_PHY_LP_CLK_P : in STD_LOGIC;
    D_PHY_LP_DATA_N : in STD_LOGIC_VECTOR ( 0 to 1 );
    D_PHY_LP_DATA_P : in STD_LOGIC_VECTOR ( 0 to 1 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of system_MC_HDMI_proc_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of system_MC_HDMI_proc_0_0 : entity is "system_MC_HDMI_proc_0_0,MC_HDMI_proc,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of system_MC_HDMI_proc_0_0 : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of system_MC_HDMI_proc_0_0 : entity is "package_project";
  attribute x_core_info : string;
  attribute x_core_info of system_MC_HDMI_proc_0_0 : entity is "MC_HDMI_proc,Vivado 2020.2";
end system_MC_HDMI_proc_0_0;

architecture STRUCTURE of system_MC_HDMI_proc_0_0 is
  attribute x_interface_info : string;
  attribute x_interface_info of D_PHY_CLK_N : signal is "xilinx.com:signal:clock:1.0 D_PHY_CLK_N CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of D_PHY_CLK_N : signal is "XIL_INTERFACENAME D_PHY_CLK_N, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN system_D_PHY_CLK_N, INSERT_VIP 0";
  attribute x_interface_info of D_PHY_CLK_P : signal is "xilinx.com:signal:clock:1.0 D_PHY_CLK_P CLK";
  attribute x_interface_parameter of D_PHY_CLK_P : signal is "XIL_INTERFACENAME D_PHY_CLK_P, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN system_D_PHY_CLK_P, INSERT_VIP 0";
  attribute x_interface_info of D_PHY_LP_CLK_N : signal is "xilinx.com:signal:clock:1.0 D_PHY_LP_CLK_N CLK";
  attribute x_interface_parameter of D_PHY_LP_CLK_N : signal is "XIL_INTERFACENAME D_PHY_LP_CLK_N, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN system_D_PHY_LP_CLK_N, INSERT_VIP 0";
  attribute x_interface_info of D_PHY_LP_CLK_P : signal is "xilinx.com:signal:clock:1.0 D_PHY_LP_CLK_P CLK";
  attribute x_interface_parameter of D_PHY_LP_CLK_P : signal is "XIL_INTERFACENAME D_PHY_LP_CLK_P, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN system_D_PHY_LP_CLK_P, INSERT_VIP 0";
  attribute x_interface_info of hdmi_TMDS_Clk_n : signal is "xilinx.com:signal:clock:1.0 hdmi_TMDS_Clk_n CLK";
  attribute x_interface_parameter of hdmi_TMDS_Clk_n : signal is "XIL_INTERFACENAME hdmi_TMDS_Clk_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN system_MC_HDMI_proc_0_0_hdmi_TMDS_Clk_n, INSERT_VIP 0";
  attribute x_interface_info of hdmi_TMDS_Clk_p : signal is "xilinx.com:signal:clock:1.0 hdmi_TMDS_Clk_p CLK";
  attribute x_interface_parameter of hdmi_TMDS_Clk_p : signal is "XIL_INTERFACENAME hdmi_TMDS_Clk_p, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN system_MC_HDMI_proc_0_0_hdmi_TMDS_Clk_p, INSERT_VIP 0";
begin
U0: entity work.system_MC_HDMI_proc_0_0_MC_HDMI_proc
     port map (
      D_PHY_CLK_N => D_PHY_CLK_N,
      D_PHY_CLK_P => D_PHY_CLK_P,
      D_PHY_DATA_N(0 to 1) => D_PHY_DATA_N(0 to 1),
      D_PHY_DATA_P(0 to 1) => D_PHY_DATA_P(0 to 1),
      D_PHY_LP_CLK_N => D_PHY_LP_CLK_N,
      D_PHY_LP_CLK_P => D_PHY_LP_CLK_P,
      D_PHY_LP_DATA_N(0 to 1) => D_PHY_LP_DATA_N(0 to 1),
      D_PHY_LP_DATA_P(0 to 1) => D_PHY_LP_DATA_P(0 to 1),
      btn(3 downto 0) => btn(3 downto 0),
      clk_camera => clk_camera,
      clk_display => clk_display,
      clk_hdmi => clk_hdmi,
      hdmi_TMDS_Clk_n => hdmi_TMDS_Clk_n,
      hdmi_TMDS_Clk_p => hdmi_TMDS_Clk_p,
      hdmi_TMDS_Data_n(2 downto 0) => hdmi_TMDS_Data_n(2 downto 0),
      hdmi_TMDS_Data_p(2 downto 0) => hdmi_TMDS_Data_p(2 downto 0),
      led(3 downto 0) => led(3 downto 0),
      sw(3 downto 0) => sw(3 downto 0)
    );
end STRUCTURE;
