/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [2:0] _01_;
  reg [4:0] _02_;
  reg [7:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire [9:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire [13:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [4:0] celloutsig_0_21z;
  reg [11:0] celloutsig_0_22z;
  wire [8:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [7:0] celloutsig_0_31z;
  wire [2:0] celloutsig_0_32z;
  wire [9:0] celloutsig_0_33z;
  wire [6:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [16:0] celloutsig_0_37z;
  wire [4:0] celloutsig_0_3z;
  wire [10:0] celloutsig_0_42z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_77z;
  wire [16:0] celloutsig_0_7z;
  wire celloutsig_0_82z;
  wire [9:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  reg [4:0] celloutsig_1_14z;
  wire [16:0] celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [6:0] celloutsig_1_3z;
  wire [9:0] celloutsig_1_5z;
  wire [6:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = !(in_data[95] ? in_data[16] : in_data[43]);
  assign celloutsig_0_1z = !(in_data[71] ? in_data[65] : in_data[47]);
  assign celloutsig_0_25z = !(celloutsig_0_23z[3] ? celloutsig_0_0z : celloutsig_0_3z[2]);
  assign celloutsig_0_5z = ~(celloutsig_0_2z | celloutsig_0_0z);
  assign celloutsig_0_6z = ~(celloutsig_0_0z | celloutsig_0_4z);
  assign celloutsig_0_82z = ~(celloutsig_0_37z[15] | celloutsig_0_12z[2]);
  assign celloutsig_1_0z = ~(in_data[118] | in_data[132]);
  assign celloutsig_1_10z = ~(celloutsig_1_9z | celloutsig_1_7z[1]);
  assign celloutsig_0_18z = ~(celloutsig_0_16z | celloutsig_0_13z[5]);
  assign celloutsig_0_9z = ~((celloutsig_0_2z | celloutsig_0_2z) & (celloutsig_0_7z[14] | celloutsig_0_2z));
  assign celloutsig_0_77z = celloutsig_0_28z ^ celloutsig_0_1z;
  assign celloutsig_0_10z = celloutsig_0_7z[2] ^ celloutsig_0_0z;
  assign celloutsig_0_24z = celloutsig_0_23z[3] ^ celloutsig_0_0z;
  assign celloutsig_0_29z = celloutsig_0_5z ^ in_data[89];
  reg [2:0] _18_;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _18_ <= 3'h0;
    else _18_ <= { celloutsig_0_12z[2], celloutsig_0_12z[2], celloutsig_0_12z[0] };
  assign { _00_, _01_[1:0] } = _18_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 5'h00;
    else _02_ <= { celloutsig_1_3z[3], celloutsig_1_1z };
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _03_ <= 8'h00;
    else _03_ <= { celloutsig_0_8z[9:4], celloutsig_0_4z, celloutsig_0_10z };
  assign celloutsig_0_42z = { celloutsig_0_7z[7:6], celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_27z, celloutsig_0_14z } / { 1'h1, celloutsig_0_23z[7:0], celloutsig_0_25z, celloutsig_0_6z };
  assign celloutsig_0_7z = { in_data[73:63], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_5z } / { 1'h1, celloutsig_0_3z[3:2], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_1_1z = in_data[160:157] / { 1'h1, in_data[165], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_7z = celloutsig_1_3z / { 1'h1, celloutsig_1_5z[6:1] };
  assign celloutsig_0_4z = { in_data[55:53], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z } >= { in_data[19:5], celloutsig_0_3z };
  assign celloutsig_1_8z = celloutsig_1_7z[5:3] >= celloutsig_1_3z[2:0];
  assign celloutsig_0_14z = { celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_1z } >= { celloutsig_0_13z[9:6], celloutsig_0_2z };
  assign celloutsig_0_15z = { in_data[19:5], celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_1z } >= { celloutsig_0_7z[16:5], celloutsig_0_5z, celloutsig_0_12z[2], celloutsig_0_12z[2], celloutsig_0_12z[0], celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_2z = in_data[47:19] >= { in_data[79:53], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_16z = { celloutsig_0_13z[9:7], celloutsig_0_6z } || { in_data[78:76], celloutsig_0_5z };
  assign celloutsig_0_20z = celloutsig_0_19z[10:8] || { celloutsig_0_7z[3], celloutsig_0_14z, celloutsig_0_5z };
  assign celloutsig_0_27z = { celloutsig_0_13z[5:3], celloutsig_0_16z } || { celloutsig_0_8z[6:5], celloutsig_0_10z, celloutsig_0_11z };
  assign celloutsig_0_28z = celloutsig_0_16z & ~(celloutsig_0_25z);
  assign celloutsig_0_37z = { celloutsig_0_34z[2], celloutsig_0_23z, celloutsig_0_4z, celloutsig_0_21z, celloutsig_0_35z } % { 1'h1, celloutsig_0_8z[8:3], celloutsig_0_8z };
  assign celloutsig_0_3z = in_data[10:6] % { 1'h1, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_19z = _02_ % { 1'h1, celloutsig_1_1z };
  assign celloutsig_0_32z = - { celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_29z };
  assign celloutsig_0_33z = - { in_data[22:19], celloutsig_0_6z, celloutsig_0_29z, celloutsig_0_27z, celloutsig_0_18z, celloutsig_0_0z, celloutsig_0_20z };
  assign celloutsig_1_3z = - in_data[119:113];
  assign celloutsig_1_5z = ~ { celloutsig_1_1z[3:1], celloutsig_1_3z };
  assign celloutsig_1_18z = ~ { celloutsig_1_5z[6:0], celloutsig_1_14z, celloutsig_1_8z, celloutsig_1_1z };
  assign celloutsig_0_35z = | { celloutsig_0_33z[9:8], celloutsig_0_20z };
  assign celloutsig_1_9z = | in_data[108:104];
  assign celloutsig_0_34z = { celloutsig_0_31z[4:1], celloutsig_0_12z[2], celloutsig_0_12z[2], celloutsig_0_12z[0] } >> { celloutsig_0_21z[4:1], celloutsig_0_32z };
  assign celloutsig_0_23z = celloutsig_0_8z[8:0] >> { celloutsig_0_22z[0], celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_21z, celloutsig_0_11z };
  assign celloutsig_0_31z = { celloutsig_0_10z, celloutsig_0_12z[2], celloutsig_0_12z[2], celloutsig_0_12z[0], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_24z, celloutsig_0_5z } ^ { celloutsig_0_22z[8:2], celloutsig_0_15z };
  assign celloutsig_0_8z = { celloutsig_0_7z[12:5], celloutsig_0_6z, celloutsig_0_0z } ^ { celloutsig_0_7z[11:3], celloutsig_0_5z };
  assign celloutsig_0_13z = { in_data[23:22], celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_12z[2], celloutsig_0_12z[2], celloutsig_0_12z[0] } ^ { celloutsig_0_8z[8:2], celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_19z = { celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_9z, _03_, celloutsig_0_4z, celloutsig_0_0z } ^ { celloutsig_0_8z[7:1], celloutsig_0_18z, celloutsig_0_12z[2], celloutsig_0_12z[2], celloutsig_0_12z[0], celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_16z };
  assign celloutsig_0_21z = celloutsig_0_13z[8:4] ^ { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_12z[2], celloutsig_0_12z[2], celloutsig_0_12z[0] };
  assign celloutsig_0_11z = ~((celloutsig_0_9z & celloutsig_0_4z) | celloutsig_0_8z[9]);
  always_latch
    if (clkin_data[64]) celloutsig_1_14z = 5'h00;
    else if (clkin_data[128]) celloutsig_1_14z = { celloutsig_1_5z[1:0], celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_8z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_22z = 12'h000;
    else if (clkin_data[96]) celloutsig_0_22z = { celloutsig_0_7z[10:2], celloutsig_0_12z[2], celloutsig_0_12z[2], celloutsig_0_12z[0] };
  assign { celloutsig_0_12z[0], celloutsig_0_12z[2] } = ~ { celloutsig_0_11z, celloutsig_0_2z };
  assign { out_data[32], out_data[49:47], out_data[44:34], out_data[45], out_data[54], out_data[56:55], out_data[51:50], out_data[46] } = ~ { celloutsig_0_77z, _00_, _01_[1:0], celloutsig_0_42z, celloutsig_0_28z, celloutsig_0_21z, celloutsig_0_20z };
  assign _01_[2] = _00_;
  assign celloutsig_0_12z[1] = celloutsig_0_12z[2];
  assign { out_data[144:128], out_data[100:96], out_data[53:52], out_data[33], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, out_data[56:55], out_data[45], celloutsig_0_82z };
endmodule
