Source Block: hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@387:409@HdlStmIf
        offload_sync_id_pending <= 1'b0;
      end
    end
  end

  generate if (ASYNC_SPI_CLK) begin

    wire spi_reset;
    ad_rst i_spi_resetn (
      .rst_async(up_sw_reset),
      .clk(spi_clk),
      .rst(spi_reset),
      .rstn()
    );
    assign spi_resetn = ~spi_reset;
  end else begin
    assign spi_resetn = ~up_sw_reset;
  end
  endgenerate

  assign cmd_fifo_in_valid = up_wreq_s == 1'b1 && up_waddr_s == 8'h38;
  assign cmd_fifo_in_data = up_wdata_s[15:0];


Diff Content:
- 399       .rstn()
- 400     );
+ 400       .rstn());

Clone Blocks:
