# do sim_tb.tcl
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:49:09 on Jul 10,2024
# vlog -reportprogress 300 ../Source/memory_access_control.sv 
# ** Error: (vlog-7) Failed to open design unit file "../Source/memory_access_control.sv" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 09:49:09 on Jul 10,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./sim_tb.tcl line 9
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog ../Source/memory_access_control.sv"
