$date
	Tue Dec 09 12:32:07 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var reg 1 ! clk $end
$var reg 1 " rst $end
$var real 1 # CPI $end
$var integer 32 $ INST_NUM [31:0] $end
$var real 1 % IPC $end
$var integer 32 & LAST_RD [31:0] $end
$var integer 32 ' end_time [31:0] $end
$var integer 32 ( start_time [31:0] $end
$var integer 32 ) total_cycles [31:0] $end
$scope module dut $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 32 * WriteDataM [31:0] $end
$var wire 32 + ResultW [31:0] $end
$var wire 1 , ResultSrcW $end
$var wire 1 - ResultSrcM $end
$var wire 1 . ResultSrcE $end
$var wire 1 / RegWriteW $end
$var wire 1 0 RegWriteM $end
$var wire 1 1 RegWriteE $end
$var wire 32 2 ReadDataW [31:0] $end
$var wire 5 3 RS2_E [4:0] $end
$var wire 5 4 RS1_E [4:0] $end
$var wire 5 5 RD_M [4:0] $end
$var wire 5 6 RD_E [4:0] $end
$var wire 5 7 RDW [4:0] $end
$var wire 32 8 RD2_E [31:0] $end
$var wire 32 9 RD1_E [31:0] $end
$var wire 32 : PCTargetE [31:0] $end
$var wire 1 ; PCSrcE $end
$var wire 32 < PCPlus4W [31:0] $end
$var wire 32 = PCPlus4M [31:0] $end
$var wire 32 > PCPlus4E [31:0] $end
$var wire 32 ? PCPlus4D [31:0] $end
$var wire 32 @ PCE [31:0] $end
$var wire 32 A PCD [31:0] $end
$var wire 1 B MemWriteM $end
$var wire 1 C MemWriteE $end
$var wire 32 D InstrD [31:0] $end
$var wire 32 E Imm_Ext_E [31:0] $end
$var wire 2 F ForwardBE [1:0] $end
$var wire 2 G ForwardAE [1:0] $end
$var wire 1 H BranchE $end
$var wire 32 I ALU_ResultW [31:0] $end
$var wire 32 J ALU_ResultM [31:0] $end
$var wire 1 K ALUSrcE $end
$var wire 3 L ALUControlE [2:0] $end
$scope module Decode $end
$var wire 3 M ALUControlE [2:0] $end
$var wire 1 K ALUSrcE $end
$var wire 1 H BranchE $end
$var wire 32 N Imm_Ext_E [31:0] $end
$var wire 1 C MemWriteE $end
$var wire 32 O PCE [31:0] $end
$var wire 32 P PCPlus4E [31:0] $end
$var wire 32 Q RD1_E [31:0] $end
$var wire 32 R RD2_E [31:0] $end
$var wire 5 S RD_E [4:0] $end
$var wire 5 T RS1_E [4:0] $end
$var wire 5 U RS2_E [4:0] $end
$var wire 1 1 RegWriteE $end
$var wire 1 . ResultSrcE $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 32 V ResultW [31:0] $end
$var wire 1 W ResultSrcD $end
$var wire 1 / RegWriteW $end
$var wire 1 X RegWriteD $end
$var wire 5 Y RDW [4:0] $end
$var wire 32 Z RD2_D [31:0] $end
$var wire 32 [ RD1_D [31:0] $end
$var wire 32 \ PCPlus4D [31:0] $end
$var wire 32 ] PCD [31:0] $end
$var wire 1 ^ MemWriteD $end
$var wire 32 _ InstrD [31:0] $end
$var wire 32 ` Imm_Ext_D [31:0] $end
$var wire 2 a ImmSrcD [1:0] $end
$var wire 1 b BranchD $end
$var wire 1 c ALUSrcD $end
$var wire 3 d ALUControlD [2:0] $end
$var reg 3 e ALUControlD_r [2:0] $end
$var reg 1 K ALUSrcD_r $end
$var reg 1 H BranchD_r $end
$var reg 32 f Imm_Ext_D_r [31:0] $end
$var reg 1 g MemWriteD_r $end
$var reg 32 h PCD_r [31:0] $end
$var reg 32 i PCPlus4D_r [31:0] $end
$var reg 32 j RD1_D_r [31:0] $end
$var reg 32 k RD2_D_r [31:0] $end
$var reg 5 l RD_D_r [4:0] $end
$var reg 5 m RS1_D_r [4:0] $end
$var reg 5 n RS2_D_r [4:0] $end
$var reg 1 o RegWriteD_r $end
$var reg 1 p ResultSrcD_r $end
$scope module control $end
$var wire 7 q Op [6:0] $end
$var wire 3 r funct3 [2:0] $end
$var wire 7 s funct7 [6:0] $end
$var wire 1 W ResultSrc $end
$var wire 1 X RegWrite $end
$var wire 1 ^ MemWrite $end
$var wire 2 t ImmSrc [1:0] $end
$var wire 1 b Branch $end
$var wire 1 c ALUSrc $end
$var wire 2 u ALUOp [1:0] $end
$var wire 3 v ALUControl [2:0] $end
$scope module ALU_Decoder $end
$var wire 3 w funct3 [2:0] $end
$var wire 7 x funct7 [6:0] $end
$var wire 7 y op [6:0] $end
$var wire 2 z ALUOp [1:0] $end
$var wire 3 { ALUControl [2:0] $end
$upscope $end
$scope module Main_Decoder $end
$var wire 7 | Op [6:0] $end
$var wire 1 W ResultSrc $end
$var wire 1 X RegWrite $end
$var wire 1 ^ MemWrite $end
$var wire 2 } ImmSrc [1:0] $end
$var wire 1 b Branch $end
$var wire 1 c ALUSrc $end
$var wire 2 ~ ALUOp [1:0] $end
$upscope $end
$upscope $end
$scope module extension $end
$var wire 2 !" ImmSrc [1:0] $end
$var wire 32 "" In [31:0] $end
$var wire 32 #" Imm_Ext [31:0] $end
$upscope $end
$scope module rf $end
$var wire 5 $" A1 [4:0] $end
$var wire 5 %" A2 [4:0] $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 / WE3 $end
$var wire 32 &" WD3 [31:0] $end
$var wire 32 '" RD2 [31:0] $end
$var wire 32 (" RD1 [31:0] $end
$var wire 5 )" A3 [4:0] $end
$upscope $end
$upscope $end
$scope module Execute $end
$var wire 3 *" ALUControlE [2:0] $end
$var wire 1 K ALUSrcE $end
$var wire 1 H BranchE $end
$var wire 32 +" Imm_Ext_E [31:0] $end
$var wire 1 C MemWriteE $end
$var wire 1 B MemWriteM $end
$var wire 32 ," PCE [31:0] $end
$var wire 32 -" PCPlus4E [31:0] $end
$var wire 32 ." PCPlus4M [31:0] $end
$var wire 1 ; PCSrcE $end
$var wire 32 /" RD1_E [31:0] $end
$var wire 32 0" RD2_E [31:0] $end
$var wire 5 1" RD_E [4:0] $end
$var wire 5 2" RD_M [4:0] $end
$var wire 1 1 RegWriteE $end
$var wire 1 0 RegWriteM $end
$var wire 1 . ResultSrcE $end
$var wire 1 - ResultSrcM $end
$var wire 32 3" WriteDataM [31:0] $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 4" ZeroE $end
$var wire 32 5" Src_B_interim [31:0] $end
$var wire 32 6" Src_B [31:0] $end
$var wire 32 7" Src_A [31:0] $end
$var wire 32 8" ResultW [31:0] $end
$var wire 32 9" ResultE [31:0] $end
$var wire 32 :" PCTargetE [31:0] $end
$var wire 2 ;" ForwardB_E [1:0] $end
$var wire 2 <" ForwardA_E [1:0] $end
$var wire 32 =" ALU_ResultM [31:0] $end
$var reg 1 >" MemWriteE_r $end
$var reg 32 ?" PCPlus4E_r [31:0] $end
$var reg 32 @" RD2_E_r [31:0] $end
$var reg 5 A" RD_E_r [4:0] $end
$var reg 1 0 RegWriteE_r $end
$var reg 32 B" ResultE_r [31:0] $end
$var reg 1 C" ResultSrcE_r $end
$scope module alu $end
$var wire 3 D" ALUControl [2:0] $end
$var wire 1 E" Carry $end
$var wire 1 F" OverFlow $end
$var wire 1 4" Zero $end
$var wire 32 G" Sum [31:0] $end
$var wire 32 H" Result [31:0] $end
$var wire 1 I" Negative $end
$var wire 1 J" Cout $end
$var wire 32 K" B [31:0] $end
$var wire 32 L" A [31:0] $end
$upscope $end
$scope module alu_src_mux $end
$var wire 32 M" b [31:0] $end
$var wire 1 K s $end
$var wire 32 N" c [31:0] $end
$var wire 32 O" a [31:0] $end
$upscope $end
$scope module branch_adder $end
$var wire 32 P" a [31:0] $end
$var wire 32 Q" b [31:0] $end
$var wire 32 R" c [31:0] $end
$upscope $end
$scope module srca_mux $end
$var wire 32 S" a [31:0] $end
$var wire 32 T" c [31:0] $end
$var wire 2 U" s [1:0] $end
$var wire 32 V" d [31:0] $end
$var wire 32 W" b [31:0] $end
$upscope $end
$scope module srcb_mux $end
$var wire 32 X" a [31:0] $end
$var wire 32 Y" c [31:0] $end
$var wire 2 Z" s [1:0] $end
$var wire 32 [" d [31:0] $end
$var wire 32 \" b [31:0] $end
$upscope $end
$upscope $end
$scope module Fetch $end
$var wire 1 ; PCSrcE $end
$var wire 32 ]" PCTargetE [31:0] $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 32 ^" PC_F [31:0] $end
$var wire 32 _" PCPlus4F [31:0] $end
$var wire 32 `" PCPlus4D [31:0] $end
$var wire 32 a" PCF [31:0] $end
$var wire 32 b" PCD [31:0] $end
$var wire 32 c" InstrF [31:0] $end
$var wire 32 d" InstrD [31:0] $end
$var reg 32 e" InstrF_reg [31:0] $end
$var reg 32 f" PCF_reg [31:0] $end
$var reg 32 g" PCPlus4F_reg [31:0] $end
$scope module IMEM $end
$var wire 1 " rst $end
$var wire 32 h" RD [31:0] $end
$var wire 32 i" A [31:0] $end
$upscope $end
$scope module PC_MUX $end
$var wire 32 j" b [31:0] $end
$var wire 1 ; s $end
$var wire 32 k" c [31:0] $end
$var wire 32 l" a [31:0] $end
$upscope $end
$scope module PC_adder $end
$var wire 32 m" b [31:0] $end
$var wire 32 n" c [31:0] $end
$var wire 32 o" a [31:0] $end
$upscope $end
$scope module Program_Counter $end
$var wire 32 p" PC_Next [31:0] $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var reg 32 q" PC [31:0] $end
$upscope $end
$upscope $end
$scope module Forwarding_block $end
$var wire 5 r" RD_M [4:0] $end
$var wire 1 0 RegWriteM $end
$var wire 5 s" Rs1_E [4:0] $end
$var wire 5 t" Rs2_E [4:0] $end
$var wire 1 " rst $end
$var wire 1 / RegWriteW $end
$var wire 5 u" RD_W [4:0] $end
$var wire 2 v" ForwardBE [1:0] $end
$var wire 2 w" ForwardAE [1:0] $end
$upscope $end
$scope module Memory $end
$var wire 32 x" ALU_ResultM [31:0] $end
$var wire 32 y" ALU_ResultW [31:0] $end
$var wire 1 B MemWriteM $end
$var wire 32 z" PCPlus4M [31:0] $end
$var wire 32 {" PCPlus4W [31:0] $end
$var wire 5 |" RD_M [4:0] $end
$var wire 5 }" RD_W [4:0] $end
$var wire 32 ~" ReadDataW [31:0] $end
$var wire 1 0 RegWriteM $end
$var wire 1 / RegWriteW $end
$var wire 1 - ResultSrcM $end
$var wire 1 , ResultSrcW $end
$var wire 32 !# WriteDataM [31:0] $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 32 "# ReadDataM [31:0] $end
$var reg 32 ## ALU_ResultM_r [31:0] $end
$var reg 32 $# PCPlus4M_r [31:0] $end
$var reg 5 %# RD_M_r [4:0] $end
$var reg 32 &# ReadDataM_r [31:0] $end
$var reg 1 / RegWriteM_r $end
$var reg 1 , ResultSrcM_r $end
$scope module dmem $end
$var wire 32 '# A [31:0] $end
$var wire 32 (# WD [31:0] $end
$var wire 1 B WE $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 32 )# RD [31:0] $end
$upscope $end
$upscope $end
$scope module WriteBack $end
$var wire 32 *# ALU_ResultW [31:0] $end
$var wire 32 +# PCPlus4W [31:0] $end
$var wire 32 ,# ReadDataW [31:0] $end
$var wire 1 , ResultSrcW $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 32 -# ResultW [31:0] $end
$scope module result_mux $end
$var wire 32 .# a [31:0] $end
$var wire 32 /# b [31:0] $end
$var wire 1 , s $end
$var wire 32 0# c [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 0#
b0 /#
b0 .#
b0 -#
b0 ,#
b0 +#
b0 *#
b0 )#
b0 (#
b0 '#
b0 &#
b0 %#
b0 $#
b0 ##
b0 "#
b0 !#
b0 ~"
b0 }"
b0 |"
b0 {"
b0 z"
b0 y"
b0 x"
b0 w"
b0 v"
b0 u"
b0 t"
b0 s"
b0 r"
bx q"
bx p"
bx o"
bx n"
b100 m"
bx l"
bx k"
b0 j"
bx i"
b0 h"
b0 g"
b0 f"
b0 e"
b0 d"
b0 c"
b0 b"
bx a"
b0 `"
bx _"
bx ^"
b0 ]"
b0 \"
b0 ["
b0 Z"
b0 Y"
b0 X"
b0 W"
b0 V"
b0 U"
b0 T"
b0 S"
b0 R"
b0 Q"
b0 P"
b0 O"
b0 N"
b0 M"
b0 L"
b0 K"
0J"
0I"
b0 H"
b0 G"
0F"
0E"
b0 D"
0C"
b0 B"
b0 A"
b0 @"
b0 ?"
0>"
b0 ="
b0 <"
b0 ;"
b0 :"
b0 9"
b0 8"
b0 7"
b0 6"
b0 5"
14"
b0 3"
b0 2"
b0 1"
b0 0"
b0 /"
b0 ."
b0 -"
b0 ,"
b0 +"
b0 *"
b0 )"
b0 ("
b0 '"
b0 &"
b0 %"
b0 $"
b0 #"
b0 ""
b0 !"
b0 ~
b0 }
b0 |
b0 {
b0 z
b0 y
b0 x
b0 w
b0 v
b0 u
b0 t
b0 s
b0 r
b0 q
0p
0o
b0 n
b0 m
b0 l
b0 k
b0 j
b0 i
b0 h
0g
b0 f
b0 e
b0 d
0c
0b
b0 a
b0 `
b0 _
0^
b0 ]
b0 \
b0 [
b0 Z
b0 Y
0X
0W
b0 V
b0 U
b0 T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 N
b0 M
b0 L
0K
b0 J
b0 I
0H
b0 G
b0 F
b0 E
b0 D
0C
0B
b0 A
b0 @
b0 ?
b0 >
b0 =
b0 <
0;
b0 :
b0 9
b0 8
b0 7
b0 6
b0 5
b0 4
b0 3
b0 2
01
00
0/
0.
0-
0,
b0 +
b0 *
bx )
b0 (
b0 '
b111 &
r0 %
b111 $
r0 #
0"
1!
$end
#50
0!
#100
b100 ^"
b100 k"
b100 p"
b100 _"
b100 l"
b100 n"
b0 a"
b0 i"
b0 o"
b0 q"
1!
#150
0!
#200
b10100000000001010010011 c"
b10100000000001010010011 h"
1"
1!
#250
0!
#300
1X
1c
b101 `
b101 #"
bx Z
bx '"
b1100000000001100010011 c"
b1100000000001100010011 h"
b101 %"
b10011 q
b10011 y
b10011 |
b1000 ^"
b1000 k"
b1000 p"
b100 ?
b100 \
b100 `"
b10100000000001010010011 D
b10100000000001010010011 _
b10100000000001010010011 ""
b10100000000001010010011 d"
b1000 _"
b1000 l"
b1000 n"
b100 a"
b100 i"
b100 o"
b100 q"
b100 g"
b10100000000001010010011 e"
1!
#350
0!
#400
04"
b101 9"
b101 H"
b101 G"
b11 `
b11 #"
b11000101000001110110011 c"
b11000101000001110110011 h"
b101 6"
b101 K"
b101 N"
b11 %"
b1100 ^"
b1100 k"
b1100 p"
bx 5"
bx O"
bx ["
b1000 ?
b1000 \
b1000 `"
b100 A
b100 ]
b100 b"
b1100000000001100010011 D
b1100000000001100010011 _
b1100000000001100010011 ""
b1100000000001100010011 d"
b1100 _"
b1100 l"
b1100 n"
b1000 a"
b1000 i"
b1000 o"
b1000 q"
b101 3
b101 U
b101 n
b101 t"
b100 >
b100 P
b100 -"
b100 i
b101 6
b101 S
b101 1"
b101 l
b101 :
b101 :"
b101 R"
b101 ]"
b101 j"
b101 E
b101 N
b101 f
b101 +"
b101 M"
b101 Q"
bx 8
bx R
bx k
bx 0"
bx X"
1K
11
1o
b1000 g"
b100 f"
b1100000000001100010011 e"
b110010000 (
1!
#450
0!
#500
1X
0c
b11 9"
b11 H"
b110 `
b110 #"
bx [
bx ("
b10 u
b10 z
b10 ~
b11 G"
b10010000000011 c"
b10010000000011 h"
b110 %"
b101 $"
b110011 q
b110011 y
b110011 |
b10000 ^"
b10000 k"
b10000 p"
b1100 ?
b1100 \
b1100 `"
b1000 A
b1000 ]
b1000 b"
b11000101000001110110011 D
b11000101000001110110011 _
b11000101000001110110011 ""
b11000101000001110110011 d"
b11 6"
b11 K"
b11 N"
bx "#
bx )#
b10000 _"
b10000 l"
b10000 n"
b1100 a"
b1100 i"
b1100 o"
b1100 q"
b1100 g"
b1000 f"
b11000101000001110110011 e"
b11 3
b11 U
b11 n
b11 t"
b1000 >
b1000 P
b1000 -"
b1000 i
b100 @
b100 O
b100 h
b100 ,"
b100 P"
b110 6
b110 S
b110 1"
b110 l
b111 :
b111 :"
b111 R"
b111 ]"
b111 j"
b11 E
b11 N
b11 f
b11 +"
b11 M"
b11 Q"
b101 J
b101 ="
b101 B"
b101 T"
b101 Y"
b101 x"
b101 '#
bx *
bx 3"
bx !#
bx (#
bx @"
b100 =
b100 ."
b100 z"
b100 ?"
b101 5
b101 2"
b101 A"
b101 r"
b101 |"
10
1!
#550
0!
#600
b1 G
b1 <"
b1 U"
b1 w"
0F"
0I"
04"
1c
b11 5"
b11 O"
b11 ["
b1000 9"
b1000 H"
0E"
b10 F
b10 ;"
b10 Z"
b10 v"
b1000 G"
0J"
b0 `
b0 #"
b0 Z
b0 '"
b0 [
b0 ("
1W
b0 u
b0 z
b0 ~
b100000000010010010011 c"
b100000000010010010011 h"
b0 %"
b0 $"
b10 r
b10 w
b11 q
b11 y
b11 |
b10100 ^"
b10100 k"
b10100 p"
b101 +
b101 V
b101 &"
b101 8"
b101 W"
b101 \"
b101 -#
b101 0#
b11 6"
b11 K"
b11 N"
b101 7"
b101 L"
b101 V"
b10000 ?
b10000 \
b10000 `"
b1100 A
b1100 ]
b1100 b"
b10010000000011 D
b10010000000011 _
b10010000000011 ""
b10010000000011 d"
b10100 _"
b10100 l"
b10100 n"
b10000 a"
b10000 i"
b10000 o"
b10000 q"
bx 2
bx ~"
bx &#
bx ,#
bx /#
b101 I
b101 y"
b101 ##
b101 *#
b101 .#
b100 <
b100 {"
b100 +#
b100 $#
b101 7
b101 Y
b101 )"
b101 u"
b101 }"
b101 %#
1/
b11 J
b11 ="
b11 B"
b11 T"
b11 Y"
b11 x"
b11 '#
b1000 =
b1000 ."
b1000 z"
b1000 ?"
b110 5
b110 2"
b110 A"
b110 r"
b110 |"
b110 3
b110 U
b110 n
b110 t"
b101 4
b101 T
b101 m
b101 s"
b1100 >
b1100 P
b1100 -"
b1100 i
b1000 @
b1000 O
b1000 h
b1000 ,"
b1000 P"
b111 6
b111 S
b111 1"
b111 l
b1110 :
b1110 :"
b1110 R"
b1110 ]"
b1110 j"
b110 E
b110 N
b110 f
b110 +"
b110 M"
b110 Q"
bx 9
bx Q
bx j
bx /"
bx S"
0K
b10000 g"
b1100 f"
b10010000000011 e"
1!
#650
0!
#700
14"
b0 9"
b0 H"
b0 G"
b0 G
b0 <"
b0 U"
b0 w"
b1 `
b1 #"
bx Z
bx '"
0W
b0 5"
b0 O"
b0 ["
b0 F
b0 ;"
b0 Z"
b0 v"
b0 7"
b0 L"
b0 V"
b100101000000010100110011 c"
b100101000000010100110011 h"
b1 %"
b0 r
b0 w
b10011 q
b10011 y
b10011 |
b0 6"
b0 K"
b0 N"
b11000 ^"
b11000 k"
b11000 p"
b10100 ?
b10100 \
b10100 `"
b10000 A
b10000 ]
b10000 b"
b100000000010010010011 D
b100000000010010010011 _
b100000000010010010011 ""
b100000000010010010011 d"
b11 +
b11 V
b11 &"
b11 8"
b11 W"
b11 \"
b11 -#
b11 0#
b11000 _"
b11000 l"
b11000 n"
b10100 a"
b10100 i"
b10100 o"
b10100 q"
b10100 g"
b10000 f"
b100000000010010010011 e"
b0 3
b0 U
b0 n
b0 t"
b0 4
b0 T
b0 m
b0 s"
b10000 >
b10000 P
b10000 -"
b10000 i
b1100 @
b1100 O
b1100 h
b1100 ,"
b1100 P"
b1000 6
b1000 S
b1000 1"
b1000 l
b1100 :
b1100 :"
b1100 R"
b1100 ]"
b1100 j"
b0 E
b0 N
b0 f
b0 +"
b0 M"
b0 Q"
b0 8
b0 R
b0 k
b0 0"
b0 X"
b0 9
b0 Q
b0 j
b0 /"
b0 S"
1.
1p
1K
b1000 J
b1000 ="
b1000 B"
b1000 T"
b1000 Y"
b1000 x"
b1000 '#
b11 *
b11 3"
b11 !#
b11 (#
b11 @"
b1100 =
b1100 ."
b1100 z"
b1100 ?"
b111 5
b111 2"
b111 A"
b111 r"
b111 |"
b11 I
b11 y"
b11 ##
b11 *#
b11 .#
b1000 <
b1000 {"
b1000 +#
b1000 $#
b110 7
b110 Y
b110 )"
b110 u"
b110 }"
b110 %#
1!
#750
0!
#800
04"
b1 9"
b1 H"
1X
0c
b1 G"
b1001 `
b1001 #"
bx [
bx ("
b10 u
b10 z
b10 ~
bx c"
bx h"
b1001 %"
b1000 $"
b110011 q
b110011 y
b110011 |
b11100 ^"
b11100 k"
b11100 p"
b1000 +
b1000 V
b1000 &"
b1000 8"
b1000 W"
b1000 \"
b1000 -#
b1000 0#
b0 "#
b0 )#
b1 6"
b1 K"
b1 N"
bx 5"
bx O"
bx ["
b11000 ?
b11000 \
b11000 `"
b10100 A
b10100 ]
b10100 b"
b100101000000010100110011 D
b100101000000010100110011 _
b100101000000010100110011 ""
b100101000000010100110011 d"
b11100 _"
b11100 l"
b11100 n"
b11000 a"
b11000 i"
b11000 o"
b11000 q"
b1000 I
b1000 y"
b1000 ##
b1000 *#
b1000 .#
b1100 <
b1100 {"
b1100 +#
b1100 $#
b111 7
b111 Y
b111 )"
b111 u"
b111 }"
b111 %#
b0 J
b0 ="
b0 B"
b0 T"
b0 Y"
b0 x"
b0 '#
b0 *
b0 3"
b0 !#
b0 (#
b0 @"
b10000 =
b10000 ."
b10000 z"
b10000 ?"
b1000 5
b1000 2"
b1000 A"
b1000 r"
b1000 |"
1-
1C"
b1 3
b1 U
b1 n
b1 t"
b10100 >
b10100 P
b10100 -"
b10100 i
b10000 @
b10000 O
b10000 h
b10000 ,"
b10000 P"
b1001 6
b1001 S
b1001 1"
b1001 l
b10001 :
b10001 :"
b10001 R"
b10001 ]"
b10001 j"
b1 E
b1 N
b1 f
b1 +"
b1 M"
b1 Q"
bx 8
bx R
bx k
bx 0"
bx X"
0.
0p
b11000 g"
b10100 f"
b100101000000010100110011 e"
1!
#850
0!
#900
xX
bx d
bx v
bx {
0F"
0I"
04"
xc
b1 5"
b1 O"
b1 ["
b1 G
b1 <"
b1 U"
b1 w"
b1 9"
b1 H"
0E"
bx `
bx #"
bx a
bx t
bx }
bx !"
x^
xW
xb
bx u
bx z
bx ~
b10 F
b10 ;"
b10 Z"
b10 v"
b1 G"
0J"
bx %"
bx $"
bx s
bx x
bx r
bx w
bx q
bx y
bx |
b100000 ^"
b100000 k"
b100000 p"
b11100 ?
b11100 \
b11100 `"
b11000 A
b11000 ]
b11000 b"
bx D
bx _
bx ""
bx d"
b1 6"
b1 K"
b1 N"
b0 7"
b0 L"
b0 V"
bx "#
bx )#
b0 +
b0 V
b0 &"
b0 8"
b0 W"
b0 \"
b0 -#
b0 0#
b100000 _"
b100000 l"
b100000 n"
b11100 a"
b11100 i"
b11100 o"
b11100 q"
b11100 g"
b11000 f"
bx e"
b1001 3
b1001 U
b1001 n
b1001 t"
b1000 4
b1000 T
b1000 m
b1000 s"
b11000 >
b11000 P
b11000 -"
b11000 i
b10100 @
b10100 O
b10100 h
b10100 ,"
b10100 P"
b1010 6
b1010 S
b1010 1"
b1010 l
b11101 :
b11101 :"
b11101 R"
b11101 ]"
b11101 j"
b1001 E
b1001 N
b1001 f
b1001 +"
b1001 M"
b1001 Q"
bx 9
bx Q
bx j
bx /"
bx S"
0K
b1 J
b1 ="
b1 B"
b1 T"
b1 Y"
b1 x"
b1 '#
bx *
bx 3"
bx !#
bx (#
bx @"
b10100 =
b10100 ."
b10100 z"
b10100 ?"
b1001 5
b1001 2"
b1001 A"
b1001 r"
b1001 |"
0-
0C"
b0 2
b0 ~"
b0 &#
b0 ,#
b0 /#
b0 I
b0 y"
b0 ##
b0 *#
b0 .#
b10000 <
b10000 {"
b10000 +#
b10000 $#
b1000 7
b1000 Y
b1000 )"
b1000 u"
b1000 }"
b1000 %#
1,
r1.4 %
r0.7142857142857143 #
b101 )
b1110000100 '
1!
