\hypertarget{group___r_c_c_ex___l_p_u_a_r_t1___clock___source}{}\doxysection{RCCEx LPUART1 Clock Source}
\label{group___r_c_c_ex___l_p_u_a_r_t1___clock___source}\index{RCCEx LPUART1 Clock Source@{RCCEx LPUART1 Clock Source}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___r_c_c_ex___l_p_u_a_r_t1___clock___source_gabc6a5d2f62ea463b7dee3e07d4de1de5}\label{group___r_c_c_ex___l_p_u_a_r_t1___clock___source_gabc6a5d2f62ea463b7dee3e07d4de1de5}} 
\#define {\bfseries RCC\+\_\+\+LPUART1\+CLKSOURCE\+\_\+\+SRDPCLK4}~(0x00000000U)
\item 
\mbox{\Hypertarget{group___r_c_c_ex___l_p_u_a_r_t1___clock___source_gabed023a11092add20f286d81ef1118d3}\label{group___r_c_c_ex___l_p_u_a_r_t1___clock___source_gabed023a11092add20f286d81ef1118d3}} 
\#define {\bfseries RCC\+\_\+\+LPUART1\+CLKSOURCE\+\_\+\+PCLK4}~RCC\+\_\+\+LPUART1\+CLKSOURCE\+\_\+\+SRDPCLK4
\item 
\mbox{\Hypertarget{group___r_c_c_ex___l_p_u_a_r_t1___clock___source_gab0aa42f8be2a5e9d6a4d3fad8b4ba1ed}\label{group___r_c_c_ex___l_p_u_a_r_t1___clock___source_gab0aa42f8be2a5e9d6a4d3fad8b4ba1ed}} 
\#define {\bfseries RCC\+\_\+\+LPUART1\+CLKSOURCE\+\_\+\+D3\+PCLK1}~RCC\+\_\+\+LPUART1\+CLKSOURCE\+\_\+\+SRDPCLK4
\item 
\mbox{\Hypertarget{group___r_c_c_ex___l_p_u_a_r_t1___clock___source_gab61aaa04caaf1a51d14698578c86ac6d}\label{group___r_c_c_ex___l_p_u_a_r_t1___clock___source_gab61aaa04caaf1a51d14698578c86ac6d}} 
\#define {\bfseries RCC\+\_\+\+LPUART1\+CLKSOURCE\+\_\+\+PLL2}~RCC\+\_\+\+SRDCCIPR\+\_\+\+LPUART1\+SEL\+\_\+0
\item 
\mbox{\Hypertarget{group___r_c_c_ex___l_p_u_a_r_t1___clock___source_ga8b09c48c67f59eb78c11b714d54f1e02}\label{group___r_c_c_ex___l_p_u_a_r_t1___clock___source_ga8b09c48c67f59eb78c11b714d54f1e02}} 
\#define {\bfseries RCC\+\_\+\+LPUART1\+CLKSOURCE\+\_\+\+PLL3}~RCC\+\_\+\+SRDCCIPR\+\_\+\+LPUART1\+SEL\+\_\+1
\item 
\mbox{\Hypertarget{group___r_c_c_ex___l_p_u_a_r_t1___clock___source_gacbe5b8226a6804b33af9409d3de4986d}\label{group___r_c_c_ex___l_p_u_a_r_t1___clock___source_gacbe5b8226a6804b33af9409d3de4986d}} 
\#define {\bfseries RCC\+\_\+\+LPUART1\+CLKSOURCE\+\_\+\+HSI}~(RCC\+\_\+\+SRDCCIPR\+\_\+\+LPUART1\+SEL\+\_\+0 $\vert$ RCC\+\_\+\+SRDCCIPR\+\_\+\+LPUART1\+SEL\+\_\+1)
\item 
\mbox{\Hypertarget{group___r_c_c_ex___l_p_u_a_r_t1___clock___source_ga93f8bebe1b4f3434794beb18549fad6d}\label{group___r_c_c_ex___l_p_u_a_r_t1___clock___source_ga93f8bebe1b4f3434794beb18549fad6d}} 
\#define {\bfseries RCC\+\_\+\+LPUART1\+CLKSOURCE\+\_\+\+CSI}~RCC\+\_\+\+SRDCCIPR\+\_\+\+LPUART1\+SEL\+\_\+2
\item 
\mbox{\Hypertarget{group___r_c_c_ex___l_p_u_a_r_t1___clock___source_gaf12ce77cb8bf9ec5b4053c7c3df8d8a0}\label{group___r_c_c_ex___l_p_u_a_r_t1___clock___source_gaf12ce77cb8bf9ec5b4053c7c3df8d8a0}} 
\#define {\bfseries RCC\+\_\+\+LPUART1\+CLKSOURCE\+\_\+\+LSE}~(RCC\+\_\+\+SRDCCIPR\+\_\+\+LPUART1\+SEL\+\_\+2 $\vert$ RCC\+\_\+\+SRDCCIPR\+\_\+\+LPUART1\+SEL\+\_\+0)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
