// Seed: 3651924280
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    input id_1,
    output id_2,
    input id_3,
    output id_4,
    input id_5,
    output id_6,
    input logic id_7,
    output id_8
);
  assign id_8 = id_0;
  initial begin
    assign id_2 = 1;
    id_8 <= id_5;
  end
  reg   id_9;
  logic id_10;
  type_13(
      id_5, (1'h0), id_9
  );
  logic id_11;
  assign id_4[1] = id_1;
endmodule
