//-----------------------------------------------------------------------------
// Copyright (c) 2017-2019 informedcitizenry <informedcitizenry@gmail.com>
//
// Licensed under the MIT license. See LICENSE for full license information.
// 
//-----------------------------------------------------------------------------

using DotNetAsm;
using System.Collections.Generic;
using InstructionTable = System.Collections.Generic.Dictionary<string, z80DotNet.Opcode>;

namespace z80DotNet
{
    /// <summary>
    /// A class that assembles Z80 assembly code.
    /// </summary>
    public partial class z80Asm : AssemblerBase, ILineAssembler
    {
        #region Members

        HashSet<string> _registers, _flags;
        InstructionTable _z80instructions;

        void ConstructInstructionTable()
        {
            _z80instructions = new InstructionTable(Assembler.Options.StringComparar)
            {
                { "nop"               , new Opcode{ CPU = "z80", Size = 1, Index = 0x00 } },
                { "ld bc,${0:x4}"     , new Opcode{ CPU = "z80", Size = 3, Index = 0x01 } },
                { "ld (bc),a"         , new Opcode{ CPU = "z80", Size = 1, Index = 0x02 } },
                { "inc bc"            , new Opcode{ CPU = "z80", Size = 1, Index = 0x03 } },
                { "inc b"             , new Opcode{ CPU = "z80", Size = 1, Index = 0x04 } },
                { "dec b"             , new Opcode{ CPU = "z80", Size = 1, Index = 0x05 } },
                { "ld b,${0:x2}"      , new Opcode{ CPU = "z80", Size = 2, Index = 0x06 } },
                { "rlca"              , new Opcode{ CPU = "z80", Size = 1, Index = 0x07 } },
                { "ex af,af'"         , new Opcode{ CPU = "z80", Size = 1, Index = 0x08 } },
                { "add hl,bc"         , new Opcode{ CPU = "z80", Size = 1, Index = 0x09 } },
                { "ld a,(bc)"         , new Opcode{ CPU = "z80", Size = 1, Index = 0x0a } },
                { "dec bc"            , new Opcode{ CPU = "z80", Size = 1, Index = 0x0b } },
                { "inc c"             , new Opcode{ CPU = "z80", Size = 1, Index = 0x0c } },
                { "dec c"             , new Opcode{ CPU = "z80", Size = 1, Index = 0x0d } },
                { "ld c,${0:x2}"      , new Opcode{ CPU = "z80", Size = 2, Index = 0x0e } },
                { "rrca"              , new Opcode{ CPU = "z80", Size = 1, Index = 0x0f } },
                { "djnz ${0:x4}"      , new Opcode{ CPU = "z80", Size = 2, Index = 0x10 } },
                { "ld de,${0:x4}"     , new Opcode{ CPU = "z80", Size = 3, Index = 0x11 } },
                { "ld (de),a"         , new Opcode{ CPU = "z80", Size = 1, Index = 0x12 } },
                { "inc de"            , new Opcode{ CPU = "z80", Size = 1, Index = 0x13 } },
                { "inc d"             , new Opcode{ CPU = "z80", Size = 1, Index = 0x14 } },
                { "dec d"             , new Opcode{ CPU = "z80", Size = 1, Index = 0x15 } },
                { "ld d,${0:x2}"      , new Opcode{ CPU = "z80", Size = 2, Index = 0x16 } },
                { "rla"               , new Opcode{ CPU = "z80", Size = 1, Index = 0x17 } },
                { "jr ${0:x4}"        , new Opcode{ CPU = "z80", Size = 2, Index = 0x18 } },
                { "add hl,de"         , new Opcode{ CPU = "z80", Size = 1, Index = 0x19 } },
                { "ld a,(de)"         , new Opcode{ CPU = "z80", Size = 1, Index = 0x1a } },
                { "dec de"            , new Opcode{ CPU = "z80", Size = 1, Index = 0x1b } },
                { "inc e"             , new Opcode{ CPU = "z80", Size = 1, Index = 0x1c } },
                { "dec e"             , new Opcode{ CPU = "z80", Size = 1, Index = 0x1d } },
                { "ld e,${0:x2}"      , new Opcode{ CPU = "z80", Size = 2, Index = 0x1e } },
                { "rra"               , new Opcode{ CPU = "z80", Size = 1, Index = 0x1f } },
                { "jr nz,${0:x4}"     , new Opcode{ CPU = "z80", Size = 2, Index = 0x20 } },
                { "ld hl,${0:x4}"     , new Opcode{ CPU = "z80", Size = 3, Index = 0x21 } },
                { "ld (${0:x4}),hl"   , new Opcode{ CPU = "z80", Size = 3, Index = 0x22 } },
                { "inc hl"            , new Opcode{ CPU = "z80", Size = 1, Index = 0x23 } },
                { "inc h"             , new Opcode{ CPU = "z80", Size = 1, Index = 0x24 } },
                { "dec h"             , new Opcode{ CPU = "z80", Size = 1, Index = 0x25 } },
                { "ld h,${0:x2}"      , new Opcode{ CPU = "z80", Size = 2, Index = 0x26 } },
                { "daa"               , new Opcode{ CPU = "z80", Size = 1, Index = 0x27 } },
                { "jr z,${0:x4}"      , new Opcode{ CPU = "z80", Size = 2, Index = 0x28 } },
                { "add hl,hl"         , new Opcode{ CPU = "z80", Size = 1, Index = 0x29 } },
                { "ld hl,(${0:x4})"   , new Opcode{ CPU = "z80", Size = 3, Index = 0x2a } },
                { "dec hl"            , new Opcode{ CPU = "z80", Size = 1, Index = 0x2b } },
                { "inc l"             , new Opcode{ CPU = "z80", Size = 1, Index = 0x2c } },
                { "dec l"             , new Opcode{ CPU = "z80", Size = 1, Index = 0x2d } },
                { "ld l,${0:x2}"      , new Opcode{ CPU = "z80", Size = 2, Index = 0x2e } },
                { "cpl"               , new Opcode{ CPU = "z80", Size = 1, Index = 0x2f } },
                { "jr nc,${0:x4}"     , new Opcode{ CPU = "z80", Size = 2, Index = 0x30 } },
                { "ld sp,${0:x4}"     , new Opcode{ CPU = "z80", Size = 3, Index = 0x31 } },
                { "ld (${0:x4}),a"    , new Opcode{ CPU = "z80", Size = 3, Index = 0x32 } },
                { "inc sp"            , new Opcode{ CPU = "z80", Size = 1, Index = 0x33 } },
                { "inc (hl)"          , new Opcode{ CPU = "z80", Size = 1, Index = 0x34 } },
                { "dec (hl)"          , new Opcode{ CPU = "z80", Size = 1, Index = 0x35 } },
                { "ld (hl),${0:x2}"   , new Opcode{ CPU = "z80", Size = 2, Index = 0x36 } },
                { "scf"               , new Opcode{ CPU = "z80", Size = 1, Index = 0x37 } },
                { "jr c,${0:x4}"      , new Opcode{ CPU = "z80", Size = 2, Index = 0x38 } },
                { "add hl,sp"         , new Opcode{ CPU = "z80", Size = 1, Index = 0x39 } },
                { "ld a,(${0:x4})"    , new Opcode{ CPU = "z80", Size = 3, Index = 0x3a } },
                { "dec sp"            , new Opcode{ CPU = "z80", Size = 1, Index = 0x3b } },
                { "inc a"             , new Opcode{ CPU = "z80", Size = 1, Index = 0x3c } },
                { "dec a"             , new Opcode{ CPU = "z80", Size = 1, Index = 0x3d } },
                { "ld a,${0:x2}"      , new Opcode{ CPU = "z80", Size = 2, Index = 0x3e } },
                { "ccf"               , new Opcode{ CPU = "z80", Size = 1, Index = 0x3f } },
                { "ld b,b"            , new Opcode{ CPU = "z80", Size = 1, Index = 0x40 } },
                { "ld b,c"            , new Opcode{ CPU = "z80", Size = 1, Index = 0x41 } },
                { "ld b,d"            , new Opcode{ CPU = "z80", Size = 1, Index = 0x42 } },
                { "ld b,e"            , new Opcode{ CPU = "z80", Size = 1, Index = 0x43 } },
                { "ld b,h"            , new Opcode{ CPU = "z80", Size = 1, Index = 0x44 } },
                { "ld b,l"            , new Opcode{ CPU = "z80", Size = 1, Index = 0x45 } },
                { "ld b,(hl)"         , new Opcode{ CPU = "z80", Size = 1, Index = 0x46 } },
                { "ld b,a"            , new Opcode{ CPU = "z80", Size = 1, Index = 0x47 } },
                { "ld c,b"            , new Opcode{ CPU = "z80", Size = 1, Index = 0x48 } },
                { "ld c,c"            , new Opcode{ CPU = "z80", Size = 1, Index = 0x49 } },
                { "ld c,d"            , new Opcode{ CPU = "z80", Size = 1, Index = 0x4a } },
                { "ld c,e"            , new Opcode{ CPU = "z80", Size = 1, Index = 0x4b } },
                { "ld c,h"            , new Opcode{ CPU = "z80", Size = 1, Index = 0x4c } },
                { "ld c,l"            , new Opcode{ CPU = "z80", Size = 1, Index = 0x4d } },
                { "ld c,(hl)"         , new Opcode{ CPU = "z80", Size = 1, Index = 0x4e } },
                { "ld c,a"            , new Opcode{ CPU = "z80", Size = 1, Index = 0x4f } },
                { "ld d,b"            , new Opcode{ CPU = "z80", Size = 1, Index = 0x50 } },
                { "ld d,c"            , new Opcode{ CPU = "z80", Size = 1, Index = 0x51 } },
                { "ld d,d"            , new Opcode{ CPU = "z80", Size = 1, Index = 0x52 } },
                { "ld d,e"            , new Opcode{ CPU = "z80", Size = 1, Index = 0x53 } },
                { "ld d,h"            , new Opcode{ CPU = "z80", Size = 1, Index = 0x54 } },
                { "ld d,l"            , new Opcode{ CPU = "z80", Size = 1, Index = 0x55 } },
                { "ld d,(hl)"         , new Opcode{ CPU = "z80", Size = 1, Index = 0x56 } },
                { "ld d,a"            , new Opcode{ CPU = "z80", Size = 1, Index = 0x57 } },
                { "ld e,b"            , new Opcode{ CPU = "z80", Size = 1, Index = 0x58 } },
                { "ld e,c"            , new Opcode{ CPU = "z80", Size = 1, Index = 0x59 } },
                { "ld e,d"            , new Opcode{ CPU = "z80", Size = 1, Index = 0x5a } },
                { "ld e,e"            , new Opcode{ CPU = "z80", Size = 1, Index = 0x5b } },
                { "ld e,h"            , new Opcode{ CPU = "z80", Size = 1, Index = 0x5c } },
                { "ld e,l"            , new Opcode{ CPU = "z80", Size = 1, Index = 0x5d } },
                { "ld e,(hl)"         , new Opcode{ CPU = "z80", Size = 1, Index = 0x5e } },
                { "ld e,a"            , new Opcode{ CPU = "z80", Size = 1, Index = 0x5f } },
                { "ld h,b"            , new Opcode{ CPU = "z80", Size = 1, Index = 0x60 } },
                { "ld h,c"            , new Opcode{ CPU = "z80", Size = 1, Index = 0x61 } },
                { "ld h,d"            , new Opcode{ CPU = "z80", Size = 1, Index = 0x62 } },
                { "ld h,e"            , new Opcode{ CPU = "z80", Size = 1, Index = 0x63 } },
                { "ld h,h"            , new Opcode{ CPU = "z80", Size = 1, Index = 0x64 } },
                { "ld h,l"            , new Opcode{ CPU = "z80", Size = 1, Index = 0x65 } },
                { "ld h,(hl)"         , new Opcode{ CPU = "z80", Size = 1, Index = 0x66 } },
                { "ld h,a"            , new Opcode{ CPU = "z80", Size = 1, Index = 0x67 } },
                { "ld l,b"            , new Opcode{ CPU = "z80", Size = 1, Index = 0x68 } },
                { "ld l,c"            , new Opcode{ CPU = "z80", Size = 1, Index = 0x69 } },
                { "ld l,d"            , new Opcode{ CPU = "z80", Size = 1, Index = 0x6a } },
                { "ld l,e"            , new Opcode{ CPU = "z80", Size = 1, Index = 0x6b } },
                { "ld l,h"            , new Opcode{ CPU = "z80", Size = 1, Index = 0x6c } },
                { "ld l,l"            , new Opcode{ CPU = "z80", Size = 1, Index = 0x6d } },
                { "ld l,(hl)"         , new Opcode{ CPU = "z80", Size = 1, Index = 0x6e } },
                { "ld l,a"            , new Opcode{ CPU = "z80", Size = 1, Index = 0x6f } },
                { "ld (hl),b"         , new Opcode{ CPU = "z80", Size = 1, Index = 0x70 } },
                { "ld (hl),c"         , new Opcode{ CPU = "z80", Size = 1, Index = 0x71 } },
                { "ld (hl),d"         , new Opcode{ CPU = "z80", Size = 1, Index = 0x72 } },
                { "ld (hl),e"         , new Opcode{ CPU = "z80", Size = 1, Index = 0x73 } },
                { "ld (hl),h"         , new Opcode{ CPU = "z80", Size = 1, Index = 0x74 } },
                { "ld (hl),l"         , new Opcode{ CPU = "z80", Size = 1, Index = 0x75 } },
                { "halt"              , new Opcode{ CPU = "z80", Size = 1, Index = 0x76 } },
                { "ld (hl),a"         , new Opcode{ CPU = "z80", Size = 1, Index = 0x77 } },
                { "ld a,b"            , new Opcode{ CPU = "z80", Size = 1, Index = 0x78 } },
                { "ld a,c"            , new Opcode{ CPU = "z80", Size = 1, Index = 0x79 } },
                { "ld a,d"            , new Opcode{ CPU = "z80", Size = 1, Index = 0x7a } },
                { "ld a,e"            , new Opcode{ CPU = "z80", Size = 1, Index = 0x7b } },
                { "ld a,h"            , new Opcode{ CPU = "z80", Size = 1, Index = 0x7c } },
                { "ld a,l"            , new Opcode{ CPU = "z80", Size = 1, Index = 0x7d } },
                { "ld a,(hl)"         , new Opcode{ CPU = "z80", Size = 1, Index = 0x7e } },
                { "ld a,a"            , new Opcode{ CPU = "z80", Size = 1, Index = 0x7f } },
                { "add a,b"           , new Opcode{ CPU = "z80", Size = 1, Index = 0x80 } },
                { "add a,c"           , new Opcode{ CPU = "z80", Size = 1, Index = 0x81 } },
                { "add a,d"           , new Opcode{ CPU = "z80", Size = 1, Index = 0x82 } },
                { "add a,e"           , new Opcode{ CPU = "z80", Size = 1, Index = 0x83 } },
                { "add a,h"           , new Opcode{ CPU = "z80", Size = 1, Index = 0x84 } },
                { "add a,l"           , new Opcode{ CPU = "z80", Size = 1, Index = 0x85 } },
                { "add a,(hl)"        , new Opcode{ CPU = "z80", Size = 1, Index = 0x86 } },
                { "add a,a"           , new Opcode{ CPU = "z80", Size = 1, Index = 0x87 } },
                { "adc a,b"           , new Opcode{ CPU = "z80", Size = 1, Index = 0x88 } },
                { "adc a,c"           , new Opcode{ CPU = "z80", Size = 1, Index = 0x89 } },
                { "adc a,d"           , new Opcode{ CPU = "z80", Size = 1, Index = 0x8a } },
                { "adc a,e"           , new Opcode{ CPU = "z80", Size = 1, Index = 0x8b } },
                { "adc a,h"           , new Opcode{ CPU = "z80", Size = 1, Index = 0x8c } },
                { "adc a,l"           , new Opcode{ CPU = "z80", Size = 1, Index = 0x8d } },
                { "adc a,(hl)"        , new Opcode{ CPU = "z80", Size = 1, Index = 0x8e } },
                { "adc a,a"           , new Opcode{ CPU = "z80", Size = 1, Index = 0x8f } },
                { "sub b"             , new Opcode{ CPU = "z80", Size = 1, Index = 0x90 } },
                { "sub c"             , new Opcode{ CPU = "z80", Size = 1, Index = 0x91 } },
                { "sub d"             , new Opcode{ CPU = "z80", Size = 1, Index = 0x92 } },
                { "sub e"             , new Opcode{ CPU = "z80", Size = 1, Index = 0x93 } },
                { "sub h"             , new Opcode{ CPU = "z80", Size = 1, Index = 0x94 } },
                { "sub l"             , new Opcode{ CPU = "z80", Size = 1, Index = 0x95 } },
                { "sub (hl)"          , new Opcode{ CPU = "z80", Size = 1, Index = 0x96 } },
                { "sub a"             , new Opcode{ CPU = "z80", Size = 1, Index = 0x97 } },
                { "sbc a,b"           , new Opcode{ CPU = "z80", Size = 1, Index = 0x98 } },
                { "sbc a,c"           , new Opcode{ CPU = "z80", Size = 1, Index = 0x99 } },
                { "sbc a,d"           , new Opcode{ CPU = "z80", Size = 1, Index = 0x9a } },
                { "sbc a,e"           , new Opcode{ CPU = "z80", Size = 1, Index = 0x9b } },
                { "sbc a,h"           , new Opcode{ CPU = "z80", Size = 1, Index = 0x9c } },
                { "sbc a,l"           , new Opcode{ CPU = "z80", Size = 1, Index = 0x9d } },
                { "sbc a,(hl)"        , new Opcode{ CPU = "z80", Size = 1, Index = 0x9e } },
                { "sbc a,a"           , new Opcode{ CPU = "z80", Size = 1, Index = 0x9f } },
                { "and b"             , new Opcode{ CPU = "z80", Size = 1, Index = 0xa0 } },
                { "and c"             , new Opcode{ CPU = "z80", Size = 1, Index = 0xa1 } },
                { "and d"             , new Opcode{ CPU = "z80", Size = 1, Index = 0xa2 } },
                { "and e"             , new Opcode{ CPU = "z80", Size = 1, Index = 0xa3 } },
                { "and h"             , new Opcode{ CPU = "z80", Size = 1, Index = 0xa4 } },
                { "and l"             , new Opcode{ CPU = "z80", Size = 1, Index = 0xa5 } },
                { "and (hl)"          , new Opcode{ CPU = "z80", Size = 1, Index = 0xa6 } },
                { "and a"             , new Opcode{ CPU = "z80", Size = 1, Index = 0xa7 } },
                { "xor b"             , new Opcode{ CPU = "z80", Size = 1, Index = 0xa8 } },
                { "xor c"             , new Opcode{ CPU = "z80", Size = 1, Index = 0xa9 } },
                { "xor d"             , new Opcode{ CPU = "z80", Size = 1, Index = 0xaa } },
                { "xor e"             , new Opcode{ CPU = "z80", Size = 1, Index = 0xab } },
                { "xor h"             , new Opcode{ CPU = "z80", Size = 1, Index = 0xac } },
                { "xor l"             , new Opcode{ CPU = "z80", Size = 1, Index = 0xad } },
                { "xor (hl)"          , new Opcode{ CPU = "z80", Size = 1, Index = 0xae } },
                { "xor a"             , new Opcode{ CPU = "z80", Size = 1, Index = 0xaf } },
                { "or b"              , new Opcode{ CPU = "z80", Size = 1, Index = 0xb0 } },
                { "or c"              , new Opcode{ CPU = "z80", Size = 1, Index = 0xb1 } },
                { "or d"              , new Opcode{ CPU = "z80", Size = 1, Index = 0xb2 } },
                { "or e"              , new Opcode{ CPU = "z80", Size = 1, Index = 0xb3 } },
                { "or h"              , new Opcode{ CPU = "z80", Size = 1, Index = 0xb4 } },
                { "or l"              , new Opcode{ CPU = "z80", Size = 1, Index = 0xb5 } },
                { "or (hl)"           , new Opcode{ CPU = "z80", Size = 1, Index = 0xb6 } },
                { "or a"              , new Opcode{ CPU = "z80", Size = 1, Index = 0xb7 } },
                { "cp b"              , new Opcode{ CPU = "z80", Size = 1, Index = 0xb8 } },
                { "cp c"              , new Opcode{ CPU = "z80", Size = 1, Index = 0xb9 } },
                { "cp d"              , new Opcode{ CPU = "z80", Size = 1, Index = 0xba } },
                { "cp e"              , new Opcode{ CPU = "z80", Size = 1, Index = 0xbb } },
                { "cp h"              , new Opcode{ CPU = "z80", Size = 1, Index = 0xbc } },
                { "cp l"              , new Opcode{ CPU = "z80", Size = 1, Index = 0xbd } },
                { "cp (hl)"           , new Opcode{ CPU = "z80", Size = 1, Index = 0xbe } },
                { "cp a"              , new Opcode{ CPU = "z80", Size = 1, Index = 0xbf } },
                { "ret nz"            , new Opcode{ CPU = "z80", Size = 1, Index = 0xc0 } },
                { "pop bc"            , new Opcode{ CPU = "z80", Size = 1, Index = 0xc1 } },
                { "jp nz,${0:x4}"     , new Opcode{ CPU = "z80", Size = 3, Index = 0xc2 } },
                { "jp ${0:x4}"        , new Opcode{ CPU = "z80", Size = 3, Index = 0xc3 } },
                { "call nz,${0:x4}"   , new Opcode{ CPU = "z80", Size = 3, Index = 0xc4 } },
                { "push bc"           , new Opcode{ CPU = "z80", Size = 1, Index = 0xc5 } },
                { "add a,${0:x2}"     , new Opcode{ CPU = "z80", Size = 2, Index = 0xc6 } },
                { "rst $00"           , new Opcode{ CPU = "z80", Size = 1, Index = 0xc7 } },
                { "ret z"             , new Opcode{ CPU = "z80", Size = 1, Index = 0xc8 } },
                { "ret"               , new Opcode{ CPU = "z80", Size = 1, Index = 0xc9 } },
                { "jp z,${0:x4}"      , new Opcode{ CPU = "z80", Size = 3, Index = 0xca } },
                { "call z,${0:x4}"    , new Opcode{ CPU = "z80", Size = 3, Index = 0xcc } },
                { "call ${0:x4}"      , new Opcode{ CPU = "z80", Size = 3, Index = 0xcd } },
                { "adc a,${0:x2}"     , new Opcode{ CPU = "z80", Size = 2, Index = 0xce } },
                { "rst $08"           , new Opcode{ CPU = "z80", Size = 1, Index = 0xcf } },
                { "ret nc"            , new Opcode{ CPU = "z80", Size = 1, Index = 0xd0 } },
                { "pop de"            , new Opcode{ CPU = "z80", Size = 1, Index = 0xd1 } },
                { "jp nc,${0:x4}"     , new Opcode{ CPU = "z80", Size = 3, Index = 0xd2 } },
                { "out (${0:x2}),a"   , new Opcode{ CPU = "z80", Size = 2, Index = 0xd3 } },
                { "call nc,${0:x4}"   , new Opcode{ CPU = "z80", Size = 3, Index = 0xd4 } },
                { "push de"           , new Opcode{ CPU = "z80", Size = 1, Index = 0xd5 } },
                { "sub ${0:x2}"       , new Opcode{ CPU = "z80", Size = 2, Index = 0xd6 } },
                { "rst $10"           , new Opcode{ CPU = "z80", Size = 1, Index = 0xd7 } },
                { "ret c"             , new Opcode{ CPU = "z80", Size = 1, Index = 0xd8 } },
                { "exx"               , new Opcode{ CPU = "z80", Size = 1, Index = 0xd9 } },
                { "jp c,${0:x4}"      , new Opcode{ CPU = "z80", Size = 3, Index = 0xda } },
                { "in a,(${0:x2})"    , new Opcode{ CPU = "z80", Size = 2, Index = 0xdb } },
                { "call c,${0:x4}"    , new Opcode{ CPU = "z80", Size = 3, Index = 0xdc } },
                { "sbc a,${0:x2}"     , new Opcode{ CPU = "z80", Size = 2, Index = 0xde } },
                { "rst $18"           , new Opcode{ CPU = "z80", Size = 1, Index = 0xdf } },
                { "ret po"            , new Opcode{ CPU = "z80", Size = 1, Index = 0xe0 } },
                { "pop hl"            , new Opcode{ CPU = "z80", Size = 1, Index = 0xe1 } },
                { "jp po,${0:x4}"     , new Opcode{ CPU = "z80", Size = 3, Index = 0xe2 } },
                { "ex (sp),hl"        , new Opcode{ CPU = "z80", Size = 1, Index = 0xe3 } },
                { "call po,${0:x4}"   , new Opcode{ CPU = "z80", Size = 3, Index = 0xe4 } },
                { "push hl"           , new Opcode{ CPU = "z80", Size = 1, Index = 0xe5 } },
                { "and ${0:x2}"       , new Opcode{ CPU = "z80", Size = 2, Index = 0xe6 } },
                { "rst $20"           , new Opcode{ CPU = "z80", Size = 1, Index = 0xe7 } },
                { "ret pe"            , new Opcode{ CPU = "z80", Size = 1, Index = 0xe8 } },
                { "jp (hl)"           , new Opcode{ CPU = "z80", Size = 1, Index = 0xe9 } },
                { "jp pe,${0:x4}"     , new Opcode{ CPU = "z80", Size = 3, Index = 0xea } },
                { "ex de,hl"          , new Opcode{ CPU = "z80", Size = 1, Index = 0xeb } },
                { "call pe,${0:x4}"   , new Opcode{ CPU = "z80", Size = 3, Index = 0xec } },
                { "xor ${0:x2}"       , new Opcode{ CPU = "z80", Size = 2, Index = 0xee } },
                { "rst $28"           , new Opcode{ CPU = "z80", Size = 1, Index = 0xef } },
                { "ret p"             , new Opcode{ CPU = "z80", Size = 1, Index = 0xf0 } },
                { "pop af"            , new Opcode{ CPU = "z80", Size = 1, Index = 0xf1 } },
                { "jp p,${0:x4}"      , new Opcode{ CPU = "z80", Size = 3, Index = 0xf2 } },
                { "di"                , new Opcode{ CPU = "z80", Size = 1, Index = 0xf3 } },
                { "call p,${0:x4}"    , new Opcode{ CPU = "z80", Size = 3, Index = 0xf4 } },
                { "push af"           , new Opcode{ CPU = "z80", Size = 1, Index = 0xf5 } },
                { "or ${0:x2}"        , new Opcode{ CPU = "z80", Size = 2, Index = 0xf6 } },
                { "rst $30"           , new Opcode{ CPU = "z80", Size = 1, Index = 0xf7 } },
                { "ret m"             , new Opcode{ CPU = "z80", Size = 1, Index = 0xf8 } },
                { "ld sp,hl"          , new Opcode{ CPU = "z80", Size = 1, Index = 0xf9 } },
                { "jp m,${0:x4}"      , new Opcode{ CPU = "z80", Size = 3, Index = 0xfa } },
                { "ei"                , new Opcode{ CPU = "z80", Size = 1, Index = 0xfb } },
                { "call m,${0:x4}"    , new Opcode{ CPU = "z80", Size = 3, Index = 0xfc } },
                { "cp ${0:x2}"        , new Opcode{ CPU = "z80", Size = 2, Index = 0xfe } },
                { "rst $38"           , new Opcode{ CPU = "z80", Size = 1, Index = 0xff } },
                { "rlc b"             , new Opcode{ CPU = "z80", Size = 2, Index = 0x00cb } },
                { "rlc c"             , new Opcode{ CPU = "z80", Size = 2, Index = 0x01cb } },
                { "rlc d"             , new Opcode{ CPU = "z80", Size = 2, Index = 0x02cb } },
                { "rlc e"             , new Opcode{ CPU = "z80", Size = 2, Index = 0x03cb } },
                { "rlc h"             , new Opcode{ CPU = "z80", Size = 2, Index = 0x04cb } },
                { "rlc l"             , new Opcode{ CPU = "z80", Size = 2, Index = 0x05cb } },
                { "rlc (hl)"          , new Opcode{ CPU = "z80", Size = 2, Index = 0x06cb } },
                { "rlc a"             , new Opcode{ CPU = "z80", Size = 2, Index = 0x07cb } },
                { "rrc b"             , new Opcode{ CPU = "z80", Size = 2, Index = 0x08cb } },
                { "rrc c"             , new Opcode{ CPU = "z80", Size = 2, Index = 0x09cb } },
                { "rrc d"             , new Opcode{ CPU = "z80", Size = 2, Index = 0x0acb } },
                { "rrc e"             , new Opcode{ CPU = "z80", Size = 2, Index = 0x0bcb } },
                { "rrc h"             , new Opcode{ CPU = "z80", Size = 2, Index = 0x0ccb } },
                { "rrc l"             , new Opcode{ CPU = "z80", Size = 2, Index = 0x0dcb } },
                { "rrc (hl)"          , new Opcode{ CPU = "z80", Size = 2, Index = 0x0ecb } },
                { "rrc a"             , new Opcode{ CPU = "z80", Size = 2, Index = 0x0fcb } },
                { "rl b"              , new Opcode{ CPU = "z80", Size = 2, Index = 0x10cb } },
                { "rl c"              , new Opcode{ CPU = "z80", Size = 2, Index = 0x11cb } },
                { "rl d"              , new Opcode{ CPU = "z80", Size = 2, Index = 0x12cb } },
                { "rl e"              , new Opcode{ CPU = "z80", Size = 2, Index = 0x13cb } },
                { "rl h"              , new Opcode{ CPU = "z80", Size = 2, Index = 0x14cb } },
                { "rl l"              , new Opcode{ CPU = "z80", Size = 2, Index = 0x15cb } },
                { "rl (hl)"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x16cb } },
                { "rl a"              , new Opcode{ CPU = "z80", Size = 2, Index = 0x17cb } },
                { "rr b"              , new Opcode{ CPU = "z80", Size = 2, Index = 0x18cb } },
                { "rr c"              , new Opcode{ CPU = "z80", Size = 2, Index = 0x19cb } },
                { "rr d"              , new Opcode{ CPU = "z80", Size = 2, Index = 0x1acb } },
                { "rr e"              , new Opcode{ CPU = "z80", Size = 2, Index = 0x1bcb } },
                { "rr h"              , new Opcode{ CPU = "z80", Size = 2, Index = 0x1ccb } },
                { "rr l"              , new Opcode{ CPU = "z80", Size = 2, Index = 0x1dcb } },
                { "rr (hl)"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x1ecb } },
                { "rr a"              , new Opcode{ CPU = "z80", Size = 2, Index = 0x1fcb } },
                { "sla b"             , new Opcode{ CPU = "z80", Size = 2, Index = 0x20cb } },
                { "sla c"             , new Opcode{ CPU = "z80", Size = 2, Index = 0x21cb } },
                { "sla d"             , new Opcode{ CPU = "z80", Size = 2, Index = 0x22cb } },
                { "sla e"             , new Opcode{ CPU = "z80", Size = 2, Index = 0x23cb } },
                { "sla h"             , new Opcode{ CPU = "z80", Size = 2, Index = 0x24cb } },
                { "sla l"             , new Opcode{ CPU = "z80", Size = 2, Index = 0x25cb } },
                { "sla (hl)"          , new Opcode{ CPU = "z80", Size = 2, Index = 0x26cb } },
                { "sla a"             , new Opcode{ CPU = "z80", Size = 2, Index = 0x27cb } },
                { "sra b"             , new Opcode{ CPU = "z80", Size = 2, Index = 0x28cb } },
                { "sra c"             , new Opcode{ CPU = "z80", Size = 2, Index = 0x29cb } },
                { "sra d"             , new Opcode{ CPU = "z80", Size = 2, Index = 0x2acb } },
                { "sra e"             , new Opcode{ CPU = "z80", Size = 2, Index = 0x2bcb } },
                { "sra h"             , new Opcode{ CPU = "z80", Size = 2, Index = 0x2ccb } },
                { "sra l"             , new Opcode{ CPU = "z80", Size = 2, Index = 0x2dcb } },
                { "sra (hl)"          , new Opcode{ CPU = "z80", Size = 2, Index = 0x2ecb } },
                { "sra a"             , new Opcode{ CPU = "z80", Size = 2, Index = 0x2fcb } },
                { "sll b"             , new Opcode{ CPU = "z80", Size = 2, Index = 0x30cb } },
                { "sll c"             , new Opcode{ CPU = "z80", Size = 2, Index = 0x31cb } },
                { "sll d"             , new Opcode{ CPU = "z80", Size = 2, Index = 0x32cb } },
                { "sll e"             , new Opcode{ CPU = "z80", Size = 2, Index = 0x33cb } },
                { "sll h"             , new Opcode{ CPU = "z80", Size = 2, Index = 0x34cb } },
                { "sll l"             , new Opcode{ CPU = "z80", Size = 2, Index = 0x35cb } },
                { "sll (hl)"          , new Opcode{ CPU = "z80", Size = 2, Index = 0x36cb } },
                { "sll a"             , new Opcode{ CPU = "z80", Size = 2, Index = 0x37cb } },
                { "srl b"             , new Opcode{ CPU = "z80", Size = 2, Index = 0x38cb } },
                { "srl c"             , new Opcode{ CPU = "z80", Size = 2, Index = 0x39cb } },
                { "srl d"             , new Opcode{ CPU = "z80", Size = 2, Index = 0x3acb } },
                { "srl e"             , new Opcode{ CPU = "z80", Size = 2, Index = 0x3bcb } },
                { "srl h"             , new Opcode{ CPU = "z80", Size = 2, Index = 0x3ccb } },
                { "srl l"             , new Opcode{ CPU = "z80", Size = 2, Index = 0x3dcb } },
                { "srl (hl)"          , new Opcode{ CPU = "z80", Size = 2, Index = 0x3ecb } },
                { "srl a"             , new Opcode{ CPU = "z80", Size = 2, Index = 0x3fcb } },
                { "bit 0,b"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x40cb } },
                { "bit 0,c"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x41cb } },
                { "bit 0,d"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x42cb } },
                { "bit 0,e"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x43cb } },
                { "bit 0,h"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x44cb } },
                { "bit 0,l"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x45cb } },
                { "bit 0,(hl)"        , new Opcode{ CPU = "z80", Size = 2, Index = 0x46cb } },
                { "bit 0,a"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x47cb } },
                { "bit 1,b"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x48cb } },
                { "bit 1,c"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x49cb } },
                { "bit 1,d"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x4acb } },
                { "bit 1,e"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x4bcb } },
                { "bit 1,h"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x4ccb } },
                { "bit 1,l"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x4dcb } },
                { "bit 1,(hl)"        , new Opcode{ CPU = "z80", Size = 2, Index = 0x4ecb } },
                { "bit 1,a"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x4fcb } },
                { "bit 2,b"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x50cb } },
                { "bit 2,c"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x51cb } },
                { "bit 2,d"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x52cb } },
                { "bit 2,e"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x53cb } },
                { "bit 2,h"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x54cb } },
                { "bit 2,l"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x55cb } },
                { "bit 2,(hl)"        , new Opcode{ CPU = "z80", Size = 2, Index = 0x56cb } },
                { "bit 2,a"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x57cb } },
                { "bit 3,b"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x58cb } },
                { "bit 3,c"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x59cb } },
                { "bit 3,d"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x5acb } },
                { "bit 3,e"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x5bcb } },
                { "bit 3,h"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x5ccb } },
                { "bit 3,l"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x5dcb } },
                { "bit 3,(hl)"        , new Opcode{ CPU = "z80", Size = 2, Index = 0x5ecb } },
                { "bit 3,a"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x5fcb } },
                { "bit 4,b"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x60cb } },
                { "bit 4,c"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x61cb } },
                { "bit 4,d"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x62cb } },
                { "bit 4,e"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x63cb } },
                { "bit 4,h"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x64cb } },
                { "bit 4,l"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x65cb } },
                { "bit 4,(hl)"        , new Opcode{ CPU = "z80", Size = 2, Index = 0x66cb } },
                { "bit 4,a"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x67cb } },
                { "bit 5,b"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x68cb } },
                { "bit 5,c"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x69cb } },
                { "bit 5,d"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x6acb } },
                { "bit 5,e"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x6bcb } },
                { "bit 5,h"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x6ccb } },
                { "bit 5,l"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x6dcb } },
                { "bit 5,(hl)"        , new Opcode{ CPU = "z80", Size = 2, Index = 0x6ecb } },
                { "bit 5,a"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x6fcb } },
                { "bit 6,b"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x70cb } },
                { "bit 6,c"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x71cb } },
                { "bit 6,d"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x72cb } },
                { "bit 6,e"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x73cb } },
                { "bit 6,h"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x74cb } },
                { "bit 6,l"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x75cb } },
                { "bit 6,(hl)"        , new Opcode{ CPU = "z80", Size = 2, Index = 0x76cb } },
                { "bit 6,a"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x77cb } },
                { "bit 7,b"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x78cb } },
                { "bit 7,c"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x79cb } },
                { "bit 7,d"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x7acb } },
                { "bit 7,e"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x7bcb } },
                { "bit 7,h"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x7ccb } },
                { "bit 7,l"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x7dcb } },
                { "bit 7,(hl)"        , new Opcode{ CPU = "z80", Size = 2, Index = 0x7ecb } },
                { "bit 7,a"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x7fcb } },
                { "res 0,b"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x80cb } },
                { "res 0,c"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x81cb } },
                { "res 0,d"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x82cb } },
                { "res 0,e"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x83cb } },
                { "res 0,h"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x84cb } },
                { "res 0,l"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x85cb } },
                { "res 0,(hl)"        , new Opcode{ CPU = "z80", Size = 2, Index = 0x86cb } },
                { "res 0,a"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x87cb } },
                { "res 1,b"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x88cb } },
                { "res 1,c"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x89cb } },
                { "res 1,d"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x8acb } },
                { "res 1,e"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x8bcb } },
                { "res 1,h"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x8ccb } },
                { "res 1,l"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x8dcb } },
                { "res 1,(hl)"        , new Opcode{ CPU = "z80", Size = 2, Index = 0x8ecb } },
                { "res 1,a"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x8fcb } },
                { "res 2,b"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x90cb } },
                { "res 2,c"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x91cb } },
                { "res 2,d"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x92cb } },
                { "res 2,e"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x93cb } },
                { "res 2,h"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x94cb } },
                { "res 2,l"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x95cb } },
                { "res 2,(hl)"        , new Opcode{ CPU = "z80", Size = 2, Index = 0x96cb } },
                { "res 2,a"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x97cb } },
                { "res 3,b"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x98cb } },
                { "res 3,c"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x99cb } },
                { "res 3,d"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x9acb } },
                { "res 3,e"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x9bcb } },
                { "res 3,h"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x9ccb } },
                { "res 3,l"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x9dcb } },
                { "res 3,(hl)"        , new Opcode{ CPU = "z80", Size = 2, Index = 0x9ecb } },
                { "res 3,a"           , new Opcode{ CPU = "z80", Size = 2, Index = 0x9fcb } },
                { "res 4,b"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xa0cb } },
                { "res 4,c"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xa1cb } },
                { "res 4,d"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xa2cb } },
                { "res 4,e"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xa3cb } },
                { "res 4,h"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xa4cb } },
                { "res 4,l"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xa5cb } },
                { "res 4,(hl)"        , new Opcode{ CPU = "z80", Size = 2, Index = 0xa6cb } },
                { "res 4,a"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xa7cb } },
                { "res 5,b"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xa8cb } },
                { "res 5,c"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xa9cb } },
                { "res 5,d"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xaacb } },
                { "res 5,e"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xabcb } },
                { "res 5,h"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xaccb } },
                { "res 5,l"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xadcb } },
                { "res 5,(hl)"        , new Opcode{ CPU = "z80", Size = 2, Index = 0xaecb } },
                { "res 5,a"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xafcb } },
                { "res 6,b"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xb0cb } },
                { "res 6,c"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xb1cb } },
                { "res 6,d"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xb2cb } },
                { "res 6,e"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xb3cb } },
                { "res 6,h"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xb4cb } },
                { "res 6,l"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xb5cb } },
                { "res 6,(hl)"        , new Opcode{ CPU = "z80", Size = 2, Index = 0xb6cb } },
                { "res 6,a"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xb7cb } },
                { "res 7,b"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xb8cb } },
                { "res 7,c"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xb9cb } },
                { "res 7,d"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xbacb } },
                { "res 7,e"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xbbcb } },
                { "res 7,h"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xbccb } },
                { "res 7,l"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xbdcb } },
                { "res 7,(hl)"        , new Opcode{ CPU = "z80", Size = 2, Index = 0xbecb } },
                { "res 7,a"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xbfcb } },
                { "set 0,b"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xc0cb } },
                { "set 0,c"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xc1cb } },
                { "set 0,d"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xc2cb } },
                { "set 0,e"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xc3cb } },
                { "set 0,h"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xc4cb } },
                { "set 0,l"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xc5cb } },
                { "set 0,(hl)"        , new Opcode{ CPU = "z80", Size = 2, Index = 0xc6cb } },
                { "set 0,a"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xc7cb } },
                { "set 1,b"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xc8cb } },
                { "set 1,c"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xc9cb } },
                { "set 1,d"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xcacb } },
                { "set 1,e"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xcbcb } },
                { "set 1,h"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xcccb } },
                { "set 1,l"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xcdcb } },
                { "set 1,(hl)"        , new Opcode{ CPU = "z80", Size = 2, Index = 0xcecb } },
                { "set 1,a"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xcfcb } },
                { "set 2,b"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xd0cb } },
                { "set 2,c"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xd1cb } },
                { "set 2,d"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xd2cb } },
                { "set 2,e"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xd3cb } },
                { "set 2,h"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xd4cb } },
                { "set 2,l"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xd5cb } },
                { "set 2,(hl)"        , new Opcode{ CPU = "z80", Size = 2, Index = 0xd6cb } },
                { "set 2,a"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xd7cb } },
                { "set 3,b"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xd8cb } },
                { "set 3,c"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xd9cb } },
                { "set 3,d"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xdacb } },
                { "set 3,e"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xdbcb } },
                { "set 3,h"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xdccb } },
                { "set 3,l"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xddcb } },
                { "set 3,(hl)"        , new Opcode{ CPU = "z80", Size = 2, Index = 0xdecb } },
                { "set 3,a"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xdfcb } },
                { "set 4,b"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xe0cb } },
                { "set 4,c"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xe1cb } },
                { "set 4,d"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xe2cb } },
                { "set 4,e"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xe3cb } },
                { "set 4,h"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xe4cb } },
                { "set 4,l"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xe5cb } },
                { "set 4,(hl)"        , new Opcode{ CPU = "z80", Size = 2, Index = 0xe6cb } },
                { "set 4,a"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xe7cb } },
                { "set 5,b"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xe8cb } },
                { "set 5,c"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xe9cb } },
                { "set 5,d"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xeacb } },
                { "set 5,e"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xebcb } },
                { "set 5,h"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xeccb } },
                { "set 5,l"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xedcb } },
                { "set 5,(hl)"        , new Opcode{ CPU = "z80", Size = 2, Index = 0xeecb } },
                { "set 5,a"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xefcb } },
                { "set 6,b"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xf0cb } },
                { "set 6,c"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xf1cb } },
                { "set 6,d"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xf2cb } },
                { "set 6,e"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xf3cb } },
                { "set 6,h"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xf4cb } },
                { "set 6,l"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xf5cb } },
                { "set 6,(hl)"        , new Opcode{ CPU = "z80", Size = 2, Index = 0xf6cb } },
                { "set 6,a"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xf7cb } },
                { "set 7,b"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xf8cb } },
                { "set 7,c"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xf9cb } },
                { "set 7,d"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xfacb } },
                { "set 7,e"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xfbcb } },
                { "set 7,h"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xfccb } },
                { "set 7,l"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xfdcb } },
                { "set 7,(hl)"        , new Opcode{ CPU = "z80", Size = 2, Index = 0xfecb } },
                { "set 7,a"           , new Opcode{ CPU = "z80", Size = 2, Index = 0xffcb } },
                { "in b,(c)"          , new Opcode{ CPU = "z80", Size = 2, Index = 0x40ed } },
                { "out (c),b"         , new Opcode{ CPU = "z80", Size = 2, Index = 0x41ed } },
                { "sbc hl,bc"         , new Opcode{ CPU = "z80", Size = 2, Index = 0x42ed } },
                { "ld (${0:x4}),bc"   , new Opcode{ CPU = "z80", Size = 4, Index = 0x43ed } },
                { "neg"               , new Opcode{ CPU = "z80", Size = 2, Index = 0x44ed } },
                { "retn"              , new Opcode{ CPU = "z80", Size = 2, Index = 0x45ed } },
                { "im 0"              , new Opcode{ CPU = "z80", Size = 2, Index = 0x46ed } },
                { "ld i,a"            , new Opcode{ CPU = "z80", Size = 2, Index = 0x47ed } },
                { "in c,(c)"          , new Opcode{ CPU = "z80", Size = 2, Index = 0x48ed } },
                { "out (c),c"         , new Opcode{ CPU = "z80", Size = 2, Index = 0x49ed } },
                { "adc hl,bc"         , new Opcode{ CPU = "z80", Size = 2, Index = 0x4aed } },
                { "ld bc,(${0:x4})"   , new Opcode{ CPU = "z80", Size = 4, Index = 0x4bed } },
                { "reti"              , new Opcode{ CPU = "z80", Size = 2, Index = 0x4ded } },
                { "ld r,a"            , new Opcode{ CPU = "z80", Size = 2, Index = 0x4fed } },
                { "in d,(c)"          , new Opcode{ CPU = "z80", Size = 2, Index = 0x50ed } },
                { "out (c),d"         , new Opcode{ CPU = "z80", Size = 2, Index = 0x51ed } },
                { "sbc hl,de"         , new Opcode{ CPU = "z80", Size = 2, Index = 0x52ed } },
                { "ld (${0:x4}),de"   , new Opcode{ CPU = "z80", Size = 4, Index = 0x53ed } },
                { "im 1"              , new Opcode{ CPU = "z80", Size = 2, Index = 0x56ed } },
                { "ld a,i"            , new Opcode{ CPU = "z80", Size = 2, Index = 0x57ed } },
                { "in e,(c)"          , new Opcode{ CPU = "z80", Size = 2, Index = 0x58ed } },
                { "out (c),e"         , new Opcode{ CPU = "z80", Size = 2, Index = 0x59ed } },
                { "adc hl,de"         , new Opcode{ CPU = "z80", Size = 2, Index = 0x5aed } },
                { "ld de,(${0:x4})"   , new Opcode{ CPU = "z80", Size = 4, Index = 0x5bed } },
                { "im 2"              , new Opcode{ CPU = "z80", Size = 2, Index = 0x5eed } },
                { "ld a,r"            , new Opcode{ CPU = "z80", Size = 2, Index = 0x5fed } },
                { "in h,(c)"          , new Opcode{ CPU = "z80", Size = 2, Index = 0x60ed } },
                { "out (c),h"         , new Opcode{ CPU = "z80", Size = 2, Index = 0x61ed } },
                { "sbc hl,hl"         , new Opcode{ CPU = "z80", Size = 2, Index = 0x62ed } },
                { "rrd"               , new Opcode{ CPU = "z80", Size = 2, Index = 0x67ed } },
                { "in l,(c)"          , new Opcode{ CPU = "z80", Size = 2, Index = 0x68ed } },
                { "out (c),l"         , new Opcode{ CPU = "z80", Size = 2, Index = 0x69ed } },
                { "adc hl,hl"         , new Opcode{ CPU = "z80", Size = 2, Index = 0x6aed } },
                { "rld"               , new Opcode{ CPU = "z80", Size = 2, Index = 0x6fed } },
                { "in (c)"            , new Opcode{ CPU = "z80", Size = 2, Index = 0x70ed } },
                { "out (c),0"         , new Opcode{ CPU = "z80", Size = 2, Index = 0x71ed } },
                { "sbc hl,sp"         , new Opcode{ CPU = "z80", Size = 2, Index = 0x72ed } },
                { "ld (${0:x4}),sp"   , new Opcode{ CPU = "z80", Size = 4, Index = 0x73ed } },
                { "in a,(c)"          , new Opcode{ CPU = "z80", Size = 2, Index = 0x78ed } },
                { "out (c),a"         , new Opcode{ CPU = "z80", Size = 2, Index = 0x79ed } },
                { "adc hl,sp"         , new Opcode{ CPU = "z80", Size = 2, Index = 0x7aed } },
                { "ld sp,(${0:x4})"   , new Opcode{ CPU = "z80", Size = 4, Index = 0x7bed } },
                { "ldi"               , new Opcode{ CPU = "z80", Size = 2, Index = 0xa0ed } },
                { "cpi"               , new Opcode{ CPU = "z80", Size = 2, Index = 0xa1ed } },
                { "ini"               , new Opcode{ CPU = "z80", Size = 2, Index = 0xa2ed } },
                { "outi"              , new Opcode{ CPU = "z80", Size = 2, Index = 0xa3ed } },
                { "ldd"               , new Opcode{ CPU = "z80", Size = 2, Index = 0xa8ed } },
                { "cpd"               , new Opcode{ CPU = "z80", Size = 2, Index = 0xa9ed } },
                { "ind"               , new Opcode{ CPU = "z80", Size = 2, Index = 0xaaed } },
                { "outd"              , new Opcode{ CPU = "z80", Size = 2, Index = 0xabed } },
                { "ldir"              , new Opcode{ CPU = "z80", Size = 2, Index = 0xb0ed } },
                { "cpir"              , new Opcode{ CPU = "z80", Size = 2, Index = 0xb1ed } },
                { "inir"              , new Opcode{ CPU = "z80", Size = 2, Index = 0xb2ed } },
                { "otir"              , new Opcode{ CPU = "z80", Size = 2, Index = 0xb3ed } },
                { "lddr"              , new Opcode{ CPU = "z80", Size = 2, Index = 0xb8ed } },
                { "cpdr"              , new Opcode{ CPU = "z80", Size = 2, Index = 0xb9ed } },
                { "indr"              , new Opcode{ CPU = "z80", Size = 2, Index = 0xbaed } },
                { "otdr"              , new Opcode{ CPU = "z80", Size = 2, Index = 0xbbed } },
                { "rlc (ix+${0:x2}),b"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x00cbdd } },
                { "rlc (ix+${0:x2}),c"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x01cbdd } },
                { "rlc (ix+${0:x2}),d"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x02cbdd } },
                { "rlc (ix+${0:x2}),e"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x03cbdd } },
                { "rlc (ix+${0:x2}),h"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x04cbdd } },
                { "rlc (ix+${0:x2}),l"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x05cbdd } },
                { "rlc (ix+${0:x2})"      , new Opcode{ CPU = "z80", Size = 4, Index = 0x06cbdd } },
                { "rlc (ix+${0:x2}),a"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x07cbdd } },
                { "rrc (ix+${0:x2}),b"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x08cbdd } },
                { "rrc (ix+${0:x2}),c"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x09cbdd } },
                { "rrc (ix+${0:x2}),d"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x0acbdd } },
                { "rrc (ix+${0:x2}),e"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x0bcbdd } },
                { "rrc (ix+${0:x2}),h"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x0ccbdd } },
                { "rrc (ix+${0:x2}),l"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x0dcbdd } },
                { "rrc (ix+${0:x2})"      , new Opcode{ CPU = "z80", Size = 4, Index = 0x0ecbdd } },
                { "rrc (ix+${0:x2}),a"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x0fcbdd } },
                { "rl (ix+${0:x2}),b"     , new Opcode{ CPU = "z80", Size = 4, Index = 0x10cbdd } },
                { "rl (ix+${0:x2}),c"     , new Opcode{ CPU = "z80", Size = 4, Index = 0x11cbdd } },
                { "rl (ix+${0:x2}),d"     , new Opcode{ CPU = "z80", Size = 4, Index = 0x12cbdd } },
                { "rl (ix+${0:x2}),e"     , new Opcode{ CPU = "z80", Size = 4, Index = 0x13cbdd } },
                { "rl (ix+${0:x2}),h"     , new Opcode{ CPU = "z80", Size = 4, Index = 0x14cbdd } },
                { "rl (ix+${0:x2}),l"     , new Opcode{ CPU = "z80", Size = 4, Index = 0x15cbdd } },
                { "rl (ix+${0:x2})"       , new Opcode{ CPU = "z80", Size = 4, Index = 0x16cbdd } },
                { "rl (ix+${0:x2}),a"     , new Opcode{ CPU = "z80", Size = 4, Index = 0x17cbdd } },
                { "rr (ix+${0:x2}),b"     , new Opcode{ CPU = "z80", Size = 4, Index = 0x18cbdd } },
                { "rr (ix+${0:x2}),c"     , new Opcode{ CPU = "z80", Size = 4, Index = 0x19cbdd } },
                { "rr (ix+${0:x2}),d"     , new Opcode{ CPU = "z80", Size = 4, Index = 0x1acbdd } },
                { "rr (ix+${0:x2}),e"     , new Opcode{ CPU = "z80", Size = 4, Index = 0x1bcbdd } },
                { "rr (ix+${0:x2}),h"     , new Opcode{ CPU = "z80", Size = 4, Index = 0x1ccbdd } },
                { "rr (ix+${0:x2}),l"     , new Opcode{ CPU = "z80", Size = 4, Index = 0x1dcbdd } },
                { "rr (ix+${0:x2})"       , new Opcode{ CPU = "z80", Size = 4, Index = 0x1ecbdd } },
                { "rr (ix+${0:x2}),a"     , new Opcode{ CPU = "z80", Size = 4, Index = 0x1fcbdd } },
                { "sla (ix+${0:x2}),b"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x20cbdd } },
                { "sla (ix+${0:x2}),c"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x21cbdd } },
                { "sla (ix+${0:x2}),d"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x22cbdd } },
                { "sla (ix+${0:x2}),e"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x23cbdd } },
                { "sla (ix+${0:x2}),h"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x24cbdd } },
                { "sla (ix+${0:x2}),l"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x25cbdd } },
                { "sla (ix+${0:x2})"      , new Opcode{ CPU = "z80", Size = 4, Index = 0x26cbdd } },
                { "sla (ix+${0:x2}),a"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x27cbdd } },
                { "sra (ix+${0:x2}),b"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x28cbdd } },
                { "sra (ix+${0:x2}),c"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x29cbdd } },
                { "sra (ix+${0:x2}),d"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x2acbdd } },
                { "sra (ix+${0:x2}),e"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x2bcbdd } },
                { "sra (ix+${0:x2}),h"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x2ccbdd } },
                { "sra (ix+${0:x2}),l"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x2dcbdd } },
                { "sra (ix+${0:x2})"      , new Opcode{ CPU = "z80", Size = 4, Index = 0x2ecbdd } },
                { "sra (ix+${0:x2}),a"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x2fcbdd } },
                { "sll (ix+${0:x2}),b"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x30cbdd } },
                { "sll (ix+${0:x2}),c"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x31cbdd } },
                { "sll (ix+${0:x2}),d"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x32cbdd } },
                { "sll (ix+${0:x2}),e"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x33cbdd } },
                { "sll (ix+${0:x2}),h"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x34cbdd } },
                { "sll (ix+${0:x2}),l"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x35cbdd } },
                { "sll (ix+${0:x2})"      , new Opcode{ CPU = "z80", Size = 4, Index = 0x36cbdd } },
                { "sll (ix+${0:x2}),a"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x37cbdd } },
                { "srl (ix+${0:x2}),b"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x38cbdd } },
                { "srl (ix+${0:x2}),c"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x39cbdd } },
                { "srl (ix+${0:x2}),d"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x3acbdd } },
                { "srl (ix+${0:x2}),e"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x3bcbdd } },
                { "srl (ix+${0:x2}),h"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x3ccbdd } },
                { "srl (ix+${0:x2}),l"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x3dcbdd } },
                { "srl (ix+${0:x2})"      , new Opcode{ CPU = "z80", Size = 4, Index = 0x3ecbdd } },
                { "srl (ix+${0:x2}),a"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x3fcbdd } },
                { "bit 0,(ix+${0:x2}),b"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x40cbdd } },
                { "bit 0,(ix+${0:x2}),c"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x41cbdd } },
                { "bit 0,(ix+${0:x2}),d"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x42cbdd } },
                { "bit 0,(ix+${0:x2}),e"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x43cbdd } },
                { "bit 0,(ix+${0:x2}),h"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x44cbdd } },
                { "bit 0,(ix+${0:x2}),l"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x45cbdd } },
                { "bit 0,(ix+${0:x2})"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x46cbdd } },
                { "bit 0,(ix+${0:x2}),a"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x47cbdd } },
                { "bit 1,(ix+${0:x2}),b"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x48cbdd } },
                { "bit 1,(ix+${0:x2}),c"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x49cbdd } },
                { "bit 1,(ix+${0:x2}),d"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x4acbdd } },
                { "bit 1,(ix+${0:x2}),e"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x4bcbdd } },
                { "bit 1,(ix+${0:x2}),h"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x4ccbdd } },
                { "bit 1,(ix+${0:x2}),l"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x4dcbdd } },
                { "bit 1,(ix+${0:x2})"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x4ecbdd } },
                { "bit 1,(ix+${0:x2}),a"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x4fcbdd } },
                { "bit 2,(ix+${0:x2}),b"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x50cbdd } },
                { "bit 2,(ix+${0:x2}),c"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x51cbdd } },
                { "bit 2,(ix+${0:x2}),d"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x52cbdd } },
                { "bit 2,(ix+${0:x2}),e"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x53cbdd } },
                { "bit 2,(ix+${0:x2}),h"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x54cbdd } },
                { "bit 2,(ix+${0:x2}),l"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x55cbdd } },
                { "bit 2,(ix+${0:x2})"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x56cbdd } },
                { "bit 2,(ix+${0:x2}),a"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x57cbdd } },
                { "bit 3,(ix+${0:x2}),b"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x58cbdd } },
                { "bit 3,(ix+${0:x2}),c"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x59cbdd } },
                { "bit 3,(ix+${0:x2}),d"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x5acbdd } },
                { "bit 3,(ix+${0:x2}),e"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x5bcbdd } },
                { "bit 3,(ix+${0:x2}),h"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x5ccbdd } },
                { "bit 3,(ix+${0:x2}),l"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x5dcbdd } },
                { "bit 3,(ix+${0:x2})"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x5ecbdd } },
                { "bit 3,(ix+${0:x2}),a"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x5fcbdd } },
                { "bit 4,(ix+${0:x2}),b"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x60cbdd } },
                { "bit 4,(ix+${0:x2}),c"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x61cbdd } },
                { "bit 4,(ix+${0:x2}),d"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x62cbdd } },
                { "bit 4,(ix+${0:x2}),e"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x63cbdd } },
                { "bit 4,(ix+${0:x2}),h"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x64cbdd } },
                { "bit 4,(ix+${0:x2}),l"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x65cbdd } },
                { "bit 4,(ix+${0:x2})"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x66cbdd } },
                { "bit 4,(ix+${0:x2}),a"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x67cbdd } },
                { "bit 5,(ix+${0:x2}),b"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x68cbdd } },
                { "bit 5,(ix+${0:x2}),c"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x69cbdd } },
                { "bit 5,(ix+${0:x2}),d"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x6acbdd } },
                { "bit 5,(ix+${0:x2}),e"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x6bcbdd } },
                { "bit 5,(ix+${0:x2}),h"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x6ccbdd } },
                { "bit 5,(ix+${0:x2}),l"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x6dcbdd } },
                { "bit 5,(ix+${0:x2})"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x6ecbdd } },
                { "bit 5,(ix+${0:x2}),a"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x6fcbdd } },
                { "bit 6,(ix+${0:x2}),b"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x70cbdd } },
                { "bit 6,(ix+${0:x2}),c"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x71cbdd } },
                { "bit 6,(ix+${0:x2}),d"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x72cbdd } },
                { "bit 6,(ix+${0:x2}),e"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x73cbdd } },
                { "bit 6,(ix+${0:x2}),h"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x74cbdd } },
                { "bit 6,(ix+${0:x2}),l"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x75cbdd } },
                { "bit 6,(ix+${0:x2})"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x76cbdd } },
                { "bit 6,(ix+${0:x2}),a"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x77cbdd } },
                { "bit 7,(ix+${0:x2}),b"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x78cbdd } },
                { "bit 7,(ix+${0:x2}),c"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x79cbdd } },
                { "bit 7,(ix+${0:x2}),d"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x7acbdd } },
                { "bit 7,(ix+${0:x2}),e"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x7bcbdd } },
                { "bit 7,(ix+${0:x2}),h"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x7ccbdd } },
                { "bit 7,(ix+${0:x2}),l"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x7dcbdd } },
                { "bit 7,(ix+${0:x2})"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x7ecbdd } },
                { "bit 7,(ix+${0:x2}),a"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x7fcbdd } },
                { "res 0,(ix+${0:x2}),b"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x80cbdd } },
                { "res 0,(ix+${0:x2}),c"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x81cbdd } },
                { "res 0,(ix+${0:x2}),d"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x82cbdd } },
                { "res 0,(ix+${0:x2}),e"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x83cbdd } },
                { "res 0,(ix+${0:x2}),h"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x84cbdd } },
                { "res 0,(ix+${0:x2}),l"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x85cbdd } },
                { "res 0,(ix+${0:x2})"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x86cbdd } },
                { "res 0,(ix+${0:x2}),a"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x87cbdd } },
                { "res 1,(ix+${0:x2}),b"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x88cbdd } },
                { "res 1,(ix+${0:x2}),c"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x89cbdd } },
                { "res 1,(ix+${0:x2}),d"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x8acbdd } },
                { "res 1,(ix+${0:x2}),e"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x8bcbdd } },
                { "res 1,(ix+${0:x2}),h"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x8ccbdd } },
                { "res 1,(ix+${0:x2}),l"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x8dcbdd } },
                { "res 1,(ix+${0:x2})"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x8ecbdd } },
                { "res 1,(ix+${0:x2}),a"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x8fcbdd } },
                { "res 2,(ix+${0:x2}),b"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x90cbdd } },
                { "res 2,(ix+${0:x2}),c"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x91cbdd } },
                { "res 2,(ix+${0:x2}),d"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x92cbdd } },
                { "res 2,(ix+${0:x2}),e"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x93cbdd } },
                { "res 2,(ix+${0:x2}),h"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x94cbdd } },
                { "res 2,(ix+${0:x2}),l"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x95cbdd } },
                { "res 2,(ix+${0:x2})"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x96cbdd } },
                { "res 2,(ix+${0:x2}),a"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x97cbdd } },
                { "res 3,(ix+${0:x2}),b"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x98cbdd } },
                { "res 3,(ix+${0:x2}),c"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x99cbdd } },
                { "res 3,(ix+${0:x2}),d"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x9acbdd } },
                { "res 3,(ix+${0:x2}),e"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x9bcbdd } },
                { "res 3,(ix+${0:x2}),h"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x9ccbdd } },
                { "res 3,(ix+${0:x2}),l"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x9dcbdd } },
                { "res 3,(ix+${0:x2})"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x9ecbdd } },
                { "res 3,(ix+${0:x2}),a"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x9fcbdd } },
                { "res 4,(ix+${0:x2}),b"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xa0cbdd } },
                { "res 4,(ix+${0:x2}),c"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xa1cbdd } },
                { "res 4,(ix+${0:x2}),d"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xa2cbdd } },
                { "res 4,(ix+${0:x2}),e"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xa3cbdd } },
                { "res 4,(ix+${0:x2}),h"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xa4cbdd } },
                { "res 4,(ix+${0:x2}),l"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xa5cbdd } },
                { "res 4,(ix+${0:x2})"    , new Opcode{ CPU = "z80", Size = 4, Index = 0xa6cbdd } },
                { "res 4,(ix+${0:x2}),a"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xa7cbdd } },
                { "res 5,(ix+${0:x2}),b"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xa8cbdd } },
                { "res 5,(ix+${0:x2}),c"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xa9cbdd } },
                { "res 5,(ix+${0:x2}),d"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xaacbdd } },
                { "res 5,(ix+${0:x2}),e"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xabcbdd } },
                { "res 5,(ix+${0:x2}),h"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xaccbdd } },
                { "res 5,(ix+${0:x2}),l"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xadcbdd } },
                { "res 5,(ix+${0:x2})"    , new Opcode{ CPU = "z80", Size = 4, Index = 0xaecbdd } },
                { "res 5,(ix+${0:x2}),a"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xafcbdd } },
                { "res 6,(ix+${0:x2}),b"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xb0cbdd } },
                { "res 6,(ix+${0:x2}),c"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xb1cbdd } },
                { "res 6,(ix+${0:x2}),d"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xb2cbdd } },
                { "res 6,(ix+${0:x2}),e"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xb3cbdd } },
                { "res 6,(ix+${0:x2}),h"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xb4cbdd } },
                { "res 6,(ix+${0:x2}),l"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xb5cbdd } },
                { "res 6,(ix+${0:x2})"    , new Opcode{ CPU = "z80", Size = 4, Index = 0xb6cbdd } },
                { "res 6,(ix+${0:x2}),a"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xb7cbdd } },
                { "res 7,(ix+${0:x2}),b"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xb8cbdd } },
                { "res 7,(ix+${0:x2}),c"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xb9cbdd } },
                { "res 7,(ix+${0:x2}),d"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xbacbdd } },
                { "res 7,(ix+${0:x2}),e"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xbbcbdd } },
                { "res 7,(ix+${0:x2}),h"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xbccbdd } },
                { "res 7,(ix+${0:x2}),l"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xbdcbdd } },
                { "res 7,(ix+${0:x2})"    , new Opcode{ CPU = "z80", Size = 4, Index = 0xbecbdd } },
                { "res 7,(ix+${0:x2}),a"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xbfcbdd } },
                { "set 0,(ix+${0:x2}),b"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xc0cbdd } },
                { "set 0,(ix+${0:x2}),c"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xc1cbdd } },
                { "set 0,(ix+${0:x2}),d"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xc2cbdd } },
                { "set 0,(ix+${0:x2}),e"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xc3cbdd } },
                { "set 0,(ix+${0:x2}),h"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xc4cbdd } },
                { "set 0,(ix+${0:x2}),l"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xc5cbdd } },
                { "set 0,(ix+${0:x2})"    , new Opcode{ CPU = "z80", Size = 4, Index = 0xc6cbdd } },
                { "set 0,(ix+${0:x2}),a"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xc7cbdd } },
                { "set 1,(ix+${0:x2}),b"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xc8cbdd } },
                { "set 1,(ix+${0:x2}),c"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xc9cbdd } },
                { "set 1,(ix+${0:x2}),d"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xcacbdd } },
                { "set 1,(ix+${0:x2}),e"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xcbcbdd } },
                { "set 1,(ix+${0:x2}),h"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xcccbdd } },
                { "set 1,(ix+${0:x2}),l"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xcdcbdd } },
                { "set 1,(ix+${0:x2})"    , new Opcode{ CPU = "z80", Size = 4, Index = 0xcecbdd } },
                { "set 1,(ix+${0:x2}),a"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xcfcbdd } },
                { "set 2,(ix+${0:x2}),b"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xd0cbdd } },
                { "set 2,(ix+${0:x2}),c"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xd1cbdd } },
                { "set 2,(ix+${0:x2}),d"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xd2cbdd } },
                { "set 2,(ix+${0:x2}),e"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xd3cbdd } },
                { "set 2,(ix+${0:x2}),h"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xd4cbdd } },
                { "set 2,(ix+${0:x2}),l"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xd5cbdd } },
                { "set 2,(ix+${0:x2})"    , new Opcode{ CPU = "z80", Size = 4, Index = 0xd6cbdd } },
                { "set 2,(ix+${0:x2}),a"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xd7cbdd } },
                { "set 3,(ix+${0:x2}),b"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xd8cbdd } },
                { "set 3,(ix+${0:x2}),c"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xd9cbdd } },
                { "set 3,(ix+${0:x2}),d"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xdacbdd } },
                { "set 3,(ix+${0:x2}),e"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xdbcbdd } },
                { "set 3,(ix+${0:x2}),h"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xdccbdd } },
                { "set 3,(ix+${0:x2}),l"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xddcbdd } },
                { "set 3,(ix+${0:x2})"    , new Opcode{ CPU = "z80", Size = 4, Index = 0xdecbdd } },
                { "set 3,(ix+${0:x2}),a"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xdfcbdd } },
                { "set 4,(ix+${0:x2}),b"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xe0cbdd } },
                { "set 4,(ix+${0:x2}),c"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xe1cbdd } },
                { "set 4,(ix+${0:x2}),d"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xe2cbdd } },
                { "set 4,(ix+${0:x2}),e"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xe3cbdd } },
                { "set 4,(ix+${0:x2}),h"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xe4cbdd } },
                { "set 4,(ix+${0:x2}),l"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xe5cbdd } },
                { "set 4,(ix+${0:x2})"    , new Opcode{ CPU = "z80", Size = 4, Index = 0xe6cbdd } },
                { "set 4,(ix+${0:x2}),a"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xe7cbdd } },
                { "set 5,(ix+${0:x2}),b"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xe8cbdd } },
                { "set 5,(ix+${0:x2}),c"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xe9cbdd } },
                { "set 5,(ix+${0:x2}),d"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xeacbdd } },
                { "set 5,(ix+${0:x2}),e"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xebcbdd } },
                { "set 5,(ix+${0:x2}),h"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xeccbdd } },
                { "set 5,(ix+${0:x2}),l"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xedcbdd } },
                { "set 5,(ix+${0:x2})"    , new Opcode{ CPU = "z80", Size = 4, Index = 0xeecbdd } },
                { "set 5,(ix+${0:x2}),a"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xefcbdd } },
                { "set 6,(ix+${0:x2}),b"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xf0cbdd } },
                { "set 6,(ix+${0:x2}),c"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xf1cbdd } },
                { "set 6,(ix+${0:x2}),d"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xf2cbdd } },
                { "set 6,(ix+${0:x2}),e"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xf3cbdd } },
                { "set 6,(ix+${0:x2}),h"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xf4cbdd } },
                { "set 6,(ix+${0:x2}),l"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xf5cbdd } },
                { "set 6,(ix+${0:x2})"    , new Opcode{ CPU = "z80", Size = 4, Index = 0xf6cbdd } },
                { "set 6,(ix+${0:x2}),a"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xf7cbdd } },
                { "set 7,(ix+${0:x2}),b"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xf8cbdd } },
                { "set 7,(ix+${0:x2}),c"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xf9cbdd } },
                { "set 7,(ix+${0:x2}),d"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xfacbdd } },
                { "set 7,(ix+${0:x2}),e"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xfbcbdd } },
                { "set 7,(ix+${0:x2}),h"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xfccbdd } },
                { "set 7,(ix+${0:x2}),l"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xfdcbdd } },
                { "set 7,(ix+${0:x2})"    , new Opcode{ CPU = "z80", Size = 4, Index = 0xfecbdd } },
                { "set 7,(ix+${0:x2}),a"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xffcbdd } },
                { "rlc (iy+${0:x2}),b"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x00cbfd } },
                { "rlc (iy+${0:x2}),c"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x01cbfd } },
                { "rlc (iy+${0:x2}),d"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x02cbfd } },
                { "rlc (iy+${0:x2}),e"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x03cbfd } },
                { "rlc (iy+${0:x2}),h"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x04cbfd } },
                { "rlc (iy+${0:x2}),l"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x05cbfd } },
                { "rlc (iy+${0:x2})"      , new Opcode{ CPU = "z80", Size = 4, Index = 0x06cbfd } },
                { "rlc (iy+${0:x2}),a"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x07cbfd } },
                { "rrc (iy+${0:x2}),b"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x08cbfd } },
                { "rrc (iy+${0:x2}),c"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x09cbfd } },
                { "rrc (iy+${0:x2}),d"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x0acbfd } },
                { "rrc (iy+${0:x2}),e"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x0bcbfd } },
                { "rrc (iy+${0:x2}),h"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x0ccbfd } },
                { "rrc (iy+${0:x2}),l"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x0dcbfd } },
                { "rrc (iy+${0:x2})"      , new Opcode{ CPU = "z80", Size = 4, Index = 0x0ecbfd } },
                { "rrc (iy+${0:x2}),a"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x0fcbfd } },
                { "rl (iy+${0:x2}),b"     , new Opcode{ CPU = "z80", Size = 4, Index = 0x10cbfd } },
                { "rl (iy+${0:x2}),c"     , new Opcode{ CPU = "z80", Size = 4, Index = 0x11cbfd } },
                { "rl (iy+${0:x2}),d"     , new Opcode{ CPU = "z80", Size = 4, Index = 0x12cbfd } },
                { "rl (iy+${0:x2}),e"     , new Opcode{ CPU = "z80", Size = 4, Index = 0x13cbfd } },
                { "rl (iy+${0:x2}),h"     , new Opcode{ CPU = "z80", Size = 4, Index = 0x14cbfd } },
                { "rl (iy+${0:x2}),l"     , new Opcode{ CPU = "z80", Size = 4, Index = 0x15cbfd } },
                { "rl (iy+${0:x2})"       , new Opcode{ CPU = "z80", Size = 4, Index = 0x16cbfd } },
                { "rl (iy+${0:x2}),a"     , new Opcode{ CPU = "z80", Size = 4, Index = 0x17cbfd } },
                { "rr (iy+${0:x2}),b"     , new Opcode{ CPU = "z80", Size = 4, Index = 0x18cbfd } },
                { "rr (iy+${0:x2}),c"     , new Opcode{ CPU = "z80", Size = 4, Index = 0x19cbfd } },
                { "rr (iy+${0:x2}),d"     , new Opcode{ CPU = "z80", Size = 4, Index = 0x1acbfd } },
                { "rr (iy+${0:x2}),e"     , new Opcode{ CPU = "z80", Size = 4, Index = 0x1bcbfd } },
                { "rr (iy+${0:x2}),h"     , new Opcode{ CPU = "z80", Size = 4, Index = 0x1ccbfd } },
                { "rr (iy+${0:x2}),l"     , new Opcode{ CPU = "z80", Size = 4, Index = 0x1dcbfd } },
                { "rr (iy+${0:x2})"       , new Opcode{ CPU = "z80", Size = 4, Index = 0x1ecbfd } },
                { "rr (iy+${0:x2}),a"     , new Opcode{ CPU = "z80", Size = 4, Index = 0x1fcbfd } },
                { "sla (iy+${0:x2}),b"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x20cbfd } },
                { "sla (iy+${0:x2}),c"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x21cbfd } },
                { "sla (iy+${0:x2}),d"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x22cbfd } },
                { "sla (iy+${0:x2}),e"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x23cbfd } },
                { "sla (iy+${0:x2}),h"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x24cbfd } },
                { "sla (iy+${0:x2}),l"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x25cbfd } },
                { "sla (iy+${0:x2})"      , new Opcode{ CPU = "z80", Size = 4, Index = 0x26cbfd } },
                { "sla (iy+${0:x2}),a"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x27cbfd } },
                { "sra (iy+${0:x2}),b"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x28cbfd } },
                { "sra (iy+${0:x2}),c"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x29cbfd } },
                { "sra (iy+${0:x2}),d"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x2acbfd } },
                { "sra (iy+${0:x2}),e"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x2bcbfd } },
                { "sra (iy+${0:x2}),h"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x2ccbfd } },
                { "sra (iy+${0:x2}),l"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x2dcbfd } },
                { "sra (iy+${0:x2})"      , new Opcode{ CPU = "z80", Size = 4, Index = 0x2ecbfd } },
                { "sra (iy+${0:x2}),a"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x2fcbfd } },
                { "sll (iy+${0:x2}),b"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x30cbfd } },
                { "sll (iy+${0:x2}),c"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x31cbfd } },
                { "sll (iy+${0:x2}),d"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x32cbfd } },
                { "sll (iy+${0:x2}),e"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x33cbfd } },
                { "sll (iy+${0:x2}),h"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x34cbfd } },
                { "sll (iy+${0:x2}),l"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x35cbfd } },
                { "sll (iy+${0:x2})"      , new Opcode{ CPU = "z80", Size = 4, Index = 0x36cbfd } },
                { "sll (iy+${0:x2}),a"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x37cbfd } },
                { "srl (iy+${0:x2}),b"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x38cbfd } },
                { "srl (iy+${0:x2}),c"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x39cbfd } },
                { "srl (iy+${0:x2}),d"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x3acbfd } },
                { "srl (iy+${0:x2}),e"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x3bcbfd } },
                { "srl (iy+${0:x2}),h"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x3ccbfd } },
                { "srl (iy+${0:x2}),l"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x3dcbfd } },
                { "srl (iy+${0:x2})"      , new Opcode{ CPU = "z80", Size = 4, Index = 0x3ecbfd } },
                { "srl (iy+${0:x2}),a"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x3fcbfd } },
                { "bit 0,(iy+${0:x2}),b"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x40cbfd } },
                { "bit 0,(iy+${0:x2}),c"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x41cbfd } },
                { "bit 0,(iy+${0:x2}),d"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x42cbfd } },
                { "bit 0,(iy+${0:x2}),e"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x43cbfd } },
                { "bit 0,(iy+${0:x2}),h"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x44cbfd } },
                { "bit 0,(iy+${0:x2}),l"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x45cbfd } },
                { "bit 0,(iy+${0:x2})"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x46cbfd } },
                { "bit 0,(iy+${0:x2}),a"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x47cbfd } },
                { "bit 1,(iy+${0:x2}),b"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x48cbfd } },
                { "bit 1,(iy+${0:x2}),c"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x49cbfd } },
                { "bit 1,(iy+${0:x2}),d"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x4acbfd } },
                { "bit 1,(iy+${0:x2}),e"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x4bcbfd } },
                { "bit 1,(iy+${0:x2}),h"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x4ccbfd } },
                { "bit 1,(iy+${0:x2}),l"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x4dcbfd } },
                { "bit 1,(iy+${0:x2})"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x4ecbfd } },
                { "bit 1,(iy+${0:x2}),a"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x4fcbfd } },
                { "bit 2,(iy+${0:x2}),b"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x50cbfd } },
                { "bit 2,(iy+${0:x2}),c"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x51cbfd } },
                { "bit 2,(iy+${0:x2}),d"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x52cbfd } },
                { "bit 2,(iy+${0:x2}),e"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x53cbfd } },
                { "bit 2,(iy+${0:x2}),h"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x54cbfd } },
                { "bit 2,(iy+${0:x2}),l"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x55cbfd } },
                { "bit 2,(iy+${0:x2})"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x56cbfd } },
                { "bit 2,(iy+${0:x2}),a"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x57cbfd } },
                { "bit 3,(iy+${0:x2}),b"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x58cbfd } },
                { "bit 3,(iy+${0:x2}),c"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x59cbfd } },
                { "bit 3,(iy+${0:x2}),d"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x5acbfd } },
                { "bit 3,(iy+${0:x2}),e"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x5bcbfd } },
                { "bit 3,(iy+${0:x2}),h"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x5ccbfd } },
                { "bit 3,(iy+${0:x2}),l"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x5dcbfd } },
                { "bit 3,(iy+${0:x2})"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x5ecbfd } },
                { "bit 3,(iy+${0:x2}),a"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x5fcbfd } },
                { "bit 4,(iy+${0:x2}),b"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x60cbfd } },
                { "bit 4,(iy+${0:x2}),c"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x61cbfd } },
                { "bit 4,(iy+${0:x2}),d"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x62cbfd } },
                { "bit 4,(iy+${0:x2}),e"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x63cbfd } },
                { "bit 4,(iy+${0:x2}),h"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x64cbfd } },
                { "bit 4,(iy+${0:x2}),l"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x65cbfd } },
                { "bit 4,(iy+${0:x2})"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x66cbfd } },
                { "bit 4,(iy+${0:x2}),a"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x67cbfd } },
                { "bit 5,(iy+${0:x2}),b"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x68cbfd } },
                { "bit 5,(iy+${0:x2}),c"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x69cbfd } },
                { "bit 5,(iy+${0:x2}),d"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x6acbfd } },
                { "bit 5,(iy+${0:x2}),e"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x6bcbfd } },
                { "bit 5,(iy+${0:x2}),h"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x6ccbfd } },
                { "bit 5,(iy+${0:x2}),l"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x6dcbfd } },
                { "bit 5,(iy+${0:x2})"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x6ecbfd } },
                { "bit 5,(iy+${0:x2}),a"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x6fcbfd } },
                { "bit 6,(iy+${0:x2}),b"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x70cbfd } },
                { "bit 6,(iy+${0:x2}),c"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x71cbfd } },
                { "bit 6,(iy+${0:x2}),d"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x72cbfd } },
                { "bit 6,(iy+${0:x2}),e"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x73cbfd } },
                { "bit 6,(iy+${0:x2}),h"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x74cbfd } },
                { "bit 6,(iy+${0:x2}),l"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x75cbfd } },
                { "bit 6,(iy+${0:x2})"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x76cbfd } },
                { "bit 6,(iy+${0:x2}),a"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x77cbfd } },
                { "bit 7,(iy+${0:x2}),b"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x78cbfd } },
                { "bit 7,(iy+${0:x2}),c"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x79cbfd } },
                { "bit 7,(iy+${0:x2}),d"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x7acbfd } },
                { "bit 7,(iy+${0:x2}),e"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x7bcbfd } },
                { "bit 7,(iy+${0:x2}),h"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x7ccbfd } },
                { "bit 7,(iy+${0:x2}),l"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x7dcbfd } },
                { "bit 7,(iy+${0:x2})"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x7ecbfd } },
                { "bit 7,(iy+${0:x2}),a"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x7fcbfd } },
                { "res 0,(iy+${0:x2}),b"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x80cbfd } },
                { "res 0,(iy+${0:x2}),c"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x81cbfd } },
                { "res 0,(iy+${0:x2}),d"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x82cbfd } },
                { "res 0,(iy+${0:x2}),e"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x83cbfd } },
                { "res 0,(iy+${0:x2}),h"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x84cbfd } },
                { "res 0,(iy+${0:x2}),l"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x85cbfd } },
                { "res 0,(iy+${0:x2})"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x86cbfd } },
                { "res 0,(iy+${0:x2}),a"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x87cbfd } },
                { "res 1,(iy+${0:x2}),b"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x88cbfd } },
                { "res 1,(iy+${0:x2}),c"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x89cbfd } },
                { "res 1,(iy+${0:x2}),d"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x8acbfd } },
                { "res 1,(iy+${0:x2}),e"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x8bcbfd } },
                { "res 1,(iy+${0:x2}),h"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x8ccbfd } },
                { "res 1,(iy+${0:x2}),l"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x8dcbfd } },
                { "res 1,(iy+${0:x2})"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x8ecbfd } },
                { "res 1,(iy+${0:x2}),a"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x8fcbfd } },
                { "res 2,(iy+${0:x2}),b"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x90cbfd } },
                { "res 2,(iy+${0:x2}),c"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x91cbfd } },
                { "res 2,(iy+${0:x2}),d"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x92cbfd } },
                { "res 2,(iy+${0:x2}),e"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x93cbfd } },
                { "res 2,(iy+${0:x2}),h"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x94cbfd } },
                { "res 2,(iy+${0:x2}),l"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x95cbfd } },
                { "res 2,(iy+${0:x2})"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x96cbfd } },
                { "res 2,(iy+${0:x2}),a"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x97cbfd } },
                { "res 3,(iy+${0:x2}),b"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x98cbfd } },
                { "res 3,(iy+${0:x2}),c"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x99cbfd } },
                { "res 3,(iy+${0:x2}),d"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x9acbfd } },
                { "res 3,(iy+${0:x2}),e"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x9bcbfd } },
                { "res 3,(iy+${0:x2}),h"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x9ccbfd } },
                { "res 3,(iy+${0:x2}),l"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x9dcbfd } },
                { "res 3,(iy+${0:x2})"    , new Opcode{ CPU = "z80", Size = 4, Index = 0x9ecbfd } },
                { "res 3,(iy+${0:x2}),a"  , new Opcode{ CPU = "z80", Size = 4, Index = 0x9fcbfd } },
                { "res 4,(iy+${0:x2}),b"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xa0cbfd } },
                { "res 4,(iy+${0:x2}),c"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xa1cbfd } },
                { "res 4,(iy+${0:x2}),d"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xa2cbfd } },
                { "res 4,(iy+${0:x2}),e"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xa3cbfd } },
                { "res 4,(iy+${0:x2}),h"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xa4cbfd } },
                { "res 4,(iy+${0:x2}),l"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xa5cbfd } },
                { "res 4,(iy+${0:x2})"    , new Opcode{ CPU = "z80", Size = 4, Index = 0xa6cbfd } },
                { "res 4,(iy+${0:x2}),a"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xa7cbfd } },
                { "res 5,(iy+${0:x2}),b"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xa8cbfd } },
                { "res 5,(iy+${0:x2}),c"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xa9cbfd } },
                { "res 5,(iy+${0:x2}),d"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xaacbfd } },
                { "res 5,(iy+${0:x2}),e"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xabcbfd } },
                { "res 5,(iy+${0:x2}),h"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xaccbfd } },
                { "res 5,(iy+${0:x2}),l"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xadcbfd } },
                { "res 5,(iy+${0:x2})"    , new Opcode{ CPU = "z80", Size = 4, Index = 0xaecbfd } },
                { "res 5,(iy+${0:x2}),a"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xafcbfd } },
                { "res 6,(iy+${0:x2}),b"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xb0cbfd } },
                { "res 6,(iy+${0:x2}),c"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xb1cbfd } },
                { "res 6,(iy+${0:x2}),d"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xb2cbfd } },
                { "res 6,(iy+${0:x2}),e"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xb3cbfd } },
                { "res 6,(iy+${0:x2}),h"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xb4cbfd } },
                { "res 6,(iy+${0:x2}),l"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xb5cbfd } },
                { "res 6,(iy+${0:x2})"    , new Opcode{ CPU = "z80", Size = 4, Index = 0xb6cbfd } },
                { "res 6,(iy+${0:x2}),a"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xb7cbfd } },
                { "res 7,(iy+${0:x2}),b"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xb8cbfd } },
                { "res 7,(iy+${0:x2}),c"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xb9cbfd } },
                { "res 7,(iy+${0:x2}),d"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xbacbfd } },
                { "res 7,(iy+${0:x2}),e"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xbbcbfd } },
                { "res 7,(iy+${0:x2}),h"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xbccbfd } },
                { "res 7,(iy+${0:x2}),l"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xbdcbfd } },
                { "res 7,(iy+${0:x2})"    , new Opcode{ CPU = "z80", Size = 4, Index = 0xbecbfd } },
                { "res 7,(iy+${0:x2}),a"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xbfcbfd } },
                { "set 0,(iy+${0:x2}),b"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xc0cbfd } },
                { "set 0,(iy+${0:x2}),c"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xc1cbfd } },
                { "set 0,(iy+${0:x2}),d"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xc2cbfd } },
                { "set 0,(iy+${0:x2}),e"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xc3cbfd } },
                { "set 0,(iy+${0:x2}),h"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xc4cbfd } },
                { "set 0,(iy+${0:x2}),l"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xc5cbfd } },
                { "set 0,(iy+${0:x2})"    , new Opcode{ CPU = "z80", Size = 4, Index = 0xc6cbfd } },
                { "set 0,(iy+${0:x2}),a"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xc7cbfd } },
                { "set 1,(iy+${0:x2}),b"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xc8cbfd } },
                { "set 1,(iy+${0:x2}),c"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xc9cbfd } },
                { "set 1,(iy+${0:x2}),d"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xcacbfd } },
                { "set 1,(iy+${0:x2}),e"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xcbcbfd } },
                { "set 1,(iy+${0:x2}),h"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xcccbfd } },
                { "set 1,(iy+${0:x2}),l"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xcdcbfd } },
                { "set 1,(iy+${0:x2})"    , new Opcode{ CPU = "z80", Size = 4, Index = 0xcecbfd } },
                { "set 1,(iy+${0:x2}),a"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xcfcbfd } },
                { "set 2,(iy+${0:x2}),b"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xd0cbfd } },
                { "set 2,(iy+${0:x2}),c"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xd1cbfd } },
                { "set 2,(iy+${0:x2}),d"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xd2cbfd } },
                { "set 2,(iy+${0:x2}),e"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xd3cbfd } },
                { "set 2,(iy+${0:x2}),h"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xd4cbfd } },
                { "set 2,(iy+${0:x2}),l"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xd5cbfd } },
                { "set 2,(iy+${0:x2})"    , new Opcode{ CPU = "z80", Size = 4, Index = 0xd6cbfd } },
                { "set 2,(iy+${0:x2}),a"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xd7cbfd } },
                { "set 3,(iy+${0:x2}),b"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xd8cbfd } },
                { "set 3,(iy+${0:x2}),c"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xd9cbfd } },
                { "set 3,(iy+${0:x2}),d"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xdacbfd } },
                { "set 3,(iy+${0:x2}),e"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xdbcbfd } },
                { "set 3,(iy+${0:x2}),h"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xdccbfd } },
                { "set 3,(iy+${0:x2}),l"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xddcbfd } },
                { "set 3,(iy+${0:x2})"    , new Opcode{ CPU = "z80", Size = 4, Index = 0xdecbfd } },
                { "set 3,(iy+${0:x2}),a"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xdfcbfd } },
                { "set 4,(iy+${0:x2}),b"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xe0cbfd } },
                { "set 4,(iy+${0:x2}),c"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xe1cbfd } },
                { "set 4,(iy+${0:x2}),d"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xe2cbfd } },
                { "set 4,(iy+${0:x2}),e"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xe3cbfd } },
                { "set 4,(iy+${0:x2}),h"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xe4cbfd } },
                { "set 4,(iy+${0:x2}),l"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xe5cbfd } },
                { "set 4,(iy+${0:x2})"    , new Opcode{ CPU = "z80", Size = 4, Index = 0xe6cbfd } },
                { "set 4,(iy+${0:x2}),a"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xe7cbfd } },
                { "set 5,(iy+${0:x2}),b"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xe8cbfd } },
                { "set 5,(iy+${0:x2}),c"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xe9cbfd } },
                { "set 5,(iy+${0:x2}),d"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xeacbfd } },
                { "set 5,(iy+${0:x2}),e"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xebcbfd } },
                { "set 5,(iy+${0:x2}),h"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xeccbfd } },
                { "set 5,(iy+${0:x2}),l"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xedcbfd } },
                { "set 5,(iy+${0:x2})"    , new Opcode{ CPU = "z80", Size = 4, Index = 0xeecbfd } },
                { "set 5,(iy+${0:x2}),a"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xefcbfd } },
                { "set 6,(iy+${0:x2}),b"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xf0cbfd } },
                { "set 6,(iy+${0:x2}),c"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xf1cbfd } },
                { "set 6,(iy+${0:x2}),d"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xf2cbfd } },
                { "set 6,(iy+${0:x2}),e"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xf3cbfd } },
                { "set 6,(iy+${0:x2}),h"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xf4cbfd } },
                { "set 6,(iy+${0:x2}),l"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xf5cbfd } },
                { "set 6,(iy+${0:x2})"    , new Opcode{ CPU = "z80", Size = 4, Index = 0xf6cbfd } },
                { "set 6,(iy+${0:x2}),a"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xf7cbfd } },
                { "set 7,(iy+${0:x2}),b"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xf8cbfd } },
                { "set 7,(iy+${0:x2}),c"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xf9cbfd } },
                { "set 7,(iy+${0:x2}),d"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xfacbfd } },
                { "set 7,(iy+${0:x2}),e"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xfbcbfd } },
                { "set 7,(iy+${0:x2}),h"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xfccbfd } },
                { "set 7,(iy+${0:x2}),l"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xfdcbfd } },
                { "set 7,(iy+${0:x2})"    , new Opcode{ CPU = "z80", Size = 4, Index = 0xfecbfd } },
                { "set 7,(iy+${0:x2}),a"  , new Opcode{ CPU = "z80", Size = 4, Index = 0xffcbfd } },
                { "add ix,bc"                 , new Opcode{ CPU = "z80", Size = 2, Index = 0x09dd } },
                { "add ix,de"                 , new Opcode{ CPU = "z80", Size = 2, Index = 0x19dd } },
                { "ld ix,${0:x4}"             , new Opcode{ CPU = "z80", Size = 4, Index = 0x21dd } },
                { "ld (${0:x4}),ix"           , new Opcode{ CPU = "z80", Size = 4, Index = 0x22dd } },
                { "inc ix"                    , new Opcode{ CPU = "z80", Size = 2, Index = 0x23dd } },
                { "inc ixh"                   , new Opcode{ CPU = "z80", Size = 2, Index = 0x24dd } },
                { "dec ixh"                   , new Opcode{ CPU = "z80", Size = 2, Index = 0x25dd } },
                { "ld ixh,${0:x2}"            , new Opcode{ CPU = "z80", Size = 3, Index = 0x26dd } },
                { "add ix,ix"                 , new Opcode{ CPU = "z80", Size = 2, Index = 0x29dd } },
                { "ld ix,(${0:x4})"           , new Opcode{ CPU = "z80", Size = 4, Index = 0x2add } },
                { "dec ix"                    , new Opcode{ CPU = "z80", Size = 2, Index = 0x2bdd } },
                { "inc ixl"                   , new Opcode{ CPU = "z80", Size = 2, Index = 0x2cdd } },
                { "dec ixl"                   , new Opcode{ CPU = "z80", Size = 2, Index = 0x2ddd } },
                { "ld ixl,${0:x2}"            , new Opcode{ CPU = "z80", Size = 3, Index = 0x2edd } },
                { "inc (ix+${0:x2})"          , new Opcode{ CPU = "z80", Size = 3, Index = 0x34dd } },
                { "dec (ix+${0:x2})"          , new Opcode{ CPU = "z80", Size = 3, Index = 0x35dd } },
                { "ld (ix+${0:x2}),${1:x2}"   , new Opcode{ CPU = "z80", Size = 4, Index = 0x36dd } },
                { "add ix,sp"                 , new Opcode{ CPU = "z80", Size = 2, Index = 0x39dd } },
                { "ld b,ixh"                  , new Opcode{ CPU = "z80", Size = 2, Index = 0x44dd } },
                { "ld b,ixl"                  , new Opcode{ CPU = "z80", Size = 2, Index = 0x45dd } },
                { "ld b,(ix+${0:x2})"         , new Opcode{ CPU = "z80", Size = 3, Index = 0x46dd } },
                { "ld c,ixh"                  , new Opcode{ CPU = "z80", Size = 2, Index = 0x4cdd } },
                { "ld c,ixl"                  , new Opcode{ CPU = "z80", Size = 2, Index = 0x4ddd } },
                { "ld c,(ix+${0:x2})"         , new Opcode{ CPU = "z80", Size = 3, Index = 0x4edd } },
                { "ld d,ixh"                  , new Opcode{ CPU = "z80", Size = 2, Index = 0x54dd } },
                { "ld d,ixl"                  , new Opcode{ CPU = "z80", Size = 2, Index = 0x55dd } },
                { "ld d,(ix+${0:x2})"         , new Opcode{ CPU = "z80", Size = 3, Index = 0x56dd } },
                { "ld e,ixh"                  , new Opcode{ CPU = "z80", Size = 2, Index = 0x5cdd } },
                { "ld e,ixl"                  , new Opcode{ CPU = "z80", Size = 2, Index = 0x5ddd } },
                { "ld e,(ix+${0:x2})"         , new Opcode{ CPU = "z80", Size = 3, Index = 0x5edd } },
                { "ld ixh,b"                  , new Opcode{ CPU = "z80", Size = 2, Index = 0x60dd } },
                { "ld ixh,c"                  , new Opcode{ CPU = "z80", Size = 2, Index = 0x61dd } },
                { "ld ixh,d"                  , new Opcode{ CPU = "z80", Size = 2, Index = 0x62dd } },
                { "ld ixh,e"                  , new Opcode{ CPU = "z80", Size = 2, Index = 0x63dd } },
                { "ld ixh,ixh"                , new Opcode{ CPU = "z80", Size = 2, Index = 0x64dd } },
                { "ld ixh,ixl"                , new Opcode{ CPU = "z80", Size = 2, Index = 0x65dd } },
                { "ld h,(ix+${0:x2})"         , new Opcode{ CPU = "z80", Size = 3, Index = 0x66dd } },
                { "ld ixh,a"                  , new Opcode{ CPU = "z80", Size = 2, Index = 0x67dd } },
                { "ld ixl,b"                  , new Opcode{ CPU = "z80", Size = 2, Index = 0x68dd } },
                { "ld ixl,c"                  , new Opcode{ CPU = "z80", Size = 2, Index = 0x69dd } },
                { "ld ixl,d"                  , new Opcode{ CPU = "z80", Size = 2, Index = 0x6add } },
                { "ld ixl,e"                  , new Opcode{ CPU = "z80", Size = 2, Index = 0x6bdd } },
                { "ld ixl,ixh"                , new Opcode{ CPU = "z80", Size = 2, Index = 0x6cdd } },
                { "ld ixl,ixl"                , new Opcode{ CPU = "z80", Size = 2, Index = 0x6ddd } },
                { "ld l,(ix+${0:x2})"         , new Opcode{ CPU = "z80", Size = 3, Index = 0x6edd } },
                { "ld ixl,a"                  , new Opcode{ CPU = "z80", Size = 2, Index = 0x6fdd } },
                { "ld (ix+${0:x2}),b"         , new Opcode{ CPU = "z80", Size = 3, Index = 0x70dd } },
                { "ld (ix+${0:x2}),c"         , new Opcode{ CPU = "z80", Size = 3, Index = 0x71dd } },
                { "ld (ix+${0:x2}),d"         , new Opcode{ CPU = "z80", Size = 3, Index = 0x72dd } },
                { "ld (ix+${0:x2}),e"         , new Opcode{ CPU = "z80", Size = 3, Index = 0x73dd } },
                { "ld (ix+${0:x2}),h"         , new Opcode{ CPU = "z80", Size = 3, Index = 0x74dd } },
                { "ld (ix+${0:x2}),l"         , new Opcode{ CPU = "z80", Size = 3, Index = 0x75dd } },
                { "ld (ix+${0:x2}),a"         , new Opcode{ CPU = "z80", Size = 3, Index = 0x77dd } },
                { "ld a,ixh"                  , new Opcode{ CPU = "z80", Size = 2, Index = 0x7cdd } },
                { "ld a,ixl"                  , new Opcode{ CPU = "z80", Size = 2, Index = 0x7ddd } },
                { "ld a,(ix+${0:x2})"         , new Opcode{ CPU = "z80", Size = 3, Index = 0x7edd } },
                { "add a,ixh"                 , new Opcode{ CPU = "z80", Size = 2, Index = 0x84dd } },
                { "add a,ixl"                 , new Opcode{ CPU = "z80", Size = 2, Index = 0x85dd } },
                { "add a,(ix+${0:x2})"        , new Opcode{ CPU = "z80", Size = 3, Index = 0x86dd } },
                { "adc a,ixh"                 , new Opcode{ CPU = "z80", Size = 2, Index = 0x8cdd } },
                { "adc a,ixl"                 , new Opcode{ CPU = "z80", Size = 2, Index = 0x8ddd } },
                { "adc a,(ix+${0:x2})"        , new Opcode{ CPU = "z80", Size = 3, Index = 0x8edd } },
                { "sub ixh"                   , new Opcode{ CPU = "z80", Size = 2, Index = 0x94dd } },
                { "sub ixl"                   , new Opcode{ CPU = "z80", Size = 2, Index = 0x95dd } },
                { "sub (ix+${0:x2})"          , new Opcode{ CPU = "z80", Size = 3, Index = 0x96dd } },
                { "sbc a,ixh"                 , new Opcode{ CPU = "z80", Size = 2, Index = 0x9cdd } },
                { "sbc a,ixl"                 , new Opcode{ CPU = "z80", Size = 2, Index = 0x9ddd } },
                { "sbc a,(ix+${0:x2})"        , new Opcode{ CPU = "z80", Size = 3, Index = 0x9edd } },
                { "and ixh"                   , new Opcode{ CPU = "z80", Size = 2, Index = 0xa4dd } },
                { "and ixl"                   , new Opcode{ CPU = "z80", Size = 2, Index = 0xa5dd } },
                { "and (ix+${0:x2})"          , new Opcode{ CPU = "z80", Size = 3, Index = 0xa6dd } },
                { "xor ixh"                   , new Opcode{ CPU = "z80", Size = 2, Index = 0xacdd } },
                { "xor ixl"                   , new Opcode{ CPU = "z80", Size = 2, Index = 0xaddd } },
                { "xor (ix+${0:x2})"          , new Opcode{ CPU = "z80", Size = 3, Index = 0xaedd } },
                { "or ixh"                    , new Opcode{ CPU = "z80", Size = 2, Index = 0xb4dd } },
                { "or ixl"                    , new Opcode{ CPU = "z80", Size = 2, Index = 0xb5dd } },
                { "or (ix+${0:x2})"           , new Opcode{ CPU = "z80", Size = 3, Index = 0xb6dd } },
                { "cp ixh"                    , new Opcode{ CPU = "z80", Size = 2, Index = 0xbcdd } },
                { "cp ixl"                    , new Opcode{ CPU = "z80", Size = 2, Index = 0xbddd } },
                { "cp (ix+${0:x2})"           , new Opcode{ CPU = "z80", Size = 3, Index = 0xbedd } },
                { "pop ix"                    , new Opcode{ CPU = "z80", Size = 2, Index = 0xe1dd } },
                { "ex (sp),ix"                , new Opcode{ CPU = "z80", Size = 2, Index = 0xe3dd } },
                { "push ix"                   , new Opcode{ CPU = "z80", Size = 2, Index = 0xe5dd } },
                { "jp (ix)"                   , new Opcode{ CPU = "z80", Size = 2, Index = 0xe9dd } },
                { "ld sp,ix"                  , new Opcode{ CPU = "z80", Size = 2, Index = 0xf9dd } },
                { "add iy,bc"                 , new Opcode{ CPU = "z80", Size = 2, Index = 0x09fd } },
                { "add iy,de"                 , new Opcode{ CPU = "z80", Size = 2, Index = 0x19fd } },
                { "ld iy,${0:x4}"             , new Opcode{ CPU = "z80", Size = 4, Index = 0x21fd } },
                { "ld (${0:x4}),iy"           , new Opcode{ CPU = "z80", Size = 4, Index = 0x22fd } },
                { "inc iy"                    , new Opcode{ CPU = "z80", Size = 2, Index = 0x23fd } },
                { "inc iyh"                   , new Opcode{ CPU = "z80", Size = 2, Index = 0x24fd } },
                { "dec iyh"                   , new Opcode{ CPU = "z80", Size = 2, Index = 0x25fd } },
                { "ld iyh,${0:x2}"            , new Opcode{ CPU = "z80", Size = 3, Index = 0x26fd } },
                { "add iy,iy"                 , new Opcode{ CPU = "z80", Size = 2, Index = 0x29fd } },
                { "ld iy,(${0:x4})"           , new Opcode{ CPU = "z80", Size = 4, Index = 0x2afd } },
                { "dec iy"                    , new Opcode{ CPU = "z80", Size = 2, Index = 0x2bfd } },
                { "inc iyl"                   , new Opcode{ CPU = "z80", Size = 2, Index = 0x2cfd } },
                { "dec iyl"                   , new Opcode{ CPU = "z80", Size = 2, Index = 0x2dfd } },
                { "ld iyl,${0:x2}"            , new Opcode{ CPU = "z80", Size = 3, Index = 0x2efd } },
                { "inc (iy+${0:x2})"          , new Opcode{ CPU = "z80", Size = 3, Index = 0x34fd } },
                { "dec (iy+${0:x2})"          , new Opcode{ CPU = "z80", Size = 3, Index = 0x35fd } },
                { "ld (iy+${0:x2}),${1:x2}"   , new Opcode{ CPU = "z80", Size = 4, Index = 0x36fd } },
                { "add iy,sp"                 , new Opcode{ CPU = "z80", Size = 2, Index = 0x39fd } },
                { "ld b,iyh"                  , new Opcode{ CPU = "z80", Size = 2, Index = 0x44fd } },
                { "ld b,iyl"                  , new Opcode{ CPU = "z80", Size = 2, Index = 0x45fd } },
                { "ld b,(iy+${0:x2})"         , new Opcode{ CPU = "z80", Size = 3, Index = 0x46fd } },
                { "ld c,iyh"                  , new Opcode{ CPU = "z80", Size = 2, Index = 0x4cfd } },
                { "ld c,iyl"                  , new Opcode{ CPU = "z80", Size = 2, Index = 0x4dfd } },
                { "ld c,(iy+${0:x2})"         , new Opcode{ CPU = "z80", Size = 3, Index = 0x4efd } },
                { "ld d,iyh"                  , new Opcode{ CPU = "z80", Size = 2, Index = 0x54fd } },
                { "ld d,iyl"                  , new Opcode{ CPU = "z80", Size = 2, Index = 0x55fd } },
                { "ld d,(iy+${0:x2})"         , new Opcode{ CPU = "z80", Size = 3, Index = 0x56fd } },
                { "ld e,iyh"                  , new Opcode{ CPU = "z80", Size = 2, Index = 0x5cfd } },
                { "ld e,iyl"                  , new Opcode{ CPU = "z80", Size = 2, Index = 0x5dfd } },
                { "ld e,(iy+${0:x2})"         , new Opcode{ CPU = "z80", Size = 3, Index = 0x5efd } },
                { "ld iyh,b"                  , new Opcode{ CPU = "z80", Size = 2, Index = 0x60fd } },
                { "ld iyh,c"                  , new Opcode{ CPU = "z80", Size = 2, Index = 0x61fd } },
                { "ld iyh,d"                  , new Opcode{ CPU = "z80", Size = 2, Index = 0x62fd } },
                { "ld iyh,e"                  , new Opcode{ CPU = "z80", Size = 2, Index = 0x63fd } },
                { "ld iyh,iyh"                , new Opcode{ CPU = "z80", Size = 2, Index = 0x64fd } },
                { "ld iyh,iyl"                , new Opcode{ CPU = "z80", Size = 2, Index = 0x65fd } },
                { "ld h,(iy+${0:x2})"         , new Opcode{ CPU = "z80", Size = 3, Index = 0x66fd } },
                { "ld iyh,a"                  , new Opcode{ CPU = "z80", Size = 2, Index = 0x67fd } },
                { "ld iyl,b"                  , new Opcode{ CPU = "z80", Size = 2, Index = 0x68fd } },
                { "ld iyl,c"                  , new Opcode{ CPU = "z80", Size = 2, Index = 0x69fd } },
                { "ld iyl,d"                  , new Opcode{ CPU = "z80", Size = 2, Index = 0x6afd } },
                { "ld iyl,e"                  , new Opcode{ CPU = "z80", Size = 2, Index = 0x6bfd } },
                { "ld iyl,iyh"                , new Opcode{ CPU = "z80", Size = 2, Index = 0x6cfd } },
                { "ld iyl,iyl"                , new Opcode{ CPU = "z80", Size = 2, Index = 0x6dfd } },
                { "ld l,(iy+${0:x2})"         , new Opcode{ CPU = "z80", Size = 3, Index = 0x6efd } },
                { "ld iyl,a"                  , new Opcode{ CPU = "z80", Size = 2, Index = 0x6ffd } },
                { "ld (iy+${0:x2}),b"         , new Opcode{ CPU = "z80", Size = 3, Index = 0x70fd } },
                { "ld (iy+${0:x2}),c"         , new Opcode{ CPU = "z80", Size = 3, Index = 0x71fd } },
                { "ld (iy+${0:x2}),d"         , new Opcode{ CPU = "z80", Size = 3, Index = 0x72fd } },
                { "ld (iy+${0:x2}),e"         , new Opcode{ CPU = "z80", Size = 3, Index = 0x73fd } },
                { "ld (iy+${0:x2}),h"         , new Opcode{ CPU = "z80", Size = 3, Index = 0x74fd } },
                { "ld (iy+${0:x2}),l"         , new Opcode{ CPU = "z80", Size = 3, Index = 0x75fd } },
                { "ld (iy+${0:x2}),a"         , new Opcode{ CPU = "z80", Size = 3, Index = 0x77fd } },
                { "ld a,iyh"                  , new Opcode{ CPU = "z80", Size = 2, Index = 0x7cfd } },
                { "ld a,iyl"                  , new Opcode{ CPU = "z80", Size = 2, Index = 0x7dfd } },
                { "ld a,(iy+${0:x2})"         , new Opcode{ CPU = "z80", Size = 3, Index = 0x7efd } },
                { "add a,iyh"                 , new Opcode{ CPU = "z80", Size = 2, Index = 0x84fd } },
                { "add a,iyl"                 , new Opcode{ CPU = "z80", Size = 2, Index = 0x85fd } },
                { "add a,(iy+${0:x2})"        , new Opcode{ CPU = "z80", Size = 3, Index = 0x86fd } },
                { "adc a,iyh"                 , new Opcode{ CPU = "z80", Size = 2, Index = 0x8cfd } },
                { "adc a,iyl"                 , new Opcode{ CPU = "z80", Size = 2, Index = 0x8dfd } },
                { "adc a,(iy+${0:x2})"        , new Opcode{ CPU = "z80", Size = 3, Index = 0x8efd } },
                { "sub iyh"                   , new Opcode{ CPU = "z80", Size = 2, Index = 0x94fd } },
                { "sub iyl"                   , new Opcode{ CPU = "z80", Size = 2, Index = 0x95fd } },
                { "sub (iy+${0:x2})"          , new Opcode{ CPU = "z80", Size = 3, Index = 0x96fd } },
                { "sbc a,iyh"                 , new Opcode{ CPU = "z80", Size = 2, Index = 0x9cfd } },
                { "sbc a,iyl"                 , new Opcode{ CPU = "z80", Size = 2, Index = 0x9dfd } },
                { "sbc a,(iy+${0:x2})"        , new Opcode{ CPU = "z80", Size = 3, Index = 0x9efd } },
                { "and iyh"                   , new Opcode{ CPU = "z80", Size = 2, Index = 0xa4fd } },
                { "and iyl"                   , new Opcode{ CPU = "z80", Size = 2, Index = 0xa5fd } },
                { "and (iy+${0:x2})"          , new Opcode{ CPU = "z80", Size = 3, Index = 0xa6fd } },
                { "xor iyh"                   , new Opcode{ CPU = "z80", Size = 2, Index = 0xacfd } },
                { "xor iyl"                   , new Opcode{ CPU = "z80", Size = 2, Index = 0xadfd } },
                { "xor (iy+${0:x2})"          , new Opcode{ CPU = "z80", Size = 3, Index = 0xaefd } },
                { "or iyh"                    , new Opcode{ CPU = "z80", Size = 2, Index = 0xb4fd } },
                { "or iyl"                    , new Opcode{ CPU = "z80", Size = 2, Index = 0xb5fd } },
                { "or (iy+${0:x2})"           , new Opcode{ CPU = "z80", Size = 3, Index = 0xb6fd } },
                { "cp iyh"                    , new Opcode{ CPU = "z80", Size = 2, Index = 0xbcfd } },
                { "cp iyl"                    , new Opcode{ CPU = "z80", Size = 2, Index = 0xbdfd } },
                { "cp (iy+${0:x2})"           , new Opcode{ CPU = "z80", Size = 3, Index = 0xbefd } },
                { "pop iy"                    , new Opcode{ CPU = "z80", Size = 2, Index = 0xe1fd } },
                { "ex (sp),iy"                , new Opcode{ CPU = "z80", Size = 2, Index = 0xe3fd } },
                { "push iy"                   , new Opcode{ CPU = "z80", Size = 2, Index = 0xe5fd } },
                { "jp (iy)"                   , new Opcode{ CPU = "z80", Size = 2, Index = 0xe9fd } },
                { "ld sp,iy"                  , new Opcode{ CPU = "z80", Size = 2, Index = 0xf9fd } }
            };
        }

        #endregion
    }
}
