<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>mmCSR_AXI4_slave</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S_AXI_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_ARESETN.POLARITY" spirit:choiceRef="choice_list_74b5137e">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_AXI_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_ACLK.ASSOCIATED_RESET">S_AXI_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>mmCSR_AXI4_s</spirit:name>
      <spirit:addressBlock>
        <spirit:name>mmCSR_AXI4_s_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">33554432</spirit:baseAddress>
        <spirit:range spirit:format="long">49152</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.MMCSR_AXI4_S.MMCSR_AXI4_S_REG.OFFSET_BASE_PARAM">C_mmCSR_AXI4_s_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.MMCSR_AXI4_S.MMCSR_AXI4_S_REG.OFFSET_HIGH_PARAM">C_mmCSR_AXI4_s_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>mmCSR_AXI4_slave_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>cca13768</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>mmCSR_AXI4_slave_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>cca13768</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>919763b0</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>8ce8a408</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45a2f450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>msip</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>mtip</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_mmCSR_AXI4_s_ADDR_WIDTH&apos;)) - 1)">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_mmCSR_AXI4_s_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_mmCSR_AXI4_s_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_mmCSR_AXI4_s_ADDR_WIDTH&apos;)) - 1)">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_mmCSR_AXI4_s_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_mmCSR_AXI4_s_DATA_WIDTH</spirit:name>
        <spirit:displayName>C mmCSR AXI4 s DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_mmCSR_AXI4_s_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_mmCSR_AXI4_s_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C mmCSR AXI4 s ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_mmCSR_AXI4_s_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">16</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_74b5137e</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/mmCSR_AXI4_slave_v1_0_mmCSR_AXI4_s.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/mmCSR_AXI4_slave_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_816ac875</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/mmCSR_AXI4_slave_v1_0_mmCSR_AXI4_s.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/mmCSR_AXI4_slave_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/mmCSR_AXI4_slave_v1_0/data/mmCSR_AXI4_slave.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/mmCSR_AXI4_slave_v1_0/data/mmCSR_AXI4_slave.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/mmCSR_AXI4_slave_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/mmCSR_AXI4_slave_v1_0/src/mmCSR_AXI4_slave.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/mmCSR_AXI4_slave_v1_0/src/mmCSR_AXI4_slave.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/mmCSR_AXI4_slave_v1_0/src/mmCSR_AXI4_slave_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/mmCSR_AXI4_slave_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_8ce8a408</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>AXI4 interface with 5 registers for memory mapped CSRs</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_mmCSR_AXI4_s_DATA_WIDTH</spirit:name>
      <spirit:displayName>C mmCSR AXI4 s DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_mmCSR_AXI4_s_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_mmCSR_AXI4_s_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_mmCSR_AXI4_s_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C mmCSR AXI4 s ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_mmCSR_AXI4_s_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">16</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_mmCSR_AXI4_s_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_mmCSR_AXI4_s_BASEADDR</spirit:name>
      <spirit:displayName>C mmCSR AXI4 s BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_mmCSR_AXI4_s_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0x02000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_mmCSR_AXI4_s_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_mmCSR_AXI4_s_HIGHADDR</spirit:name>
      <spirit:displayName>C mmCSR AXI4 s HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_mmCSR_AXI4_s_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x0200BFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_mmCSR_AXI4_s_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">mmCSR_AXI4_slave_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>mmCSR_AXI4_slave</xilinx:displayName>
      <xilinx:coreRevision>5</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-07-10T18:17:51Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ea1a8f4_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c8d2cc6_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78e2e964_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@739ff2b2_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c6b1825_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39d4eb6a_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7820322a_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cb3e17_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@573c3554_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@470d8695_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16c74335_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6630e18c_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1afd8b24_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5386d6f2_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dc9652e_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@147fb4df_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ff6a1b5_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e279e92_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fa77c77_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79dbf87f_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cc79ee2_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71fa6a0_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63fd23c2_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8563590_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ea3c0f8_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fa23ca3_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2551e1f8_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@737e11ff_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d8bdc17_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@161fcc01_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42e8692e_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14dc7c8b_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@229a518_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fe121da_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78bd9889_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@670d6992_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@271251b4_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4559442d_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5d4ba435_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@410c1bdd_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@57678179_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e3f8917_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4901f200_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f5b1add_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e951f9f_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@434409df_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@33cefe70_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@77bed268_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@52e2dac8_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23283cb9_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@70592db1_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51b0f167_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d58fc05_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5695cf4f_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@52065fdc_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3dadec4d_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@509112c0_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7936340d_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@457a3197_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@231c5741_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@597815d0_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@349a17b3_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c407b9_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b47f59c_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10010543_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@24ad2a26_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5be0c061_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@729c9b70_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4a5c28b5_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4839ed77_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f5bb8bd_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4f57fbbd_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d9c9bc_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@423f9cac_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2b40f1b_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ef2ab4c_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a8befd0_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@46423718_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@66f971bf_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@73b5e708_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b51d4cd_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ac826ab_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5bb04fd2_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/mmCSR_AXI4_slave_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="85d84f34"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="33f88651"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="ff8fdb64"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="c6fb26d7"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="ef59cc58"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="584459fc"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
