

================================================================
== Vitis HLS Report for 'test'
================================================================
* Date:           Fri May 10 14:34:17 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_5 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       85|       85|  0.850 us|  0.850 us|   86|   86|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 33 [1/1] (1.00ns)   --->   "%arg2_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg2"   --->   Operation 33 'read' 'arg2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 34 [1/1] (1.00ns)   --->   "%arg1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg1"   --->   Operation 34 'read' 'arg1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%out1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out1"   --->   Operation 35 'read' 'out1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%arg2_r_loc = alloca i64 1"   --->   Operation 36 'alloca' 'arg2_r_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%arg2_r_1_loc = alloca i64 1"   --->   Operation 37 'alloca' 'arg2_r_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%arg2_r_2_loc = alloca i64 1"   --->   Operation 38 'alloca' 'arg2_r_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%arg2_r_3_loc = alloca i64 1"   --->   Operation 39 'alloca' 'arg2_r_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%arg2_r_4_loc = alloca i64 1"   --->   Operation 40 'alloca' 'arg2_r_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%arg2_r_5_loc = alloca i64 1"   --->   Operation 41 'alloca' 'arg2_r_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%arg2_r_6_loc = alloca i64 1"   --->   Operation 42 'alloca' 'arg2_r_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%arg2_r_7_loc = alloca i64 1"   --->   Operation 43 'alloca' 'arg2_r_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%arg2_r_8_loc = alloca i64 1"   --->   Operation 44 'alloca' 'arg2_r_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%arg2_r_9_loc = alloca i64 1"   --->   Operation 45 'alloca' 'arg2_r_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%arg2_r_10_loc = alloca i64 1"   --->   Operation 46 'alloca' 'arg2_r_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%arg2_r_11_loc = alloca i64 1"   --->   Operation 47 'alloca' 'arg2_r_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%arg2_r_12_loc = alloca i64 1"   --->   Operation 48 'alloca' 'arg2_r_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%arg2_r_13_loc = alloca i64 1"   --->   Operation 49 'alloca' 'arg2_r_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%arg2_r_14_loc = alloca i64 1"   --->   Operation 50 'alloca' 'arg2_r_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%arg2_r_15_loc = alloca i64 1"   --->   Operation 51 'alloca' 'arg2_r_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%arg1_r_loc = alloca i64 1"   --->   Operation 52 'alloca' 'arg1_r_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%arg1_r_1_loc = alloca i64 1"   --->   Operation 53 'alloca' 'arg1_r_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%arg1_r_2_loc = alloca i64 1"   --->   Operation 54 'alloca' 'arg1_r_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%arg1_r_3_loc = alloca i64 1"   --->   Operation 55 'alloca' 'arg1_r_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%arg1_r_4_loc = alloca i64 1"   --->   Operation 56 'alloca' 'arg1_r_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%arg1_r_5_loc = alloca i64 1"   --->   Operation 57 'alloca' 'arg1_r_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%arg1_r_6_loc = alloca i64 1"   --->   Operation 58 'alloca' 'arg1_r_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%arg1_r_7_loc = alloca i64 1"   --->   Operation 59 'alloca' 'arg1_r_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%arg1_r_8_loc = alloca i64 1"   --->   Operation 60 'alloca' 'arg1_r_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%arg1_r_9_loc = alloca i64 1"   --->   Operation 61 'alloca' 'arg1_r_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%arg1_r_10_loc = alloca i64 1"   --->   Operation 62 'alloca' 'arg1_r_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%arg1_r_11_loc = alloca i64 1"   --->   Operation 63 'alloca' 'arg1_r_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%arg1_r_12_loc = alloca i64 1"   --->   Operation 64 'alloca' 'arg1_r_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%arg1_r_13_loc = alloca i64 1"   --->   Operation 65 'alloca' 'arg1_r_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%arg1_r_14_loc = alloca i64 1"   --->   Operation 66 'alloca' 'arg1_r_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%arg1_r_15_loc = alloca i64 1"   --->   Operation 67 'alloca' 'arg1_r_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln24_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %arg1_read, i32 2, i32 63" [d3.cpp:24]   --->   Operation 68 'partselect' 'trunc_ln24_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln31_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %arg2_read, i32 2, i32 63" [d3.cpp:31]   --->   Operation 69 'partselect' 'trunc_ln31_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln126_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %out1_read, i32 2, i32 63" [d3.cpp:126]   --->   Operation 70 'partselect' 'trunc_ln126_1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i62 %trunc_ln24_1" [d3.cpp:24]   --->   Operation 71 'sext' 'sext_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln24" [d3.cpp:24]   --->   Operation 72 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d3.cpp:24]   --->   Operation 73 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 74 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d3.cpp:24]   --->   Operation 74 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 75 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d3.cpp:24]   --->   Operation 75 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 76 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d3.cpp:24]   --->   Operation 76 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 77 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d3.cpp:24]   --->   Operation 77 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 78 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d3.cpp:24]   --->   Operation 78 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 79 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d3.cpp:24]   --->   Operation 79 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 80 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d3.cpp:24]   --->   Operation 80 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 81 [2/2] (0.00ns)   --->   "%call_ln24 = call void @test_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln24_1, i32 %arg1_r_15_loc, i32 %arg1_r_14_loc, i32 %arg1_r_13_loc, i32 %arg1_r_12_loc, i32 %arg1_r_11_loc, i32 %arg1_r_10_loc, i32 %arg1_r_9_loc, i32 %arg1_r_8_loc, i32 %arg1_r_7_loc, i32 %arg1_r_6_loc, i32 %arg1_r_5_loc, i32 %arg1_r_4_loc, i32 %arg1_r_3_loc, i32 %arg1_r_2_loc, i32 %arg1_r_1_loc, i32 %arg1_r_loc" [d3.cpp:24]   --->   Operation 81 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 1.21>
ST_11 : Operation 82 [1/2] (1.21ns)   --->   "%call_ln24 = call void @test_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln24_1, i32 %arg1_r_15_loc, i32 %arg1_r_14_loc, i32 %arg1_r_13_loc, i32 %arg1_r_12_loc, i32 %arg1_r_11_loc, i32 %arg1_r_10_loc, i32 %arg1_r_9_loc, i32 %arg1_r_8_loc, i32 %arg1_r_7_loc, i32 %arg1_r_6_loc, i32 %arg1_r_5_loc, i32 %arg1_r_4_loc, i32 %arg1_r_3_loc, i32 %arg1_r_2_loc, i32 %arg1_r_1_loc, i32 %arg1_r_loc" [d3.cpp:24]   --->   Operation 82 'call' 'call_ln24' <Predicate = true> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln31 = sext i62 %trunc_ln31_1" [d3.cpp:31]   --->   Operation 83 'sext' 'sext_ln31' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "%mem_addr_1 = getelementptr i32 %mem, i64 %sext_ln31" [d3.cpp:31]   --->   Operation 84 'getelementptr' 'mem_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 85 [8/8] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d3.cpp:31]   --->   Operation 85 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 86 [7/8] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d3.cpp:31]   --->   Operation 86 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 87 [6/8] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d3.cpp:31]   --->   Operation 87 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 88 [5/8] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d3.cpp:31]   --->   Operation 88 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 89 [4/8] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d3.cpp:31]   --->   Operation 89 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 90 [3/8] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d3.cpp:31]   --->   Operation 90 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 91 [2/8] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d3.cpp:31]   --->   Operation 91 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 92 [1/8] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d3.cpp:31]   --->   Operation 92 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 93 [2/2] (0.00ns)   --->   "%call_ln31 = call void @test_Pipeline_ARRAY_2_READ, i32 %mem, i62 %trunc_ln31_1, i32 %arg2_r_15_loc, i32 %arg2_r_14_loc, i32 %arg2_r_13_loc, i32 %arg2_r_12_loc, i32 %arg2_r_11_loc, i32 %arg2_r_10_loc, i32 %arg2_r_9_loc, i32 %arg2_r_8_loc, i32 %arg2_r_7_loc, i32 %arg2_r_6_loc, i32 %arg2_r_5_loc, i32 %arg2_r_4_loc, i32 %arg2_r_3_loc, i32 %arg2_r_2_loc, i32 %arg2_r_1_loc, i32 %arg2_r_loc" [d3.cpp:31]   --->   Operation 93 'call' 'call_ln31' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 1.21>
ST_21 : Operation 94 [1/2] (1.21ns)   --->   "%call_ln31 = call void @test_Pipeline_ARRAY_2_READ, i32 %mem, i62 %trunc_ln31_1, i32 %arg2_r_15_loc, i32 %arg2_r_14_loc, i32 %arg2_r_13_loc, i32 %arg2_r_12_loc, i32 %arg2_r_11_loc, i32 %arg2_r_10_loc, i32 %arg2_r_9_loc, i32 %arg2_r_8_loc, i32 %arg2_r_7_loc, i32 %arg2_r_6_loc, i32 %arg2_r_5_loc, i32 %arg2_r_4_loc, i32 %arg2_r_3_loc, i32 %arg2_r_2_loc, i32 %arg2_r_1_loc, i32 %arg2_r_loc" [d3.cpp:31]   --->   Operation 94 'call' 'call_ln31' <Predicate = true> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 7.08>
ST_22 : Operation 95 [1/1] (0.00ns)   --->   "%arg1_r_15_loc_load = load i32 %arg1_r_15_loc"   --->   Operation 95 'load' 'arg1_r_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 96 [1/1] (0.00ns)   --->   "%arg1_r_14_loc_load = load i32 %arg1_r_14_loc"   --->   Operation 96 'load' 'arg1_r_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 97 [1/1] (0.00ns)   --->   "%arg1_r_13_loc_load = load i32 %arg1_r_13_loc"   --->   Operation 97 'load' 'arg1_r_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 98 [1/1] (0.00ns)   --->   "%arg1_r_12_loc_load = load i32 %arg1_r_12_loc"   --->   Operation 98 'load' 'arg1_r_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 99 [1/1] (0.00ns)   --->   "%arg1_r_11_loc_load = load i32 %arg1_r_11_loc"   --->   Operation 99 'load' 'arg1_r_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 100 [1/1] (0.00ns)   --->   "%arg1_r_10_loc_load = load i32 %arg1_r_10_loc"   --->   Operation 100 'load' 'arg1_r_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 101 [1/1] (0.00ns)   --->   "%arg1_r_9_loc_load = load i32 %arg1_r_9_loc"   --->   Operation 101 'load' 'arg1_r_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 102 [1/1] (0.00ns)   --->   "%arg1_r_8_loc_load = load i32 %arg1_r_8_loc"   --->   Operation 102 'load' 'arg1_r_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 103 [1/1] (0.00ns)   --->   "%arg1_r_7_loc_load = load i32 %arg1_r_7_loc"   --->   Operation 103 'load' 'arg1_r_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 104 [1/1] (0.00ns)   --->   "%arg1_r_6_loc_load = load i32 %arg1_r_6_loc"   --->   Operation 104 'load' 'arg1_r_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 105 [1/1] (0.00ns)   --->   "%arg1_r_5_loc_load = load i32 %arg1_r_5_loc"   --->   Operation 105 'load' 'arg1_r_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 106 [1/1] (0.00ns)   --->   "%arg1_r_4_loc_load = load i32 %arg1_r_4_loc"   --->   Operation 106 'load' 'arg1_r_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 107 [1/1] (0.00ns)   --->   "%arg1_r_3_loc_load = load i32 %arg1_r_3_loc"   --->   Operation 107 'load' 'arg1_r_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 108 [1/1] (0.00ns)   --->   "%arg1_r_2_loc_load = load i32 %arg1_r_2_loc"   --->   Operation 108 'load' 'arg1_r_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 109 [1/1] (0.00ns)   --->   "%arg1_r_1_loc_load = load i32 %arg1_r_1_loc"   --->   Operation 109 'load' 'arg1_r_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 110 [1/1] (0.00ns)   --->   "%arg1_r_loc_load = load i32 %arg1_r_loc"   --->   Operation 110 'load' 'arg1_r_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 111 [1/1] (0.00ns)   --->   "%arg2_r_15_loc_load = load i32 %arg2_r_15_loc"   --->   Operation 111 'load' 'arg2_r_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 112 [1/1] (0.00ns)   --->   "%arg2_r_14_loc_load = load i32 %arg2_r_14_loc"   --->   Operation 112 'load' 'arg2_r_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 113 [1/1] (0.00ns)   --->   "%arg2_r_13_loc_load = load i32 %arg2_r_13_loc"   --->   Operation 113 'load' 'arg2_r_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 114 [1/1] (0.00ns)   --->   "%arg2_r_12_loc_load = load i32 %arg2_r_12_loc"   --->   Operation 114 'load' 'arg2_r_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 115 [1/1] (0.00ns)   --->   "%arg2_r_11_loc_load = load i32 %arg2_r_11_loc"   --->   Operation 115 'load' 'arg2_r_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 116 [1/1] (0.00ns)   --->   "%arg2_r_10_loc_load = load i32 %arg2_r_10_loc"   --->   Operation 116 'load' 'arg2_r_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 117 [1/1] (0.00ns)   --->   "%arg2_r_9_loc_load = load i32 %arg2_r_9_loc"   --->   Operation 117 'load' 'arg2_r_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 118 [1/1] (0.00ns)   --->   "%arg2_r_8_loc_load = load i32 %arg2_r_8_loc"   --->   Operation 118 'load' 'arg2_r_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 119 [1/1] (0.00ns)   --->   "%arg2_r_7_loc_load = load i32 %arg2_r_7_loc"   --->   Operation 119 'load' 'arg2_r_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 120 [1/1] (0.00ns)   --->   "%arg2_r_6_loc_load = load i32 %arg2_r_6_loc"   --->   Operation 120 'load' 'arg2_r_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 121 [1/1] (0.00ns)   --->   "%arg2_r_5_loc_load = load i32 %arg2_r_5_loc"   --->   Operation 121 'load' 'arg2_r_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 122 [1/1] (0.00ns)   --->   "%arg2_r_4_loc_load = load i32 %arg2_r_4_loc"   --->   Operation 122 'load' 'arg2_r_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 123 [1/1] (0.00ns)   --->   "%arg2_r_3_loc_load = load i32 %arg2_r_3_loc"   --->   Operation 123 'load' 'arg2_r_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 124 [1/1] (0.00ns)   --->   "%arg2_r_2_loc_load = load i32 %arg2_r_2_loc"   --->   Operation 124 'load' 'arg2_r_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 125 [1/1] (0.00ns)   --->   "%arg2_r_1_loc_load = load i32 %arg2_r_1_loc"   --->   Operation 125 'load' 'arg2_r_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 126 [1/1] (0.00ns)   --->   "%arg2_r_loc_load = load i32 %arg2_r_loc"   --->   Operation 126 'load' 'arg2_r_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i32 %arg1_r_15_loc_load" [d3.cpp:53]   --->   Operation 127 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln53_1 = zext i32 %arg2_r_8_loc_load" [d3.cpp:53]   --->   Operation 128 'zext' 'zext_ln53_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln53_10 = zext i32 %arg2_r_8_loc_load" [d3.cpp:53]   --->   Operation 129 'zext' 'zext_ln53_10' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 130 '%mul_ln53 = mul i64 %zext_ln53_1, i64 %zext_ln53'
ST_22 : Operation 130 [1/1] (2.10ns)   --->   "%mul_ln53 = mul i64 %zext_ln53_1, i64 %zext_ln53" [d3.cpp:53]   --->   Operation 130 'mul' 'mul_ln53' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln53_2 = zext i32 %arg2_r_loc_load" [d3.cpp:53]   --->   Operation 131 'zext' 'zext_ln53_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln53_11 = zext i32 %arg2_r_loc_load" [d3.cpp:53]   --->   Operation 132 'zext' 'zext_ln53_11' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 133 [1/1] (1.01ns)   --->   "%add_ln53 = add i33 %zext_ln53_10, i33 %zext_ln53_11" [d3.cpp:53]   --->   Operation 133 'add' 'add_ln53' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln53_12 = zext i33 %add_ln53" [d3.cpp:53]   --->   Operation 134 'zext' 'zext_ln53_12' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.82ns)   --->   Input mux for Operation 135 '%mul_ln53_1 = mul i64 %zext_ln53_12, i64 %zext_ln53'
ST_22 : Operation 135 [1/1] (2.59ns)   --->   "%mul_ln53_1 = mul i64 %zext_ln53_12, i64 %zext_ln53" [d3.cpp:53]   --->   Operation 135 'mul' 'mul_ln53_1' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i32 %arg2_r_7_loc_load" [d3.cpp:72]   --->   Operation 136 'zext' 'zext_ln72' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln73_7 = zext i32 %arg2_r_7_loc_load" [d3.cpp:73]   --->   Operation 137 'zext' 'zext_ln73_7' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i32 %arg2_r_15_loc_load" [d3.cpp:73]   --->   Operation 138 'zext' 'zext_ln73' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln73_8 = zext i32 %arg2_r_15_loc_load" [d3.cpp:73]   --->   Operation 139 'zext' 'zext_ln73_8' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln73_9 = zext i32 %arg2_r_15_loc_load" [d3.cpp:73]   --->   Operation 140 'zext' 'zext_ln73_9' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln73_10 = zext i32 %arg2_r_15_loc_load" [d3.cpp:73]   --->   Operation 141 'zext' 'zext_ln73_10' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 142 [1/1] (1.01ns)   --->   "%add_ln73 = add i33 %zext_ln73_10, i33 %zext_ln73_7" [d3.cpp:73]   --->   Operation 142 'add' 'add_ln73' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln73_11 = zext i33 %add_ln73" [d3.cpp:73]   --->   Operation 143 'zext' 'zext_ln73_11' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln73_12 = zext i33 %add_ln73" [d3.cpp:73]   --->   Operation 144 'zext' 'zext_ln73_12' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.82ns)   --->   Input mux for Operation 145 '%mul_ln73 = mul i64 %zext_ln73_11, i64 %zext_ln53'
ST_22 : Operation 145 [1/1] (2.59ns)   --->   "%mul_ln73 = mul i64 %zext_ln73_11, i64 %zext_ln53" [d3.cpp:73]   --->   Operation 145 'mul' 'mul_ln73' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 146 [1/1] (1.01ns)   --->   "%add_ln78 = add i34 %zext_ln73_12, i34 %zext_ln73_9" [d3.cpp:78]   --->   Operation 146 'add' 'add_ln78' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i34 %add_ln78" [d3.cpp:78]   --->   Operation 147 'zext' 'zext_ln78' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.72ns)   --->   Input mux for Operation 148 '%mul_ln78 = mul i64 %zext_ln78, i64 %zext_ln53'
ST_22 : Operation 148 [1/1] (2.68ns)   --->   "%mul_ln78 = mul i64 %zext_ln78, i64 %zext_ln53" [d3.cpp:78]   --->   Operation 148 'mul' 'mul_ln78' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln72_1 = zext i32 %arg2_r_6_loc_load" [d3.cpp:72]   --->   Operation 149 'zext' 'zext_ln72_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln73_13 = zext i32 %arg2_r_6_loc_load" [d3.cpp:73]   --->   Operation 150 'zext' 'zext_ln73_13' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln73_1 = zext i32 %arg2_r_14_loc_load" [d3.cpp:73]   --->   Operation 151 'zext' 'zext_ln73_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln73_14 = zext i32 %arg2_r_14_loc_load" [d3.cpp:73]   --->   Operation 152 'zext' 'zext_ln73_14' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln73_15 = zext i32 %arg2_r_14_loc_load" [d3.cpp:73]   --->   Operation 153 'zext' 'zext_ln73_15' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln73_16 = zext i32 %arg2_r_14_loc_load" [d3.cpp:73]   --->   Operation 154 'zext' 'zext_ln73_16' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 155 [1/1] (1.01ns)   --->   "%add_ln73_1 = add i33 %zext_ln73_16, i33 %zext_ln73_13" [d3.cpp:73]   --->   Operation 155 'add' 'add_ln73_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln73_17 = zext i33 %add_ln73_1" [d3.cpp:73]   --->   Operation 156 'zext' 'zext_ln73_17' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln73_18 = zext i33 %add_ln73_1" [d3.cpp:73]   --->   Operation 157 'zext' 'zext_ln73_18' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.82ns)   --->   Input mux for Operation 158 '%mul_ln73_1 = mul i64 %zext_ln73_17, i64 %zext_ln53'
ST_22 : Operation 158 [1/1] (2.59ns)   --->   "%mul_ln73_1 = mul i64 %zext_ln73_17, i64 %zext_ln53" [d3.cpp:73]   --->   Operation 158 'mul' 'mul_ln73_1' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 159 [1/1] (1.01ns)   --->   "%add_ln78_1 = add i34 %zext_ln73_18, i34 %zext_ln73_15" [d3.cpp:78]   --->   Operation 159 'add' 'add_ln78_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln78_1 = zext i34 %add_ln78_1" [d3.cpp:78]   --->   Operation 160 'zext' 'zext_ln78_1' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.72ns)   --->   Input mux for Operation 161 '%mul_ln78_1 = mul i64 %zext_ln78_1, i64 %zext_ln53'
ST_22 : Operation 161 [1/1] (2.68ns)   --->   "%mul_ln78_1 = mul i64 %zext_ln78_1, i64 %zext_ln53" [d3.cpp:78]   --->   Operation 161 'mul' 'mul_ln78_1' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln72_2 = zext i32 %arg2_r_5_loc_load" [d3.cpp:72]   --->   Operation 162 'zext' 'zext_ln72_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln73_19 = zext i32 %arg2_r_5_loc_load" [d3.cpp:73]   --->   Operation 163 'zext' 'zext_ln73_19' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln73_2 = zext i32 %arg2_r_13_loc_load" [d3.cpp:73]   --->   Operation 164 'zext' 'zext_ln73_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln73_20 = zext i32 %arg2_r_13_loc_load" [d3.cpp:73]   --->   Operation 165 'zext' 'zext_ln73_20' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln73_21 = zext i32 %arg2_r_13_loc_load" [d3.cpp:73]   --->   Operation 166 'zext' 'zext_ln73_21' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln73_22 = zext i32 %arg2_r_13_loc_load" [d3.cpp:73]   --->   Operation 167 'zext' 'zext_ln73_22' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 168 [1/1] (1.01ns)   --->   "%add_ln73_2 = add i33 %zext_ln73_22, i33 %zext_ln73_19" [d3.cpp:73]   --->   Operation 168 'add' 'add_ln73_2' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln73_23 = zext i33 %add_ln73_2" [d3.cpp:73]   --->   Operation 169 'zext' 'zext_ln73_23' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln73_24 = zext i33 %add_ln73_2" [d3.cpp:73]   --->   Operation 170 'zext' 'zext_ln73_24' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.82ns)   --->   Input mux for Operation 171 '%mul_ln73_2 = mul i64 %zext_ln73_23, i64 %zext_ln53'
ST_22 : Operation 171 [1/1] (2.59ns)   --->   "%mul_ln73_2 = mul i64 %zext_ln73_23, i64 %zext_ln53" [d3.cpp:73]   --->   Operation 171 'mul' 'mul_ln73_2' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 172 [1/1] (1.01ns)   --->   "%add_ln78_2 = add i34 %zext_ln73_24, i34 %zext_ln73_21" [d3.cpp:78]   --->   Operation 172 'add' 'add_ln78_2' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln78_2 = zext i34 %add_ln78_2" [d3.cpp:78]   --->   Operation 173 'zext' 'zext_ln78_2' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.72ns)   --->   Input mux for Operation 174 '%mul_ln78_2 = mul i64 %zext_ln78_2, i64 %zext_ln53'
ST_22 : Operation 174 [1/1] (2.68ns)   --->   "%mul_ln78_2 = mul i64 %zext_ln78_2, i64 %zext_ln53" [d3.cpp:78]   --->   Operation 174 'mul' 'mul_ln78_2' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln72_3 = zext i32 %arg2_r_4_loc_load" [d3.cpp:72]   --->   Operation 175 'zext' 'zext_ln72_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln73_25 = zext i32 %arg2_r_4_loc_load" [d3.cpp:73]   --->   Operation 176 'zext' 'zext_ln73_25' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln73_3 = zext i32 %arg2_r_12_loc_load" [d3.cpp:73]   --->   Operation 177 'zext' 'zext_ln73_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln73_26 = zext i32 %arg2_r_12_loc_load" [d3.cpp:73]   --->   Operation 178 'zext' 'zext_ln73_26' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln73_27 = zext i32 %arg2_r_12_loc_load" [d3.cpp:73]   --->   Operation 179 'zext' 'zext_ln73_27' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln73_28 = zext i32 %arg2_r_12_loc_load" [d3.cpp:73]   --->   Operation 180 'zext' 'zext_ln73_28' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 181 [1/1] (1.01ns)   --->   "%add_ln73_3 = add i33 %zext_ln73_28, i33 %zext_ln73_25" [d3.cpp:73]   --->   Operation 181 'add' 'add_ln73_3' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln73_29 = zext i33 %add_ln73_3" [d3.cpp:73]   --->   Operation 182 'zext' 'zext_ln73_29' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln73_30 = zext i33 %add_ln73_3" [d3.cpp:73]   --->   Operation 183 'zext' 'zext_ln73_30' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.82ns)   --->   Input mux for Operation 184 '%mul_ln73_3 = mul i64 %zext_ln73_29, i64 %zext_ln53'
ST_22 : Operation 184 [1/1] (2.59ns)   --->   "%mul_ln73_3 = mul i64 %zext_ln73_29, i64 %zext_ln53" [d3.cpp:73]   --->   Operation 184 'mul' 'mul_ln73_3' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 185 [1/1] (1.01ns)   --->   "%add_ln78_3 = add i34 %zext_ln73_30, i34 %zext_ln73_27" [d3.cpp:78]   --->   Operation 185 'add' 'add_ln78_3' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln78_3 = zext i34 %add_ln78_3" [d3.cpp:78]   --->   Operation 186 'zext' 'zext_ln78_3' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.72ns)   --->   Input mux for Operation 187 '%mul_ln78_3 = mul i64 %zext_ln78_3, i64 %zext_ln53'
ST_22 : Operation 187 [1/1] (2.68ns)   --->   "%mul_ln78_3 = mul i64 %zext_ln78_3, i64 %zext_ln53" [d3.cpp:78]   --->   Operation 187 'mul' 'mul_ln78_3' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln72_4 = zext i32 %arg2_r_3_loc_load" [d3.cpp:72]   --->   Operation 188 'zext' 'zext_ln72_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln73_31 = zext i32 %arg2_r_3_loc_load" [d3.cpp:73]   --->   Operation 189 'zext' 'zext_ln73_31' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln73_4 = zext i32 %arg2_r_11_loc_load" [d3.cpp:73]   --->   Operation 190 'zext' 'zext_ln73_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln73_32 = zext i32 %arg2_r_11_loc_load" [d3.cpp:73]   --->   Operation 191 'zext' 'zext_ln73_32' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln73_33 = zext i32 %arg2_r_11_loc_load" [d3.cpp:73]   --->   Operation 192 'zext' 'zext_ln73_33' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 193 [1/1] (1.01ns)   --->   "%add_ln73_4 = add i33 %zext_ln73_33, i33 %zext_ln73_31" [d3.cpp:73]   --->   Operation 193 'add' 'add_ln73_4' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln73_34 = zext i33 %add_ln73_4" [d3.cpp:73]   --->   Operation 194 'zext' 'zext_ln73_34' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln73_35 = zext i33 %add_ln73_4" [d3.cpp:73]   --->   Operation 195 'zext' 'zext_ln73_35' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.82ns)   --->   Input mux for Operation 196 '%mul_ln73_4 = mul i64 %zext_ln73_34, i64 %zext_ln53'
ST_22 : Operation 196 [1/1] (2.59ns)   --->   "%mul_ln73_4 = mul i64 %zext_ln73_34, i64 %zext_ln53" [d3.cpp:73]   --->   Operation 196 'mul' 'mul_ln73_4' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 197 [1/1] (1.01ns)   --->   "%add_ln78_4 = add i34 %zext_ln73_35, i34 %zext_ln73_32" [d3.cpp:78]   --->   Operation 197 'add' 'add_ln78_4' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln78_4 = zext i34 %add_ln78_4" [d3.cpp:78]   --->   Operation 198 'zext' 'zext_ln78_4' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.72ns)   --->   Input mux for Operation 199 '%mul_ln78_4 = mul i64 %zext_ln78_4, i64 %zext_ln53'
ST_22 : Operation 199 [1/1] (2.68ns)   --->   "%mul_ln78_4 = mul i64 %zext_ln78_4, i64 %zext_ln53" [d3.cpp:78]   --->   Operation 199 'mul' 'mul_ln78_4' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln72_5 = zext i32 %arg2_r_2_loc_load" [d3.cpp:72]   --->   Operation 200 'zext' 'zext_ln72_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln73_36 = zext i32 %arg2_r_2_loc_load" [d3.cpp:73]   --->   Operation 201 'zext' 'zext_ln73_36' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln73_5 = zext i32 %arg2_r_10_loc_load" [d3.cpp:73]   --->   Operation 202 'zext' 'zext_ln73_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln73_37 = zext i32 %arg2_r_10_loc_load" [d3.cpp:73]   --->   Operation 203 'zext' 'zext_ln73_37' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln73_38 = zext i32 %arg2_r_10_loc_load" [d3.cpp:73]   --->   Operation 204 'zext' 'zext_ln73_38' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 205 [1/1] (1.01ns)   --->   "%add_ln73_5 = add i33 %zext_ln73_38, i33 %zext_ln73_36" [d3.cpp:73]   --->   Operation 205 'add' 'add_ln73_5' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln73_39 = zext i33 %add_ln73_5" [d3.cpp:73]   --->   Operation 206 'zext' 'zext_ln73_39' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln73_40 = zext i33 %add_ln73_5" [d3.cpp:73]   --->   Operation 207 'zext' 'zext_ln73_40' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.82ns)   --->   Input mux for Operation 208 '%mul_ln73_5 = mul i64 %zext_ln73_39, i64 %zext_ln53'
ST_22 : Operation 208 [1/1] (2.59ns)   --->   "%mul_ln73_5 = mul i64 %zext_ln73_39, i64 %zext_ln53" [d3.cpp:73]   --->   Operation 208 'mul' 'mul_ln73_5' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 209 [1/1] (1.01ns)   --->   "%add_ln78_5 = add i34 %zext_ln73_40, i34 %zext_ln73_37" [d3.cpp:78]   --->   Operation 209 'add' 'add_ln78_5' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln78_5 = zext i34 %add_ln78_5" [d3.cpp:78]   --->   Operation 210 'zext' 'zext_ln78_5' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.72ns)   --->   Input mux for Operation 211 '%mul_ln78_5 = mul i64 %zext_ln78_5, i64 %zext_ln53'
ST_22 : Operation 211 [1/1] (2.68ns)   --->   "%mul_ln78_5 = mul i64 %zext_ln78_5, i64 %zext_ln53" [d3.cpp:78]   --->   Operation 211 'mul' 'mul_ln78_5' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln72_6 = zext i32 %arg2_r_1_loc_load" [d3.cpp:72]   --->   Operation 212 'zext' 'zext_ln72_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln73_41 = zext i32 %arg2_r_1_loc_load" [d3.cpp:73]   --->   Operation 213 'zext' 'zext_ln73_41' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln73_6 = zext i32 %arg2_r_9_loc_load" [d3.cpp:73]   --->   Operation 214 'zext' 'zext_ln73_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln73_42 = zext i32 %arg2_r_9_loc_load" [d3.cpp:73]   --->   Operation 215 'zext' 'zext_ln73_42' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln73_43 = zext i32 %arg2_r_9_loc_load" [d3.cpp:73]   --->   Operation 216 'zext' 'zext_ln73_43' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 217 [1/1] (1.01ns)   --->   "%add_ln73_6 = add i33 %zext_ln73_43, i33 %zext_ln73_41" [d3.cpp:73]   --->   Operation 217 'add' 'add_ln73_6' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln73_44 = zext i33 %add_ln73_6" [d3.cpp:73]   --->   Operation 218 'zext' 'zext_ln73_44' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln73_45 = zext i33 %add_ln73_6" [d3.cpp:73]   --->   Operation 219 'zext' 'zext_ln73_45' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.82ns)   --->   Input mux for Operation 220 '%mul_ln73_6 = mul i64 %zext_ln73_44, i64 %zext_ln53'
ST_22 : Operation 220 [1/1] (2.59ns)   --->   "%mul_ln73_6 = mul i64 %zext_ln73_44, i64 %zext_ln53" [d3.cpp:73]   --->   Operation 220 'mul' 'mul_ln73_6' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 221 [1/1] (1.01ns)   --->   "%add_ln78_6 = add i34 %zext_ln73_45, i34 %zext_ln73_42" [d3.cpp:78]   --->   Operation 221 'add' 'add_ln78_6' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln78_6 = zext i34 %add_ln78_6" [d3.cpp:78]   --->   Operation 222 'zext' 'zext_ln78_6' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.72ns)   --->   Input mux for Operation 223 '%mul_ln78_6 = mul i64 %zext_ln78_6, i64 %zext_ln53'
ST_22 : Operation 223 [1/1] (2.68ns)   --->   "%mul_ln78_6 = mul i64 %zext_ln78_6, i64 %zext_ln53" [d3.cpp:78]   --->   Operation 223 'mul' 'mul_ln78_6' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i32 %arg1_r_7_loc_load" [d3.cpp:84]   --->   Operation 224 'zext' 'zext_ln84' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 225 '%mul_ln84 = mul i64 %zext_ln73, i64 %zext_ln84'
ST_22 : Operation 225 [1/1] (2.10ns)   --->   "%mul_ln84 = mul i64 %zext_ln73, i64 %zext_ln84" [d3.cpp:84]   --->   Operation 225 'mul' 'mul_ln84' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln53_3 = zext i32 %arg1_r_14_loc_load" [d3.cpp:53]   --->   Operation 226 'zext' 'zext_ln53_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln53_13 = zext i32 %arg1_r_14_loc_load" [d3.cpp:53]   --->   Operation 227 'zext' 'zext_ln53_13' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln53_14 = zext i32 %arg1_r_14_loc_load" [d3.cpp:53]   --->   Operation 228 'zext' 'zext_ln53_14' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 229 '%mul_ln53_2 = mul i64 %zext_ln73_6, i64 %zext_ln53_3'
ST_22 : Operation 229 [1/1] (2.10ns)   --->   "%mul_ln53_2 = mul i64 %zext_ln73_6, i64 %zext_ln53_3" [d3.cpp:53]   --->   Operation 229 'mul' 'mul_ln53_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (0.82ns)   --->   Input mux for Operation 230 '%mul_ln53_3 = mul i64 %zext_ln73_44, i64 %zext_ln53_3'
ST_22 : Operation 230 [1/1] (2.59ns)   --->   "%mul_ln53_3 = mul i64 %zext_ln73_44, i64 %zext_ln53_3" [d3.cpp:53]   --->   Operation 230 'mul' 'mul_ln53_3' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 231 '%mul_ln72 = mul i64 %zext_ln53_1, i64 %zext_ln53_3'
ST_22 : Operation 231 [1/1] (2.10ns)   --->   "%mul_ln72 = mul i64 %zext_ln53_1, i64 %zext_ln53_3" [d3.cpp:72]   --->   Operation 231 'mul' 'mul_ln72' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 232 '%mul_ln72_1 = mul i64 %zext_ln72, i64 %zext_ln53_3'
ST_22 : Operation 232 [1/1] (2.10ns)   --->   "%mul_ln72_1 = mul i64 %zext_ln72, i64 %zext_ln53_3" [d3.cpp:72]   --->   Operation 232 'mul' 'mul_ln72_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 233 '%mul_ln72_2 = mul i64 %zext_ln72_1, i64 %zext_ln53_3'
ST_22 : Operation 233 [1/1] (2.10ns)   --->   "%mul_ln72_2 = mul i64 %zext_ln72_1, i64 %zext_ln53_3" [d3.cpp:72]   --->   Operation 233 'mul' 'mul_ln72_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 234 '%mul_ln73_7 = mul i64 %zext_ln73_1, i64 %zext_ln53_3'
ST_22 : Operation 234 [1/1] (2.10ns)   --->   "%mul_ln73_7 = mul i64 %zext_ln73_1, i64 %zext_ln53_3" [d3.cpp:73]   --->   Operation 234 'mul' 'mul_ln73_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 235 [1/1] (0.00ns)   --->   "%trunc_ln72 = trunc i64 %mul_ln73_7" [d3.cpp:72]   --->   Operation 235 'trunc' 'trunc_ln72' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 236 '%mul_ln72_3 = mul i64 %zext_ln72_2, i64 %zext_ln53_3'
ST_22 : Operation 236 [1/1] (2.10ns)   --->   "%mul_ln72_3 = mul i64 %zext_ln72_2, i64 %zext_ln53_3" [d3.cpp:72]   --->   Operation 236 'mul' 'mul_ln72_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 237 '%mul_ln73_8 = mul i64 %zext_ln73_2, i64 %zext_ln53_3'
ST_22 : Operation 237 [1/1] (2.10ns)   --->   "%mul_ln73_8 = mul i64 %zext_ln73_2, i64 %zext_ln53_3" [d3.cpp:73]   --->   Operation 237 'mul' 'mul_ln73_8' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 238 [1/1] (0.00ns)   --->   "%trunc_ln72_1 = trunc i64 %mul_ln73_8" [d3.cpp:72]   --->   Operation 238 'trunc' 'trunc_ln72_1' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 239 '%mul_ln72_4 = mul i64 %zext_ln72_3, i64 %zext_ln53_3'
ST_22 : Operation 239 [1/1] (2.10ns)   --->   "%mul_ln72_4 = mul i64 %zext_ln72_3, i64 %zext_ln53_3" [d3.cpp:72]   --->   Operation 239 'mul' 'mul_ln72_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (0.73ns)   --->   Input mux for Operation 240 '%mul_ln73_9 = mul i63 %zext_ln73_26, i63 %zext_ln53_14'
ST_22 : Operation 240 [1/1] (2.68ns)   --->   "%mul_ln73_9 = mul i63 %zext_ln73_26, i63 %zext_ln53_14" [d3.cpp:73]   --->   Operation 240 'mul' 'mul_ln73_9' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 241 '%mul_ln72_5 = mul i64 %zext_ln72_4, i64 %zext_ln53_3'
ST_22 : Operation 241 [1/1] (2.10ns)   --->   "%mul_ln72_5 = mul i64 %zext_ln72_4, i64 %zext_ln53_3" [d3.cpp:72]   --->   Operation 241 'mul' 'mul_ln72_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 242 '%mul_ln73_10 = mul i64 %zext_ln73_4, i64 %zext_ln53_3'
ST_22 : Operation 242 [1/1] (2.10ns)   --->   "%mul_ln73_10 = mul i64 %zext_ln73_4, i64 %zext_ln53_3" [d3.cpp:73]   --->   Operation 242 'mul' 'mul_ln73_10' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 243 [1/1] (0.00ns)   --->   "%trunc_ln72_2 = trunc i64 %mul_ln73_10" [d3.cpp:72]   --->   Operation 243 'trunc' 'trunc_ln72_2' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 244 '%mul_ln72_6 = mul i64 %zext_ln72_5, i64 %zext_ln53_3'
ST_22 : Operation 244 [1/1] (2.10ns)   --->   "%mul_ln72_6 = mul i64 %zext_ln72_5, i64 %zext_ln53_3" [d3.cpp:72]   --->   Operation 244 'mul' 'mul_ln72_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 245 '%mul_ln73_11 = mul i64 %zext_ln73_5, i64 %zext_ln53_3'
ST_22 : Operation 245 [1/1] (2.10ns)   --->   "%mul_ln73_11 = mul i64 %zext_ln73_5, i64 %zext_ln53_3" [d3.cpp:73]   --->   Operation 245 'mul' 'mul_ln73_11' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 246 [1/1] (0.00ns)   --->   "%trunc_ln84 = trunc i64 %mul_ln73_11" [d3.cpp:84]   --->   Operation 246 'trunc' 'trunc_ln84' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln84_1 = zext i32 %arg1_r_6_loc_load" [d3.cpp:84]   --->   Operation 247 'zext' 'zext_ln84_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln84_8 = zext i32 %arg1_r_6_loc_load" [d3.cpp:84]   --->   Operation 248 'zext' 'zext_ln84_8' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln84_9 = zext i32 %arg1_r_6_loc_load" [d3.cpp:84]   --->   Operation 249 'zext' 'zext_ln84_9' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 250 '%mul_ln84_1 = mul i64 %zext_ln73_1, i64 %zext_ln84_1'
ST_22 : Operation 250 [1/1] (2.10ns)   --->   "%mul_ln84_1 = mul i64 %zext_ln73_1, i64 %zext_ln84_1" [d3.cpp:84]   --->   Operation 250 'mul' 'mul_ln84_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 251 '%mul_ln84_2 = mul i64 %zext_ln73_2, i64 %zext_ln84_1'
ST_22 : Operation 251 [1/1] (2.10ns)   --->   "%mul_ln84_2 = mul i64 %zext_ln73_2, i64 %zext_ln84_1" [d3.cpp:84]   --->   Operation 251 'mul' 'mul_ln84_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 252 '%mul_ln84_3 = mul i64 %zext_ln73_3, i64 %zext_ln84_1'
ST_22 : Operation 252 [1/1] (2.10ns)   --->   "%mul_ln84_3 = mul i64 %zext_ln73_3, i64 %zext_ln84_1" [d3.cpp:84]   --->   Operation 252 'mul' 'mul_ln84_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 253 '%mul_ln84_4 = mul i64 %zext_ln73_4, i64 %zext_ln84_1'
ST_22 : Operation 253 [1/1] (2.10ns)   --->   "%mul_ln84_4 = mul i64 %zext_ln73_4, i64 %zext_ln84_1" [d3.cpp:84]   --->   Operation 253 'mul' 'mul_ln84_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 254 '%mul_ln84_5 = mul i64 %zext_ln73_5, i64 %zext_ln84_1'
ST_22 : Operation 254 [1/1] (2.10ns)   --->   "%mul_ln84_5 = mul i64 %zext_ln73_5, i64 %zext_ln84_1" [d3.cpp:84]   --->   Operation 254 'mul' 'mul_ln84_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln53_4 = zext i32 %arg1_r_13_loc_load" [d3.cpp:53]   --->   Operation 255 'zext' 'zext_ln53_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln53_15 = zext i32 %arg1_r_13_loc_load" [d3.cpp:53]   --->   Operation 256 'zext' 'zext_ln53_15' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln53_16 = zext i32 %arg1_r_13_loc_load" [d3.cpp:53]   --->   Operation 257 'zext' 'zext_ln53_16' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 258 '%mul_ln53_4 = mul i64 %zext_ln73_5, i64 %zext_ln53_4'
ST_22 : Operation 258 [1/1] (2.10ns)   --->   "%mul_ln53_4 = mul i64 %zext_ln73_5, i64 %zext_ln53_4" [d3.cpp:53]   --->   Operation 258 'mul' 'mul_ln53_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (0.82ns)   --->   Input mux for Operation 259 '%mul_ln53_5 = mul i64 %zext_ln73_39, i64 %zext_ln53_4'
ST_22 : Operation 259 [1/1] (2.59ns)   --->   "%mul_ln53_5 = mul i64 %zext_ln73_39, i64 %zext_ln53_4" [d3.cpp:53]   --->   Operation 259 'mul' 'mul_ln53_5' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 260 '%mul_ln72_7 = mul i64 %zext_ln73_6, i64 %zext_ln53_4'
ST_22 : Operation 260 [1/1] (2.10ns)   --->   "%mul_ln72_7 = mul i64 %zext_ln73_6, i64 %zext_ln53_4" [d3.cpp:72]   --->   Operation 260 'mul' 'mul_ln72_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (0.73ns)   --->   Input mux for Operation 261 '%mul_ln73_12 = mul i63 %zext_ln73_8, i63 %zext_ln53_16'
ST_22 : Operation 261 [1/1] (2.68ns)   --->   "%mul_ln73_12 = mul i63 %zext_ln73_8, i63 %zext_ln53_16" [d3.cpp:73]   --->   Operation 261 'mul' 'mul_ln73_12' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 262 '%mul_ln72_8 = mul i64 %zext_ln53_1, i64 %zext_ln53_4'
ST_22 : Operation 262 [1/1] (2.10ns)   --->   "%mul_ln72_8 = mul i64 %zext_ln53_1, i64 %zext_ln53_4" [d3.cpp:72]   --->   Operation 262 'mul' 'mul_ln72_8' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 263 '%mul_ln72_9 = mul i64 %zext_ln72, i64 %zext_ln53_4'
ST_22 : Operation 263 [1/1] (2.10ns)   --->   "%mul_ln72_9 = mul i64 %zext_ln72, i64 %zext_ln53_4" [d3.cpp:72]   --->   Operation 263 'mul' 'mul_ln72_9' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 264 '%mul_ln72_10 = mul i64 %zext_ln72_1, i64 %zext_ln53_4'
ST_22 : Operation 264 [1/1] (2.10ns)   --->   "%mul_ln72_10 = mul i64 %zext_ln72_1, i64 %zext_ln53_4" [d3.cpp:72]   --->   Operation 264 'mul' 'mul_ln72_10' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (0.73ns)   --->   Input mux for Operation 265 '%mul_ln73_13 = mul i63 %zext_ln73_14, i63 %zext_ln53_16'
ST_22 : Operation 265 [1/1] (2.68ns)   --->   "%mul_ln73_13 = mul i63 %zext_ln73_14, i63 %zext_ln53_16" [d3.cpp:73]   --->   Operation 265 'mul' 'mul_ln73_13' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 266 '%mul_ln72_11 = mul i64 %zext_ln72_2, i64 %zext_ln53_4'
ST_22 : Operation 266 [1/1] (2.10ns)   --->   "%mul_ln72_11 = mul i64 %zext_ln72_2, i64 %zext_ln53_4" [d3.cpp:72]   --->   Operation 266 'mul' 'mul_ln72_11' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (0.73ns)   --->   Input mux for Operation 267 '%mul_ln73_14 = mul i63 %zext_ln73_20, i63 %zext_ln53_16'
ST_22 : Operation 267 [1/1] (2.68ns)   --->   "%mul_ln73_14 = mul i63 %zext_ln73_20, i63 %zext_ln53_16" [d3.cpp:73]   --->   Operation 267 'mul' 'mul_ln73_14' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 268 '%mul_ln72_12 = mul i64 %zext_ln72_3, i64 %zext_ln53_4'
ST_22 : Operation 268 [1/1] (2.10ns)   --->   "%mul_ln72_12 = mul i64 %zext_ln72_3, i64 %zext_ln53_4" [d3.cpp:72]   --->   Operation 268 'mul' 'mul_ln72_12' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 269 '%mul_ln73_15 = mul i64 %zext_ln73_3, i64 %zext_ln53_4'
ST_22 : Operation 269 [1/1] (2.10ns)   --->   "%mul_ln73_15 = mul i64 %zext_ln73_3, i64 %zext_ln53_4" [d3.cpp:73]   --->   Operation 269 'mul' 'mul_ln73_15' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 270 [1/1] (0.00ns)   --->   "%trunc_ln72_3 = trunc i64 %mul_ln73_15" [d3.cpp:72]   --->   Operation 270 'trunc' 'trunc_ln72_3' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 271 '%mul_ln72_13 = mul i64 %zext_ln72_4, i64 %zext_ln53_4'
ST_22 : Operation 271 [1/1] (2.10ns)   --->   "%mul_ln72_13 = mul i64 %zext_ln72_4, i64 %zext_ln53_4" [d3.cpp:72]   --->   Operation 271 'mul' 'mul_ln72_13' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 272 '%mul_ln73_16 = mul i64 %zext_ln73_4, i64 %zext_ln53_4'
ST_22 : Operation 272 [1/1] (2.10ns)   --->   "%mul_ln73_16 = mul i64 %zext_ln73_4, i64 %zext_ln53_4" [d3.cpp:73]   --->   Operation 272 'mul' 'mul_ln73_16' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 273 [1/1] (0.00ns)   --->   "%trunc_ln84_1 = trunc i64 %mul_ln73_16" [d3.cpp:84]   --->   Operation 273 'trunc' 'trunc_ln84_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln84_2 = zext i32 %arg1_r_5_loc_load" [d3.cpp:84]   --->   Operation 274 'zext' 'zext_ln84_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln84_10 = zext i32 %arg1_r_5_loc_load" [d3.cpp:84]   --->   Operation 275 'zext' 'zext_ln84_10' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 276 '%mul_ln84_6 = mul i64 %zext_ln73_1, i64 %zext_ln84_2'
ST_22 : Operation 276 [1/1] (2.10ns)   --->   "%mul_ln84_6 = mul i64 %zext_ln73_1, i64 %zext_ln84_2" [d3.cpp:84]   --->   Operation 276 'mul' 'mul_ln84_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 277 '%mul_ln84_7 = mul i64 %zext_ln73_2, i64 %zext_ln84_2'
ST_22 : Operation 277 [1/1] (2.10ns)   --->   "%mul_ln84_7 = mul i64 %zext_ln73_2, i64 %zext_ln84_2" [d3.cpp:84]   --->   Operation 277 'mul' 'mul_ln84_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 278 '%mul_ln84_8 = mul i64 %zext_ln73_3, i64 %zext_ln84_2'
ST_22 : Operation 278 [1/1] (2.10ns)   --->   "%mul_ln84_8 = mul i64 %zext_ln73_3, i64 %zext_ln84_2" [d3.cpp:84]   --->   Operation 278 'mul' 'mul_ln84_8' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 279 '%mul_ln84_9 = mul i64 %zext_ln73_4, i64 %zext_ln84_2'
ST_22 : Operation 279 [1/1] (2.10ns)   --->   "%mul_ln84_9 = mul i64 %zext_ln73_4, i64 %zext_ln84_2" [d3.cpp:84]   --->   Operation 279 'mul' 'mul_ln84_9' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln53_5 = zext i32 %arg1_r_12_loc_load" [d3.cpp:53]   --->   Operation 280 'zext' 'zext_ln53_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln53_17 = zext i32 %arg1_r_12_loc_load" [d3.cpp:53]   --->   Operation 281 'zext' 'zext_ln53_17' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln53_18 = zext i32 %arg1_r_12_loc_load" [d3.cpp:53]   --->   Operation 282 'zext' 'zext_ln53_18' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 283 '%mul_ln53_6 = mul i64 %zext_ln73_4, i64 %zext_ln53_5'
ST_22 : Operation 283 [1/1] (2.10ns)   --->   "%mul_ln53_6 = mul i64 %zext_ln73_4, i64 %zext_ln53_5" [d3.cpp:53]   --->   Operation 283 'mul' 'mul_ln53_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (0.82ns)   --->   Input mux for Operation 284 '%mul_ln53_7 = mul i64 %zext_ln73_34, i64 %zext_ln53_5'
ST_22 : Operation 284 [1/1] (2.59ns)   --->   "%mul_ln53_7 = mul i64 %zext_ln73_34, i64 %zext_ln53_5" [d3.cpp:53]   --->   Operation 284 'mul' 'mul_ln53_7' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 285 '%mul_ln72_14 = mul i64 %zext_ln73_5, i64 %zext_ln53_5'
ST_22 : Operation 285 [1/1] (2.10ns)   --->   "%mul_ln72_14 = mul i64 %zext_ln73_5, i64 %zext_ln53_5" [d3.cpp:72]   --->   Operation 285 'mul' 'mul_ln72_14' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (0.73ns)   --->   Input mux for Operation 286 '%mul_ln73_17 = mul i63 %zext_ln73_8, i63 %zext_ln53_18'
ST_22 : Operation 286 [1/1] (2.68ns)   --->   "%mul_ln73_17 = mul i63 %zext_ln73_8, i63 %zext_ln53_18" [d3.cpp:73]   --->   Operation 286 'mul' 'mul_ln73_17' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 287 '%mul_ln72_15 = mul i64 %zext_ln73_6, i64 %zext_ln53_5'
ST_22 : Operation 287 [1/1] (2.10ns)   --->   "%mul_ln72_15 = mul i64 %zext_ln73_6, i64 %zext_ln53_5" [d3.cpp:72]   --->   Operation 287 'mul' 'mul_ln72_15' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 288 '%mul_ln72_16 = mul i64 %zext_ln53_1, i64 %zext_ln53_5'
ST_22 : Operation 288 [1/1] (2.10ns)   --->   "%mul_ln72_16 = mul i64 %zext_ln53_1, i64 %zext_ln53_5" [d3.cpp:72]   --->   Operation 288 'mul' 'mul_ln72_16' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 289 '%mul_ln72_17 = mul i64 %zext_ln72, i64 %zext_ln53_5'
ST_22 : Operation 289 [1/1] (2.10ns)   --->   "%mul_ln72_17 = mul i64 %zext_ln72, i64 %zext_ln53_5" [d3.cpp:72]   --->   Operation 289 'mul' 'mul_ln72_17' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 290 '%mul_ln72_18 = mul i64 %zext_ln72_1, i64 %zext_ln53_5'
ST_22 : Operation 290 [1/1] (2.10ns)   --->   "%mul_ln72_18 = mul i64 %zext_ln72_1, i64 %zext_ln53_5" [d3.cpp:72]   --->   Operation 290 'mul' 'mul_ln72_18' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (0.73ns)   --->   Input mux for Operation 291 '%mul_ln73_18 = mul i63 %zext_ln73_14, i63 %zext_ln53_18'
ST_22 : Operation 291 [1/1] (2.68ns)   --->   "%mul_ln73_18 = mul i63 %zext_ln73_14, i63 %zext_ln53_18" [d3.cpp:73]   --->   Operation 291 'mul' 'mul_ln73_18' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 292 '%mul_ln72_19 = mul i64 %zext_ln72_2, i64 %zext_ln53_5'
ST_22 : Operation 292 [1/1] (2.10ns)   --->   "%mul_ln72_19 = mul i64 %zext_ln72_2, i64 %zext_ln53_5" [d3.cpp:72]   --->   Operation 292 'mul' 'mul_ln72_19' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 293 '%mul_ln73_19 = mul i64 %zext_ln73_2, i64 %zext_ln53_5'
ST_22 : Operation 293 [1/1] (2.10ns)   --->   "%mul_ln73_19 = mul i64 %zext_ln73_2, i64 %zext_ln53_5" [d3.cpp:73]   --->   Operation 293 'mul' 'mul_ln73_19' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 294 [1/1] (0.00ns)   --->   "%trunc_ln72_4 = trunc i64 %mul_ln73_19" [d3.cpp:72]   --->   Operation 294 'trunc' 'trunc_ln72_4' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 295 '%mul_ln72_20 = mul i64 %zext_ln72_3, i64 %zext_ln53_5'
ST_22 : Operation 295 [1/1] (2.10ns)   --->   "%mul_ln72_20 = mul i64 %zext_ln72_3, i64 %zext_ln53_5" [d3.cpp:72]   --->   Operation 295 'mul' 'mul_ln72_20' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 296 '%mul_ln73_20 = mul i64 %zext_ln73_3, i64 %zext_ln53_5'
ST_22 : Operation 296 [1/1] (2.10ns)   --->   "%mul_ln73_20 = mul i64 %zext_ln73_3, i64 %zext_ln53_5" [d3.cpp:73]   --->   Operation 296 'mul' 'mul_ln73_20' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 297 [1/1] (0.00ns)   --->   "%trunc_ln84_2 = trunc i64 %mul_ln73_20" [d3.cpp:84]   --->   Operation 297 'trunc' 'trunc_ln84_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln84_3 = zext i32 %arg1_r_4_loc_load" [d3.cpp:84]   --->   Operation 298 'zext' 'zext_ln84_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln84_11 = zext i32 %arg1_r_4_loc_load" [d3.cpp:84]   --->   Operation 299 'zext' 'zext_ln84_11' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 300 '%mul_ln84_10 = mul i64 %zext_ln73_1, i64 %zext_ln84_3'
ST_22 : Operation 300 [1/1] (2.10ns)   --->   "%mul_ln84_10 = mul i64 %zext_ln73_1, i64 %zext_ln84_3" [d3.cpp:84]   --->   Operation 300 'mul' 'mul_ln84_10' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 301 '%mul_ln84_11 = mul i64 %zext_ln73_2, i64 %zext_ln84_3'
ST_22 : Operation 301 [1/1] (2.10ns)   --->   "%mul_ln84_11 = mul i64 %zext_ln73_2, i64 %zext_ln84_3" [d3.cpp:84]   --->   Operation 301 'mul' 'mul_ln84_11' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 302 '%mul_ln84_12 = mul i64 %zext_ln73_3, i64 %zext_ln84_3'
ST_22 : Operation 302 [1/1] (2.10ns)   --->   "%mul_ln84_12 = mul i64 %zext_ln73_3, i64 %zext_ln84_3" [d3.cpp:84]   --->   Operation 302 'mul' 'mul_ln84_12' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln53_6 = zext i32 %arg1_r_11_loc_load" [d3.cpp:53]   --->   Operation 303 'zext' 'zext_ln53_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln53_19 = zext i32 %arg1_r_11_loc_load" [d3.cpp:53]   --->   Operation 304 'zext' 'zext_ln53_19' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln53_20 = zext i32 %arg1_r_11_loc_load" [d3.cpp:53]   --->   Operation 305 'zext' 'zext_ln53_20' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 306 '%mul_ln53_8 = mul i64 %zext_ln73_3, i64 %zext_ln53_6'
ST_22 : Operation 306 [1/1] (2.10ns)   --->   "%mul_ln53_8 = mul i64 %zext_ln73_3, i64 %zext_ln53_6" [d3.cpp:53]   --->   Operation 306 'mul' 'mul_ln53_8' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (0.82ns)   --->   Input mux for Operation 307 '%mul_ln53_9 = mul i64 %zext_ln73_29, i64 %zext_ln53_6'
ST_22 : Operation 307 [1/1] (2.59ns)   --->   "%mul_ln53_9 = mul i64 %zext_ln73_29, i64 %zext_ln53_6" [d3.cpp:53]   --->   Operation 307 'mul' 'mul_ln53_9' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 308 '%mul_ln72_21 = mul i64 %zext_ln73_4, i64 %zext_ln53_6'
ST_22 : Operation 308 [1/1] (2.10ns)   --->   "%mul_ln72_21 = mul i64 %zext_ln73_4, i64 %zext_ln53_6" [d3.cpp:72]   --->   Operation 308 'mul' 'mul_ln72_21' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (0.73ns)   --->   Input mux for Operation 309 '%mul_ln73_21 = mul i63 %zext_ln73_8, i63 %zext_ln53_20'
ST_22 : Operation 309 [1/1] (2.68ns)   --->   "%mul_ln73_21 = mul i63 %zext_ln73_8, i63 %zext_ln53_20" [d3.cpp:73]   --->   Operation 309 'mul' 'mul_ln73_21' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 310 '%mul_ln72_22 = mul i64 %zext_ln73_5, i64 %zext_ln53_6'
ST_22 : Operation 310 [1/1] (2.10ns)   --->   "%mul_ln72_22 = mul i64 %zext_ln73_5, i64 %zext_ln53_6" [d3.cpp:72]   --->   Operation 310 'mul' 'mul_ln72_22' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 311 '%mul_ln72_23 = mul i64 %zext_ln73_6, i64 %zext_ln53_6'
ST_22 : Operation 311 [1/1] (2.10ns)   --->   "%mul_ln72_23 = mul i64 %zext_ln73_6, i64 %zext_ln53_6" [d3.cpp:72]   --->   Operation 311 'mul' 'mul_ln72_23' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 312 '%mul_ln72_24 = mul i64 %zext_ln53_1, i64 %zext_ln53_6'
ST_22 : Operation 312 [1/1] (2.10ns)   --->   "%mul_ln72_24 = mul i64 %zext_ln53_1, i64 %zext_ln53_6" [d3.cpp:72]   --->   Operation 312 'mul' 'mul_ln72_24' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 313 '%mul_ln72_25 = mul i64 %zext_ln72, i64 %zext_ln53_6'
ST_22 : Operation 313 [1/1] (2.10ns)   --->   "%mul_ln72_25 = mul i64 %zext_ln72, i64 %zext_ln53_6" [d3.cpp:72]   --->   Operation 313 'mul' 'mul_ln72_25' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 314 '%mul_ln72_26 = mul i64 %zext_ln72_1, i64 %zext_ln53_6'
ST_22 : Operation 314 [1/1] (2.10ns)   --->   "%mul_ln72_26 = mul i64 %zext_ln72_1, i64 %zext_ln53_6" [d3.cpp:72]   --->   Operation 314 'mul' 'mul_ln72_26' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (0.73ns)   --->   Input mux for Operation 315 '%mul_ln73_22 = mul i63 %zext_ln73_14, i63 %zext_ln53_20'
ST_22 : Operation 315 [1/1] (2.68ns)   --->   "%mul_ln73_22 = mul i63 %zext_ln73_14, i63 %zext_ln53_20" [d3.cpp:73]   --->   Operation 315 'mul' 'mul_ln73_22' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 316 '%mul_ln72_27 = mul i64 %zext_ln72_2, i64 %zext_ln53_6'
ST_22 : Operation 316 [1/1] (2.10ns)   --->   "%mul_ln72_27 = mul i64 %zext_ln72_2, i64 %zext_ln53_6" [d3.cpp:72]   --->   Operation 316 'mul' 'mul_ln72_27' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 317 '%mul_ln73_23 = mul i64 %zext_ln73_2, i64 %zext_ln53_6'
ST_22 : Operation 317 [1/1] (2.10ns)   --->   "%mul_ln73_23 = mul i64 %zext_ln73_2, i64 %zext_ln53_6" [d3.cpp:73]   --->   Operation 317 'mul' 'mul_ln73_23' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 318 [1/1] (0.00ns)   --->   "%trunc_ln84_3 = trunc i64 %mul_ln73_23" [d3.cpp:84]   --->   Operation 318 'trunc' 'trunc_ln84_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln84_4 = zext i32 %arg1_r_3_loc_load" [d3.cpp:84]   --->   Operation 319 'zext' 'zext_ln84_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln84_12 = zext i32 %arg1_r_3_loc_load" [d3.cpp:84]   --->   Operation 320 'zext' 'zext_ln84_12' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 321 '%mul_ln84_13 = mul i64 %zext_ln73, i64 %zext_ln84_4'
ST_22 : Operation 321 [1/1] (2.10ns)   --->   "%mul_ln84_13 = mul i64 %zext_ln73, i64 %zext_ln84_4" [d3.cpp:84]   --->   Operation 321 'mul' 'mul_ln84_13' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 322 '%mul_ln84_14 = mul i64 %zext_ln73_1, i64 %zext_ln84_4'
ST_22 : Operation 322 [1/1] (2.10ns)   --->   "%mul_ln84_14 = mul i64 %zext_ln73_1, i64 %zext_ln84_4" [d3.cpp:84]   --->   Operation 322 'mul' 'mul_ln84_14' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 323 '%mul_ln84_15 = mul i64 %zext_ln73_2, i64 %zext_ln84_4'
ST_22 : Operation 323 [1/1] (2.10ns)   --->   "%mul_ln84_15 = mul i64 %zext_ln73_2, i64 %zext_ln84_4" [d3.cpp:84]   --->   Operation 323 'mul' 'mul_ln84_15' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln53_7 = zext i32 %arg1_r_10_loc_load" [d3.cpp:53]   --->   Operation 324 'zext' 'zext_ln53_7' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln53_21 = zext i32 %arg1_r_10_loc_load" [d3.cpp:53]   --->   Operation 325 'zext' 'zext_ln53_21' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln53_22 = zext i32 %arg1_r_10_loc_load" [d3.cpp:53]   --->   Operation 326 'zext' 'zext_ln53_22' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 327 '%mul_ln53_10 = mul i64 %zext_ln73_2, i64 %zext_ln53_7'
ST_22 : Operation 327 [1/1] (2.10ns)   --->   "%mul_ln53_10 = mul i64 %zext_ln73_2, i64 %zext_ln53_7" [d3.cpp:53]   --->   Operation 327 'mul' 'mul_ln53_10' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (0.82ns)   --->   Input mux for Operation 328 '%mul_ln53_11 = mul i64 %zext_ln73_23, i64 %zext_ln53_7'
ST_22 : Operation 328 [1/1] (2.59ns)   --->   "%mul_ln53_11 = mul i64 %zext_ln73_23, i64 %zext_ln53_7" [d3.cpp:53]   --->   Operation 328 'mul' 'mul_ln53_11' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 329 '%mul_ln72_28 = mul i64 %zext_ln73_3, i64 %zext_ln53_7'
ST_22 : Operation 329 [1/1] (2.10ns)   --->   "%mul_ln72_28 = mul i64 %zext_ln73_3, i64 %zext_ln53_7" [d3.cpp:72]   --->   Operation 329 'mul' 'mul_ln72_28' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (0.73ns)   --->   Input mux for Operation 330 '%mul_ln73_24 = mul i63 %zext_ln73_8, i63 %zext_ln53_22'
ST_22 : Operation 330 [1/1] (2.68ns)   --->   "%mul_ln73_24 = mul i63 %zext_ln73_8, i63 %zext_ln53_22" [d3.cpp:73]   --->   Operation 330 'mul' 'mul_ln73_24' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 331 '%mul_ln72_29 = mul i64 %zext_ln73_4, i64 %zext_ln53_7'
ST_22 : Operation 331 [1/1] (2.10ns)   --->   "%mul_ln72_29 = mul i64 %zext_ln73_4, i64 %zext_ln53_7" [d3.cpp:72]   --->   Operation 331 'mul' 'mul_ln72_29' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 332 '%mul_ln72_30 = mul i64 %zext_ln73_5, i64 %zext_ln53_7'
ST_22 : Operation 332 [1/1] (2.10ns)   --->   "%mul_ln72_30 = mul i64 %zext_ln73_5, i64 %zext_ln53_7" [d3.cpp:72]   --->   Operation 332 'mul' 'mul_ln72_30' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 333 '%mul_ln72_31 = mul i64 %zext_ln73_6, i64 %zext_ln53_7'
ST_22 : Operation 333 [1/1] (2.10ns)   --->   "%mul_ln72_31 = mul i64 %zext_ln73_6, i64 %zext_ln53_7" [d3.cpp:72]   --->   Operation 333 'mul' 'mul_ln72_31' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 334 '%mul_ln72_32 = mul i64 %zext_ln53_1, i64 %zext_ln53_7'
ST_22 : Operation 334 [1/1] (2.10ns)   --->   "%mul_ln72_32 = mul i64 %zext_ln53_1, i64 %zext_ln53_7" [d3.cpp:72]   --->   Operation 334 'mul' 'mul_ln72_32' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 335 '%mul_ln72_33 = mul i64 %zext_ln72, i64 %zext_ln53_7'
ST_22 : Operation 335 [1/1] (2.10ns)   --->   "%mul_ln72_33 = mul i64 %zext_ln72, i64 %zext_ln53_7" [d3.cpp:72]   --->   Operation 335 'mul' 'mul_ln72_33' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 336 '%mul_ln72_34 = mul i64 %zext_ln72_1, i64 %zext_ln53_7'
ST_22 : Operation 336 [1/1] (2.10ns)   --->   "%mul_ln72_34 = mul i64 %zext_ln72_1, i64 %zext_ln53_7" [d3.cpp:72]   --->   Operation 336 'mul' 'mul_ln72_34' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (0.73ns)   --->   Input mux for Operation 337 '%mul_ln73_25 = mul i63 %zext_ln73_14, i63 %zext_ln53_22'
ST_22 : Operation 337 [1/1] (2.68ns)   --->   "%mul_ln73_25 = mul i63 %zext_ln73_14, i63 %zext_ln53_22" [d3.cpp:73]   --->   Operation 337 'mul' 'mul_ln73_25' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln84_5 = zext i32 %arg1_r_2_loc_load" [d3.cpp:84]   --->   Operation 338 'zext' 'zext_ln84_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 339 [1/1] (0.00ns)   --->   "%zext_ln84_13 = zext i32 %arg1_r_2_loc_load" [d3.cpp:84]   --->   Operation 339 'zext' 'zext_ln84_13' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 340 '%mul_ln84_16 = mul i64 %zext_ln73, i64 %zext_ln84_5'
ST_22 : Operation 340 [1/1] (2.10ns)   --->   "%mul_ln84_16 = mul i64 %zext_ln73, i64 %zext_ln84_5" [d3.cpp:84]   --->   Operation 340 'mul' 'mul_ln84_16' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 341 '%mul_ln84_17 = mul i64 %zext_ln73_1, i64 %zext_ln84_5'
ST_22 : Operation 341 [1/1] (2.10ns)   --->   "%mul_ln84_17 = mul i64 %zext_ln73_1, i64 %zext_ln84_5" [d3.cpp:84]   --->   Operation 341 'mul' 'mul_ln84_17' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln53_8 = zext i32 %arg1_r_9_loc_load" [d3.cpp:53]   --->   Operation 342 'zext' 'zext_ln53_8' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 343 [1/1] (0.00ns)   --->   "%zext_ln53_23 = zext i32 %arg1_r_9_loc_load" [d3.cpp:53]   --->   Operation 343 'zext' 'zext_ln53_23' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln53_24 = zext i32 %arg1_r_9_loc_load" [d3.cpp:53]   --->   Operation 344 'zext' 'zext_ln53_24' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 345 '%mul_ln53_12 = mul i64 %zext_ln73_1, i64 %zext_ln53_8'
ST_22 : Operation 345 [1/1] (2.10ns)   --->   "%mul_ln53_12 = mul i64 %zext_ln73_1, i64 %zext_ln53_8" [d3.cpp:53]   --->   Operation 345 'mul' 'mul_ln53_12' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (0.82ns)   --->   Input mux for Operation 346 '%mul_ln53_13 = mul i64 %zext_ln73_17, i64 %zext_ln53_8'
ST_22 : Operation 346 [1/1] (2.59ns)   --->   "%mul_ln53_13 = mul i64 %zext_ln73_17, i64 %zext_ln53_8" [d3.cpp:53]   --->   Operation 346 'mul' 'mul_ln53_13' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 347 '%mul_ln72_35 = mul i64 %zext_ln73_2, i64 %zext_ln53_8'
ST_22 : Operation 347 [1/1] (2.10ns)   --->   "%mul_ln72_35 = mul i64 %zext_ln73_2, i64 %zext_ln53_8" [d3.cpp:72]   --->   Operation 347 'mul' 'mul_ln72_35' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (0.73ns)   --->   Input mux for Operation 348 '%mul_ln73_26 = mul i63 %zext_ln73_8, i63 %zext_ln53_24'
ST_22 : Operation 348 [1/1] (2.68ns)   --->   "%mul_ln73_26 = mul i63 %zext_ln73_8, i63 %zext_ln53_24" [d3.cpp:73]   --->   Operation 348 'mul' 'mul_ln73_26' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 349 '%mul_ln72_36 = mul i64 %zext_ln73_3, i64 %zext_ln53_8'
ST_22 : Operation 349 [1/1] (2.10ns)   --->   "%mul_ln72_36 = mul i64 %zext_ln73_3, i64 %zext_ln53_8" [d3.cpp:72]   --->   Operation 349 'mul' 'mul_ln72_36' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 350 '%mul_ln72_37 = mul i64 %zext_ln73_4, i64 %zext_ln53_8'
ST_22 : Operation 350 [1/1] (2.10ns)   --->   "%mul_ln72_37 = mul i64 %zext_ln73_4, i64 %zext_ln53_8" [d3.cpp:72]   --->   Operation 350 'mul' 'mul_ln72_37' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 351 '%mul_ln72_38 = mul i64 %zext_ln73_5, i64 %zext_ln53_8'
ST_22 : Operation 351 [1/1] (2.10ns)   --->   "%mul_ln72_38 = mul i64 %zext_ln73_5, i64 %zext_ln53_8" [d3.cpp:72]   --->   Operation 351 'mul' 'mul_ln72_38' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 352 '%mul_ln72_39 = mul i64 %zext_ln73_6, i64 %zext_ln53_8'
ST_22 : Operation 352 [1/1] (2.10ns)   --->   "%mul_ln72_39 = mul i64 %zext_ln73_6, i64 %zext_ln53_8" [d3.cpp:72]   --->   Operation 352 'mul' 'mul_ln72_39' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 353 '%mul_ln72_40 = mul i64 %zext_ln53_1, i64 %zext_ln53_8'
ST_22 : Operation 353 [1/1] (2.10ns)   --->   "%mul_ln72_40 = mul i64 %zext_ln53_1, i64 %zext_ln53_8" [d3.cpp:72]   --->   Operation 353 'mul' 'mul_ln72_40' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 354 '%mul_ln72_41 = mul i64 %zext_ln72, i64 %zext_ln53_8'
ST_22 : Operation 354 [1/1] (2.10ns)   --->   "%mul_ln72_41 = mul i64 %zext_ln72, i64 %zext_ln53_8" [d3.cpp:72]   --->   Operation 354 'mul' 'mul_ln72_41' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln84_6 = zext i32 %arg1_r_1_loc_load" [d3.cpp:84]   --->   Operation 355 'zext' 'zext_ln84_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 356 [1/1] (0.00ns)   --->   "%zext_ln84_14 = zext i32 %arg1_r_1_loc_load" [d3.cpp:84]   --->   Operation 356 'zext' 'zext_ln84_14' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 357 '%mul_ln84_18 = mul i64 %zext_ln73, i64 %zext_ln84_6'
ST_22 : Operation 357 [1/1] (2.10ns)   --->   "%mul_ln84_18 = mul i64 %zext_ln73, i64 %zext_ln84_6" [d3.cpp:84]   --->   Operation 357 'mul' 'mul_ln84_18' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln53_9 = zext i32 %arg1_r_8_loc_load" [d3.cpp:53]   --->   Operation 358 'zext' 'zext_ln53_9' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln53_25 = zext i32 %arg1_r_8_loc_load" [d3.cpp:53]   --->   Operation 359 'zext' 'zext_ln53_25' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 360 '%mul_ln53_14 = mul i64 %zext_ln73, i64 %zext_ln53_9'
ST_22 : Operation 360 [1/1] (2.10ns)   --->   "%mul_ln53_14 = mul i64 %zext_ln73, i64 %zext_ln53_9" [d3.cpp:53]   --->   Operation 360 'mul' 'mul_ln53_14' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (0.82ns)   --->   Input mux for Operation 361 '%mul_ln53_15 = mul i64 %zext_ln73_11, i64 %zext_ln53_9'
ST_22 : Operation 361 [1/1] (2.59ns)   --->   "%mul_ln53_15 = mul i64 %zext_ln73_11, i64 %zext_ln53_9" [d3.cpp:53]   --->   Operation 361 'mul' 'mul_ln53_15' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 362 '%mul_ln72_42 = mul i64 %zext_ln73_1, i64 %zext_ln53_9'
ST_22 : Operation 362 [1/1] (2.10ns)   --->   "%mul_ln72_42 = mul i64 %zext_ln73_1, i64 %zext_ln53_9" [d3.cpp:72]   --->   Operation 362 'mul' 'mul_ln72_42' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 363 '%mul_ln72_43 = mul i64 %zext_ln73_2, i64 %zext_ln53_9'
ST_22 : Operation 363 [1/1] (2.10ns)   --->   "%mul_ln72_43 = mul i64 %zext_ln73_2, i64 %zext_ln53_9" [d3.cpp:72]   --->   Operation 363 'mul' 'mul_ln72_43' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 364 '%mul_ln72_44 = mul i64 %zext_ln73_3, i64 %zext_ln53_9'
ST_22 : Operation 364 [1/1] (2.10ns)   --->   "%mul_ln72_44 = mul i64 %zext_ln73_3, i64 %zext_ln53_9" [d3.cpp:72]   --->   Operation 364 'mul' 'mul_ln72_44' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 365 '%mul_ln72_45 = mul i64 %zext_ln73_4, i64 %zext_ln53_9'
ST_22 : Operation 365 [1/1] (2.10ns)   --->   "%mul_ln72_45 = mul i64 %zext_ln73_4, i64 %zext_ln53_9" [d3.cpp:72]   --->   Operation 365 'mul' 'mul_ln72_45' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 366 '%mul_ln72_46 = mul i64 %zext_ln73_5, i64 %zext_ln53_9'
ST_22 : Operation 366 [1/1] (2.10ns)   --->   "%mul_ln72_46 = mul i64 %zext_ln73_5, i64 %zext_ln53_9" [d3.cpp:72]   --->   Operation 366 'mul' 'mul_ln72_46' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 367 '%mul_ln72_47 = mul i64 %zext_ln73_6, i64 %zext_ln53_9'
ST_22 : Operation 367 [1/1] (2.10ns)   --->   "%mul_ln72_47 = mul i64 %zext_ln73_6, i64 %zext_ln53_9" [d3.cpp:72]   --->   Operation 367 'mul' 'mul_ln72_47' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 368 '%mul_ln72_48 = mul i64 %zext_ln53_1, i64 %zext_ln53_9'
ST_22 : Operation 368 [1/1] (2.10ns)   --->   "%mul_ln72_48 = mul i64 %zext_ln53_1, i64 %zext_ln53_9" [d3.cpp:72]   --->   Operation 368 'mul' 'mul_ln72_48' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 369 [1/1] (0.00ns)   --->   "%zext_ln84_7 = zext i32 %arg1_r_loc_load" [d3.cpp:84]   --->   Operation 369 'zext' 'zext_ln84_7' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 370 [1/1] (0.00ns)   --->   "%zext_ln84_15 = zext i32 %arg1_r_loc_load" [d3.cpp:84]   --->   Operation 370 'zext' 'zext_ln84_15' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 371 '%mul_ln84_19 = mul i64 %zext_ln73, i64 %zext_ln84_7'
ST_22 : Operation 371 [1/1] (2.10ns)   --->   "%mul_ln84_19 = mul i64 %zext_ln73, i64 %zext_ln84_7" [d3.cpp:84]   --->   Operation 371 'mul' 'mul_ln84_19' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 372 '%mul_ln53_16 = mul i64 %zext_ln53_1, i64 %zext_ln84'
ST_22 : Operation 372 [1/1] (2.10ns)   --->   "%mul_ln53_16 = mul i64 %zext_ln53_1, i64 %zext_ln84" [d3.cpp:53]   --->   Operation 372 'mul' 'mul_ln53_16' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 373 '%mul_ln72_49 = mul i64 %zext_ln73_1, i64 %zext_ln84'
ST_22 : Operation 373 [1/1] (2.10ns)   --->   "%mul_ln72_49 = mul i64 %zext_ln73_1, i64 %zext_ln84" [d3.cpp:72]   --->   Operation 373 'mul' 'mul_ln72_49' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 374 '%mul_ln72_50 = mul i64 %zext_ln73_2, i64 %zext_ln84'
ST_22 : Operation 374 [1/1] (2.10ns)   --->   "%mul_ln72_50 = mul i64 %zext_ln73_2, i64 %zext_ln84" [d3.cpp:72]   --->   Operation 374 'mul' 'mul_ln72_50' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 375 '%mul_ln72_51 = mul i64 %zext_ln73_3, i64 %zext_ln84'
ST_22 : Operation 375 [1/1] (2.10ns)   --->   "%mul_ln72_51 = mul i64 %zext_ln73_3, i64 %zext_ln84" [d3.cpp:72]   --->   Operation 375 'mul' 'mul_ln72_51' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 376 '%mul_ln72_52 = mul i64 %zext_ln73_4, i64 %zext_ln84'
ST_22 : Operation 376 [1/1] (2.10ns)   --->   "%mul_ln72_52 = mul i64 %zext_ln73_4, i64 %zext_ln84" [d3.cpp:72]   --->   Operation 376 'mul' 'mul_ln72_52' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 377 '%mul_ln72_53 = mul i64 %zext_ln73_5, i64 %zext_ln84'
ST_22 : Operation 377 [1/1] (2.10ns)   --->   "%mul_ln72_53 = mul i64 %zext_ln73_5, i64 %zext_ln84" [d3.cpp:72]   --->   Operation 377 'mul' 'mul_ln72_53' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 378 '%mul_ln72_54 = mul i64 %zext_ln73_6, i64 %zext_ln84'
ST_22 : Operation 378 [1/1] (2.10ns)   --->   "%mul_ln72_54 = mul i64 %zext_ln73_6, i64 %zext_ln84" [d3.cpp:72]   --->   Operation 378 'mul' 'mul_ln72_54' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 379 [1/1] (1.08ns)   --->   "%tmp2 = add i63 %trunc_ln84, i63 %trunc_ln84_2" [d3.cpp:84]   --->   Operation 379 'add' 'tmp2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 380 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i63 %tmp2, i63 %trunc_ln84_1" [d3.cpp:84]   --->   Operation 380 'add' 'tmp1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 381 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i63 %mul_ln73_25, i63 %mul_ln73_26" [d3.cpp:73]   --->   Operation 381 'add' 'tmp4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 382 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%tmp3 = add i63 %tmp4, i63 %trunc_ln84_3" [d3.cpp:73]   --->   Operation 382 'add' 'tmp3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 383 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%tmp319 = add i63 %tmp3, i63 %tmp1" [d3.cpp:73]   --->   Operation 383 'add' 'tmp319' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 384 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln72 = add i64 %mul_ln84_17, i64 %mul_ln84_12" [d3.cpp:72]   --->   Operation 384 'add' 'add_ln72' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 385 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln72_1 = add i64 %add_ln72, i64 %mul_ln84_15" [d3.cpp:72]   --->   Operation 385 'add' 'add_ln72_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 386 [1/1] (1.08ns)   --->   "%add_ln72_2 = add i64 %mul_ln84_9, i64 %mul_ln72_54" [d3.cpp:72]   --->   Operation 386 'add' 'add_ln72_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 387 [1/1] (1.08ns)   --->   "%add_ln72_4 = add i64 %mul_ln78_6, i64 %mul_ln84_5" [d3.cpp:72]   --->   Operation 387 'add' 'add_ln72_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 388 [1/1] (0.00ns)   --->   "%trunc_ln72_5 = trunc i64 %add_ln72_2" [d3.cpp:72]   --->   Operation 388 'trunc' 'trunc_ln72_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 389 [1/1] (0.00ns)   --->   "%trunc_ln72_6 = trunc i64 %add_ln72_4" [d3.cpp:72]   --->   Operation 389 'trunc' 'trunc_ln72_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 390 [1/1] (0.00ns)   --->   "%trunc_ln72_7 = trunc i64 %add_ln72_1" [d3.cpp:72]   --->   Operation 390 'trunc' 'trunc_ln72_7' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 391 [1/1] (1.08ns)   --->   "%add_ln72_8 = add i64 %mul_ln72_13, i64 %mul_ln72_20" [d3.cpp:72]   --->   Operation 391 'add' 'add_ln72_8' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 392 [1/1] (1.08ns)   --->   "%add_ln72_9 = add i64 %mul_ln72_6, i64 %mul_ln72_34" [d3.cpp:72]   --->   Operation 392 'add' 'add_ln72_9' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 393 [1/1] (0.00ns)   --->   "%trunc_ln72_8 = trunc i64 %add_ln72_8" [d3.cpp:72]   --->   Operation 393 'trunc' 'trunc_ln72_8' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 394 [1/1] (0.00ns)   --->   "%trunc_ln72_9 = trunc i64 %add_ln72_9" [d3.cpp:72]   --->   Operation 394 'trunc' 'trunc_ln72_9' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 395 [1/1] (1.08ns)   --->   "%add_ln72_11 = add i64 %mul_ln72_27, i64 %mul_ln72_48" [d3.cpp:72]   --->   Operation 395 'add' 'add_ln72_11' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 396 [1/1] (1.08ns)   --->   "%add_ln72_12 = add i64 %mul_ln72_41, i64 %mul_ln84_18" [d3.cpp:72]   --->   Operation 396 'add' 'add_ln72_12' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 397 [1/1] (0.00ns)   --->   "%trunc_ln72_10 = trunc i64 %add_ln72_11" [d3.cpp:72]   --->   Operation 397 'trunc' 'trunc_ln72_10' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 398 [1/1] (0.00ns)   --->   "%trunc_ln72_11 = trunc i64 %add_ln72_12" [d3.cpp:72]   --->   Operation 398 'trunc' 'trunc_ln72_11' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 399 [1/1] (1.08ns)   --->   "%add_ln72_13 = add i64 %add_ln72_12, i64 %add_ln72_11" [d3.cpp:72]   --->   Operation 399 'add' 'add_ln72_13' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 400 [1/1] (0.97ns)   --->   "%add_ln72_15 = add i28 %trunc_ln72_11, i28 %trunc_ln72_10" [d3.cpp:72]   --->   Operation 400 'add' 'add_ln72_15' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 401 [1/1] (0.00ns)   --->   "%trunc_ln72_12 = trunc i63 %tmp319" [d3.cpp:72]   --->   Operation 401 'trunc' 'trunc_ln72_12' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 402 '%mul_ln53_17 = mul i64 %zext_ln73_6, i64 %zext_ln84_1'
ST_22 : Operation 402 [1/1] (2.10ns)   --->   "%mul_ln53_17 = mul i64 %zext_ln73_6, i64 %zext_ln84_1" [d3.cpp:53]   --->   Operation 402 'mul' 'mul_ln53_17' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 403 '%mul_ln53_18 = mul i64 %zext_ln73_5, i64 %zext_ln84_2'
ST_22 : Operation 403 [1/1] (2.10ns)   --->   "%mul_ln53_18 = mul i64 %zext_ln73_5, i64 %zext_ln84_2" [d3.cpp:53]   --->   Operation 403 'mul' 'mul_ln53_18' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 404 '%mul_ln53_19 = mul i64 %zext_ln73_4, i64 %zext_ln84_3'
ST_22 : Operation 404 [1/1] (2.10ns)   --->   "%mul_ln53_19 = mul i64 %zext_ln73_4, i64 %zext_ln84_3" [d3.cpp:53]   --->   Operation 404 'mul' 'mul_ln53_19' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 405 '%mul_ln53_20 = mul i64 %zext_ln73_3, i64 %zext_ln84_4'
ST_22 : Operation 405 [1/1] (2.10ns)   --->   "%mul_ln53_20 = mul i64 %zext_ln73_3, i64 %zext_ln84_4" [d3.cpp:53]   --->   Operation 405 'mul' 'mul_ln53_20' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 406 '%mul_ln53_21 = mul i64 %zext_ln73_2, i64 %zext_ln84_5'
ST_22 : Operation 406 [1/1] (2.10ns)   --->   "%mul_ln53_21 = mul i64 %zext_ln73_2, i64 %zext_ln84_5" [d3.cpp:53]   --->   Operation 406 'mul' 'mul_ln53_21' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 407 '%mul_ln53_22 = mul i64 %zext_ln73_1, i64 %zext_ln84_6'
ST_22 : Operation 407 [1/1] (2.10ns)   --->   "%mul_ln53_22 = mul i64 %zext_ln73_1, i64 %zext_ln84_6" [d3.cpp:53]   --->   Operation 407 'mul' 'mul_ln53_22' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 408 '%mul_ln91 = mul i64 %zext_ln72_1, i64 %zext_ln53_9'
ST_22 : Operation 408 [1/1] (2.10ns)   --->   "%mul_ln91 = mul i64 %zext_ln72_1, i64 %zext_ln53_9" [d3.cpp:91]   --->   Operation 408 'mul' 'mul_ln91' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 409 '%mul_ln91_1 = mul i64 %zext_ln72, i64 %zext_ln84'
ST_22 : Operation 409 [1/1] (2.10ns)   --->   "%mul_ln91_1 = mul i64 %zext_ln72, i64 %zext_ln84" [d3.cpp:91]   --->   Operation 409 'mul' 'mul_ln91_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 410 '%mul_ln91_3 = mul i64 %zext_ln73_1, i64 %zext_ln84_7'
ST_22 : Operation 410 [1/1] (2.10ns)   --->   "%mul_ln91_3 = mul i64 %zext_ln73_1, i64 %zext_ln84_7" [d3.cpp:91]   --->   Operation 410 'mul' 'mul_ln91_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 411 '%mul_ln92 = mul i64 %zext_ln72_2, i64 %zext_ln53_9'
ST_22 : Operation 411 [1/1] (2.10ns)   --->   "%mul_ln92 = mul i64 %zext_ln72_2, i64 %zext_ln53_9" [d3.cpp:92]   --->   Operation 411 'mul' 'mul_ln92' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 412 '%mul_ln92_1 = mul i64 %zext_ln72_1, i64 %zext_ln84'
ST_22 : Operation 412 [1/1] (2.10ns)   --->   "%mul_ln92_1 = mul i64 %zext_ln72_1, i64 %zext_ln84" [d3.cpp:92]   --->   Operation 412 'mul' 'mul_ln92_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 413 '%mul_ln92_2 = mul i64 %zext_ln53_1, i64 %zext_ln84_2'
ST_22 : Operation 413 [1/1] (2.10ns)   --->   "%mul_ln92_2 = mul i64 %zext_ln53_1, i64 %zext_ln84_2" [d3.cpp:92]   --->   Operation 413 'mul' 'mul_ln92_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 414 '%mul_ln92_3 = mul i64 %zext_ln73_6, i64 %zext_ln84_3'
ST_22 : Operation 414 [1/1] (2.10ns)   --->   "%mul_ln92_3 = mul i64 %zext_ln73_6, i64 %zext_ln84_3" [d3.cpp:92]   --->   Operation 414 'mul' 'mul_ln92_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 415 '%mul_ln92_4 = mul i64 %zext_ln72, i64 %zext_ln84_1'
ST_22 : Operation 415 [1/1] (2.10ns)   --->   "%mul_ln92_4 = mul i64 %zext_ln72, i64 %zext_ln84_1" [d3.cpp:92]   --->   Operation 415 'mul' 'mul_ln92_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 416 '%mul_ln92_5 = mul i64 %zext_ln73_5, i64 %zext_ln84_4'
ST_22 : Operation 416 [1/1] (2.10ns)   --->   "%mul_ln92_5 = mul i64 %zext_ln73_5, i64 %zext_ln84_4" [d3.cpp:92]   --->   Operation 416 'mul' 'mul_ln92_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 417 '%mul_ln92_6 = mul i64 %zext_ln73_4, i64 %zext_ln84_5'
ST_22 : Operation 417 [1/1] (2.10ns)   --->   "%mul_ln92_6 = mul i64 %zext_ln73_4, i64 %zext_ln84_5" [d3.cpp:92]   --->   Operation 417 'mul' 'mul_ln92_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 418 '%mul_ln92_7 = mul i64 %zext_ln73_3, i64 %zext_ln84_6'
ST_22 : Operation 418 [1/1] (2.10ns)   --->   "%mul_ln92_7 = mul i64 %zext_ln73_3, i64 %zext_ln84_6" [d3.cpp:92]   --->   Operation 418 'mul' 'mul_ln92_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 419 [1/1] (0.00ns)   --->   "%factor = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %arg1_r_14_loc_load, i1 0"   --->   Operation 419 'bitconcatenate' 'factor' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 420 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i33 %factor" [d3.cpp:93]   --->   Operation 420 'zext' 'zext_ln93' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 421 '%mul_ln93 = mul i64 %zext_ln72_3, i64 %zext_ln53_9'
ST_22 : Operation 421 [1/1] (2.10ns)   --->   "%mul_ln93 = mul i64 %zext_ln72_3, i64 %zext_ln53_9" [d3.cpp:93]   --->   Operation 421 'mul' 'mul_ln93' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 422 '%mul_ln93_1 = mul i64 %zext_ln72_2, i64 %zext_ln84'
ST_22 : Operation 422 [1/1] (2.10ns)   --->   "%mul_ln93_1 = mul i64 %zext_ln72_2, i64 %zext_ln84" [d3.cpp:93]   --->   Operation 422 'mul' 'mul_ln93_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 423 '%mul_ln93_2 = mul i64 %zext_ln72_1, i64 %zext_ln84_1'
ST_22 : Operation 423 [1/1] (2.10ns)   --->   "%mul_ln93_2 = mul i64 %zext_ln72_1, i64 %zext_ln84_1" [d3.cpp:93]   --->   Operation 423 'mul' 'mul_ln93_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 424 '%mul_ln93_3 = mul i64 %zext_ln53_1, i64 %zext_ln84_3'
ST_22 : Operation 424 [1/1] (2.10ns)   --->   "%mul_ln93_3 = mul i64 %zext_ln53_1, i64 %zext_ln84_3" [d3.cpp:93]   --->   Operation 424 'mul' 'mul_ln93_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 425 '%mul_ln93_4 = mul i64 %zext_ln73_6, i64 %zext_ln84_4'
ST_22 : Operation 425 [1/1] (2.10ns)   --->   "%mul_ln93_4 = mul i64 %zext_ln73_6, i64 %zext_ln84_4" [d3.cpp:93]   --->   Operation 425 'mul' 'mul_ln93_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 426 '%mul_ln93_5 = mul i64 %zext_ln73_5, i64 %zext_ln84_5'
ST_22 : Operation 426 [1/1] (2.10ns)   --->   "%mul_ln93_5 = mul i64 %zext_ln73_5, i64 %zext_ln84_5" [d3.cpp:93]   --->   Operation 426 'mul' 'mul_ln93_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 427 [1/1] (1.08ns)   --->   "%tmp367 = add i63 %mul_ln73_12, i63 %trunc_ln72" [d3.cpp:73]   --->   Operation 427 'add' 'tmp367' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 428 [1/1] (0.00ns)   --->   "%tmp5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp367, i1 0" [d3.cpp:73]   --->   Operation 428 'bitconcatenate' 'tmp5' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.82ns)   --->   Input mux for Operation 429 '%tmp69 = mul i64 %zext_ln73_11, i64 %zext_ln84_2'
ST_22 : Operation 429 [1/1] (2.59ns)   --->   "%tmp69 = mul i64 %zext_ln73_11, i64 %zext_ln84_2" [d3.cpp:73]   --->   Operation 429 'mul' 'tmp69' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 430 [1/1] (1.08ns)   --->   "%add_ln93 = add i64 %mul_ln78_2, i64 %tmp5" [d3.cpp:93]   --->   Operation 430 'add' 'add_ln93' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 431 [1/1] (0.00ns)   --->   "%trunc_ln93 = trunc i64 %add_ln93" [d3.cpp:93]   --->   Operation 431 'trunc' 'trunc_ln93' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 432 [1/1] (1.08ns)   --->   "%add_ln93_3 = add i64 %mul_ln72_44, i64 %mul_ln93_5" [d3.cpp:93]   --->   Operation 432 'add' 'add_ln93_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 433 [1/1] (1.01ns)   --->   "%add_ln93_4 = add i33 %zext_ln84_14, i33 %zext_ln53_23" [d3.cpp:93]   --->   Operation 433 'add' 'add_ln93_4' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 434 [1/1] (0.00ns)   --->   "%zext_ln93_1 = zext i33 %add_ln93_4" [d3.cpp:93]   --->   Operation 434 'zext' 'zext_ln93_1' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.76ns)   --->   Input mux for Operation 435 '%mul_ln93_6 = mul i64 %zext_ln73_4, i64 %zext_ln93_1'
ST_22 : Operation 435 [1/1] (2.64ns)   --->   "%mul_ln93_6 = mul i64 %zext_ln73_4, i64 %zext_ln93_1" [d3.cpp:93]   --->   Operation 435 'mul' 'mul_ln93_6' <Predicate = true> <Delay = 2.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 436 [1/1] (1.08ns)   --->   "%add_ln93_5 = add i64 %mul_ln93_6, i64 %mul_ln72_30" [d3.cpp:93]   --->   Operation 436 'add' 'add_ln93_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 437 [1/1] (0.00ns)   --->   "%trunc_ln93_2 = trunc i64 %add_ln93_3" [d3.cpp:93]   --->   Operation 437 'trunc' 'trunc_ln93_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 438 [1/1] (0.00ns)   --->   "%trunc_ln93_3 = trunc i64 %add_ln93_5" [d3.cpp:93]   --->   Operation 438 'trunc' 'trunc_ln93_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 439 [1/1] (1.08ns)   --->   "%add_ln93_6 = add i64 %add_ln93_5, i64 %add_ln93_3" [d3.cpp:93]   --->   Operation 439 'add' 'add_ln93_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 440 [1/1] (0.97ns)   --->   "%add_ln93_8 = add i28 %trunc_ln93_3, i28 %trunc_ln93_2" [d3.cpp:93]   --->   Operation 440 'add' 'add_ln93_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 441 [1/1] (1.08ns)   --->   "%add_ln93_10 = add i64 %mul_ln93, i64 %mul_ln93_1" [d3.cpp:93]   --->   Operation 441 'add' 'add_ln93_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 442 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln93_11 = add i64 %mul_ln72_2, i64 %mul_ln72_16" [d3.cpp:93]   --->   Operation 442 'add' 'add_ln93_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 443 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln93_12 = add i64 %add_ln93_11, i64 %mul_ln93_2" [d3.cpp:93]   --->   Operation 443 'add' 'add_ln93_12' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 444 [1/1] (0.00ns)   --->   "%trunc_ln93_4 = trunc i64 %add_ln93_10" [d3.cpp:93]   --->   Operation 444 'trunc' 'trunc_ln93_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 445 [1/1] (0.00ns)   --->   "%trunc_ln93_5 = trunc i64 %add_ln93_12" [d3.cpp:93]   --->   Operation 445 'trunc' 'trunc_ln93_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 446 [1/1] (1.08ns)   --->   "%add_ln93_14 = add i64 %mul_ln72_9, i64 %mul_ln93_3" [d3.cpp:93]   --->   Operation 446 'add' 'add_ln93_14' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 447 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln93_15 = add i64 %mul_ln72_23, i64 %tmp69" [d3.cpp:93]   --->   Operation 447 'add' 'add_ln93_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 448 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln93_16 = add i64 %add_ln93_15, i64 %mul_ln93_4" [d3.cpp:93]   --->   Operation 448 'add' 'add_ln93_16' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 449 [1/1] (0.00ns)   --->   "%trunc_ln93_6 = trunc i64 %add_ln93_14" [d3.cpp:93]   --->   Operation 449 'trunc' 'trunc_ln93_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 450 [1/1] (0.00ns)   --->   "%trunc_ln93_7 = trunc i64 %add_ln93_16" [d3.cpp:93]   --->   Operation 450 'trunc' 'trunc_ln93_7' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 451 [1/1] (1.08ns)   --->   "%add_ln93_17 = add i64 %add_ln93_16, i64 %add_ln93_14" [d3.cpp:93]   --->   Operation 451 'add' 'add_ln93_17' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 452 [1/1] (0.97ns)   --->   "%add_ln93_19 = add i28 %trunc_ln93_7, i28 %trunc_ln93_6" [d3.cpp:93]   --->   Operation 452 'add' 'add_ln93_19' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 453 '%mul_ln94 = mul i64 %zext_ln53_1, i64 %zext_ln84_4'
ST_22 : Operation 453 [1/1] (2.10ns)   --->   "%mul_ln94 = mul i64 %zext_ln53_1, i64 %zext_ln84_4" [d3.cpp:94]   --->   Operation 453 'mul' 'mul_ln94' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 454 '%mul_ln94_1 = mul i64 %zext_ln72_4, i64 %zext_ln53_9'
ST_22 : Operation 454 [1/1] (2.10ns)   --->   "%mul_ln94_1 = mul i64 %zext_ln72_4, i64 %zext_ln53_9" [d3.cpp:94]   --->   Operation 454 'mul' 'mul_ln94_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 455 '%mul_ln94_2 = mul i64 %zext_ln72_3, i64 %zext_ln84'
ST_22 : Operation 455 [1/1] (2.10ns)   --->   "%mul_ln94_2 = mul i64 %zext_ln72_3, i64 %zext_ln84" [d3.cpp:94]   --->   Operation 455 'mul' 'mul_ln94_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 456 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp86 = add i63 %trunc_ln72_1, i63 %mul_ln73_17" [d3.cpp:72]   --->   Operation 456 'add' 'tmp86' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 457 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%tmp425 = add i63 %tmp86, i63 %mul_ln73_13" [d3.cpp:72]   --->   Operation 457 'add' 'tmp425' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 458 [1/1] (0.00ns)   --->   "%tmp6 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp425, i1 0" [d3.cpp:72]   --->   Operation 458 'bitconcatenate' 'tmp6' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.82ns)   --->   Input mux for Operation 459 '%tmp71 = mul i64 %zext_ln73_11, i64 %zext_ln84_3'
ST_22 : Operation 459 [1/1] (2.59ns)   --->   "%tmp71 = mul i64 %zext_ln73_11, i64 %zext_ln84_3" [d3.cpp:73]   --->   Operation 459 'mul' 'tmp71' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 460 [1/1] (1.08ns)   --->   "%add_ln94 = add i64 %mul_ln84_6, i64 %tmp6" [d3.cpp:94]   --->   Operation 460 'add' 'add_ln94' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 461 [1/1] (1.08ns)   --->   "%add_ln94_1 = add i64 %mul_ln78_3, i64 %mul_ln84_2" [d3.cpp:94]   --->   Operation 461 'add' 'add_ln94_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 462 [1/1] (0.00ns)   --->   "%trunc_ln94 = trunc i64 %add_ln94" [d3.cpp:94]   --->   Operation 462 'trunc' 'trunc_ln94' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 463 [1/1] (0.00ns)   --->   "%trunc_ln94_1 = trunc i64 %add_ln94_1" [d3.cpp:94]   --->   Operation 463 'trunc' 'trunc_ln94_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 464 [1/1] (1.08ns)   --->   "%add_ln94_3 = add i64 %mul_ln72_51, i64 %mul_ln72_31" [d3.cpp:94]   --->   Operation 464 'add' 'add_ln94_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 465 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln94_4 = add i64 %mul_ln72_45, i64 %mul_ln72_38" [d3.cpp:94]   --->   Operation 465 'add' 'add_ln94_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 466 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln94_5 = add i64 %add_ln94_4, i64 %mul_ln94" [d3.cpp:94]   --->   Operation 466 'add' 'add_ln94_5' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 467 [1/1] (0.00ns)   --->   "%trunc_ln94_2 = trunc i64 %add_ln94_3" [d3.cpp:94]   --->   Operation 467 'trunc' 'trunc_ln94_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 468 [1/1] (0.00ns)   --->   "%trunc_ln94_3 = trunc i64 %add_ln94_5" [d3.cpp:94]   --->   Operation 468 'trunc' 'trunc_ln94_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 469 [1/1] (1.08ns)   --->   "%add_ln94_6 = add i64 %add_ln94_5, i64 %add_ln94_3" [d3.cpp:94]   --->   Operation 469 'add' 'add_ln94_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 470 [1/1] (0.97ns)   --->   "%add_ln94_8 = add i28 %trunc_ln94_3, i28 %trunc_ln94_2" [d3.cpp:94]   --->   Operation 470 'add' 'add_ln94_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 471 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln94_10 = add i64 %mul_ln94_1, i64 %mul_ln94_2" [d3.cpp:94]   --->   Operation 471 'add' 'add_ln94_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 472 [1/1] (1.01ns)   --->   "%add_ln94_11 = add i33 %zext_ln84_9, i33 %zext_ln53_13" [d3.cpp:94]   --->   Operation 472 'add' 'add_ln94_11' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 473 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i33 %add_ln94_11" [d3.cpp:94]   --->   Operation 473 'zext' 'zext_ln94' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.76ns)   --->   Input mux for Operation 474 '%mul_ln94_3 = mul i64 %zext_ln72_2, i64 %zext_ln94'
ST_22 : Operation 474 [1/1] (2.64ns)   --->   "%mul_ln94_3 = mul i64 %zext_ln72_2, i64 %zext_ln94" [d3.cpp:94]   --->   Operation 474 'mul' 'mul_ln94_3' <Predicate = true> <Delay = 2.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 475 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln94_12 = add i64 %mul_ln94_3, i64 %add_ln94_10" [d3.cpp:94]   --->   Operation 475 'add' 'add_ln94_12' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 476 [1/1] (1.01ns)   --->   "%add_ln94_13 = add i33 %zext_ln84_10, i33 %zext_ln53_15" [d3.cpp:94]   --->   Operation 476 'add' 'add_ln94_13' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 477 [1/1] (0.00ns)   --->   "%zext_ln94_1 = zext i33 %add_ln94_13" [d3.cpp:94]   --->   Operation 477 'zext' 'zext_ln94_1' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.76ns)   --->   Input mux for Operation 478 '%mul_ln94_4 = mul i64 %zext_ln72_1, i64 %zext_ln94_1'
ST_22 : Operation 478 [1/1] (2.64ns)   --->   "%mul_ln94_4 = mul i64 %zext_ln72_1, i64 %zext_ln94_1" [d3.cpp:94]   --->   Operation 478 'mul' 'mul_ln94_4' <Predicate = true> <Delay = 2.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 479 [1/1] (1.08ns)   --->   "%add_ln94_14 = add i64 %mul_ln72_17, i64 %tmp71" [d3.cpp:94]   --->   Operation 479 'add' 'add_ln94_14' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 480 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln94_15 = add i64 %add_ln94_14, i64 %mul_ln72_24" [d3.cpp:94]   --->   Operation 480 'add' 'add_ln94_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 481 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln94_16 = add i64 %add_ln94_15, i64 %mul_ln94_4" [d3.cpp:94]   --->   Operation 481 'add' 'add_ln94_16' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 482 [1/1] (0.00ns)   --->   "%trunc_ln94_4 = trunc i64 %add_ln94_12" [d3.cpp:94]   --->   Operation 482 'trunc' 'trunc_ln94_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 483 [1/1] (0.00ns)   --->   "%trunc_ln94_5 = trunc i64 %add_ln94_16" [d3.cpp:94]   --->   Operation 483 'trunc' 'trunc_ln94_5' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 484 '%mul_ln95 = mul i64 %zext_ln72_5, i64 %zext_ln53_9'
ST_22 : Operation 484 [1/1] (2.10ns)   --->   "%mul_ln95 = mul i64 %zext_ln72_5, i64 %zext_ln53_9" [d3.cpp:95]   --->   Operation 484 'mul' 'mul_ln95' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 485 '%mul_ln95_1 = mul i64 %zext_ln72_4, i64 %zext_ln84'
ST_22 : Operation 485 [1/1] (2.10ns)   --->   "%mul_ln95_1 = mul i64 %zext_ln72_4, i64 %zext_ln84" [d3.cpp:95]   --->   Operation 485 'mul' 'mul_ln95_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 486 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp118 = add i63 %mul_ln73_14, i63 %mul_ln73_9" [d3.cpp:73]   --->   Operation 486 'add' 'tmp118' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 487 [1/1] (1.08ns)   --->   "%tmp119 = add i63 %mul_ln73_18, i63 %mul_ln73_21" [d3.cpp:73]   --->   Operation 487 'add' 'tmp119' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 488 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%tmp503 = add i63 %tmp119, i63 %tmp118" [d3.cpp:73]   --->   Operation 488 'add' 'tmp503' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 489 [1/1] (1.08ns)   --->   "%add_ln95 = add i64 %mul_ln84_7, i64 %mul_ln84_10" [d3.cpp:95]   --->   Operation 489 'add' 'add_ln95' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 490 [1/1] (1.08ns)   --->   "%add_ln95_1 = add i64 %mul_ln78_4, i64 %mul_ln84_3" [d3.cpp:95]   --->   Operation 490 'add' 'add_ln95_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 491 [1/1] (0.00ns)   --->   "%trunc_ln95 = trunc i64 %add_ln95" [d3.cpp:95]   --->   Operation 491 'trunc' 'trunc_ln95' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 492 [1/1] (0.00ns)   --->   "%trunc_ln95_1 = trunc i64 %add_ln95_1" [d3.cpp:95]   --->   Operation 492 'trunc' 'trunc_ln95_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 493 [1/1] (1.08ns)   --->   "%add_ln95_4 = add i64 %mul_ln72_39, i64 %mul_ln72_32" [d3.cpp:95]   --->   Operation 493 'add' 'add_ln95_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 494 [1/1] (1.08ns)   --->   "%add_ln95_5 = add i64 %mul_ln72_52, i64 %mul_ln72_46" [d3.cpp:95]   --->   Operation 494 'add' 'add_ln95_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 495 [1/1] (0.00ns)   --->   "%trunc_ln95_2 = trunc i64 %add_ln95_4" [d3.cpp:95]   --->   Operation 495 'trunc' 'trunc_ln95_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 496 [1/1] (0.00ns)   --->   "%trunc_ln95_3 = trunc i64 %add_ln95_5" [d3.cpp:95]   --->   Operation 496 'trunc' 'trunc_ln95_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 497 [1/1] (1.08ns)   --->   "%add_ln95_6 = add i64 %add_ln95_5, i64 %add_ln95_4" [d3.cpp:95]   --->   Operation 497 'add' 'add_ln95_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 498 [1/1] (0.97ns)   --->   "%add_ln95_8 = add i28 %trunc_ln95_3, i28 %trunc_ln95_2" [d3.cpp:95]   --->   Operation 498 'add' 'add_ln95_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 499 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln95_10 = add i64 %mul_ln95, i64 %mul_ln95_1" [d3.cpp:95]   --->   Operation 499 'add' 'add_ln95_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : [1/1] (0.76ns)   --->   Input mux for Operation 500 '%mul_ln95_2 = mul i64 %zext_ln72_3, i64 %zext_ln94'
ST_22 : Operation 500 [1/1] (2.64ns)   --->   "%mul_ln95_2 = mul i64 %zext_ln72_3, i64 %zext_ln94" [d3.cpp:95]   --->   Operation 500 'mul' 'mul_ln95_2' <Predicate = true> <Delay = 2.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 501 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln95_11 = add i64 %mul_ln95_2, i64 %add_ln95_10" [d3.cpp:95]   --->   Operation 501 'add' 'add_ln95_11' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : [1/1] (0.76ns)   --->   Input mux for Operation 502 '%mul_ln95_3 = mul i64 %zext_ln72_2, i64 %zext_ln94_1'
ST_22 : Operation 502 [1/1] (2.64ns)   --->   "%mul_ln95_3 = mul i64 %zext_ln72_2, i64 %zext_ln94_1" [d3.cpp:95]   --->   Operation 502 'mul' 'mul_ln95_3' <Predicate = true> <Delay = 2.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 503 [1/1] (1.08ns)   --->   "%add_ln95_12 = add i64 %mul_ln72_18, i64 %mul_ln84_13" [d3.cpp:95]   --->   Operation 503 'add' 'add_ln95_12' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 504 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln95_13 = add i64 %add_ln95_12, i64 %mul_ln72_25" [d3.cpp:95]   --->   Operation 504 'add' 'add_ln95_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 505 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln95_14 = add i64 %add_ln95_13, i64 %mul_ln95_3" [d3.cpp:95]   --->   Operation 505 'add' 'add_ln95_14' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 506 [1/1] (0.00ns)   --->   "%trunc_ln95_4 = trunc i64 %add_ln95_11" [d3.cpp:95]   --->   Operation 506 'trunc' 'trunc_ln95_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 507 [1/1] (0.00ns)   --->   "%trunc_ln95_5 = trunc i64 %add_ln95_14" [d3.cpp:95]   --->   Operation 507 'trunc' 'trunc_ln95_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 508 [1/1] (0.00ns)   --->   "%trunc_ln95_6 = trunc i63 %tmp503" [d3.cpp:95]   --->   Operation 508 'trunc' 'trunc_ln95_6' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 509 '%mul_ln96 = mul i64 %zext_ln72_6, i64 %zext_ln53_9'
ST_22 : Operation 509 [1/1] (2.10ns)   --->   "%mul_ln96 = mul i64 %zext_ln72_6, i64 %zext_ln53_9" [d3.cpp:96]   --->   Operation 509 'mul' 'mul_ln96' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 510 '%mul_ln96_1 = mul i64 %zext_ln72_5, i64 %zext_ln84'
ST_22 : Operation 510 [1/1] (2.10ns)   --->   "%mul_ln96_1 = mul i64 %zext_ln72_5, i64 %zext_ln84" [d3.cpp:96]   --->   Operation 510 'mul' 'mul_ln96_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 511 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp149 = add i63 %trunc_ln72_3, i63 %trunc_ln72_2" [d3.cpp:72]   --->   Operation 511 'add' 'tmp149' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 512 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp151 = add i63 %mul_ln73_22, i63 %mul_ln73_24" [d3.cpp:73]   --->   Operation 512 'add' 'tmp151' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 513 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%tmp150 = add i63 %tmp151, i63 %trunc_ln72_4" [d3.cpp:73]   --->   Operation 513 'add' 'tmp150' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 514 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%tmp601 = add i63 %tmp150, i63 %tmp149" [d3.cpp:73]   --->   Operation 514 'add' 'tmp601' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 515 [1/1] (1.08ns)   --->   "%add_ln96_1 = add i64 %mul_ln84_11, i64 %mul_ln84_14" [d3.cpp:96]   --->   Operation 515 'add' 'add_ln96_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 516 [1/1] (1.08ns)   --->   "%add_ln96_2 = add i64 %mul_ln84_8, i64 %mul_ln78_5" [d3.cpp:96]   --->   Operation 516 'add' 'add_ln96_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 517 [1/1] (0.00ns)   --->   "%trunc_ln96 = trunc i64 %add_ln96_1" [d3.cpp:96]   --->   Operation 517 'trunc' 'trunc_ln96' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 518 [1/1] (0.00ns)   --->   "%trunc_ln96_1 = trunc i64 %add_ln96_2" [d3.cpp:96]   --->   Operation 518 'trunc' 'trunc_ln96_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 519 [1/1] (1.08ns)   --->   "%add_ln96_4 = add i64 %mul_ln72_47, i64 %mul_ln72_40" [d3.cpp:96]   --->   Operation 519 'add' 'add_ln96_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 520 [1/1] (1.08ns)   --->   "%add_ln96_5 = add i64 %mul_ln84_4, i64 %mul_ln72_53" [d3.cpp:96]   --->   Operation 520 'add' 'add_ln96_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 521 [1/1] (0.00ns)   --->   "%trunc_ln96_2 = trunc i64 %add_ln96_4" [d3.cpp:96]   --->   Operation 521 'trunc' 'trunc_ln96_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 522 [1/1] (0.00ns)   --->   "%trunc_ln96_3 = trunc i64 %add_ln96_5" [d3.cpp:96]   --->   Operation 522 'trunc' 'trunc_ln96_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 523 [1/1] (1.08ns)   --->   "%add_ln96_6 = add i64 %add_ln96_5, i64 %add_ln96_4" [d3.cpp:96]   --->   Operation 523 'add' 'add_ln96_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 524 [1/1] (0.97ns)   --->   "%add_ln96_8 = add i28 %trunc_ln96_3, i28 %trunc_ln96_2" [d3.cpp:96]   --->   Operation 524 'add' 'add_ln96_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 525 [1/1] (1.08ns)   --->   "%add_ln96_10 = add i64 %mul_ln96_1, i64 %mul_ln72_5" [d3.cpp:96]   --->   Operation 525 'add' 'add_ln96_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 526 [1/1] (1.08ns)   --->   "%add_ln96_11 = add i64 %mul_ln96, i64 %mul_ln72_19" [d3.cpp:96]   --->   Operation 526 'add' 'add_ln96_11' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 527 [1/1] (0.00ns)   --->   "%trunc_ln96_4 = trunc i64 %add_ln96_10" [d3.cpp:96]   --->   Operation 527 'trunc' 'trunc_ln96_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 528 [1/1] (0.00ns)   --->   "%trunc_ln96_5 = trunc i64 %add_ln96_11" [d3.cpp:96]   --->   Operation 528 'trunc' 'trunc_ln96_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 529 [1/1] (1.08ns)   --->   "%add_ln96_13 = add i64 %mul_ln72_12, i64 %mul_ln72_33" [d3.cpp:96]   --->   Operation 529 'add' 'add_ln96_13' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 530 [1/1] (1.08ns)   --->   "%add_ln96_14 = add i64 %mul_ln72_26, i64 %mul_ln84_16" [d3.cpp:96]   --->   Operation 530 'add' 'add_ln96_14' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 531 [1/1] (0.00ns)   --->   "%trunc_ln96_6 = trunc i64 %add_ln96_13" [d3.cpp:96]   --->   Operation 531 'trunc' 'trunc_ln96_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 532 [1/1] (0.00ns)   --->   "%trunc_ln96_7 = trunc i64 %add_ln96_14" [d3.cpp:96]   --->   Operation 532 'trunc' 'trunc_ln96_7' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 533 [1/1] (1.08ns)   --->   "%add_ln96_15 = add i64 %add_ln96_14, i64 %add_ln96_13" [d3.cpp:96]   --->   Operation 533 'add' 'add_ln96_15' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 534 [1/1] (0.97ns)   --->   "%add_ln96_17 = add i28 %trunc_ln96_7, i28 %trunc_ln96_6" [d3.cpp:96]   --->   Operation 534 'add' 'add_ln96_17' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 535 [1/1] (0.00ns)   --->   "%trunc_ln96_8 = trunc i63 %tmp601" [d3.cpp:96]   --->   Operation 535 'trunc' 'trunc_ln96_8' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 536 [1/1] (1.08ns)   --->   "%add_ln97 = add i64 %mul_ln84_19, i64 %mul_ln53_13" [d3.cpp:97]   --->   Operation 536 'add' 'add_ln97' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 537 [1/1] (1.08ns)   --->   "%add_ln97_1 = add i64 %mul_ln53_11, i64 %mul_ln53_22" [d3.cpp:97]   --->   Operation 537 'add' 'add_ln97_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 538 [1/1] (0.00ns)   --->   "%trunc_ln97 = trunc i64 %add_ln97" [d3.cpp:97]   --->   Operation 538 'trunc' 'trunc_ln97' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 539 [1/1] (0.00ns)   --->   "%trunc_ln97_1 = trunc i64 %add_ln97_1" [d3.cpp:97]   --->   Operation 539 'trunc' 'trunc_ln97_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 540 [1/1] (1.08ns)   --->   "%add_ln97_2 = add i64 %add_ln97_1, i64 %add_ln97" [d3.cpp:97]   --->   Operation 540 'add' 'add_ln97_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 541 [1/1] (1.08ns)   --->   "%add_ln97_3 = add i64 %mul_ln53_7, i64 %mul_ln53_20" [d3.cpp:97]   --->   Operation 541 'add' 'add_ln97_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 542 [1/1] (1.08ns)   --->   "%add_ln97_4 = add i64 %mul_ln53_9, i64 %mul_ln53_21" [d3.cpp:97]   --->   Operation 542 'add' 'add_ln97_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 543 [1/1] (0.00ns)   --->   "%trunc_ln97_2 = trunc i64 %add_ln97_3" [d3.cpp:97]   --->   Operation 543 'trunc' 'trunc_ln97_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 544 [1/1] (0.00ns)   --->   "%trunc_ln97_3 = trunc i64 %add_ln97_4" [d3.cpp:97]   --->   Operation 544 'trunc' 'trunc_ln97_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 545 [1/1] (1.08ns)   --->   "%add_ln97_5 = add i64 %add_ln97_4, i64 %add_ln97_3" [d3.cpp:97]   --->   Operation 545 'add' 'add_ln97_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 546 [1/1] (0.97ns)   --->   "%add_ln97_6 = add i28 %trunc_ln97_1, i28 %trunc_ln97" [d3.cpp:97]   --->   Operation 546 'add' 'add_ln97_6' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 547 [1/1] (0.97ns)   --->   "%add_ln97_7 = add i28 %trunc_ln97_3, i28 %trunc_ln97_2" [d3.cpp:97]   --->   Operation 547 'add' 'add_ln97_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 548 [1/1] (1.08ns)   --->   "%add_ln97_9 = add i64 %mul_ln53_1, i64 %mul_ln53_17" [d3.cpp:97]   --->   Operation 548 'add' 'add_ln97_9' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 549 [1/1] (1.08ns)   --->   "%add_ln97_10 = add i64 %mul_ln53_16, i64 %mul_ln53_3" [d3.cpp:97]   --->   Operation 549 'add' 'add_ln97_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 550 [1/1] (0.00ns)   --->   "%trunc_ln97_4 = trunc i64 %add_ln97_9" [d3.cpp:97]   --->   Operation 550 'trunc' 'trunc_ln97_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 551 [1/1] (0.00ns)   --->   "%trunc_ln97_5 = trunc i64 %add_ln97_10" [d3.cpp:97]   --->   Operation 551 'trunc' 'trunc_ln97_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 552 [1/1] (1.08ns)   --->   "%add_ln97_12 = add i64 %mul_ln53_18, i64 %mul_ln53_5" [d3.cpp:97]   --->   Operation 552 'add' 'add_ln97_12' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 553 [1/1] (1.08ns)   --->   "%add_ln97_13 = add i64 %mul_ln53_19, i64 %mul_ln53_15" [d3.cpp:97]   --->   Operation 553 'add' 'add_ln97_13' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 554 [1/1] (0.00ns)   --->   "%trunc_ln97_6 = trunc i64 %add_ln97_12" [d3.cpp:97]   --->   Operation 554 'trunc' 'trunc_ln97_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 555 [1/1] (0.00ns)   --->   "%trunc_ln97_7 = trunc i64 %add_ln97_13" [d3.cpp:97]   --->   Operation 555 'trunc' 'trunc_ln97_7' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 556 [1/1] (1.08ns)   --->   "%add_ln97_14 = add i64 %add_ln97_13, i64 %add_ln97_12" [d3.cpp:97]   --->   Operation 556 'add' 'add_ln97_14' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 557 [1/1] (0.97ns)   --->   "%add_ln97_16 = add i28 %trunc_ln97_7, i28 %trunc_ln97_6" [d3.cpp:97]   --->   Operation 557 'add' 'add_ln97_16' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 558 '%mul_ln98 = mul i64 %zext_ln72, i64 %zext_ln84_7'
ST_22 : Operation 558 [1/1] (2.10ns)   --->   "%mul_ln98 = mul i64 %zext_ln72, i64 %zext_ln84_7" [d3.cpp:98]   --->   Operation 558 'mul' 'mul_ln98' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 559 '%mul_ln98_1 = mul i64 %zext_ln72_1, i64 %zext_ln84_6'
ST_22 : Operation 559 [1/1] (2.10ns)   --->   "%mul_ln98_1 = mul i64 %zext_ln72_1, i64 %zext_ln84_6" [d3.cpp:98]   --->   Operation 559 'mul' 'mul_ln98_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 560 '%mul_ln98_2 = mul i64 %zext_ln72_2, i64 %zext_ln84_5'
ST_22 : Operation 560 [1/1] (2.10ns)   --->   "%mul_ln98_2 = mul i64 %zext_ln72_2, i64 %zext_ln84_5" [d3.cpp:98]   --->   Operation 560 'mul' 'mul_ln98_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 561 '%mul_ln98_3 = mul i64 %zext_ln72_3, i64 %zext_ln84_4'
ST_22 : Operation 561 [1/1] (2.10ns)   --->   "%mul_ln98_3 = mul i64 %zext_ln72_3, i64 %zext_ln84_4" [d3.cpp:98]   --->   Operation 561 'mul' 'mul_ln98_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 562 '%mul_ln98_4 = mul i64 %zext_ln72_4, i64 %zext_ln84_3'
ST_22 : Operation 562 [1/1] (2.10ns)   --->   "%mul_ln98_4 = mul i64 %zext_ln72_4, i64 %zext_ln84_3" [d3.cpp:98]   --->   Operation 562 'mul' 'mul_ln98_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 563 '%mul_ln98_5 = mul i64 %zext_ln72_5, i64 %zext_ln84_2'
ST_22 : Operation 563 [1/1] (2.10ns)   --->   "%mul_ln98_5 = mul i64 %zext_ln72_5, i64 %zext_ln84_2" [d3.cpp:98]   --->   Operation 563 'mul' 'mul_ln98_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 564 '%mul_ln98_6 = mul i64 %zext_ln53_2, i64 %zext_ln84'
ST_22 : Operation 564 [1/1] (2.10ns)   --->   "%mul_ln98_6 = mul i64 %zext_ln53_2, i64 %zext_ln84" [d3.cpp:98]   --->   Operation 564 'mul' 'mul_ln98_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 565 '%mul_ln98_7 = mul i64 %zext_ln72_6, i64 %zext_ln84_1'
ST_22 : Operation 565 [1/1] (2.10ns)   --->   "%mul_ln98_7 = mul i64 %zext_ln72_6, i64 %zext_ln84_1" [d3.cpp:98]   --->   Operation 565 'mul' 'mul_ln98_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 566 [1/1] (1.08ns)   --->   "%add_ln98 = add i64 %mul_ln53_10, i64 %mul_ln53_12" [d3.cpp:98]   --->   Operation 566 'add' 'add_ln98' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 567 [1/1] (1.08ns)   --->   "%add_ln98_1 = add i64 %mul_ln53_8, i64 %mul_ln53_6" [d3.cpp:98]   --->   Operation 567 'add' 'add_ln98_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 568 [1/1] (0.00ns)   --->   "%trunc_ln98 = trunc i64 %add_ln98" [d3.cpp:98]   --->   Operation 568 'trunc' 'trunc_ln98' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 569 [1/1] (0.00ns)   --->   "%trunc_ln98_1 = trunc i64 %add_ln98_1" [d3.cpp:98]   --->   Operation 569 'trunc' 'trunc_ln98_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 570 [1/1] (1.08ns)   --->   "%add_ln98_2 = add i64 %add_ln98_1, i64 %add_ln98" [d3.cpp:98]   --->   Operation 570 'add' 'add_ln98_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 571 [1/1] (1.08ns)   --->   "%add_ln98_3 = add i64 %mul_ln53, i64 %mul_ln98" [d3.cpp:98]   --->   Operation 571 'add' 'add_ln98_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 572 [1/1] (1.08ns)   --->   "%add_ln98_4 = add i64 %mul_ln53_4, i64 %mul_ln53_2" [d3.cpp:98]   --->   Operation 572 'add' 'add_ln98_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 573 [1/1] (0.00ns)   --->   "%trunc_ln98_2 = trunc i64 %add_ln98_3" [d3.cpp:98]   --->   Operation 573 'trunc' 'trunc_ln98_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 574 [1/1] (0.00ns)   --->   "%trunc_ln98_3 = trunc i64 %add_ln98_4" [d3.cpp:98]   --->   Operation 574 'trunc' 'trunc_ln98_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 575 [1/1] (1.08ns)   --->   "%add_ln98_5 = add i64 %add_ln98_4, i64 %add_ln98_3" [d3.cpp:98]   --->   Operation 575 'add' 'add_ln98_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 576 [1/1] (0.97ns)   --->   "%add_ln98_6 = add i28 %trunc_ln98_1, i28 %trunc_ln98" [d3.cpp:98]   --->   Operation 576 'add' 'add_ln98_6' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 577 [1/1] (0.97ns)   --->   "%add_ln98_7 = add i28 %trunc_ln98_3, i28 %trunc_ln98_2" [d3.cpp:98]   --->   Operation 577 'add' 'add_ln98_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 578 [1/1] (1.08ns)   --->   "%add_ln98_9 = add i64 %mul_ln98_7, i64 %mul_ln98_5" [d3.cpp:98]   --->   Operation 578 'add' 'add_ln98_9' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 579 [1/1] (1.08ns)   --->   "%add_ln98_10 = add i64 %mul_ln98_6, i64 %mul_ln98_3" [d3.cpp:98]   --->   Operation 579 'add' 'add_ln98_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 580 [1/1] (0.00ns)   --->   "%trunc_ln98_4 = trunc i64 %add_ln98_9" [d3.cpp:98]   --->   Operation 580 'trunc' 'trunc_ln98_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 581 [1/1] (0.00ns)   --->   "%trunc_ln98_5 = trunc i64 %add_ln98_10" [d3.cpp:98]   --->   Operation 581 'trunc' 'trunc_ln98_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 582 [1/1] (1.08ns)   --->   "%add_ln98_12 = add i64 %mul_ln98_4, i64 %mul_ln98_1" [d3.cpp:98]   --->   Operation 582 'add' 'add_ln98_12' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 583 [1/1] (1.08ns)   --->   "%add_ln98_13 = add i64 %mul_ln98_2, i64 %mul_ln53_14" [d3.cpp:98]   --->   Operation 583 'add' 'add_ln98_13' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 584 [1/1] (0.00ns)   --->   "%trunc_ln98_6 = trunc i64 %add_ln98_12" [d3.cpp:98]   --->   Operation 584 'trunc' 'trunc_ln98_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 585 [1/1] (0.00ns)   --->   "%trunc_ln98_7 = trunc i64 %add_ln98_13" [d3.cpp:98]   --->   Operation 585 'trunc' 'trunc_ln98_7' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 586 [1/1] (1.08ns)   --->   "%add_ln98_14 = add i64 %add_ln98_13, i64 %add_ln98_12" [d3.cpp:98]   --->   Operation 586 'add' 'add_ln98_14' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 587 [1/1] (0.97ns)   --->   "%add_ln98_16 = add i28 %trunc_ln98_7, i28 %trunc_ln98_6" [d3.cpp:98]   --->   Operation 587 'add' 'add_ln98_16' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 588 '%mul_ln99 = mul i64 %zext_ln72_1, i64 %zext_ln84_7'
ST_22 : Operation 588 [1/1] (2.10ns)   --->   "%mul_ln99 = mul i64 %zext_ln72_1, i64 %zext_ln84_7" [d3.cpp:99]   --->   Operation 588 'mul' 'mul_ln99' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 589 '%mul_ln99_1 = mul i64 %zext_ln72_2, i64 %zext_ln84_6'
ST_22 : Operation 589 [1/1] (2.10ns)   --->   "%mul_ln99_1 = mul i64 %zext_ln72_2, i64 %zext_ln84_6" [d3.cpp:99]   --->   Operation 589 'mul' 'mul_ln99_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 590 '%mul_ln99_2 = mul i64 %zext_ln72_3, i64 %zext_ln84_5'
ST_22 : Operation 590 [1/1] (2.10ns)   --->   "%mul_ln99_2 = mul i64 %zext_ln72_3, i64 %zext_ln84_5" [d3.cpp:99]   --->   Operation 590 'mul' 'mul_ln99_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 591 '%mul_ln99_3 = mul i64 %zext_ln72_4, i64 %zext_ln84_4'
ST_22 : Operation 591 [1/1] (2.10ns)   --->   "%mul_ln99_3 = mul i64 %zext_ln72_4, i64 %zext_ln84_4" [d3.cpp:99]   --->   Operation 591 'mul' 'mul_ln99_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 592 '%mul_ln99_4 = mul i64 %zext_ln72_5, i64 %zext_ln84_3'
ST_22 : Operation 592 [1/1] (2.10ns)   --->   "%mul_ln99_4 = mul i64 %zext_ln72_5, i64 %zext_ln84_3" [d3.cpp:99]   --->   Operation 592 'mul' 'mul_ln99_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 593 '%mul_ln99_5 = mul i64 %zext_ln72_6, i64 %zext_ln84_2'
ST_22 : Operation 593 [1/1] (2.10ns)   --->   "%mul_ln99_5 = mul i64 %zext_ln72_6, i64 %zext_ln84_2" [d3.cpp:99]   --->   Operation 593 'mul' 'mul_ln99_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 594 '%mul_ln99_6 = mul i64 %zext_ln53_2, i64 %zext_ln84_1'
ST_22 : Operation 594 [1/1] (2.10ns)   --->   "%mul_ln99_6 = mul i64 %zext_ln53_2, i64 %zext_ln84_1" [d3.cpp:99]   --->   Operation 594 'mul' 'mul_ln99_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 595 '%mul_ln100 = mul i64 %zext_ln72_2, i64 %zext_ln84_7'
ST_22 : Operation 595 [1/1] (2.10ns)   --->   "%mul_ln100 = mul i64 %zext_ln72_2, i64 %zext_ln84_7" [d3.cpp:100]   --->   Operation 595 'mul' 'mul_ln100' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 596 '%mul_ln100_1 = mul i64 %zext_ln72_3, i64 %zext_ln84_6'
ST_22 : Operation 596 [1/1] (2.10ns)   --->   "%mul_ln100_1 = mul i64 %zext_ln72_3, i64 %zext_ln84_6" [d3.cpp:100]   --->   Operation 596 'mul' 'mul_ln100_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 597 '%mul_ln100_2 = mul i64 %zext_ln72_4, i64 %zext_ln84_5'
ST_22 : Operation 597 [1/1] (2.10ns)   --->   "%mul_ln100_2 = mul i64 %zext_ln72_4, i64 %zext_ln84_5" [d3.cpp:100]   --->   Operation 597 'mul' 'mul_ln100_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 598 '%mul_ln100_3 = mul i64 %zext_ln72_5, i64 %zext_ln84_4'
ST_22 : Operation 598 [1/1] (2.10ns)   --->   "%mul_ln100_3 = mul i64 %zext_ln72_5, i64 %zext_ln84_4" [d3.cpp:100]   --->   Operation 598 'mul' 'mul_ln100_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 599 '%mul_ln100_4 = mul i64 %zext_ln72_6, i64 %zext_ln84_3'
ST_22 : Operation 599 [1/1] (2.10ns)   --->   "%mul_ln100_4 = mul i64 %zext_ln72_6, i64 %zext_ln84_3" [d3.cpp:100]   --->   Operation 599 'mul' 'mul_ln100_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 600 '%mul_ln100_5 = mul i64 %zext_ln53_2, i64 %zext_ln84_2'
ST_22 : Operation 600 [1/1] (2.10ns)   --->   "%mul_ln100_5 = mul i64 %zext_ln53_2, i64 %zext_ln84_2" [d3.cpp:100]   --->   Operation 600 'mul' 'mul_ln100_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 601 '%mul_ln101 = mul i64 %zext_ln72_3, i64 %zext_ln84_7'
ST_22 : Operation 601 [1/1] (2.10ns)   --->   "%mul_ln101 = mul i64 %zext_ln72_3, i64 %zext_ln84_7" [d3.cpp:101]   --->   Operation 601 'mul' 'mul_ln101' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 602 '%mul_ln101_1 = mul i64 %zext_ln72_4, i64 %zext_ln84_6'
ST_22 : Operation 602 [1/1] (2.10ns)   --->   "%mul_ln101_1 = mul i64 %zext_ln72_4, i64 %zext_ln84_6" [d3.cpp:101]   --->   Operation 602 'mul' 'mul_ln101_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 603 '%mul_ln101_2 = mul i64 %zext_ln72_5, i64 %zext_ln84_5'
ST_22 : Operation 603 [1/1] (2.10ns)   --->   "%mul_ln101_2 = mul i64 %zext_ln72_5, i64 %zext_ln84_5" [d3.cpp:101]   --->   Operation 603 'mul' 'mul_ln101_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 604 '%mul_ln101_3 = mul i64 %zext_ln72_6, i64 %zext_ln84_4'
ST_22 : Operation 604 [1/1] (2.10ns)   --->   "%mul_ln101_3 = mul i64 %zext_ln72_6, i64 %zext_ln84_4" [d3.cpp:101]   --->   Operation 604 'mul' 'mul_ln101_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 605 '%mul_ln101_4 = mul i64 %zext_ln53_2, i64 %zext_ln84_3'
ST_22 : Operation 605 [1/1] (2.10ns)   --->   "%mul_ln101_4 = mul i64 %zext_ln53_2, i64 %zext_ln84_3" [d3.cpp:101]   --->   Operation 605 'mul' 'mul_ln101_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 606 '%mul_ln102 = mul i64 %zext_ln72_4, i64 %zext_ln84_7'
ST_22 : Operation 606 [1/1] (2.10ns)   --->   "%mul_ln102 = mul i64 %zext_ln72_4, i64 %zext_ln84_7" [d3.cpp:102]   --->   Operation 606 'mul' 'mul_ln102' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 607 '%mul_ln102_1 = mul i64 %zext_ln72_5, i64 %zext_ln84_6'
ST_22 : Operation 607 [1/1] (2.10ns)   --->   "%mul_ln102_1 = mul i64 %zext_ln72_5, i64 %zext_ln84_6" [d3.cpp:102]   --->   Operation 607 'mul' 'mul_ln102_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 608 '%mul_ln102_2 = mul i64 %zext_ln53_2, i64 %zext_ln84_4'
ST_22 : Operation 608 [1/1] (2.10ns)   --->   "%mul_ln102_2 = mul i64 %zext_ln53_2, i64 %zext_ln84_4" [d3.cpp:102]   --->   Operation 608 'mul' 'mul_ln102_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 609 '%mul_ln102_3 = mul i64 %zext_ln72_6, i64 %zext_ln84_5'
ST_22 : Operation 609 [1/1] (2.10ns)   --->   "%mul_ln102_3 = mul i64 %zext_ln72_6, i64 %zext_ln84_5" [d3.cpp:102]   --->   Operation 609 'mul' 'mul_ln102_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 610 '%mul_ln103 = mul i64 %zext_ln72_5, i64 %zext_ln84_7'
ST_22 : Operation 610 [1/1] (2.10ns)   --->   "%mul_ln103 = mul i64 %zext_ln72_5, i64 %zext_ln84_7" [d3.cpp:103]   --->   Operation 610 'mul' 'mul_ln103' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 611 '%mul_ln103_1 = mul i64 %zext_ln72_6, i64 %zext_ln84_6'
ST_22 : Operation 611 [1/1] (2.10ns)   --->   "%mul_ln103_1 = mul i64 %zext_ln72_6, i64 %zext_ln84_6" [d3.cpp:103]   --->   Operation 611 'mul' 'mul_ln103_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 612 '%mul_ln103_2 = mul i64 %zext_ln53_2, i64 %zext_ln84_5'
ST_22 : Operation 612 [1/1] (2.10ns)   --->   "%mul_ln103_2 = mul i64 %zext_ln53_2, i64 %zext_ln84_5" [d3.cpp:103]   --->   Operation 612 'mul' 'mul_ln103_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 613 '%mul_ln104 = mul i64 %zext_ln53_2, i64 %zext_ln84_6'
ST_22 : Operation 613 [1/1] (2.10ns)   --->   "%mul_ln104 = mul i64 %zext_ln53_2, i64 %zext_ln84_6" [d3.cpp:104]   --->   Operation 613 'mul' 'mul_ln104' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 614 '%mul_ln104_1 = mul i64 %zext_ln72_6, i64 %zext_ln84_7'
ST_22 : Operation 614 [1/1] (2.10ns)   --->   "%mul_ln104_1 = mul i64 %zext_ln72_6, i64 %zext_ln84_7" [d3.cpp:104]   --->   Operation 614 'mul' 'mul_ln104_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 615 '%mul_ln105 = mul i64 %zext_ln53_2, i64 %zext_ln84_7'
ST_22 : Operation 615 [1/1] (2.10ns)   --->   "%mul_ln105 = mul i64 %zext_ln53_2, i64 %zext_ln84_7" [d3.cpp:105]   --->   Operation 615 'mul' 'mul_ln105' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (0.82ns)   --->   Input mux for Operation 616 '%mul_ln73_27 = mul i64 %zext_ln93_1, i64 %zext_ln73'
ST_22 : Operation 616 [1/1] (2.59ns)   --->   "%mul_ln73_27 = mul i64 %zext_ln93_1, i64 %zext_ln73" [d3.cpp:73]   --->   Operation 616 'mul' 'mul_ln73_27' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 617 [1/1] (1.01ns)   --->   "%add_ln105 = add i33 %zext_ln53_21, i33 %zext_ln84_13" [d3.cpp:105]   --->   Operation 617 'add' 'add_ln105' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 618 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i33 %add_ln105" [d3.cpp:105]   --->   Operation 618 'zext' 'zext_ln105' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.76ns)   --->   Input mux for Operation 619 '%mul_ln105_1 = mul i64 %zext_ln73_1, i64 %zext_ln105'
ST_22 : Operation 619 [1/1] (2.64ns)   --->   "%mul_ln105_1 = mul i64 %zext_ln73_1, i64 %zext_ln105" [d3.cpp:105]   --->   Operation 619 'mul' 'mul_ln105_1' <Predicate = true> <Delay = 2.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 620 [1/1] (1.08ns)   --->   "%add_ln105_1 = add i64 %mul_ln73_23, i64 %mul_ln84_12" [d3.cpp:105]   --->   Operation 620 'add' 'add_ln105_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 621 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln105_2 = add i64 %add_ln105_1, i64 %mul_ln84_15" [d3.cpp:105]   --->   Operation 621 'add' 'add_ln105_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 622 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln105_3 = add i64 %add_ln105_2, i64 %mul_ln105_1" [d3.cpp:105]   --->   Operation 622 'add' 'add_ln105_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 623 [1/1] (1.08ns)   --->   "%add_ln105_4 = add i64 %mul_ln73_6, i64 %mul_ln84_5" [d3.cpp:105]   --->   Operation 623 'add' 'add_ln105_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 624 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln105_5 = add i64 %mul_ln73_20, i64 %mul_ln84_9" [d3.cpp:105]   --->   Operation 624 'add' 'add_ln105_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 625 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln105_6 = add i64 %add_ln105_5, i64 %mul_ln73_16" [d3.cpp:105]   --->   Operation 625 'add' 'add_ln105_6' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 626 [1/1] (0.00ns)   --->   "%trunc_ln105 = trunc i64 %add_ln105_4" [d3.cpp:105]   --->   Operation 626 'trunc' 'trunc_ln105' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 627 [1/1] (0.00ns)   --->   "%trunc_ln105_1 = trunc i64 %add_ln105_6" [d3.cpp:105]   --->   Operation 627 'trunc' 'trunc_ln105_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 628 [1/1] (0.00ns)   --->   "%trunc_ln105_2 = trunc i64 %add_ln105_3" [d3.cpp:105]   --->   Operation 628 'trunc' 'trunc_ln105_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 629 [1/1] (1.08ns)   --->   "%add_ln105_10 = add i64 %mul_ln105, i64 %mul_ln72_6" [d3.cpp:105]   --->   Operation 629 'add' 'add_ln105_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 630 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln105_11 = add i64 %mul_ln72_27, i64 %mul_ln72_20" [d3.cpp:105]   --->   Operation 630 'add' 'add_ln105_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 631 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln105_12 = add i64 %add_ln105_11, i64 %mul_ln72_13" [d3.cpp:105]   --->   Operation 631 'add' 'add_ln105_12' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 632 [1/1] (0.00ns)   --->   "%trunc_ln105_3 = trunc i64 %add_ln105_10" [d3.cpp:105]   --->   Operation 632 'trunc' 'trunc_ln105_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 633 [1/1] (0.00ns)   --->   "%trunc_ln105_4 = trunc i64 %add_ln105_12" [d3.cpp:105]   --->   Operation 633 'trunc' 'trunc_ln105_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 634 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln105_14 = add i64 %mul_ln72_34, i64 %mul_ln72_48" [d3.cpp:105]   --->   Operation 634 'add' 'add_ln105_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 635 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln105_15 = add i64 %add_ln105_14, i64 %mul_ln72_41" [d3.cpp:105]   --->   Operation 635 'add' 'add_ln105_15' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 636 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln105_16 = add i64 %mul_ln72_54, i64 %mul_ln73_27" [d3.cpp:105]   --->   Operation 636 'add' 'add_ln105_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 637 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln105_17 = add i64 %add_ln105_16, i64 %mul_ln73_11" [d3.cpp:105]   --->   Operation 637 'add' 'add_ln105_17' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 638 [1/1] (0.00ns)   --->   "%trunc_ln105_5 = trunc i64 %add_ln105_15" [d3.cpp:105]   --->   Operation 638 'trunc' 'trunc_ln105_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 639 [1/1] (0.00ns)   --->   "%trunc_ln105_6 = trunc i64 %add_ln105_17" [d3.cpp:105]   --->   Operation 639 'trunc' 'trunc_ln105_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 640 [1/1] (1.08ns)   --->   "%add_ln105_18 = add i64 %add_ln105_17, i64 %add_ln105_15" [d3.cpp:105]   --->   Operation 640 'add' 'add_ln105_18' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 641 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln105_19 = add i28 %trunc_ln105_4, i28 %trunc_ln105_3" [d3.cpp:105]   --->   Operation 641 'add' 'add_ln105_19' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 642 [1/1] (0.97ns)   --->   "%add_ln105_20 = add i28 %trunc_ln105_6, i28 %trunc_ln105_5" [d3.cpp:105]   --->   Operation 642 'add' 'add_ln105_20' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 643 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln105_23 = add i28 %add_ln105_20, i28 %add_ln105_19" [d3.cpp:105]   --->   Operation 643 'add' 'add_ln105_23' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 644 '%mul_ln107 = mul i64 %zext_ln53_1, i64 %zext_ln84_7'
ST_22 : Operation 644 [1/1] (2.10ns)   --->   "%mul_ln107 = mul i64 %zext_ln53_1, i64 %zext_ln84_7" [d3.cpp:107]   --->   Operation 644 'mul' 'mul_ln107' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 645 [1/1] (0.00ns)   --->   "%zext_ln107_1 = zext i64 %mul_ln107" [d3.cpp:107]   --->   Operation 645 'zext' 'zext_ln107_1' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 646 '%mul_ln107_1 = mul i64 %zext_ln72, i64 %zext_ln84_6'
ST_22 : Operation 646 [1/1] (2.10ns)   --->   "%mul_ln107_1 = mul i64 %zext_ln72, i64 %zext_ln84_6" [d3.cpp:107]   --->   Operation 646 'mul' 'mul_ln107_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 647 [1/1] (0.00ns)   --->   "%zext_ln107_2 = zext i64 %mul_ln107_1" [d3.cpp:107]   --->   Operation 647 'zext' 'zext_ln107_2' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 648 '%mul_ln107_2 = mul i64 %zext_ln72_1, i64 %zext_ln84_5'
ST_22 : Operation 648 [1/1] (2.10ns)   --->   "%mul_ln107_2 = mul i64 %zext_ln72_1, i64 %zext_ln84_5" [d3.cpp:107]   --->   Operation 648 'mul' 'mul_ln107_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 649 [1/1] (0.00ns)   --->   "%zext_ln107_3 = zext i64 %mul_ln107_2" [d3.cpp:107]   --->   Operation 649 'zext' 'zext_ln107_3' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 650 '%mul_ln107_3 = mul i64 %zext_ln72_2, i64 %zext_ln84_4'
ST_22 : Operation 650 [1/1] (2.10ns)   --->   "%mul_ln107_3 = mul i64 %zext_ln72_2, i64 %zext_ln84_4" [d3.cpp:107]   --->   Operation 650 'mul' 'mul_ln107_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 651 [1/1] (0.00ns)   --->   "%zext_ln107_4 = zext i64 %mul_ln107_3" [d3.cpp:107]   --->   Operation 651 'zext' 'zext_ln107_4' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 652 '%mul_ln107_4 = mul i64 %zext_ln72_3, i64 %zext_ln84_3'
ST_22 : Operation 652 [1/1] (2.10ns)   --->   "%mul_ln107_4 = mul i64 %zext_ln72_3, i64 %zext_ln84_3" [d3.cpp:107]   --->   Operation 652 'mul' 'mul_ln107_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 653 [1/1] (0.00ns)   --->   "%zext_ln107_5 = zext i64 %mul_ln107_4" [d3.cpp:107]   --->   Operation 653 'zext' 'zext_ln107_5' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 654 '%mul_ln107_5 = mul i64 %zext_ln72_4, i64 %zext_ln84_2'
ST_22 : Operation 654 [1/1] (2.10ns)   --->   "%mul_ln107_5 = mul i64 %zext_ln72_4, i64 %zext_ln84_2" [d3.cpp:107]   --->   Operation 654 'mul' 'mul_ln107_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 655 [1/1] (0.00ns)   --->   "%zext_ln107_6 = zext i64 %mul_ln107_5" [d3.cpp:107]   --->   Operation 655 'zext' 'zext_ln107_6' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 656 '%mul_ln107_6 = mul i64 %zext_ln72_5, i64 %zext_ln84_1'
ST_22 : Operation 656 [1/1] (2.10ns)   --->   "%mul_ln107_6 = mul i64 %zext_ln72_5, i64 %zext_ln84_1" [d3.cpp:107]   --->   Operation 656 'mul' 'mul_ln107_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 657 [1/1] (0.00ns)   --->   "%zext_ln107_7 = zext i64 %mul_ln107_6" [d3.cpp:107]   --->   Operation 657 'zext' 'zext_ln107_7' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 658 '%mul_ln107_7 = mul i64 %zext_ln72_6, i64 %zext_ln84'
ST_22 : Operation 658 [1/1] (2.10ns)   --->   "%mul_ln107_7 = mul i64 %zext_ln72_6, i64 %zext_ln84" [d3.cpp:107]   --->   Operation 658 'mul' 'mul_ln107_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 659 [1/1] (0.00ns)   --->   "%zext_ln107_8 = zext i64 %mul_ln107_7" [d3.cpp:107]   --->   Operation 659 'zext' 'zext_ln107_8' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 660 '%mul_ln107_8 = mul i64 %zext_ln53_2, i64 %zext_ln53_9'
ST_22 : Operation 660 [1/1] (2.10ns)   --->   "%mul_ln107_8 = mul i64 %zext_ln53_2, i64 %zext_ln53_9" [d3.cpp:107]   --->   Operation 660 'mul' 'mul_ln107_8' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 661 [1/1] (0.00ns)   --->   "%zext_ln107_9 = zext i64 %mul_ln107_8" [d3.cpp:107]   --->   Operation 661 'zext' 'zext_ln107_9' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 662 [1/1] (0.00ns)   --->   "%trunc_ln107 = trunc i64 %mul_ln107_8" [d3.cpp:107]   --->   Operation 662 'trunc' 'trunc_ln107' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 663 [1/1] (0.00ns)   --->   "%trunc_ln107_2 = trunc i64 %mul_ln107_7" [d3.cpp:107]   --->   Operation 663 'trunc' 'trunc_ln107_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 664 [1/1] (0.00ns)   --->   "%trunc_ln107_3 = trunc i64 %mul_ln107_6" [d3.cpp:107]   --->   Operation 664 'trunc' 'trunc_ln107_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 665 [1/1] (0.00ns)   --->   "%trunc_ln107_4 = trunc i64 %mul_ln107_5" [d3.cpp:107]   --->   Operation 665 'trunc' 'trunc_ln107_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 666 [1/1] (0.00ns)   --->   "%trunc_ln107_5 = trunc i64 %mul_ln107_4" [d3.cpp:107]   --->   Operation 666 'trunc' 'trunc_ln107_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 667 [1/1] (0.00ns)   --->   "%trunc_ln107_7 = trunc i64 %mul_ln107_3" [d3.cpp:107]   --->   Operation 667 'trunc' 'trunc_ln107_7' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 668 [1/1] (0.00ns)   --->   "%trunc_ln107_8 = trunc i64 %mul_ln107_2" [d3.cpp:107]   --->   Operation 668 'trunc' 'trunc_ln107_8' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 669 [1/1] (0.00ns)   --->   "%trunc_ln107_9 = trunc i64 %mul_ln107_1" [d3.cpp:107]   --->   Operation 669 'trunc' 'trunc_ln107_9' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 670 [1/1] (0.00ns)   --->   "%trunc_ln107_11 = trunc i64 %mul_ln107" [d3.cpp:107]   --->   Operation 670 'trunc' 'trunc_ln107_11' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 671 [1/1] (1.08ns)   --->   "%add_ln107_3 = add i65 %zext_ln107_9, i65 %zext_ln107_7" [d3.cpp:107]   --->   Operation 671 'add' 'add_ln107_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 672 [1/1] (0.00ns)   --->   "%zext_ln107_12 = zext i65 %add_ln107_3" [d3.cpp:107]   --->   Operation 672 'zext' 'zext_ln107_12' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 673 [1/1] (1.09ns)   --->   "%add_ln107_4 = add i66 %zext_ln107_12, i66 %zext_ln107_8" [d3.cpp:107]   --->   Operation 673 'add' 'add_ln107_4' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 674 [1/1] (1.08ns)   --->   "%add_ln107_5 = add i65 %zext_ln107_5, i65 %zext_ln107_4" [d3.cpp:107]   --->   Operation 674 'add' 'add_ln107_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 675 [1/1] (0.00ns)   --->   "%zext_ln107_14 = zext i65 %add_ln107_5" [d3.cpp:107]   --->   Operation 675 'zext' 'zext_ln107_14' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 676 [1/1] (1.09ns)   --->   "%add_ln107_6 = add i66 %zext_ln107_14, i66 %zext_ln107_6" [d3.cpp:107]   --->   Operation 676 'add' 'add_ln107_6' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 677 [1/1] (1.08ns)   --->   "%add_ln107_8 = add i65 %zext_ln107_2, i65 %zext_ln107_1" [d3.cpp:107]   --->   Operation 677 'add' 'add_ln107_8' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 678 [1/1] (0.00ns)   --->   "%zext_ln107_17 = zext i65 %add_ln107_8" [d3.cpp:107]   --->   Operation 678 'zext' 'zext_ln107_17' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 679 [1/1] (1.09ns)   --->   "%add_ln107_9 = add i66 %zext_ln107_17, i66 %zext_ln107_3" [d3.cpp:107]   --->   Operation 679 'add' 'add_ln107_9' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 680 '%mul_ln107_10 = mul i64 %zext_ln53_1, i64 %zext_ln84_6'
ST_22 : Operation 680 [1/1] (2.10ns)   --->   "%mul_ln107_10 = mul i64 %zext_ln53_1, i64 %zext_ln84_6" [d3.cpp:107]   --->   Operation 680 'mul' 'mul_ln107_10' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 681 [1/1] (0.00ns)   --->   "%zext_ln107_23 = zext i64 %mul_ln107_10" [d3.cpp:107]   --->   Operation 681 'zext' 'zext_ln107_23' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 682 '%mul_ln107_11 = mul i64 %zext_ln72, i64 %zext_ln84_5'
ST_22 : Operation 682 [1/1] (2.10ns)   --->   "%mul_ln107_11 = mul i64 %zext_ln72, i64 %zext_ln84_5" [d3.cpp:107]   --->   Operation 682 'mul' 'mul_ln107_11' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 683 [1/1] (0.00ns)   --->   "%zext_ln107_24 = zext i64 %mul_ln107_11" [d3.cpp:107]   --->   Operation 683 'zext' 'zext_ln107_24' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 684 '%mul_ln107_12 = mul i64 %zext_ln72_1, i64 %zext_ln84_4'
ST_22 : Operation 684 [1/1] (2.10ns)   --->   "%mul_ln107_12 = mul i64 %zext_ln72_1, i64 %zext_ln84_4" [d3.cpp:107]   --->   Operation 684 'mul' 'mul_ln107_12' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 685 [1/1] (0.00ns)   --->   "%zext_ln107_25 = zext i64 %mul_ln107_12" [d3.cpp:107]   --->   Operation 685 'zext' 'zext_ln107_25' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 686 '%mul_ln107_13 = mul i64 %zext_ln72_2, i64 %zext_ln84_3'
ST_22 : Operation 686 [1/1] (2.10ns)   --->   "%mul_ln107_13 = mul i64 %zext_ln72_2, i64 %zext_ln84_3" [d3.cpp:107]   --->   Operation 686 'mul' 'mul_ln107_13' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 687 [1/1] (0.00ns)   --->   "%zext_ln107_26 = zext i64 %mul_ln107_13" [d3.cpp:107]   --->   Operation 687 'zext' 'zext_ln107_26' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 688 '%mul_ln107_14 = mul i64 %zext_ln72_3, i64 %zext_ln84_2'
ST_22 : Operation 688 [1/1] (2.10ns)   --->   "%mul_ln107_14 = mul i64 %zext_ln72_3, i64 %zext_ln84_2" [d3.cpp:107]   --->   Operation 688 'mul' 'mul_ln107_14' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 689 [1/1] (0.00ns)   --->   "%zext_ln107_27 = zext i64 %mul_ln107_14" [d3.cpp:107]   --->   Operation 689 'zext' 'zext_ln107_27' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 690 '%mul_ln107_15 = mul i64 %zext_ln72_4, i64 %zext_ln84_1'
ST_22 : Operation 690 [1/1] (2.10ns)   --->   "%mul_ln107_15 = mul i64 %zext_ln72_4, i64 %zext_ln84_1" [d3.cpp:107]   --->   Operation 690 'mul' 'mul_ln107_15' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 691 [1/1] (0.00ns)   --->   "%zext_ln107_28 = zext i64 %mul_ln107_15" [d3.cpp:107]   --->   Operation 691 'zext' 'zext_ln107_28' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 692 [1/1] (0.00ns)   --->   "%trunc_ln107_14 = trunc i64 %mul_ln107_15" [d3.cpp:107]   --->   Operation 692 'trunc' 'trunc_ln107_14' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 693 [1/1] (0.00ns)   --->   "%trunc_ln107_15 = trunc i64 %mul_ln107_14" [d3.cpp:107]   --->   Operation 693 'trunc' 'trunc_ln107_15' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 694 [1/1] (0.00ns)   --->   "%trunc_ln107_16 = trunc i64 %mul_ln107_13" [d3.cpp:107]   --->   Operation 694 'trunc' 'trunc_ln107_16' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 695 [1/1] (0.00ns)   --->   "%trunc_ln107_17 = trunc i64 %mul_ln107_12" [d3.cpp:107]   --->   Operation 695 'trunc' 'trunc_ln107_17' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 696 [1/1] (0.00ns)   --->   "%trunc_ln107_20 = trunc i64 %mul_ln107_11" [d3.cpp:107]   --->   Operation 696 'trunc' 'trunc_ln107_20' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 697 [1/1] (0.00ns)   --->   "%trunc_ln107_21 = trunc i64 %mul_ln107_10" [d3.cpp:107]   --->   Operation 697 'trunc' 'trunc_ln107_21' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 698 [1/1] (1.08ns)   --->   "%add_ln107_14 = add i65 %zext_ln107_27, i65 %zext_ln107_28" [d3.cpp:107]   --->   Operation 698 'add' 'add_ln107_14' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 699 [1/1] (0.00ns)   --->   "%zext_ln107_30 = zext i65 %add_ln107_14" [d3.cpp:107]   --->   Operation 699 'zext' 'zext_ln107_30' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 700 [1/1] (1.08ns)   --->   "%add_ln107_15 = add i65 %zext_ln107_26, i65 %zext_ln107_25" [d3.cpp:107]   --->   Operation 700 'add' 'add_ln107_15' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 701 [1/1] (0.00ns)   --->   "%zext_ln107_31 = zext i65 %add_ln107_15" [d3.cpp:107]   --->   Operation 701 'zext' 'zext_ln107_31' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 702 [1/1] (1.09ns)   --->   "%add_ln107_16 = add i66 %zext_ln107_31, i66 %zext_ln107_30" [d3.cpp:107]   --->   Operation 702 'add' 'add_ln107_16' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 703 [1/1] (1.08ns)   --->   "%add_ln107_17 = add i65 %zext_ln107_24, i65 %zext_ln107_23" [d3.cpp:107]   --->   Operation 703 'add' 'add_ln107_17' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 704 '%mul_ln107_18 = mul i64 %zext_ln53_1, i64 %zext_ln84_5'
ST_22 : Operation 704 [1/1] (2.10ns)   --->   "%mul_ln107_18 = mul i64 %zext_ln53_1, i64 %zext_ln84_5" [d3.cpp:107]   --->   Operation 704 'mul' 'mul_ln107_18' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 705 [1/1] (0.00ns)   --->   "%zext_ln107_40 = zext i64 %mul_ln107_18" [d3.cpp:107]   --->   Operation 705 'zext' 'zext_ln107_40' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 706 '%mul_ln107_19 = mul i64 %zext_ln72, i64 %zext_ln84_4'
ST_22 : Operation 706 [1/1] (2.10ns)   --->   "%mul_ln107_19 = mul i64 %zext_ln72, i64 %zext_ln84_4" [d3.cpp:107]   --->   Operation 706 'mul' 'mul_ln107_19' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 707 [1/1] (0.00ns)   --->   "%zext_ln107_41 = zext i64 %mul_ln107_19" [d3.cpp:107]   --->   Operation 707 'zext' 'zext_ln107_41' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 708 '%mul_ln107_20 = mul i64 %zext_ln72_1, i64 %zext_ln84_3'
ST_22 : Operation 708 [1/1] (2.10ns)   --->   "%mul_ln107_20 = mul i64 %zext_ln72_1, i64 %zext_ln84_3" [d3.cpp:107]   --->   Operation 708 'mul' 'mul_ln107_20' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 709 [1/1] (0.00ns)   --->   "%zext_ln107_42 = zext i64 %mul_ln107_20" [d3.cpp:107]   --->   Operation 709 'zext' 'zext_ln107_42' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 710 [1/1] (0.00ns)   --->   "%trunc_ln107_23 = trunc i64 %mul_ln107_20" [d3.cpp:107]   --->   Operation 710 'trunc' 'trunc_ln107_23' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 711 [1/1] (0.00ns)   --->   "%trunc_ln107_24 = trunc i64 %mul_ln107_19" [d3.cpp:107]   --->   Operation 711 'trunc' 'trunc_ln107_24' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 712 [1/1] (0.00ns)   --->   "%trunc_ln107_27 = trunc i64 %mul_ln107_18" [d3.cpp:107]   --->   Operation 712 'trunc' 'trunc_ln107_27' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 713 [1/1] (1.08ns)   --->   "%add_ln107_22 = add i65 %zext_ln107_42, i65 %zext_ln107_40" [d3.cpp:107]   --->   Operation 713 'add' 'add_ln107_22' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 714 [1/1] (0.00ns)   --->   "%zext_ln107_44 = zext i65 %add_ln107_22" [d3.cpp:107]   --->   Operation 714 'zext' 'zext_ln107_44' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 715 [1/1] (1.09ns)   --->   "%add_ln107_23 = add i66 %zext_ln107_44, i66 %zext_ln107_41" [d3.cpp:107]   --->   Operation 715 'add' 'add_ln107_23' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 716 [1/1] (0.00ns)   --->   "%trunc_ln107_32 = trunc i66 %add_ln107_23" [d3.cpp:107]   --->   Operation 716 'trunc' 'trunc_ln107_32' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 717 [1/1] (1.01ns)   --->   "%tmp72 = add i34 %zext_ln93, i34 %zext_ln84_8" [d3.cpp:93]   --->   Operation 717 'add' 'tmp72' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 718 [1/1] (0.00ns)   --->   "%tmp72_cast = zext i34 %tmp72" [d3.cpp:93]   --->   Operation 718 'zext' 'tmp72_cast' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.72ns)   --->   Input mux for Operation 719 '%tmp73 = mul i64 %tmp72_cast, i64 %zext_ln73'
ST_22 : Operation 719 [1/1] (2.68ns)   --->   "%tmp73 = mul i64 %tmp72_cast, i64 %zext_ln73" [d3.cpp:93]   --->   Operation 719 'mul' 'tmp73' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 720 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln92 = add i64 %mul_ln72_49, i64 %mul_ln78_1" [d3.cpp:92]   --->   Operation 720 'add' 'add_ln92' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 721 [1/1] (1.01ns)   --->   "%add_ln92_1 = add i33 %zext_ln84_15, i33 %zext_ln53_25" [d3.cpp:92]   --->   Operation 721 'add' 'add_ln92_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 722 [1/1] (0.00ns)   --->   "%zext_ln92 = zext i33 %add_ln92_1" [d3.cpp:92]   --->   Operation 722 'zext' 'zext_ln92' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.76ns)   --->   Input mux for Operation 723 '%mul_ln92_8 = mul i64 %zext_ln73_2, i64 %zext_ln92'
ST_22 : Operation 723 [1/1] (2.64ns)   --->   "%mul_ln92_8 = mul i64 %zext_ln73_2, i64 %zext_ln92" [d3.cpp:92]   --->   Operation 723 'mul' 'mul_ln92_8' <Predicate = true> <Delay = 2.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 724 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln92_2 = add i64 %mul_ln92_8, i64 %add_ln92" [d3.cpp:92]   --->   Operation 724 'add' 'add_ln92_2' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 725 [1/1] (1.08ns)   --->   "%add_ln92_3 = add i64 %mul_ln92_7, i64 %mul_ln72_29" [d3.cpp:92]   --->   Operation 725 'add' 'add_ln92_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 726 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln92_4 = add i64 %mul_ln72_36, i64 %mul_ln92_6" [d3.cpp:92]   --->   Operation 726 'add' 'add_ln92_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 727 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln92_5 = add i64 %add_ln92_4, i64 %mul_ln92_5" [d3.cpp:92]   --->   Operation 727 'add' 'add_ln92_5' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 728 [1/1] (0.00ns)   --->   "%trunc_ln92 = trunc i64 %add_ln92_3" [d3.cpp:92]   --->   Operation 728 'trunc' 'trunc_ln92' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 729 [1/1] (0.00ns)   --->   "%trunc_ln92_1 = trunc i64 %add_ln92_5" [d3.cpp:92]   --->   Operation 729 'trunc' 'trunc_ln92_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 730 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln92_6 = add i64 %add_ln92_5, i64 %add_ln92_3" [d3.cpp:92]   --->   Operation 730 'add' 'add_ln92_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 731 [1/1] (0.00ns)   --->   "%trunc_ln92_2 = trunc i64 %add_ln92_2" [d3.cpp:92]   --->   Operation 731 'trunc' 'trunc_ln92_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 732 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln92_7 = add i28 %trunc_ln92_1, i28 %trunc_ln92" [d3.cpp:92]   --->   Operation 732 'add' 'add_ln92_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 733 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln92_8 = add i64 %add_ln92_6, i64 %add_ln92_2" [d3.cpp:92]   --->   Operation 733 'add' 'add_ln92_8' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 734 [1/1] (1.08ns)   --->   "%add_ln92_9 = add i64 %mul_ln92, i64 %mul_ln92_1" [d3.cpp:92]   --->   Operation 734 'add' 'add_ln92_9' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 735 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln92_10 = add i64 %mul_ln72_1, i64 %mul_ln92_2" [d3.cpp:92]   --->   Operation 735 'add' 'add_ln92_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 736 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln92_11 = add i64 %add_ln92_10, i64 %mul_ln92_4" [d3.cpp:92]   --->   Operation 736 'add' 'add_ln92_11' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 737 [1/1] (0.00ns)   --->   "%trunc_ln92_3 = trunc i64 %add_ln92_9" [d3.cpp:92]   --->   Operation 737 'trunc' 'trunc_ln92_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 738 [1/1] (0.00ns)   --->   "%trunc_ln92_4 = trunc i64 %add_ln92_11" [d3.cpp:92]   --->   Operation 738 'trunc' 'trunc_ln92_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 739 [1/1] (1.08ns)   --->   "%add_ln92_13 = add i64 %mul_ln72_8, i64 %mul_ln72_15" [d3.cpp:92]   --->   Operation 739 'add' 'add_ln92_13' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 740 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln92_14 = add i64 %mul_ln92_3, i64 %tmp73" [d3.cpp:92]   --->   Operation 740 'add' 'add_ln92_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 741 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln92_15 = add i64 %add_ln92_14, i64 %mul_ln72_22" [d3.cpp:92]   --->   Operation 741 'add' 'add_ln92_15' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 742 [1/1] (0.00ns)   --->   "%trunc_ln92_5 = trunc i64 %add_ln92_13" [d3.cpp:92]   --->   Operation 742 'trunc' 'trunc_ln92_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 743 [1/1] (0.00ns)   --->   "%trunc_ln92_6 = trunc i64 %add_ln92_15" [d3.cpp:92]   --->   Operation 743 'trunc' 'trunc_ln92_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 744 [1/1] (1.08ns)   --->   "%add_ln92_16 = add i64 %add_ln92_15, i64 %add_ln92_13" [d3.cpp:92]   --->   Operation 744 'add' 'add_ln92_16' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 745 [1/1] (0.97ns)   --->   "%add_ln92_18 = add i28 %trunc_ln92_6, i28 %trunc_ln92_5" [d3.cpp:92]   --->   Operation 745 'add' 'add_ln92_18' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 746 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln92_20 = add i28 %add_ln92_7, i28 %trunc_ln92_2" [d3.cpp:92]   --->   Operation 746 'add' 'add_ln92_20' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 747 [1/1] (1.08ns)   --->   "%add_ln72_21 = add i64 %mul_ln84, i64 %mul_ln72_42" [d3.cpp:72]   --->   Operation 747 'add' 'add_ln72_21' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 748 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln91 = add i64 %mul_ln91_3, i64 %add_ln72_21" [d3.cpp:91]   --->   Operation 748 'add' 'add_ln91' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : [1/1] (0.76ns)   --->   Input mux for Operation 749 '%mul_ln91_4 = mul i64 %zext_ln73_2, i64 %zext_ln93_1'
ST_22 : Operation 749 [1/1] (2.64ns)   --->   "%mul_ln91_4 = mul i64 %zext_ln73_2, i64 %zext_ln93_1" [d3.cpp:91]   --->   Operation 749 'mul' 'mul_ln91_4' <Predicate = true> <Delay = 2.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 750 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln91_1 = add i64 %mul_ln91_4, i64 %add_ln91" [d3.cpp:91]   --->   Operation 750 'add' 'add_ln91_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 751 [1/1] (1.01ns)   --->   "%add_ln91_2 = add i33 %zext_ln84_12, i33 %zext_ln53_19" [d3.cpp:91]   --->   Operation 751 'add' 'add_ln91_2' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 752 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i33 %add_ln91_2" [d3.cpp:91]   --->   Operation 752 'zext' 'zext_ln91' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.76ns)   --->   Input mux for Operation 753 '%mul_ln91_5 = mul i64 %zext_ln73_4, i64 %zext_ln91'
ST_22 : Operation 753 [1/1] (2.64ns)   --->   "%mul_ln91_5 = mul i64 %zext_ln73_4, i64 %zext_ln91" [d3.cpp:91]   --->   Operation 753 'mul' 'mul_ln91_5' <Predicate = true> <Delay = 2.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (0.76ns)   --->   Input mux for Operation 754 '%mul_ln91_6 = mul i64 %zext_ln73_3, i64 %zext_ln105'
ST_22 : Operation 754 [1/1] (2.64ns)   --->   "%mul_ln91_6 = mul i64 %zext_ln73_3, i64 %zext_ln105" [d3.cpp:91]   --->   Operation 754 'mul' 'mul_ln91_6' <Predicate = true> <Delay = 2.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 755 [1/1] (1.08ns)   --->   "%add_ln91_3 = add i64 %mul_ln91_6, i64 %mul_ln91_5" [d3.cpp:91]   --->   Operation 755 'add' 'add_ln91_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 756 [1/1] (0.00ns)   --->   "%trunc_ln91 = trunc i64 %add_ln91_1" [d3.cpp:91]   --->   Operation 756 'trunc' 'trunc_ln91' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 757 [1/1] (0.00ns)   --->   "%trunc_ln91_1 = trunc i64 %add_ln91_3" [d3.cpp:91]   --->   Operation 757 'trunc' 'trunc_ln91_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 758 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln91_5 = add i64 %mul_ln91, i64 %mul_ln91_1" [d3.cpp:91]   --->   Operation 758 'add' 'add_ln91_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : [1/1] (0.76ns)   --->   Input mux for Operation 759 '%mul_ln91_7 = mul i64 %zext_ln53_1, i64 %zext_ln94'
ST_22 : Operation 759 [1/1] (2.64ns)   --->   "%mul_ln91_7 = mul i64 %zext_ln53_1, i64 %zext_ln94" [d3.cpp:91]   --->   Operation 759 'mul' 'mul_ln91_7' <Predicate = true> <Delay = 2.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 760 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln91_6 = add i64 %mul_ln91_7, i64 %add_ln91_5" [d3.cpp:91]   --->   Operation 760 'add' 'add_ln91_6' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 761 [1/1] (1.08ns)   --->   "%add_ln91_7 = add i64 %mul_ln72_14, i64 %mul_ln78" [d3.cpp:91]   --->   Operation 761 'add' 'add_ln91_7' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 762 [1/1] (0.00ns)   --->   "%trunc_ln91_2 = trunc i64 %add_ln91_6" [d3.cpp:91]   --->   Operation 762 'trunc' 'trunc_ln91_2' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.82ns)   --->   Input mux for Operation 763 '%mul_ln73_28 = mul i64 %zext_ln105, i64 %zext_ln73'
ST_22 : Operation 763 [1/1] (2.59ns)   --->   "%mul_ln73_28 = mul i64 %zext_ln105, i64 %zext_ln73" [d3.cpp:73]   --->   Operation 763 'mul' 'mul_ln73_28' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (0.76ns)   --->   Input mux for Operation 764 '%mul_ln104_2 = mul i64 %zext_ln73_1, i64 %zext_ln91'
ST_22 : Operation 764 [1/1] (2.64ns)   --->   "%mul_ln104_2 = mul i64 %zext_ln73_1, i64 %zext_ln91" [d3.cpp:104]   --->   Operation 764 'mul' 'mul_ln104_2' <Predicate = true> <Delay = 2.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 765 [1/1] (1.08ns)   --->   "%add_ln104 = add i64 %mul_ln73_19, i64 %mul_ln84_8" [d3.cpp:104]   --->   Operation 765 'add' 'add_ln104' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 766 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln104_1 = add i64 %add_ln104, i64 %mul_ln84_11" [d3.cpp:104]   --->   Operation 766 'add' 'add_ln104_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 767 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln104_2 = add i64 %add_ln104_1, i64 %mul_ln104_2" [d3.cpp:104]   --->   Operation 767 'add' 'add_ln104_2' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 768 [1/1] (1.08ns)   --->   "%add_ln104_3 = add i64 %mul_ln73_10, i64 %mul_ln72_53" [d3.cpp:104]   --->   Operation 768 'add' 'add_ln104_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 769 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln104_4 = add i64 %mul_ln73_15, i64 %mul_ln73_5" [d3.cpp:104]   --->   Operation 769 'add' 'add_ln104_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 770 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln104_5 = add i64 %add_ln104_4, i64 %mul_ln84_4" [d3.cpp:104]   --->   Operation 770 'add' 'add_ln104_5' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 771 [1/1] (0.00ns)   --->   "%trunc_ln104 = trunc i64 %add_ln104_3" [d3.cpp:104]   --->   Operation 771 'trunc' 'trunc_ln104' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 772 [1/1] (0.00ns)   --->   "%trunc_ln104_1 = trunc i64 %add_ln104_5" [d3.cpp:104]   --->   Operation 772 'trunc' 'trunc_ln104_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 773 [1/1] (0.00ns)   --->   "%trunc_ln104_2 = trunc i64 %add_ln104_2" [d3.cpp:104]   --->   Operation 773 'trunc' 'trunc_ln104_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 774 [1/1] (1.08ns)   --->   "%add_ln104_9 = add i64 %mul_ln104, i64 %mul_ln104_1" [d3.cpp:104]   --->   Operation 774 'add' 'add_ln104_9' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 775 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln104_10 = add i64 %mul_ln72_5, i64 %mul_ln72_26" [d3.cpp:104]   --->   Operation 775 'add' 'add_ln104_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 776 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln104_11 = add i64 %add_ln104_10, i64 %mul_ln72_12" [d3.cpp:104]   --->   Operation 776 'add' 'add_ln104_11' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 777 [1/1] (0.00ns)   --->   "%trunc_ln104_3 = trunc i64 %add_ln104_9" [d3.cpp:104]   --->   Operation 777 'trunc' 'trunc_ln104_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 778 [1/1] (0.00ns)   --->   "%trunc_ln104_4 = trunc i64 %add_ln104_11" [d3.cpp:104]   --->   Operation 778 'trunc' 'trunc_ln104_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 779 [1/1] (1.08ns)   --->   "%add_ln104_13 = add i64 %mul_ln72_19, i64 %mul_ln72_33" [d3.cpp:104]   --->   Operation 779 'add' 'add_ln104_13' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 780 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln104_14 = add i64 %mul_ln72_40, i64 %mul_ln73_28" [d3.cpp:104]   --->   Operation 780 'add' 'add_ln104_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 781 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln104_15 = add i64 %add_ln104_14, i64 %mul_ln72_47" [d3.cpp:104]   --->   Operation 781 'add' 'add_ln104_15' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 782 [1/1] (0.00ns)   --->   "%trunc_ln104_5 = trunc i64 %add_ln104_13" [d3.cpp:104]   --->   Operation 782 'trunc' 'trunc_ln104_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 783 [1/1] (0.00ns)   --->   "%trunc_ln104_6 = trunc i64 %add_ln104_15" [d3.cpp:104]   --->   Operation 783 'trunc' 'trunc_ln104_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 784 [1/1] (1.08ns)   --->   "%add_ln104_16 = add i64 %add_ln104_15, i64 %add_ln104_13" [d3.cpp:104]   --->   Operation 784 'add' 'add_ln104_16' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 785 [1/1] (0.97ns)   --->   "%add_ln104_18 = add i28 %trunc_ln104_6, i28 %trunc_ln104_5" [d3.cpp:104]   --->   Operation 785 'add' 'add_ln104_18' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (0.82ns)   --->   Input mux for Operation 786 '%mul_ln73_29 = mul i64 %zext_ln91, i64 %zext_ln73'
ST_22 : Operation 786 [1/1] (2.59ns)   --->   "%mul_ln73_29 = mul i64 %zext_ln91, i64 %zext_ln73" [d3.cpp:73]   --->   Operation 786 'mul' 'mul_ln73_29' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 787 [1/1] (1.01ns)   --->   "%add_ln103 = add i33 %zext_ln53_17, i33 %zext_ln84_11" [d3.cpp:103]   --->   Operation 787 'add' 'add_ln103' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 788 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i33 %add_ln103" [d3.cpp:103]   --->   Operation 788 'zext' 'zext_ln103' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.76ns)   --->   Input mux for Operation 789 '%mul_ln103_3 = mul i64 %zext_ln73_1, i64 %zext_ln103'
ST_22 : Operation 789 [1/1] (2.64ns)   --->   "%mul_ln103_3 = mul i64 %zext_ln73_1, i64 %zext_ln103" [d3.cpp:103]   --->   Operation 789 'mul' 'mul_ln103_3' <Predicate = true> <Delay = 2.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (0.76ns)   --->   Input mux for Operation 790 '%mul_ln103_4 = mul i64 %zext_ln73_2, i64 %zext_ln94_1'
ST_22 : Operation 790 [1/1] (2.64ns)   --->   "%mul_ln103_4 = mul i64 %zext_ln73_2, i64 %zext_ln94_1" [d3.cpp:103]   --->   Operation 790 'mul' 'mul_ln103_4' <Predicate = true> <Delay = 2.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 791 [1/1] (1.08ns)   --->   "%add_ln103_1 = add i64 %mul_ln103_4, i64 %mul_ln103_3" [d3.cpp:103]   --->   Operation 791 'add' 'add_ln103_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 792 [1/1] (1.08ns)   --->   "%add_ln103_2 = add i64 %mul_ln73_4, i64 %mul_ln72_52" [d3.cpp:103]   --->   Operation 792 'add' 'add_ln103_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (0.76ns)   --->   Input mux for Operation 793 '%mul_ln103_5 = mul i64 %zext_ln73_3, i64 %zext_ln94'
ST_22 : Operation 793 [1/1] (2.64ns)   --->   "%mul_ln103_5 = mul i64 %zext_ln73_3, i64 %zext_ln94" [d3.cpp:103]   --->   Operation 793 'mul' 'mul_ln103_5' <Predicate = true> <Delay = 2.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 794 [1/1] (1.08ns)   --->   "%add_ln103_3 = add i64 %mul_ln103_5, i64 %mul_ln72_46" [d3.cpp:103]   --->   Operation 794 'add' 'add_ln103_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 795 [1/1] (0.00ns)   --->   "%trunc_ln103 = trunc i64 %add_ln103_2" [d3.cpp:103]   --->   Operation 795 'trunc' 'trunc_ln103' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 796 [1/1] (0.00ns)   --->   "%trunc_ln103_1 = trunc i64 %add_ln103_3" [d3.cpp:103]   --->   Operation 796 'trunc' 'trunc_ln103_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 797 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln103_4 = add i64 %add_ln103_3, i64 %add_ln103_2" [d3.cpp:103]   --->   Operation 797 'add' 'add_ln103_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 798 [1/1] (0.00ns)   --->   "%trunc_ln103_2 = trunc i64 %add_ln103_1" [d3.cpp:103]   --->   Operation 798 'trunc' 'trunc_ln103_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 799 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln103_5 = add i28 %trunc_ln103_1, i28 %trunc_ln103" [d3.cpp:103]   --->   Operation 799 'add' 'add_ln103_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 800 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln103_6 = add i64 %add_ln103_4, i64 %add_ln103_1" [d3.cpp:103]   --->   Operation 800 'add' 'add_ln103_6' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 801 [1/1] (1.08ns)   --->   "%add_ln103_7 = add i64 %mul_ln103_2, i64 %mul_ln103_1" [d3.cpp:103]   --->   Operation 801 'add' 'add_ln103_7' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 802 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln103_8 = add i64 %mul_ln103, i64 %mul_ln72_18" [d3.cpp:103]   --->   Operation 802 'add' 'add_ln103_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 803 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln103_9 = add i64 %add_ln103_8, i64 %mul_ln72_4" [d3.cpp:103]   --->   Operation 803 'add' 'add_ln103_9' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 804 [1/1] (0.00ns)   --->   "%trunc_ln103_3 = trunc i64 %add_ln103_7" [d3.cpp:103]   --->   Operation 804 'trunc' 'trunc_ln103_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 805 [1/1] (0.00ns)   --->   "%trunc_ln103_4 = trunc i64 %add_ln103_9" [d3.cpp:103]   --->   Operation 805 'trunc' 'trunc_ln103_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 806 [1/1] (1.08ns)   --->   "%add_ln103_11 = add i64 %mul_ln72_11, i64 %mul_ln72_25" [d3.cpp:103]   --->   Operation 806 'add' 'add_ln103_11' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 807 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln103_12 = add i64 %mul_ln72_32, i64 %mul_ln73_29" [d3.cpp:103]   --->   Operation 807 'add' 'add_ln103_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 808 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln103_13 = add i64 %add_ln103_12, i64 %mul_ln72_39" [d3.cpp:103]   --->   Operation 808 'add' 'add_ln103_13' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 809 [1/1] (0.00ns)   --->   "%trunc_ln103_5 = trunc i64 %add_ln103_11" [d3.cpp:103]   --->   Operation 809 'trunc' 'trunc_ln103_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 810 [1/1] (0.00ns)   --->   "%trunc_ln103_6 = trunc i64 %add_ln103_13" [d3.cpp:103]   --->   Operation 810 'trunc' 'trunc_ln103_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 811 [1/1] (1.08ns)   --->   "%add_ln103_14 = add i64 %add_ln103_13, i64 %add_ln103_11" [d3.cpp:103]   --->   Operation 811 'add' 'add_ln103_14' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 812 [1/1] (0.97ns)   --->   "%add_ln103_16 = add i28 %trunc_ln103_6, i28 %trunc_ln103_5" [d3.cpp:103]   --->   Operation 812 'add' 'add_ln103_16' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 813 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln103_18 = add i28 %add_ln103_5, i28 %trunc_ln103_2" [d3.cpp:103]   --->   Operation 813 'add' 'add_ln103_18' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : [1/1] (0.82ns)   --->   Input mux for Operation 814 '%mul_ln73_30 = mul i64 %zext_ln103, i64 %zext_ln73'
ST_22 : Operation 814 [1/1] (2.59ns)   --->   "%mul_ln73_30 = mul i64 %zext_ln103, i64 %zext_ln73" [d3.cpp:73]   --->   Operation 814 'mul' 'mul_ln73_30' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (0.76ns)   --->   Input mux for Operation 815 '%mul_ln102_4 = mul i64 %zext_ln73_1, i64 %zext_ln94_1'
ST_22 : Operation 815 [1/1] (2.64ns)   --->   "%mul_ln102_4 = mul i64 %zext_ln73_1, i64 %zext_ln94_1" [d3.cpp:102]   --->   Operation 815 'mul' 'mul_ln102_4' <Predicate = true> <Delay = 2.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 816 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln102 = add i64 %mul_ln73_3, i64 %mul_ln84_2" [d3.cpp:102]   --->   Operation 816 'add' 'add_ln102' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 817 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln102_1 = add i64 %add_ln102, i64 %mul_ln102_4" [d3.cpp:102]   --->   Operation 817 'add' 'add_ln102_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 818 [1/1] (1.08ns)   --->   "%add_ln102_2 = add i64 %mul_ln73_8, i64 %mul_ln72_38" [d3.cpp:102]   --->   Operation 818 'add' 'add_ln102_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 819 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln102_3 = add i64 %mul_ln72_51, i64 %mul_ln72_45" [d3.cpp:102]   --->   Operation 819 'add' 'add_ln102_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 820 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln102_4 = add i64 %add_ln102_3, i64 %mul_ln72_31" [d3.cpp:102]   --->   Operation 820 'add' 'add_ln102_4' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 821 [1/1] (0.00ns)   --->   "%trunc_ln102 = trunc i64 %add_ln102_2" [d3.cpp:102]   --->   Operation 821 'trunc' 'trunc_ln102' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 822 [1/1] (0.00ns)   --->   "%trunc_ln102_1 = trunc i64 %add_ln102_4" [d3.cpp:102]   --->   Operation 822 'trunc' 'trunc_ln102_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 823 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln102_5 = add i64 %add_ln102_4, i64 %add_ln102_2" [d3.cpp:102]   --->   Operation 823 'add' 'add_ln102_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 824 [1/1] (0.00ns)   --->   "%trunc_ln102_2 = trunc i64 %add_ln102_1" [d3.cpp:102]   --->   Operation 824 'trunc' 'trunc_ln102_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 825 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln102_6 = add i28 %trunc_ln102_1, i28 %trunc_ln102" [d3.cpp:102]   --->   Operation 825 'add' 'add_ln102_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 826 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln102_7 = add i64 %add_ln102_5, i64 %add_ln102_1" [d3.cpp:102]   --->   Operation 826 'add' 'add_ln102_7' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 827 [1/1] (1.08ns)   --->   "%add_ln102_8 = add i64 %mul_ln102_2, i64 %mul_ln102_3" [d3.cpp:102]   --->   Operation 827 'add' 'add_ln102_8' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 828 [1/1] (1.08ns)   --->   "%add_ln102_9 = add i64 %mul_ln102, i64 %mul_ln102_1" [d3.cpp:102]   --->   Operation 828 'add' 'add_ln102_9' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 829 [1/1] (0.00ns)   --->   "%trunc_ln102_3 = trunc i64 %add_ln102_8" [d3.cpp:102]   --->   Operation 829 'trunc' 'trunc_ln102_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 830 [1/1] (0.00ns)   --->   "%trunc_ln102_4 = trunc i64 %add_ln102_9" [d3.cpp:102]   --->   Operation 830 'trunc' 'trunc_ln102_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 831 [1/1] (1.08ns)   --->   "%add_ln102_11 = add i64 %mul_ln72_10, i64 %mul_ln72_3" [d3.cpp:102]   --->   Operation 831 'add' 'add_ln102_11' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 832 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln102_12 = add i64 %mul_ln72_17, i64 %mul_ln73_30" [d3.cpp:102]   --->   Operation 832 'add' 'add_ln102_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 833 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln102_13 = add i64 %add_ln102_12, i64 %mul_ln72_24" [d3.cpp:102]   --->   Operation 833 'add' 'add_ln102_13' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 834 [1/1] (0.00ns)   --->   "%trunc_ln102_5 = trunc i64 %add_ln102_11" [d3.cpp:102]   --->   Operation 834 'trunc' 'trunc_ln102_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 835 [1/1] (0.00ns)   --->   "%trunc_ln102_6 = trunc i64 %add_ln102_13" [d3.cpp:102]   --->   Operation 835 'trunc' 'trunc_ln102_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 836 [1/1] (1.08ns)   --->   "%add_ln102_14 = add i64 %add_ln102_13, i64 %add_ln102_11" [d3.cpp:102]   --->   Operation 836 'add' 'add_ln102_14' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 837 [1/1] (0.97ns)   --->   "%add_ln102_16 = add i28 %trunc_ln102_6, i28 %trunc_ln102_5" [d3.cpp:102]   --->   Operation 837 'add' 'add_ln102_16' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 838 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln102_18 = add i28 %add_ln102_6, i28 %trunc_ln102_2" [d3.cpp:102]   --->   Operation 838 'add' 'add_ln102_18' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : [1/1] (0.82ns)   --->   Input mux for Operation 839 '%mul_ln73_31 = mul i64 %zext_ln94_1, i64 %zext_ln73'
ST_22 : Operation 839 [1/1] (2.59ns)   --->   "%mul_ln73_31 = mul i64 %zext_ln94_1, i64 %zext_ln73" [d3.cpp:73]   --->   Operation 839 'mul' 'mul_ln73_31' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 840 [1/1] (1.08ns)   --->   "%add_ln101_3 = add i64 %mul_ln72_30, i64 %mul_ln72_23" [d3.cpp:101]   --->   Operation 840 'add' 'add_ln101_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 841 [1/1] (1.08ns)   --->   "%add_ln101_4 = add i64 %mul_ln72_44, i64 %mul_ln72_37" [d3.cpp:101]   --->   Operation 841 'add' 'add_ln101_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 842 [1/1] (0.00ns)   --->   "%trunc_ln101_2 = trunc i64 %add_ln101_3" [d3.cpp:101]   --->   Operation 842 'trunc' 'trunc_ln101_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 843 [1/1] (0.00ns)   --->   "%trunc_ln101_3 = trunc i64 %add_ln101_4" [d3.cpp:101]   --->   Operation 843 'trunc' 'trunc_ln101_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 844 [1/1] (1.08ns)   --->   "%add_ln101_5 = add i64 %add_ln101_4, i64 %add_ln101_3" [d3.cpp:101]   --->   Operation 844 'add' 'add_ln101_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 845 [1/1] (0.97ns)   --->   "%add_ln101_7 = add i28 %trunc_ln101_3, i28 %trunc_ln101_2" [d3.cpp:101]   --->   Operation 845 'add' 'add_ln101_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 846 [1/1] (1.08ns)   --->   "%add_ln101_9 = add i64 %mul_ln101_4, i64 %mul_ln101_3" [d3.cpp:101]   --->   Operation 846 'add' 'add_ln101_9' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 847 [1/1] (1.08ns)   --->   "%add_ln101_10 = add i64 %mul_ln101_1, i64 %mul_ln101_2" [d3.cpp:101]   --->   Operation 847 'add' 'add_ln101_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 848 [1/1] (0.00ns)   --->   "%trunc_ln101_4 = trunc i64 %add_ln101_9" [d3.cpp:101]   --->   Operation 848 'trunc' 'trunc_ln101_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 849 [1/1] (0.00ns)   --->   "%trunc_ln101_5 = trunc i64 %add_ln101_10" [d3.cpp:101]   --->   Operation 849 'trunc' 'trunc_ln101_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 850 [1/1] (1.08ns)   --->   "%add_ln101_12 = add i64 %mul_ln72_2, i64 %mul_ln101" [d3.cpp:101]   --->   Operation 850 'add' 'add_ln101_12' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 851 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln101_13 = add i64 %mul_ln72_9, i64 %mul_ln73_31" [d3.cpp:101]   --->   Operation 851 'add' 'add_ln101_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 852 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln101_14 = add i64 %add_ln101_13, i64 %mul_ln72_16" [d3.cpp:101]   --->   Operation 852 'add' 'add_ln101_14' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 853 [1/1] (0.00ns)   --->   "%trunc_ln101_6 = trunc i64 %add_ln101_12" [d3.cpp:101]   --->   Operation 853 'trunc' 'trunc_ln101_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 854 [1/1] (0.00ns)   --->   "%trunc_ln101_7 = trunc i64 %add_ln101_14" [d3.cpp:101]   --->   Operation 854 'trunc' 'trunc_ln101_7' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 855 [1/1] (1.08ns)   --->   "%add_ln101_15 = add i64 %add_ln101_14, i64 %add_ln101_12" [d3.cpp:101]   --->   Operation 855 'add' 'add_ln101_15' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 856 [1/1] (0.97ns)   --->   "%add_ln101_17 = add i28 %trunc_ln101_7, i28 %trunc_ln101_6" [d3.cpp:101]   --->   Operation 856 'add' 'add_ln101_17' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (0.82ns)   --->   Input mux for Operation 857 '%mul_ln73_32 = mul i64 %zext_ln94, i64 %zext_ln73'
ST_22 : Operation 857 [1/1] (2.59ns)   --->   "%mul_ln73_32 = mul i64 %zext_ln94, i64 %zext_ln73" [d3.cpp:73]   --->   Operation 857 'mul' 'mul_ln73_32' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 858 [1/1] (1.08ns)   --->   "%add_ln100 = add i64 %mul_ln72_49, i64 %mul_ln73_32" [d3.cpp:100]   --->   Operation 858 'add' 'add_ln100' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 859 [1/1] (1.08ns)   --->   "%add_ln100_1 = add i64 %mul_ln72_43, i64 %mul_ln72_36" [d3.cpp:100]   --->   Operation 859 'add' 'add_ln100_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 860 [1/1] (0.00ns)   --->   "%trunc_ln100 = trunc i64 %add_ln100" [d3.cpp:100]   --->   Operation 860 'trunc' 'trunc_ln100' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 861 [1/1] (0.00ns)   --->   "%trunc_ln100_1 = trunc i64 %add_ln100_1" [d3.cpp:100]   --->   Operation 861 'trunc' 'trunc_ln100_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 862 [1/1] (1.08ns)   --->   "%add_ln100_3 = add i64 %mul_ln72_29, i64 %mul_ln72_22" [d3.cpp:100]   --->   Operation 862 'add' 'add_ln100_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 863 [1/1] (0.00ns)   --->   "%trunc_ln100_2 = trunc i64 %add_ln100_3" [d3.cpp:100]   --->   Operation 863 'trunc' 'trunc_ln100_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 864 [1/1] (1.08ns)   --->   "%add_ln100_4 = add i64 %add_ln100_3, i64 %add_ln92_13" [d3.cpp:100]   --->   Operation 864 'add' 'add_ln100_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 865 [1/1] (0.97ns)   --->   "%add_ln100_6 = add i28 %trunc_ln100_2, i28 %trunc_ln92_5" [d3.cpp:100]   --->   Operation 865 'add' 'add_ln100_6' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 866 [1/1] (1.08ns)   --->   "%add_ln100_8 = add i64 %mul_ln100_4, i64 %mul_ln100_3" [d3.cpp:100]   --->   Operation 866 'add' 'add_ln100_8' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 867 [1/1] (1.08ns)   --->   "%add_ln100_9 = add i64 %mul_ln100_5, i64 %mul_ln100_1" [d3.cpp:100]   --->   Operation 867 'add' 'add_ln100_9' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 868 [1/1] (0.00ns)   --->   "%trunc_ln100_3 = trunc i64 %add_ln100_8" [d3.cpp:100]   --->   Operation 868 'trunc' 'trunc_ln100_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 869 [1/1] (0.00ns)   --->   "%trunc_ln100_4 = trunc i64 %add_ln100_9" [d3.cpp:100]   --->   Operation 869 'trunc' 'trunc_ln100_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 870 [1/1] (1.08ns)   --->   "%add_ln100_11 = add i64 %mul_ln100_2, i64 %mul_ln72_1" [d3.cpp:100]   --->   Operation 870 'add' 'add_ln100_11' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 871 [1/1] (1.08ns)   --->   "%add_ln100_12 = add i64 %mul_ln100, i64 %mul_ln73_1" [d3.cpp:100]   --->   Operation 871 'add' 'add_ln100_12' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 872 [1/1] (0.00ns)   --->   "%trunc_ln100_5 = trunc i64 %add_ln100_11" [d3.cpp:100]   --->   Operation 872 'trunc' 'trunc_ln100_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 873 [1/1] (0.00ns)   --->   "%trunc_ln100_6 = trunc i64 %add_ln100_12" [d3.cpp:100]   --->   Operation 873 'trunc' 'trunc_ln100_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 874 [1/1] (1.08ns)   --->   "%add_ln100_13 = add i64 %add_ln100_12, i64 %add_ln100_11" [d3.cpp:100]   --->   Operation 874 'add' 'add_ln100_13' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 875 [1/1] (0.97ns)   --->   "%add_ln100_15 = add i28 %trunc_ln100_6, i28 %trunc_ln100_5" [d3.cpp:100]   --->   Operation 875 'add' 'add_ln100_15' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 876 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln99 = add i64 %add_ln72_21, i64 %mul_ln72_28" [d3.cpp:99]   --->   Operation 876 'add' 'add_ln99' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 877 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln99_1 = add i64 %add_ln99, i64 %mul_ln72_35" [d3.cpp:99]   --->   Operation 877 'add' 'add_ln99_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 878 [1/1] (1.08ns)   --->   "%add_ln99_2 = add i64 %mul_ln72_21, i64 %mul_ln72" [d3.cpp:99]   --->   Operation 878 'add' 'add_ln99_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 879 [1/1] (1.08ns)   --->   "%add_ln99_3 = add i64 %mul_ln72_14, i64 %mul_ln72_7" [d3.cpp:99]   --->   Operation 879 'add' 'add_ln99_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 880 [1/1] (0.00ns)   --->   "%trunc_ln99 = trunc i64 %add_ln99_2" [d3.cpp:99]   --->   Operation 880 'trunc' 'trunc_ln99' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 881 [1/1] (0.00ns)   --->   "%trunc_ln99_1 = trunc i64 %add_ln99_3" [d3.cpp:99]   --->   Operation 881 'trunc' 'trunc_ln99_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 882 [1/1] (0.00ns)   --->   "%trunc_ln99_2 = trunc i64 %add_ln99_1" [d3.cpp:99]   --->   Operation 882 'trunc' 'trunc_ln99_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 883 [1/1] (1.08ns)   --->   "%add_ln99_7 = add i64 %mul_ln99_5, i64 %mul_ln99_4" [d3.cpp:99]   --->   Operation 883 'add' 'add_ln99_7' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 884 [1/1] (1.08ns)   --->   "%add_ln99_8 = add i64 %mul_ln99_6, i64 %mul_ln99_2" [d3.cpp:99]   --->   Operation 884 'add' 'add_ln99_8' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 885 [1/1] (0.00ns)   --->   "%trunc_ln99_3 = trunc i64 %add_ln99_7" [d3.cpp:99]   --->   Operation 885 'trunc' 'trunc_ln99_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 886 [1/1] (0.00ns)   --->   "%trunc_ln99_4 = trunc i64 %add_ln99_8" [d3.cpp:99]   --->   Operation 886 'trunc' 'trunc_ln99_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 887 [1/1] (1.08ns)   --->   "%add_ln99_10 = add i64 %mul_ln99_3, i64 %mul_ln99" [d3.cpp:99]   --->   Operation 887 'add' 'add_ln99_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 888 [1/1] (1.08ns)   --->   "%add_ln99_11 = add i64 %mul_ln99_1, i64 %mul_ln73" [d3.cpp:99]   --->   Operation 888 'add' 'add_ln99_11' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 889 [1/1] (0.00ns)   --->   "%trunc_ln99_5 = trunc i64 %add_ln99_10" [d3.cpp:99]   --->   Operation 889 'trunc' 'trunc_ln99_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 890 [1/1] (0.00ns)   --->   "%trunc_ln99_6 = trunc i64 %add_ln99_11" [d3.cpp:99]   --->   Operation 890 'trunc' 'trunc_ln99_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 891 [1/1] (1.08ns)   --->   "%add_ln99_12 = add i64 %add_ln99_11, i64 %add_ln99_10" [d3.cpp:99]   --->   Operation 891 'add' 'add_ln99_12' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 892 [1/1] (0.97ns)   --->   "%add_ln99_14 = add i28 %trunc_ln99_6, i28 %trunc_ln99_5" [d3.cpp:99]   --->   Operation 892 'add' 'add_ln99_14' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 893 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln115_4 = add i28 %trunc_ln107_11, i28 %trunc_ln107_9" [d3.cpp:115]   --->   Operation 893 'add' 'add_ln115_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 894 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln115_5 = add i28 %add_ln115_4, i28 %trunc_ln107_8" [d3.cpp:115]   --->   Operation 894 'add' 'add_ln115_5' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 895 [1/1] (0.97ns)   --->   "%add_ln115_7 = add i28 %trunc_ln107_3, i28 %trunc_ln107" [d3.cpp:115]   --->   Operation 895 'add' 'add_ln115_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 896 [1/1] (0.97ns)   --->   "%add_ln116_3 = add i28 %trunc_ln107_15, i28 %trunc_ln107_14" [d3.cpp:116]   --->   Operation 896 'add' 'add_ln116_3' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 897 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln116_4 = add i28 %trunc_ln107_17, i28 %trunc_ln107_20" [d3.cpp:116]   --->   Operation 897 'add' 'add_ln116_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 898 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln116_5 = add i28 %add_ln116_4, i28 %trunc_ln107_16" [d3.cpp:116]   --->   Operation 898 'add' 'add_ln116_5' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 899 [1/1] (0.97ns)   --->   "%add_ln117 = add i28 %trunc_ln107_24, i28 %trunc_ln107_23" [d3.cpp:117]   --->   Operation 899 'add' 'add_ln117' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.27>
ST_23 : Operation 900 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp319, i1 0" [d3.cpp:73]   --->   Operation 900 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 901 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln72_5 = add i64 %add_ln72_4, i64 %add_ln72_2" [d3.cpp:72]   --->   Operation 901 'add' 'add_ln72_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 902 [1/1] (0.97ns)   --->   "%add_ln72_6 = add i28 %trunc_ln72_6, i28 %trunc_ln72_5" [d3.cpp:72]   --->   Operation 902 'add' 'add_ln72_6' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 903 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln72_7 = add i64 %add_ln72_5, i64 %add_ln72_1" [d3.cpp:72]   --->   Operation 903 'add' 'add_ln72_7' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 904 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln72_10 = add i64 %add_ln72_9, i64 %add_ln72_8" [d3.cpp:72]   --->   Operation 904 'add' 'add_ln72_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 905 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln72_14 = add i28 %trunc_ln72_9, i28 %trunc_ln72_8" [d3.cpp:72]   --->   Operation 905 'add' 'add_ln72_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 906 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln72_16 = add i64 %add_ln72_13, i64 %add_ln72_10" [d3.cpp:72]   --->   Operation 906 'add' 'add_ln72_16' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 907 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln72_17 = add i28 %add_ln72_6, i28 %trunc_ln72_7" [d3.cpp:72]   --->   Operation 907 'add' 'add_ln72_17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 908 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln72_18 = add i28 %add_ln72_15, i28 %add_ln72_14" [d3.cpp:72]   --->   Operation 908 'add' 'add_ln72_18' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 909 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln72_3 = add i64 %add_ln72_16, i64 %add_ln72_7" [d3.cpp:72]   --->   Operation 909 'add' 'add_ln72_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 910 [1/1] (0.00ns)   --->   "%trunc_ln2 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i27.i1, i27 %trunc_ln72_12, i1 0" [d3.cpp:72]   --->   Operation 910 'bitconcatenate' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 911 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln72_19 = add i28 %add_ln72_18, i28 %add_ln72_17" [d3.cpp:72]   --->   Operation 911 'add' 'add_ln72_19' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 912 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr = add i64 %add_ln72_3, i64 %tmp" [d3.cpp:72]   --->   Operation 912 'add' 'arr' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 913 '%mul_ln91_2 = mul i64 %zext_ln73_5, i64 %zext_ln84_3'
ST_23 : Operation 913 [1/1] (2.10ns)   --->   "%mul_ln91_2 = mul i64 %zext_ln73_5, i64 %zext_ln84_3" [d3.cpp:91]   --->   Operation 913 'mul' 'mul_ln91_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 914 [1/1] (1.08ns)   --->   "%add_ln93_1 = add i64 %mul_ln84_1, i64 %mul_ln72_50" [d3.cpp:93]   --->   Operation 914 'add' 'add_ln93_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 915 [1/1] (0.00ns)   --->   "%trunc_ln93_1 = trunc i64 %add_ln93_1" [d3.cpp:93]   --->   Operation 915 'trunc' 'trunc_ln93_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 916 [1/1] (1.08ns)   --->   "%add_ln93_2 = add i64 %add_ln93_1, i64 %add_ln93" [d3.cpp:93]   --->   Operation 916 'add' 'add_ln93_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 917 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln93_7 = add i28 %trunc_ln93_1, i28 %trunc_ln93" [d3.cpp:93]   --->   Operation 917 'add' 'add_ln93_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 918 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln93_9 = add i64 %add_ln93_6, i64 %add_ln93_2" [d3.cpp:93]   --->   Operation 918 'add' 'add_ln93_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 919 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln93_13 = add i64 %add_ln93_12, i64 %add_ln93_10" [d3.cpp:93]   --->   Operation 919 'add' 'add_ln93_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 920 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln93_18 = add i28 %trunc_ln93_5, i28 %trunc_ln93_4" [d3.cpp:93]   --->   Operation 920 'add' 'add_ln93_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 921 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln93_20 = add i64 %add_ln93_17, i64 %add_ln93_13" [d3.cpp:93]   --->   Operation 921 'add' 'add_ln93_20' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 922 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln93_21 = add i28 %add_ln93_8, i28 %add_ln93_7" [d3.cpp:93]   --->   Operation 922 'add' 'add_ln93_21' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 923 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln93_22 = add i28 %add_ln93_19, i28 %add_ln93_18" [d3.cpp:93]   --->   Operation 923 'add' 'add_ln93_22' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 924 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_3 = add i64 %add_ln93_20, i64 %add_ln93_9" [d3.cpp:93]   --->   Operation 924 'add' 'arr_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 925 [1/1] (1.08ns)   --->   "%add_ln94_2 = add i64 %add_ln94_1, i64 %add_ln94" [d3.cpp:94]   --->   Operation 925 'add' 'add_ln94_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 926 [1/1] (0.97ns)   --->   "%add_ln94_7 = add i28 %trunc_ln94_1, i28 %trunc_ln94" [d3.cpp:94]   --->   Operation 926 'add' 'add_ln94_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 927 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln94_9 = add i64 %add_ln94_6, i64 %add_ln94_2" [d3.cpp:94]   --->   Operation 927 'add' 'add_ln94_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 928 [1/1] (1.08ns)   --->   "%add_ln94_17 = add i64 %add_ln94_16, i64 %add_ln94_12" [d3.cpp:94]   --->   Operation 928 'add' 'add_ln94_17' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 929 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln94_18 = add i28 %add_ln94_8, i28 %add_ln94_7" [d3.cpp:94]   --->   Operation 929 'add' 'add_ln94_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 930 [1/1] (0.97ns)   --->   "%add_ln94_19 = add i28 %trunc_ln94_5, i28 %trunc_ln94_4" [d3.cpp:94]   --->   Operation 930 'add' 'add_ln94_19' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 931 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_4 = add i64 %add_ln94_17, i64 %add_ln94_9" [d3.cpp:94]   --->   Operation 931 'add' 'arr_4' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 932 [1/1] (0.00ns)   --->   "%tmp7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp503, i1 0" [d3.cpp:73]   --->   Operation 932 'bitconcatenate' 'tmp7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 933 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln95_3 = add i64 %add_ln95_1, i64 %add_ln95" [d3.cpp:95]   --->   Operation 933 'add' 'add_ln95_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 934 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln95_7 = add i28 %trunc_ln95_1, i28 %trunc_ln95" [d3.cpp:95]   --->   Operation 934 'add' 'add_ln95_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 935 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln95_9 = add i64 %add_ln95_6, i64 %add_ln95_3" [d3.cpp:95]   --->   Operation 935 'add' 'add_ln95_9' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 936 [1/1] (1.08ns)   --->   "%add_ln95_15 = add i64 %add_ln95_14, i64 %add_ln95_11" [d3.cpp:95]   --->   Operation 936 'add' 'add_ln95_15' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 937 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln95_16 = add i28 %add_ln95_8, i28 %add_ln95_7" [d3.cpp:95]   --->   Operation 937 'add' 'add_ln95_16' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 938 [1/1] (0.97ns)   --->   "%add_ln95_17 = add i28 %trunc_ln95_5, i28 %trunc_ln95_4" [d3.cpp:95]   --->   Operation 938 'add' 'add_ln95_17' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 939 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln95_2 = add i64 %add_ln95_15, i64 %add_ln95_9" [d3.cpp:95]   --->   Operation 939 'add' 'add_ln95_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 940 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_5 = add i64 %add_ln95_2, i64 %tmp7" [d3.cpp:95]   --->   Operation 940 'add' 'arr_5' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 941 [1/1] (0.00ns)   --->   "%tmp9 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp601, i1 0" [d3.cpp:73]   --->   Operation 941 'bitconcatenate' 'tmp9' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 942 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln96_3 = add i64 %add_ln96_2, i64 %add_ln96_1" [d3.cpp:96]   --->   Operation 942 'add' 'add_ln96_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 943 [1/1] (0.97ns)   --->   "%add_ln96_7 = add i28 %trunc_ln96_1, i28 %trunc_ln96" [d3.cpp:96]   --->   Operation 943 'add' 'add_ln96_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 944 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln96_9 = add i64 %add_ln96_6, i64 %add_ln96_3" [d3.cpp:96]   --->   Operation 944 'add' 'add_ln96_9' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 945 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln96_12 = add i64 %add_ln96_11, i64 %add_ln96_10" [d3.cpp:96]   --->   Operation 945 'add' 'add_ln96_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 946 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln96_16 = add i28 %trunc_ln96_5, i28 %trunc_ln96_4" [d3.cpp:96]   --->   Operation 946 'add' 'add_ln96_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 947 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln96_18 = add i64 %add_ln96_15, i64 %add_ln96_12" [d3.cpp:96]   --->   Operation 947 'add' 'add_ln96_18' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 948 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln96_19 = add i28 %add_ln96_8, i28 %add_ln96_7" [d3.cpp:96]   --->   Operation 948 'add' 'add_ln96_19' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 949 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln96_20 = add i28 %add_ln96_17, i28 %add_ln96_16" [d3.cpp:96]   --->   Operation 949 'add' 'add_ln96_20' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 950 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln96 = add i64 %add_ln96_18, i64 %add_ln96_9" [d3.cpp:96]   --->   Operation 950 'add' 'add_ln96' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 951 [1/1] (0.00ns)   --->   "%trunc_ln6 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i27.i1, i27 %trunc_ln96_8, i1 0" [d3.cpp:96]   --->   Operation 951 'bitconcatenate' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 952 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln96_21 = add i28 %add_ln96_20, i28 %add_ln96_19" [d3.cpp:96]   --->   Operation 952 'add' 'add_ln96_21' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 953 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_6 = add i64 %add_ln96, i64 %tmp9" [d3.cpp:96]   --->   Operation 953 'add' 'arr_6' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 954 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln97_8 = add i64 %add_ln97_5, i64 %add_ln97_2" [d3.cpp:97]   --->   Operation 954 'add' 'add_ln97_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 955 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln97_11 = add i64 %add_ln97_10, i64 %add_ln97_9" [d3.cpp:97]   --->   Operation 955 'add' 'add_ln97_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 956 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln97_15 = add i28 %trunc_ln97_5, i28 %trunc_ln97_4" [d3.cpp:97]   --->   Operation 956 'add' 'add_ln97_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 957 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln97_17 = add i64 %add_ln97_14, i64 %add_ln97_11" [d3.cpp:97]   --->   Operation 957 'add' 'add_ln97_17' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 958 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln97_18 = add i28 %add_ln97_7, i28 %add_ln97_6" [d3.cpp:97]   --->   Operation 958 'add' 'add_ln97_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 959 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln97_19 = add i28 %add_ln97_16, i28 %add_ln97_15" [d3.cpp:97]   --->   Operation 959 'add' 'add_ln97_19' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 960 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_7 = add i64 %add_ln97_17, i64 %add_ln97_8" [d3.cpp:97]   --->   Operation 960 'add' 'arr_7' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 961 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln98_8 = add i64 %add_ln98_5, i64 %add_ln98_2" [d3.cpp:98]   --->   Operation 961 'add' 'add_ln98_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 962 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln98_11 = add i64 %add_ln98_10, i64 %add_ln98_9" [d3.cpp:98]   --->   Operation 962 'add' 'add_ln98_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 963 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln98_15 = add i28 %trunc_ln98_5, i28 %trunc_ln98_4" [d3.cpp:98]   --->   Operation 963 'add' 'add_ln98_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 964 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln98_17 = add i64 %add_ln98_14, i64 %add_ln98_11" [d3.cpp:98]   --->   Operation 964 'add' 'add_ln98_17' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 965 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln98_18 = add i28 %add_ln98_7, i28 %add_ln98_6" [d3.cpp:98]   --->   Operation 965 'add' 'add_ln98_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 966 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln98_19 = add i28 %add_ln98_16, i28 %add_ln98_15" [d3.cpp:98]   --->   Operation 966 'add' 'add_ln98_19' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 967 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_8 = add i64 %add_ln98_17, i64 %add_ln98_8" [d3.cpp:98]   --->   Operation 967 'add' 'arr_8' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 968 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %arr_7, i32 28, i32 63" [d3.cpp:107]   --->   Operation 968 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 969 [1/1] (0.00ns)   --->   "%zext_ln107_63 = zext i36 %lshr_ln" [d3.cpp:107]   --->   Operation 969 'zext' 'zext_ln107_63' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 970 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln105_7 = add i64 %add_ln105_6, i64 %add_ln105_4" [d3.cpp:105]   --->   Operation 970 'add' 'add_ln105_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 971 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln105_8 = add i28 %trunc_ln105_1, i28 %trunc_ln105" [d3.cpp:105]   --->   Operation 971 'add' 'add_ln105_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 972 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln105_9 = add i64 %add_ln105_7, i64 %add_ln105_3" [d3.cpp:105]   --->   Operation 972 'add' 'add_ln105_9' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 973 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln105_13 = add i64 %add_ln105_12, i64 %add_ln105_10" [d3.cpp:105]   --->   Operation 973 'add' 'add_ln105_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 974 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln105_21 = add i64 %add_ln105_18, i64 %add_ln105_13" [d3.cpp:105]   --->   Operation 974 'add' 'add_ln105_21' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 975 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln105_22 = add i28 %add_ln105_8, i28 %trunc_ln105_2" [d3.cpp:105]   --->   Operation 975 'add' 'add_ln105_22' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 976 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%arr_24 = add i64 %add_ln105_21, i64 %add_ln105_9" [d3.cpp:105]   --->   Operation 976 'add' 'arr_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 977 [1/1] (0.00ns)   --->   "%trunc_ln107_1 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %arr_7, i32 28, i32 55" [d3.cpp:107]   --->   Operation 977 'partselect' 'trunc_ln107_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 978 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln107_1 = add i28 %add_ln105_23, i28 %add_ln105_22" [d3.cpp:107]   --->   Operation 978 'add' 'add_ln107_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 979 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln107 = add i64 %arr_24, i64 %zext_ln107_63" [d3.cpp:107]   --->   Operation 979 'add' 'add_ln107' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 980 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln107_2 = add i28 %add_ln107_1, i28 %trunc_ln107_1" [d3.cpp:107]   --->   Operation 980 'add' 'add_ln107_2' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 981 [1/1] (0.00ns)   --->   "%lshr_ln107_1 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %arr_8, i32 28, i32 63" [d3.cpp:107]   --->   Operation 981 'partselect' 'lshr_ln107_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 982 [1/1] (0.00ns)   --->   "%zext_ln107 = zext i36 %lshr_ln107_1" [d3.cpp:107]   --->   Operation 982 'zext' 'zext_ln107' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 983 [1/1] (0.00ns)   --->   "%zext_ln107_10 = zext i64 %arr" [d3.cpp:107]   --->   Operation 983 'zext' 'zext_ln107_10' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 984 [1/1] (0.00ns)   --->   "%zext_ln107_11 = zext i36 %lshr_ln" [d3.cpp:107]   --->   Operation 984 'zext' 'zext_ln107_11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 985 [1/1] (0.00ns)   --->   "%trunc_ln107_6 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %arr_8, i32 28, i32 55" [d3.cpp:107]   --->   Operation 985 'partselect' 'trunc_ln107_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 986 [1/1] (0.00ns)   --->   "%zext_ln107_13 = zext i66 %add_ln107_4" [d3.cpp:107]   --->   Operation 986 'zext' 'zext_ln107_13' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 987 [1/1] (0.00ns)   --->   "%zext_ln107_15 = zext i66 %add_ln107_6" [d3.cpp:107]   --->   Operation 987 'zext' 'zext_ln107_15' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 988 [1/1] (1.10ns)   --->   "%add_ln107_44 = add i66 %add_ln107_6, i66 %add_ln107_4" [d3.cpp:107]   --->   Operation 988 'add' 'add_ln107_44' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 989 [1/1] (1.10ns)   --->   "%add_ln107_7 = add i67 %zext_ln107_15, i67 %zext_ln107_13" [d3.cpp:107]   --->   Operation 989 'add' 'add_ln107_7' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 990 [1/1] (0.00ns)   --->   "%trunc_ln107_12 = trunc i66 %add_ln107_44" [d3.cpp:107]   --->   Operation 990 'trunc' 'trunc_ln107_12' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 991 [1/1] (0.00ns)   --->   "%zext_ln107_16 = zext i67 %add_ln107_7" [d3.cpp:107]   --->   Operation 991 'zext' 'zext_ln107_16' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 992 [1/1] (0.00ns)   --->   "%zext_ln107_18 = zext i66 %add_ln107_9" [d3.cpp:107]   --->   Operation 992 'zext' 'zext_ln107_18' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 993 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln107_10 = add i65 %zext_ln107_10, i65 %zext_ln107_11" [d3.cpp:107]   --->   Operation 993 'add' 'add_ln107_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 994 [1/1] (0.82ns) (root node of TernaryAdder)   --->   "%add_ln107_12 = add i65 %add_ln107_10, i65 %zext_ln107" [d3.cpp:107]   --->   Operation 994 'add' 'add_ln107_12' <Predicate = true> <Delay = 0.82> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 995 [1/1] (0.00ns)   --->   "%zext_ln107_19 = zext i65 %add_ln107_12" [d3.cpp:107]   --->   Operation 995 'zext' 'zext_ln107_19' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 996 [1/1] (1.10ns)   --->   "%add_ln107_13 = add i67 %zext_ln107_19, i67 %zext_ln107_18" [d3.cpp:107]   --->   Operation 996 'add' 'add_ln107_13' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 997 [1/1] (0.00ns)   --->   "%trunc_ln107_13 = trunc i67 %add_ln107_13" [d3.cpp:107]   --->   Operation 997 'trunc' 'trunc_ln107_13' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 998 [1/1] (0.00ns)   --->   "%zext_ln107_20 = zext i67 %add_ln107_13" [d3.cpp:107]   --->   Operation 998 'zext' 'zext_ln107_20' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 999 [1/1] (1.09ns)   --->   "%add_ln107_35 = add i56 %trunc_ln107_13, i56 %trunc_ln107_12" [d3.cpp:107]   --->   Operation 999 'add' 'add_ln107_35' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1000 [1/1] (1.10ns)   --->   "%add_ln107_11 = add i68 %zext_ln107_20, i68 %zext_ln107_16" [d3.cpp:107]   --->   Operation 1000 'add' 'add_ln107_11' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1001 [1/1] (0.00ns)   --->   "%trunc_ln107_s = partselect i40 @_ssdm_op_PartSelect.i40.i68.i32.i32, i68 %add_ln107_11, i32 28, i32 67" [d3.cpp:107]   --->   Operation 1001 'partselect' 'trunc_ln107_s' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1002 [1/1] (0.00ns)   --->   "%zext_ln107_21 = zext i40 %trunc_ln107_s" [d3.cpp:107]   --->   Operation 1002 'zext' 'zext_ln107_21' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 1003 '%mul_ln107_9 = mul i64 %zext_ln73_6, i64 %zext_ln84_7'
ST_23 : Operation 1003 [1/1] (2.10ns)   --->   "%mul_ln107_9 = mul i64 %zext_ln73_6, i64 %zext_ln84_7" [d3.cpp:107]   --->   Operation 1003 'mul' 'mul_ln107_9' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1004 [1/1] (0.00ns)   --->   "%zext_ln107_22 = zext i64 %mul_ln107_9" [d3.cpp:107]   --->   Operation 1004 'zext' 'zext_ln107_22' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1005 [1/1] (0.00ns)   --->   "%zext_ln107_29 = zext i64 %arr_6" [d3.cpp:107]   --->   Operation 1005 'zext' 'zext_ln107_29' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1006 [1/1] (0.00ns)   --->   "%trunc_ln107_22 = trunc i64 %mul_ln107_9" [d3.cpp:107]   --->   Operation 1006 'trunc' 'trunc_ln107_22' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1007 [1/1] (0.00ns)   --->   "%trunc_ln107_10 = partselect i28 @_ssdm_op_PartSelect.i28.i56.i32.i32, i56 %add_ln107_35, i32 28, i32 55" [d3.cpp:107]   --->   Operation 1007 'partselect' 'trunc_ln107_10' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1008 [1/1] (1.08ns)   --->   "%add_ln107_18 = add i65 %zext_ln107_29, i65 %zext_ln107_21" [d3.cpp:107]   --->   Operation 1008 'add' 'add_ln107_18' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1009 [1/1] (0.00ns)   --->   "%zext_ln107_34 = zext i65 %add_ln107_18" [d3.cpp:107]   --->   Operation 1009 'zext' 'zext_ln107_34' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1010 [1/1] (1.09ns)   --->   "%add_ln107_20 = add i66 %zext_ln107_34, i66 %zext_ln107_22" [d3.cpp:107]   --->   Operation 1010 'add' 'add_ln107_20' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 1011 '%mul_ln107_16 = mul i64 %zext_ln73_5, i64 %zext_ln84_7'
ST_23 : Operation 1011 [1/1] (2.10ns)   --->   "%mul_ln107_16 = mul i64 %zext_ln73_5, i64 %zext_ln84_7" [d3.cpp:107]   --->   Operation 1011 'mul' 'mul_ln107_16' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1012 [1/1] (0.00ns)   --->   "%zext_ln107_38 = zext i64 %mul_ln107_16" [d3.cpp:107]   --->   Operation 1012 'zext' 'zext_ln107_38' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 1013 '%mul_ln107_17 = mul i64 %zext_ln73_6, i64 %zext_ln84_6'
ST_23 : Operation 1013 [1/1] (2.10ns)   --->   "%mul_ln107_17 = mul i64 %zext_ln73_6, i64 %zext_ln84_6" [d3.cpp:107]   --->   Operation 1013 'mul' 'mul_ln107_17' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1014 [1/1] (0.00ns)   --->   "%zext_ln107_39 = zext i64 %mul_ln107_17" [d3.cpp:107]   --->   Operation 1014 'zext' 'zext_ln107_39' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1015 [1/1] (0.00ns)   --->   "%trunc_ln107_28 = trunc i64 %mul_ln107_17" [d3.cpp:107]   --->   Operation 1015 'trunc' 'trunc_ln107_28' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1016 [1/1] (0.00ns)   --->   "%trunc_ln107_29 = trunc i64 %mul_ln107_16" [d3.cpp:107]   --->   Operation 1016 'trunc' 'trunc_ln107_29' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1017 [1/1] (1.08ns)   --->   "%add_ln107_24 = add i65 %zext_ln107_39, i65 %zext_ln107_38" [d3.cpp:107]   --->   Operation 1017 'add' 'add_ln107_24' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 1018 '%mul_ln107_21 = mul i64 %zext_ln73_4, i64 %zext_ln84_7'
ST_23 : Operation 1018 [1/1] (2.10ns)   --->   "%mul_ln107_21 = mul i64 %zext_ln73_4, i64 %zext_ln84_7" [d3.cpp:107]   --->   Operation 1018 'mul' 'mul_ln107_21' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 1019 '%mul_ln107_22 = mul i64 %zext_ln73_5, i64 %zext_ln84_6'
ST_23 : Operation 1019 [1/1] (2.10ns)   --->   "%mul_ln107_22 = mul i64 %zext_ln73_5, i64 %zext_ln84_6" [d3.cpp:107]   --->   Operation 1019 'mul' 'mul_ln107_22' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1020 [1/1] (0.00ns)   --->   "%zext_ln107_51 = zext i64 %mul_ln107_22" [d3.cpp:107]   --->   Operation 1020 'zext' 'zext_ln107_51' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 1021 '%mul_ln107_23 = mul i64 %zext_ln73_6, i64 %zext_ln84_5'
ST_23 : Operation 1021 [1/1] (2.10ns)   --->   "%mul_ln107_23 = mul i64 %zext_ln73_6, i64 %zext_ln84_5" [d3.cpp:107]   --->   Operation 1021 'mul' 'mul_ln107_23' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1022 [1/1] (0.00ns)   --->   "%zext_ln107_52 = zext i64 %mul_ln107_23" [d3.cpp:107]   --->   Operation 1022 'zext' 'zext_ln107_52' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1023 [1/1] (0.00ns)   --->   "%trunc_ln107_38 = trunc i64 %mul_ln107_23" [d3.cpp:107]   --->   Operation 1023 'trunc' 'trunc_ln107_38' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1024 [1/1] (0.00ns)   --->   "%trunc_ln107_39 = trunc i64 %mul_ln107_22" [d3.cpp:107]   --->   Operation 1024 'trunc' 'trunc_ln107_39' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1025 [1/1] (0.00ns)   --->   "%trunc_ln107_40 = trunc i64 %mul_ln107_21" [d3.cpp:107]   --->   Operation 1025 'trunc' 'trunc_ln107_40' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1026 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln107_28 = add i28 %add_ln94_19, i28 %add_ln94_18" [d3.cpp:107]   --->   Operation 1026 'add' 'add_ln107_28' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1027 [1/1] (1.08ns)   --->   "%add_ln107_30 = add i65 %zext_ln107_51, i65 %zext_ln107_52" [d3.cpp:107]   --->   Operation 1027 'add' 'add_ln107_30' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 1028 '%mul_ln107_24 = mul i64 %zext_ln73_3, i64 %zext_ln84_7'
ST_23 : Operation 1028 [1/1] (2.10ns)   --->   "%mul_ln107_24 = mul i64 %zext_ln73_3, i64 %zext_ln84_7" [d3.cpp:107]   --->   Operation 1028 'mul' 'mul_ln107_24' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1029 [1/1] (0.00ns)   --->   "%trunc_ln107_41 = trunc i64 %mul_ln107_24" [d3.cpp:107]   --->   Operation 1029 'trunc' 'trunc_ln107_41' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1030 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln92_12 = add i64 %add_ln92_11, i64 %add_ln92_9" [d3.cpp:92]   --->   Operation 1030 'add' 'add_ln92_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1031 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln92_17 = add i28 %trunc_ln92_4, i28 %trunc_ln92_3" [d3.cpp:92]   --->   Operation 1031 'add' 'add_ln92_17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1032 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln92_19 = add i64 %add_ln92_16, i64 %add_ln92_12" [d3.cpp:92]   --->   Operation 1032 'add' 'add_ln92_19' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1033 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln92_21 = add i28 %add_ln92_18, i28 %add_ln92_17" [d3.cpp:92]   --->   Operation 1033 'add' 'add_ln92_21' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1034 [1/1] (1.08ns)   --->   "%add_ln91_4 = add i64 %add_ln91_3, i64 %add_ln91_1" [d3.cpp:91]   --->   Operation 1034 'add' 'add_ln91_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (0.76ns)   --->   Input mux for Operation 1035 '%mul_ln91_8 = mul i64 %zext_ln73_6, i64 %zext_ln94_1'
ST_23 : Operation 1035 [1/1] (2.64ns)   --->   "%mul_ln91_8 = mul i64 %zext_ln73_6, i64 %zext_ln94_1" [d3.cpp:91]   --->   Operation 1035 'mul' 'mul_ln91_8' <Predicate = true> <Delay = 2.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1036 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln91_8 = add i64 %add_ln91_7, i64 %mul_ln91_2" [d3.cpp:91]   --->   Operation 1036 'add' 'add_ln91_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1037 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln91_9 = add i64 %add_ln91_8, i64 %mul_ln91_8" [d3.cpp:91]   --->   Operation 1037 'add' 'add_ln91_9' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1038 [1/1] (0.00ns)   --->   "%trunc_ln91_3 = trunc i64 %add_ln91_9" [d3.cpp:91]   --->   Operation 1038 'trunc' 'trunc_ln91_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1039 [1/1] (1.08ns)   --->   "%add_ln91_10 = add i64 %add_ln91_9, i64 %add_ln91_6" [d3.cpp:91]   --->   Operation 1039 'add' 'add_ln91_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1040 [1/1] (0.97ns)   --->   "%add_ln91_11 = add i28 %trunc_ln91_1, i28 %trunc_ln91" [d3.cpp:91]   --->   Operation 1040 'add' 'add_ln91_11' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1041 [1/1] (0.97ns)   --->   "%add_ln91_12 = add i28 %trunc_ln91_3, i28 %trunc_ln91_2" [d3.cpp:91]   --->   Operation 1041 'add' 'add_ln91_12' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1042 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln107_42 = add i28 %add_ln97_19, i28 %add_ln97_18" [d3.cpp:107]   --->   Operation 1042 'add' 'add_ln107_42' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1043 [1/1] (0.00ns)   --->   "%lshr_ln108_1 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln107, i32 28, i32 63" [d3.cpp:108]   --->   Operation 1043 'partselect' 'lshr_ln108_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1044 [1/1] (0.00ns)   --->   "%zext_ln108_3 = zext i36 %lshr_ln108_1" [d3.cpp:108]   --->   Operation 1044 'zext' 'zext_ln108_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1045 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln104_6 = add i64 %add_ln104_5, i64 %add_ln104_3" [d3.cpp:104]   --->   Operation 1045 'add' 'add_ln104_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1046 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln104_7 = add i28 %trunc_ln104_1, i28 %trunc_ln104" [d3.cpp:104]   --->   Operation 1046 'add' 'add_ln104_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1047 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln104_8 = add i64 %add_ln104_6, i64 %add_ln104_2" [d3.cpp:104]   --->   Operation 1047 'add' 'add_ln104_8' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1048 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln104_12 = add i64 %add_ln104_11, i64 %add_ln104_9" [d3.cpp:104]   --->   Operation 1048 'add' 'add_ln104_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1049 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln104_17 = add i28 %trunc_ln104_4, i28 %trunc_ln104_3" [d3.cpp:104]   --->   Operation 1049 'add' 'add_ln104_17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1050 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln104_19 = add i64 %add_ln104_16, i64 %add_ln104_12" [d3.cpp:104]   --->   Operation 1050 'add' 'add_ln104_19' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1051 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln104_20 = add i28 %add_ln104_7, i28 %trunc_ln104_2" [d3.cpp:104]   --->   Operation 1051 'add' 'add_ln104_20' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1052 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln104_21 = add i28 %add_ln104_18, i28 %add_ln104_17" [d3.cpp:104]   --->   Operation 1052 'add' 'add_ln104_21' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1053 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%arr_23 = add i64 %add_ln104_19, i64 %add_ln104_8" [d3.cpp:104]   --->   Operation 1053 'add' 'arr_23' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1054 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln107, i32 28, i32 55" [d3.cpp:108]   --->   Operation 1054 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1055 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln108_3 = add i28 %add_ln104_21, i28 %add_ln104_20" [d3.cpp:108]   --->   Operation 1055 'add' 'add_ln108_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1056 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln108_1 = add i64 %arr_23, i64 %zext_ln108_3" [d3.cpp:108]   --->   Operation 1056 'add' 'add_ln108_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1057 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln108_2 = add i28 %add_ln108_3, i28 %trunc_ln" [d3.cpp:108]   --->   Operation 1057 'add' 'add_ln108_2' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1058 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln108_1, i32 28, i32 63" [d3.cpp:109]   --->   Operation 1058 'partselect' 'lshr_ln2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1059 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i36 %lshr_ln2" [d3.cpp:109]   --->   Operation 1059 'zext' 'zext_ln109' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1060 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln103_10 = add i64 %add_ln103_9, i64 %add_ln103_7" [d3.cpp:103]   --->   Operation 1060 'add' 'add_ln103_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1061 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln103_15 = add i28 %trunc_ln103_4, i28 %trunc_ln103_3" [d3.cpp:103]   --->   Operation 1061 'add' 'add_ln103_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1062 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln103_17 = add i64 %add_ln103_14, i64 %add_ln103_10" [d3.cpp:103]   --->   Operation 1062 'add' 'add_ln103_17' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1063 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln103_19 = add i28 %add_ln103_16, i28 %add_ln103_15" [d3.cpp:103]   --->   Operation 1063 'add' 'add_ln103_19' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1064 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%arr_22 = add i64 %add_ln103_17, i64 %add_ln103_6" [d3.cpp:103]   --->   Operation 1064 'add' 'arr_22' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1065 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln108_1, i32 28, i32 55" [d3.cpp:109]   --->   Operation 1065 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1066 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln109_1 = add i28 %add_ln103_19, i28 %add_ln103_18" [d3.cpp:109]   --->   Operation 1066 'add' 'add_ln109_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1067 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln109 = add i64 %arr_22, i64 %zext_ln109" [d3.cpp:109]   --->   Operation 1067 'add' 'add_ln109' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1068 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_2 = add i28 %add_ln109_1, i28 %trunc_ln1" [d3.cpp:109]   --->   Operation 1068 'add' 'out1_w_2' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1069 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln109, i32 28, i32 63" [d3.cpp:110]   --->   Operation 1069 'partselect' 'lshr_ln3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1070 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i36 %lshr_ln3" [d3.cpp:110]   --->   Operation 1070 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1071 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln102_10 = add i64 %add_ln102_9, i64 %add_ln102_8" [d3.cpp:102]   --->   Operation 1071 'add' 'add_ln102_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1072 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln102_15 = add i28 %trunc_ln102_4, i28 %trunc_ln102_3" [d3.cpp:102]   --->   Operation 1072 'add' 'add_ln102_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1073 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln102_17 = add i64 %add_ln102_14, i64 %add_ln102_10" [d3.cpp:102]   --->   Operation 1073 'add' 'add_ln102_17' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1074 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln102_19 = add i28 %add_ln102_16, i28 %add_ln102_15" [d3.cpp:102]   --->   Operation 1074 'add' 'add_ln102_19' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1075 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%arr_21 = add i64 %add_ln102_17, i64 %add_ln102_7" [d3.cpp:102]   --->   Operation 1075 'add' 'arr_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1076 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln109, i32 28, i32 55" [d3.cpp:110]   --->   Operation 1076 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1077 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln110_1 = add i28 %add_ln102_19, i28 %add_ln102_18" [d3.cpp:110]   --->   Operation 1077 'add' 'add_ln110_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1078 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln110 = add i64 %arr_21, i64 %zext_ln110" [d3.cpp:110]   --->   Operation 1078 'add' 'add_ln110' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1079 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_3 = add i28 %add_ln110_1, i28 %trunc_ln3" [d3.cpp:110]   --->   Operation 1079 'add' 'out1_w_3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1080 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln110, i32 28, i32 63" [d3.cpp:111]   --->   Operation 1080 'partselect' 'lshr_ln4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1081 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i36 %lshr_ln4" [d3.cpp:111]   --->   Operation 1081 'zext' 'zext_ln111' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1082 [1/1] (1.08ns)   --->   "%add_ln101 = add i64 %mul_ln84_1, i64 %mul_ln73_2" [d3.cpp:101]   --->   Operation 1082 'add' 'add_ln101' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1083 [1/1] (1.08ns)   --->   "%add_ln101_1 = add i64 %mul_ln73_7, i64 %mul_ln72_50" [d3.cpp:101]   --->   Operation 1083 'add' 'add_ln101_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1084 [1/1] (0.00ns)   --->   "%trunc_ln101 = trunc i64 %add_ln101" [d3.cpp:101]   --->   Operation 1084 'trunc' 'trunc_ln101' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1085 [1/1] (0.00ns)   --->   "%trunc_ln101_1 = trunc i64 %add_ln101_1" [d3.cpp:101]   --->   Operation 1085 'trunc' 'trunc_ln101_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1086 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln101_2 = add i64 %add_ln101_1, i64 %add_ln101" [d3.cpp:101]   --->   Operation 1086 'add' 'add_ln101_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1087 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln101_6 = add i28 %trunc_ln101_1, i28 %trunc_ln101" [d3.cpp:101]   --->   Operation 1087 'add' 'add_ln101_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1088 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln101_8 = add i64 %add_ln101_5, i64 %add_ln101_2" [d3.cpp:101]   --->   Operation 1088 'add' 'add_ln101_8' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1089 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln101_11 = add i64 %add_ln101_10, i64 %add_ln101_9" [d3.cpp:101]   --->   Operation 1089 'add' 'add_ln101_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1090 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln101_16 = add i28 %trunc_ln101_5, i28 %trunc_ln101_4" [d3.cpp:101]   --->   Operation 1090 'add' 'add_ln101_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1091 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln101_18 = add i64 %add_ln101_15, i64 %add_ln101_11" [d3.cpp:101]   --->   Operation 1091 'add' 'add_ln101_18' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1092 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln101_19 = add i28 %add_ln101_7, i28 %add_ln101_6" [d3.cpp:101]   --->   Operation 1092 'add' 'add_ln101_19' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1093 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln101_20 = add i28 %add_ln101_17, i28 %add_ln101_16" [d3.cpp:101]   --->   Operation 1093 'add' 'add_ln101_20' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1094 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%arr_20 = add i64 %add_ln101_18, i64 %add_ln101_8" [d3.cpp:101]   --->   Operation 1094 'add' 'arr_20' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1095 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln110, i32 28, i32 55" [d3.cpp:111]   --->   Operation 1095 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1096 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln111_1 = add i28 %add_ln101_20, i28 %add_ln101_19" [d3.cpp:111]   --->   Operation 1096 'add' 'add_ln111_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1097 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln111 = add i64 %arr_20, i64 %zext_ln111" [d3.cpp:111]   --->   Operation 1097 'add' 'add_ln111' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1098 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_4 = add i28 %add_ln111_1, i28 %trunc_ln4" [d3.cpp:111]   --->   Operation 1098 'add' 'out1_w_4' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1099 [1/1] (0.00ns)   --->   "%lshr_ln5 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln111, i32 28, i32 63" [d3.cpp:112]   --->   Operation 1099 'partselect' 'lshr_ln5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1100 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i36 %lshr_ln5" [d3.cpp:112]   --->   Operation 1100 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1101 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln100_2 = add i64 %add_ln100_1, i64 %add_ln100" [d3.cpp:100]   --->   Operation 1101 'add' 'add_ln100_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1102 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln100_5 = add i28 %trunc_ln100_1, i28 %trunc_ln100" [d3.cpp:100]   --->   Operation 1102 'add' 'add_ln100_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1103 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln100_7 = add i64 %add_ln100_4, i64 %add_ln100_2" [d3.cpp:100]   --->   Operation 1103 'add' 'add_ln100_7' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1104 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln100_10 = add i64 %add_ln100_9, i64 %add_ln100_8" [d3.cpp:100]   --->   Operation 1104 'add' 'add_ln100_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1105 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln100_14 = add i28 %trunc_ln100_4, i28 %trunc_ln100_3" [d3.cpp:100]   --->   Operation 1105 'add' 'add_ln100_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1106 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln100_16 = add i64 %add_ln100_13, i64 %add_ln100_10" [d3.cpp:100]   --->   Operation 1106 'add' 'add_ln100_16' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1107 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln100_17 = add i28 %add_ln100_6, i28 %add_ln100_5" [d3.cpp:100]   --->   Operation 1107 'add' 'add_ln100_17' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1108 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln100_18 = add i28 %add_ln100_15, i28 %add_ln100_14" [d3.cpp:100]   --->   Operation 1108 'add' 'add_ln100_18' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1109 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%arr_19 = add i64 %add_ln100_16, i64 %add_ln100_7" [d3.cpp:100]   --->   Operation 1109 'add' 'arr_19' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1110 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln111, i32 28, i32 55" [d3.cpp:112]   --->   Operation 1110 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1111 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln112_1 = add i28 %add_ln100_18, i28 %add_ln100_17" [d3.cpp:112]   --->   Operation 1111 'add' 'add_ln112_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1112 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln112 = add i64 %arr_19, i64 %zext_ln112" [d3.cpp:112]   --->   Operation 1112 'add' 'add_ln112' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1113 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_5 = add i28 %add_ln112_1, i28 %trunc_ln7" [d3.cpp:112]   --->   Operation 1113 'add' 'out1_w_5' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1114 [1/1] (0.00ns)   --->   "%lshr_ln6 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln112, i32 28, i32 63" [d3.cpp:113]   --->   Operation 1114 'partselect' 'lshr_ln6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1115 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln99_4 = add i64 %add_ln99_3, i64 %add_ln99_2" [d3.cpp:99]   --->   Operation 1115 'add' 'add_ln99_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1116 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln99_5 = add i28 %trunc_ln99_1, i28 %trunc_ln99" [d3.cpp:99]   --->   Operation 1116 'add' 'add_ln99_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1117 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln99_6 = add i64 %add_ln99_4, i64 %add_ln99_1" [d3.cpp:99]   --->   Operation 1117 'add' 'add_ln99_6' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1118 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln99_9 = add i64 %add_ln99_8, i64 %add_ln99_7" [d3.cpp:99]   --->   Operation 1118 'add' 'add_ln99_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1119 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln99_13 = add i28 %trunc_ln99_4, i28 %trunc_ln99_3" [d3.cpp:99]   --->   Operation 1119 'add' 'add_ln99_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1120 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln99_15 = add i64 %add_ln99_12, i64 %add_ln99_9" [d3.cpp:99]   --->   Operation 1120 'add' 'add_ln99_15' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1121 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln99_16 = add i28 %add_ln99_5, i28 %trunc_ln99_2" [d3.cpp:99]   --->   Operation 1121 'add' 'add_ln99_16' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1122 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln99_17 = add i28 %add_ln99_14, i28 %add_ln99_13" [d3.cpp:99]   --->   Operation 1122 'add' 'add_ln99_17' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1123 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln112, i32 28, i32 55" [d3.cpp:113]   --->   Operation 1123 'partselect' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1124 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_1 = add i28 %add_ln99_17, i28 %add_ln99_16" [d3.cpp:113]   --->   Operation 1124 'add' 'add_ln113_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1125 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_6 = add i28 %add_ln113_1, i28 %trunc_ln8" [d3.cpp:113]   --->   Operation 1125 'add' 'out1_w_6' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1126 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln114 = add i28 %add_ln98_19, i28 %add_ln98_18" [d3.cpp:114]   --->   Operation 1126 'add' 'add_ln114' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1127 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln115_1 = add i28 %add_ln72_19, i28 %trunc_ln107_6" [d3.cpp:115]   --->   Operation 1127 'add' 'add_ln115_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1128 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln115_2 = add i28 %add_ln115_1, i28 %trunc_ln2" [d3.cpp:115]   --->   Operation 1128 'add' 'add_ln115_2' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1129 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln115_6 = add i28 %add_ln115_5, i28 %add_ln115_2" [d3.cpp:115]   --->   Operation 1129 'add' 'add_ln115_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1130 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln115_8 = add i28 %add_ln115_7, i28 %trunc_ln107_2" [d3.cpp:115]   --->   Operation 1130 'add' 'add_ln115_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1131 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln115_9 = add i28 %trunc_ln107_4, i28 %trunc_ln107_7" [d3.cpp:115]   --->   Operation 1131 'add' 'add_ln115_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1132 [1/1] (0.97ns)   --->   "%add_ln115_10 = add i28 %trunc_ln107_5, i28 %trunc_ln107_1" [d3.cpp:115]   --->   Operation 1132 'add' 'add_ln115_10' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1133 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln115_11 = add i28 %add_ln115_10, i28 %add_ln115_9" [d3.cpp:115]   --->   Operation 1133 'add' 'add_ln115_11' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1134 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln115_12 = add i28 %add_ln115_11, i28 %add_ln115_8" [d3.cpp:115]   --->   Operation 1134 'add' 'add_ln115_12' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1135 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln115_3 = add i28 %add_ln115_12, i28 %add_ln115_6" [d3.cpp:115]   --->   Operation 1135 'add' 'add_ln115_3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1136 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln116_6 = add i28 %add_ln116_5, i28 %add_ln116_3" [d3.cpp:116]   --->   Operation 1136 'add' 'add_ln116_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1137 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln116_7 = add i28 %trunc_ln107_21, i28 %trunc_ln107_22" [d3.cpp:116]   --->   Operation 1137 'add' 'add_ln116_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1138 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln116_8 = add i28 %add_ln96_21, i28 %trunc_ln107_10" [d3.cpp:116]   --->   Operation 1138 'add' 'add_ln116_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1139 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln116_9 = add i28 %add_ln116_8, i28 %trunc_ln6" [d3.cpp:116]   --->   Operation 1139 'add' 'add_ln116_9' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1140 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln116_10 = add i28 %add_ln116_9, i28 %add_ln116_7" [d3.cpp:116]   --->   Operation 1140 'add' 'add_ln116_10' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1141 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln116_2 = add i28 %add_ln116_10, i28 %add_ln116_6" [d3.cpp:116]   --->   Operation 1141 'add' 'add_ln116_2' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1142 [1/1] (0.97ns)   --->   "%add_ln117_1 = add i28 %trunc_ln107_27, i28 %trunc_ln107_28" [d3.cpp:117]   --->   Operation 1142 'add' 'add_ln117_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.92>
ST_24 : Operation 1143 [1/1] (0.00ns)   --->   "%trunc_ln5 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i27.i1, i27 %trunc_ln95_6, i1 0" [d3.cpp:95]   --->   Operation 1143 'bitconcatenate' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1144 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln95_18 = add i28 %add_ln95_17, i28 %add_ln95_16" [d3.cpp:95]   --->   Operation 1144 'add' 'add_ln95_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1145 [1/1] (0.00ns)   --->   "%zext_ln107_32 = zext i66 %add_ln107_16" [d3.cpp:107]   --->   Operation 1145 'zext' 'zext_ln107_32' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1146 [1/1] (0.00ns)   --->   "%zext_ln107_33 = zext i65 %add_ln107_17" [d3.cpp:107]   --->   Operation 1146 'zext' 'zext_ln107_33' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1147 [1/1] (0.00ns)   --->   "%zext_ln107_35 = zext i66 %add_ln107_20" [d3.cpp:107]   --->   Operation 1147 'zext' 'zext_ln107_35' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1148 [1/1] (1.10ns)   --->   "%add_ln107_21 = add i67 %zext_ln107_35, i67 %zext_ln107_33" [d3.cpp:107]   --->   Operation 1148 'add' 'add_ln107_21' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1149 [1/1] (0.00ns)   --->   "%zext_ln107_36 = zext i67 %add_ln107_21" [d3.cpp:107]   --->   Operation 1149 'zext' 'zext_ln107_36' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1150 [1/1] (1.10ns)   --->   "%add_ln107_19 = add i68 %zext_ln107_36, i68 %zext_ln107_32" [d3.cpp:107]   --->   Operation 1150 'add' 'add_ln107_19' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1151 [1/1] (0.00ns)   --->   "%trunc_ln107_18 = partselect i40 @_ssdm_op_PartSelect.i40.i68.i32.i32, i68 %add_ln107_19, i32 28, i32 67" [d3.cpp:107]   --->   Operation 1151 'partselect' 'trunc_ln107_18' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1152 [1/1] (0.00ns)   --->   "%zext_ln107_37 = zext i40 %trunc_ln107_18" [d3.cpp:107]   --->   Operation 1152 'zext' 'zext_ln107_37' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1153 [1/1] (0.00ns)   --->   "%zext_ln107_43 = zext i64 %arr_5" [d3.cpp:107]   --->   Operation 1153 'zext' 'zext_ln107_43' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1154 [1/1] (0.00ns)   --->   "%trunc_ln107_19 = partselect i28 @_ssdm_op_PartSelect.i28.i68.i32.i32, i68 %add_ln107_19, i32 28, i32 55" [d3.cpp:107]   --->   Operation 1154 'partselect' 'trunc_ln107_19' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1155 [1/1] (0.00ns)   --->   "%zext_ln107_45 = zext i66 %add_ln107_23" [d3.cpp:107]   --->   Operation 1155 'zext' 'zext_ln107_45' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1156 [1/1] (0.00ns)   --->   "%zext_ln107_46 = zext i65 %add_ln107_24" [d3.cpp:107]   --->   Operation 1156 'zext' 'zext_ln107_46' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1157 [1/1] (1.08ns)   --->   "%add_ln107_26 = add i65 %zext_ln107_43, i65 %zext_ln107_37" [d3.cpp:107]   --->   Operation 1157 'add' 'add_ln107_26' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1158 [1/1] (0.00ns)   --->   "%zext_ln107_47 = zext i65 %add_ln107_26" [d3.cpp:107]   --->   Operation 1158 'zext' 'zext_ln107_47' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1159 [1/1] (1.09ns)   --->   "%add_ln107_45 = add i65 %add_ln107_26, i65 %add_ln107_24" [d3.cpp:107]   --->   Operation 1159 'add' 'add_ln107_45' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1160 [1/1] (1.09ns)   --->   "%add_ln107_27 = add i66 %zext_ln107_47, i66 %zext_ln107_46" [d3.cpp:107]   --->   Operation 1160 'add' 'add_ln107_27' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1161 [1/1] (0.00ns)   --->   "%trunc_ln107_37 = trunc i65 %add_ln107_45" [d3.cpp:107]   --->   Operation 1161 'trunc' 'trunc_ln107_37' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1162 [1/1] (0.00ns)   --->   "%zext_ln107_48 = zext i66 %add_ln107_27" [d3.cpp:107]   --->   Operation 1162 'zext' 'zext_ln107_48' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1163 [1/1] (1.09ns)   --->   "%add_ln107_43 = add i56 %trunc_ln107_37, i56 %trunc_ln107_32" [d3.cpp:107]   --->   Operation 1163 'add' 'add_ln107_43' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1164 [1/1] (1.10ns)   --->   "%add_ln107_25 = add i67 %zext_ln107_48, i67 %zext_ln107_45" [d3.cpp:107]   --->   Operation 1164 'add' 'add_ln107_25' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1165 [1/1] (0.00ns)   --->   "%trunc_ln107_25 = partselect i39 @_ssdm_op_PartSelect.i39.i67.i32.i32, i67 %add_ln107_25, i32 28, i32 66" [d3.cpp:107]   --->   Operation 1165 'partselect' 'trunc_ln107_25' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1166 [1/1] (0.00ns)   --->   "%zext_ln107_49 = zext i39 %trunc_ln107_25" [d3.cpp:107]   --->   Operation 1166 'zext' 'zext_ln107_49' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1167 [1/1] (0.00ns)   --->   "%zext_ln107_53 = zext i64 %arr_4" [d3.cpp:107]   --->   Operation 1167 'zext' 'zext_ln107_53' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1168 [1/1] (0.00ns)   --->   "%trunc_ln107_26 = partselect i28 @_ssdm_op_PartSelect.i28.i56.i32.i32, i56 %add_ln107_43, i32 28, i32 55" [d3.cpp:107]   --->   Operation 1168 'partselect' 'trunc_ln107_26' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1169 [1/1] (1.08ns)   --->   "%add_ln107_36 = add i65 %zext_ln107_53, i65 %zext_ln107_49" [d3.cpp:107]   --->   Operation 1169 'add' 'add_ln107_36' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1170 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i36 %lshr_ln6" [d3.cpp:113]   --->   Operation 1170 'zext' 'zext_ln113' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1171 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%arr_18 = add i64 %add_ln99_15, i64 %add_ln99_6" [d3.cpp:99]   --->   Operation 1171 'add' 'arr_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1172 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113 = add i64 %arr_18, i64 %zext_ln113" [d3.cpp:113]   --->   Operation 1172 'add' 'add_ln113' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1173 [1/1] (0.00ns)   --->   "%trunc_ln114_2 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln113, i32 28, i32 63" [d3.cpp:114]   --->   Operation 1173 'partselect' 'trunc_ln114_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1174 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i36 %trunc_ln114_2" [d3.cpp:114]   --->   Operation 1174 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1175 [1/1] (0.00ns)   --->   "%trunc_ln114_1 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln113, i32 28, i32 55" [d3.cpp:114]   --->   Operation 1175 'partselect' 'trunc_ln114_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1176 [1/1] (0.97ns)   --->   "%out1_w_7 = add i28 %trunc_ln114_1, i28 %add_ln114" [d3.cpp:114]   --->   Operation 1176 'add' 'out1_w_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1177 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i28 %add_ln114" [d3.cpp:115]   --->   Operation 1177 'zext' 'zext_ln115' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1178 [1/1] (1.02ns)   --->   "%add_ln115 = add i37 %zext_ln114, i37 %zext_ln115" [d3.cpp:115]   --->   Operation 1178 'add' 'add_ln115' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1179 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i9 @_ssdm_op_PartSelect.i9.i37.i32.i32, i37 %add_ln115, i32 28, i32 36" [d3.cpp:115]   --->   Operation 1179 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1180 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln117_2 = add i28 %add_ln117_1, i28 %add_ln117" [d3.cpp:117]   --->   Operation 1180 'add' 'add_ln117_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1181 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln117_3 = add i28 %trunc_ln107_29, i28 %trunc_ln5" [d3.cpp:117]   --->   Operation 1181 'add' 'add_ln117_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1182 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln117_4 = add i28 %add_ln95_18, i28 %trunc_ln107_19" [d3.cpp:117]   --->   Operation 1182 'add' 'add_ln117_4' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1183 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln117_5 = add i28 %add_ln117_4, i28 %add_ln117_3" [d3.cpp:117]   --->   Operation 1183 'add' 'add_ln117_5' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1184 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_10 = add i28 %add_ln117_5, i28 %add_ln117_2" [d3.cpp:117]   --->   Operation 1184 'add' 'out1_w_10' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1185 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln118 = add i28 %trunc_ln107_39, i28 %trunc_ln107_38" [d3.cpp:118]   --->   Operation 1185 'add' 'add_ln118' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1186 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln118_1 = add i28 %add_ln107_28, i28 %trunc_ln107_26" [d3.cpp:118]   --->   Operation 1186 'add' 'add_ln118_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1187 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln118_2 = add i28 %add_ln118_1, i28 %trunc_ln107_40" [d3.cpp:118]   --->   Operation 1187 'add' 'add_ln118_2' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1188 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_11 = add i28 %add_ln118_2, i28 %add_ln118" [d3.cpp:118]   --->   Operation 1188 'add' 'out1_w_11' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 1189 [1/1] (0.00ns)   --->   "%zext_ln107_50 = zext i64 %mul_ln107_21" [d3.cpp:107]   --->   Operation 1189 'zext' 'zext_ln107_50' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1190 [1/1] (0.00ns)   --->   "%zext_ln107_54 = zext i65 %add_ln107_30" [d3.cpp:107]   --->   Operation 1190 'zext' 'zext_ln107_54' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1191 [1/1] (0.00ns)   --->   "%zext_ln107_55 = zext i65 %add_ln107_36" [d3.cpp:107]   --->   Operation 1191 'zext' 'zext_ln107_55' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1192 [1/1] (1.09ns)   --->   "%add_ln107_37 = add i66 %zext_ln107_55, i66 %zext_ln107_50" [d3.cpp:107]   --->   Operation 1192 'add' 'add_ln107_37' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1193 [1/1] (0.00ns)   --->   "%zext_ln107_56 = zext i66 %add_ln107_37" [d3.cpp:107]   --->   Operation 1193 'zext' 'zext_ln107_56' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1194 [1/1] (1.10ns)   --->   "%add_ln107_29 = add i67 %zext_ln107_56, i67 %zext_ln107_54" [d3.cpp:107]   --->   Operation 1194 'add' 'add_ln107_29' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1195 [1/1] (0.00ns)   --->   "%trunc_ln107_30 = partselect i39 @_ssdm_op_PartSelect.i39.i67.i32.i32, i67 %add_ln107_29, i32 28, i32 66" [d3.cpp:107]   --->   Operation 1195 'partselect' 'trunc_ln107_30' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1196 [1/1] (0.00ns)   --->   "%zext_ln107_57 = zext i39 %trunc_ln107_30" [d3.cpp:107]   --->   Operation 1196 'zext' 'zext_ln107_57' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1197 [1/1] (0.00ns)   --->   "%zext_ln107_58 = zext i64 %mul_ln107_24" [d3.cpp:107]   --->   Operation 1197 'zext' 'zext_ln107_58' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1198 [1/1] (0.00ns)   --->   "%zext_ln107_59 = zext i64 %arr_3" [d3.cpp:107]   --->   Operation 1198 'zext' 'zext_ln107_59' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1199 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln107_38 = add i28 %add_ln93_22, i28 %add_ln93_21" [d3.cpp:107]   --->   Operation 1199 'add' 'add_ln107_38' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1200 [1/1] (0.00ns)   --->   "%trunc_ln107_31 = partselect i28 @_ssdm_op_PartSelect.i28.i67.i32.i32, i67 %add_ln107_29, i32 28, i32 55" [d3.cpp:107]   --->   Operation 1200 'partselect' 'trunc_ln107_31' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1201 [1/1] (1.08ns)   --->   "%add_ln107_39 = add i65 %zext_ln107_58, i65 %zext_ln107_57" [d3.cpp:107]   --->   Operation 1201 'add' 'add_ln107_39' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1202 [1/1] (0.00ns)   --->   "%zext_ln107_60 = zext i65 %add_ln107_39" [d3.cpp:107]   --->   Operation 1202 'zext' 'zext_ln107_60' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1203 [1/1] (1.09ns)   --->   "%add_ln107_31 = add i66 %zext_ln107_60, i66 %zext_ln107_59" [d3.cpp:107]   --->   Operation 1203 'add' 'add_ln107_31' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1204 [1/1] (0.00ns)   --->   "%tmp_s = partselect i38 @_ssdm_op_PartSelect.i38.i66.i32.i32, i66 %add_ln107_31, i32 28, i32 65" [d3.cpp:107]   --->   Operation 1204 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1205 [1/1] (0.00ns)   --->   "%zext_ln107_64 = zext i38 %tmp_s" [d3.cpp:107]   --->   Operation 1205 'zext' 'zext_ln107_64' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1206 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%arr_17 = add i64 %add_ln92_19, i64 %add_ln92_8" [d3.cpp:92]   --->   Operation 1206 'add' 'arr_17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1207 [1/1] (0.00ns)   --->   "%trunc_ln107_33 = partselect i28 @_ssdm_op_PartSelect.i28.i66.i32.i32, i66 %add_ln107_31, i32 28, i32 55" [d3.cpp:107]   --->   Operation 1207 'partselect' 'trunc_ln107_33' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1208 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln107_40 = add i28 %add_ln92_21, i28 %add_ln92_20" [d3.cpp:107]   --->   Operation 1208 'add' 'add_ln107_40' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1209 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln107_32 = add i64 %arr_17, i64 %zext_ln107_64" [d3.cpp:107]   --->   Operation 1209 'add' 'add_ln107_32' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1210 [1/1] (0.00ns)   --->   "%lshr_ln107_7 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln107_32, i32 28, i32 63" [d3.cpp:107]   --->   Operation 1210 'partselect' 'lshr_ln107_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1211 [1/1] (0.00ns)   --->   "%zext_ln107_65 = zext i36 %lshr_ln107_7" [d3.cpp:107]   --->   Operation 1211 'zext' 'zext_ln107_65' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1212 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%arr_16 = add i64 %add_ln91_10, i64 %add_ln91_4" [d3.cpp:91]   --->   Operation 1212 'add' 'arr_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1213 [1/1] (0.00ns)   --->   "%trunc_ln107_34 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln107_32, i32 28, i32 55" [d3.cpp:107]   --->   Operation 1213 'partselect' 'trunc_ln107_34' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1214 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln107_41 = add i28 %add_ln91_12, i28 %add_ln91_11" [d3.cpp:107]   --->   Operation 1214 'add' 'add_ln107_41' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1215 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln107_33 = add i64 %arr_16, i64 %zext_ln107_65" [d3.cpp:107]   --->   Operation 1215 'add' 'add_ln107_33' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1216 [1/1] (0.00ns)   --->   "%trunc_ln107_35 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln107_33, i32 28, i32 63" [d3.cpp:107]   --->   Operation 1216 'partselect' 'trunc_ln107_35' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1217 [1/1] (0.00ns)   --->   "%zext_ln107_61 = zext i36 %trunc_ln107_35" [d3.cpp:107]   --->   Operation 1217 'zext' 'zext_ln107_61' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1218 [1/1] (0.00ns)   --->   "%zext_ln107_62 = zext i28 %add_ln107_42" [d3.cpp:107]   --->   Operation 1218 'zext' 'zext_ln107_62' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1219 [1/1] (1.02ns)   --->   "%add_ln107_34 = add i37 %zext_ln107_61, i37 %zext_ln107_62" [d3.cpp:107]   --->   Operation 1219 'add' 'add_ln107_34' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1220 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i9 @_ssdm_op_PartSelect.i9.i37.i32.i32, i37 %add_ln107_34, i32 28, i32 36" [d3.cpp:107]   --->   Operation 1220 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1221 [1/1] (0.97ns)   --->   "%add_ln119 = add i28 %trunc_ln107_41, i28 %trunc_ln107_31" [d3.cpp:119]   --->   Operation 1221 'add' 'add_ln119' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1222 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_12 = add i28 %add_ln119, i28 %add_ln107_38" [d3.cpp:119]   --->   Operation 1222 'add' 'out1_w_12' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1223 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_13 = add i28 %add_ln107_40, i28 %trunc_ln107_33" [d3.cpp:120]   --->   Operation 1223 'add' 'out1_w_13' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1224 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_14 = add i28 %add_ln107_41, i28 %trunc_ln107_34" [d3.cpp:121]   --->   Operation 1224 'add' 'out1_w_14' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1225 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln107_33, i32 28, i32 55" [d3.cpp:122]   --->   Operation 1225 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1226 [1/1] (0.97ns)   --->   "%out1_w_15 = add i28 %trunc_ln9, i28 %add_ln107_42" [d3.cpp:122]   --->   Operation 1226 'add' 'out1_w_15' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1227 [1/1] (0.00ns)   --->   "%sext_ln126 = sext i62 %trunc_ln126_1" [d3.cpp:126]   --->   Operation 1227 'sext' 'sext_ln126' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1228 [1/1] (0.00ns)   --->   "%mem_addr_2 = getelementptr i32 %mem, i64 %sext_ln126" [d3.cpp:126]   --->   Operation 1228 'getelementptr' 'mem_addr_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1229 [1/1] (7.30ns)   --->   "%empty_30 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %mem_addr_2, i32 16" [d3.cpp:126]   --->   Operation 1229 'writereq' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 2.43>
ST_26 : Operation 1230 [1/1] (0.00ns)   --->   "%zext_ln107_66 = zext i9 %tmp_1" [d3.cpp:107]   --->   Operation 1230 'zext' 'zext_ln107_66' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1231 [1/1] (0.00ns)   --->   "%zext_ln107_67 = zext i9 %tmp_1" [d3.cpp:107]   --->   Operation 1231 'zext' 'zext_ln107_67' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1232 [1/1] (0.97ns)   --->   "%out1_w = add i28 %zext_ln107_67, i28 %add_ln107_2" [d3.cpp:107]   --->   Operation 1232 'add' 'out1_w' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1233 [1/1] (0.00ns)   --->   "%zext_ln108 = zext i28 %add_ln107_2" [d3.cpp:108]   --->   Operation 1233 'zext' 'zext_ln108' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1234 [1/1] (0.97ns)   --->   "%add_ln108 = add i29 %zext_ln107_66, i29 %zext_ln108" [d3.cpp:108]   --->   Operation 1234 'add' 'add_ln108' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1235 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln108, i32 28" [d3.cpp:108]   --->   Operation 1235 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1236 [1/1] (0.00ns)   --->   "%zext_ln108_1 = zext i1 %tmp_2" [d3.cpp:108]   --->   Operation 1236 'zext' 'zext_ln108_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1237 [1/1] (0.00ns)   --->   "%zext_ln108_2 = zext i28 %add_ln108_2" [d3.cpp:108]   --->   Operation 1237 'zext' 'zext_ln108_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1238 [1/1] (0.97ns)   --->   "%out1_w_1 = add i29 %zext_ln108_2, i29 %zext_ln108_1" [d3.cpp:108]   --->   Operation 1238 'add' 'out1_w_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1239 [1/1] (0.00ns)   --->   "%zext_ln115_1 = zext i9 %tmp_3" [d3.cpp:115]   --->   Operation 1239 'zext' 'zext_ln115_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1240 [1/1] (0.00ns)   --->   "%zext_ln115_2 = zext i9 %tmp_3" [d3.cpp:115]   --->   Operation 1240 'zext' 'zext_ln115_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1241 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln115_13 = add i28 %add_ln115_3, i28 %zext_ln107_67" [d3.cpp:115]   --->   Operation 1241 'add' 'add_ln115_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1242 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_8 = add i28 %add_ln115_13, i28 %zext_ln115_2" [d3.cpp:115]   --->   Operation 1242 'add' 'out1_w_8' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1243 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i28 %add_ln115_3" [d3.cpp:116]   --->   Operation 1243 'zext' 'zext_ln116' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1244 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln116 = add i29 %zext_ln116, i29 %zext_ln107_66" [d3.cpp:116]   --->   Operation 1244 'add' 'add_ln116' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1245 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln116_1 = add i29 %add_ln116, i29 %zext_ln115_1" [d3.cpp:116]   --->   Operation 1245 'add' 'add_ln116_1' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1246 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln116_1, i32 28" [d3.cpp:116]   --->   Operation 1246 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1247 [1/1] (0.00ns)   --->   "%zext_ln116_1 = zext i1 %tmp_4" [d3.cpp:116]   --->   Operation 1247 'zext' 'zext_ln116_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1248 [1/1] (0.00ns)   --->   "%zext_ln116_2 = zext i28 %add_ln116_2" [d3.cpp:116]   --->   Operation 1248 'zext' 'zext_ln116_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1249 [1/1] (0.97ns)   --->   "%out1_w_9 = add i29 %zext_ln116_2, i29 %zext_ln116_1" [d3.cpp:116]   --->   Operation 1249 'add' 'out1_w_9' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1250 [2/2] (0.48ns)   --->   "%call_ln126 = call void @test_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln126_1, i28 %out1_w, i29 %out1_w_1, i28 %out1_w_2, i28 %out1_w_3, i28 %out1_w_4, i28 %out1_w_5, i28 %out1_w_6, i28 %out1_w_7, i28 %out1_w_8, i29 %out1_w_9, i28 %out1_w_10, i28 %out1_w_11, i28 %out1_w_12, i28 %out1_w_13, i28 %out1_w_14, i28 %out1_w_15" [d3.cpp:126]   --->   Operation 1250 'call' 'call_ln126' <Predicate = true> <Delay = 0.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 0.00>
ST_27 : Operation 1251 [1/2] (0.00ns)   --->   "%call_ln126 = call void @test_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln126_1, i28 %out1_w, i29 %out1_w_1, i28 %out1_w_2, i28 %out1_w_3, i28 %out1_w_4, i28 %out1_w_5, i28 %out1_w_6, i28 %out1_w_7, i28 %out1_w_8, i29 %out1_w_9, i28 %out1_w_10, i28 %out1_w_11, i28 %out1_w_12, i28 %out1_w_13, i28 %out1_w_14, i28 %out1_w_15" [d3.cpp:126]   --->   Operation 1251 'call' 'call_ln126' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 1252 [5/5] (7.30ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d3.cpp:130]   --->   Operation 1252 'writeresp' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 1253 [4/5] (7.30ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d3.cpp:130]   --->   Operation 1253 'writeresp' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 1254 [3/5] (7.30ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d3.cpp:130]   --->   Operation 1254 'writeresp' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 1255 [2/5] (7.30ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d3.cpp:130]   --->   Operation 1255 'writeresp' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 1256 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8" [d3.cpp:3]   --->   Operation 1256 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1257 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_12, i32 0, i32 0, void @empty, i32 0, i32 16, void @empty_0, void @empty_1, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 1257 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1258 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem"   --->   Operation 1258 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1259 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_3, void @empty_4, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_13, i32 4294967295, i32 0"   --->   Operation 1259 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1260 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_5, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_13, i32 4294967295, i32 0"   --->   Operation 1260 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1261 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_3, void @empty_6, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_13, i32 4294967295, i32 0"   --->   Operation 1261 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1262 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_5, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_13, i32 4294967295, i32 0"   --->   Operation 1262 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1263 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg2, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_3, void @empty_7, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_13, i32 4294967295, i32 0"   --->   Operation 1263 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1264 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg2, void @empty_5, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_13, i32 4294967295, i32 0"   --->   Operation 1264 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1265 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_3, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 1265 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1266 [1/5] (7.30ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d3.cpp:130]   --->   Operation 1266 'writeresp' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 1267 [1/1] (0.00ns)   --->   "%ret_ln130 = ret" [d3.cpp:130]   --->   Operation 1267 'ret' 'ret_ln130' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.000ns
The critical path consists of the following:
	s_axi read operation ('arg2_read') on port 'arg2' [5]  (1.000 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr', d3.cpp:24) [52]  (0.000 ns)
	bus request operation ('empty', d3.cpp:24) on port 'mem' (d3.cpp:24) [53]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:24) on port 'mem' (d3.cpp:24) [53]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:24) on port 'mem' (d3.cpp:24) [53]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:24) on port 'mem' (d3.cpp:24) [53]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:24) on port 'mem' (d3.cpp:24) [53]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:24) on port 'mem' (d3.cpp:24) [53]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:24) on port 'mem' (d3.cpp:24) [53]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:24) on port 'mem' (d3.cpp:24) [53]  (7.300 ns)

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 1.216ns
The critical path consists of the following:
	'call' operation ('call_ln24', d3.cpp:24) to 'test_Pipeline_ARRAY_1_READ' [54]  (1.216 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_1', d3.cpp:31) [73]  (0.000 ns)
	bus request operation ('empty_29', d3.cpp:31) on port 'mem' (d3.cpp:31) [74]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_29', d3.cpp:31) on port 'mem' (d3.cpp:31) [74]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_29', d3.cpp:31) on port 'mem' (d3.cpp:31) [74]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_29', d3.cpp:31) on port 'mem' (d3.cpp:31) [74]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_29', d3.cpp:31) on port 'mem' (d3.cpp:31) [74]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_29', d3.cpp:31) on port 'mem' (d3.cpp:31) [74]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_29', d3.cpp:31) on port 'mem' (d3.cpp:31) [74]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_29', d3.cpp:31) on port 'mem' (d3.cpp:31) [74]  (7.300 ns)

 <State 20>: 0.000ns
The critical path consists of the following:

 <State 21>: 1.216ns
The critical path consists of the following:
	'call' operation ('call_ln31', d3.cpp:31) to 'test_Pipeline_ARRAY_2_READ' [75]  (1.216 ns)

 <State 22>: 7.082ns
The critical path consists of the following:
	'load' operation ('arg2_r_14_loc_load') on local variable 'arg2_r_14_loc' [77]  (0.000 ns)
	'add' operation ('add_ln73_1', d3.cpp:73) [120]  (1.016 ns)
	'add' operation ('add_ln78_1', d3.cpp:78) [124]  (1.018 ns)
	multiplexor before operation 'mul' with delay (0.721 ns)
'mul' operation ('mul_ln78_1', d3.cpp:78) [126]  (2.689 ns)
	'add' operation ('add_ln92', d3.cpp:92) [859]  (0.000 ns)
	'add' operation ('add_ln92_2', d3.cpp:92) [863]  (0.819 ns)
	'add' operation ('add_ln92_8', d3.cpp:92) [872]  (0.819 ns)

 <State 23>: 7.272ns
The critical path consists of the following:
	'add' operation ('add_ln97_11', d3.cpp:97) [574]  (0.000 ns)
	'add' operation ('add_ln97_17', d3.cpp:97) [582]  (0.819 ns)
	'add' operation ('arr', d3.cpp:97) [585]  (0.819 ns)
	'add' operation ('add_ln107', d3.cpp:107) [690]  (0.819 ns)
	'add' operation ('add_ln108_1', d3.cpp:108) [973]  (0.819 ns)
	'add' operation ('add_ln109', d3.cpp:109) [1014]  (0.819 ns)
	'add' operation ('add_ln110', d3.cpp:110) [1050]  (0.819 ns)
	'add' operation ('add_ln111', d3.cpp:111) [1087]  (0.819 ns)
	'add' operation ('add_ln112', d3.cpp:112) [1121]  (0.819 ns)
	'add' operation ('out1_w', d3.cpp:113) [1154]  (0.720 ns)

 <State 24>: 6.922ns
The critical path consists of the following:
	'add' operation ('add_ln107_21', d3.cpp:107) [785]  (1.100 ns)
	'add' operation ('add_ln107_19', d3.cpp:107) [787]  (1.108 ns)
	'add' operation ('add_ln107_26', d3.cpp:107) [814]  (1.085 ns)
	'add' operation ('add_ln107_45', d3.cpp:107) [816]  (1.093 ns)
	'add' operation ('add_ln107_43', d3.cpp:107) [820]  (1.096 ns)
	'add' operation ('add_ln118_1', d3.cpp:118) [1203]  (0.000 ns)
	'add' operation ('add_ln118_2', d3.cpp:118) [1204]  (0.720 ns)
	'add' operation ('out1_w', d3.cpp:118) [1205]  (0.720 ns)

 <State 25>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_2', d3.cpp:126) [1214]  (0.000 ns)
	bus request operation ('empty_30', d3.cpp:126) on port 'mem' (d3.cpp:126) [1215]  (7.300 ns)

 <State 26>: 2.439ns
The critical path consists of the following:
	'add' operation ('add_ln108', d3.cpp:108) [934]  (0.975 ns)
	'add' operation ('out1_w', d3.cpp:108) [976]  (0.975 ns)
	'call' operation ('call_ln126', d3.cpp:126) to 'test_Pipeline_ARRAY_WRITE' [1216]  (0.489 ns)

 <State 27>: 0.000ns
The critical path consists of the following:

 <State 28>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_31', d3.cpp:130) on port 'mem' (d3.cpp:130) [1217]  (7.300 ns)

 <State 29>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_31', d3.cpp:130) on port 'mem' (d3.cpp:130) [1217]  (7.300 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_31', d3.cpp:130) on port 'mem' (d3.cpp:130) [1217]  (7.300 ns)

 <State 31>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_31', d3.cpp:130) on port 'mem' (d3.cpp:130) [1217]  (7.300 ns)

 <State 32>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_31', d3.cpp:130) on port 'mem' (d3.cpp:130) [1217]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
